
Weather_Station_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb80  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003784  0800fd50  0800fd50  00010d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080134d4  080134d4  00054ea4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080134d4  080134d4  000144d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080134dc  080134dc  00054ea4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080134dc  080134dc  000144dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080134e0  080134e0  000144e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0003fea4  20000000  080134e4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c488  2003fea4  08053388  00054ea4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004c32c  08053388  0005532c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00054ea4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c039  00000000  00000000  00054ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000067fd  00000000  00000000  00080f0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002498  00000000  00000000  00087710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c0e  00000000  00000000  00089ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f192  00000000  00000000  0008b7b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dc0a  00000000  00000000  000ba948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010dbe0  00000000  00000000  000e8552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f6132  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a980  00000000  00000000  001f6178  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00200af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2003fea4 	.word	0x2003fea4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fd38 	.word	0x0800fd38

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2003fea8 	.word	0x2003fea8
 800020c:	0800fd38 	.word	0x0800fd38

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <HAL_TIM_PeriodElapsedCallback>:
extern volatile int idle_time;
extern volatile uint8_t Flag_Girouette;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d102      	bne.n	8000fcc <HAL_TIM_PeriodElapsedCallback+0x18>
        Flag_Tim6 = 1;
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]
    }
    if (htim->Instance == TIM7) {
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d102      	bne.n	8000fdc <HAL_TIM_PeriodElapsedCallback+0x28>
        Flag_Tim7 = 1;
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	601a      	str	r2, [r3, #0]
    }
    if (htim->Instance == TIM3) {
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a09      	ldr	r2, [pc, #36]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d102      	bne.n	8000fec <HAL_TIM_PeriodElapsedCallback+0x38>
        Flag_Tim3 = 1;
 8000fe6:	4b09      	ldr	r3, [pc, #36]	@ (800100c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	601a      	str	r2, [r3, #0]
    }
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	40001000 	.word	0x40001000
 8000ffc:	200400d8 	.word	0x200400d8
 8001000:	40001400 	.word	0x40001400
 8001004:	200400dc 	.word	0x200400dc
 8001008:	40000400 	.word	0x40000400
 800100c:	200400e8 	.word	0x200400e8

08001010 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2 && htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001020:	d106      	bne.n	8001030 <HAL_TIM_IC_CaptureCallback+0x20>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7f1b      	ldrb	r3, [r3, #28]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d102      	bne.n	8001030 <HAL_TIM_IC_CaptureCallback+0x20>
        Flag_Tim2 = 1;
 800102a:	4b0a      	ldr	r3, [pc, #40]	@ (8001054 <HAL_TIM_IC_CaptureCallback+0x44>)
 800102c:	2201      	movs	r2, #1
 800102e:	601a      	str	r2, [r3, #0]
    }
    if (htim->Instance == TIM1 && htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a08      	ldr	r2, [pc, #32]	@ (8001058 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d106      	bne.n	8001048 <HAL_TIM_IC_CaptureCallback+0x38>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	7f1b      	ldrb	r3, [r3, #28]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d102      	bne.n	8001048 <HAL_TIM_IC_CaptureCallback+0x38>
        Flag_Tim1 = 1;
 8001042:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_TIM_IC_CaptureCallback+0x4c>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]
    }
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	200400e0 	.word	0x200400e0
 8001058:	40010000 	.word	0x40010000
 800105c:	200400e4 	.word	0x200400e4

08001060 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_11 || GPIO_Pin == GPIO_PIN_13)
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001070:	d003      	beq.n	800107a <HAL_GPIO_EXTI_Callback+0x1a>
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001078:	d102      	bne.n	8001080 <HAL_GPIO_EXTI_Callback+0x20>
    {
    	Flag_Touch = 1;
 800107a:	4b04      	ldr	r3, [pc, #16]	@ (800108c <HAL_GPIO_EXTI_Callback+0x2c>)
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
    }
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	200400ec 	.word	0x200400ec

08001090 <platform_write_hts>:
#define LPS22HH_ADDR (LPS22HH_I2C_ADD_H & 0xFE)


/* Platform write/read functions for HTS221 (I2C) */
static int32_t platform_write_hts(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	@ 0x28
 8001094:	af04      	add	r7, sp, #16
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	607a      	str	r2, [r7, #4]
 800109a:	461a      	mov	r2, r3
 800109c:	460b      	mov	r3, r1
 800109e:	72fb      	strb	r3, [r7, #11]
 80010a0:	4613      	mov	r3, r2
 80010a2:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 80010a8:	7afb      	ldrb	r3, [r7, #11]
 80010aa:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 80010ac:	893b      	ldrh	r3, [r7, #8]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d903      	bls.n	80010ba <platform_write_hts+0x2a>
 80010b2:	7dfb      	ldrb	r3, [r7, #23]
 80010b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010b8:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Write(hi2c, HTS221_ADDR, reg_addr,
 80010ba:	7dfb      	ldrb	r3, [r7, #23]
 80010bc:	b29a      	uxth	r2, r3
 80010be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	893b      	ldrh	r3, [r7, #8]
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2301      	movs	r3, #1
 80010ce:	21be      	movs	r1, #190	@ 0xbe
 80010d0:	6938      	ldr	r0, [r7, #16]
 80010d2:	f006 febb 	bl	8007e4c <HAL_I2C_Mem_Write>
 80010d6:	4603      	mov	r3, r0
                           I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) ? 0 : -1;
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d101      	bne.n	80010e0 <platform_write_hts+0x50>
 80010dc:	2300      	movs	r3, #0
 80010de:	e001      	b.n	80010e4 <platform_write_hts+0x54>
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <platform_read_hts>:

static int32_t platform_read_hts(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08a      	sub	sp, #40	@ 0x28
 80010f0:	af04      	add	r7, sp, #16
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	461a      	mov	r2, r3
 80010f8:	460b      	mov	r3, r1
 80010fa:	72fb      	strb	r3, [r7, #11]
 80010fc:	4613      	mov	r3, r2
 80010fe:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 8001104:	7afb      	ldrb	r3, [r7, #11]
 8001106:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 8001108:	893b      	ldrh	r3, [r7, #8]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d903      	bls.n	8001116 <platform_read_hts+0x2a>
 800110e:	7dfb      	ldrb	r3, [r7, #23]
 8001110:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001114:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Read(hi2c, HTS221_ADDR, reg_addr,
 8001116:	7dfb      	ldrb	r3, [r7, #23]
 8001118:	b29a      	uxth	r2, r3
 800111a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111e:	9302      	str	r3, [sp, #8]
 8001120:	893b      	ldrh	r3, [r7, #8]
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2301      	movs	r3, #1
 800112a:	21be      	movs	r1, #190	@ 0xbe
 800112c:	6938      	ldr	r0, [r7, #16]
 800112e:	f006 ffa1 	bl	8008074 <HAL_I2C_Mem_Read>
 8001132:	4603      	mov	r3, r0
                          I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) ? 0 : -1;
 8001134:	2b00      	cmp	r3, #0
 8001136:	d101      	bne.n	800113c <platform_read_hts+0x50>
 8001138:	2300      	movs	r3, #0
 800113a:	e001      	b.n	8001140 <platform_read_hts+0x54>
 800113c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001140:	4618      	mov	r0, r3
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <platform_write_lps>:

/* Platform write/read functions for LPS22HH (I2C) */
static int32_t platform_write_lps(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	@ 0x28
 800114c:	af04      	add	r7, sp, #16
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	607a      	str	r2, [r7, #4]
 8001152:	461a      	mov	r2, r3
 8001154:	460b      	mov	r3, r1
 8001156:	72fb      	strb	r3, [r7, #11]
 8001158:	4613      	mov	r3, r2
 800115a:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 8001160:	7afb      	ldrb	r3, [r7, #11]
 8001162:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 8001164:	893b      	ldrh	r3, [r7, #8]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d903      	bls.n	8001172 <platform_write_lps+0x2a>
 800116a:	7dfb      	ldrb	r3, [r7, #23]
 800116c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001170:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Write(hi2c, LPS22HH_I2C_ADD_H, reg_addr,
 8001172:	7dfb      	ldrb	r3, [r7, #23]
 8001174:	b29a      	uxth	r2, r3
 8001176:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800117a:	9302      	str	r3, [sp, #8]
 800117c:	893b      	ldrh	r3, [r7, #8]
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2301      	movs	r3, #1
 8001186:	21bb      	movs	r1, #187	@ 0xbb
 8001188:	6938      	ldr	r0, [r7, #16]
 800118a:	f006 fe5f 	bl	8007e4c <HAL_I2C_Mem_Write>
 800118e:	4603      	mov	r3, r0
                           I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) ? 0 : -1;
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <platform_write_lps+0x50>
 8001194:	2300      	movs	r3, #0
 8001196:	e001      	b.n	800119c <platform_write_lps+0x54>
 8001198:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <platform_read_lps>:

static int32_t platform_read_lps(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	@ 0x28
 80011a8:	af04      	add	r7, sp, #16
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	607a      	str	r2, [r7, #4]
 80011ae:	461a      	mov	r2, r3
 80011b0:	460b      	mov	r3, r1
 80011b2:	72fb      	strb	r3, [r7, #11]
 80011b4:	4613      	mov	r3, r2
 80011b6:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 80011bc:	7afb      	ldrb	r3, [r7, #11]
 80011be:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 80011c0:	893b      	ldrh	r3, [r7, #8]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d903      	bls.n	80011ce <platform_read_lps+0x2a>
 80011c6:	7dfb      	ldrb	r3, [r7, #23]
 80011c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011cc:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Read(hi2c, LPS22HH_I2C_ADD_H, reg_addr,
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	893b      	ldrh	r3, [r7, #8]
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2301      	movs	r3, #1
 80011e2:	21bb      	movs	r1, #187	@ 0xbb
 80011e4:	6938      	ldr	r0, [r7, #16]
 80011e6:	f006 ff45 	bl	8008074 <HAL_I2C_Mem_Read>
 80011ea:	4603      	mov	r3, r0
                          I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) ? 0 : -1;
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d101      	bne.n	80011f4 <platform_read_lps+0x50>
 80011f0:	2300      	movs	r3, #0
 80011f2:	e001      	b.n	80011f8 <platform_read_lps+0x54>
 80011f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <linear_interpolation>:

// ==== FONCTION D'INTERPOLATION LINAIRE (EXISTANTE) ====
float_t linear_interpolation(lin_t *lin, int16_t x)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]
    return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) - (lin->x0 * lin->y1))) / (lin->x1 - lin->x0);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	edd3 7a01 	vldr	s15, [r3, #4]
 8001218:	ee37 7a67 	vsub.f32	s14, s14, s15
 800121c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001228:	ee27 7a27 	vmul.f32	s14, s14, s15
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	edd3 7a01 	vldr	s15, [r3, #4]
 8001238:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	ed93 6a00 	vldr	s12, [r3]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	edd3 7a03 	vldr	s15, [r3, #12]
 8001248:	ee66 7a27 	vmul.f32	s15, s12, s15
 800124c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001250:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	edd3 6a02 	vldr	s13, [r3, #8]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	edd3 7a00 	vldr	s15, [r3]
 8001260:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001264:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001268:	eef0 7a66 	vmov.f32	s15, s13
}
 800126c:	eeb0 0a67 	vmov.f32	s0, s15
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <SensorsTHP_Init>:

// ==== INITIALISATION DES CAPTEURS T/H/P ====
void SensorsTHP_Init(void)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	af00      	add	r7, sp, #0
    HTS221_Init();
 800127e:	f000 f805 	bl	800128c <HTS221_Init>
    LPS22HH_Init();
 8001282:	f000 f869 	bl	8001358 <LPS22HH_Init>
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <HTS221_Init>:

// == the temperature and the humidity initialisations === //
void HTS221_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
    // Configuration du contexte HTS221
    dev_ctx_hts.write_reg = platform_write_hts;
 8001292:	4b25      	ldr	r3, [pc, #148]	@ (8001328 <HTS221_Init+0x9c>)
 8001294:	4a25      	ldr	r2, [pc, #148]	@ (800132c <HTS221_Init+0xa0>)
 8001296:	601a      	str	r2, [r3, #0]
    dev_ctx_hts.read_reg  = platform_read_hts;
 8001298:	4b23      	ldr	r3, [pc, #140]	@ (8001328 <HTS221_Init+0x9c>)
 800129a:	4a25      	ldr	r2, [pc, #148]	@ (8001330 <HTS221_Init+0xa4>)
 800129c:	605a      	str	r2, [r3, #4]
    dev_ctx_hts.handle    = &SENSOR_BUS;
 800129e:	4b22      	ldr	r3, [pc, #136]	@ (8001328 <HTS221_Init+0x9c>)
 80012a0:	4a24      	ldr	r2, [pc, #144]	@ (8001334 <HTS221_Init+0xa8>)
 80012a2:	60da      	str	r2, [r3, #12]
    dev_ctx_hts.mdelay    = NULL;
 80012a4:	4b20      	ldr	r3, [pc, #128]	@ (8001328 <HTS221_Init+0x9c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]

    // Vrification de l'ID du capteur
    uint8_t whoamI_hts = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
    hts221_device_id_get(&dev_ctx_hts, &whoamI_hts);
 80012ae:	1dfb      	adds	r3, r7, #7
 80012b0:	4619      	mov	r1, r3
 80012b2:	481d      	ldr	r0, [pc, #116]	@ (8001328 <HTS221_Init+0x9c>)
 80012b4:	f00b fcfb 	bl	800ccae <hts221_device_id_get>
    if (whoamI_hts != HTS221_ID) {
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2bbc      	cmp	r3, #188	@ 0xbc
 80012bc:	d001      	beq.n	80012c2 <HTS221_Init+0x36>
        Error_Handler();
 80012be:	f001 fa05 	bl	80026cc <Error_Handler>
    }

    // Lecture des paramtres de calibration
    hts221_hum_adc_point_0_get(&dev_ctx_hts, &lin_hum.x0);
 80012c2:	491d      	ldr	r1, [pc, #116]	@ (8001338 <HTS221_Init+0xac>)
 80012c4:	4818      	ldr	r0, [pc, #96]	@ (8001328 <HTS221_Init+0x9c>)
 80012c6:	f00b fdd3 	bl	800ce70 <hts221_hum_adc_point_0_get>
    hts221_hum_rh_point_0_get(&dev_ctx_hts, &lin_hum.y0);
 80012ca:	491c      	ldr	r1, [pc, #112]	@ (800133c <HTS221_Init+0xb0>)
 80012cc:	4816      	ldr	r0, [pc, #88]	@ (8001328 <HTS221_Init+0x9c>)
 80012ce:	f00b fd10 	bl	800ccf2 <hts221_hum_rh_point_0_get>
    hts221_hum_adc_point_1_get(&dev_ctx_hts, &lin_hum.x1);
 80012d2:	491b      	ldr	r1, [pc, #108]	@ (8001340 <HTS221_Init+0xb4>)
 80012d4:	4814      	ldr	r0, [pc, #80]	@ (8001328 <HTS221_Init+0x9c>)
 80012d6:	f00b fdf0 	bl	800ceba <hts221_hum_adc_point_1_get>
    hts221_hum_rh_point_1_get(&dev_ctx_hts, &lin_hum.y1);
 80012da:	491a      	ldr	r1, [pc, #104]	@ (8001344 <HTS221_Init+0xb8>)
 80012dc:	4812      	ldr	r0, [pc, #72]	@ (8001328 <HTS221_Init+0x9c>)
 80012de:	f00b fd29 	bl	800cd34 <hts221_hum_rh_point_1_get>

    hts221_temp_adc_point_0_get(&dev_ctx_hts, &lin_temp.x0);
 80012e2:	4919      	ldr	r1, [pc, #100]	@ (8001348 <HTS221_Init+0xbc>)
 80012e4:	4810      	ldr	r0, [pc, #64]	@ (8001328 <HTS221_Init+0x9c>)
 80012e6:	f00b fe0d 	bl	800cf04 <hts221_temp_adc_point_0_get>
    hts221_temp_deg_point_0_get(&dev_ctx_hts, &lin_temp.y0);
 80012ea:	4918      	ldr	r1, [pc, #96]	@ (800134c <HTS221_Init+0xc0>)
 80012ec:	480e      	ldr	r0, [pc, #56]	@ (8001328 <HTS221_Init+0x9c>)
 80012ee:	f00b fd43 	bl	800cd78 <hts221_temp_deg_point_0_get>
    hts221_temp_adc_point_1_get(&dev_ctx_hts, &lin_temp.x1);
 80012f2:	4917      	ldr	r1, [pc, #92]	@ (8001350 <HTS221_Init+0xc4>)
 80012f4:	480c      	ldr	r0, [pc, #48]	@ (8001328 <HTS221_Init+0x9c>)
 80012f6:	f00b fe2a 	bl	800cf4e <hts221_temp_adc_point_1_get>
    hts221_temp_deg_point_1_get(&dev_ctx_hts, &lin_temp.y1);
 80012fa:	4916      	ldr	r1, [pc, #88]	@ (8001354 <HTS221_Init+0xc8>)
 80012fc:	480a      	ldr	r0, [pc, #40]	@ (8001328 <HTS221_Init+0x9c>)
 80012fe:	f00b fd79 	bl	800cdf4 <hts221_temp_deg_point_1_get>

    // Activer capteur - PAS DE CONFIGURATION ODR
    hts221_ctrl_reg1_t ctrl_reg1_hts;
    ctrl_reg1_hts.pd = PROPERTY_ENABLE;  // Power ON seulement
 8001302:	793b      	ldrb	r3, [r7, #4]
 8001304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001308:	713b      	strb	r3, [r7, #4]
    ctrl_reg1_hts.bdu = PROPERTY_ENABLE; // Block data update
 800130a:	793b      	ldrb	r3, [r7, #4]
 800130c:	f043 0304 	orr.w	r3, r3, #4
 8001310:	713b      	strb	r3, [r7, #4]
    hts221_write_reg(&dev_ctx_hts, HTS221_CTRL_REG1, (uint8_t*)&ctrl_reg1_hts, 1);
 8001312:	1d3a      	adds	r2, r7, #4
 8001314:	2301      	movs	r3, #1
 8001316:	2120      	movs	r1, #32
 8001318:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HTS221_Init+0x9c>)
 800131a:	f00b fc60 	bl	800cbde <hts221_write_reg>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2003fecc 	.word	0x2003fecc
 800132c:	08001091 	.word	0x08001091
 8001330:	080010ed 	.word	0x080010ed
 8001334:	2003ffdc 	.word	0x2003ffdc
 8001338:	2003fef4 	.word	0x2003fef4
 800133c:	2003fef8 	.word	0x2003fef8
 8001340:	2003fefc 	.word	0x2003fefc
 8001344:	2003ff00 	.word	0x2003ff00
 8001348:	2003ff04 	.word	0x2003ff04
 800134c:	2003ff08 	.word	0x2003ff08
 8001350:	2003ff0c 	.word	0x2003ff0c
 8001354:	2003ff10 	.word	0x2003ff10

08001358 <LPS22HH_Init>:

void LPS22HH_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
    // Configuration du contexte LPS22HH
    dev_ctx_lps.write_reg = platform_write_lps;
 800135e:	4b13      	ldr	r3, [pc, #76]	@ (80013ac <LPS22HH_Init+0x54>)
 8001360:	4a13      	ldr	r2, [pc, #76]	@ (80013b0 <LPS22HH_Init+0x58>)
 8001362:	601a      	str	r2, [r3, #0]
    dev_ctx_lps.read_reg  = platform_read_lps;
 8001364:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <LPS22HH_Init+0x54>)
 8001366:	4a13      	ldr	r2, [pc, #76]	@ (80013b4 <LPS22HH_Init+0x5c>)
 8001368:	605a      	str	r2, [r3, #4]
    dev_ctx_lps.handle    = &SENSOR_BUS;
 800136a:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <LPS22HH_Init+0x54>)
 800136c:	4a12      	ldr	r2, [pc, #72]	@ (80013b8 <LPS22HH_Init+0x60>)
 800136e:	60da      	str	r2, [r3, #12]
    dev_ctx_lps.mdelay    = NULL;
 8001370:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <LPS22HH_Init+0x54>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]

    // Vrification de l'ID du capteur
    uint8_t whoamI_lps = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	71fb      	strb	r3, [r7, #7]
    lps22hh_device_id_get(&dev_ctx_lps, &whoamI_lps);
 800137a:	1dfb      	adds	r3, r7, #7
 800137c:	4619      	mov	r1, r3
 800137e:	480b      	ldr	r0, [pc, #44]	@ (80013ac <LPS22HH_Init+0x54>)
 8001380:	f00b fbfe 	bl	800cb80 <lps22hh_device_id_get>
    if (whoamI_lps != LPS22HH_ID) {
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	2bb3      	cmp	r3, #179	@ 0xb3
 8001388:	d001      	beq.n	800138e <LPS22HH_Init+0x36>
        Error_Handler();
 800138a:	f001 f99f 	bl	80026cc <Error_Handler>
    }

    // Activer capteur - PAS DE CONFIGURATION ODR
    lps22hh_ctrl_reg1_t ctrl_reg1_lps;
    ctrl_reg1_lps.bdu = 1;  // Block data update seulement
 800138e:	793b      	ldrb	r3, [r7, #4]
 8001390:	f043 0302 	orr.w	r3, r3, #2
 8001394:	713b      	strb	r3, [r7, #4]
    lps22hh_write_reg(&dev_ctx_lps, LPS22HH_CTRL_REG1, (uint8_t*)&ctrl_reg1_lps, 1);
 8001396:	1d3a      	adds	r2, r7, #4
 8001398:	2301      	movs	r3, #1
 800139a:	2110      	movs	r1, #16
 800139c:	4803      	ldr	r0, [pc, #12]	@ (80013ac <LPS22HH_Init+0x54>)
 800139e:	f00b fb3d 	bl	800ca1c <lps22hh_write_reg>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	2003fee0 	.word	0x2003fee0
 80013b0:	08001149 	.word	0x08001149
 80013b4:	080011a5 	.word	0x080011a5
 80013b8:	2003ffdc 	.word	0x2003ffdc

080013bc <LireCapteursTemp_Hum>:

// ==== FONCTIONS DE LECTURE (EXISTANTES) ====
void LireCapteursTemp_Hum(float *hum_hts, float *temp_hts)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
    hts221_status_reg_t status;
    // Lancer mesure one-shot
    uint8_t ctrl = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	72fb      	strb	r3, [r7, #11]
    hts221_read_reg(&dev_ctx_hts, HTS221_CTRL_REG2, &ctrl, 1);
 80013ca:	f107 020b 	add.w	r2, r7, #11
 80013ce:	2301      	movs	r3, #1
 80013d0:	2121      	movs	r1, #33	@ 0x21
 80013d2:	4827      	ldr	r0, [pc, #156]	@ (8001470 <LireCapteursTemp_Hum+0xb4>)
 80013d4:	f00b fbe5 	bl	800cba2 <hts221_read_reg>
    ctrl |= 0x01; // One-shot
 80013d8:	7afb      	ldrb	r3, [r7, #11]
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	72fb      	strb	r3, [r7, #11]
    hts221_write_reg(&dev_ctx_hts, HTS221_CTRL_REG2, &ctrl, 1);
 80013e2:	f107 020b 	add.w	r2, r7, #11
 80013e6:	2301      	movs	r3, #1
 80013e8:	2121      	movs	r1, #33	@ 0x21
 80013ea:	4821      	ldr	r0, [pc, #132]	@ (8001470 <LireCapteursTemp_Hum+0xb4>)
 80013ec:	f00b fbf7 	bl	800cbde <hts221_write_reg>

    // Vrifier si donnes disponibles
    hts221_status_get(&dev_ctx_hts, &status);
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	4619      	mov	r1, r3
 80013f6:	481e      	ldr	r0, [pc, #120]	@ (8001470 <LireCapteursTemp_Hum+0xb4>)
 80013f8:	f00b fc6a 	bl	800ccd0 <hts221_status_get>

    if (status.h_da)
 80013fc:	7b3b      	ldrb	r3, [r7, #12]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d010      	beq.n	800142a <LireCapteursTemp_Hum+0x6e>
    {
        hts221_humidity_raw_get(&dev_ctx_hts, &data_raw_humidity_hts);
 8001408:	491a      	ldr	r1, [pc, #104]	@ (8001474 <LireCapteursTemp_Hum+0xb8>)
 800140a:	4819      	ldr	r0, [pc, #100]	@ (8001470 <LireCapteursTemp_Hum+0xb4>)
 800140c:	f00b fc05 	bl	800cc1a <hts221_humidity_raw_get>
        *hum_hts = linear_interpolation(&lin_hum, data_raw_humidity_hts);
 8001410:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <LireCapteursTemp_Hum+0xb8>)
 8001412:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001416:	4619      	mov	r1, r3
 8001418:	4817      	ldr	r0, [pc, #92]	@ (8001478 <LireCapteursTemp_Hum+0xbc>)
 800141a:	f7ff fef1 	bl	8001200 <linear_interpolation>
 800141e:	eef0 7a40 	vmov.f32	s15, s0
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	edc3 7a00 	vstr	s15, [r3]
 8001428:	e003      	b.n	8001432 <LireCapteursTemp_Hum+0x76>
    }
    else
    {
        *hum_hts = 0.0f;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
    }

    if (status.t_da)
 8001432:	7b3b      	ldrb	r3, [r7, #12]
 8001434:	f003 0301 	and.w	r3, r3, #1
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	d010      	beq.n	8001460 <LireCapteursTemp_Hum+0xa4>
    {
        hts221_temperature_raw_get(&dev_ctx_hts, &data_raw_temperature_hts);
 800143e:	490f      	ldr	r1, [pc, #60]	@ (800147c <LireCapteursTemp_Hum+0xc0>)
 8001440:	480b      	ldr	r0, [pc, #44]	@ (8001470 <LireCapteursTemp_Hum+0xb4>)
 8001442:	f00b fc0f 	bl	800cc64 <hts221_temperature_raw_get>
        *temp_hts = linear_interpolation(&lin_temp, data_raw_temperature_hts);
 8001446:	4b0d      	ldr	r3, [pc, #52]	@ (800147c <LireCapteursTemp_Hum+0xc0>)
 8001448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144c:	4619      	mov	r1, r3
 800144e:	480c      	ldr	r0, [pc, #48]	@ (8001480 <LireCapteursTemp_Hum+0xc4>)
 8001450:	f7ff fed6 	bl	8001200 <linear_interpolation>
 8001454:	eef0 7a40 	vmov.f32	s15, s0
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	edc3 7a00 	vstr	s15, [r3]
    }
    else
    {
        *temp_hts = 0.0f;
    }
}
 800145e:	e003      	b.n	8001468 <LireCapteursTemp_Hum+0xac>
        *temp_hts = 0.0f;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	2003fecc 	.word	0x2003fecc
 8001474:	2003ff14 	.word	0x2003ff14
 8001478:	2003fef4 	.word	0x2003fef4
 800147c:	2003ff16 	.word	0x2003ff16
 8001480:	2003ff04 	.word	0x2003ff04

08001484 <LireCapteurPression>:

void LireCapteurPression(float *press_lps)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
    lps22hh_status_t status;
    uint32_t t0 = HAL_GetTick();
 800148c:	f004 fe12 	bl	80060b4 <HAL_GetTick>
 8001490:	60f8      	str	r0, [r7, #12]

    //Mesure One-shot
    lps22hh_data_rate_set(&dev_ctx_lps, LPS22HH_ONE_SHOOT);
 8001492:	2108      	movs	r1, #8
 8001494:	4816      	ldr	r0, [pc, #88]	@ (80014f0 <LireCapteurPression+0x6c>)
 8001496:	f00b faf7 	bl	800ca88 <lps22hh_data_rate_set>

    //Attends donne pression (p_da=1)  timeout
    do {
        lps22hh_read_reg(&dev_ctx_lps, LPS22HH_STATUS, (uint8_t *)&status, 1);
 800149a:	f107 0208 	add.w	r2, r7, #8
 800149e:	2301      	movs	r3, #1
 80014a0:	2127      	movs	r1, #39	@ 0x27
 80014a2:	4813      	ldr	r0, [pc, #76]	@ (80014f0 <LireCapteurPression+0x6c>)
 80014a4:	f00b fa9c 	bl	800c9e0 <lps22hh_read_reg>
        if ((HAL_GetTick() - t0) > 50) {     // 50 ms timeout
 80014a8:	f004 fe04 	bl	80060b4 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b32      	cmp	r3, #50	@ 0x32
 80014b4:	d904      	bls.n	80014c0 <LireCapteurPression+0x3c>
            *press_lps = 0.0f;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	e013      	b.n	80014e8 <LireCapteurPression+0x64>
            return;
        }
    } while (!status.p_da);
 80014c0:	7a3b      	ldrb	r3, [r7, #8]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0e6      	beq.n	800149a <LireCapteurPression+0x16>
    lps22hh_pressure_raw_get(&dev_ctx_lps, &data_raw_pressure_lps);
 80014cc:	4909      	ldr	r1, [pc, #36]	@ (80014f4 <LireCapteurPression+0x70>)
 80014ce:	4808      	ldr	r0, [pc, #32]	@ (80014f0 <LireCapteurPression+0x6c>)
 80014d0:	f00b fb28 	bl	800cb24 <lps22hh_pressure_raw_get>
    *press_lps = lps22hh_from_lsb_to_hpa(data_raw_pressure_lps);
 80014d4:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <LireCapteurPression+0x70>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f00b fabd 	bl	800ca58 <lps22hh_from_lsb_to_hpa>
 80014de:	eef0 7a40 	vmov.f32	s15, s0
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	edc3 7a00 	vstr	s15, [r3]
}
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2003fee0 	.word	0x2003fee0
 80014f4:	2003ff18 	.word	0x2003ff18

080014f8 <SensorsTHP_ReadAll>:


// ==== FONCTION DE LECTURE TOUT-EN-UN ====
void SensorsTHP_ReadAll(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
    LireCapteursTemp_Hum(&sensor_data.humidity, &sensor_data.temperature);
 80014fc:	4904      	ldr	r1, [pc, #16]	@ (8001510 <SensorsTHP_ReadAll+0x18>)
 80014fe:	4805      	ldr	r0, [pc, #20]	@ (8001514 <SensorsTHP_ReadAll+0x1c>)
 8001500:	f7ff ff5c 	bl	80013bc <LireCapteursTemp_Hum>
    LireCapteurPression(&sensor_data.pressure);
 8001504:	4804      	ldr	r0, [pc, #16]	@ (8001518 <SensorsTHP_ReadAll+0x20>)
 8001506:	f7ff ffbd 	bl	8001484 <LireCapteurPression>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2003fec0 	.word	0x2003fec0
 8001514:	2003fec4 	.word	0x2003fec4
 8001518:	2003fec8 	.word	0x2003fec8

0800151c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001522:	463b      	mov	r3, r7
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800152e:	4b21      	ldr	r3, [pc, #132]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001530:	4a21      	ldr	r2, [pc, #132]	@ (80015b8 <MX_ADC3_Init+0x9c>)
 8001532:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001534:	4b1f      	ldr	r3, [pc, #124]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001536:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800153a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800153c:	4b1d      	ldr	r3, [pc, #116]	@ (80015b4 <MX_ADC3_Init+0x98>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001542:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001544:	2200      	movs	r2, #0
 8001546:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001548:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <MX_ADC3_Init+0x98>)
 800154a:	2201      	movs	r2, #1
 800154c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800154e:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001550:	2200      	movs	r2, #0
 8001552:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001556:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001558:	2200      	movs	r2, #0
 800155a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800155c:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <MX_ADC3_Init+0x98>)
 800155e:	4a17      	ldr	r2, [pc, #92]	@ (80015bc <MX_ADC3_Init+0xa0>)
 8001560:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001562:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001564:	2200      	movs	r2, #0
 8001566:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001568:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <MX_ADC3_Init+0x98>)
 800156a:	2201      	movs	r2, #1
 800156c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001576:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <MX_ADC3_Init+0x98>)
 8001578:	2200      	movs	r2, #0
 800157a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800157c:	480d      	ldr	r0, [pc, #52]	@ (80015b4 <MX_ADC3_Init+0x98>)
 800157e:	f004 fde9 	bl	8006154 <HAL_ADC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001588:	f001 f8a0 	bl	80026cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800158c:	2300      	movs	r3, #0
 800158e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001590:	2301      	movs	r3, #1
 8001592:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001598:	463b      	mov	r3, r7
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_ADC3_Init+0x98>)
 800159e:	f005 f8e5 	bl	800676c <HAL_ADC_ConfigChannel>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80015a8:	f001 f890 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	2003ff1c 	.word	0x2003ff1c
 80015b8:	40012200 	.word	0x40012200
 80015bc:	0f000001 	.word	0x0f000001

080015c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a19      	ldr	r2, [pc, #100]	@ (8001644 <HAL_ADC_MspInit+0x84>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d12b      	bne.n	800163a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80015e2:	4b19      	ldr	r3, [pc, #100]	@ (8001648 <HAL_ADC_MspInit+0x88>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e6:	4a18      	ldr	r2, [pc, #96]	@ (8001648 <HAL_ADC_MspInit+0x88>)
 80015e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ee:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <HAL_ADC_MspInit+0x88>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015f6:	613b      	str	r3, [r7, #16]
 80015f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fa:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <HAL_ADC_MspInit+0x88>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <HAL_ADC_MspInit+0x88>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <HAL_ADC_MspInit+0x88>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001612:	2301      	movs	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001616:	2303      	movs	r3, #3
 8001618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	4809      	ldr	r0, [pc, #36]	@ (800164c <HAL_ADC_MspInit+0x8c>)
 8001626:	f006 f85b 	bl	80076e0 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	2012      	movs	r0, #18
 8001630:	f005 fbd5 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001634:	2012      	movs	r0, #18
 8001636:	f005 fbee 	bl	8006e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800163a:	bf00      	nop
 800163c:	3728      	adds	r7, #40	@ 0x28
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40012200 	.word	0x40012200
 8001648:	40023800 	.word	0x40023800
 800164c:	40020000 	.word	0x40020000

08001650 <create_data>:
#include "main.h"
#include "Read_Sensors_THP.h"
#include <string.h>
#include "Lecture_anenometer.h"
#include "Lecture_girouette.h"
void create_data() {
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	2200      	movs	r2, #0
 800165a:	4619      	mov	r1, r3
 800165c:	481c      	ldr	r0, [pc, #112]	@ (80016d0 <create_data+0x80>)
 800165e:	f008 fe3b 	bl	800a2d8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // OBLIGATOIRE aprs GetTime
 8001662:	463b      	mov	r3, r7
 8001664:	2200      	movs	r2, #0
 8001666:	4619      	mov	r1, r3
 8001668:	4819      	ldr	r0, [pc, #100]	@ (80016d0 <create_data+0x80>)
 800166a:	f008 ff17 	bl	800a49c <HAL_RTC_GetDate>

	current_data.annee   = 2000 + sDate.Year;
 800166e:	78fb      	ldrb	r3, [r7, #3]
 8001670:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001674:	b29a      	uxth	r2, r3
 8001676:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <create_data+0x84>)
 8001678:	831a      	strh	r2, [r3, #24]
	current_data.mois    = sDate.Month;
 800167a:	787a      	ldrb	r2, [r7, #1]
 800167c:	4b15      	ldr	r3, [pc, #84]	@ (80016d4 <create_data+0x84>)
 800167e:	769a      	strb	r2, [r3, #26]
	current_data.jour    = sDate.Date;
 8001680:	78ba      	ldrb	r2, [r7, #2]
 8001682:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <create_data+0x84>)
 8001684:	76da      	strb	r2, [r3, #27]

	current_data.heure   = sTime.Hours;
 8001686:	793a      	ldrb	r2, [r7, #4]
 8001688:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <create_data+0x84>)
 800168a:	771a      	strb	r2, [r3, #28]
	current_data.minute  = sTime.Minutes;
 800168c:	797a      	ldrb	r2, [r7, #5]
 800168e:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <create_data+0x84>)
 8001690:	775a      	strb	r2, [r3, #29]
	current_data.seconde = sTime.Seconds;
 8001692:	79ba      	ldrb	r2, [r7, #6]
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <create_data+0x84>)
 8001696:	779a      	strb	r2, [r3, #30]
	current_data.temperature = sensor_data.temperature;      // C
 8001698:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <create_data+0x88>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0d      	ldr	r2, [pc, #52]	@ (80016d4 <create_data+0x84>)
 800169e:	6013      	str	r3, [r2, #0]
	current_data.humidite = sensor_data.humidity;         // %
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <create_data+0x88>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	4a0b      	ldr	r2, [pc, #44]	@ (80016d4 <create_data+0x84>)
 80016a6:	6053      	str	r3, [r2, #4]
	current_data.pression = sensor_data.pressure;         // hPa
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <create_data+0x88>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a09      	ldr	r2, [pc, #36]	@ (80016d4 <create_data+0x84>)
 80016ae:	6093      	str	r3, [r2, #8]
	current_data.vent_vitesse = vitesse_vent;     // m/s
 80016b0:	4b0a      	ldr	r3, [pc, #40]	@ (80016dc <create_data+0x8c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a07      	ldr	r2, [pc, #28]	@ (80016d4 <create_data+0x84>)
 80016b6:	60d3      	str	r3, [r2, #12]
    current_data.vent_direction = current_data.vent_direction;   // degrs (0360)
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <create_data+0x84>)
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	4a05      	ldr	r2, [pc, #20]	@ (80016d4 <create_data+0x84>)
 80016be:	6113      	str	r3, [r2, #16]
	current_data.pluie = 0.0;            // mm
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <create_data+0x84>)
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	615a      	str	r2, [r3, #20]
}
 80016c8:	bf00      	nop
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	2004bcb0 	.word	0x2004bcb0
 80016d4:	200400f4 	.word	0x200400f4
 80016d8:	2003fec0 	.word	0x2003fec0
 80016dc:	2004bc94 	.word	0x2004bc94

080016e0 <meteo_clear_buffer>:

void meteo_clear_buffer(meteo_data_t *buffer, uint16_t size)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08c      	sub	sp, #48	@ 0x30
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
    if (buffer == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d014      	beq.n	800171c <meteo_clear_buffer+0x3c>
        return;

    for (uint16_t i = 0; i < size; i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80016f6:	e00c      	b.n	8001712 <meteo_clear_buffer+0x32>
    {
        buffer[i] = (meteo_data_t){0};
 80016f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80016fa:	015b      	lsls	r3, r3, #5
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	4618      	mov	r0, r3
 8001702:	2320      	movs	r3, #32
 8001704:	461a      	mov	r2, r3
 8001706:	2100      	movs	r1, #0
 8001708:	f00c fadc 	bl	800dcc4 <memset>
    for (uint16_t i = 0; i < size; i++)
 800170c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800170e:	3301      	adds	r3, #1
 8001710:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001712:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001714:	887b      	ldrh	r3, [r7, #2]
 8001716:	429a      	cmp	r2, r3
 8001718:	d3ee      	bcc.n	80016f8 <meteo_clear_buffer+0x18>
 800171a:	e000      	b.n	800171e <meteo_clear_buffer+0x3e>
        return;
 800171c:	bf00      	nop
    }
}
 800171e:	3730      	adds	r7, #48	@ 0x30
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <meteo_append>:

void meteo_append(meteo_data_t *buffer, uint16_t size, const meteo_data_t *new_data)
{
 8001724:	b4b0      	push	{r4, r5, r7}
 8001726:	b087      	sub	sp, #28
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	460b      	mov	r3, r1
 800172e:	607a      	str	r2, [r7, #4]
 8001730:	817b      	strh	r3, [r7, #10]
    if (size == 0 || buffer == NULL || new_data == NULL)
 8001732:	897b      	ldrh	r3, [r7, #10]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d032      	beq.n	800179e <meteo_append+0x7a>
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d02f      	beq.n	800179e <meteo_append+0x7a>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d02c      	beq.n	800179e <meteo_append+0x7a>
        return;

    // Dcalage vers la gauche
    for (uint16_t i = 0; i < size - 1; i++)
 8001744:	2300      	movs	r3, #0
 8001746:	82fb      	strh	r3, [r7, #22]
 8001748:	e013      	b.n	8001772 <meteo_append+0x4e>
    {
        buffer[i] = buffer[i + 1];
 800174a:	8afb      	ldrh	r3, [r7, #22]
 800174c:	3301      	adds	r3, #1
 800174e:	015b      	lsls	r3, r3, #5
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	18d1      	adds	r1, r2, r3
 8001754:	8afb      	ldrh	r3, [r7, #22]
 8001756:	015b      	lsls	r3, r3, #5
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	4413      	add	r3, r2
 800175c:	461c      	mov	r4, r3
 800175e:	460d      	mov	r5, r1
 8001760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001764:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001768:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    for (uint16_t i = 0; i < size - 1; i++)
 800176c:	8afb      	ldrh	r3, [r7, #22]
 800176e:	3301      	adds	r3, #1
 8001770:	82fb      	strh	r3, [r7, #22]
 8001772:	8afa      	ldrh	r2, [r7, #22]
 8001774:	897b      	ldrh	r3, [r7, #10]
 8001776:	3b01      	subs	r3, #1
 8001778:	429a      	cmp	r2, r3
 800177a:	dbe6      	blt.n	800174a <meteo_append+0x26>
    }

    // Ajout du plus rcent  la fin
    buffer[size - 1] = *new_data;
 800177c:	897a      	ldrh	r2, [r7, #10]
 800177e:	f06f 4378 	mvn.w	r3, #4160749568	@ 0xf8000000
 8001782:	4413      	add	r3, r2
 8001784:	015b      	lsls	r3, r3, #5
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	441a      	add	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4614      	mov	r4, r2
 800178e:	461d      	mov	r5, r3
 8001790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001794:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001798:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800179c:	e000      	b.n	80017a0 <meteo_append+0x7c>
        return;
 800179e:	bf00      	nop
}
 80017a0:	371c      	adds	r7, #28
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bcb0      	pop	{r4, r5, r7}
 80017a6:	4770      	bx	lr

080017a8 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80017ac:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017ae:	4a16      	ldr	r2, [pc, #88]	@ (8001808 <MX_DMA2D_Init+0x60>)
 80017b0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80017b2:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80017b8:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80017be:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80017d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80017d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80017dc:	4809      	ldr	r0, [pc, #36]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017de:	f005 fcf3 	bl	80071c8 <HAL_DMA2D_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80017e8:	f000 ff70 	bl	80026cc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80017ec:	2101      	movs	r1, #1
 80017ee:	4805      	ldr	r0, [pc, #20]	@ (8001804 <MX_DMA2D_Init+0x5c>)
 80017f0:	f005 fe48 	bl	8007484 <HAL_DMA2D_ConfigLayer>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80017fa:	f000 ff67 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2003ff64 	.word	0x2003ff64
 8001808:	4002b000 	.word	0x4002b000

0800180c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0a      	ldr	r2, [pc, #40]	@ (8001844 <HAL_DMA2D_MspInit+0x38>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d10b      	bne.n	8001836 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800181e:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_DMA2D_MspInit+0x3c>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a09      	ldr	r2, [pc, #36]	@ (8001848 <HAL_DMA2D_MspInit+0x3c>)
 8001824:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <HAL_DMA2D_MspInit+0x3c>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	4002b000 	.word	0x4002b000
 8001848:	40023800 	.word	0x40023800

0800184c <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b088      	sub	sp, #32
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
 8001860:	615a      	str	r2, [r3, #20]
 8001862:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001864:	4b1e      	ldr	r3, [pc, #120]	@ (80018e0 <MX_FMC_Init+0x94>)
 8001866:	4a1f      	ldr	r2, [pc, #124]	@ (80018e4 <MX_FMC_Init+0x98>)
 8001868:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800186a:	4b1d      	ldr	r3, [pc, #116]	@ (80018e0 <MX_FMC_Init+0x94>)
 800186c:	2200      	movs	r2, #0
 800186e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001870:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <MX_FMC_Init+0x94>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001876:	4b1a      	ldr	r3, [pc, #104]	@ (80018e0 <MX_FMC_Init+0x94>)
 8001878:	2204      	movs	r2, #4
 800187a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800187c:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <MX_FMC_Init+0x94>)
 800187e:	2210      	movs	r2, #16
 8001880:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001882:	4b17      	ldr	r3, [pc, #92]	@ (80018e0 <MX_FMC_Init+0x94>)
 8001884:	2240      	movs	r2, #64	@ 0x40
 8001886:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001888:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <MX_FMC_Init+0x94>)
 800188a:	2280      	movs	r2, #128	@ 0x80
 800188c:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800188e:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <MX_FMC_Init+0x94>)
 8001890:	2200      	movs	r2, #0
 8001892:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001894:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <MX_FMC_Init+0x94>)
 8001896:	2200      	movs	r2, #0
 8001898:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800189a:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <MX_FMC_Init+0x94>)
 800189c:	2200      	movs	r2, #0
 800189e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80018a0:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <MX_FMC_Init+0x94>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80018a6:	2310      	movs	r3, #16
 80018a8:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80018aa:	2310      	movs	r3, #16
 80018ac:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80018ae:	2310      	movs	r3, #16
 80018b0:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80018b2:	2310      	movs	r3, #16
 80018b4:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80018b6:	2310      	movs	r3, #16
 80018b8:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80018ba:	2310      	movs	r3, #16
 80018bc:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80018be:	2310      	movs	r3, #16
 80018c0:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4619      	mov	r1, r3
 80018c6:	4806      	ldr	r0, [pc, #24]	@ (80018e0 <MX_FMC_Init+0x94>)
 80018c8:	f008 ff28 	bl	800a71c <HAL_SDRAM_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 80018d2:	f000 fefb 	bl	80026cc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80018d6:	bf00      	nop
 80018d8:	3720      	adds	r7, #32
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	2003ffa4 	.word	0x2003ffa4
 80018e4:	a0000140 	.word	0xa0000140

080018e8 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80018fc:	4b33      	ldr	r3, [pc, #204]	@ (80019cc <HAL_FMC_MspInit+0xe4>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d15e      	bne.n	80019c2 <HAL_FMC_MspInit+0xda>
    return;
  }
  FMC_Initialized = 1;
 8001904:	4b31      	ldr	r3, [pc, #196]	@ (80019cc <HAL_FMC_MspInit+0xe4>)
 8001906:	2201      	movs	r2, #1
 8001908:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800190a:	4b31      	ldr	r3, [pc, #196]	@ (80019d0 <HAL_FMC_MspInit+0xe8>)
 800190c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800190e:	4a30      	ldr	r2, [pc, #192]	@ (80019d0 <HAL_FMC_MspInit+0xe8>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6393      	str	r3, [r2, #56]	@ 0x38
 8001916:	4b2e      	ldr	r3, [pc, #184]	@ (80019d0 <HAL_FMC_MspInit+0xe8>)
 8001918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8001922:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001926:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001934:	230c      	movs	r3, #12
 8001936:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	4619      	mov	r1, r3
 800193c:	4825      	ldr	r0, [pc, #148]	@ (80019d4 <HAL_FMC_MspInit+0xec>)
 800193e:	f005 fecf 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8001942:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001946:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001950:	2303      	movs	r3, #3
 8001952:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001954:	230c      	movs	r3, #12
 8001956:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	4619      	mov	r1, r3
 800195c:	481e      	ldr	r0, [pc, #120]	@ (80019d8 <HAL_FMC_MspInit+0xf0>)
 800195e:	f005 febf 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8001962:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001966:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001970:	2303      	movs	r3, #3
 8001972:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001974:	230c      	movs	r3, #12
 8001976:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	4619      	mov	r1, r3
 800197c:	4817      	ldr	r0, [pc, #92]	@ (80019dc <HAL_FMC_MspInit+0xf4>)
 800197e:	f005 feaf 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001982:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001986:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001994:	230c      	movs	r3, #12
 8001996:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	4619      	mov	r1, r3
 800199c:	4810      	ldr	r0, [pc, #64]	@ (80019e0 <HAL_FMC_MspInit+0xf8>)
 800199e:	f005 fe9f 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
 80019a2:	232c      	movs	r3, #44	@ 0x2c
 80019a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a6:	2302      	movs	r3, #2
 80019a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ae:	2303      	movs	r3, #3
 80019b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019b2:	230c      	movs	r3, #12
 80019b4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	4619      	mov	r1, r3
 80019ba:	480a      	ldr	r0, [pc, #40]	@ (80019e4 <HAL_FMC_MspInit+0xfc>)
 80019bc:	f005 fe90 	bl	80076e0 <HAL_GPIO_Init>
 80019c0:	e000      	b.n	80019c4 <HAL_FMC_MspInit+0xdc>
    return;
 80019c2:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80019c4:	3718      	adds	r7, #24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2003ffd8 	.word	0x2003ffd8
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40021800 	.word	0x40021800
 80019dc:	40020c00 	.word	0x40020c00
 80019e0:	40021400 	.word	0x40021400
 80019e4:	40021c00 	.word	0x40021c00

080019e8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80019f0:	f7ff ff7a 	bl	80018e8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80019f4:	bf00      	nop
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b090      	sub	sp, #64	@ 0x40
 8001a00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a12:	4b9c      	ldr	r3, [pc, #624]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	4a9b      	ldr	r2, [pc, #620]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a18:	f043 0310 	orr.w	r3, r3, #16
 8001a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1e:	4b99      	ldr	r3, [pc, #612]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	f003 0310 	and.w	r3, r3, #16
 8001a26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a2a:	4b96      	ldr	r3, [pc, #600]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a95      	ldr	r2, [pc, #596]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b93      	ldr	r3, [pc, #588]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a42:	4b90      	ldr	r3, [pc, #576]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a8f      	ldr	r2, [pc, #572]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b8d      	ldr	r3, [pc, #564]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	623b      	str	r3, [r7, #32]
 8001a58:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a5a:	4b8a      	ldr	r3, [pc, #552]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a89      	ldr	r2, [pc, #548]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a60:	f043 0308 	orr.w	r3, r3, #8
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b87      	ldr	r3, [pc, #540]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	61fb      	str	r3, [r7, #28]
 8001a70:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a72:	4b84      	ldr	r3, [pc, #528]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a83      	ldr	r2, [pc, #524]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b81      	ldr	r3, [pc, #516]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	61bb      	str	r3, [r7, #24]
 8001a88:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	4b7e      	ldr	r3, [pc, #504]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a7d      	ldr	r2, [pc, #500]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b7b      	ldr	r3, [pc, #492]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001aa2:	4b78      	ldr	r3, [pc, #480]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a77      	ldr	r2, [pc, #476]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001aa8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b75      	ldr	r3, [pc, #468]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001aba:	4b72      	ldr	r3, [pc, #456]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a71      	ldr	r2, [pc, #452]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b6f      	ldr	r3, [pc, #444]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001ad2:	4b6c      	ldr	r3, [pc, #432]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a6b      	ldr	r2, [pc, #428]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001ad8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b69      	ldr	r3, [pc, #420]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001aea:	4b66      	ldr	r3, [pc, #408]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a65      	ldr	r2, [pc, #404]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001af0:	f043 0320 	orr.w	r3, r3, #32
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b63      	ldr	r3, [pc, #396]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0320 	and.w	r3, r3, #32
 8001afe:	607b      	str	r3, [r7, #4]
 8001b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b02:	4b60      	ldr	r3, [pc, #384]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	4a5f      	ldr	r2, [pc, #380]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001c84 <MX_GPIO_Init+0x288>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b16:	603b      	str	r3, [r7, #0]
 8001b18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE4 PE3 PE2 PE5
                           PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5
 8001b1a:	237c      	movs	r3, #124	@ 0x7c
 8001b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4856      	ldr	r0, [pc, #344]	@ (8001c88 <MX_GPIO_Init+0x28c>)
 8001b2e:	f005 fdd7 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG12 PG9
                           PG7 PG3 PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_9
 8001b32:	f247 238c 	movw	r3, #29324	@ 0x728c
 8001b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b44:	4619      	mov	r1, r3
 8001b46:	4851      	ldr	r0, [pc, #324]	@ (8001c8c <MX_GPIO_Init+0x290>)
 8001b48:	f005 fdca 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB4 PB3 PB6
                           PB13 PB12 PB2 PB10
                           PB1 PB0 PB11 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_6
 8001b4c:	f64f 437f 	movw	r3, #64639	@ 0xfc7f
 8001b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_10
                          |GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b52:	2303      	movs	r3, #3
 8001b54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b5e:	4619      	mov	r1, r3
 8001b60:	484b      	ldr	r0, [pc, #300]	@ (8001c90 <MX_GPIO_Init+0x294>)
 8001b62:	f005 fdbd 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD5 PD4
                           PD2 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 8001b66:	f643 03f4 	movw	r3, #14580	@ 0x38f4
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4846      	ldr	r0, [pc, #280]	@ (8001c94 <MX_GPIO_Init+0x298>)
 8001b7c:	f005 fdb0 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC9 PC8 PC7 PC6
                           PC3 PC0 PC1 PC2
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 8001b80:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8001b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6
                          |GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b86:	2303      	movs	r3, #3
 8001b88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b92:	4619      	mov	r1, r3
 8001b94:	4840      	ldr	r0, [pc, #256]	@ (8001c98 <MX_GPIO_Init+0x29c>)
 8001b96:	f005 fda3 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ3
                           PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8001b9a:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001ba8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bac:	4619      	mov	r1, r3
 8001bae:	483b      	ldr	r0, [pc, #236]	@ (8001c9c <MX_GPIO_Init+0x2a0>)
 8001bb0:	f005 fd96 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI3 PI2 PI7
                           PI6 PI12 PI15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_7
 8001bb4:	f249 13cc 	movw	r3, #37324	@ 0x91cc
 8001bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001bc2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4835      	ldr	r0, [pc, #212]	@ (8001ca0 <MX_GPIO_Init+0x2a4>)
 8001bca:	f005 fd89 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK4 PK3 PK1 PK2
                           PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2
 8001bce:	231f      	movs	r3, #31
 8001bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001bda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bde:	4619      	mov	r1, r3
 8001be0:	4830      	ldr	r0, [pc, #192]	@ (8001ca4 <MX_GPIO_Init+0x2a8>)
 8001be2:	f005 fd7d 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA1 PA4 PA2
                           PA6 PA5 PA3 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
 8001be6:	f240 43fe 	movw	r3, #1278	@ 0x4fe
 8001bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bec:	2303      	movs	r3, #3
 8001bee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	482b      	ldr	r0, [pc, #172]	@ (8001ca8 <MX_GPIO_Init+0x2ac>)
 8001bfc:	f005 fd70 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH14 PH4 PH12 PH7
                           PH11 PH6 PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_7
 8001c00:	f645 53d0 	movw	r3, #24016	@ 0x5dd0
 8001c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c06:	2303      	movs	r3, #3
 8001c08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c12:	4619      	mov	r1, r3
 8001c14:	4825      	ldr	r0, [pc, #148]	@ (8001cac <MX_GPIO_Init+0x2b0>)
 8001c16:	f005 fd63 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WAKEUP_BTN_Pin */
  GPIO_InitStruct.Pin = WAKEUP_BTN_Pin;
 8001c1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WAKEUP_BTN_GPIO_Port, &GPIO_InitStruct);
 8001c2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c2e:	4619      	mov	r1, r3
 8001c30:	481b      	ldr	r0, [pc, #108]	@ (8001ca0 <MX_GPIO_Init+0x2a4>)
 8001c32:	f005 fd55 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c3c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001c40:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001c46:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4814      	ldr	r0, [pc, #80]	@ (8001ca0 <MX_GPIO_Init+0x2a4>)
 8001c4e:	f005 fd47 	bl	80076e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF6 PF10 PF9
                           PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_9
 8001c52:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c64:	4619      	mov	r1, r3
 8001c66:	4812      	ldr	r0, [pc, #72]	@ (8001cb0 <MX_GPIO_Init+0x2b4>)
 8001c68:	f005 fd3a 	bl	80076e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2100      	movs	r1, #0
 8001c70:	2028      	movs	r0, #40	@ 0x28
 8001c72:	f005 f8b4 	bl	8006dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c76:	2028      	movs	r0, #40	@ 0x28
 8001c78:	f005 f8cd 	bl	8006e16 <HAL_NVIC_EnableIRQ>

}
 8001c7c:	bf00      	nop
 8001c7e:	3740      	adds	r7, #64	@ 0x40
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40021800 	.word	0x40021800
 8001c90:	40020400 	.word	0x40020400
 8001c94:	40020c00 	.word	0x40020c00
 8001c98:	40020800 	.word	0x40020800
 8001c9c:	40022400 	.word	0x40022400
 8001ca0:	40022000 	.word	0x40022000
 8001ca4:	40022800 	.word	0x40022800
 8001ca8:	40020000 	.word	0x40020000
 8001cac:	40021c00 	.word	0x40021c00
 8001cb0:	40021400 	.word	0x40021400

08001cb4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cba:	4a1c      	ldr	r2, [pc, #112]	@ (8001d2c <MX_I2C1_Init+0x78>)
 8001cbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8001d30 <MX_I2C1_Init+0x7c>)
 8001cc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cc4:	4b18      	ldr	r3, [pc, #96]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cca:	4b17      	ldr	r3, [pc, #92]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd0:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001cd6:	4b14      	ldr	r3, [pc, #80]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cdc:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce2:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cee:	480e      	ldr	r0, [pc, #56]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001cf0:	f005 ffe0 	bl	8007cb4 <HAL_I2C_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001cfa:	f000 fce7 	bl	80026cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4809      	ldr	r0, [pc, #36]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001d02:	f006 fda1 	bl	8008848 <HAL_I2CEx_ConfigAnalogFilter>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001d0c:	f000 fcde 	bl	80026cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d10:	2100      	movs	r1, #0
 8001d12:	4805      	ldr	r0, [pc, #20]	@ (8001d28 <MX_I2C1_Init+0x74>)
 8001d14:	f006 fde3 	bl	80088de <HAL_I2CEx_ConfigDigitalFilter>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001d1e:	f000 fcd5 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2003ffdc 	.word	0x2003ffdc
 8001d2c:	40005400 	.word	0x40005400
 8001d30:	00c0eaff 	.word	0x00c0eaff

08001d34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b0aa      	sub	sp, #168	@ 0xa8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d4c:	f107 0310 	add.w	r3, r7, #16
 8001d50:	2284      	movs	r2, #132	@ 0x84
 8001d52:	2100      	movs	r1, #0
 8001d54:	4618      	mov	r0, r3
 8001d56:	f00b ffb5 	bl	800dcc4 <memset>
  if(i2cHandle->Instance==I2C1)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a22      	ldr	r2, [pc, #136]	@ (8001de8 <HAL_I2C_MspInit+0xb4>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d13c      	bne.n	8001dde <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d68:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d6e:	f107 0310 	add.w	r3, r7, #16
 8001d72:	4618      	mov	r0, r3
 8001d74:	f007 fda4 	bl	80098c0 <HAL_RCCEx_PeriphCLKConfig>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001d7e:	f000 fca5 	bl	80026cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d82:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <HAL_I2C_MspInit+0xb8>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	4a19      	ldr	r2, [pc, #100]	@ (8001dec <HAL_I2C_MspInit+0xb8>)
 8001d88:	f043 0302 	orr.w	r3, r3, #2
 8001d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8e:	4b17      	ldr	r3, [pc, #92]	@ (8001dec <HAL_I2C_MspInit+0xb8>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001da2:	2312      	movs	r3, #18
 8001da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001db4:	2304      	movs	r3, #4
 8001db6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dba:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	480b      	ldr	r0, [pc, #44]	@ (8001df0 <HAL_I2C_MspInit+0xbc>)
 8001dc2:	f005 fc8d 	bl	80076e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dc6:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <HAL_I2C_MspInit+0xb8>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	4a08      	ldr	r2, [pc, #32]	@ (8001dec <HAL_I2C_MspInit+0xb8>)
 8001dcc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd2:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <HAL_I2C_MspInit+0xb8>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001dde:	bf00      	nop
 8001de0:	37a8      	adds	r7, #168	@ 0xa8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40005400 	.word	0x40005400
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020400 	.word	0x40020400

08001df4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0b      	ldr	r2, [pc, #44]	@ (8001e30 <HAL_I2C_MspDeInit+0x3c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d10f      	bne.n	8001e26 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <HAL_I2C_MspDeInit+0x40>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <HAL_I2C_MspDeInit+0x40>)
 8001e0c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001e10:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001e12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e16:	4808      	ldr	r0, [pc, #32]	@ (8001e38 <HAL_I2C_MspDeInit+0x44>)
 8001e18:	f005 fe0e 	bl	8007a38 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001e1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e20:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <HAL_I2C_MspDeInit+0x44>)
 8001e22:	f005 fe09 	bl	8007a38 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40005400 	.word	0x40005400
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40020400 	.word	0x40020400

08001e3c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b09a      	sub	sp, #104	@ 0x68
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001e42:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e46:	2234      	movs	r2, #52	@ 0x34
 8001e48:	2100      	movs	r1, #0
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f00b ff3a 	bl	800dcc4 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001e50:	463b      	mov	r3, r7
 8001e52:	2234      	movs	r2, #52	@ 0x34
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f00b ff34 	bl	800dcc4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001e5c:	4b4e      	ldr	r3, [pc, #312]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e5e:	4a4f      	ldr	r2, [pc, #316]	@ (8001f9c <MX_LTDC_Init+0x160>)
 8001e60:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001e62:	4b4d      	ldr	r3, [pc, #308]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001e68:	4b4b      	ldr	r3, [pc, #300]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001e6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001e74:	4b48      	ldr	r3, [pc, #288]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001e7a:	4b47      	ldr	r3, [pc, #284]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e7c:	2207      	movs	r2, #7
 8001e7e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001e80:	4b45      	ldr	r3, [pc, #276]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e82:	2203      	movs	r2, #3
 8001e84:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001e86:	4b44      	ldr	r3, [pc, #272]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e88:	220e      	movs	r2, #14
 8001e8a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001e8c:	4b42      	ldr	r3, [pc, #264]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e8e:	2205      	movs	r2, #5
 8001e90:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001e92:	4b41      	ldr	r3, [pc, #260]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e94:	f240 228e 	movw	r2, #654	@ 0x28e
 8001e98:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001e9c:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8001ea0:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8001ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001ea4:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001eac:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8001eb0:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001eb2:	4b39      	ldr	r3, [pc, #228]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001eba:	4b37      	ldr	r3, [pc, #220]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001ec2:	4b35      	ldr	r3, [pc, #212]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001eca:	4833      	ldr	r0, [pc, #204]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001ecc:	f006 fd53 	bl	8008976 <HAL_LTDC_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001ed6:	f000 fbf9 	bl	80026cc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001eea:	2300      	movs	r3, #0
 8001eec:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001efa:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001efc:	2305      	movs	r3, #5
 8001efe:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001f1e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f22:	2200      	movs	r2, #0
 8001f24:	4619      	mov	r1, r3
 8001f26:	481c      	ldr	r0, [pc, #112]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001f28:	f006 fdc2 	bl	8008ab0 <HAL_LTDC_ConfigLayer>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001f32:	f000 fbcb 	bl	80026cc <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001f52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f56:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001f58:	2305      	movs	r3, #5
 8001f5a:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001f7a:	463b      	mov	r3, r7
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4805      	ldr	r0, [pc, #20]	@ (8001f98 <MX_LTDC_Init+0x15c>)
 8001f82:	f006 fd95 	bl	8008ab0 <HAL_LTDC_ConfigLayer>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001f8c:	f000 fb9e 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001f90:	bf00      	nop
 8001f92:	3768      	adds	r7, #104	@ 0x68
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20040030 	.word	0x20040030
 8001f9c:	40016800 	.word	0x40016800

08001fa0 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b0b0      	sub	sp, #192	@ 0xc0
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fb8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fbc:	2284      	movs	r2, #132	@ 0x84
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f00b fe7f 	bl	800dcc4 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a96      	ldr	r2, [pc, #600]	@ (8002224 <HAL_LTDC_MspInit+0x284>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	f040 8125 	bne.w	800221c <HAL_LTDC_MspInit+0x27c>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001fd2:	2308      	movs	r3, #8
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001fd6:	2332      	movs	r3, #50	@ 0x32
 8001fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001fea:	2300      	movs	r3, #0
 8001fec:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f007 fc64 	bl	80098c0 <HAL_RCCEx_PeriphCLKConfig>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 8001ffe:	f000 fb65 	bl	80026cc <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002002:	4b89      	ldr	r3, [pc, #548]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002006:	4a88      	ldr	r2, [pc, #544]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002008:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800200c:	6453      	str	r3, [r2, #68]	@ 0x44
 800200e:	4b86      	ldr	r3, [pc, #536]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002012:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800201a:	4b83      	ldr	r3, [pc, #524]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a82      	ldr	r2, [pc, #520]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002020:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b80      	ldr	r3, [pc, #512]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800202e:	623b      	str	r3, [r7, #32]
 8002030:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002032:	4b7d      	ldr	r3, [pc, #500]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a7c      	ldr	r2, [pc, #496]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b7a      	ldr	r3, [pc, #488]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	61fb      	str	r3, [r7, #28]
 8002048:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800204a:	4b77      	ldr	r3, [pc, #476]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204e:	4a76      	ldr	r2, [pc, #472]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002054:	6313      	str	r3, [r2, #48]	@ 0x30
 8002056:	4b74      	ldr	r3, [pc, #464]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002062:	4b71      	ldr	r3, [pc, #452]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	4a70      	ldr	r2, [pc, #448]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002068:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800206c:	6313      	str	r3, [r2, #48]	@ 0x30
 800206e:	4b6e      	ldr	r3, [pc, #440]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207a:	4b6b      	ldr	r3, [pc, #428]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	4a6a      	ldr	r2, [pc, #424]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002080:	f043 0308 	orr.w	r3, r3, #8
 8002084:	6313      	str	r3, [r2, #48]	@ 0x30
 8002086:	4b68      	ldr	r3, [pc, #416]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002092:	4b65      	ldr	r3, [pc, #404]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a64      	ldr	r2, [pc, #400]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 8002098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b62      	ldr	r3, [pc, #392]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80020aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 80020b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002228 <HAL_LTDC_MspInit+0x288>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
    PI14     ------> LTDC_CLK
    PG6     ------> LTDC_R7
    PJ5     ------> LTDC_R6
    PH9     ------> LTDC_R3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_6;
 80020c2:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 80020c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020dc:	230e      	movs	r3, #14
 80020de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020e2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80020e6:	4619      	mov	r1, r3
 80020e8:	4850      	ldr	r0, [pc, #320]	@ (800222c <HAL_LTDC_MspInit+0x28c>)
 80020ea:	f005 faf9 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 80020ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80020f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f6:	2302      	movs	r3, #2
 80020f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	2300      	movs	r3, #0
 8002104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002108:	230e      	movs	r3, #14
 800210a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002112:	4619      	mov	r1, r3
 8002114:	4846      	ldr	r0, [pc, #280]	@ (8002230 <HAL_LTDC_MspInit+0x290>)
 8002116:	f005 fae3 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_1
 800211a:	f244 6333 	movw	r3, #17971	@ 0x4633
 800211e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002134:	230e      	movs	r3, #14
 8002136:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800213a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800213e:	4619      	mov	r1, r3
 8002140:	483c      	ldr	r0, [pc, #240]	@ (8002234 <HAL_LTDC_MspInit+0x294>)
 8002142:	f005 facd 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5;
 8002146:	23e0      	movs	r3, #224	@ 0xe0
 8002148:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214c:	2302      	movs	r3, #2
 800214e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002158:	2300      	movs	r3, #0
 800215a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800215e:	230e      	movs	r3, #14
 8002160:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002164:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002168:	4619      	mov	r1, r3
 800216a:	4833      	ldr	r0, [pc, #204]	@ (8002238 <HAL_LTDC_MspInit+0x298>)
 800216c:	f005 fab8 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002170:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002174:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002178:	2302      	movs	r3, #2
 800217a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002184:	2300      	movs	r3, #0
 8002186:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800218a:	2309      	movs	r3, #9
 800218c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002190:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002194:	4619      	mov	r1, r3
 8002196:	4825      	ldr	r0, [pc, #148]	@ (800222c <HAL_LTDC_MspInit+0x28c>)
 8002198:	f005 faa2 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800219c:	2308      	movs	r3, #8
 800219e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a2:	2302      	movs	r3, #2
 80021a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ae:	2300      	movs	r3, #0
 80021b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021b4:	230e      	movs	r3, #14
 80021b6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ba:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80021be:	4619      	mov	r1, r3
 80021c0:	481e      	ldr	r0, [pc, #120]	@ (800223c <HAL_LTDC_MspInit+0x29c>)
 80021c2:	f005 fa8d 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_9;
 80021c6:	f44f 4322 	mov.w	r3, #41472	@ 0xa200
 80021ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021da:	2300      	movs	r3, #0
 80021dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021e0:	230e      	movs	r3, #14
 80021e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021e6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80021ea:	4619      	mov	r1, r3
 80021ec:	4814      	ldr	r0, [pc, #80]	@ (8002240 <HAL_LTDC_MspInit+0x2a0>)
 80021ee:	f005 fa77 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021f2:	2320      	movs	r3, #32
 80021f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002204:	2300      	movs	r3, #0
 8002206:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800220a:	230e      	movs	r3, #14
 800220c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002210:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002214:	4619      	mov	r1, r3
 8002216:	480b      	ldr	r0, [pc, #44]	@ (8002244 <HAL_LTDC_MspInit+0x2a4>)
 8002218:	f005 fa62 	bl	80076e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800221c:	bf00      	nop
 800221e:	37c0      	adds	r7, #192	@ 0xc0
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40016800 	.word	0x40016800
 8002228:	40023800 	.word	0x40023800
 800222c:	40021800 	.word	0x40021800
 8002230:	40020000 	.word	0x40020000
 8002234:	40022000 	.word	0x40022000
 8002238:	40022800 	.word	0x40022800
 800223c:	40020c00 	.word	0x40020c00
 8002240:	40021c00 	.word	0x40021c00
 8002244:	40022400 	.word	0x40022400

08002248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800224c:	b099      	sub	sp, #100	@ 0x64
 800224e:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002250:	f003 fede 	bl	8006010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002254:	f000 f972 	bl	800253c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002258:	f7ff fbd0 	bl	80019fc <MX_GPIO_Init>
  MX_I2C1_Init();
 800225c:	f7ff fd2a 	bl	8001cb4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002260:	f001 fd8a 	bl	8003d78 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8002264:	f001 fc40 	bl	8003ae8 <MX_TIM6_Init>
  MX_TIM2_Init();
 8002268:	f001 fb7e 	bl	8003968 <MX_TIM2_Init>
  MX_DMA2D_Init();
 800226c:	f7ff fa9c 	bl	80017a8 <MX_DMA2D_Init>
  MX_FMC_Init();
 8002270:	f7ff faec 	bl	800184c <MX_FMC_Init>
  MX_LTDC_Init();
 8002274:	f7ff fde2 	bl	8001e3c <MX_LTDC_Init>
  MX_RTC_Init();
 8002278:	f000 fa2e 	bl	80026d8 <MX_RTC_Init>
  MX_TIM1_Init();
 800227c:	f001 fafc 	bl	8003878 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002280:	f001 fbe2 	bl	8003a48 <MX_TIM3_Init>
  MX_TIM7_Init();
 8002284:	f001 fc68 	bl	8003b58 <MX_TIM7_Init>
  MX_ADC3_Init();
 8002288:	f7ff f948 	bl	800151c <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
    /* LCD Initialization */

  	  init_screen();
 800228c:	f000 fba6 	bl	80029dc <init_screen>
    // Initialisation des capteurs (remplace votre code d'init dans Read_Sensors_THP.c)
    SensorsTHP_Init();
 8002290:	f7fe fff3 	bl	800127a <SensorsTHP_Init>
    Anemometer_Init();          // Anmomtre
 8002294:	f00a fa52 	bl	800c73c <Anemometer_Init>
    Girouette_Init();           // Girouette
 8002298:	f00a faac 	bl	800c7f4 <Girouette_Init>
    RTC_Init();
 800229c:	f000 f9da 	bl	8002654 <RTC_Init>
    idle_time = 0;
 80022a0:	4b92      	ldr	r3, [pc, #584]	@ (80024ec <main+0x2a4>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]

    //Initialisation des donnes
    current_data = (meteo_data_t){0};
 80022a6:	4b92      	ldr	r3, [pc, #584]	@ (80024f0 <main+0x2a8>)
 80022a8:	4618      	mov	r0, r3
 80022aa:	2320      	movs	r3, #32
 80022ac:	461a      	mov	r2, r3
 80022ae:	2100      	movs	r1, #0
 80022b0:	f00b fd08 	bl	800dcc4 <memset>
    data_index = 0;
 80022b4:	4b8f      	ldr	r3, [pc, #572]	@ (80024f4 <main+0x2ac>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
    meteo_clear_buffer(min_data, 60);
 80022ba:	213c      	movs	r1, #60	@ 0x3c
 80022bc:	488e      	ldr	r0, [pc, #568]	@ (80024f8 <main+0x2b0>)
 80022be:	f7ff fa0f 	bl	80016e0 <meteo_clear_buffer>
    meteo_clear_buffer(day_data, 1440);
 80022c2:	f44f 61b4 	mov.w	r1, #1440	@ 0x5a0
 80022c6:	488d      	ldr	r0, [pc, #564]	@ (80024fc <main+0x2b4>)
 80022c8:	f7ff fa0a 	bl	80016e0 <meteo_clear_buffer>

    /* Start TIM6 interrupt */
    HAL_TIM_Base_Start_IT(&htim6);
 80022cc:	488c      	ldr	r0, [pc, #560]	@ (8002500 <main+0x2b8>)
 80022ce:	f008 fb0d 	bl	800a8ec <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 80022d2:	488c      	ldr	r0, [pc, #560]	@ (8002504 <main+0x2bc>)
 80022d4:	f008 fb0a 	bl	800a8ec <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim3);
 80022d8:	488b      	ldr	r0, [pc, #556]	@ (8002508 <main+0x2c0>)
 80022da:	f008 fb07 	bl	800a8ec <HAL_TIM_Base_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80022de:	2100      	movs	r1, #0
 80022e0:	488a      	ldr	r0, [pc, #552]	@ (800250c <main+0x2c4>)
 80022e2:	f008 fbdd 	bl	800aaa0 <HAL_TIM_IC_Start_IT>
    //  Dmarrer la girouette (ADC en continu)
        Girouette_Start_Conversion();
 80022e6:	f00a fab1 	bl	800c84c <Girouette_Start_Conversion>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {

        if (Flag_Tim3)
 80022ea:	4b89      	ldr	r3, [pc, #548]	@ (8002510 <main+0x2c8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d025      	beq.n	800233e <main+0xf6>
        {
            Flag_Tim3 = 0;
 80022f2:	4b87      	ldr	r3, [pc, #540]	@ (8002510 <main+0x2c8>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]

            TS_StateTypeDef ts;
            BSP_TS_GetState(&ts);
 80022f8:	463b      	mov	r3, r7
 80022fa:	4618      	mov	r0, r3
 80022fc:	f003 fc4a 	bl	8005b94 <BSP_TS_GetState>

            if (ts.touchDetected)
 8002300:	783b      	ldrb	r3, [r7, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d015      	beq.n	8002332 <main+0xea>
            {
                uint16_t x = ts.touchX[0];
 8002306:	887b      	ldrh	r3, [r7, #2]
 8002308:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                uint16_t y = ts.touchY[0];
 800230c:	89bb      	ldrh	r3, [r7, #12]
 800230e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

                idle_time = 0;
 8002312:	4b76      	ldr	r3, [pc, #472]	@ (80024ec <main+0x2a4>)
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
                current_page = handle_touch(x, y, current_page);
 8002318:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800231c:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8002320:	4a7c      	ldr	r2, [pc, #496]	@ (8002514 <main+0x2cc>)
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f001 f8bb 	bl	80034a0 <handle_touch>
 800232a:	4603      	mov	r3, r0
 800232c:	4a79      	ldr	r2, [pc, #484]	@ (8002514 <main+0x2cc>)
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	e7db      	b.n	80022ea <main+0xa2>
            }
            else
            {
                idle_time++;
 8002332:	4b6e      	ldr	r3, [pc, #440]	@ (80024ec <main+0x2a4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	3301      	adds	r3, #1
 8002338:	4a6c      	ldr	r2, [pc, #432]	@ (80024ec <main+0x2a4>)
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	e7d5      	b.n	80022ea <main+0xa2>
            }
        }
        else if(Flag_Touch == 1)
 800233e:	4b76      	ldr	r3, [pc, #472]	@ (8002518 <main+0x2d0>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d13e      	bne.n	80023c6 <main+0x17e>
        {
        	if (idle_time >= 2000U){ // vrifie est ce qu'on attient la dure de 1 min pour lancer la routine
 8002348:	4b68      	ldr	r3, [pc, #416]	@ (80024ec <main+0x2a4>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002350:	d332      	bcc.n	80023b8 <main+0x170>
        	Flag_Touch = 0;
 8002352:	4b71      	ldr	r3, [pc, #452]	@ (8002518 <main+0x2d0>)
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]
            idle_time = 0;
 8002358:	4b64      	ldr	r3, [pc, #400]	@ (80024ec <main+0x2a4>)
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]

            __HAL_TIM_SET_COUNTER(&htim3, 0);
 800235e:	4b6a      	ldr	r3, [pc, #424]	@ (8002508 <main+0x2c0>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2200      	movs	r2, #0
 8002364:	625a      	str	r2, [r3, #36]	@ 0x24
            __HAL_TIM_SET_COUNTER(&htim6, 0);
 8002366:	4b66      	ldr	r3, [pc, #408]	@ (8002500 <main+0x2b8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2200      	movs	r2, #0
 800236c:	625a      	str	r2, [r3, #36]	@ 0x24
            __HAL_TIM_SET_COUNTER(&htim7, 0);
 800236e:	4b65      	ldr	r3, [pc, #404]	@ (8002504 <main+0x2bc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2200      	movs	r2, #0
 8002374:	625a      	str	r2, [r3, #36]	@ 0x24

            HAL_TIM_Base_Start_IT(&htim6);
 8002376:	4862      	ldr	r0, [pc, #392]	@ (8002500 <main+0x2b8>)
 8002378:	f008 fab8 	bl	800a8ec <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 800237c:	4861      	ldr	r0, [pc, #388]	@ (8002504 <main+0x2bc>)
 800237e:	f008 fab5 	bl	800a8ec <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim3);
 8002382:	4861      	ldr	r0, [pc, #388]	@ (8002508 <main+0x2c0>)
 8002384:	f008 fab2 	bl	800a8ec <HAL_TIM_Base_Start_IT>
            HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8002388:	2100      	movs	r1, #0
 800238a:	4860      	ldr	r0, [pc, #384]	@ (800250c <main+0x2c4>)
 800238c:	f008 fb88 	bl	800aaa0 <HAL_TIM_IC_Start_IT>

            // Rinitialisez le touch screen
            BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8002390:	f002 fa82 	bl	8004898 <BSP_LCD_GetXSize>
 8002394:	4603      	mov	r3, r0
 8002396:	b29c      	uxth	r4, r3
 8002398:	f002 fa92 	bl	80048c0 <BSP_LCD_GetYSize>
 800239c:	4603      	mov	r3, r0
 800239e:	b29b      	uxth	r3, r3
 80023a0:	4619      	mov	r1, r3
 80023a2:	4620      	mov	r0, r4
 80023a4:	f003 fbb6 	bl	8005b14 <BSP_TS_Init>
            // Redessinez l'cran
            init_screen();
 80023a8:	f000 fb18 	bl	80029dc <init_screen>
            update_screen(current_page);}
 80023ac:	4b59      	ldr	r3, [pc, #356]	@ (8002514 <main+0x2cc>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 fb57 	bl	8002a64 <update_screen>
 80023b6:	e002      	b.n	80023be <main+0x176>
        	else // idle_time < dure (60s), on laisse le systme dans son mode normal
        		idle_time = 0;
 80023b8:	4b4c      	ldr	r3, [pc, #304]	@ (80024ec <main+0x2a4>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
        		Flag_Touch = 0;
 80023be:	4b56      	ldr	r3, [pc, #344]	@ (8002518 <main+0x2d0>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	701a      	strb	r2, [r3, #0]
 80023c4:	e791      	b.n	80022ea <main+0xa2>
        }
        else if (Flag_Tim7)
 80023c6:	4b55      	ldr	r3, [pc, #340]	@ (800251c <main+0x2d4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d008      	beq.n	80023e0 <main+0x198>
        {
            update_screen(current_page);
 80023ce:	4b51      	ldr	r3, [pc, #324]	@ (8002514 <main+0x2cc>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fb46 	bl	8002a64 <update_screen>
            Flag_Tim7 = 0;
 80023d8:	4b50      	ldr	r3, [pc, #320]	@ (800251c <main+0x2d4>)
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e784      	b.n	80022ea <main+0xa2>
        }
    	else if (Flag_Tim6)
 80023e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002520 <main+0x2d8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d060      	beq.n	80024aa <main+0x262>
        {
            // Lecture des capteurs temprature/humidit/pression
        	SensorsTHP_ReadAll();
 80023e8:	f7ff f886 	bl	80014f8 <SensorsTHP_ReadAll>
            printf("Temp: %.2fC | Hum: %.2f%% | Press: %.2fhPa\r\n",
                   sensor_data.temperature,
 80023ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002524 <main+0x2dc>)
 80023ee:	681b      	ldr	r3, [r3, #0]
            printf("Temp: %.2fC | Hum: %.2f%% | Press: %.2fhPa\r\n",
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fe f8c9 	bl	8000588 <__aeabi_f2d>
 80023f6:	4680      	mov	r8, r0
 80023f8:	4689      	mov	r9, r1
                   sensor_data.humidity,
 80023fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002524 <main+0x2dc>)
 80023fc:	685b      	ldr	r3, [r3, #4]
            printf("Temp: %.2fC | Hum: %.2f%% | Press: %.2fhPa\r\n",
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe f8c2 	bl	8000588 <__aeabi_f2d>
 8002404:	4604      	mov	r4, r0
 8002406:	460d      	mov	r5, r1
                   sensor_data.pressure);
 8002408:	4b46      	ldr	r3, [pc, #280]	@ (8002524 <main+0x2dc>)
 800240a:	689b      	ldr	r3, [r3, #8]
            printf("Temp: %.2fC | Hum: %.2f%% | Press: %.2fhPa\r\n",
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe f8bb 	bl	8000588 <__aeabi_f2d>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800241a:	e9cd 4500 	strd	r4, r5, [sp]
 800241e:	4642      	mov	r2, r8
 8002420:	464b      	mov	r3, r9
 8002422:	4841      	ldr	r0, [pc, #260]	@ (8002528 <main+0x2e0>)
 8002424:	f00b fad0 	bl	800d9c8 <iprintf>

            // Lecture de la girouette
            Girouette_Read_Direction(&girouette_data);
 8002428:	4840      	ldr	r0, [pc, #256]	@ (800252c <main+0x2e4>)
 800242a:	f00a fa21 	bl	800c870 <Girouette_Read_Direction>
            // Mettre  jour les donnes courantes
            current_data.vent_direction = girouette_data.angle_deg;
 800242e:	4b3f      	ldr	r3, [pc, #252]	@ (800252c <main+0x2e4>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	4a2f      	ldr	r2, [pc, #188]	@ (80024f0 <main+0x2a8>)
 8002434:	6113      	str	r3, [r2, #16]
            printf("Direction de vent: %s (ADC=%u, Angle=%.1f)\r\nVitesse du vent: %.2fkm/h \r\n",
                   girouette_data.direction_courte,
 8002436:	4b3d      	ldr	r3, [pc, #244]	@ (800252c <main+0x2e4>)
 8002438:	685e      	ldr	r6, [r3, #4]
                   girouette_data.valeur_adc,
 800243a:	4b3c      	ldr	r3, [pc, #240]	@ (800252c <main+0x2e4>)
 800243c:	899b      	ldrh	r3, [r3, #12]
 800243e:	b29b      	uxth	r3, r3
            printf("Direction de vent: %s (ADC=%u, Angle=%.1f)\r\nVitesse du vent: %.2fkm/h \r\n",
 8002440:	4698      	mov	r8, r3
                   girouette_data.angle_deg,
 8002442:	4b3a      	ldr	r3, [pc, #232]	@ (800252c <main+0x2e4>)
 8002444:	689b      	ldr	r3, [r3, #8]
            printf("Direction de vent: %s (ADC=%u, Angle=%.1f)\r\nVitesse du vent: %.2fkm/h \r\n",
 8002446:	4618      	mov	r0, r3
 8002448:	f7fe f89e 	bl	8000588 <__aeabi_f2d>
 800244c:	4604      	mov	r4, r0
 800244e:	460d      	mov	r5, r1
 8002450:	4b37      	ldr	r3, [pc, #220]	@ (8002530 <main+0x2e8>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f897 	bl	8000588 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002462:	e9cd 4500 	strd	r4, r5, [sp]
 8002466:	4642      	mov	r2, r8
 8002468:	4631      	mov	r1, r6
 800246a:	4832      	ldr	r0, [pc, #200]	@ (8002534 <main+0x2ec>)
 800246c:	f00b faac 	bl	800d9c8 <iprintf>
				   vitesse_vent);
            Flag_Tim6 = 0;
 8002470:	4b2b      	ldr	r3, [pc, #172]	@ (8002520 <main+0x2d8>)
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
            // Mise  jour de l'cran
            create_data();
 8002476:	f7ff f8eb 	bl	8001650 <create_data>
            data_index++;
 800247a:	4b1e      	ldr	r3, [pc, #120]	@ (80024f4 <main+0x2ac>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	4a1c      	ldr	r2, [pc, #112]	@ (80024f4 <main+0x2ac>)
 8002482:	6013      	str	r3, [r2, #0]
            if (data_index >= 60)
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <main+0x2ac>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b3b      	cmp	r3, #59	@ 0x3b
 800248a:	dd08      	ble.n	800249e <main+0x256>
            {
                data_index = 0;
 800248c:	4b19      	ldr	r3, [pc, #100]	@ (80024f4 <main+0x2ac>)
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
                // Une fois par minute
                meteo_append(day_data, 1440, &current_data);
 8002492:	4a17      	ldr	r2, [pc, #92]	@ (80024f0 <main+0x2a8>)
 8002494:	f44f 61b4 	mov.w	r1, #1440	@ 0x5a0
 8002498:	4818      	ldr	r0, [pc, #96]	@ (80024fc <main+0x2b4>)
 800249a:	f7ff f943 	bl	8001724 <meteo_append>
            }
            meteo_append(min_data, 60, &current_data);
 800249e:	4a14      	ldr	r2, [pc, #80]	@ (80024f0 <main+0x2a8>)
 80024a0:	213c      	movs	r1, #60	@ 0x3c
 80024a2:	4815      	ldr	r0, [pc, #84]	@ (80024f8 <main+0x2b0>)
 80024a4:	f7ff f93e 	bl	8001724 <meteo_append>
 80024a8:	e71f      	b.n	80022ea <main+0xa2>
        }
        else if (Flag_Tim1)
 80024aa:	4b23      	ldr	r3, [pc, #140]	@ (8002538 <main+0x2f0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d006      	beq.n	80024c0 <main+0x278>
        {
            Lecture_anenometer(&vitesse_vent);
 80024b2:	481f      	ldr	r0, [pc, #124]	@ (8002530 <main+0x2e8>)
 80024b4:	f00a f896 	bl	800c5e4 <Lecture_anenometer>
            Flag_Tim1 = 0;
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <main+0x2f0>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	e714      	b.n	80022ea <main+0xa2>
        }
        else
        {
            if(idle_time >= 2000U)  // 60 secondes pour que le systme sera en Mode Stop
 80024c0:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <main+0x2a4>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80024c8:	d30a      	bcc.n	80024e0 <main+0x298>
            {
                // Entrez en mode STOP
                HAL_SuspendTick();
 80024ca:	f003 fe23 	bl	8006114 <HAL_SuspendTick>
                HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFI);
 80024ce:	2101      	movs	r1, #1
 80024d0:	2000      	movs	r0, #0
 80024d2:	f006 fce1 	bl	8008e98 <HAL_PWR_EnterSTOPMode>
	 			HAL_ResumeTick();
 80024d6:	f003 fe2d 	bl	8006134 <HAL_ResumeTick>
		        SystemClock_Config();       // reconfig horloge aprs STOP
 80024da:	f000 f82f 	bl	800253c <SystemClock_Config>
 80024de:	e704      	b.n	80022ea <main+0xa2>
            }
            else
            {
            	// Sinon, Entrez en mode STOP
                HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80024e0:	2101      	movs	r1, #1
 80024e2:	2000      	movs	r0, #0
 80024e4:	f006 fcb6 	bl	8008e54 <HAL_PWR_EnterSLEEPMode>
        if (Flag_Tim3)
 80024e8:	e6ff      	b.n	80022ea <main+0xa2>
 80024ea:	bf00      	nop
 80024ec:	2004bcac 	.word	0x2004bcac
 80024f0:	200400f4 	.word	0x200400f4
 80024f4:	2004bca8 	.word	0x2004bca8
 80024f8:	20040114 	.word	0x20040114
 80024fc:	20040894 	.word	0x20040894
 8002500:	2004bdb8 	.word	0x2004bdb8
 8002504:	2004be04 	.word	0x2004be04
 8002508:	2004bd6c 	.word	0x2004bd6c
 800250c:	2004bcd4 	.word	0x2004bcd4
 8002510:	200400e8 	.word	0x200400e8
 8002514:	200400f0 	.word	0x200400f0
 8002518:	200400ec 	.word	0x200400ec
 800251c:	200400dc 	.word	0x200400dc
 8002520:	200400d8 	.word	0x200400d8
 8002524:	2003fec0 	.word	0x2003fec0
 8002528:	0800fd50 	.word	0x0800fd50
 800252c:	2004bc98 	.word	0x2004bc98
 8002530:	2004bc94 	.word	0x2004bc94
 8002534:	0800fd80 	.word	0x0800fd80
 8002538:	200400e4 	.word	0x200400e4

0800253c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b094      	sub	sp, #80	@ 0x50
 8002540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002542:	f107 0320 	add.w	r3, r7, #32
 8002546:	2230      	movs	r2, #48	@ 0x30
 8002548:	2100      	movs	r1, #0
 800254a:	4618      	mov	r0, r3
 800254c:	f00b fbba 	bl	800dcc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002550:	f107 030c 	add.w	r3, r7, #12
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002560:	f006 fc68 	bl	8008e34 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002564:	4b2e      	ldr	r3, [pc, #184]	@ (8002620 <SystemClock_Config+0xe4>)
 8002566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002568:	4a2d      	ldr	r2, [pc, #180]	@ (8002620 <SystemClock_Config+0xe4>)
 800256a:	f023 0318 	bic.w	r3, r3, #24
 800256e:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002570:	4b2b      	ldr	r3, [pc, #172]	@ (8002620 <SystemClock_Config+0xe4>)
 8002572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002574:	4a2a      	ldr	r2, [pc, #168]	@ (8002620 <SystemClock_Config+0xe4>)
 8002576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800257a:	6413      	str	r3, [r2, #64]	@ 0x40
 800257c:	4b28      	ldr	r3, [pc, #160]	@ (8002620 <SystemClock_Config+0xe4>)
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002584:	60bb      	str	r3, [r7, #8]
 8002586:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002588:	4b26      	ldr	r3, [pc, #152]	@ (8002624 <SystemClock_Config+0xe8>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a25      	ldr	r2, [pc, #148]	@ (8002624 <SystemClock_Config+0xe8>)
 800258e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002592:	6013      	str	r3, [r2, #0]
 8002594:	4b23      	ldr	r3, [pc, #140]	@ (8002624 <SystemClock_Config+0xe8>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800259c:	607b      	str	r3, [r7, #4]
 800259e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80025a0:	2305      	movs	r3, #5
 80025a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80025aa:	2301      	movs	r3, #1
 80025ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025ae:	2302      	movs	r3, #2
 80025b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80025b8:	230c      	movs	r3, #12
 80025ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80025bc:	23c0      	movs	r3, #192	@ 0xc0
 80025be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025c0:	2302      	movs	r3, #2
 80025c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80025c4:	2302      	movs	r3, #2
 80025c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025c8:	f107 0320 	add.w	r3, r7, #32
 80025cc:	4618      	mov	r0, r3
 80025ce:	f006 fced 	bl	8008fac <HAL_RCC_OscConfig>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80025d8:	f000 f878 	bl	80026cc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025dc:	f006 fc96 	bl	8008f0c <HAL_PWREx_EnableOverDrive>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <SystemClock_Config+0xae>
  {
    Error_Handler();
 80025e6:	f000 f871 	bl	80026cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025ea:	230f      	movs	r3, #15
 80025ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025ee:	2302      	movs	r3, #2
 80025f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025f2:	2300      	movs	r3, #0
 80025f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80025f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80025fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002600:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002602:	f107 030c 	add.w	r3, r7, #12
 8002606:	2106      	movs	r1, #6
 8002608:	4618      	mov	r0, r3
 800260a:	f006 ff73 	bl	80094f4 <HAL_RCC_ClockConfig>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8002614:	f000 f85a 	bl	80026cc <Error_Handler>
  }
}
 8002618:	bf00      	nop
 800261a:	3750      	adds	r7, #80	@ 0x50
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40023800 	.word	0x40023800
 8002624:	40007000 	.word	0x40007000

08002628 <__io_putchar>:

/**
  * @brief Fonction printf redirige vers UART
  */
PUTCHAR_PROTOTYPE
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	b2db      	uxtb	r3, r3
 8002634:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 8002636:	f107 010f 	add.w	r1, r7, #15
 800263a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800263e:	2201      	movs	r2, #1
 8002640:	4803      	ldr	r0, [pc, #12]	@ (8002650 <__io_putchar+0x28>)
 8002642:	f009 f993 	bl	800b96c <HAL_UART_Transmit>
  return ch;
 8002646:	687b      	ldr	r3, [r7, #4]
}
 8002648:	4618      	mov	r0, r3
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	2004be50 	.word	0x2004be50

08002654 <RTC_Init>:

void RTC_Init() {
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != 0xBEEF)
 800265a:	2100      	movs	r1, #0
 800265c:	481a      	ldr	r0, [pc, #104]	@ (80026c8 <RTC_Init+0x74>)
 800265e:	f008 f845 	bl	800a6ec <HAL_RTCEx_BKUPRead>
 8002662:	4603      	mov	r3, r0
 8002664:	f64b 62ef 	movw	r2, #48879	@ 0xbeef
 8002668:	4293      	cmp	r3, r2
 800266a:	d028      	beq.n	80026be <RTC_Init+0x6a>
	{
		RTC_TimeTypeDef sTime = {0};
 800266c:	1d3b      	adds	r3, r7, #4
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	609a      	str	r2, [r3, #8]
 8002676:	60da      	str	r2, [r3, #12]
 8002678:	611a      	str	r2, [r3, #16]
		RTC_DateTypeDef sDate = {0};
 800267a:	2300      	movs	r3, #0
 800267c:	603b      	str	r3, [r7, #0]

		sTime.Hours   = 12;
 800267e:	230c      	movs	r3, #12
 8002680:	713b      	strb	r3, [r7, #4]
		sTime.Minutes = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	717b      	strb	r3, [r7, #5]
		sTime.Seconds = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	71bb      	strb	r3, [r7, #6]

		sDate.Year  = 25;               // 2025
 800268a:	2319      	movs	r3, #25
 800268c:	70fb      	strb	r3, [r7, #3]
		sDate.Month = RTC_MONTH_JANUARY;
 800268e:	2301      	movs	r3, #1
 8002690:	707b      	strb	r3, [r7, #1]
		sDate.Date  = 1;
 8002692:	2301      	movs	r3, #1
 8002694:	70bb      	strb	r3, [r7, #2]
		sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8002696:	2303      	movs	r3, #3
 8002698:	703b      	strb	r3, [r7, #0]

		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	2200      	movs	r2, #0
 800269e:	4619      	mov	r1, r3
 80026a0:	4809      	ldr	r0, [pc, #36]	@ (80026c8 <RTC_Init+0x74>)
 80026a2:	f007 fd7f 	bl	800a1a4 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80026a6:	463b      	mov	r3, r7
 80026a8:	2200      	movs	r2, #0
 80026aa:	4619      	mov	r1, r3
 80026ac:	4806      	ldr	r0, [pc, #24]	@ (80026c8 <RTC_Init+0x74>)
 80026ae:	f007 fe71 	bl	800a394 <HAL_RTC_SetDate>

		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xBEEF);
 80026b2:	f64b 62ef 	movw	r2, #48879	@ 0xbeef
 80026b6:	2100      	movs	r1, #0
 80026b8:	4803      	ldr	r0, [pc, #12]	@ (80026c8 <RTC_Init+0x74>)
 80026ba:	f007 fffd 	bl	800a6b8 <HAL_RTCEx_BKUPWrite>
	}
}
 80026be:	bf00      	nop
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	2004bcb0 	.word	0x2004bcb0

080026cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026d0:	b672      	cpsid	i
}
 80026d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026d4:	bf00      	nop
 80026d6:	e7fd      	b.n	80026d4 <Error_Handler+0x8>

080026d8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80026dc:	4b0f      	ldr	r3, [pc, #60]	@ (800271c <MX_RTC_Init+0x44>)
 80026de:	4a10      	ldr	r2, [pc, #64]	@ (8002720 <MX_RTC_Init+0x48>)
 80026e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80026e2:	4b0e      	ldr	r3, [pc, #56]	@ (800271c <MX_RTC_Init+0x44>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80026e8:	4b0c      	ldr	r3, [pc, #48]	@ (800271c <MX_RTC_Init+0x44>)
 80026ea:	227f      	movs	r2, #127	@ 0x7f
 80026ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80026ee:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <MX_RTC_Init+0x44>)
 80026f0:	22ff      	movs	r2, #255	@ 0xff
 80026f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80026f4:	4b09      	ldr	r3, [pc, #36]	@ (800271c <MX_RTC_Init+0x44>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80026fa:	4b08      	ldr	r3, [pc, #32]	@ (800271c <MX_RTC_Init+0x44>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002700:	4b06      	ldr	r3, [pc, #24]	@ (800271c <MX_RTC_Init+0x44>)
 8002702:	2200      	movs	r2, #0
 8002704:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002706:	4805      	ldr	r0, [pc, #20]	@ (800271c <MX_RTC_Init+0x44>)
 8002708:	f007 fcca 	bl	800a0a0 <HAL_RTC_Init>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002712:	f7ff ffdb 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	2004bcb0 	.word	0x2004bcb0
 8002720:	40002800 	.word	0x40002800

08002724 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b0a4      	sub	sp, #144	@ 0x90
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800272c:	f107 030c 	add.w	r3, r7, #12
 8002730:	2284      	movs	r2, #132	@ 0x84
 8002732:	2100      	movs	r1, #0
 8002734:	4618      	mov	r0, r3
 8002736:	f00b fac5 	bl	800dcc4 <memset>
  if(rtcHandle->Instance==RTC)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a0e      	ldr	r2, [pc, #56]	@ (8002778 <HAL_RTC_MspInit+0x54>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d114      	bne.n	800276e <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002744:	2320      	movs	r3, #32
 8002746:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002748:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800274c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800274e:	f107 030c 	add.w	r3, r7, #12
 8002752:	4618      	mov	r0, r3
 8002754:	f007 f8b4 	bl	80098c0 <HAL_RCCEx_PeriphCLKConfig>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800275e:	f7ff ffb5 	bl	80026cc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002762:	4b06      	ldr	r3, [pc, #24]	@ (800277c <HAL_RTC_MspInit+0x58>)
 8002764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002766:	4a05      	ldr	r2, [pc, #20]	@ (800277c <HAL_RTC_MspInit+0x58>)
 8002768:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800276c:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800276e:	bf00      	nop
 8002770:	3790      	adds	r7, #144	@ 0x90
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40002800 	.word	0x40002800
 800277c:	40023800 	.word	0x40023800

08002780 <angle_to_short_direction>:
 * @brief  Convertit l'angle en direction courte
 * @param  angle : Angle en degrs
 * @return Pointeur vers l'abrviation courte
 */
static const char* angle_to_short_direction(float angle)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	ed87 0a01 	vstr	s0, [r7, #4]
    // Normaliser l'angle entre 0 et 360
    float normalized_angle = angle;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	60fb      	str	r3, [r7, #12]
    while (normalized_angle < 0) normalized_angle += 360.0f;
 800278e:	e007      	b.n	80027a0 <angle_to_short_direction+0x20>
 8002790:	edd7 7a03 	vldr	s15, [r7, #12]
 8002794:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8002954 <angle_to_short_direction+0x1d4>
 8002798:	ee77 7a87 	vadd.f32	s15, s15, s14
 800279c:	edc7 7a03 	vstr	s15, [r7, #12]
 80027a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80027a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ac:	d4f0      	bmi.n	8002790 <angle_to_short_direction+0x10>
    while (normalized_angle >= 360.0f) normalized_angle -= 360.0f;
 80027ae:	e007      	b.n	80027c0 <angle_to_short_direction+0x40>
 80027b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80027b4:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002954 <angle_to_short_direction+0x1d4>
 80027b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027bc:	edc7 7a03 	vstr	s15, [r7, #12]
 80027c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80027c4:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8002954 <angle_to_short_direction+0x1d4>
 80027c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d0:	daee      	bge.n	80027b0 <angle_to_short_direction+0x30>

    // Les 16 directions avec leurs plages angulaires
    // Chaque direction couvre 22.5 degrs (360/16 = 22.5)
    // Les seuils sont au milieu entre deux directions

    if (normalized_angle >= 348.75f || normalized_angle < 11.25f)
 80027d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80027d6:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8002958 <angle_to_short_direction+0x1d8>
 80027da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e2:	da08      	bge.n	80027f6 <angle_to_short_direction+0x76>
 80027e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80027e8:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800295c <angle_to_short_direction+0x1dc>
 80027ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f4:	d501      	bpl.n	80027fa <angle_to_short_direction+0x7a>
        return "N";      // Nord
 80027f6:	4b5a      	ldr	r3, [pc, #360]	@ (8002960 <angle_to_short_direction+0x1e0>)
 80027f8:	e0a5      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 33.75f)
 80027fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80027fe:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002964 <angle_to_short_direction+0x1e4>
 8002802:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800280a:	d501      	bpl.n	8002810 <angle_to_short_direction+0x90>
        return "NNE";    // Nord-Nord-Est
 800280c:	4b56      	ldr	r3, [pc, #344]	@ (8002968 <angle_to_short_direction+0x1e8>)
 800280e:	e09a      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 56.25f)
 8002810:	edd7 7a03 	vldr	s15, [r7, #12]
 8002814:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800296c <angle_to_short_direction+0x1ec>
 8002818:	eef4 7ac7 	vcmpe.f32	s15, s14
 800281c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002820:	d501      	bpl.n	8002826 <angle_to_short_direction+0xa6>
        return "NE";     // Nord-Est
 8002822:	4b53      	ldr	r3, [pc, #332]	@ (8002970 <angle_to_short_direction+0x1f0>)
 8002824:	e08f      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 78.75f)
 8002826:	edd7 7a03 	vldr	s15, [r7, #12]
 800282a:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002974 <angle_to_short_direction+0x1f4>
 800282e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002836:	d501      	bpl.n	800283c <angle_to_short_direction+0xbc>
        return "ENE";    // Est-Nord-Est
 8002838:	4b4f      	ldr	r3, [pc, #316]	@ (8002978 <angle_to_short_direction+0x1f8>)
 800283a:	e084      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 101.25f)
 800283c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002840:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800297c <angle_to_short_direction+0x1fc>
 8002844:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284c:	d501      	bpl.n	8002852 <angle_to_short_direction+0xd2>
        return "E";      // Est
 800284e:	4b4c      	ldr	r3, [pc, #304]	@ (8002980 <angle_to_short_direction+0x200>)
 8002850:	e079      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 123.75f)
 8002852:	edd7 7a03 	vldr	s15, [r7, #12]
 8002856:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002984 <angle_to_short_direction+0x204>
 800285a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800285e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002862:	d501      	bpl.n	8002868 <angle_to_short_direction+0xe8>
        return "ESE";    // Est-Sud-Est
 8002864:	4b48      	ldr	r3, [pc, #288]	@ (8002988 <angle_to_short_direction+0x208>)
 8002866:	e06e      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 146.25f)
 8002868:	edd7 7a03 	vldr	s15, [r7, #12]
 800286c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800298c <angle_to_short_direction+0x20c>
 8002870:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002878:	d501      	bpl.n	800287e <angle_to_short_direction+0xfe>
        return "SE";     // Sud-Est
 800287a:	4b45      	ldr	r3, [pc, #276]	@ (8002990 <angle_to_short_direction+0x210>)
 800287c:	e063      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 168.75f)
 800287e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002882:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002994 <angle_to_short_direction+0x214>
 8002886:	eef4 7ac7 	vcmpe.f32	s15, s14
 800288a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288e:	d501      	bpl.n	8002894 <angle_to_short_direction+0x114>
        return "SSE";    // Sud-Sud-Est
 8002890:	4b41      	ldr	r3, [pc, #260]	@ (8002998 <angle_to_short_direction+0x218>)
 8002892:	e058      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 191.25f)
 8002894:	edd7 7a03 	vldr	s15, [r7, #12]
 8002898:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800299c <angle_to_short_direction+0x21c>
 800289c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a4:	d501      	bpl.n	80028aa <angle_to_short_direction+0x12a>
        return "S";      // Sud
 80028a6:	4b3e      	ldr	r3, [pc, #248]	@ (80029a0 <angle_to_short_direction+0x220>)
 80028a8:	e04d      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 213.75f)
 80028aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80028ae:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80029a4 <angle_to_short_direction+0x224>
 80028b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ba:	d501      	bpl.n	80028c0 <angle_to_short_direction+0x140>
        return "SSW";    // Sud-Sud-Ouest
 80028bc:	4b3a      	ldr	r3, [pc, #232]	@ (80029a8 <angle_to_short_direction+0x228>)
 80028be:	e042      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 236.25f)
 80028c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80028c4:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80029ac <angle_to_short_direction+0x22c>
 80028c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d0:	d501      	bpl.n	80028d6 <angle_to_short_direction+0x156>
        return "SW";     // Sud-Ouest
 80028d2:	4b37      	ldr	r3, [pc, #220]	@ (80029b0 <angle_to_short_direction+0x230>)
 80028d4:	e037      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 258.75f)
 80028d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80028da:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80029b4 <angle_to_short_direction+0x234>
 80028de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e6:	d501      	bpl.n	80028ec <angle_to_short_direction+0x16c>
        return "WSW";    // Ouest-Sud-Ouest
 80028e8:	4b33      	ldr	r3, [pc, #204]	@ (80029b8 <angle_to_short_direction+0x238>)
 80028ea:	e02c      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 281.25f)
 80028ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80028f0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80029bc <angle_to_short_direction+0x23c>
 80028f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fc:	d501      	bpl.n	8002902 <angle_to_short_direction+0x182>
        return "W";      // Ouest
 80028fe:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <angle_to_short_direction+0x240>)
 8002900:	e021      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 303.75f)
 8002902:	edd7 7a03 	vldr	s15, [r7, #12]
 8002906:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80029c4 <angle_to_short_direction+0x244>
 800290a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800290e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002912:	d501      	bpl.n	8002918 <angle_to_short_direction+0x198>
        return "WNW";    // Ouest-Nord-Ouest
 8002914:	4b2c      	ldr	r3, [pc, #176]	@ (80029c8 <angle_to_short_direction+0x248>)
 8002916:	e016      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 326.25f)
 8002918:	edd7 7a03 	vldr	s15, [r7, #12]
 800291c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80029cc <angle_to_short_direction+0x24c>
 8002920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002928:	d501      	bpl.n	800292e <angle_to_short_direction+0x1ae>
        return "NW";     // Nord-Ouest
 800292a:	4b29      	ldr	r3, [pc, #164]	@ (80029d0 <angle_to_short_direction+0x250>)
 800292c:	e00b      	b.n	8002946 <angle_to_short_direction+0x1c6>
    else if (normalized_angle < 348.75f)
 800292e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002932:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002958 <angle_to_short_direction+0x1d8>
 8002936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800293a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293e:	d501      	bpl.n	8002944 <angle_to_short_direction+0x1c4>
        return "NNW";    // Nord-Nord-Ouest
 8002940:	4b24      	ldr	r3, [pc, #144]	@ (80029d4 <angle_to_short_direction+0x254>)
 8002942:	e000      	b.n	8002946 <angle_to_short_direction+0x1c6>

    return "N/A";  // Ne devrait jamais tre atteint
 8002944:	4b24      	ldr	r3, [pc, #144]	@ (80029d8 <angle_to_short_direction+0x258>)
}
 8002946:	4618      	mov	r0, r3
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	43b40000 	.word	0x43b40000
 8002958:	43ae6000 	.word	0x43ae6000
 800295c:	41340000 	.word	0x41340000
 8002960:	0800fdcc 	.word	0x0800fdcc
 8002964:	42070000 	.word	0x42070000
 8002968:	0800fdd0 	.word	0x0800fdd0
 800296c:	42610000 	.word	0x42610000
 8002970:	0800fdd4 	.word	0x0800fdd4
 8002974:	429d8000 	.word	0x429d8000
 8002978:	0800fdd8 	.word	0x0800fdd8
 800297c:	42ca8000 	.word	0x42ca8000
 8002980:	0800fddc 	.word	0x0800fddc
 8002984:	42f78000 	.word	0x42f78000
 8002988:	0800fde0 	.word	0x0800fde0
 800298c:	43124000 	.word	0x43124000
 8002990:	0800fde4 	.word	0x0800fde4
 8002994:	4328c000 	.word	0x4328c000
 8002998:	0800fde8 	.word	0x0800fde8
 800299c:	433f4000 	.word	0x433f4000
 80029a0:	0800fdec 	.word	0x0800fdec
 80029a4:	4355c000 	.word	0x4355c000
 80029a8:	0800fdf0 	.word	0x0800fdf0
 80029ac:	436c4000 	.word	0x436c4000
 80029b0:	0800fdf4 	.word	0x0800fdf4
 80029b4:	43816000 	.word	0x43816000
 80029b8:	0800fdf8 	.word	0x0800fdf8
 80029bc:	438ca000 	.word	0x438ca000
 80029c0:	0800fdfc 	.word	0x0800fdfc
 80029c4:	4397e000 	.word	0x4397e000
 80029c8:	0800fe00 	.word	0x0800fe00
 80029cc:	43a32000 	.word	0x43a32000
 80029d0:	0800fe04 	.word	0x0800fe04
 80029d4:	0800fe08 	.word	0x0800fe08
 80029d8:	0800fe0c 	.word	0x0800fe0c

080029dc <init_screen>:

void init_screen() {
 80029dc:	b598      	push	{r3, r4, r7, lr}
 80029de:	af00      	add	r7, sp, #0
	BSP_LCD_Init();
 80029e0:	f001 feea 	bl	80047b8 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER, SDRAM_DEVICE_ADDR);
 80029e4:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80029e8:	2001      	movs	r0, #1
 80029ea:	f001 ff7d 	bl	80048e8 <BSP_LCD_LayerDefaultInit>

	/* Set text to DEFAULT_FONT */
	BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80029ee:	4819      	ldr	r0, [pc, #100]	@ (8002a54 <init_screen+0x78>)
 80029f0:	f002 f81c 	bl	8004a2c <BSP_LCD_SetFont>

	/* We select the active layer */
	BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER);
 80029f4:	2001      	movs	r0, #1
 80029f6:	f001 ffd7 	bl	80049a8 <BSP_LCD_SelectLayer>

	/* Clear the Background Layer */
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 80029fa:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80029fe:	f002 f82f 	bl	8004a60 <BSP_LCD_Clear>

	/* Set the background color to BLACK */
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8002a02:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8002a06:	f001 fff7 	bl	80049f8 <BSP_LCD_SetBackColor>

	/* Set text color to GREEN */
	BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8002a0a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8002a0e:	f001 ffdb 	bl	80049c8 <BSP_LCD_SetTextColor>

	/* Display text on LCD */
	BSP_LCD_DrawBitmap(0, 0, converted_bmp);
 8002a12:	4a11      	ldr	r2, [pc, #68]	@ (8002a58 <init_screen+0x7c>)
 8002a14:	2100      	movs	r1, #0
 8002a16:	2000      	movs	r0, #0
 8002a18:	f002 fb5c 	bl	80050d4 <BSP_LCD_DrawBitmap>
	BSP_LCD_SetFont(&Font24);
 8002a1c:	480d      	ldr	r0, [pc, #52]	@ (8002a54 <init_screen+0x78>)
 8002a1e:	f002 f805 	bl	8004a2c <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_DARKGRAY);
 8002a22:	480e      	ldr	r0, [pc, #56]	@ (8002a5c <init_screen+0x80>)
 8002a24:	f001 ffe8 	bl	80049f8 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a2c:	f001 ffcc 	bl	80049c8 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(0, 10, "Initialisation", CENTER_MODE);
 8002a30:	2301      	movs	r3, #1
 8002a32:	4a0b      	ldr	r2, [pc, #44]	@ (8002a60 <init_screen+0x84>)
 8002a34:	210a      	movs	r1, #10
 8002a36:	2000      	movs	r0, #0
 8002a38:	f002 f87e 	bl	8004b38 <BSP_LCD_DisplayStringAt>
	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8002a3c:	f001 ff2c 	bl	8004898 <BSP_LCD_GetXSize>
 8002a40:	4604      	mov	r4, r0
 8002a42:	f001 ff3d 	bl	80048c0 <BSP_LCD_GetYSize>
 8002a46:	4603      	mov	r3, r0
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	f003 f862 	bl	8005b14 <BSP_TS_Init>
}
 8002a50:	bf00      	nop
 8002a52:	bd98      	pop	{r3, r4, r7, pc}
 8002a54:	2003fcb8 	.word	0x2003fcb8
 8002a58:	20000000 	.word	0x20000000
 8002a5c:	ff404040 	.word	0xff404040
 8002a60:	0800fe10 	.word	0x0800fe10

08002a64 <update_screen>:

void update_screen(int current_page)
{
 8002a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a66:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8002a6a:	af06      	add	r7, sp, #24
 8002a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a74:	6018      	str	r0, [r3, #0]
	//Page principale (affichage des donnes en temps rel)
	if (current_page == 0) {
 8002a76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f040 81d6 	bne.w	8002e32 <update_screen+0x3ce>
		// Paramtres visuels
		const uint16_t CARD_WIDTH  = 120;
 8002a86:	2378      	movs	r3, #120	@ 0x78
 8002a88:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
		const uint16_t CARD_HEIGHT = 80;
 8002a8c:	2350      	movs	r3, #80	@ 0x50
 8002a8e:	f8a7 31ac 	strh.w	r3, [r7, #428]	@ 0x1ac

		const uint16_t START_X = 20;
 8002a92:	2314      	movs	r3, #20
 8002a94:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa
		const uint16_t START_Y = 50;
 8002a98:	2332      	movs	r3, #50	@ 0x32
 8002a9a:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
		const uint16_t SPACE_X = 140;
 8002a9e:	238c      	movs	r3, #140	@ 0x8c
 8002aa0:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
		const uint16_t SPACE_Y = 110;
 8002aa4:	236e      	movs	r3, #110	@ 0x6e
 8002aa6:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4

		const uint32_t CARD_BG_COLOR     = LCD_COLOR_DARKGRAY;
 8002aaa:	4b5c      	ldr	r3, [pc, #368]	@ (8002c1c <update_screen+0x1b8>)
 8002aac:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
		const uint32_t CARD_BORDER_COLOR = LCD_COLOR_LIGHTGRAY;
 8002ab0:	4b5b      	ldr	r3, [pc, #364]	@ (8002c20 <update_screen+0x1bc>)
 8002ab2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
		const uint32_t TEXT_COLOR        = LCD_COLOR_WHITE;
 8002ab6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002aba:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198

		//Donnes en array de char*
		const char * const measure_names[6] = {
 8002abe:	4b59      	ldr	r3, [pc, #356]	@ (8002c24 <update_screen+0x1c0>)
 8002ac0:	f507 74ba 	add.w	r4, r7, #372	@ 0x174
 8002ac4:	461d      	mov	r5, r3
 8002ac6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ac8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002aca:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002ace:	e884 0003 	stmia.w	r4, {r0, r1}
			"Vitesse",
			"Direction",
			"Debit de"
		};

		const char * const measure_names2[6] = {
 8002ad2:	4b55      	ldr	r3, [pc, #340]	@ (8002c28 <update_screen+0x1c4>)
 8002ad4:	f507 74ae 	add.w	r4, r7, #348	@ 0x15c
 8002ad8:	461d      	mov	r5, r3
 8002ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ade:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002ae2:	e884 0003 	stmia.w	r4, {r0, r1}
			"du vent",
			"du vent",
			"pluie"
		};

		const char * const measure_units[6] = {
 8002ae6:	4b51      	ldr	r3, [pc, #324]	@ (8002c2c <update_screen+0x1c8>)
 8002ae8:	f507 74a2 	add.w	r4, r7, #324	@ 0x144
 8002aec:	461d      	mov	r5, r3
 8002aee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002af0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002af2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002af6:	e884 0003 	stmia.w	r4, {r0, r1}
			"mm/h"
		};

		char measure_values[6][16];

		for (int i = 0; i < 6; i++) {
 8002afa:	2300      	movs	r3, #0
 8002afc:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8002b00:	e00d      	b.n	8002b1e <update_screen+0xba>
			strcpy(measure_values[i], "N/A");
 8002b02:	f107 020c 	add.w	r2, r7, #12
 8002b06:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002b0a:	011b      	lsls	r3, r3, #4
 8002b0c:	4413      	add	r3, r2
 8002b0e:	4a48      	ldr	r2, [pc, #288]	@ (8002c30 <update_screen+0x1cc>)
 8002b10:	6810      	ldr	r0, [r2, #0]
 8002b12:	6018      	str	r0, [r3, #0]
		for (int i = 0; i < 6; i++) {
 8002b14:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002b18:	3301      	adds	r3, #1
 8002b1a:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8002b1e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	dded      	ble.n	8002b02 <update_screen+0x9e>
		}

		snprintf(measure_values[0], 16, "%.1f", current_data.temperature);
 8002b26:	4b43      	ldr	r3, [pc, #268]	@ (8002c34 <update_screen+0x1d0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fd fd2c 	bl	8000588 <__aeabi_f2d>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	f107 000c 	add.w	r0, r7, #12
 8002b38:	e9cd 2300 	strd	r2, r3, [sp]
 8002b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8002c38 <update_screen+0x1d4>)
 8002b3e:	2110      	movs	r1, #16
 8002b40:	f00a ffb2 	bl	800daa8 <sniprintf>
		snprintf(measure_values[1], 16, "%.1f", current_data.pression);
 8002b44:	4b3b      	ldr	r3, [pc, #236]	@ (8002c34 <update_screen+0x1d0>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7fd fd1d 	bl	8000588 <__aeabi_f2d>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	f107 010c 	add.w	r1, r7, #12
 8002b56:	f101 0010 	add.w	r0, r1, #16
 8002b5a:	e9cd 2300 	strd	r2, r3, [sp]
 8002b5e:	4a36      	ldr	r2, [pc, #216]	@ (8002c38 <update_screen+0x1d4>)
 8002b60:	2110      	movs	r1, #16
 8002b62:	f00a ffa1 	bl	800daa8 <sniprintf>
		snprintf(measure_values[2], 16, "%.1f", current_data.humidite);
 8002b66:	4b33      	ldr	r3, [pc, #204]	@ (8002c34 <update_screen+0x1d0>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fd fd0c 	bl	8000588 <__aeabi_f2d>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	f107 010c 	add.w	r1, r7, #12
 8002b78:	f101 0020 	add.w	r0, r1, #32
 8002b7c:	e9cd 2300 	strd	r2, r3, [sp]
 8002b80:	4a2d      	ldr	r2, [pc, #180]	@ (8002c38 <update_screen+0x1d4>)
 8002b82:	2110      	movs	r1, #16
 8002b84:	f00a ff90 	bl	800daa8 <sniprintf>
		snprintf(measure_values[3], 16, "%.1f", current_data.vent_vitesse);
 8002b88:	4b2a      	ldr	r3, [pc, #168]	@ (8002c34 <update_screen+0x1d0>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fd fcfb 	bl	8000588 <__aeabi_f2d>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	f107 010c 	add.w	r1, r7, #12
 8002b9a:	f101 0030 	add.w	r0, r1, #48	@ 0x30
 8002b9e:	e9cd 2300 	strd	r2, r3, [sp]
 8002ba2:	4a25      	ldr	r2, [pc, #148]	@ (8002c38 <update_screen+0x1d4>)
 8002ba4:	2110      	movs	r1, #16
 8002ba6:	f00a ff7f 	bl	800daa8 <sniprintf>
		if (current_data.vent_direction >= 0) {
 8002baa:	4b22      	ldr	r3, [pc, #136]	@ (8002c34 <update_screen+0x1d0>)
 8002bac:	edd3 7a04 	vldr	s15, [r3, #16]
 8002bb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb8:	db13      	blt.n	8002be2 <update_screen+0x17e>
		    // Utilise la fonction de conversion
		    const char* dir_short = angle_to_short_direction(current_data.vent_direction);
 8002bba:	4b1e      	ldr	r3, [pc, #120]	@ (8002c34 <update_screen+0x1d0>)
 8002bbc:	edd3 7a04 	vldr	s15, [r3, #16]
 8002bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc4:	f7ff fddc 	bl	8002780 <angle_to_short_direction>
 8002bc8:	f8c7 0194 	str.w	r0, [r7, #404]	@ 0x194
		    snprintf(measure_values[4], 16, "%s", dir_short);  // Juste l'abrviation
 8002bcc:	f107 030c 	add.w	r3, r7, #12
 8002bd0:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 8002bd4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002bd8:	4a18      	ldr	r2, [pc, #96]	@ (8002c3c <update_screen+0x1d8>)
 8002bda:	2110      	movs	r1, #16
 8002bdc:	f00a ff64 	bl	800daa8 <sniprintf>
 8002be0:	e004      	b.n	8002bec <update_screen+0x188>
		} else {
		    strcpy(measure_values[4], "N/A");
 8002be2:	f107 030c 	add.w	r3, r7, #12
 8002be6:	3340      	adds	r3, #64	@ 0x40
 8002be8:	4a15      	ldr	r2, [pc, #84]	@ (8002c40 <update_screen+0x1dc>)
 8002bea:	601a      	str	r2, [r3, #0]
		}

		//Affichage

		BSP_LCD_SetFont(&Font24);
 8002bec:	4815      	ldr	r0, [pc, #84]	@ (8002c44 <update_screen+0x1e0>)
 8002bee:	f001 ff1d 	bl	8004a2c <BSP_LCD_SetFont>
		BSP_LCD_SetBackColor(LCD_COLOR_DARKGRAY);
 8002bf2:	480a      	ldr	r0, [pc, #40]	@ (8002c1c <update_screen+0x1b8>)
 8002bf4:	f001 ff00 	bl	80049f8 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bfc:	f001 fee4 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(0, 10, "Donnees en temps reel", CENTER_MODE);
 8002c00:	2301      	movs	r3, #1
 8002c02:	4a11      	ldr	r2, [pc, #68]	@ (8002c48 <update_screen+0x1e4>)
 8002c04:	210a      	movs	r1, #10
 8002c06:	2000      	movs	r0, #0
 8002c08:	f001 ff96 	bl	8004b38 <BSP_LCD_DisplayStringAt>

		for (int line = 0; line < 2; line++) {
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 8002c12:	e0c9      	b.n	8002da8 <update_screen+0x344>
			for (int column = 0; column < 3; column++) {
 8002c14:	2300      	movs	r3, #0
 8002c16:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8002c1a:	e0bb      	b.n	8002d94 <update_screen+0x330>
 8002c1c:	ff404040 	.word	0xff404040
 8002c20:	ffd3d3d3 	.word	0xffd3d3d3
 8002c24:	0800ff28 	.word	0x0800ff28
 8002c28:	0800ff50 	.word	0x0800ff50
 8002c2c:	0800ff88 	.word	0x0800ff88
 8002c30:	0800fe0c 	.word	0x0800fe0c
 8002c34:	200400f4 	.word	0x200400f4
 8002c38:	0800fe20 	.word	0x0800fe20
 8002c3c:	0800fe28 	.word	0x0800fe28
 8002c40:	00412f4e 	.word	0x00412f4e
 8002c44:	2003fcb8 	.word	0x2003fcb8
 8002c48:	0800fe2c 	.word	0x0800fe2c

				int idx = line * 3 + column;
 8002c4c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8002c5a:	4413      	add	r3, r2
 8002c5c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
				uint16_t x = START_X + column * SPACE_X;
 8002c60:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 8002c6a:	fb12 f303 	smulbb	r3, r2, r3
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	f8b7 31aa 	ldrh.w	r3, [r7, #426]	@ 0x1aa
 8002c74:	4413      	add	r3, r2
 8002c76:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e
				uint16_t y = START_Y + line * SPACE_Y;
 8002c7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8002c84:	fb12 f303 	smulbb	r3, r2, r3
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 8002c8e:	4413      	add	r3, r2
 8002c90:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

				//Carte
				BSP_LCD_SetTextColor(CARD_BG_COLOR);
 8002c94:	f8d7 01a0 	ldr.w	r0, [r7, #416]	@ 0x1a0
 8002c98:	f001 fe96 	bl	80049c8 <BSP_LCD_SetTextColor>
				BSP_LCD_FillRect(x, y, CARD_WIDTH, CARD_HEIGHT);
 8002c9c:	f8b7 31ac 	ldrh.w	r3, [r7, #428]	@ 0x1ac
 8002ca0:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8002ca4:	f8b7 118c 	ldrh.w	r1, [r7, #396]	@ 0x18c
 8002ca8:	f8b7 018e 	ldrh.w	r0, [r7, #398]	@ 0x18e
 8002cac:	f002 fac4 	bl	8005238 <BSP_LCD_FillRect>

				BSP_LCD_SetTextColor(CARD_BORDER_COLOR);
 8002cb0:	f8d7 019c 	ldr.w	r0, [r7, #412]	@ 0x19c
 8002cb4:	f001 fe88 	bl	80049c8 <BSP_LCD_SetTextColor>
				BSP_LCD_DrawRect(x, y, CARD_WIDTH, CARD_HEIGHT);
 8002cb8:	f8b7 31ac 	ldrh.w	r3, [r7, #428]	@ 0x1ac
 8002cbc:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8002cc0:	f8b7 118c 	ldrh.w	r1, [r7, #396]	@ 0x18c
 8002cc4:	f8b7 018e 	ldrh.w	r0, [r7, #398]	@ 0x18e
 8002cc8:	f002 f98a 	bl	8004fe0 <BSP_LCD_DrawRect>

				BSP_LCD_SetBackColor(CARD_BG_COLOR);
 8002ccc:	f8d7 01a0 	ldr.w	r0, [r7, #416]	@ 0x1a0
 8002cd0:	f001 fe92 	bl	80049f8 <BSP_LCD_SetBackColor>
				BSP_LCD_SetTextColor(TEXT_COLOR);
 8002cd4:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8002cd8:	f001 fe76 	bl	80049c8 <BSP_LCD_SetTextColor>

				//Titre de la carte
				BSP_LCD_SetFont(&Font12);
 8002cdc:	48c6      	ldr	r0, [pc, #792]	@ (8002ff8 <update_screen+0x594>)
 8002cde:	f001 fea5 	bl	8004a2c <BSP_LCD_SetFont>
				BSP_LCD_DisplayStringAt(x + 6, y + 6,
 8002ce2:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8002ce6:	3306      	adds	r3, #6
 8002ce8:	b298      	uxth	r0, r3
 8002cea:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8002cee:	3306      	adds	r3, #6
 8002cf0:	b299      	uxth	r1, r3
										(uint8_t*)measure_names[idx],
 8002cf2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002cfc:	443b      	add	r3, r7
 8002cfe:	f853 2c8c 	ldr.w	r2, [r3, #-140]
				BSP_LCD_DisplayStringAt(x + 6, y + 6,
 8002d02:	2303      	movs	r3, #3
 8002d04:	f001 ff18 	bl	8004b38 <BSP_LCD_DisplayStringAt>
										LEFT_MODE);

				BSP_LCD_DisplayStringAt(x + 6, y + 18,
 8002d08:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8002d0c:	3306      	adds	r3, #6
 8002d0e:	b298      	uxth	r0, r3
 8002d10:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8002d14:	3312      	adds	r3, #18
 8002d16:	b299      	uxth	r1, r3
										(uint8_t*)measure_names2[idx],
 8002d18:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002d22:	443b      	add	r3, r7
 8002d24:	f853 2ca4 	ldr.w	r2, [r3, #-164]
				BSP_LCD_DisplayStringAt(x + 6, y + 18,
 8002d28:	2303      	movs	r3, #3
 8002d2a:	f001 ff05 	bl	8004b38 <BSP_LCD_DisplayStringAt>
										LEFT_MODE);

				//Valeur
				BSP_LCD_SetFont(&Font20);
 8002d2e:	48b3      	ldr	r0, [pc, #716]	@ (8002ffc <update_screen+0x598>)
 8002d30:	f001 fe7c 	bl	8004a2c <BSP_LCD_SetFont>
				BSP_LCD_DisplayStringAt(x + 6, y + 42,
 8002d34:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8002d38:	3306      	adds	r3, #6
 8002d3a:	b298      	uxth	r0, r3
 8002d3c:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8002d40:	332a      	adds	r3, #42	@ 0x2a
 8002d42:	b299      	uxth	r1, r3
										(uint8_t*)measure_values[idx],
 8002d44:	f107 020c 	add.w	r2, r7, #12
 8002d48:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	441a      	add	r2, r3
				BSP_LCD_DisplayStringAt(x + 6, y + 42,
 8002d50:	2303      	movs	r3, #3
 8002d52:	f001 fef1 	bl	8004b38 <BSP_LCD_DisplayStringAt>
										LEFT_MODE);

				//Unit
				BSP_LCD_SetFont(&Font12);
 8002d56:	48a8      	ldr	r0, [pc, #672]	@ (8002ff8 <update_screen+0x594>)
 8002d58:	f001 fe68 	bl	8004a2c <BSP_LCD_SetFont>
				BSP_LCD_DisplayStringAt(x + CARD_WIDTH - 34, y + 46,
 8002d5c:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8002d60:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 8002d64:	4413      	add	r3, r2
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b22      	subs	r3, #34	@ 0x22
 8002d6a:	b298      	uxth	r0, r3
 8002d6c:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8002d70:	332e      	adds	r3, #46	@ 0x2e
 8002d72:	b299      	uxth	r1, r3
										(uint8_t*)measure_units[idx],
 8002d74:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002d7e:	443b      	add	r3, r7
 8002d80:	f853 2cbc 	ldr.w	r2, [r3, #-188]
				BSP_LCD_DisplayStringAt(x + CARD_WIDTH - 34, y + 46,
 8002d84:	2303      	movs	r3, #3
 8002d86:	f001 fed7 	bl	8004b38 <BSP_LCD_DisplayStringAt>
			for (int column = 0; column < 3; column++) {
 8002d8a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8002d94:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	f77f af57 	ble.w	8002c4c <update_screen+0x1e8>
		for (int line = 0; line < 2; line++) {
 8002d9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002da2:	3301      	adds	r3, #1
 8002da4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 8002da8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	f77f af31 	ble.w	8002c14 <update_screen+0x1b0>
		// --- Date & heure (bas droite) ---
		char datetime_str[24];

		snprintf(datetime_str, sizeof(datetime_str),
		         "%02d/%02d/%04d %02d:%02d:%02d",
		         current_data.jour,
 8002db2:	4b93      	ldr	r3, [pc, #588]	@ (8003000 <update_screen+0x59c>)
 8002db4:	7edb      	ldrb	r3, [r3, #27]
 8002db6:	b2db      	uxtb	r3, r3
		snprintf(datetime_str, sizeof(datetime_str),
 8002db8:	461e      	mov	r6, r3
		         current_data.mois,
 8002dba:	4b91      	ldr	r3, [pc, #580]	@ (8003000 <update_screen+0x59c>)
 8002dbc:	7e9b      	ldrb	r3, [r3, #26]
 8002dbe:	b2db      	uxtb	r3, r3
		snprintf(datetime_str, sizeof(datetime_str),
 8002dc0:	461a      	mov	r2, r3
		         current_data.annee,
 8002dc2:	4b8f      	ldr	r3, [pc, #572]	@ (8003000 <update_screen+0x59c>)
 8002dc4:	8b1b      	ldrh	r3, [r3, #24]
 8002dc6:	b29b      	uxth	r3, r3
		snprintf(datetime_str, sizeof(datetime_str),
 8002dc8:	4619      	mov	r1, r3
		         current_data.heure,
 8002dca:	4b8d      	ldr	r3, [pc, #564]	@ (8003000 <update_screen+0x59c>)
 8002dcc:	7f1b      	ldrb	r3, [r3, #28]
 8002dce:	b2db      	uxtb	r3, r3
		snprintf(datetime_str, sizeof(datetime_str),
 8002dd0:	461c      	mov	r4, r3
		         current_data.minute,
 8002dd2:	4b8b      	ldr	r3, [pc, #556]	@ (8003000 <update_screen+0x59c>)
 8002dd4:	7f5b      	ldrb	r3, [r3, #29]
 8002dd6:	b2db      	uxtb	r3, r3
		snprintf(datetime_str, sizeof(datetime_str),
 8002dd8:	461d      	mov	r5, r3
		         current_data.seconde);
 8002dda:	4b89      	ldr	r3, [pc, #548]	@ (8003000 <update_screen+0x59c>)
 8002ddc:	7f9b      	ldrb	r3, [r3, #30]
 8002dde:	b2db      	uxtb	r3, r3
		snprintf(datetime_str, sizeof(datetime_str),
 8002de0:	f507 7096 	add.w	r0, r7, #300	@ 0x12c
 8002de4:	9304      	str	r3, [sp, #16]
 8002de6:	9503      	str	r5, [sp, #12]
 8002de8:	9402      	str	r4, [sp, #8]
 8002dea:	9101      	str	r1, [sp, #4]
 8002dec:	9200      	str	r2, [sp, #0]
 8002dee:	4633      	mov	r3, r6
 8002df0:	4a84      	ldr	r2, [pc, #528]	@ (8003004 <update_screen+0x5a0>)
 8002df2:	2118      	movs	r1, #24
 8002df4:	f00a fe58 	bl	800daa8 <sniprintf>

		// Style discret
		BSP_LCD_SetFont(&Font12);
 8002df8:	487f      	ldr	r0, [pc, #508]	@ (8002ff8 <update_screen+0x594>)
 8002dfa:	f001 fe17 	bl	8004a2c <BSP_LCD_SetFont>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8002dfe:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8002e02:	f001 fdf9 	bl	80049f8 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8002e06:	4880      	ldr	r0, [pc, #512]	@ (8003008 <update_screen+0x5a4>)
 8002e08:	f001 fdde 	bl	80049c8 <BSP_LCD_SetTextColor>

		// Affichage en bas  droite avec petite marge
		BSP_LCD_DisplayStringAt(
		    BSP_LCD_GetXSize() - 5,
 8002e0c:	f001 fd44 	bl	8004898 <BSP_LCD_GetXSize>
 8002e10:	4603      	mov	r3, r0
		BSP_LCD_DisplayStringAt(
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	3b05      	subs	r3, #5
 8002e16:	b29c      	uxth	r4, r3
		    BSP_LCD_GetYSize() - 18,
 8002e18:	f001 fd52 	bl	80048c0 <BSP_LCD_GetYSize>
 8002e1c:	4603      	mov	r3, r0
		BSP_LCD_DisplayStringAt(
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	3b12      	subs	r3, #18
 8002e22:	b299      	uxth	r1, r3
 8002e24:	f507 7296 	add.w	r2, r7, #300	@ 0x12c
 8002e28:	2302      	movs	r3, #2
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	f001 fe84 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		case 6: title = "Pluie (60s)"; break;
		}

		BSP_LCD_DisplayStringAt(0, 8, (uint8_t*)title, CENTER_MODE);
	}
}
 8002e30:	e32f      	b.n	8003492 <update_screen+0xa2e>
		int GRAPH_X = 20;
 8002e32:	2314      	movs	r3, #20
 8002e34:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
		int GRAPH_Y = 60;
 8002e38:	233c      	movs	r3, #60	@ 0x3c
 8002e3a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
		int GRAPH_W = 400;
 8002e3e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002e42:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
		int GRAPH_H = 190;
 8002e46:	23be      	movs	r3, #190	@ 0xbe
 8002e48:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
		int LEGEND_X = GRAPH_X + GRAPH_W + 10;
 8002e4c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002e50:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002e54:	4413      	add	r3, r2
 8002e56:	330a      	adds	r3, #10
 8002e58:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002e5c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8002e60:	f001 fdb2 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(10, 10, 20, 20);
 8002e64:	2314      	movs	r3, #20
 8002e66:	2214      	movs	r2, #20
 8002e68:	210a      	movs	r1, #10
 8002e6a:	200a      	movs	r0, #10
 8002e6c:	f002 f9e4 	bl	8005238 <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8002e70:	4866      	ldr	r0, [pc, #408]	@ (800300c <update_screen+0x5a8>)
 8002e72:	f001 fda9 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(10, 10, 20, 20);
 8002e76:	2314      	movs	r3, #20
 8002e78:	2214      	movs	r2, #20
 8002e7a:	210a      	movs	r1, #10
 8002e7c:	200a      	movs	r0, #10
 8002e7e:	f002 f8af 	bl	8004fe0 <BSP_LCD_DrawRect>
		BSP_LCD_SetFont(&Font12);
 8002e82:	485d      	ldr	r0, [pc, #372]	@ (8002ff8 <update_screen+0x594>)
 8002e84:	f001 fdd2 	bl	8004a2c <BSP_LCD_SetFont>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8002e88:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8002e8c:	f001 fdb4 	bl	80049f8 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002e90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e94:	f001 fd98 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(16, 14, "X", LEFT_MODE);
 8002e98:	2303      	movs	r3, #3
 8002e9a:	4a5d      	ldr	r2, [pc, #372]	@ (8003010 <update_screen+0x5ac>)
 8002e9c:	210e      	movs	r1, #14
 8002e9e:	2010      	movs	r0, #16
 8002ea0:	f001 fe4a 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		for (int i = 0; i < 60; i++) {
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8002eaa:	e08d      	b.n	8002fc8 <update_screen+0x564>
			switch (current_page) {
 8002eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	2b05      	cmp	r3, #5
 8002eba:	d874      	bhi.n	8002fa6 <update_screen+0x542>
 8002ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec4 <update_screen+0x460>)
 8002ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec2:	bf00      	nop
 8002ec4:	08002edd 	.word	0x08002edd
 8002ec8:	08002efd 	.word	0x08002efd
 8002ecc:	08002f1f 	.word	0x08002f1f
 8002ed0:	08002f41 	.word	0x08002f41
 8002ed4:	08002f63 	.word	0x08002f63
 8002ed8:	08002f85 	.word	0x08002f85
			case 1: values[i] = min_data[i].temperature;    break;
 8002edc:	4a4d      	ldr	r2, [pc, #308]	@ (8003014 <update_screen+0x5b0>)
 8002ede:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002ee2:	015b      	lsls	r3, r3, #5
 8002ee4:	4413      	add	r3, r2
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eec:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002ef0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	440b      	add	r3, r1
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	e060      	b.n	8002fbe <update_screen+0x55a>
			case 2: values[i] = min_data[i].pression;       break;
 8002efc:	4a45      	ldr	r2, [pc, #276]	@ (8003014 <update_screen+0x5b0>)
 8002efe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f02:	015b      	lsls	r3, r3, #5
 8002f04:	4413      	add	r3, r2
 8002f06:	3308      	adds	r3, #8
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0e:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f12:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	e04f      	b.n	8002fbe <update_screen+0x55a>
			case 3: values[i] = min_data[i].humidite;       break;
 8002f1e:	4a3d      	ldr	r2, [pc, #244]	@ (8003014 <update_screen+0x5b0>)
 8002f20:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f24:	015b      	lsls	r3, r3, #5
 8002f26:	4413      	add	r3, r2
 8002f28:	3304      	adds	r3, #4
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f30:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f34:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e03e      	b.n	8002fbe <update_screen+0x55a>
			case 4: values[i] = min_data[i].vent_vitesse;   break;
 8002f40:	4a34      	ldr	r2, [pc, #208]	@ (8003014 <update_screen+0x5b0>)
 8002f42:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f46:	015b      	lsls	r3, r3, #5
 8002f48:	4413      	add	r3, r2
 8002f4a:	330c      	adds	r3, #12
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f52:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f56:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	e02d      	b.n	8002fbe <update_screen+0x55a>
			case 5: values[i] = min_data[i].vent_direction; break;
 8002f62:	4a2c      	ldr	r2, [pc, #176]	@ (8003014 <update_screen+0x5b0>)
 8002f64:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f68:	015b      	lsls	r3, r3, #5
 8002f6a:	4413      	add	r3, r2
 8002f6c:	3310      	adds	r3, #16
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f74:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f78:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	e01c      	b.n	8002fbe <update_screen+0x55a>
			case 6: values[i] = min_data[i].pluie;          break;
 8002f84:	4a23      	ldr	r2, [pc, #140]	@ (8003014 <update_screen+0x5b0>)
 8002f86:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f8a:	015b      	lsls	r3, r3, #5
 8002f8c:	4413      	add	r3, r2
 8002f8e:	3314      	adds	r3, #20
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f96:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f9a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	e00b      	b.n	8002fbe <update_screen+0x55a>
			default: values[i] = 0.0f; break;
 8002fa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002faa:	f5a3 72fa 	sub.w	r2, r3, #500	@ 0x1f4
 8002fae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	f04f 0200 	mov.w	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	bf00      	nop
		for (int i = 0; i < 60; i++) {
 8002fbe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8002fc8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002fcc:	2b3b      	cmp	r3, #59	@ 0x3b
 8002fce:	f77f af6d 	ble.w	8002eac <update_screen+0x448>
		float min = values[0];
 8002fd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
		float max = values[0];
 8002fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe4:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
		for (int i = 1; i < 60; i++) {
 8002fee:	2301      	movs	r3, #1
 8002ff0:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002ff4:	e04f      	b.n	8003096 <update_screen+0x632>
 8002ff6:	bf00      	nop
 8002ff8:	2003fcc8 	.word	0x2003fcc8
 8002ffc:	2003fcc0 	.word	0x2003fcc0
 8003000:	200400f4 	.word	0x200400f4
 8003004:	0800fe44 	.word	0x0800fe44
 8003008:	ffd3d3d3 	.word	0xffd3d3d3
 800300c:	ff404040 	.word	0xff404040
 8003010:	0800fe64 	.word	0x0800fe64
 8003014:	20040114 	.word	0x20040114
 8003018:	3a83126f 	.word	0x3a83126f
			if (values[i] < min) min = values[i];
 800301c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003020:	f5a3 72fa 	sub.w	r2, r3, #500	@ 0x1f4
 8003024:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	4413      	add	r3, r2
 800302c:	edd3 7a00 	vldr	s15, [r3]
 8003030:	ed97 7a7b 	vldr	s14, [r7, #492]	@ 0x1ec
 8003034:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303c:	dd0a      	ble.n	8003054 <update_screen+0x5f0>
 800303e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003042:	f5a3 72fa 	sub.w	r2, r3, #500	@ 0x1f4
 8003046:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
			if (values[i] > max) max = values[i];
 8003054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003058:	f5a3 72fa 	sub.w	r2, r3, #500	@ 0x1f4
 800305c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	4413      	add	r3, r2
 8003064:	edd3 7a00 	vldr	s15, [r3]
 8003068:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 800306c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003074:	d50a      	bpl.n	800308c <update_screen+0x628>
 8003076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800307a:	f5a3 72fa 	sub.w	r2, r3, #500	@ 0x1f4
 800307e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
		for (int i = 1; i < 60; i++) {
 800308c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003090:	3301      	adds	r3, #1
 8003092:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003096:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800309a:	2b3b      	cmp	r3, #59	@ 0x3b
 800309c:	ddbe      	ble.n	800301c <update_screen+0x5b8>
		if (max - min < 0.001f) {
 800309e:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 80030a2:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 80030a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030aa:	ed1f 7a25 	vldr	s14, [pc, #-148]	@ 8003018 <update_screen+0x5b4>
 80030ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b6:	d507      	bpl.n	80030c8 <update_screen+0x664>
			max = min + 1.0f;
 80030b8:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 80030bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030c4:	edc7 7a7a 	vstr	s15, [r7, #488]	@ 0x1e8
		float mid = 0.5f * (min + max);
 80030c8:	ed97 7a7b 	vldr	s14, [r7, #492]	@ 0x1ec
 80030cc:	edd7 7a7a 	vldr	s15, [r7, #488]	@ 0x1e8
 80030d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80030d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030dc:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 80030e0:	48d7      	ldr	r0, [pc, #860]	@ (8003440 <update_screen+0x9dc>)
 80030e2:	f001 fc71 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(GRAPH_X, GRAPH_Y, GRAPH_W, GRAPH_H);
 80030e6:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80030ea:	b298      	uxth	r0, r3
 80030ec:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80030f0:	b299      	uxth	r1, r3
 80030f2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	f002 f89b 	bl	8005238 <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8003102:	48d0      	ldr	r0, [pc, #832]	@ (8003444 <update_screen+0x9e0>)
 8003104:	f001 fc60 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(GRAPH_X, GRAPH_Y, GRAPH_W, GRAPH_H);
 8003108:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800310c:	b298      	uxth	r0, r3
 800310e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003112:	b299      	uxth	r1, r3
 8003114:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003118:	b29a      	uxth	r2, r3
 800311a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800311e:	b29b      	uxth	r3, r3
 8003120:	f001 ff5e 	bl	8004fe0 <BSP_LCD_DrawRect>
		int y_mid = GRAPH_Y + GRAPH_H - (int)((mid - min) * GRAPH_H / (max - min));
 8003124:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003128:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800312c:	4413      	add	r3, r2
 800312e:	ed97 7a71 	vldr	s14, [r7, #452]	@ 0x1c4
 8003132:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 8003136:	ee37 7a67 	vsub.f32	s14, s14, s15
 800313a:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800313e:	ee07 2a90 	vmov	s15, r2
 8003142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003146:	ee67 6a27 	vmul.f32	s13, s14, s15
 800314a:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 800314e:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 8003152:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800315a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800315e:	ee17 2a90 	vmov	r2, s15
 8003162:	1a9b      	subs	r3, r3, r2
 8003164:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGREEN);
 8003168:	48b7      	ldr	r0, [pc, #732]	@ (8003448 <update_screen+0x9e4>)
 800316a:	f001 fc2d 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawLine(GRAPH_X, y_mid, GRAPH_X + GRAPH_W, y_mid);
 800316e:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8003172:	b298      	uxth	r0, r3
 8003174:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003178:	b299      	uxth	r1, r3
 800317a:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800317e:	b29a      	uxth	r2, r3
 8003180:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003184:	b29b      	uxth	r3, r3
 8003186:	4413      	add	r3, r2
 8003188:	b29a      	uxth	r2, r3
 800318a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800318e:	b29b      	uxth	r3, r3
 8003190:	f001 fe5a 	bl	8004e48 <BSP_LCD_DrawLine>
		snprintf(str_max, sizeof(str_max), "%.1f", max);
 8003194:	f8d7 01e8 	ldr.w	r0, [r7, #488]	@ 0x1e8
 8003198:	f7fd f9f6 	bl	8000588 <__aeabi_f2d>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 80031a4:	e9cd 2300 	strd	r2, r3, [sp]
 80031a8:	4aa8      	ldr	r2, [pc, #672]	@ (800344c <update_screen+0x9e8>)
 80031aa:	2110      	movs	r1, #16
 80031ac:	f00a fc7c 	bl	800daa8 <sniprintf>
		snprintf(str_mid, sizeof(str_mid), "%.1f", mid);
 80031b0:	f8d7 01c4 	ldr.w	r0, [r7, #452]	@ 0x1c4
 80031b4:	f7fd f9e8 	bl	8000588 <__aeabi_f2d>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 80031c0:	e9cd 2300 	strd	r2, r3, [sp]
 80031c4:	4aa1      	ldr	r2, [pc, #644]	@ (800344c <update_screen+0x9e8>)
 80031c6:	2110      	movs	r1, #16
 80031c8:	f00a fc6e 	bl	800daa8 <sniprintf>
		snprintf(str_min, sizeof(str_min), "%.1f", min);
 80031cc:	f8d7 01ec 	ldr.w	r0, [r7, #492]	@ 0x1ec
 80031d0:	f7fd f9da 	bl	8000588 <__aeabi_f2d>
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	f107 00fc 	add.w	r0, r7, #252	@ 0xfc
 80031dc:	e9cd 2300 	strd	r2, r3, [sp]
 80031e0:	4a9a      	ldr	r2, [pc, #616]	@ (800344c <update_screen+0x9e8>)
 80031e2:	2110      	movs	r1, #16
 80031e4:	f00a fc60 	bl	800daa8 <sniprintf>
		BSP_LCD_SetFont(&Font12);
 80031e8:	4899      	ldr	r0, [pc, #612]	@ (8003450 <update_screen+0x9ec>)
 80031ea:	f001 fc1f 	bl	8004a2c <BSP_LCD_SetFont>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80031ee:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80031f2:	f001 fc01 	bl	80049f8 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80031f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031fa:	f001 fbe5 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(
 80031fe:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003202:	b298      	uxth	r0, r3
 8003204:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003208:	b29b      	uxth	r3, r3
 800320a:	3b06      	subs	r3, #6
 800320c:	b299      	uxth	r1, r3
 800320e:	2303      	movs	r3, #3
 8003210:	4a90      	ldr	r2, [pc, #576]	@ (8003454 <update_screen+0x9f0>)
 8003212:	f001 fc91 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(
 8003216:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800321a:	b298      	uxth	r0, r3
 800321c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003220:	b29b      	uxth	r3, r3
 8003222:	3308      	adds	r3, #8
 8003224:	b299      	uxth	r1, r3
 8003226:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 800322a:	2303      	movs	r3, #3
 800322c:	f001 fc84 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8003230:	4884      	ldr	r0, [pc, #528]	@ (8003444 <update_screen+0x9e0>)
 8003232:	f001 fbc9 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(
 8003236:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800323a:	b298      	uxth	r0, r3
 800323c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b06      	subs	r3, #6
 8003244:	b299      	uxth	r1, r3
 8003246:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 800324a:	2303      	movs	r3, #3
 800324c:	f001 fc74 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8003250:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003254:	f001 fbb8 	bl	80049c8 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(
 8003258:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800325c:	b298      	uxth	r0, r3
		    GRAPH_Y + GRAPH_H - 6,
 800325e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003262:	b29a      	uxth	r2, r3
 8003264:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003268:	b29b      	uxth	r3, r3
 800326a:	4413      	add	r3, r2
 800326c:	b29b      	uxth	r3, r3
		BSP_LCD_DisplayStringAt(
 800326e:	3b06      	subs	r3, #6
 8003270:	b299      	uxth	r1, r3
 8003272:	2303      	movs	r3, #3
 8003274:	4a78      	ldr	r2, [pc, #480]	@ (8003458 <update_screen+0x9f4>)
 8003276:	f001 fc5f 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(
 800327a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800327e:	b298      	uxth	r0, r3
		    GRAPH_Y + GRAPH_H + 8,
 8003280:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003284:	b29a      	uxth	r2, r3
 8003286:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800328a:	b29b      	uxth	r3, r3
 800328c:	4413      	add	r3, r2
 800328e:	b29b      	uxth	r3, r3
		BSP_LCD_DisplayStringAt(
 8003290:	3308      	adds	r3, #8
 8003292:	b299      	uxth	r1, r3
 8003294:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 8003298:	2303      	movs	r3, #3
 800329a:	f001 fc4d 	bl	8004b38 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800329e:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80032a2:	f001 fb91 	bl	80049c8 <BSP_LCD_SetTextColor>
		for (int i = 1; i < 60; i++) {
 80032a6:	2301      	movs	r3, #1
 80032a8:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80032ac:	e08a      	b.n	80033c4 <update_screen+0x960>
			int x1 = GRAPH_X + (GRAPH_W * (i - 1)) / 59;
 80032ae:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80032b2:	3b01      	subs	r3, #1
 80032b4:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	4a67      	ldr	r2, [pc, #412]	@ (800345c <update_screen+0x9f8>)
 80032be:	fb82 1203 	smull	r1, r2, r2, r3
 80032c2:	10d2      	asrs	r2, r2, #3
 80032c4:	17db      	asrs	r3, r3, #31
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80032cc:	4413      	add	r3, r2
 80032ce:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
			int x2 = GRAPH_X + (GRAPH_W * i) / 59;
 80032d2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80032d6:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80032da:	fb02 f303 	mul.w	r3, r2, r3
 80032de:	4a5f      	ldr	r2, [pc, #380]	@ (800345c <update_screen+0x9f8>)
 80032e0:	fb82 1203 	smull	r1, r2, r2, r3
 80032e4:	10d2      	asrs	r2, r2, #3
 80032e6:	17db      	asrs	r3, r3, #31
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80032ee:	4413      	add	r3, r2
 80032f0:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
			int y1 = GRAPH_Y + GRAPH_H
 80032f4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80032f8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80032fc:	4413      	add	r3, r2
				   - (int)((values[i - 1] - min) * GRAPH_H / (max - min));
 80032fe:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8003302:	3a01      	subs	r2, #1
 8003304:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8003308:	f5a1 71fa 	sub.w	r1, r1, #500	@ 0x1f4
 800330c:	0092      	lsls	r2, r2, #2
 800330e:	440a      	add	r2, r1
 8003310:	ed92 7a00 	vldr	s14, [r2]
 8003314:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 8003318:	ee37 7a67 	vsub.f32	s14, s14, s15
 800331c:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8003320:	ee07 2a90 	vmov	s15, r2
 8003324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003328:	ee67 6a27 	vmul.f32	s13, s14, s15
 800332c:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 8003330:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 8003334:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800333c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003340:	ee17 2a90 	vmov	r2, s15
			int y1 = GRAPH_Y + GRAPH_H
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
			int y2 = GRAPH_Y + GRAPH_H
 800334a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800334e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003352:	4413      	add	r3, r2
				   - (int)((values[i] - min) * GRAPH_H / (max - min));
 8003354:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003358:	f5a2 71fa 	sub.w	r1, r2, #500	@ 0x1f4
 800335c:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8003360:	0092      	lsls	r2, r2, #2
 8003362:	440a      	add	r2, r1
 8003364:	ed92 7a00 	vldr	s14, [r2]
 8003368:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 800336c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003370:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8003374:	ee07 2a90 	vmov	s15, r2
 8003378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800337c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003380:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 8003384:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 8003388:	ee37 7a67 	vsub.f32	s14, s14, s15
 800338c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003390:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003394:	ee17 2a90 	vmov	r2, s15
			int y2 = GRAPH_Y + GRAPH_H
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
			BSP_LCD_DrawLine(x1, y1, x2, y2);
 800339e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80033a2:	b298      	uxth	r0, r3
 80033a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80033a8:	b299      	uxth	r1, r3
 80033aa:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	f001 fd47 	bl	8004e48 <BSP_LCD_DrawLine>
		for (int i = 1; i < 60; i++) {
 80033ba:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80033be:	3301      	adds	r3, #1
 80033c0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80033c4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80033c8:	2b3b      	cmp	r3, #59	@ 0x3b
 80033ca:	f77f af70 	ble.w	80032ae <update_screen+0x84a>
		BSP_LCD_SetFont(&Font20);
 80033ce:	4824      	ldr	r0, [pc, #144]	@ (8003460 <update_screen+0x9fc>)
 80033d0:	f001 fb2c 	bl	8004a2c <BSP_LCD_SetFont>
		BSP_LCD_SetBackColor(LCD_COLOR_DARKGRAY);
 80033d4:	481a      	ldr	r0, [pc, #104]	@ (8003440 <update_screen+0x9dc>)
 80033d6:	f001 fb0f 	bl	80049f8 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80033da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033de:	f001 faf3 	bl	80049c8 <BSP_LCD_SetTextColor>
		const char *title = "";
 80033e2:	4b20      	ldr	r3, [pc, #128]	@ (8003464 <update_screen+0xa00>)
 80033e4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
		switch (current_page) {
 80033e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	d845      	bhi.n	8003484 <update_screen+0xa20>
 80033f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <update_screen+0x99c>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003419 	.word	0x08003419
 8003404:	08003421 	.word	0x08003421
 8003408:	08003429 	.word	0x08003429
 800340c:	08003431 	.word	0x08003431
 8003410:	08003439 	.word	0x08003439
 8003414:	0800347d 	.word	0x0800347d
		case 1: title = "Temperature (60s)"; break;
 8003418:	4b13      	ldr	r3, [pc, #76]	@ (8003468 <update_screen+0xa04>)
 800341a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800341e:	e031      	b.n	8003484 <update_screen+0xa20>
		case 2: title = "Pression (60s)"; break;
 8003420:	4b12      	ldr	r3, [pc, #72]	@ (800346c <update_screen+0xa08>)
 8003422:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003426:	e02d      	b.n	8003484 <update_screen+0xa20>
		case 3: title = "Humidite (60s)"; break;
 8003428:	4b11      	ldr	r3, [pc, #68]	@ (8003470 <update_screen+0xa0c>)
 800342a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800342e:	e029      	b.n	8003484 <update_screen+0xa20>
		case 4: title = "Vitesse du vent (60s)"; break;
 8003430:	4b10      	ldr	r3, [pc, #64]	@ (8003474 <update_screen+0xa10>)
 8003432:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003436:	e025      	b.n	8003484 <update_screen+0xa20>
		case 5: title = "Direction du vent (60s)"; break;
 8003438:	4b0f      	ldr	r3, [pc, #60]	@ (8003478 <update_screen+0xa14>)
 800343a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800343e:	e021      	b.n	8003484 <update_screen+0xa20>
 8003440:	ff404040 	.word	0xff404040
 8003444:	ffd3d3d3 	.word	0xffd3d3d3
 8003448:	ff008000 	.word	0xff008000
 800344c:	0800fe20 	.word	0x0800fe20
 8003450:	2003fcc8 	.word	0x2003fcc8
 8003454:	0800fe68 	.word	0x0800fe68
 8003458:	0800fe6c 	.word	0x0800fe6c
 800345c:	22b63cbf 	.word	0x22b63cbf
 8003460:	2003fcc0 	.word	0x2003fcc0
 8003464:	0800fe70 	.word	0x0800fe70
 8003468:	0800fe74 	.word	0x0800fe74
 800346c:	0800fe88 	.word	0x0800fe88
 8003470:	0800fe98 	.word	0x0800fe98
 8003474:	0800fea8 	.word	0x0800fea8
 8003478:	0800fec0 	.word	0x0800fec0
		case 6: title = "Pluie (60s)"; break;
 800347c:	4b07      	ldr	r3, [pc, #28]	@ (800349c <update_screen+0xa38>)
 800347e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003482:	bf00      	nop
		BSP_LCD_DisplayStringAt(0, 8, (uint8_t*)title, CENTER_MODE);
 8003484:	2301      	movs	r3, #1
 8003486:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800348a:	2108      	movs	r1, #8
 800348c:	2000      	movs	r0, #0
 800348e:	f001 fb53 	bl	8004b38 <BSP_LCD_DisplayStringAt>
}
 8003492:	bf00      	nop
 8003494:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 8003498:	46bd      	mov	sp, r7
 800349a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800349c:	0800fed8 	.word	0x0800fed8

080034a0 <handle_touch>:

int handle_touch(int x, int y, int current_page) {
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b08c      	sub	sp, #48	@ 0x30
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
	// Si on n'est PAS sur la page principale,
	// un touch renvoie  la page 0
	if (current_page != 0) {
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d014      	beq.n	80034dc <handle_touch+0x3c>
		if (x > 10 && x <= 30 && y > 10 && y <= 30)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b0a      	cmp	r3, #10
 80034b6:	dd0f      	ble.n	80034d8 <handle_touch+0x38>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2b1e      	cmp	r3, #30
 80034bc:	dc0c      	bgt.n	80034d8 <handle_touch+0x38>
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b0a      	cmp	r3, #10
 80034c2:	dd09      	ble.n	80034d8 <handle_touch+0x38>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	2b1e      	cmp	r3, #30
 80034c8:	dc06      	bgt.n	80034d8 <handle_touch+0x38>
		{
			BSP_LCD_DrawBitmap(0, 0, converted_bmp);
 80034ca:	4a30      	ldr	r2, [pc, #192]	@ (800358c <handle_touch+0xec>)
 80034cc:	2100      	movs	r1, #0
 80034ce:	2000      	movs	r0, #0
 80034d0:	f001 fe00 	bl	80050d4 <BSP_LCD_DrawBitmap>
			return 0;
 80034d4:	2300      	movs	r3, #0
 80034d6:	e055      	b.n	8003584 <handle_touch+0xe4>
		} else {
			return current_page;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	e053      	b.n	8003584 <handle_touch+0xe4>
		}
	}

	// Paramtres identiques  update_screen()
	const uint16_t CARD_WIDTH  = 120;
 80034dc:	2378      	movs	r3, #120	@ 0x78
 80034de:	84fb      	strh	r3, [r7, #38]	@ 0x26
	const uint16_t CARD_HEIGHT = 80;
 80034e0:	2350      	movs	r3, #80	@ 0x50
 80034e2:	84bb      	strh	r3, [r7, #36]	@ 0x24

	const uint16_t START_X = 20;
 80034e4:	2314      	movs	r3, #20
 80034e6:	847b      	strh	r3, [r7, #34]	@ 0x22
	const uint16_t START_Y = 50;
 80034e8:	2332      	movs	r3, #50	@ 0x32
 80034ea:	843b      	strh	r3, [r7, #32]
	const uint16_t SPACE_X = 140;
 80034ec:	238c      	movs	r3, #140	@ 0x8c
 80034ee:	83fb      	strh	r3, [r7, #30]
	const uint16_t SPACE_Y = 110;
 80034f0:	236e      	movs	r3, #110	@ 0x6e
 80034f2:	83bb      	strh	r3, [r7, #28]

	// Parcours des 6 cartes
	for (int line = 0; line < 2; line++) {
 80034f4:	2300      	movs	r3, #0
 80034f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034f8:	e040      	b.n	800357c <handle_touch+0xdc>
		for (int column = 0; column < 3; column++) {
 80034fa:	2300      	movs	r3, #0
 80034fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034fe:	e037      	b.n	8003570 <handle_touch+0xd0>

			uint16_t card_x = START_X + column * SPACE_X;
 8003500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003502:	b29b      	uxth	r3, r3
 8003504:	8bfa      	ldrh	r2, [r7, #30]
 8003506:	fb12 f303 	smulbb	r3, r2, r3
 800350a:	b29a      	uxth	r2, r3
 800350c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800350e:	4413      	add	r3, r2
 8003510:	837b      	strh	r3, [r7, #26]
			uint16_t card_y = START_Y + line * SPACE_Y;
 8003512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003514:	b29b      	uxth	r3, r3
 8003516:	8bba      	ldrh	r2, [r7, #28]
 8003518:	fb12 f303 	smulbb	r3, r2, r3
 800351c:	b29a      	uxth	r2, r3
 800351e:	8c3b      	ldrh	r3, [r7, #32]
 8003520:	4413      	add	r3, r2
 8003522:	833b      	strh	r3, [r7, #24]

			if (x >= card_x &&
 8003524:	8b7b      	ldrh	r3, [r7, #26]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	429a      	cmp	r2, r3
 800352a:	db1e      	blt.n	800356a <handle_touch+0xca>
				x <= card_x + CARD_WIDTH &&
 800352c:	8b7a      	ldrh	r2, [r7, #26]
 800352e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003530:	4413      	add	r3, r2
			if (x >= card_x &&
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	429a      	cmp	r2, r3
 8003536:	dc18      	bgt.n	800356a <handle_touch+0xca>
				y >= card_y &&
 8003538:	8b3b      	ldrh	r3, [r7, #24]
				x <= card_x + CARD_WIDTH &&
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	429a      	cmp	r2, r3
 800353e:	db14      	blt.n	800356a <handle_touch+0xca>
				y <= card_y + CARD_HEIGHT)
 8003540:	8b3a      	ldrh	r2, [r7, #24]
 8003542:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003544:	4413      	add	r3, r2
				y >= card_y &&
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	429a      	cmp	r2, r3
 800354a:	dc0e      	bgt.n	800356a <handle_touch+0xca>
			{
				int idx = line * 3 + column;
 800354c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800354e:	4613      	mov	r3, r2
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	4413      	add	r3, r2
 8003554:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003556:	4413      	add	r3, r2
 8003558:	617b      	str	r3, [r7, #20]
				BSP_LCD_DrawBitmap(0, 0, converted_bmp);
 800355a:	4a0c      	ldr	r2, [pc, #48]	@ (800358c <handle_touch+0xec>)
 800355c:	2100      	movs	r1, #0
 800355e:	2000      	movs	r0, #0
 8003560:	f001 fdb8 	bl	80050d4 <BSP_LCD_DrawBitmap>
				return idx + 1; // pages 1  6
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	3301      	adds	r3, #1
 8003568:	e00c      	b.n	8003584 <handle_touch+0xe4>
		for (int column = 0; column < 3; column++) {
 800356a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800356c:	3301      	adds	r3, #1
 800356e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003572:	2b02      	cmp	r3, #2
 8003574:	ddc4      	ble.n	8003500 <handle_touch+0x60>
	for (int line = 0; line < 2; line++) {
 8003576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003578:	3301      	adds	r3, #1
 800357a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800357c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800357e:	2b01      	cmp	r3, #1
 8003580:	ddbb      	ble.n	80034fa <handle_touch+0x5a>
			}
		}
	}

	// Touch hors des cartes  pas de changement
	return current_page;
 8003582:	687b      	ldr	r3, [r7, #4]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3730      	adds	r7, #48	@ 0x30
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20000000 	.word	0x20000000

08003590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003596:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <HAL_MspInit+0x44>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	4a0e      	ldr	r2, [pc, #56]	@ (80035d4 <HAL_MspInit+0x44>)
 800359c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035a2:	4b0c      	ldr	r3, [pc, #48]	@ (80035d4 <HAL_MspInit+0x44>)
 80035a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035aa:	607b      	str	r3, [r7, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ae:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <HAL_MspInit+0x44>)
 80035b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b2:	4a08      	ldr	r2, [pc, #32]	@ (80035d4 <HAL_MspInit+0x44>)
 80035b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035ba:	4b06      	ldr	r3, [pc, #24]	@ (80035d4 <HAL_MspInit+0x44>)
 80035bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40023800 	.word	0x40023800

080035d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035dc:	bf00      	nop
 80035de:	e7fd      	b.n	80035dc <NMI_Handler+0x4>

080035e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035e4:	bf00      	nop
 80035e6:	e7fd      	b.n	80035e4 <HardFault_Handler+0x4>

080035e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035ec:	bf00      	nop
 80035ee:	e7fd      	b.n	80035ec <MemManage_Handler+0x4>

080035f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035f4:	bf00      	nop
 80035f6:	e7fd      	b.n	80035f4 <BusFault_Handler+0x4>

080035f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035fc:	bf00      	nop
 80035fe:	e7fd      	b.n	80035fc <UsageFault_Handler+0x4>

08003600 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003604:	bf00      	nop
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800360e:	b480      	push	{r7}
 8003610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003612:	bf00      	nop
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800362e:	f002 fd2d 	bl	800608c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003632:	bf00      	nop
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800363c:	4802      	ldr	r0, [pc, #8]	@ (8003648 <ADC_IRQHandler+0x10>)
 800363e:	f002 ff5a 	bl	80064f6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003642:	bf00      	nop
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	2003ff1c 	.word	0x2003ff1c

0800364c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003650:	4802      	ldr	r0, [pc, #8]	@ (800365c <TIM1_CC_IRQHandler+0x10>)
 8003652:	f007 fb75 	bl	800ad40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	2004bcd4 	.word	0x2004bcd4

08003660 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003664:	4802      	ldr	r0, [pc, #8]	@ (8003670 <TIM2_IRQHandler+0x10>)
 8003666:	f007 fb6b 	bl	800ad40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800366a:	bf00      	nop
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	2004bd20 	.word	0x2004bd20

08003674 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003678:	4802      	ldr	r0, [pc, #8]	@ (8003684 <TIM3_IRQHandler+0x10>)
 800367a:	f007 fb61 	bl	800ad40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	2004bd6c 	.word	0x2004bd6c

08003688 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WAKEUP_BTN_Pin);
 800368c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003690:	f004 faf8 	bl	8007c84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003694:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003698:	f004 faf4 	bl	8007c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800369c:	bf00      	nop
 800369e:	bd80      	pop	{r7, pc}

080036a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80036a4:	4802      	ldr	r0, [pc, #8]	@ (80036b0 <TIM6_DAC_IRQHandler+0x10>)
 80036a6:	f007 fb4b 	bl	800ad40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80036aa:	bf00      	nop
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	2004bdb8 	.word	0x2004bdb8

080036b4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80036b8:	4802      	ldr	r0, [pc, #8]	@ (80036c4 <TIM7_IRQHandler+0x10>)
 80036ba:	f007 fb41 	bl	800ad40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80036be:	bf00      	nop
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	2004be04 	.word	0x2004be04

080036c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return 1;
 80036cc:	2301      	movs	r3, #1
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <_kill>:

int _kill(int pid, int sig)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036e2:	f00a fb41 	bl	800dd68 <__errno>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2216      	movs	r2, #22
 80036ea:	601a      	str	r2, [r3, #0]
  return -1;
 80036ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <_exit>:

void _exit (int status)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003700:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff ffe7 	bl	80036d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800370a:	bf00      	nop
 800370c:	e7fd      	b.n	800370a <_exit+0x12>

0800370e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b086      	sub	sp, #24
 8003712:	af00      	add	r7, sp, #0
 8003714:	60f8      	str	r0, [r7, #12]
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]
 800371e:	e00a      	b.n	8003736 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003720:	f3af 8000 	nop.w
 8003724:	4601      	mov	r1, r0
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	1c5a      	adds	r2, r3, #1
 800372a:	60ba      	str	r2, [r7, #8]
 800372c:	b2ca      	uxtb	r2, r1
 800372e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	3301      	adds	r3, #1
 8003734:	617b      	str	r3, [r7, #20]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	429a      	cmp	r2, r3
 800373c:	dbf0      	blt.n	8003720 <_read+0x12>
  }

  return len;
 800373e:	687b      	ldr	r3, [r7, #4]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]
 8003758:	e009      	b.n	800376e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	60ba      	str	r2, [r7, #8]
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe ff60 	bl	8002628 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	3301      	adds	r3, #1
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	429a      	cmp	r2, r3
 8003774:	dbf1      	blt.n	800375a <_write+0x12>
  }
  return len;
 8003776:	687b      	ldr	r3, [r7, #4]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <_close>:

int _close(int file)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003788:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800378c:	4618      	mov	r0, r3
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037a8:	605a      	str	r2, [r3, #4]
  return 0;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <_isatty>:

int _isatty(int file)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037c0:	2301      	movs	r3, #1
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr

080037ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b085      	sub	sp, #20
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	60f8      	str	r0, [r7, #12]
 80037d6:	60b9      	str	r1, [r7, #8]
 80037d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037f0:	4a14      	ldr	r2, [pc, #80]	@ (8003844 <_sbrk+0x5c>)
 80037f2:	4b15      	ldr	r3, [pc, #84]	@ (8003848 <_sbrk+0x60>)
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037fc:	4b13      	ldr	r3, [pc, #76]	@ (800384c <_sbrk+0x64>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003804:	4b11      	ldr	r3, [pc, #68]	@ (800384c <_sbrk+0x64>)
 8003806:	4a12      	ldr	r2, [pc, #72]	@ (8003850 <_sbrk+0x68>)
 8003808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800380a:	4b10      	ldr	r3, [pc, #64]	@ (800384c <_sbrk+0x64>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4413      	add	r3, r2
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	429a      	cmp	r2, r3
 8003816:	d207      	bcs.n	8003828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003818:	f00a faa6 	bl	800dd68 <__errno>
 800381c:	4603      	mov	r3, r0
 800381e:	220c      	movs	r2, #12
 8003820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003822:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003826:	e009      	b.n	800383c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003828:	4b08      	ldr	r3, [pc, #32]	@ (800384c <_sbrk+0x64>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800382e:	4b07      	ldr	r3, [pc, #28]	@ (800384c <_sbrk+0x64>)
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4413      	add	r3, r2
 8003836:	4a05      	ldr	r2, [pc, #20]	@ (800384c <_sbrk+0x64>)
 8003838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800383a:	68fb      	ldr	r3, [r7, #12]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	20050000 	.word	0x20050000
 8003848:	00000400 	.word	0x00000400
 800384c:	2004bcd0 	.word	0x2004bcd0
 8003850:	2004c330 	.word	0x2004c330

08003854 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003858:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <SystemInit+0x20>)
 800385a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800385e:	4a05      	ldr	r2, [pc, #20]	@ (8003874 <SystemInit+0x20>)
 8003860:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003864:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003868:	bf00      	nop
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08c      	sub	sp, #48	@ 0x30
 800387c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800387e:	f107 0320 	add.w	r3, r7, #32
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	605a      	str	r2, [r3, #4]
 8003888:	609a      	str	r2, [r3, #8]
 800388a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800388c:	f107 0314 	add.w	r3, r7, #20
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	605a      	str	r2, [r3, #4]
 8003896:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003898:	1d3b      	adds	r3, r7, #4
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	605a      	str	r2, [r3, #4]
 80038a0:	609a      	str	r2, [r3, #8]
 80038a2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80038a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038a6:	4a2f      	ldr	r2, [pc, #188]	@ (8003964 <MX_TIM1_Init+0xec>)
 80038a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9999;
 80038aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038ac:	f242 720f 	movw	r2, #9999	@ 0x270f
 80038b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80038b8:	4b29      	ldr	r3, [pc, #164]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038ba:	f242 720f 	movw	r2, #9999	@ 0x270f
 80038be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038c0:	4b27      	ldr	r3, [pc, #156]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80038c6:	4b26      	ldr	r3, [pc, #152]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038cc:	4b24      	ldr	r3, [pc, #144]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038ce:	2280      	movs	r2, #128	@ 0x80
 80038d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80038d2:	4823      	ldr	r0, [pc, #140]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038d4:	f006 ffb3 	bl	800a83e <HAL_TIM_Base_Init>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80038de:	f7fe fef5 	bl	80026cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038e6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80038e8:	f107 0320 	add.w	r3, r7, #32
 80038ec:	4619      	mov	r1, r3
 80038ee:	481c      	ldr	r0, [pc, #112]	@ (8003960 <MX_TIM1_Init+0xe8>)
 80038f0:	f007 fbca 	bl	800b088 <HAL_TIM_ConfigClockSource>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 80038fa:	f7fe fee7 	bl	80026cc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80038fe:	4818      	ldr	r0, [pc, #96]	@ (8003960 <MX_TIM1_Init+0xe8>)
 8003900:	f007 f86c 	bl	800a9dc <HAL_TIM_IC_Init>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800390a:	f7fe fedf 	bl	80026cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003912:	2300      	movs	r3, #0
 8003914:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800391a:	f107 0314 	add.w	r3, r7, #20
 800391e:	4619      	mov	r1, r3
 8003920:	480f      	ldr	r0, [pc, #60]	@ (8003960 <MX_TIM1_Init+0xe8>)
 8003922:	f007 ff29 	bl	800b778 <HAL_TIMEx_MasterConfigSynchronization>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 800392c:	f7fe fece 	bl	80026cc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003930:	2300      	movs	r3, #0
 8003932:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003934:	2301      	movs	r3, #1
 8003936:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003938:	2300      	movs	r3, #0
 800393a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003940:	1d3b      	adds	r3, r7, #4
 8003942:	2200      	movs	r2, #0
 8003944:	4619      	mov	r1, r3
 8003946:	4806      	ldr	r0, [pc, #24]	@ (8003960 <MX_TIM1_Init+0xe8>)
 8003948:	f007 fb01 	bl	800af4e <HAL_TIM_IC_ConfigChannel>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8003952:	f7fe febb 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003956:	bf00      	nop
 8003958:	3730      	adds	r7, #48	@ 0x30
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	2004bcd4 	.word	0x2004bcd4
 8003964:	40010000 	.word	0x40010000

08003968 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b08c      	sub	sp, #48	@ 0x30
 800396c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800396e:	f107 0320 	add.w	r3, r7, #32
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
 8003976:	605a      	str	r2, [r3, #4]
 8003978:	609a      	str	r2, [r3, #8]
 800397a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800397c:	f107 0314 	add.w	r3, r7, #20
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	605a      	str	r2, [r3, #4]
 8003986:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003988:	1d3b      	adds	r3, r7, #4
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	605a      	str	r2, [r3, #4]
 8003990:	609a      	str	r2, [r3, #8]
 8003992:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003994:	4b2b      	ldr	r3, [pc, #172]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 8003996:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800399a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800399c:	4b29      	ldr	r3, [pc, #164]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 800399e:	2200      	movs	r2, #0
 80039a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a2:	4b28      	ldr	r3, [pc, #160]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80039a8:	4b26      	ldr	r3, [pc, #152]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039b0:	4b24      	ldr	r3, [pc, #144]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039b6:	4b23      	ldr	r3, [pc, #140]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039bc:	4821      	ldr	r0, [pc, #132]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039be:	f006 ff3e 	bl	800a83e <HAL_TIM_Base_Init>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80039c8:	f7fe fe80 	bl	80026cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039d0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80039d2:	f107 0320 	add.w	r3, r7, #32
 80039d6:	4619      	mov	r1, r3
 80039d8:	481a      	ldr	r0, [pc, #104]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039da:	f007 fb55 	bl	800b088 <HAL_TIM_ConfigClockSource>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80039e4:	f7fe fe72 	bl	80026cc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80039e8:	4816      	ldr	r0, [pc, #88]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 80039ea:	f006 fff7 	bl	800a9dc <HAL_TIM_IC_Init>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80039f4:	f7fe fe6a 	bl	80026cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039f8:	2300      	movs	r3, #0
 80039fa:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039fc:	2300      	movs	r3, #0
 80039fe:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a00:	f107 0314 	add.w	r3, r7, #20
 8003a04:	4619      	mov	r1, r3
 8003a06:	480f      	ldr	r0, [pc, #60]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 8003a08:	f007 feb6 	bl	800b778 <HAL_TIMEx_MasterConfigSynchronization>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8003a12:	f7fe fe5b 	bl	80026cc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003a16:	2300      	movs	r3, #0
 8003a18:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003a26:	1d3b      	adds	r3, r7, #4
 8003a28:	2200      	movs	r2, #0
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4805      	ldr	r0, [pc, #20]	@ (8003a44 <MX_TIM2_Init+0xdc>)
 8003a2e:	f007 fa8e 	bl	800af4e <HAL_TIM_IC_ConfigChannel>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d001      	beq.n	8003a3c <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8003a38:	f7fe fe48 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003a3c:	bf00      	nop
 8003a3e:	3730      	adds	r7, #48	@ 0x30
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	2004bd20 	.word	0x2004bd20

08003a48 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a4e:	f107 0310 	add.w	r3, r7, #16
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	605a      	str	r2, [r3, #4]
 8003a58:	609a      	str	r2, [r3, #8]
 8003a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a5c:	1d3b      	adds	r3, r7, #4
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	605a      	str	r2, [r3, #4]
 8003a64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a68:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae4 <MX_TIM3_Init+0x9c>)
 8003a6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 299;
 8003a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a6e:	f240 122b 	movw	r2, #299	@ 0x12b
 8003a72:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a74:	4b1a      	ldr	r3, [pc, #104]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8003a7a:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a7c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003a80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a82:	4b17      	ldr	r3, [pc, #92]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a88:	4b15      	ldr	r3, [pc, #84]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a8e:	4814      	ldr	r0, [pc, #80]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003a90:	f006 fed5 	bl	800a83e <HAL_TIM_Base_Init>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8003a9a:	f7fe fe17 	bl	80026cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003aa2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003aa4:	f107 0310 	add.w	r3, r7, #16
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	480d      	ldr	r0, [pc, #52]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003aac:	f007 faec 	bl	800b088 <HAL_TIM_ConfigClockSource>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8003ab6:	f7fe fe09 	bl	80026cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003aba:	2300      	movs	r3, #0
 8003abc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ac2:	1d3b      	adds	r3, r7, #4
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	4806      	ldr	r0, [pc, #24]	@ (8003ae0 <MX_TIM3_Init+0x98>)
 8003ac8:	f007 fe56 	bl	800b778 <HAL_TIMEx_MasterConfigSynchronization>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8003ad2:	f7fe fdfb 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003ad6:	bf00      	nop
 8003ad8:	3720      	adds	r7, #32
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	2004bd6c 	.word	0x2004bd6c
 8003ae4:	40000400 	.word	0x40000400

08003ae8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aee:	1d3b      	adds	r3, r7, #4
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	605a      	str	r2, [r3, #4]
 8003af6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003af8:	4b15      	ldr	r3, [pc, #84]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003afa:	4a16      	ldr	r2, [pc, #88]	@ (8003b54 <MX_TIM6_Init+0x6c>)
 8003afc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 8003afe:	4b14      	ldr	r3, [pc, #80]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003b00:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003b04:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b06:	4b12      	ldr	r3, [pc, #72]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8003b0c:	4b10      	ldr	r3, [pc, #64]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003b0e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003b12:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b14:	4b0e      	ldr	r3, [pc, #56]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003b16:	2280      	movs	r2, #128	@ 0x80
 8003b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b1a:	480d      	ldr	r0, [pc, #52]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003b1c:	f006 fe8f 	bl	800a83e <HAL_TIM_Base_Init>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8003b26:	f7fe fdd1 	bl	80026cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b32:	1d3b      	adds	r3, r7, #4
 8003b34:	4619      	mov	r1, r3
 8003b36:	4806      	ldr	r0, [pc, #24]	@ (8003b50 <MX_TIM6_Init+0x68>)
 8003b38:	f007 fe1e 	bl	800b778 <HAL_TIMEx_MasterConfigSynchronization>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8003b42:	f7fe fdc3 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	2004bdb8 	.word	0x2004bdb8
 8003b54:	40001000 	.word	0x40001000

08003b58 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b5e:	1d3b      	adds	r3, r7, #4
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003b68:	4b15      	ldr	r3, [pc, #84]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003b6a:	4a16      	ldr	r2, [pc, #88]	@ (8003bc4 <MX_TIM7_Init+0x6c>)
 8003b6c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 4999;
 8003b6e:	4b14      	ldr	r3, [pc, #80]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003b70:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003b74:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b76:	4b12      	ldr	r3, [pc, #72]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8003b7c:	4b10      	ldr	r3, [pc, #64]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003b7e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003b82:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b84:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003b86:	2280      	movs	r2, #128	@ 0x80
 8003b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003b8a:	480d      	ldr	r0, [pc, #52]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003b8c:	f006 fe57 	bl	800a83e <HAL_TIM_Base_Init>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8003b96:	f7fe fd99 	bl	80026cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003ba2:	1d3b      	adds	r3, r7, #4
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4806      	ldr	r0, [pc, #24]	@ (8003bc0 <MX_TIM7_Init+0x68>)
 8003ba8:	f007 fde6 	bl	800b778 <HAL_TIMEx_MasterConfigSynchronization>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8003bb2:	f7fe fd8b 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003bb6:	bf00      	nop
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	2004be04 	.word	0x2004be04
 8003bc4:	40001400 	.word	0x40001400

08003bc8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b08e      	sub	sp, #56	@ 0x38
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	609a      	str	r2, [r3, #8]
 8003bdc:	60da      	str	r2, [r3, #12]
 8003bde:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a5e      	ldr	r2, [pc, #376]	@ (8003d60 <HAL_TIM_Base_MspInit+0x198>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d131      	bne.n	8003c4e <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bea:	4b5e      	ldr	r3, [pc, #376]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bee:	4a5d      	ldr	r2, [pc, #372]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bf6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	623b      	str	r3, [r7, #32]
 8003c00:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c02:	4b58      	ldr	r3, [pc, #352]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c06:	4a57      	ldr	r2, [pc, #348]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c08:	f043 0301 	orr.w	r3, r3, #1
 8003c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c0e:	4b55      	ldr	r3, [pc, #340]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003c1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c20:	2302      	movs	r3, #2
 8003c22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c24:	2300      	movs	r3, #0
 8003c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c34:	4619      	mov	r1, r3
 8003c36:	484c      	ldr	r0, [pc, #304]	@ (8003d68 <HAL_TIM_Base_MspInit+0x1a0>)
 8003c38:	f003 fd52 	bl	80076e0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2100      	movs	r1, #0
 8003c40:	201b      	movs	r0, #27
 8003c42:	f003 f8cc 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003c46:	201b      	movs	r0, #27
 8003c48:	f003 f8e5 	bl	8006e16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003c4c:	e083      	b.n	8003d56 <HAL_TIM_Base_MspInit+0x18e>
  else if(tim_baseHandle->Instance==TIM2)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c56:	d131      	bne.n	8003cbc <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c58:	4b42      	ldr	r3, [pc, #264]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5c:	4a41      	ldr	r2, [pc, #260]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c5e:	f043 0301 	orr.w	r3, r3, #1
 8003c62:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c64:	4b3f      	ldr	r3, [pc, #252]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	61bb      	str	r3, [r7, #24]
 8003c6e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c70:	4b3c      	ldr	r3, [pc, #240]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c74:	4a3b      	ldr	r2, [pc, #236]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c76:	f043 0301 	orr.w	r3, r3, #1
 8003c7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c7c:	4b39      	ldr	r3, [pc, #228]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003c88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8e:	2302      	movs	r3, #2
 8003c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c96:	2300      	movs	r3, #0
 8003c98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4830      	ldr	r0, [pc, #192]	@ (8003d68 <HAL_TIM_Base_MspInit+0x1a0>)
 8003ca6:	f003 fd1b 	bl	80076e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003caa:	2200      	movs	r2, #0
 8003cac:	2100      	movs	r1, #0
 8003cae:	201c      	movs	r0, #28
 8003cb0:	f003 f895 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003cb4:	201c      	movs	r0, #28
 8003cb6:	f003 f8ae 	bl	8006e16 <HAL_NVIC_EnableIRQ>
}
 8003cba:	e04c      	b.n	8003d56 <HAL_TIM_Base_MspInit+0x18e>
  else if(tim_baseHandle->Instance==TIM3)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a2a      	ldr	r2, [pc, #168]	@ (8003d6c <HAL_TIM_Base_MspInit+0x1a4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d114      	bne.n	8003cf0 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cc6:	4b27      	ldr	r3, [pc, #156]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	4a26      	ldr	r2, [pc, #152]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003ccc:	f043 0302 	orr.w	r3, r3, #2
 8003cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cd2:	4b24      	ldr	r3, [pc, #144]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	613b      	str	r3, [r7, #16]
 8003cdc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003cde:	2200      	movs	r2, #0
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	201d      	movs	r0, #29
 8003ce4:	f003 f87b 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ce8:	201d      	movs	r0, #29
 8003cea:	f003 f894 	bl	8006e16 <HAL_NVIC_EnableIRQ>
}
 8003cee:	e032      	b.n	8003d56 <HAL_TIM_Base_MspInit+0x18e>
  else if(tim_baseHandle->Instance==TIM6)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d70 <HAL_TIM_Base_MspInit+0x1a8>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d114      	bne.n	8003d24 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	4a19      	ldr	r2, [pc, #100]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003d00:	f043 0310 	orr.w	r3, r3, #16
 8003d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d06:	4b17      	ldr	r3, [pc, #92]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003d12:	2200      	movs	r2, #0
 8003d14:	2100      	movs	r1, #0
 8003d16:	2036      	movs	r0, #54	@ 0x36
 8003d18:	f003 f861 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003d1c:	2036      	movs	r0, #54	@ 0x36
 8003d1e:	f003 f87a 	bl	8006e16 <HAL_NVIC_EnableIRQ>
}
 8003d22:	e018      	b.n	8003d56 <HAL_TIM_Base_MspInit+0x18e>
  else if(tim_baseHandle->Instance==TIM7)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a12      	ldr	r2, [pc, #72]	@ (8003d74 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d113      	bne.n	8003d56 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d32:	4a0c      	ldr	r2, [pc, #48]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003d34:	f043 0320 	orr.w	r3, r3, #32
 8003d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <HAL_TIM_Base_MspInit+0x19c>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003d46:	2200      	movs	r2, #0
 8003d48:	2100      	movs	r1, #0
 8003d4a:	2037      	movs	r0, #55	@ 0x37
 8003d4c:	f003 f847 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003d50:	2037      	movs	r0, #55	@ 0x37
 8003d52:	f003 f860 	bl	8006e16 <HAL_NVIC_EnableIRQ>
}
 8003d56:	bf00      	nop
 8003d58:	3738      	adds	r7, #56	@ 0x38
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	40010000 	.word	0x40010000
 8003d64:	40023800 	.word	0x40023800
 8003d68:	40020000 	.word	0x40020000
 8003d6c:	40000400 	.word	0x40000400
 8003d70:	40001000 	.word	0x40001000
 8003d74:	40001400 	.word	0x40001400

08003d78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003d7c:	4b14      	ldr	r3, [pc, #80]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003d7e:	4a15      	ldr	r2, [pc, #84]	@ (8003dd4 <MX_USART1_UART_Init+0x5c>)
 8003d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003d82:	4b13      	ldr	r3, [pc, #76]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003d84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d8a:	4b11      	ldr	r3, [pc, #68]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d90:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d96:	4b0e      	ldr	r3, [pc, #56]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003d9e:	220c      	movs	r2, #12
 8003da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003da2:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003da8:	4b09      	ldr	r3, [pc, #36]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dae:	4b08      	ldr	r3, [pc, #32]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003db4:	4b06      	ldr	r3, [pc, #24]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dba:	4805      	ldr	r0, [pc, #20]	@ (8003dd0 <MX_USART1_UART_Init+0x58>)
 8003dbc:	f007 fd88 	bl	800b8d0 <HAL_UART_Init>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003dc6:	f7fe fc81 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	2004be50 	.word	0x2004be50
 8003dd4:	40011000 	.word	0x40011000

08003dd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b0ac      	sub	sp, #176	@ 0xb0
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	605a      	str	r2, [r3, #4]
 8003dea:	609a      	str	r2, [r3, #8]
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003df0:	f107 0318 	add.w	r3, r7, #24
 8003df4:	2284      	movs	r2, #132	@ 0x84
 8003df6:	2100      	movs	r1, #0
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f009 ff63 	bl	800dcc4 <memset>
  if(uartHandle->Instance==USART1)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a32      	ldr	r2, [pc, #200]	@ (8003ecc <HAL_UART_MspInit+0xf4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d15c      	bne.n	8003ec2 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003e08:	2340      	movs	r3, #64	@ 0x40
 8003e0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e10:	f107 0318 	add.w	r3, r7, #24
 8003e14:	4618      	mov	r0, r3
 8003e16:	f005 fd53 	bl	80098c0 <HAL_RCCEx_PeriphCLKConfig>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003e20:	f7fe fc54 	bl	80026cc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e24:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e28:	4a29      	ldr	r2, [pc, #164]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e2a:	f043 0310 	orr.w	r3, r3, #16
 8003e2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e30:	4b27      	ldr	r3, [pc, #156]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e3c:	4b24      	ldr	r3, [pc, #144]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e40:	4a23      	ldr	r2, [pc, #140]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e42:	f043 0302 	orr.w	r3, r3, #2
 8003e46:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e48:	4b21      	ldr	r3, [pc, #132]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	613b      	str	r3, [r7, #16]
 8003e52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e54:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e58:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e5a:	f043 0301 	orr.w	r3, r3, #1
 8003e5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e60:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed0 <HAL_UART_MspInit+0xf8>)
 8003e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003e6c:	2380      	movs	r3, #128	@ 0x80
 8003e6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e72:	2302      	movs	r3, #2
 8003e74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e84:	2307      	movs	r3, #7
 8003e86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e8a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4810      	ldr	r0, [pc, #64]	@ (8003ed4 <HAL_UART_MspInit+0xfc>)
 8003e92:	f003 fc25 	bl	80076e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003e96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003eb0:	2307      	movs	r3, #7
 8003eb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eb6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4806      	ldr	r0, [pc, #24]	@ (8003ed8 <HAL_UART_MspInit+0x100>)
 8003ebe:	f003 fc0f 	bl	80076e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003ec2:	bf00      	nop
 8003ec4:	37b0      	adds	r7, #176	@ 0xb0
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40011000 	.word	0x40011000
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	40020400 	.word	0x40020400
 8003ed8:	40020000 	.word	0x40020000

08003edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003edc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f14 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003ee0:	f7ff fcb8 	bl	8003854 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ee4:	480c      	ldr	r0, [pc, #48]	@ (8003f18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ee6:	490d      	ldr	r1, [pc, #52]	@ (8003f1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003eec:	e002      	b.n	8003ef4 <LoopCopyDataInit>

08003eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ef2:	3304      	adds	r3, #4

08003ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ef8:	d3f9      	bcc.n	8003eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003efa:	4a0a      	ldr	r2, [pc, #40]	@ (8003f24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003efc:	4c0a      	ldr	r4, [pc, #40]	@ (8003f28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f00:	e001      	b.n	8003f06 <LoopFillZerobss>

08003f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f04:	3204      	adds	r2, #4

08003f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f08:	d3fb      	bcc.n	8003f02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003f0a:	f009 ff33 	bl	800dd74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f0e:	f7fe f99b 	bl	8002248 <main>
  bx  lr    
 8003f12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003f14:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f1c:	2003fea4 	.word	0x2003fea4
  ldr r2, =_sidata
 8003f20:	080134e4 	.word	0x080134e4
  ldr r2, =_sbss
 8003f24:	2003fea4 	.word	0x2003fea4
  ldr r4, =_ebss
 8003f28:	2004c32c 	.word	0x2004c32c

08003f2c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f2c:	e7fe      	b.n	8003f2c <CAN1_RX0_IRQHandler>

08003f2e <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	4603      	mov	r3, r0
 8003f36:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8003f38:	20c8      	movs	r0, #200	@ 0xc8
 8003f3a:	f000 fc31 	bl	80047a0 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8003f3e:	f000 fa79 	bl	8004434 <ft5336_I2C_InitializeIfRequired>
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	b083      	sub	sp, #12
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	4603      	mov	r3, r0
 8003f52:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4603      	mov	r3, r0
 8003f68:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8003f72:	2300      	movs	r3, #0
 8003f74:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8003f76:	f000 fa5d 	bl	8004434 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	73fb      	strb	r3, [r7, #15]
 8003f7e:	e010      	b.n	8003fa2 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8003f80:	88fb      	ldrh	r3, [r7, #6]
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	21a8      	movs	r1, #168	@ 0xa8
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fbec 	bl	8004764 <TS_IO_Read>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8003f90:	7b7b      	ldrb	r3, [r7, #13]
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b51      	cmp	r3, #81	@ 0x51
 8003f96:	d101      	bne.n	8003f9c <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8003f9c:	7bfb      	ldrb	r3, [r7, #15]
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d802      	bhi.n	8003fae <ft5336_ReadID+0x4e>
 8003fa8:	7bbb      	ldrb	r3, [r7, #14]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0e8      	beq.n	8003f80 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8003fae:	7b7b      	ldrb	r3, [r7, #13]
 8003fb0:	b2db      	uxtb	r3, r3
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8003fc4:	88fb      	ldrh	r3, [r7, #6]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fa44 	bl	8004454 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 f932 	bl	8004238 <ft5336_TS_DisableIT>
}
 8003fd4:	bf00      	nop
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2102      	movs	r1, #2
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 fbb7 	bl	8004764 <TS_IO_Read>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f003 030f 	and.w	r3, r3, #15
 8004002:	b2db      	uxtb	r3, r3
 8004004:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8004006:	7bfb      	ldrb	r3, [r7, #15]
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b05      	cmp	r3, #5
 800400c:	d901      	bls.n	8004012 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800400e:	2300      	movs	r3, #0
 8004010:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8004012:	7bfb      	ldrb	r3, [r7, #15]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	4b05      	ldr	r3, [pc, #20]	@ (800402c <ft5336_TS_DetectTouch+0x50>)
 8004018:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800401a:	4b04      	ldr	r3, [pc, #16]	@ (800402c <ft5336_TS_DetectTouch+0x50>)
 800401c:	2200      	movs	r2, #0
 800401e:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	b2db      	uxtb	r3, r3
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	2004bed8 	.word	0x2004bed8

08004030 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
 800403c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800403e:	2300      	movs	r3, #0
 8004040:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8004042:	2300      	movs	r3, #0
 8004044:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8004046:	2300      	movs	r3, #0
 8004048:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8004052:	4b6d      	ldr	r3, [pc, #436]	@ (8004208 <ft5336_TS_GetXY+0x1d8>)
 8004054:	789a      	ldrb	r2, [r3, #2]
 8004056:	4b6c      	ldr	r3, [pc, #432]	@ (8004208 <ft5336_TS_GetXY+0x1d8>)
 8004058:	785b      	ldrb	r3, [r3, #1]
 800405a:	429a      	cmp	r2, r3
 800405c:	f080 80cf 	bcs.w	80041fe <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8004060:	4b69      	ldr	r3, [pc, #420]	@ (8004208 <ft5336_TS_GetXY+0x1d8>)
 8004062:	789b      	ldrb	r3, [r3, #2]
 8004064:	2b09      	cmp	r3, #9
 8004066:	d871      	bhi.n	800414c <ft5336_TS_GetXY+0x11c>
 8004068:	a201      	add	r2, pc, #4	@ (adr r2, 8004070 <ft5336_TS_GetXY+0x40>)
 800406a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406e:	bf00      	nop
 8004070:	08004099 	.word	0x08004099
 8004074:	080040ab 	.word	0x080040ab
 8004078:	080040bd 	.word	0x080040bd
 800407c:	080040cf 	.word	0x080040cf
 8004080:	080040e1 	.word	0x080040e1
 8004084:	080040f3 	.word	0x080040f3
 8004088:	08004105 	.word	0x08004105
 800408c:	08004117 	.word	0x08004117
 8004090:	08004129 	.word	0x08004129
 8004094:	0800413b 	.word	0x0800413b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8004098:	2304      	movs	r3, #4
 800409a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 800409c:	2303      	movs	r3, #3
 800409e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80040a0:	2306      	movs	r3, #6
 80040a2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80040a4:	2305      	movs	r3, #5
 80040a6:	753b      	strb	r3, [r7, #20]
      break;
 80040a8:	e051      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80040aa:	230a      	movs	r3, #10
 80040ac:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80040ae:	2309      	movs	r3, #9
 80040b0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80040b2:	230c      	movs	r3, #12
 80040b4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80040b6:	230b      	movs	r3, #11
 80040b8:	753b      	strb	r3, [r7, #20]
      break;
 80040ba:	e048      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80040bc:	2310      	movs	r3, #16
 80040be:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80040c0:	230f      	movs	r3, #15
 80040c2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80040c4:	2312      	movs	r3, #18
 80040c6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80040c8:	2311      	movs	r3, #17
 80040ca:	753b      	strb	r3, [r7, #20]
      break;
 80040cc:	e03f      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80040ce:	2316      	movs	r3, #22
 80040d0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80040d2:	2315      	movs	r3, #21
 80040d4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80040d6:	2318      	movs	r3, #24
 80040d8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80040da:	2317      	movs	r3, #23
 80040dc:	753b      	strb	r3, [r7, #20]
      break;
 80040de:	e036      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80040e0:	231c      	movs	r3, #28
 80040e2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80040e4:	231b      	movs	r3, #27
 80040e6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80040e8:	231e      	movs	r3, #30
 80040ea:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80040ec:	231d      	movs	r3, #29
 80040ee:	753b      	strb	r3, [r7, #20]
      break;
 80040f0:	e02d      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80040f2:	2322      	movs	r3, #34	@ 0x22
 80040f4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80040f6:	2321      	movs	r3, #33	@ 0x21
 80040f8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80040fa:	2324      	movs	r3, #36	@ 0x24
 80040fc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80040fe:	2323      	movs	r3, #35	@ 0x23
 8004100:	753b      	strb	r3, [r7, #20]
      break;
 8004102:	e024      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8004104:	2328      	movs	r3, #40	@ 0x28
 8004106:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8004108:	2327      	movs	r3, #39	@ 0x27
 800410a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 800410c:	232a      	movs	r3, #42	@ 0x2a
 800410e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8004110:	2329      	movs	r3, #41	@ 0x29
 8004112:	753b      	strb	r3, [r7, #20]
      break;
 8004114:	e01b      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8004116:	232e      	movs	r3, #46	@ 0x2e
 8004118:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800411a:	232d      	movs	r3, #45	@ 0x2d
 800411c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800411e:	2330      	movs	r3, #48	@ 0x30
 8004120:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8004122:	232f      	movs	r3, #47	@ 0x2f
 8004124:	753b      	strb	r3, [r7, #20]
      break;
 8004126:	e012      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8004128:	2334      	movs	r3, #52	@ 0x34
 800412a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 800412c:	2333      	movs	r3, #51	@ 0x33
 800412e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8004130:	2336      	movs	r3, #54	@ 0x36
 8004132:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8004134:	2335      	movs	r3, #53	@ 0x35
 8004136:	753b      	strb	r3, [r7, #20]
      break;
 8004138:	e009      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800413a:	233a      	movs	r3, #58	@ 0x3a
 800413c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800413e:	2339      	movs	r3, #57	@ 0x39
 8004140:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8004142:	233c      	movs	r3, #60	@ 0x3c
 8004144:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8004146:	233b      	movs	r3, #59	@ 0x3b
 8004148:	753b      	strb	r3, [r7, #20]
      break;
 800414a:	e000      	b.n	800414e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800414c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800414e:	89fb      	ldrh	r3, [r7, #14]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	7dfa      	ldrb	r2, [r7, #23]
 8004154:	4611      	mov	r1, r2
 8004156:	4618      	mov	r0, r3
 8004158:	f000 fb04 	bl	8004764 <TS_IO_Read>
 800415c:	4603      	mov	r3, r0
 800415e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8004160:	7cfb      	ldrb	r3, [r7, #19]
 8004162:	b2db      	uxtb	r3, r3
 8004164:	461a      	mov	r2, r3
 8004166:	4b29      	ldr	r3, [pc, #164]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 8004168:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800416a:	89fb      	ldrh	r3, [r7, #14]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	7dba      	ldrb	r2, [r7, #22]
 8004170:	4611      	mov	r1, r2
 8004172:	4618      	mov	r0, r3
 8004174:	f000 faf6 	bl	8004764 <TS_IO_Read>
 8004178:	4603      	mov	r3, r0
 800417a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800417c:	7cfb      	ldrb	r3, [r7, #19]
 800417e:	b2db      	uxtb	r3, r3
 8004180:	021b      	lsls	r3, r3, #8
 8004182:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004186:	b21a      	sxth	r2, r3
 8004188:	4b20      	ldr	r3, [pc, #128]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	b21b      	sxth	r3, r3
 800418e:	4313      	orrs	r3, r2
 8004190:	b21b      	sxth	r3, r3
 8004192:	b29a      	uxth	r2, r3
 8004194:	4b1d      	ldr	r3, [pc, #116]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 8004196:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8004198:	4b1c      	ldr	r3, [pc, #112]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 800419a:	881a      	ldrh	r2, [r3, #0]
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80041a0:	89fb      	ldrh	r3, [r7, #14]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	7d7a      	ldrb	r2, [r7, #21]
 80041a6:	4611      	mov	r1, r2
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 fadb 	bl	8004764 <TS_IO_Read>
 80041ae:	4603      	mov	r3, r0
 80041b0:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80041b2:	7cfb      	ldrb	r3, [r7, #19]
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	461a      	mov	r2, r3
 80041b8:	4b14      	ldr	r3, [pc, #80]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 80041ba:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80041bc:	89fb      	ldrh	r3, [r7, #14]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	7d3a      	ldrb	r2, [r7, #20]
 80041c2:	4611      	mov	r1, r2
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 facd 	bl	8004764 <TS_IO_Read>
 80041ca:	4603      	mov	r3, r0
 80041cc:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80041ce:	7cfb      	ldrb	r3, [r7, #19]
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	021b      	lsls	r3, r3, #8
 80041d4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80041d8:	b21a      	sxth	r2, r3
 80041da:	4b0c      	ldr	r3, [pc, #48]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 80041dc:	881b      	ldrh	r3, [r3, #0]
 80041de:	b21b      	sxth	r3, r3
 80041e0:	4313      	orrs	r3, r2
 80041e2:	b21b      	sxth	r3, r3
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	4b09      	ldr	r3, [pc, #36]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 80041e8:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80041ea:	4b08      	ldr	r3, [pc, #32]	@ (800420c <ft5336_TS_GetXY+0x1dc>)
 80041ec:	881a      	ldrh	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80041f2:	4b05      	ldr	r3, [pc, #20]	@ (8004208 <ft5336_TS_GetXY+0x1d8>)
 80041f4:	789b      	ldrb	r3, [r3, #2]
 80041f6:	3301      	adds	r3, #1
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	4b03      	ldr	r3, [pc, #12]	@ (8004208 <ft5336_TS_GetXY+0x1d8>)
 80041fc:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80041fe:	bf00      	nop
 8004200:	3718      	adds	r7, #24
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	2004bed8 	.word	0x2004bed8
 800420c:	2004bedc 	.word	0x2004bedc

08004210 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	4603      	mov	r3, r0
 8004218:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800421a:	2300      	movs	r3, #0
 800421c:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800421e:	2301      	movs	r3, #1
 8004220:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	7bfa      	ldrb	r2, [r7, #15]
 8004228:	21a4      	movs	r1, #164	@ 0xa4
 800422a:	4618      	mov	r0, r3
 800422c:	f000 fa80 	bl	8004730 <TS_IO_Write>
}
 8004230:	bf00      	nop
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	4603      	mov	r3, r0
 8004240:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8004242:	2300      	movs	r3, #0
 8004244:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8004246:	2300      	movs	r3, #0
 8004248:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	b2db      	uxtb	r3, r3
 800424e:	7bfa      	ldrb	r2, [r7, #15]
 8004250:	21a4      	movs	r1, #164	@ 0xa4
 8004252:	4618      	mov	r0, r3
 8004254:	f000 fa6c 	bl	8004730 <TS_IO_Write>
}
 8004258:	bf00      	nop
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b084      	sub	sp, #16
 8004292:	af00      	add	r7, sp, #0
 8004294:	4603      	mov	r3, r0
 8004296:	6039      	str	r1, [r7, #0]
 8004298:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 800429a:	2300      	movs	r3, #0
 800429c:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2101      	movs	r1, #1
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fa5d 	bl	8004764 <TS_IO_Read>
 80042aa:	4603      	mov	r3, r0
 80042ac:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	461a      	mov	r2, r3
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	601a      	str	r2, [r3, #0]
}
 80042b8:	bf00      	nop
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60b9      	str	r1, [r7, #8]
 80042c8:	607a      	str	r2, [r7, #4]
 80042ca:	603b      	str	r3, [r7, #0]
 80042cc:	4603      	mov	r3, r0
 80042ce:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80042d0:	2300      	movs	r3, #0
 80042d2:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80042d4:	2300      	movs	r3, #0
 80042d6:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80042d8:	2300      	movs	r3, #0
 80042da:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80042dc:	2300      	movs	r3, #0
 80042de:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80042e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004418 <ft5336_TS_GetTouchInfo+0x158>)
 80042e2:	785b      	ldrb	r3, [r3, #1]
 80042e4:	461a      	mov	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	4293      	cmp	r3, r2
 80042ea:	f080 8090 	bcs.w	800440e <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b09      	cmp	r3, #9
 80042f2:	d85d      	bhi.n	80043b0 <ft5336_TS_GetTouchInfo+0xf0>
 80042f4:	a201      	add	r2, pc, #4	@ (adr r2, 80042fc <ft5336_TS_GetTouchInfo+0x3c>)
 80042f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fa:	bf00      	nop
 80042fc:	08004325 	.word	0x08004325
 8004300:	08004333 	.word	0x08004333
 8004304:	08004341 	.word	0x08004341
 8004308:	0800434f 	.word	0x0800434f
 800430c:	0800435d 	.word	0x0800435d
 8004310:	0800436b 	.word	0x0800436b
 8004314:	08004379 	.word	0x08004379
 8004318:	08004387 	.word	0x08004387
 800431c:	08004395 	.word	0x08004395
 8004320:	080043a3 	.word	0x080043a3
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8004324:	2303      	movs	r3, #3
 8004326:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8004328:	2307      	movs	r3, #7
 800432a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 800432c:	2308      	movs	r3, #8
 800432e:	757b      	strb	r3, [r7, #21]
      break;
 8004330:	e03f      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8004332:	2309      	movs	r3, #9
 8004334:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8004336:	230d      	movs	r3, #13
 8004338:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800433a:	230e      	movs	r3, #14
 800433c:	757b      	strb	r3, [r7, #21]
      break;
 800433e:	e038      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8004340:	230f      	movs	r3, #15
 8004342:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8004344:	2313      	movs	r3, #19
 8004346:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8004348:	2314      	movs	r3, #20
 800434a:	757b      	strb	r3, [r7, #21]
      break;
 800434c:	e031      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 800434e:	2315      	movs	r3, #21
 8004350:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8004352:	2319      	movs	r3, #25
 8004354:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8004356:	231a      	movs	r3, #26
 8004358:	757b      	strb	r3, [r7, #21]
      break;
 800435a:	e02a      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 800435c:	231b      	movs	r3, #27
 800435e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8004360:	231f      	movs	r3, #31
 8004362:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8004364:	2320      	movs	r3, #32
 8004366:	757b      	strb	r3, [r7, #21]
      break;
 8004368:	e023      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800436a:	2321      	movs	r3, #33	@ 0x21
 800436c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 800436e:	2325      	movs	r3, #37	@ 0x25
 8004370:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8004372:	2326      	movs	r3, #38	@ 0x26
 8004374:	757b      	strb	r3, [r7, #21]
      break;
 8004376:	e01c      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8004378:	2327      	movs	r3, #39	@ 0x27
 800437a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 800437c:	232b      	movs	r3, #43	@ 0x2b
 800437e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8004380:	232c      	movs	r3, #44	@ 0x2c
 8004382:	757b      	strb	r3, [r7, #21]
      break;
 8004384:	e015      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8004386:	232d      	movs	r3, #45	@ 0x2d
 8004388:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800438a:	2331      	movs	r3, #49	@ 0x31
 800438c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800438e:	2332      	movs	r3, #50	@ 0x32
 8004390:	757b      	strb	r3, [r7, #21]
      break;
 8004392:	e00e      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8004394:	2333      	movs	r3, #51	@ 0x33
 8004396:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8004398:	2337      	movs	r3, #55	@ 0x37
 800439a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 800439c:	2338      	movs	r3, #56	@ 0x38
 800439e:	757b      	strb	r3, [r7, #21]
      break;
 80043a0:	e007      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80043a2:	2339      	movs	r3, #57	@ 0x39
 80043a4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80043a6:	233d      	movs	r3, #61	@ 0x3d
 80043a8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80043aa:	233e      	movs	r3, #62	@ 0x3e
 80043ac:	757b      	strb	r3, [r7, #21]
      break;
 80043ae:	e000      	b.n	80043b2 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80043b0:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80043b2:	89fb      	ldrh	r3, [r7, #14]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	7dfa      	ldrb	r2, [r7, #23]
 80043b8:	4611      	mov	r1, r2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f9d2 	bl	8004764 <TS_IO_Read>
 80043c0:	4603      	mov	r3, r0
 80043c2:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 80043c4:	7d3b      	ldrb	r3, [r7, #20]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	119b      	asrs	r3, r3, #6
 80043ca:	f003 0203 	and.w	r2, r3, #3
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 80043d2:	89fb      	ldrh	r3, [r7, #14]
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	7dba      	ldrb	r2, [r7, #22]
 80043d8:	4611      	mov	r1, r2
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 f9c2 	bl	8004764 <TS_IO_Read>
 80043e0:	4603      	mov	r3, r0
 80043e2:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80043e4:	7d3b      	ldrb	r3, [r7, #20]
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80043ee:	89fb      	ldrh	r3, [r7, #14]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	7d7a      	ldrb	r2, [r7, #21]
 80043f4:	4611      	mov	r1, r2
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 f9b4 	bl	8004764 <TS_IO_Read>
 80043fc:	4603      	mov	r3, r0
 80043fe:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8004400:	7d3b      	ldrb	r3, [r7, #20]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	111b      	asrs	r3, r3, #4
 8004406:	f003 0204 	and.w	r2, r3, #4
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 800440e:	bf00      	nop
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	2004bed8 	.word	0x2004bed8

0800441c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8004420:	4b03      	ldr	r3, [pc, #12]	@ (8004430 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8004422:	781b      	ldrb	r3, [r3, #0]
}
 8004424:	4618      	mov	r0, r3
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	2004bed8 	.word	0x2004bed8

08004434 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8004438:	f7ff fff0 	bl	800441c <ft5336_Get_I2C_InitializedStatus>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d104      	bne.n	800444c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8004442:	f000 f96b 	bl	800471c <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8004446:	4b02      	ldr	r3, [pc, #8]	@ (8004450 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8004448:	2201      	movs	r2, #1
 800444a:	701a      	strb	r2, [r3, #0]
  }
}
 800444c:	bf00      	nop
 800444e:	bd80      	pop	{r7, pc}
 8004450:	2004bed8 	.word	0x2004bed8

08004454 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 800445e:	2300      	movs	r3, #0
 8004460:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8004462:	68fb      	ldr	r3, [r7, #12]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08c      	sub	sp, #48	@ 0x30
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a51      	ldr	r2, [pc, #324]	@ (80045c0 <I2Cx_MspInit+0x150>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d14d      	bne.n	800451c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004480:	4b50      	ldr	r3, [pc, #320]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004484:	4a4f      	ldr	r2, [pc, #316]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800448a:	6313      	str	r3, [r2, #48]	@ 0x30
 800448c:	4b4d      	ldr	r3, [pc, #308]	@ (80045c4 <I2Cx_MspInit+0x154>)
 800448e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004494:	61bb      	str	r3, [r7, #24]
 8004496:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004498:	2380      	movs	r3, #128	@ 0x80
 800449a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800449c:	2312      	movs	r3, #18
 800449e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80044a0:	2300      	movs	r3, #0
 80044a2:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80044a4:	2302      	movs	r3, #2
 80044a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80044a8:	2304      	movs	r3, #4
 80044aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80044ac:	f107 031c 	add.w	r3, r7, #28
 80044b0:	4619      	mov	r1, r3
 80044b2:	4845      	ldr	r0, [pc, #276]	@ (80045c8 <I2Cx_MspInit+0x158>)
 80044b4:	f003 f914 	bl	80076e0 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80044b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80044be:	f107 031c 	add.w	r3, r7, #28
 80044c2:	4619      	mov	r1, r3
 80044c4:	4840      	ldr	r0, [pc, #256]	@ (80045c8 <I2Cx_MspInit+0x158>)
 80044c6:	f003 f90b 	bl	80076e0 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80044ca:	4b3e      	ldr	r3, [pc, #248]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	4a3d      	ldr	r2, [pc, #244]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80044d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80044d6:	4b3b      	ldr	r3, [pc, #236]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044de:	617b      	str	r3, [r7, #20]
 80044e0:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80044e2:	4b38      	ldr	r3, [pc, #224]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	4a37      	ldr	r2, [pc, #220]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80044ec:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80044ee:	4b35      	ldr	r3, [pc, #212]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	4a34      	ldr	r2, [pc, #208]	@ (80045c4 <I2Cx_MspInit+0x154>)
 80044f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80044f8:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80044fa:	2200      	movs	r2, #0
 80044fc:	210f      	movs	r1, #15
 80044fe:	2048      	movs	r0, #72	@ 0x48
 8004500:	f002 fc6d 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004504:	2048      	movs	r0, #72	@ 0x48
 8004506:	f002 fc86 	bl	8006e16 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800450a:	2200      	movs	r2, #0
 800450c:	210f      	movs	r1, #15
 800450e:	2049      	movs	r0, #73	@ 0x49
 8004510:	f002 fc65 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004514:	2049      	movs	r0, #73	@ 0x49
 8004516:	f002 fc7e 	bl	8006e16 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800451a:	e04d      	b.n	80045b8 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800451c:	4b29      	ldr	r3, [pc, #164]	@ (80045c4 <I2Cx_MspInit+0x154>)
 800451e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004520:	4a28      	ldr	r2, [pc, #160]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004522:	f043 0302 	orr.w	r3, r3, #2
 8004526:	6313      	str	r3, [r2, #48]	@ 0x30
 8004528:	4b26      	ldr	r3, [pc, #152]	@ (80045c4 <I2Cx_MspInit+0x154>)
 800452a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	613b      	str	r3, [r7, #16]
 8004532:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004534:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004538:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800453a:	2312      	movs	r3, #18
 800453c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800453e:	2300      	movs	r3, #0
 8004540:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004542:	2302      	movs	r3, #2
 8004544:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004546:	2304      	movs	r3, #4
 8004548:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800454a:	f107 031c 	add.w	r3, r7, #28
 800454e:	4619      	mov	r1, r3
 8004550:	481e      	ldr	r0, [pc, #120]	@ (80045cc <I2Cx_MspInit+0x15c>)
 8004552:	f003 f8c5 	bl	80076e0 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004556:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800455a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800455c:	f107 031c 	add.w	r3, r7, #28
 8004560:	4619      	mov	r1, r3
 8004562:	481a      	ldr	r0, [pc, #104]	@ (80045cc <I2Cx_MspInit+0x15c>)
 8004564:	f003 f8bc 	bl	80076e0 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004568:	4b16      	ldr	r3, [pc, #88]	@ (80045c4 <I2Cx_MspInit+0x154>)
 800456a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456c:	4a15      	ldr	r2, [pc, #84]	@ (80045c4 <I2Cx_MspInit+0x154>)
 800456e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004572:	6413      	str	r3, [r2, #64]	@ 0x40
 8004574:	4b13      	ldr	r3, [pc, #76]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004580:	4b10      	ldr	r3, [pc, #64]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	4a0f      	ldr	r2, [pc, #60]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004586:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800458a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 800458c:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <I2Cx_MspInit+0x154>)
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	4a0c      	ldr	r2, [pc, #48]	@ (80045c4 <I2Cx_MspInit+0x154>)
 8004592:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004596:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004598:	2200      	movs	r2, #0
 800459a:	210f      	movs	r1, #15
 800459c:	201f      	movs	r0, #31
 800459e:	f002 fc1e 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80045a2:	201f      	movs	r0, #31
 80045a4:	f002 fc37 	bl	8006e16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80045a8:	2200      	movs	r2, #0
 80045aa:	210f      	movs	r1, #15
 80045ac:	2020      	movs	r0, #32
 80045ae:	f002 fc16 	bl	8006dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80045b2:	2020      	movs	r0, #32
 80045b4:	f002 fc2f 	bl	8006e16 <HAL_NVIC_EnableIRQ>
}
 80045b8:	bf00      	nop
 80045ba:	3730      	adds	r7, #48	@ 0x30
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	2004bee0 	.word	0x2004bee0
 80045c4:	40023800 	.word	0x40023800
 80045c8:	40021c00 	.word	0x40021c00
 80045cc:	40020400 	.word	0x40020400

080045d0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f003 fe65 	bl	80082a8 <HAL_I2C_GetState>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d125      	bne.n	8004630 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a14      	ldr	r2, [pc, #80]	@ (8004638 <I2Cx_Init+0x68>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d103      	bne.n	80045f4 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a13      	ldr	r2, [pc, #76]	@ (800463c <I2Cx_Init+0x6c>)
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	e002      	b.n	80045fa <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a12      	ldr	r2, [pc, #72]	@ (8004640 <I2Cx_Init+0x70>)
 80045f8:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a11      	ldr	r2, [pc, #68]	@ (8004644 <I2Cx_Init+0x74>)
 80045fe:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7ff ff23 	bl	8004470 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f003 fb42 	bl	8007cb4 <HAL_I2C_Init>
  }
}
 8004630:	bf00      	nop
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	2004bee0 	.word	0x2004bee0
 800463c:	40005c00 	.word	0x40005c00
 8004640:	40005400 	.word	0x40005400
 8004644:	40912732 	.word	0x40912732

08004648 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b08a      	sub	sp, #40	@ 0x28
 800464c:	af04      	add	r7, sp, #16
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	4608      	mov	r0, r1
 8004652:	4611      	mov	r1, r2
 8004654:	461a      	mov	r2, r3
 8004656:	4603      	mov	r3, r0
 8004658:	72fb      	strb	r3, [r7, #11]
 800465a:	460b      	mov	r3, r1
 800465c:	813b      	strh	r3, [r7, #8]
 800465e:	4613      	mov	r3, r2
 8004660:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004666:	7afb      	ldrb	r3, [r7, #11]
 8004668:	b299      	uxth	r1, r3
 800466a:	88f8      	ldrh	r0, [r7, #6]
 800466c:	893a      	ldrh	r2, [r7, #8]
 800466e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004672:	9302      	str	r3, [sp, #8]
 8004674:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004676:	9301      	str	r3, [sp, #4]
 8004678:	6a3b      	ldr	r3, [r7, #32]
 800467a:	9300      	str	r3, [sp, #0]
 800467c:	4603      	mov	r3, r0
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f003 fcf8 	bl	8008074 <HAL_I2C_Mem_Read>
 8004684:	4603      	mov	r3, r0
 8004686:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004688:	7dfb      	ldrb	r3, [r7, #23]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d004      	beq.n	8004698 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800468e:	7afb      	ldrb	r3, [r7, #11]
 8004690:	4619      	mov	r1, r3
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 f832 	bl	80046fc <I2Cx_Error>
  }
  return status;    
 8004698:	7dfb      	ldrb	r3, [r7, #23]
}
 800469a:	4618      	mov	r0, r3
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b08a      	sub	sp, #40	@ 0x28
 80046a6:	af04      	add	r7, sp, #16
 80046a8:	60f8      	str	r0, [r7, #12]
 80046aa:	4608      	mov	r0, r1
 80046ac:	4611      	mov	r1, r2
 80046ae:	461a      	mov	r2, r3
 80046b0:	4603      	mov	r3, r0
 80046b2:	72fb      	strb	r3, [r7, #11]
 80046b4:	460b      	mov	r3, r1
 80046b6:	813b      	strh	r3, [r7, #8]
 80046b8:	4613      	mov	r3, r2
 80046ba:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80046bc:	2300      	movs	r3, #0
 80046be:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80046c0:	7afb      	ldrb	r3, [r7, #11]
 80046c2:	b299      	uxth	r1, r3
 80046c4:	88f8      	ldrh	r0, [r7, #6]
 80046c6:	893a      	ldrh	r2, [r7, #8]
 80046c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80046cc:	9302      	str	r3, [sp, #8]
 80046ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046d0:	9301      	str	r3, [sp, #4]
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	4603      	mov	r3, r0
 80046d8:	68f8      	ldr	r0, [r7, #12]
 80046da:	f003 fbb7 	bl	8007e4c <HAL_I2C_Mem_Write>
 80046de:	4603      	mov	r3, r0
 80046e0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80046e2:	7dfb      	ldrb	r3, [r7, #23]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d004      	beq.n	80046f2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80046e8:	7afb      	ldrb	r3, [r7, #11]
 80046ea:	4619      	mov	r1, r3
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f805 	bl	80046fc <I2Cx_Error>
  }
  return status;
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	460b      	mov	r3, r1
 8004706:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f003 fb6f 	bl	8007dec <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f7ff ff5e 	bl	80045d0 <I2Cx_Init>
}
 8004714:	bf00      	nop
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004720:	4802      	ldr	r0, [pc, #8]	@ (800472c <TS_IO_Init+0x10>)
 8004722:	f7ff ff55 	bl	80045d0 <I2Cx_Init>
}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	2004bee0 	.word	0x2004bee0

08004730 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af02      	add	r7, sp, #8
 8004736:	4603      	mov	r3, r0
 8004738:	71fb      	strb	r3, [r7, #7]
 800473a:	460b      	mov	r3, r1
 800473c:	71bb      	strb	r3, [r7, #6]
 800473e:	4613      	mov	r3, r2
 8004740:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004742:	79bb      	ldrb	r3, [r7, #6]
 8004744:	b29a      	uxth	r2, r3
 8004746:	79f9      	ldrb	r1, [r7, #7]
 8004748:	2301      	movs	r3, #1
 800474a:	9301      	str	r3, [sp, #4]
 800474c:	1d7b      	adds	r3, r7, #5
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	2301      	movs	r3, #1
 8004752:	4803      	ldr	r0, [pc, #12]	@ (8004760 <TS_IO_Write+0x30>)
 8004754:	f7ff ffa5 	bl	80046a2 <I2Cx_WriteMultiple>
}
 8004758:	bf00      	nop
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	2004bee0 	.word	0x2004bee0

08004764 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af02      	add	r7, sp, #8
 800476a:	4603      	mov	r3, r0
 800476c:	460a      	mov	r2, r1
 800476e:	71fb      	strb	r3, [r7, #7]
 8004770:	4613      	mov	r3, r2
 8004772:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004774:	2300      	movs	r3, #0
 8004776:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004778:	79bb      	ldrb	r3, [r7, #6]
 800477a:	b29a      	uxth	r2, r3
 800477c:	79f9      	ldrb	r1, [r7, #7]
 800477e:	2301      	movs	r3, #1
 8004780:	9301      	str	r3, [sp, #4]
 8004782:	f107 030f 	add.w	r3, r7, #15
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	2301      	movs	r3, #1
 800478a:	4804      	ldr	r0, [pc, #16]	@ (800479c <TS_IO_Read+0x38>)
 800478c:	f7ff ff5c 	bl	8004648 <I2Cx_ReadMultiple>

  return read_value;
 8004790:	7bfb      	ldrb	r3, [r7, #15]
}
 8004792:	4618      	mov	r0, r3
 8004794:	3710      	adds	r7, #16
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	2004bee0 	.word	0x2004bee0

080047a0 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f001 fc8f 	bl	80060cc <HAL_Delay>
}
 80047ae:	bf00      	nop
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 80047bc:	4b31      	ldr	r3, [pc, #196]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047be:	2228      	movs	r2, #40	@ 0x28
 80047c0:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 80047c2:	4b30      	ldr	r3, [pc, #192]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047c4:	2209      	movs	r2, #9
 80047c6:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80047c8:	4b2e      	ldr	r3, [pc, #184]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047ca:	2235      	movs	r2, #53	@ 0x35
 80047cc:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80047ce:	4b2d      	ldr	r3, [pc, #180]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047d0:	220b      	movs	r2, #11
 80047d2:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80047d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047d6:	f240 121b 	movw	r2, #283	@ 0x11b
 80047da:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80047dc:	4b29      	ldr	r3, [pc, #164]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047de:	f240 2215 	movw	r2, #533	@ 0x215
 80047e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 80047e4:	4b27      	ldr	r3, [pc, #156]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047e6:	f240 121d 	movw	r2, #285	@ 0x11d
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80047ec:	4b25      	ldr	r3, [pc, #148]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047ee:	f240 2235 	movw	r2, #565	@ 0x235
 80047f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80047f4:	2100      	movs	r1, #0
 80047f6:	4823      	ldr	r0, [pc, #140]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047f8:	f000 fe72 	bl	80054e0 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80047fc:	4b21      	ldr	r3, [pc, #132]	@ (8004884 <BSP_LCD_Init+0xcc>)
 80047fe:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8004802:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8004804:	4b1f      	ldr	r3, [pc, #124]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004806:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800480a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 800480c:	4b1d      	ldr	r3, [pc, #116]	@ (8004884 <BSP_LCD_Init+0xcc>)
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8004814:	4b1b      	ldr	r3, [pc, #108]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 800481c:	4b19      	ldr	r3, [pc, #100]	@ (8004884 <BSP_LCD_Init+0xcc>)
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8004824:	4b17      	ldr	r3, [pc, #92]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004826:	2200      	movs	r2, #0
 8004828:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800482a:	4b16      	ldr	r3, [pc, #88]	@ (8004884 <BSP_LCD_Init+0xcc>)
 800482c:	2200      	movs	r2, #0
 800482e:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8004830:	4b14      	ldr	r3, [pc, #80]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004832:	2200      	movs	r2, #0
 8004834:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8004836:	4b13      	ldr	r3, [pc, #76]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004838:	2200      	movs	r2, #0
 800483a:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 800483c:	4b11      	ldr	r3, [pc, #68]	@ (8004884 <BSP_LCD_Init+0xcc>)
 800483e:	4a12      	ldr	r2, [pc, #72]	@ (8004888 <BSP_LCD_Init+0xd0>)
 8004840:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8004842:	4810      	ldr	r0, [pc, #64]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004844:	f004 f972 	bl	8008b2c <HAL_LTDC_GetState>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d103      	bne.n	8004856 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 800484e:	2100      	movs	r1, #0
 8004850:	480c      	ldr	r0, [pc, #48]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004852:	f000 fd6b 	bl	800532c <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8004856:	480b      	ldr	r0, [pc, #44]	@ (8004884 <BSP_LCD_Init+0xcc>)
 8004858:	f004 f88d 	bl	8008976 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 800485c:	2201      	movs	r2, #1
 800485e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004862:	480a      	ldr	r0, [pc, #40]	@ (800488c <BSP_LCD_Init+0xd4>)
 8004864:	f003 f9f4 	bl	8007c50 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8004868:	2201      	movs	r2, #1
 800486a:	2108      	movs	r1, #8
 800486c:	4808      	ldr	r0, [pc, #32]	@ (8004890 <BSP_LCD_Init+0xd8>)
 800486e:	f003 f9ef 	bl	8007c50 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8004872:	f000 ff99 	bl	80057a8 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8004876:	4807      	ldr	r0, [pc, #28]	@ (8004894 <BSP_LCD_Init+0xdc>)
 8004878:	f000 f8d8 	bl	8004a2c <BSP_LCD_SetFont>
  
  return LCD_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	2004bf34 	.word	0x2004bf34
 8004888:	40016800 	.word	0x40016800
 800488c:	40022000 	.word	0x40022000
 8004890:	40022800 	.word	0x40022800
 8004894:	2003fcb8 	.word	0x2003fcb8

08004898 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 800489c:	4b06      	ldr	r3, [pc, #24]	@ (80048b8 <BSP_LCD_GetXSize+0x20>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a06      	ldr	r2, [pc, #24]	@ (80048bc <BSP_LCD_GetXSize+0x24>)
 80048a2:	2134      	movs	r1, #52	@ 0x34
 80048a4:	fb01 f303 	mul.w	r3, r1, r3
 80048a8:	4413      	add	r3, r2
 80048aa:	3360      	adds	r3, #96	@ 0x60
 80048ac:	681b      	ldr	r3, [r3, #0]
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	2004c01c 	.word	0x2004c01c
 80048bc:	2004bf34 	.word	0x2004bf34

080048c0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80048c4:	4b06      	ldr	r3, [pc, #24]	@ (80048e0 <BSP_LCD_GetYSize+0x20>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a06      	ldr	r2, [pc, #24]	@ (80048e4 <BSP_LCD_GetYSize+0x24>)
 80048ca:	2134      	movs	r1, #52	@ 0x34
 80048cc:	fb01 f303 	mul.w	r3, r1, r3
 80048d0:	4413      	add	r3, r2
 80048d2:	3364      	adds	r3, #100	@ 0x64
 80048d4:	681b      	ldr	r3, [r3, #0]
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	2004c01c 	.word	0x2004c01c
 80048e4:	2004bf34 	.word	0x2004bf34

080048e8 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b090      	sub	sp, #64	@ 0x40
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	4603      	mov	r3, r0
 80048f0:	6039      	str	r1, [r7, #0]
 80048f2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80048f4:	2300      	movs	r3, #0
 80048f6:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80048f8:	f7ff ffce 	bl	8004898 <BSP_LCD_GetXSize>
 80048fc:	4603      	mov	r3, r0
 80048fe:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8004900:	2300      	movs	r3, #0
 8004902:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8004904:	f7ff ffdc 	bl	80048c0 <BSP_LCD_GetYSize>
 8004908:	4603      	mov	r3, r0
 800490a:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800490c:	2300      	movs	r3, #0
 800490e:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8004914:	23ff      	movs	r3, #255	@ 0xff
 8004916:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8004918:	2300      	movs	r3, #0
 800491a:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8004922:	2300      	movs	r3, #0
 8004924:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800492e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004932:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8004934:	2307      	movs	r3, #7
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8004938:	f7ff ffae 	bl	8004898 <BSP_LCD_GetXSize>
 800493c:	4603      	mov	r3, r0
 800493e:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8004940:	f7ff ffbe 	bl	80048c0 <BSP_LCD_GetYSize>
 8004944:	4603      	mov	r3, r0
 8004946:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8004948:	88fa      	ldrh	r2, [r7, #6]
 800494a:	f107 030c 	add.w	r3, r7, #12
 800494e:	4619      	mov	r1, r3
 8004950:	4812      	ldr	r0, [pc, #72]	@ (800499c <BSP_LCD_LayerDefaultInit+0xb4>)
 8004952:	f004 f8ad 	bl	8008ab0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8004956:	88fa      	ldrh	r2, [r7, #6]
 8004958:	4911      	ldr	r1, [pc, #68]	@ (80049a0 <BSP_LCD_LayerDefaultInit+0xb8>)
 800495a:	4613      	mov	r3, r2
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	4413      	add	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	3304      	adds	r3, #4
 8004966:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800496a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800496c:	88fa      	ldrh	r2, [r7, #6]
 800496e:	490c      	ldr	r1, [pc, #48]	@ (80049a0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8004970:	4613      	mov	r3, r2
 8004972:	005b      	lsls	r3, r3, #1
 8004974:	4413      	add	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	440b      	add	r3, r1
 800497a:	3308      	adds	r3, #8
 800497c:	4a09      	ldr	r2, [pc, #36]	@ (80049a4 <BSP_LCD_LayerDefaultInit+0xbc>)
 800497e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8004980:	88fa      	ldrh	r2, [r7, #6]
 8004982:	4907      	ldr	r1, [pc, #28]	@ (80049a0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8004984:	4613      	mov	r3, r2
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	440b      	add	r3, r1
 800498e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8004992:	601a      	str	r2, [r3, #0]
}
 8004994:	bf00      	nop
 8004996:	3740      	adds	r7, #64	@ 0x40
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	2004bf34 	.word	0x2004bf34
 80049a0:	2004c020 	.word	0x2004c020
 80049a4:	2003fcb8 	.word	0x2003fcb8

080049a8 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80049b0:	4a04      	ldr	r2, [pc, #16]	@ (80049c4 <BSP_LCD_SelectLayer+0x1c>)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6013      	str	r3, [r2, #0]
} 
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	2004c01c 	.word	0x2004c01c

080049c8 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80049d0:	4b07      	ldr	r3, [pc, #28]	@ (80049f0 <BSP_LCD_SetTextColor+0x28>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4907      	ldr	r1, [pc, #28]	@ (80049f4 <BSP_LCD_SetTextColor+0x2c>)
 80049d6:	4613      	mov	r3, r2
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	4413      	add	r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	601a      	str	r2, [r3, #0]
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	2004c01c 	.word	0x2004c01c
 80049f4:	2004c020 	.word	0x2004c020

080049f8 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8004a00:	4b08      	ldr	r3, [pc, #32]	@ (8004a24 <BSP_LCD_SetBackColor+0x2c>)
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	4908      	ldr	r1, [pc, #32]	@ (8004a28 <BSP_LCD_SetBackColor+0x30>)
 8004a06:	4613      	mov	r3, r2
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	4413      	add	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	440b      	add	r3, r1
 8004a10:	3304      	adds	r3, #4
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	601a      	str	r2, [r3, #0]
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	2004c01c 	.word	0x2004c01c
 8004a28:	2004c020 	.word	0x2004c020

08004a2c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8004a34:	4b08      	ldr	r3, [pc, #32]	@ (8004a58 <BSP_LCD_SetFont+0x2c>)
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	4908      	ldr	r1, [pc, #32]	@ (8004a5c <BSP_LCD_SetFont+0x30>)
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	4413      	add	r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	3308      	adds	r3, #8
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	601a      	str	r2, [r3, #0]
}
 8004a4a:	bf00      	nop
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	2004c01c 	.word	0x2004c01c
 8004a5c:	2004c020 	.word	0x2004c020

08004a60 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8004a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8004a68:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa8 <BSP_LCD_Clear+0x48>)
 8004a6a:	681c      	ldr	r4, [r3, #0]
 8004a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa8 <BSP_LCD_Clear+0x48>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a0e      	ldr	r2, [pc, #56]	@ (8004aac <BSP_LCD_Clear+0x4c>)
 8004a72:	2134      	movs	r1, #52	@ 0x34
 8004a74:	fb01 f303 	mul.w	r3, r1, r3
 8004a78:	4413      	add	r3, r2
 8004a7a:	335c      	adds	r3, #92	@ 0x5c
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	461e      	mov	r6, r3
 8004a80:	f7ff ff0a 	bl	8004898 <BSP_LCD_GetXSize>
 8004a84:	4605      	mov	r5, r0
 8004a86:	f7ff ff1b 	bl	80048c0 <BSP_LCD_GetYSize>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	9301      	str	r3, [sp, #4]
 8004a90:	2300      	movs	r3, #0
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	4613      	mov	r3, r2
 8004a96:	462a      	mov	r2, r5
 8004a98:	4631      	mov	r1, r6
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	f000 fdf4 	bl	8005688 <LL_FillBuffer>
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aa8:	2004c01c 	.word	0x2004c01c
 8004aac:	2004bf34 	.word	0x2004bf34

08004ab0 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8004ab0:	b590      	push	{r4, r7, lr}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	80fb      	strh	r3, [r7, #6]
 8004aba:	460b      	mov	r3, r1
 8004abc:	80bb      	strh	r3, [r7, #4]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b30 <BSP_LCD_DisplayChar+0x80>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	491b      	ldr	r1, [pc, #108]	@ (8004b34 <BSP_LCD_DisplayChar+0x84>)
 8004ac8:	4613      	mov	r3, r2
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	3308      	adds	r3, #8
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6819      	ldr	r1, [r3, #0]
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004ade:	4b14      	ldr	r3, [pc, #80]	@ (8004b30 <BSP_LCD_DisplayChar+0x80>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4c14      	ldr	r4, [pc, #80]	@ (8004b34 <BSP_LCD_DisplayChar+0x84>)
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4423      	add	r3, r4
 8004aee:	3308      	adds	r3, #8
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004af4:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004af8:	4b0d      	ldr	r3, [pc, #52]	@ (8004b30 <BSP_LCD_DisplayChar+0x80>)
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	4c0d      	ldr	r4, [pc, #52]	@ (8004b34 <BSP_LCD_DisplayChar+0x84>)
 8004afe:	4613      	mov	r3, r2
 8004b00:	005b      	lsls	r3, r3, #1
 8004b02:	4413      	add	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4423      	add	r3, r4
 8004b08:	3308      	adds	r3, #8
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	889b      	ldrh	r3, [r3, #4]
 8004b0e:	3307      	adds	r3, #7
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	da00      	bge.n	8004b16 <BSP_LCD_DisplayChar+0x66>
 8004b14:	3307      	adds	r3, #7
 8004b16:	10db      	asrs	r3, r3, #3
 8004b18:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004b1c:	18ca      	adds	r2, r1, r3
 8004b1e:	88b9      	ldrh	r1, [r7, #4]
 8004b20:	88fb      	ldrh	r3, [r7, #6]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fcf8 	bl	8005518 <DrawChar>
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd90      	pop	{r4, r7, pc}
 8004b30:	2004c01c 	.word	0x2004c01c
 8004b34:	2004c020 	.word	0x2004c020

08004b38 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8004b38:	b5b0      	push	{r4, r5, r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60ba      	str	r2, [r7, #8]
 8004b40:	461a      	mov	r2, r3
 8004b42:	4603      	mov	r3, r0
 8004b44:	81fb      	strh	r3, [r7, #14]
 8004b46:	460b      	mov	r3, r1
 8004b48:	81bb      	strh	r3, [r7, #12]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	83fb      	strh	r3, [r7, #30]
 8004b52:	2300      	movs	r3, #0
 8004b54:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8004b56:	2300      	movs	r3, #0
 8004b58:	61bb      	str	r3, [r7, #24]
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8004b62:	e002      	b.n	8004b6a <BSP_LCD_DisplayStringAt+0x32>
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	3301      	adds	r3, #1
 8004b68:	61bb      	str	r3, [r7, #24]
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	1c5a      	adds	r2, r3, #1
 8004b6e:	617a      	str	r2, [r7, #20]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1f6      	bne.n	8004b64 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8004b76:	f7ff fe8f 	bl	8004898 <BSP_LCD_GetXSize>
 8004b7a:	4601      	mov	r1, r0
 8004b7c:	4b50      	ldr	r3, [pc, #320]	@ (8004cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	4850      	ldr	r0, [pc, #320]	@ (8004cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8004b82:	4613      	mov	r3, r2
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	4413      	add	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4403      	add	r3, r0
 8004b8c:	3308      	adds	r3, #8
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	889b      	ldrh	r3, [r3, #4]
 8004b92:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b96:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d01c      	beq.n	8004bd8 <BSP_LCD_DisplayStringAt+0xa0>
 8004b9e:	2b03      	cmp	r3, #3
 8004ba0:	dc33      	bgt.n	8004c0a <BSP_LCD_DisplayStringAt+0xd2>
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d002      	beq.n	8004bac <BSP_LCD_DisplayStringAt+0x74>
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d019      	beq.n	8004bde <BSP_LCD_DisplayStringAt+0xa6>
 8004baa:	e02e      	b.n	8004c0a <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	1ad1      	subs	r1, r2, r3
 8004bb2:	4b43      	ldr	r3, [pc, #268]	@ (8004cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	4843      	ldr	r0, [pc, #268]	@ (8004cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8004bb8:	4613      	mov	r3, r2
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	4413      	add	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4403      	add	r3, r0
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	889b      	ldrh	r3, [r3, #4]
 8004bc8:	fb01 f303 	mul.w	r3, r1, r3
 8004bcc:	085b      	lsrs	r3, r3, #1
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	89fb      	ldrh	r3, [r7, #14]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	83fb      	strh	r3, [r7, #30]
      break;
 8004bd6:	e01b      	b.n	8004c10 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8004bd8:	89fb      	ldrh	r3, [r7, #14]
 8004bda:	83fb      	strh	r3, [r7, #30]
      break;
 8004bdc:	e018      	b.n	8004c10 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	b299      	uxth	r1, r3
 8004be6:	4b36      	ldr	r3, [pc, #216]	@ (8004cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	4836      	ldr	r0, [pc, #216]	@ (8004cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8004bec:	4613      	mov	r3, r2
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	4413      	add	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4403      	add	r3, r0
 8004bf6:	3308      	adds	r3, #8
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	889b      	ldrh	r3, [r3, #4]
 8004bfc:	fb11 f303 	smulbb	r3, r1, r3
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	89fb      	ldrh	r3, [r7, #14]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	83fb      	strh	r3, [r7, #30]
      break;
 8004c08:	e002      	b.n	8004c10 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8004c0a:	89fb      	ldrh	r3, [r7, #14]
 8004c0c:	83fb      	strh	r3, [r7, #30]
      break;
 8004c0e:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8004c10:	8bfb      	ldrh	r3, [r7, #30]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <BSP_LCD_DisplayStringAt+0xe6>
 8004c16:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	da1d      	bge.n	8004c5a <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004c22:	e01a      	b.n	8004c5a <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	781a      	ldrb	r2, [r3, #0]
 8004c28:	89b9      	ldrh	r1, [r7, #12]
 8004c2a:	8bfb      	ldrh	r3, [r7, #30]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7ff ff3f 	bl	8004ab0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8004c32:	4b23      	ldr	r3, [pc, #140]	@ (8004cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	4923      	ldr	r1, [pc, #140]	@ (8004cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8004c38:	4613      	mov	r3, r2
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	3308      	adds	r3, #8
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	889a      	ldrh	r2, [r3, #4]
 8004c48:	8bfb      	ldrh	r3, [r7, #30]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	3301      	adds	r3, #1
 8004c52:	60bb      	str	r3, [r7, #8]
    i++;
 8004c54:	8bbb      	ldrh	r3, [r7, #28]
 8004c56:	3301      	adds	r3, #1
 8004c58:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	bf14      	ite	ne
 8004c62:	2301      	movne	r3, #1
 8004c64:	2300      	moveq	r3, #0
 8004c66:	b2dc      	uxtb	r4, r3
 8004c68:	f7ff fe16 	bl	8004898 <BSP_LCD_GetXSize>
 8004c6c:	8bb9      	ldrh	r1, [r7, #28]
 8004c6e:	4b14      	ldr	r3, [pc, #80]	@ (8004cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	4d14      	ldr	r5, [pc, #80]	@ (8004cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8004c74:	4613      	mov	r3, r2
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	4413      	add	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	442b      	add	r3, r5
 8004c7e:	3308      	adds	r3, #8
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	889b      	ldrh	r3, [r3, #4]
 8004c84:	fb01 f303 	mul.w	r3, r1, r3
 8004c88:	1ac3      	subs	r3, r0, r3
 8004c8a:	b299      	uxth	r1, r3
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	480c      	ldr	r0, [pc, #48]	@ (8004cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8004c92:	4613      	mov	r3, r2
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	4413      	add	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4403      	add	r3, r0
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	889b      	ldrh	r3, [r3, #4]
 8004ca2:	4299      	cmp	r1, r3
 8004ca4:	bf2c      	ite	cs
 8004ca6:	2301      	movcs	r3, #1
 8004ca8:	2300      	movcc	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	4023      	ands	r3, r4
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1b7      	bne.n	8004c24 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop
 8004cb8:	3720      	adds	r7, #32
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	2004c01c 	.word	0x2004c01c
 8004cc4:	2004c020 	.word	0x2004c020

08004cc8 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004cc8:	b5b0      	push	{r4, r5, r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af02      	add	r7, sp, #8
 8004cce:	4603      	mov	r3, r0
 8004cd0:	80fb      	strh	r3, [r7, #6]
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	80bb      	strh	r3, [r7, #4]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8004cde:	4b26      	ldr	r3, [pc, #152]	@ (8004d78 <BSP_LCD_DrawHLine+0xb0>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a26      	ldr	r2, [pc, #152]	@ (8004d7c <BSP_LCD_DrawHLine+0xb4>)
 8004ce4:	2134      	movs	r1, #52	@ 0x34
 8004ce6:	fb01 f303 	mul.w	r3, r1, r3
 8004cea:	4413      	add	r3, r2
 8004cec:	3348      	adds	r3, #72	@ 0x48
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d114      	bne.n	8004d1e <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004cf4:	4b20      	ldr	r3, [pc, #128]	@ (8004d78 <BSP_LCD_DrawHLine+0xb0>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a20      	ldr	r2, [pc, #128]	@ (8004d7c <BSP_LCD_DrawHLine+0xb4>)
 8004cfa:	2134      	movs	r1, #52	@ 0x34
 8004cfc:	fb01 f303 	mul.w	r3, r1, r3
 8004d00:	4413      	add	r3, r2
 8004d02:	335c      	adds	r3, #92	@ 0x5c
 8004d04:	681c      	ldr	r4, [r3, #0]
 8004d06:	f7ff fdc7 	bl	8004898 <BSP_LCD_GetXSize>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	88bb      	ldrh	r3, [r7, #4]
 8004d0e:	fb03 f202 	mul.w	r2, r3, r2
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	4413      	add	r3, r2
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	4423      	add	r3, r4
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	e013      	b.n	8004d46 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004d1e:	4b16      	ldr	r3, [pc, #88]	@ (8004d78 <BSP_LCD_DrawHLine+0xb0>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a16      	ldr	r2, [pc, #88]	@ (8004d7c <BSP_LCD_DrawHLine+0xb4>)
 8004d24:	2134      	movs	r1, #52	@ 0x34
 8004d26:	fb01 f303 	mul.w	r3, r1, r3
 8004d2a:	4413      	add	r3, r2
 8004d2c:	335c      	adds	r3, #92	@ 0x5c
 8004d2e:	681c      	ldr	r4, [r3, #0]
 8004d30:	f7ff fdb2 	bl	8004898 <BSP_LCD_GetXSize>
 8004d34:	4602      	mov	r2, r0
 8004d36:	88bb      	ldrh	r3, [r7, #4]
 8004d38:	fb03 f202 	mul.w	r2, r3, r2
 8004d3c:	88fb      	ldrh	r3, [r7, #6]
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4423      	add	r3, r4
 8004d44:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8004d46:	4b0c      	ldr	r3, [pc, #48]	@ (8004d78 <BSP_LCD_DrawHLine+0xb0>)
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	68f9      	ldr	r1, [r7, #12]
 8004d4c:	887c      	ldrh	r4, [r7, #2]
 8004d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d78 <BSP_LCD_DrawHLine+0xb0>)
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	4d0b      	ldr	r5, [pc, #44]	@ (8004d80 <BSP_LCD_DrawHLine+0xb8>)
 8004d54:	4613      	mov	r3, r2
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	4413      	add	r3, r2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	442b      	add	r3, r5
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	2300      	movs	r3, #0
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	2301      	movs	r3, #1
 8004d68:	4622      	mov	r2, r4
 8004d6a:	f000 fc8d 	bl	8005688 <LL_FillBuffer>
}
 8004d6e:	bf00      	nop
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bdb0      	pop	{r4, r5, r7, pc}
 8004d76:	bf00      	nop
 8004d78:	2004c01c 	.word	0x2004c01c
 8004d7c:	2004bf34 	.word	0x2004bf34
 8004d80:	2004c020 	.word	0x2004c020

08004d84 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af02      	add	r7, sp, #8
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	80fb      	strh	r3, [r7, #6]
 8004d8e:	460b      	mov	r3, r1
 8004d90:	80bb      	strh	r3, [r7, #4]
 8004d92:	4613      	mov	r3, r2
 8004d94:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8004d96:	2300      	movs	r3, #0
 8004d98:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8004d9a:	4b28      	ldr	r3, [pc, #160]	@ (8004e3c <BSP_LCD_DrawVLine+0xb8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a28      	ldr	r2, [pc, #160]	@ (8004e40 <BSP_LCD_DrawVLine+0xbc>)
 8004da0:	2134      	movs	r1, #52	@ 0x34
 8004da2:	fb01 f303 	mul.w	r3, r1, r3
 8004da6:	4413      	add	r3, r2
 8004da8:	3348      	adds	r3, #72	@ 0x48
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d114      	bne.n	8004dda <BSP_LCD_DrawVLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004db0:	4b22      	ldr	r3, [pc, #136]	@ (8004e3c <BSP_LCD_DrawVLine+0xb8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a22      	ldr	r2, [pc, #136]	@ (8004e40 <BSP_LCD_DrawVLine+0xbc>)
 8004db6:	2134      	movs	r1, #52	@ 0x34
 8004db8:	fb01 f303 	mul.w	r3, r1, r3
 8004dbc:	4413      	add	r3, r2
 8004dbe:	335c      	adds	r3, #92	@ 0x5c
 8004dc0:	681c      	ldr	r4, [r3, #0]
 8004dc2:	f7ff fd69 	bl	8004898 <BSP_LCD_GetXSize>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	88bb      	ldrh	r3, [r7, #4]
 8004dca:	fb03 f202 	mul.w	r2, r3, r2
 8004dce:	88fb      	ldrh	r3, [r7, #6]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	4423      	add	r3, r4
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	e013      	b.n	8004e02 <BSP_LCD_DrawVLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004dda:	4b18      	ldr	r3, [pc, #96]	@ (8004e3c <BSP_LCD_DrawVLine+0xb8>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a18      	ldr	r2, [pc, #96]	@ (8004e40 <BSP_LCD_DrawVLine+0xbc>)
 8004de0:	2134      	movs	r1, #52	@ 0x34
 8004de2:	fb01 f303 	mul.w	r3, r1, r3
 8004de6:	4413      	add	r3, r2
 8004de8:	335c      	adds	r3, #92	@ 0x5c
 8004dea:	681c      	ldr	r4, [r3, #0]
 8004dec:	f7ff fd54 	bl	8004898 <BSP_LCD_GetXSize>
 8004df0:	4602      	mov	r2, r0
 8004df2:	88bb      	ldrh	r3, [r7, #4]
 8004df4:	fb03 f202 	mul.w	r2, r3, r2
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	4423      	add	r3, r4
 8004e00:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8004e02:	4b0e      	ldr	r3, [pc, #56]	@ (8004e3c <BSP_LCD_DrawVLine+0xb8>)
 8004e04:	681c      	ldr	r4, [r3, #0]
 8004e06:	68fd      	ldr	r5, [r7, #12]
 8004e08:	887e      	ldrh	r6, [r7, #2]
 8004e0a:	f7ff fd45 	bl	8004898 <BSP_LCD_GetXSize>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	1e59      	subs	r1, r3, #1
 8004e12:	4b0a      	ldr	r3, [pc, #40]	@ (8004e3c <BSP_LCD_DrawVLine+0xb8>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	480b      	ldr	r0, [pc, #44]	@ (8004e44 <BSP_LCD_DrawVLine+0xc0>)
 8004e18:	4613      	mov	r3, r2
 8004e1a:	005b      	lsls	r3, r3, #1
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4403      	add	r3, r0
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	9301      	str	r3, [sp, #4]
 8004e26:	9100      	str	r1, [sp, #0]
 8004e28:	4633      	mov	r3, r6
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	4629      	mov	r1, r5
 8004e2e:	4620      	mov	r0, r4
 8004e30:	f000 fc2a 	bl	8005688 <LL_FillBuffer>
}
 8004e34:	bf00      	nop
 8004e36:	3714      	adds	r7, #20
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e3c:	2004c01c 	.word	0x2004c01c
 8004e40:	2004bf34 	.word	0x2004bf34
 8004e44:	2004c020 	.word	0x2004c020

08004e48 <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8004e48:	b590      	push	{r4, r7, lr}
 8004e4a:	b08b      	sub	sp, #44	@ 0x2c
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	4604      	mov	r4, r0
 8004e50:	4608      	mov	r0, r1
 8004e52:	4611      	mov	r1, r2
 8004e54:	461a      	mov	r2, r3
 8004e56:	4623      	mov	r3, r4
 8004e58:	80fb      	strh	r3, [r7, #6]
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	80bb      	strh	r3, [r7, #4]
 8004e5e:	460b      	mov	r3, r1
 8004e60:	807b      	strh	r3, [r7, #2]
 8004e62:	4613      	mov	r3, r2
 8004e64:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8004e66:	2300      	movs	r3, #0
 8004e68:	823b      	strh	r3, [r7, #16]
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	81fb      	strh	r3, [r7, #14]
 8004e6e:	2300      	movs	r3, #0
 8004e70:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004e72:	2300      	movs	r3, #0
 8004e74:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004e76:	2300      	movs	r3, #0
 8004e78:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 8004e7e:	2300      	movs	r3, #0
 8004e80:	83fb      	strh	r3, [r7, #30]
 8004e82:	2300      	movs	r3, #0
 8004e84:	83bb      	strh	r3, [r7, #28]
 8004e86:	2300      	movs	r3, #0
 8004e88:	837b      	strh	r3, [r7, #26]
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	833b      	strh	r3, [r7, #24]
 8004e8e:	2300      	movs	r3, #0
 8004e90:	82fb      	strh	r3, [r7, #22]
 8004e92:	2300      	movs	r3, #0
 8004e94:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8004e96:	2300      	movs	r3, #0
 8004e98:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8004e9a:	887a      	ldrh	r2, [r7, #2]
 8004e9c:	88fb      	ldrh	r3, [r7, #6]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bfb8      	it	lt
 8004ea4:	425b      	neglt	r3, r3
 8004ea6:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8004ea8:	883a      	ldrh	r2, [r7, #0]
 8004eaa:	88bb      	ldrh	r3, [r7, #4]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	bfb8      	it	lt
 8004eb2:	425b      	neglt	r3, r3
 8004eb4:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8004eb6:	88fb      	ldrh	r3, [r7, #6]
 8004eb8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  y = y1;                       /* Start y off at the first pixel */
 8004eba:	88bb      	ldrh	r3, [r7, #4]
 8004ebc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8004ebe:	887a      	ldrh	r2, [r7, #2]
 8004ec0:	88fb      	ldrh	r3, [r7, #6]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d304      	bcc.n	8004ed0 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = 1;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	843b      	strh	r3, [r7, #32]
 8004ece:	e005      	b.n	8004edc <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8004ed0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ed4:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = -1;
 8004ed6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004eda:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8004edc:	883a      	ldrh	r2, [r7, #0]
 8004ede:	88bb      	ldrh	r3, [r7, #4]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d304      	bcc.n	8004eee <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	83bb      	strh	r3, [r7, #28]
 8004eec:	e005      	b.n	8004efa <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8004eee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ef2:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8004ef4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ef8:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8004efa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004efe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	db11      	blt.n	8004f2a <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8004f06:	2300      	movs	r3, #0
 8004f08:	847b      	strh	r3, [r7, #34]	@ 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8004f0e:	8a3b      	ldrh	r3, [r7, #16]
 8004f10:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8004f12:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	da00      	bge.n	8004f1c <BSP_LCD_DrawLine+0xd4>
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	105b      	asrs	r3, r3, #1
 8004f1e:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8004f20:	89fb      	ldrh	r3, [r7, #14]
 8004f22:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8004f24:	8a3b      	ldrh	r3, [r7, #16]
 8004f26:	82bb      	strh	r3, [r7, #20]
 8004f28:	e010      	b.n	8004f4c <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8004f2e:	2300      	movs	r3, #0
 8004f30:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8004f32:	89fb      	ldrh	r3, [r7, #14]
 8004f34:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8004f36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	da00      	bge.n	8004f40 <BSP_LCD_DrawLine+0xf8>
 8004f3e:	3301      	adds	r3, #1
 8004f40:	105b      	asrs	r3, r3, #1
 8004f42:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8004f44:	8a3b      	ldrh	r3, [r7, #16]
 8004f46:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 8004f48:	89fb      	ldrh	r3, [r7, #14]
 8004f4a:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	827b      	strh	r3, [r7, #18]
 8004f50:	e037      	b.n	8004fc2 <BSP_LCD_DrawLine+0x17a>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8004f52:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8004f54:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004f56:	4b20      	ldr	r3, [pc, #128]	@ (8004fd8 <BSP_LCD_DrawLine+0x190>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4c20      	ldr	r4, [pc, #128]	@ (8004fdc <BSP_LCD_DrawLine+0x194>)
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	4413      	add	r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	4423      	add	r3, r4
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	f000 f86b 	bl	8005044 <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 8004f6e:	8b3a      	ldrh	r2, [r7, #24]
 8004f70:	8afb      	ldrh	r3, [r7, #22]
 8004f72:	4413      	add	r3, r2
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8004f78:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004f7c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	db0e      	blt.n	8004fa2 <BSP_LCD_DrawLine+0x15a>
    {
      num -= den;                             /* Calculate the new numerator value */
 8004f84:	8b3a      	ldrh	r2, [r7, #24]
 8004f86:	8b7b      	ldrh	r3, [r7, #26]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8004f8e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004f90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004f92:	4413      	add	r3, r2
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	84fb      	strh	r3, [r7, #38]	@ 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8004f98:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f9a:	8bfb      	ldrh	r3, [r7, #30]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8004fa2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004fa4:	8c3b      	ldrh	r3, [r7, #32]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	84fb      	strh	r3, [r7, #38]	@ 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8004fac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fae:	8bbb      	ldrh	r3, [r7, #28]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8004fb6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	827b      	strh	r3, [r7, #18]
 8004fc2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004fc6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	ddc1      	ble.n	8004f52 <BSP_LCD_DrawLine+0x10a>
  }
}
 8004fce:	bf00      	nop
 8004fd0:	bf00      	nop
 8004fd2:	372c      	adds	r7, #44	@ 0x2c
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd90      	pop	{r4, r7, pc}
 8004fd8:	2004c01c 	.word	0x2004c01c
 8004fdc:	2004c020 	.word	0x2004c020

08004fe0 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004fe0:	b590      	push	{r4, r7, lr}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4604      	mov	r4, r0
 8004fe8:	4608      	mov	r0, r1
 8004fea:	4611      	mov	r1, r2
 8004fec:	461a      	mov	r2, r3
 8004fee:	4623      	mov	r3, r4
 8004ff0:	80fb      	strh	r3, [r7, #6]
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	80bb      	strh	r3, [r7, #4]
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	807b      	strh	r3, [r7, #2]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8004ffe:	887a      	ldrh	r2, [r7, #2]
 8005000:	88b9      	ldrh	r1, [r7, #4]
 8005002:	88fb      	ldrh	r3, [r7, #6]
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff fe5f 	bl	8004cc8 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 800500a:	88ba      	ldrh	r2, [r7, #4]
 800500c:	883b      	ldrh	r3, [r7, #0]
 800500e:	4413      	add	r3, r2
 8005010:	b299      	uxth	r1, r3
 8005012:	887a      	ldrh	r2, [r7, #2]
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff fe56 	bl	8004cc8 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 800501c:	883a      	ldrh	r2, [r7, #0]
 800501e:	88b9      	ldrh	r1, [r7, #4]
 8005020:	88fb      	ldrh	r3, [r7, #6]
 8005022:	4618      	mov	r0, r3
 8005024:	f7ff feae 	bl	8004d84 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8005028:	88fa      	ldrh	r2, [r7, #6]
 800502a:	887b      	ldrh	r3, [r7, #2]
 800502c:	4413      	add	r3, r2
 800502e:	b29b      	uxth	r3, r3
 8005030:	883a      	ldrh	r2, [r7, #0]
 8005032:	88b9      	ldrh	r1, [r7, #4]
 8005034:	4618      	mov	r0, r3
 8005036:	f7ff fea5 	bl	8004d84 <BSP_LCD_DrawVLine>
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	bd90      	pop	{r4, r7, pc}
	...

08005044 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8005044:	b5b0      	push	{r4, r5, r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	4603      	mov	r3, r0
 800504c:	603a      	str	r2, [r7, #0]
 800504e:	80fb      	strh	r3, [r7, #6]
 8005050:	460b      	mov	r3, r1
 8005052:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8005054:	4b1d      	ldr	r3, [pc, #116]	@ (80050cc <BSP_LCD_DrawPixel+0x88>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a1d      	ldr	r2, [pc, #116]	@ (80050d0 <BSP_LCD_DrawPixel+0x8c>)
 800505a:	2134      	movs	r1, #52	@ 0x34
 800505c:	fb01 f303 	mul.w	r3, r1, r3
 8005060:	4413      	add	r3, r2
 8005062:	3348      	adds	r3, #72	@ 0x48
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2b02      	cmp	r3, #2
 8005068:	d116      	bne.n	8005098 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 800506a:	4b18      	ldr	r3, [pc, #96]	@ (80050cc <BSP_LCD_DrawPixel+0x88>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a18      	ldr	r2, [pc, #96]	@ (80050d0 <BSP_LCD_DrawPixel+0x8c>)
 8005070:	2134      	movs	r1, #52	@ 0x34
 8005072:	fb01 f303 	mul.w	r3, r1, r3
 8005076:	4413      	add	r3, r2
 8005078:	335c      	adds	r3, #92	@ 0x5c
 800507a:	681c      	ldr	r4, [r3, #0]
 800507c:	88bd      	ldrh	r5, [r7, #4]
 800507e:	f7ff fc0b 	bl	8004898 <BSP_LCD_GetXSize>
 8005082:	4603      	mov	r3, r0
 8005084:	fb03 f205 	mul.w	r2, r3, r5
 8005088:	88fb      	ldrh	r3, [r7, #6]
 800508a:	4413      	add	r3, r2
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	4423      	add	r3, r4
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	b292      	uxth	r2, r2
 8005094:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8005096:	e015      	b.n	80050c4 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8005098:	4b0c      	ldr	r3, [pc, #48]	@ (80050cc <BSP_LCD_DrawPixel+0x88>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a0c      	ldr	r2, [pc, #48]	@ (80050d0 <BSP_LCD_DrawPixel+0x8c>)
 800509e:	2134      	movs	r1, #52	@ 0x34
 80050a0:	fb01 f303 	mul.w	r3, r1, r3
 80050a4:	4413      	add	r3, r2
 80050a6:	335c      	adds	r3, #92	@ 0x5c
 80050a8:	681c      	ldr	r4, [r3, #0]
 80050aa:	88bd      	ldrh	r5, [r7, #4]
 80050ac:	f7ff fbf4 	bl	8004898 <BSP_LCD_GetXSize>
 80050b0:	4603      	mov	r3, r0
 80050b2:	fb03 f205 	mul.w	r2, r3, r5
 80050b6:	88fb      	ldrh	r3, [r7, #6]
 80050b8:	4413      	add	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4423      	add	r3, r4
 80050be:	461a      	mov	r2, r3
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	6013      	str	r3, [r2, #0]
}
 80050c4:	bf00      	nop
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bdb0      	pop	{r4, r5, r7, pc}
 80050cc:	2004c01c 	.word	0x2004c01c
 80050d0:	2004bf34 	.word	0x2004bf34

080050d4 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 80050d4:	b590      	push	{r4, r7, lr}
 80050d6:	b08b      	sub	sp, #44	@ 0x2c
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 80050e0:	2300      	movs	r3, #0
 80050e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050e4:	2300      	movs	r3, #0
 80050e6:	61bb      	str	r3, [r7, #24]
 80050e8:	2300      	movs	r3, #0
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	2300      	movs	r3, #0
 80050ee:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	330a      	adds	r3, #10
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	330b      	adds	r3, #11
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	021b      	lsls	r3, r3, #8
 8005104:	441a      	add	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	330c      	adds	r3, #12
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	041b      	lsls	r3, r3, #16
 800510e:	441a      	add	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	330d      	adds	r3, #13
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	061b      	lsls	r3, r3, #24
 8005118:	4413      	add	r3, r2
 800511a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3312      	adds	r3, #18
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	461a      	mov	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3313      	adds	r3, #19
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	021b      	lsls	r3, r3, #8
 800512c:	441a      	add	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	3314      	adds	r3, #20
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	041b      	lsls	r3, r3, #16
 8005136:	441a      	add	r2, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3315      	adds	r3, #21
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	061b      	lsls	r3, r3, #24
 8005140:	4413      	add	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3316      	adds	r3, #22
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	461a      	mov	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3317      	adds	r3, #23
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	021b      	lsls	r3, r3, #8
 8005154:	441a      	add	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3318      	adds	r3, #24
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	041b      	lsls	r3, r3, #16
 800515e:	441a      	add	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3319      	adds	r3, #25
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	061b      	lsls	r3, r3, #24
 8005168:	4413      	add	r3, r2
 800516a:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	331c      	adds	r3, #28
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	461a      	mov	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	331d      	adds	r3, #29
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	021b      	lsls	r3, r3, #8
 800517c:	4413      	add	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8005180:	4b2b      	ldr	r3, [pc, #172]	@ (8005230 <BSP_LCD_DrawBitmap+0x15c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a2b      	ldr	r2, [pc, #172]	@ (8005234 <BSP_LCD_DrawBitmap+0x160>)
 8005186:	2134      	movs	r1, #52	@ 0x34
 8005188:	fb01 f303 	mul.w	r3, r1, r3
 800518c:	4413      	add	r3, r2
 800518e:	335c      	adds	r3, #92	@ 0x5c
 8005190:	681c      	ldr	r4, [r3, #0]
 8005192:	f7ff fb81 	bl	8004898 <BSP_LCD_GetXSize>
 8005196:	4602      	mov	r2, r0
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	fb03 f202 	mul.w	r2, r3, r2
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	4413      	add	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	4423      	add	r3, r4
 80051a6:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	3b20      	subs	r3, #32
 80051ac:	2b07      	cmp	r3, #7
 80051ae:	d802      	bhi.n	80051b6 <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 80051b0:	2300      	movs	r3, #0
 80051b2:	61fb      	str	r3, [r7, #28]
 80051b4:	e008      	b.n	80051c8 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	3b10      	subs	r3, #16
 80051ba:	2b07      	cmp	r3, #7
 80051bc:	d802      	bhi.n	80051c4 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 80051be:	2302      	movs	r3, #2
 80051c0:	61fb      	str	r3, [r7, #28]
 80051c2:	e001      	b.n	80051c8 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 80051c4:	2301      	movs	r3, #1
 80051c6:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	fb02 f303 	mul.w	r3, r2, r3
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	08d2      	lsrs	r2, r2, #3
 80051d6:	fb03 f202 	mul.w	r2, r3, r2
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	4413      	add	r3, r2
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	4413      	add	r3, r2
 80051e2:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 80051e4:	2300      	movs	r3, #0
 80051e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e8:	e018      	b.n	800521c <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 80051ea:	6a39      	ldr	r1, [r7, #32]
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 fa95 	bl	8005720 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 80051f6:	f7ff fb4f 	bl	8004898 <BSP_LCD_GetXSize>
 80051fa:	4603      	mov	r3, r0
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	6a3a      	ldr	r2, [r7, #32]
 8005200:	4413      	add	r3, r2
 8005202:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	08db      	lsrs	r3, r3, #3
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	fb02 f303 	mul.w	r3, r2, r3
 800520e:	425b      	negs	r3, r3
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	4413      	add	r3, r2
 8005214:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	3301      	adds	r3, #1
 800521a:	627b      	str	r3, [r7, #36]	@ 0x24
 800521c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	429a      	cmp	r2, r3
 8005222:	d3e2      	bcc.n	80051ea <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	372c      	adds	r7, #44	@ 0x2c
 800522a:	46bd      	mov	sp, r7
 800522c:	bd90      	pop	{r4, r7, pc}
 800522e:	bf00      	nop
 8005230:	2004c01c 	.word	0x2004c01c
 8005234:	2004bf34 	.word	0x2004bf34

08005238 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8005238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800523c:	b086      	sub	sp, #24
 800523e:	af02      	add	r7, sp, #8
 8005240:	4604      	mov	r4, r0
 8005242:	4608      	mov	r0, r1
 8005244:	4611      	mov	r1, r2
 8005246:	461a      	mov	r2, r3
 8005248:	4623      	mov	r3, r4
 800524a:	80fb      	strh	r3, [r7, #6]
 800524c:	4603      	mov	r3, r0
 800524e:	80bb      	strh	r3, [r7, #4]
 8005250:	460b      	mov	r3, r1
 8005252:	807b      	strh	r3, [r7, #2]
 8005254:	4613      	mov	r3, r2
 8005256:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8005258:	2300      	movs	r3, #0
 800525a:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800525c:	4b30      	ldr	r3, [pc, #192]	@ (8005320 <BSP_LCD_FillRect+0xe8>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	4930      	ldr	r1, [pc, #192]	@ (8005324 <BSP_LCD_FillRect+0xec>)
 8005262:	4613      	mov	r3, r2
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	4413      	add	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff fbaa 	bl	80049c8 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8005274:	4b2a      	ldr	r3, [pc, #168]	@ (8005320 <BSP_LCD_FillRect+0xe8>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a2b      	ldr	r2, [pc, #172]	@ (8005328 <BSP_LCD_FillRect+0xf0>)
 800527a:	2134      	movs	r1, #52	@ 0x34
 800527c:	fb01 f303 	mul.w	r3, r1, r3
 8005280:	4413      	add	r3, r2
 8005282:	3348      	adds	r3, #72	@ 0x48
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b02      	cmp	r3, #2
 8005288:	d114      	bne.n	80052b4 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800528a:	4b25      	ldr	r3, [pc, #148]	@ (8005320 <BSP_LCD_FillRect+0xe8>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a26      	ldr	r2, [pc, #152]	@ (8005328 <BSP_LCD_FillRect+0xf0>)
 8005290:	2134      	movs	r1, #52	@ 0x34
 8005292:	fb01 f303 	mul.w	r3, r1, r3
 8005296:	4413      	add	r3, r2
 8005298:	335c      	adds	r3, #92	@ 0x5c
 800529a:	681c      	ldr	r4, [r3, #0]
 800529c:	f7ff fafc 	bl	8004898 <BSP_LCD_GetXSize>
 80052a0:	4602      	mov	r2, r0
 80052a2:	88bb      	ldrh	r3, [r7, #4]
 80052a4:	fb03 f202 	mul.w	r2, r3, r2
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	4413      	add	r3, r2
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	4423      	add	r3, r4
 80052b0:	60fb      	str	r3, [r7, #12]
 80052b2:	e013      	b.n	80052dc <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80052b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005320 <BSP_LCD_FillRect+0xe8>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005328 <BSP_LCD_FillRect+0xf0>)
 80052ba:	2134      	movs	r1, #52	@ 0x34
 80052bc:	fb01 f303 	mul.w	r3, r1, r3
 80052c0:	4413      	add	r3, r2
 80052c2:	335c      	adds	r3, #92	@ 0x5c
 80052c4:	681c      	ldr	r4, [r3, #0]
 80052c6:	f7ff fae7 	bl	8004898 <BSP_LCD_GetXSize>
 80052ca:	4602      	mov	r2, r0
 80052cc:	88bb      	ldrh	r3, [r7, #4]
 80052ce:	fb03 f202 	mul.w	r2, r3, r2
 80052d2:	88fb      	ldrh	r3, [r7, #6]
 80052d4:	4413      	add	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4423      	add	r3, r4
 80052da:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80052dc:	4b10      	ldr	r3, [pc, #64]	@ (8005320 <BSP_LCD_FillRect+0xe8>)
 80052de:	681c      	ldr	r4, [r3, #0]
 80052e0:	68fd      	ldr	r5, [r7, #12]
 80052e2:	887e      	ldrh	r6, [r7, #2]
 80052e4:	f8b7 8000 	ldrh.w	r8, [r7]
 80052e8:	f7ff fad6 	bl	8004898 <BSP_LCD_GetXSize>
 80052ec:	4602      	mov	r2, r0
 80052ee:	887b      	ldrh	r3, [r7, #2]
 80052f0:	1ad1      	subs	r1, r2, r3
 80052f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005320 <BSP_LCD_FillRect+0xe8>)
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	480b      	ldr	r0, [pc, #44]	@ (8005324 <BSP_LCD_FillRect+0xec>)
 80052f8:	4613      	mov	r3, r2
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	4413      	add	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4403      	add	r3, r0
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	9100      	str	r1, [sp, #0]
 8005308:	4643      	mov	r3, r8
 800530a:	4632      	mov	r2, r6
 800530c:	4629      	mov	r1, r5
 800530e:	4620      	mov	r0, r4
 8005310:	f000 f9ba 	bl	8005688 <LL_FillBuffer>
}
 8005314:	bf00      	nop
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800531e:	bf00      	nop
 8005320:	2004c01c 	.word	0x2004c01c
 8005324:	2004c020 	.word	0x2004c020
 8005328:	2004bf34 	.word	0x2004bf34

0800532c <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b090      	sub	sp, #64	@ 0x40
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8005336:	4b64      	ldr	r3, [pc, #400]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533a:	4a63      	ldr	r2, [pc, #396]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 800533c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005340:	6453      	str	r3, [r2, #68]	@ 0x44
 8005342:	4b61      	ldr	r3, [pc, #388]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005346:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800534c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800534e:	4b5e      	ldr	r3, [pc, #376]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005352:	4a5d      	ldr	r2, [pc, #372]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005354:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005358:	6313      	str	r3, [r2, #48]	@ 0x30
 800535a:	4b5b      	ldr	r3, [pc, #364]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 800535c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005362:	627b      	str	r3, [r7, #36]	@ 0x24
 8005364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005366:	4b58      	ldr	r3, [pc, #352]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536a:	4a57      	ldr	r2, [pc, #348]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 800536c:	f043 0310 	orr.w	r3, r3, #16
 8005370:	6313      	str	r3, [r2, #48]	@ 0x30
 8005372:	4b55      	ldr	r3, [pc, #340]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	623b      	str	r3, [r7, #32]
 800537c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800537e:	4b52      	ldr	r3, [pc, #328]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005382:	4a51      	ldr	r2, [pc, #324]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005384:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005388:	6313      	str	r3, [r2, #48]	@ 0x30
 800538a:	4b4f      	ldr	r3, [pc, #316]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 800538c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005392:	61fb      	str	r3, [r7, #28]
 8005394:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005396:	4b4c      	ldr	r3, [pc, #304]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539a:	4a4b      	ldr	r2, [pc, #300]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 800539c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053a2:	4b49      	ldr	r3, [pc, #292]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053aa:	61bb      	str	r3, [r7, #24]
 80053ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80053ae:	4b46      	ldr	r3, [pc, #280]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b2:	4a45      	ldr	r2, [pc, #276]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80053ba:	4b43      	ldr	r3, [pc, #268]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053c2:	617b      	str	r3, [r7, #20]
 80053c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80053c6:	4b40      	ldr	r3, [pc, #256]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ca:	4a3f      	ldr	r2, [pc, #252]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80053d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053d2:	4b3d      	ldr	r3, [pc, #244]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053da:	613b      	str	r3, [r7, #16]
 80053dc:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 80053de:	4b3a      	ldr	r3, [pc, #232]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e2:	4a39      	ldr	r2, [pc, #228]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80053ea:	4b37      	ldr	r3, [pc, #220]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f2:	60fb      	str	r3, [r7, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80053f6:	4b34      	ldr	r3, [pc, #208]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fa:	4a33      	ldr	r2, [pc, #204]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 80053fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005400:	6313      	str	r3, [r2, #48]	@ 0x30
 8005402:	4b31      	ldr	r3, [pc, #196]	@ (80054c8 <BSP_LCD_MspInit+0x19c>)
 8005404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800540a:	60bb      	str	r3, [r7, #8]
 800540c:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 800540e:	2310      	movs	r3, #16
 8005410:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005412:	2302      	movs	r3, #2
 8005414:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005416:	2300      	movs	r3, #0
 8005418:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800541a:	2302      	movs	r3, #2
 800541c:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 800541e:	230e      	movs	r3, #14
 8005420:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005422:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005426:	4619      	mov	r1, r3
 8005428:	4828      	ldr	r0, [pc, #160]	@ (80054cc <BSP_LCD_MspInit+0x1a0>)
 800542a:	f002 f959 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 800542e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005432:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005434:	2302      	movs	r3, #2
 8005436:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8005438:	2309      	movs	r3, #9
 800543a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800543c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005440:	4619      	mov	r1, r3
 8005442:	4823      	ldr	r0, [pc, #140]	@ (80054d0 <BSP_LCD_MspInit+0x1a4>)
 8005444:	f002 f94c 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8005448:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800544c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800544e:	2302      	movs	r3, #2
 8005450:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005452:	230e      	movs	r3, #14
 8005454:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8005456:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800545a:	4619      	mov	r1, r3
 800545c:	481d      	ldr	r0, [pc, #116]	@ (80054d4 <BSP_LCD_MspInit+0x1a8>)
 800545e:	f002 f93f 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8005462:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8005466:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005468:	2302      	movs	r3, #2
 800546a:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800546c:	230e      	movs	r3, #14
 800546e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8005470:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005474:	4619      	mov	r1, r3
 8005476:	4818      	ldr	r0, [pc, #96]	@ (80054d8 <BSP_LCD_MspInit+0x1ac>)
 8005478:	f002 f932 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 800547c:	23f7      	movs	r3, #247	@ 0xf7
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005480:	2302      	movs	r3, #2
 8005482:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005484:	230e      	movs	r3, #14
 8005486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8005488:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800548c:	4619      	mov	r1, r3
 800548e:	4813      	ldr	r0, [pc, #76]	@ (80054dc <BSP_LCD_MspInit+0x1b0>)
 8005490:	f002 f926 	bl	80076e0 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8005494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800549a:	2301      	movs	r3, #1
 800549c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 800549e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80054a2:	4619      	mov	r1, r3
 80054a4:	480b      	ldr	r0, [pc, #44]	@ (80054d4 <BSP_LCD_MspInit+0x1a8>)
 80054a6:	f002 f91b 	bl	80076e0 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80054aa:	2308      	movs	r3, #8
 80054ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80054ae:	2301      	movs	r3, #1
 80054b0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80054b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80054b6:	4619      	mov	r1, r3
 80054b8:	4808      	ldr	r0, [pc, #32]	@ (80054dc <BSP_LCD_MspInit+0x1b0>)
 80054ba:	f002 f911 	bl	80076e0 <HAL_GPIO_Init>
}
 80054be:	bf00      	nop
 80054c0:	3740      	adds	r7, #64	@ 0x40
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	40023800 	.word	0x40023800
 80054cc:	40021000 	.word	0x40021000
 80054d0:	40021800 	.word	0x40021800
 80054d4:	40022000 	.word	0x40022000
 80054d8:	40022400 	.word	0x40022400
 80054dc:	40022800 	.word	0x40022800

080054e0 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80054ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005514 <BSP_LCD_ClockConfig+0x34>)
 80054ec:	2208      	movs	r2, #8
 80054ee:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 80054f0:	4b08      	ldr	r3, [pc, #32]	@ (8005514 <BSP_LCD_ClockConfig+0x34>)
 80054f2:	22c0      	movs	r2, #192	@ 0xc0
 80054f4:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 80054f6:	4b07      	ldr	r3, [pc, #28]	@ (8005514 <BSP_LCD_ClockConfig+0x34>)
 80054f8:	2205      	movs	r2, #5
 80054fa:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80054fc:	4b05      	ldr	r3, [pc, #20]	@ (8005514 <BSP_LCD_ClockConfig+0x34>)
 80054fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005502:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8005504:	4803      	ldr	r0, [pc, #12]	@ (8005514 <BSP_LCD_ClockConfig+0x34>)
 8005506:	f004 f9db 	bl	80098c0 <HAL_RCCEx_PeriphCLKConfig>
}
 800550a:	bf00      	nop
 800550c:	3708      	adds	r7, #8
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	2004c038 	.word	0x2004c038

08005518 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b088      	sub	sp, #32
 800551c:	af00      	add	r7, sp, #0
 800551e:	4603      	mov	r3, r0
 8005520:	603a      	str	r2, [r7, #0]
 8005522:	80fb      	strh	r3, [r7, #6]
 8005524:	460b      	mov	r3, r1
 8005526:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8005528:	2300      	movs	r3, #0
 800552a:	61fb      	str	r3, [r7, #28]
 800552c:	2300      	movs	r3, #0
 800552e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8005530:	4b53      	ldr	r3, [pc, #332]	@ (8005680 <DrawChar+0x168>)
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	4953      	ldr	r1, [pc, #332]	@ (8005684 <DrawChar+0x16c>)
 8005536:	4613      	mov	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4413      	add	r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	440b      	add	r3, r1
 8005540:	3308      	adds	r3, #8
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	88db      	ldrh	r3, [r3, #6]
 8005546:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8005548:	4b4d      	ldr	r3, [pc, #308]	@ (8005680 <DrawChar+0x168>)
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	494d      	ldr	r1, [pc, #308]	@ (8005684 <DrawChar+0x16c>)
 800554e:	4613      	mov	r3, r2
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	4413      	add	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	440b      	add	r3, r1
 8005558:	3308      	adds	r3, #8
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	889b      	ldrh	r3, [r3, #4]
 800555e:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8005560:	8a3b      	ldrh	r3, [r7, #16]
 8005562:	3307      	adds	r3, #7
 8005564:	2b00      	cmp	r3, #0
 8005566:	da00      	bge.n	800556a <DrawChar+0x52>
 8005568:	3307      	adds	r3, #7
 800556a:	10db      	asrs	r3, r3, #3
 800556c:	b2db      	uxtb	r3, r3
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	b2da      	uxtb	r2, r3
 8005572:	8a3b      	ldrh	r3, [r7, #16]
 8005574:	b2db      	uxtb	r3, r3
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 800557a:	2300      	movs	r3, #0
 800557c:	61fb      	str	r3, [r7, #28]
 800557e:	e076      	b.n	800566e <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8005580:	8a3b      	ldrh	r3, [r7, #16]
 8005582:	3307      	adds	r3, #7
 8005584:	2b00      	cmp	r3, #0
 8005586:	da00      	bge.n	800558a <DrawChar+0x72>
 8005588:	3307      	adds	r3, #7
 800558a:	10db      	asrs	r3, r3, #3
 800558c:	461a      	mov	r2, r3
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	fb02 f303 	mul.w	r3, r2, r3
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	4413      	add	r3, r2
 8005598:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800559a:	8a3b      	ldrh	r3, [r7, #16]
 800559c:	3307      	adds	r3, #7
 800559e:	2b00      	cmp	r3, #0
 80055a0:	da00      	bge.n	80055a4 <DrawChar+0x8c>
 80055a2:	3307      	adds	r3, #7
 80055a4:	10db      	asrs	r3, r3, #3
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d002      	beq.n	80055b0 <DrawChar+0x98>
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d004      	beq.n	80055b8 <DrawChar+0xa0>
 80055ae:	e00c      	b.n	80055ca <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	617b      	str	r3, [r7, #20]
      break;
 80055b6:	e016      	b.n	80055e6 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	021b      	lsls	r3, r3, #8
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	3201      	adds	r2, #1
 80055c2:	7812      	ldrb	r2, [r2, #0]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
      break;
 80055c8:	e00d      	b.n	80055e6 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	041a      	lsls	r2, r3, #16
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	3301      	adds	r3, #1
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	021b      	lsls	r3, r3, #8
 80055d8:	4313      	orrs	r3, r2
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	3202      	adds	r2, #2
 80055de:	7812      	ldrb	r2, [r2, #0]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	617b      	str	r3, [r7, #20]
      break;
 80055e4:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 80055e6:	2300      	movs	r3, #0
 80055e8:	61bb      	str	r3, [r7, #24]
 80055ea:	e036      	b.n	800565a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80055ec:	8a3a      	ldrh	r2, [r7, #16]
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	1ad2      	subs	r2, r2, r3
 80055f2:	7bfb      	ldrb	r3, [r7, #15]
 80055f4:	4413      	add	r3, r2
 80055f6:	3b01      	subs	r3, #1
 80055f8:	2201      	movs	r2, #1
 80055fa:	fa02 f303 	lsl.w	r3, r2, r3
 80055fe:	461a      	mov	r2, r3
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	4013      	ands	r3, r2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d012      	beq.n	800562e <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	b29a      	uxth	r2, r3
 800560c:	88fb      	ldrh	r3, [r7, #6]
 800560e:	4413      	add	r3, r2
 8005610:	b298      	uxth	r0, r3
 8005612:	4b1b      	ldr	r3, [pc, #108]	@ (8005680 <DrawChar+0x168>)
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	491b      	ldr	r1, [pc, #108]	@ (8005684 <DrawChar+0x16c>)
 8005618:	4613      	mov	r3, r2
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	4413      	add	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	88bb      	ldrh	r3, [r7, #4]
 8005626:	4619      	mov	r1, r3
 8005628:	f7ff fd0c 	bl	8005044 <BSP_LCD_DrawPixel>
 800562c:	e012      	b.n	8005654 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	b29a      	uxth	r2, r3
 8005632:	88fb      	ldrh	r3, [r7, #6]
 8005634:	4413      	add	r3, r2
 8005636:	b298      	uxth	r0, r3
 8005638:	4b11      	ldr	r3, [pc, #68]	@ (8005680 <DrawChar+0x168>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4911      	ldr	r1, [pc, #68]	@ (8005684 <DrawChar+0x16c>)
 800563e:	4613      	mov	r3, r2
 8005640:	005b      	lsls	r3, r3, #1
 8005642:	4413      	add	r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	440b      	add	r3, r1
 8005648:	3304      	adds	r3, #4
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	88bb      	ldrh	r3, [r7, #4]
 800564e:	4619      	mov	r1, r3
 8005650:	f7ff fcf8 	bl	8005044 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	3301      	adds	r3, #1
 8005658:	61bb      	str	r3, [r7, #24]
 800565a:	8a3b      	ldrh	r3, [r7, #16]
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	429a      	cmp	r2, r3
 8005660:	d3c4      	bcc.n	80055ec <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8005662:	88bb      	ldrh	r3, [r7, #4]
 8005664:	3301      	adds	r3, #1
 8005666:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	3301      	adds	r3, #1
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	8a7b      	ldrh	r3, [r7, #18]
 8005670:	69fa      	ldr	r2, [r7, #28]
 8005672:	429a      	cmp	r2, r3
 8005674:	d384      	bcc.n	8005580 <DrawChar+0x68>
  }
}
 8005676:	bf00      	nop
 8005678:	bf00      	nop
 800567a:	3720      	adds	r7, #32
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	2004c01c 	.word	0x2004c01c
 8005684:	2004c020 	.word	0x2004c020

08005688 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af02      	add	r7, sp, #8
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
 8005694:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8005696:	4b1e      	ldr	r3, [pc, #120]	@ (8005710 <LL_FillBuffer+0x88>)
 8005698:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800569c:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800569e:	4b1d      	ldr	r3, [pc, #116]	@ (8005714 <LL_FillBuffer+0x8c>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005718 <LL_FillBuffer+0x90>)
 80056a4:	2134      	movs	r1, #52	@ 0x34
 80056a6:	fb01 f303 	mul.w	r3, r1, r3
 80056aa:	4413      	add	r3, r2
 80056ac:	3348      	adds	r3, #72	@ 0x48
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d103      	bne.n	80056bc <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80056b4:	4b16      	ldr	r3, [pc, #88]	@ (8005710 <LL_FillBuffer+0x88>)
 80056b6:	2202      	movs	r2, #2
 80056b8:	609a      	str	r2, [r3, #8]
 80056ba:	e002      	b.n	80056c2 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80056bc:	4b14      	ldr	r3, [pc, #80]	@ (8005710 <LL_FillBuffer+0x88>)
 80056be:	2200      	movs	r2, #0
 80056c0:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80056c2:	4a13      	ldr	r2, [pc, #76]	@ (8005710 <LL_FillBuffer+0x88>)
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80056c8:	4b11      	ldr	r3, [pc, #68]	@ (8005710 <LL_FillBuffer+0x88>)
 80056ca:	4a14      	ldr	r2, [pc, #80]	@ (800571c <LL_FillBuffer+0x94>)
 80056cc:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80056ce:	4810      	ldr	r0, [pc, #64]	@ (8005710 <LL_FillBuffer+0x88>)
 80056d0:	f001 fd7a 	bl	80071c8 <HAL_DMA2D_Init>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d115      	bne.n	8005706 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80056da:	68f9      	ldr	r1, [r7, #12]
 80056dc:	480c      	ldr	r0, [pc, #48]	@ (8005710 <LL_FillBuffer+0x88>)
 80056de:	f001 fed1 	bl	8007484 <HAL_DMA2D_ConfigLayer>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10e      	bne.n	8005706 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69f9      	ldr	r1, [r7, #28]
 80056f2:	4807      	ldr	r0, [pc, #28]	@ (8005710 <LL_FillBuffer+0x88>)
 80056f4:	f001 fdb2 	bl	800725c <HAL_DMA2D_Start>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d103      	bne.n	8005706 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80056fe:	210a      	movs	r1, #10
 8005700:	4803      	ldr	r0, [pc, #12]	@ (8005710 <LL_FillBuffer+0x88>)
 8005702:	f001 fdd6 	bl	80072b2 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8005706:	bf00      	nop
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	2004bfdc 	.word	0x2004bfdc
 8005714:	2004c01c 	.word	0x2004c01c
 8005718:	2004bf34 	.word	0x2004bf34
 800571c:	4002b000 	.word	0x4002b000

08005720 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af02      	add	r7, sp, #8
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
 800572c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 800572e:	4b1c      	ldr	r3, [pc, #112]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005730:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005734:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8005736:	4b1a      	ldr	r3, [pc, #104]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005738:	2200      	movs	r2, #0
 800573a:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 800573c:	4b18      	ldr	r3, [pc, #96]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 800573e:	2200      	movs	r2, #0
 8005740:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8005742:	4b17      	ldr	r3, [pc, #92]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005744:	2200      	movs	r2, #0
 8005746:	631a      	str	r2, [r3, #48]	@ 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8005748:	4b15      	ldr	r3, [pc, #84]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 800574a:	22ff      	movs	r2, #255	@ 0xff
 800574c:	635a      	str	r2, [r3, #52]	@ 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 800574e:	4a14      	ldr	r2, [pc, #80]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8005754:	4b12      	ldr	r3, [pc, #72]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005756:	2200      	movs	r2, #0
 8005758:	629a      	str	r2, [r3, #40]	@ 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 800575a:	4b11      	ldr	r3, [pc, #68]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 800575c:	4a11      	ldr	r2, [pc, #68]	@ (80057a4 <LL_ConvertLineToARGB8888+0x84>)
 800575e:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8005760:	480f      	ldr	r0, [pc, #60]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005762:	f001 fd31 	bl	80071c8 <HAL_DMA2D_Init>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d115      	bne.n	8005798 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 800576c:	2101      	movs	r1, #1
 800576e:	480c      	ldr	r0, [pc, #48]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005770:	f001 fe88 	bl	8007484 <HAL_DMA2D_ConfigLayer>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10e      	bne.n	8005798 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 800577a:	68f9      	ldr	r1, [r7, #12]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	2301      	movs	r3, #1
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4806      	ldr	r0, [pc, #24]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005786:	f001 fd69 	bl	800725c <HAL_DMA2D_Start>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d103      	bne.n	8005798 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8005790:	210a      	movs	r1, #10
 8005792:	4803      	ldr	r0, [pc, #12]	@ (80057a0 <LL_ConvertLineToARGB8888+0x80>)
 8005794:	f001 fd8d 	bl	80072b2 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8005798:	bf00      	nop
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	2004bfdc 	.word	0x2004bfdc
 80057a4:	4002b000 	.word	0x4002b000

080057a8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80057ac:	4b29      	ldr	r3, [pc, #164]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005858 <BSP_SDRAM_Init+0xb0>)
 80057b0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80057b2:	4b2a      	ldr	r3, [pc, #168]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057b4:	2202      	movs	r2, #2
 80057b6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80057b8:	4b28      	ldr	r3, [pc, #160]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057ba:	2207      	movs	r2, #7
 80057bc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80057be:	4b27      	ldr	r3, [pc, #156]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057c0:	2204      	movs	r2, #4
 80057c2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80057c4:	4b25      	ldr	r3, [pc, #148]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057c6:	2207      	movs	r2, #7
 80057c8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80057ca:	4b24      	ldr	r3, [pc, #144]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057cc:	2202      	movs	r2, #2
 80057ce:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80057d0:	4b22      	ldr	r3, [pc, #136]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057d2:	2202      	movs	r2, #2
 80057d4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80057d6:	4b21      	ldr	r3, [pc, #132]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 80057d8:	2202      	movs	r2, #2
 80057da:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80057dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057de:	2200      	movs	r2, #0
 80057e0:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80057e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80057e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057ea:	2204      	movs	r2, #4
 80057ec:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80057ee:	4b19      	ldr	r3, [pc, #100]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057f0:	2210      	movs	r2, #16
 80057f2:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80057f4:	4b17      	ldr	r3, [pc, #92]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057f6:	2240      	movs	r2, #64	@ 0x40
 80057f8:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80057fa:	4b16      	ldr	r3, [pc, #88]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 80057fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005800:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005802:	4b14      	ldr	r3, [pc, #80]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 8005804:	2200      	movs	r2, #0
 8005806:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8005808:	4b12      	ldr	r3, [pc, #72]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 800580a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800580e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005810:	4b10      	ldr	r3, [pc, #64]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 8005812:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005816:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005818:	4b0e      	ldr	r3, [pc, #56]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 800581a:	2200      	movs	r2, #0
 800581c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800581e:	2100      	movs	r1, #0
 8005820:	480c      	ldr	r0, [pc, #48]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 8005822:	f000 f87f 	bl	8005924 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8005826:	490d      	ldr	r1, [pc, #52]	@ (800585c <BSP_SDRAM_Init+0xb4>)
 8005828:	480a      	ldr	r0, [pc, #40]	@ (8005854 <BSP_SDRAM_Init+0xac>)
 800582a:	f004 ff77 	bl	800a71c <HAL_SDRAM_Init>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8005834:	4b0a      	ldr	r3, [pc, #40]	@ (8005860 <BSP_SDRAM_Init+0xb8>)
 8005836:	2201      	movs	r2, #1
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	e002      	b.n	8005842 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800583c:	4b08      	ldr	r3, [pc, #32]	@ (8005860 <BSP_SDRAM_Init+0xb8>)
 800583e:	2200      	movs	r2, #0
 8005840:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8005842:	f240 6003 	movw	r0, #1539	@ 0x603
 8005846:	f000 f80d 	bl	8005864 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800584a:	4b05      	ldr	r3, [pc, #20]	@ (8005860 <BSP_SDRAM_Init+0xb8>)
 800584c:	781b      	ldrb	r3, [r3, #0]
}
 800584e:	4618      	mov	r0, r3
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	2004c0bc 	.word	0x2004c0bc
 8005858:	a0000140 	.word	0xa0000140
 800585c:	2004c0f0 	.word	0x2004c0f0
 8005860:	2003fcd0 	.word	0x2003fcd0

08005864 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8005870:	4b2a      	ldr	r3, [pc, #168]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005872:	2201      	movs	r2, #1
 8005874:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005876:	4b29      	ldr	r3, [pc, #164]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005878:	2210      	movs	r2, #16
 800587a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800587c:	4b27      	ldr	r3, [pc, #156]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800587e:	2201      	movs	r2, #1
 8005880:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005882:	4b26      	ldr	r3, [pc, #152]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005884:	2200      	movs	r2, #0
 8005886:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005888:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800588c:	4923      	ldr	r1, [pc, #140]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800588e:	4824      	ldr	r0, [pc, #144]	@ (8005920 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005890:	f004 ff78 	bl	800a784 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8005894:	2001      	movs	r0, #1
 8005896:	f000 fc19 	bl	80060cc <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800589a:	4b20      	ldr	r3, [pc, #128]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800589c:	2202      	movs	r2, #2
 800589e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80058a0:	4b1e      	ldr	r3, [pc, #120]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058a2:	2210      	movs	r2, #16
 80058a4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80058a6:	4b1d      	ldr	r3, [pc, #116]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058a8:	2201      	movs	r2, #1
 80058aa:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80058ac:	4b1b      	ldr	r3, [pc, #108]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80058b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80058b6:	4919      	ldr	r1, [pc, #100]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058b8:	4819      	ldr	r0, [pc, #100]	@ (8005920 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80058ba:	f004 ff63 	bl	800a784 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80058be:	4b17      	ldr	r3, [pc, #92]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058c0:	2203      	movs	r2, #3
 80058c2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80058c4:	4b15      	ldr	r3, [pc, #84]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058c6:	2210      	movs	r2, #16
 80058c8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80058ca:	4b14      	ldr	r3, [pc, #80]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058cc:	2208      	movs	r2, #8
 80058ce:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80058d0:	4b12      	ldr	r3, [pc, #72]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058d2:	2200      	movs	r2, #0
 80058d4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80058d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80058da:	4910      	ldr	r1, [pc, #64]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058dc:	4810      	ldr	r0, [pc, #64]	@ (8005920 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80058de:	f004 ff51 	bl	800a784 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80058e2:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80058e6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80058e8:	4b0c      	ldr	r3, [pc, #48]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058ea:	2204      	movs	r2, #4
 80058ec:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80058ee:	4b0b      	ldr	r3, [pc, #44]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058f0:	2210      	movs	r2, #16
 80058f2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80058f4:	4b09      	ldr	r3, [pc, #36]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058f6:	2201      	movs	r2, #1
 80058f8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4a07      	ldr	r2, [pc, #28]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80058fe:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005900:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005904:	4905      	ldr	r1, [pc, #20]	@ (800591c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005906:	4806      	ldr	r0, [pc, #24]	@ (8005920 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005908:	f004 ff3c 	bl	800a784 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	4804      	ldr	r0, [pc, #16]	@ (8005920 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005910:	f004 ff6d 	bl	800a7ee <HAL_SDRAM_ProgramRefreshRate>
}
 8005914:	bf00      	nop
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	2004c10c 	.word	0x2004c10c
 8005920:	2004c0bc 	.word	0x2004c0bc

08005924 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8005924:	b580      	push	{r7, lr}
 8005926:	b090      	sub	sp, #64	@ 0x40
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800592e:	4b70      	ldr	r3, [pc, #448]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005932:	4a6f      	ldr	r2, [pc, #444]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005934:	f043 0301 	orr.w	r3, r3, #1
 8005938:	6393      	str	r3, [r2, #56]	@ 0x38
 800593a:	4b6d      	ldr	r3, [pc, #436]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 800593c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8005946:	4b6a      	ldr	r3, [pc, #424]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594a:	4a69      	ldr	r2, [pc, #420]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 800594c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005950:	6313      	str	r3, [r2, #48]	@ 0x30
 8005952:	4b67      	ldr	r3, [pc, #412]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800595a:	627b      	str	r3, [r7, #36]	@ 0x24
 800595c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800595e:	4b64      	ldr	r3, [pc, #400]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005962:	4a63      	ldr	r2, [pc, #396]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005964:	f043 0304 	orr.w	r3, r3, #4
 8005968:	6313      	str	r3, [r2, #48]	@ 0x30
 800596a:	4b61      	ldr	r3, [pc, #388]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 800596c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	623b      	str	r3, [r7, #32]
 8005974:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005976:	4b5e      	ldr	r3, [pc, #376]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597a:	4a5d      	ldr	r2, [pc, #372]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 800597c:	f043 0308 	orr.w	r3, r3, #8
 8005980:	6313      	str	r3, [r2, #48]	@ 0x30
 8005982:	4b5b      	ldr	r3, [pc, #364]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	61fb      	str	r3, [r7, #28]
 800598c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800598e:	4b58      	ldr	r3, [pc, #352]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005992:	4a57      	ldr	r2, [pc, #348]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 8005994:	f043 0310 	orr.w	r3, r3, #16
 8005998:	6313      	str	r3, [r2, #48]	@ 0x30
 800599a:	4b55      	ldr	r3, [pc, #340]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 800599c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599e:	f003 0310 	and.w	r3, r3, #16
 80059a2:	61bb      	str	r3, [r7, #24]
 80059a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80059a6:	4b52      	ldr	r3, [pc, #328]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059aa:	4a51      	ldr	r2, [pc, #324]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059ac:	f043 0320 	orr.w	r3, r3, #32
 80059b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80059b2:	4b4f      	ldr	r3, [pc, #316]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	617b      	str	r3, [r7, #20]
 80059bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80059be:	4b4c      	ldr	r3, [pc, #304]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c2:	4a4b      	ldr	r2, [pc, #300]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80059ca:	4b49      	ldr	r3, [pc, #292]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d2:	613b      	str	r3, [r7, #16]
 80059d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80059d6:	4b46      	ldr	r3, [pc, #280]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059da:	4a45      	ldr	r2, [pc, #276]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80059e2:	4b43      	ldr	r3, [pc, #268]	@ (8005af0 <BSP_SDRAM_MspInit+0x1cc>)
 80059e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80059ee:	2302      	movs	r3, #2
 80059f0:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80059f2:	2301      	movs	r3, #1
 80059f4:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80059f6:	2302      	movs	r3, #2
 80059f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80059fa:	230c      	movs	r3, #12
 80059fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 80059fe:	2308      	movs	r3, #8
 8005a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8005a02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a06:	4619      	mov	r1, r3
 8005a08:	483a      	ldr	r0, [pc, #232]	@ (8005af4 <BSP_SDRAM_MspInit+0x1d0>)
 8005a0a:	f001 fe69 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8005a0e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8005a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005a14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a18:	4619      	mov	r1, r3
 8005a1a:	4837      	ldr	r0, [pc, #220]	@ (8005af8 <BSP_SDRAM_MspInit+0x1d4>)
 8005a1c:	f001 fe60 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005a20:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8005a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005a26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	4833      	ldr	r0, [pc, #204]	@ (8005afc <BSP_SDRAM_MspInit+0x1d8>)
 8005a2e:	f001 fe57 	bl	80076e0 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005a32:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8005a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005a38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4830      	ldr	r0, [pc, #192]	@ (8005b00 <BSP_SDRAM_MspInit+0x1dc>)
 8005a40:	f001 fe4e 	bl	80076e0 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8005a44:	f248 1333 	movw	r3, #33075	@ 0x8133
 8005a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005a4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a4e:	4619      	mov	r1, r3
 8005a50:	482c      	ldr	r0, [pc, #176]	@ (8005b04 <BSP_SDRAM_MspInit+0x1e0>)
 8005a52:	f001 fe45 	bl	80076e0 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8005a56:	2328      	movs	r3, #40	@ 0x28
 8005a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8005a5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4829      	ldr	r0, [pc, #164]	@ (8005b08 <BSP_SDRAM_MspInit+0x1e4>)
 8005a62:	f001 fe3d 	bl	80076e0 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8005a66:	4b29      	ldr	r3, [pc, #164]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8005a6c:	4b27      	ldr	r3, [pc, #156]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a6e:	2280      	movs	r2, #128	@ 0x80
 8005a70:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8005a72:	4b26      	ldr	r3, [pc, #152]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a78:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8005a7a:	4b24      	ldr	r3, [pc, #144]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a80:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005a82:	4b22      	ldr	r3, [pc, #136]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005a88:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8005a8a:	4b20      	ldr	r3, [pc, #128]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a8c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a90:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8005a92:	4b1e      	ldr	r3, [pc, #120]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8005a98:	4b1c      	ldr	r3, [pc, #112]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005a9a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005a9e:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8005aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005aa6:	4b19      	ldr	r3, [pc, #100]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005aa8:	2203      	movs	r2, #3
 8005aaa:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005aac:	4b17      	ldr	r3, [pc, #92]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005ab2:	4b16      	ldr	r3, [pc, #88]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8005ab8:	4b14      	ldr	r3, [pc, #80]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005aba:	4a15      	ldr	r2, [pc, #84]	@ (8005b10 <BSP_SDRAM_MspInit+0x1ec>)
 8005abc:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a12      	ldr	r2, [pc, #72]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005ac2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ac4:	4a11      	ldr	r2, [pc, #68]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8005aca:	4810      	ldr	r0, [pc, #64]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005acc:	f001 fa6c 	bl	8006fa8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8005ad0:	480e      	ldr	r0, [pc, #56]	@ (8005b0c <BSP_SDRAM_MspInit+0x1e8>)
 8005ad2:	f001 f9bb 	bl	8006e4c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	210f      	movs	r1, #15
 8005ada:	2038      	movs	r0, #56	@ 0x38
 8005adc:	f001 f97f 	bl	8006dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005ae0:	2038      	movs	r0, #56	@ 0x38
 8005ae2:	f001 f998 	bl	8006e16 <HAL_NVIC_EnableIRQ>
}
 8005ae6:	bf00      	nop
 8005ae8:	3740      	adds	r7, #64	@ 0x40
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40023800 	.word	0x40023800
 8005af4:	40020800 	.word	0x40020800
 8005af8:	40020c00 	.word	0x40020c00
 8005afc:	40021000 	.word	0x40021000
 8005b00:	40021400 	.word	0x40021400
 8005b04:	40021800 	.word	0x40021800
 8005b08:	40021c00 	.word	0x40021c00
 8005b0c:	2004c11c 	.word	0x2004c11c
 8005b10:	40026410 	.word	0x40026410

08005b14 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	460a      	mov	r2, r1
 8005b1e:	80fb      	strh	r3, [r7, #6]
 8005b20:	4613      	mov	r3, r2
 8005b22:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8005b24:	2300      	movs	r3, #0
 8005b26:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8005b28:	4a14      	ldr	r2, [pc, #80]	@ (8005b7c <BSP_TS_Init+0x68>)
 8005b2a:	88fb      	ldrh	r3, [r7, #6]
 8005b2c:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8005b2e:	4a14      	ldr	r2, [pc, #80]	@ (8005b80 <BSP_TS_Init+0x6c>)
 8005b30:	88bb      	ldrh	r3, [r7, #4]
 8005b32:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8005b34:	4b13      	ldr	r3, [pc, #76]	@ (8005b84 <BSP_TS_Init+0x70>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2070      	movs	r0, #112	@ 0x70
 8005b3a:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8005b3c:	4b11      	ldr	r3, [pc, #68]	@ (8005b84 <BSP_TS_Init+0x70>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	2070      	movs	r0, #112	@ 0x70
 8005b42:	4798      	blx	r3
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b51      	cmp	r3, #81	@ 0x51
 8005b48:	d110      	bne.n	8005b6c <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8005b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005b88 <BSP_TS_Init+0x74>)
 8005b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8005b84 <BSP_TS_Init+0x70>)
 8005b4e:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8005b50:	4b0e      	ldr	r3, [pc, #56]	@ (8005b8c <BSP_TS_Init+0x78>)
 8005b52:	2270      	movs	r2, #112	@ 0x70
 8005b54:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8005b56:	4b0e      	ldr	r3, [pc, #56]	@ (8005b90 <BSP_TS_Init+0x7c>)
 8005b58:	2208      	movs	r2, #8
 8005b5a:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8005b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b88 <BSP_TS_Init+0x74>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	4a0a      	ldr	r2, [pc, #40]	@ (8005b8c <BSP_TS_Init+0x78>)
 8005b64:	7812      	ldrb	r2, [r2, #0]
 8005b66:	4610      	mov	r0, r2
 8005b68:	4798      	blx	r3
 8005b6a:	e001      	b.n	8005b70 <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	2004c180 	.word	0x2004c180
 8005b80:	2004c182 	.word	0x2004c182
 8005b84:	2003fc90 	.word	0x2003fc90
 8005b88:	2004c17c 	.word	0x2004c17c
 8005b8c:	2004c185 	.word	0x2004c185
 8005b90:	2004c184 	.word	0x2004c184

08005b94 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8005b94:	b590      	push	{r4, r7, lr}
 8005b96:	b097      	sub	sp, #92	@ 0x5c
 8005b98:	af02      	add	r7, sp, #8
 8005b9a:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8005baa:	2300      	movs	r3, #0
 8005bac:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8005bae:	4bb8      	ldr	r3, [pc, #736]	@ (8005e90 <BSP_TS_GetState+0x2fc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	4ab7      	ldr	r2, [pc, #732]	@ (8005e94 <BSP_TS_GetState+0x300>)
 8005bb6:	7812      	ldrb	r2, [r2, #0]
 8005bb8:	4610      	mov	r0, r2
 8005bba:	4798      	blx	r3
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 8198 	beq.w	8005efe <BSP_TS_GetState+0x36a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8005bce:	2300      	movs	r3, #0
 8005bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd2:	e187      	b.n	8005ee4 <BSP_TS_GetState+0x350>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8005bd4:	4bae      	ldr	r3, [pc, #696]	@ (8005e90 <BSP_TS_GetState+0x2fc>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	4aae      	ldr	r2, [pc, #696]	@ (8005e94 <BSP_TS_GetState+0x300>)
 8005bdc:	7812      	ldrb	r2, [r2, #0]
 8005bde:	4614      	mov	r4, r2
 8005be0:	f107 0120 	add.w	r1, r7, #32
 8005be4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005be6:	0052      	lsls	r2, r2, #1
 8005be8:	1888      	adds	r0, r1, r2
 8005bea:	f107 0114 	add.w	r1, r7, #20
 8005bee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bf0:	0052      	lsls	r2, r2, #1
 8005bf2:	440a      	add	r2, r1
 8005bf4:	4601      	mov	r1, r0
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8005bfa:	4ba7      	ldr	r3, [pc, #668]	@ (8005e98 <BSP_TS_GetState+0x304>)
 8005bfc:	781b      	ldrb	r3, [r3, #0]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d117      	bne.n	8005c32 <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8005c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	3350      	adds	r3, #80	@ 0x50
 8005c08:	443b      	add	r3, r7
 8005c0a:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	3350      	adds	r3, #80	@ 0x50
 8005c14:	443b      	add	r3, r7
 8005c16:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8005c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c1c:	005b      	lsls	r3, r3, #1
 8005c1e:	3350      	adds	r3, #80	@ 0x50
 8005c20:	443b      	add	r3, r7
 8005c22:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	3350      	adds	r3, #80	@ 0x50
 8005c2c:	443b      	add	r3, r7
 8005c2e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8005c32:	4b99      	ldr	r3, [pc, #612]	@ (8005e98 <BSP_TS_GetState+0x304>)
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	f003 0302 	and.w	r3, r3, #2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00e      	beq.n	8005c5c <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8005c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c40:	005b      	lsls	r3, r3, #1
 8005c42:	3350      	adds	r3, #80	@ 0x50
 8005c44:	443b      	add	r3, r7
 8005c46:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8005c4a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	3350      	adds	r3, #80	@ 0x50
 8005c56:	443b      	add	r3, r7
 8005c58:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8005c5c:	4b8e      	ldr	r3, [pc, #568]	@ (8005e98 <BSP_TS_GetState+0x304>)
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	f003 0304 	and.w	r3, r3, #4
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00e      	beq.n	8005c86 <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8005c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	3350      	adds	r3, #80	@ 0x50
 8005c6e:	443b      	add	r3, r7
 8005c70:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8005c74:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	3350      	adds	r3, #80	@ 0x50
 8005c80:	443b      	add	r3, r7
 8005c82:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8005c86:	4b84      	ldr	r3, [pc, #528]	@ (8005e98 <BSP_TS_GetState+0x304>)
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	f003 0308 	and.w	r3, r3, #8
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d017      	beq.n	8005cc2 <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8005c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c94:	005b      	lsls	r3, r3, #1
 8005c96:	3350      	adds	r3, #80	@ 0x50
 8005c98:	443b      	add	r3, r7
 8005c9a:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	3350      	adds	r3, #80	@ 0x50
 8005ca4:	443b      	add	r3, r7
 8005ca6:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8005caa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	3350      	adds	r3, #80	@ 0x50
 8005cb0:	443b      	add	r3, r7
 8005cb2:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	3350      	adds	r3, #80	@ 0x50
 8005cbc:	443b      	add	r3, r7
 8005cbe:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8005cc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	3350      	adds	r3, #80	@ 0x50
 8005cc8:	443b      	add	r3, r7
 8005cca:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005cce:	4619      	mov	r1, r3
 8005cd0:	4a72      	ldr	r2, [pc, #456]	@ (8005e9c <BSP_TS_GetState+0x308>)
 8005cd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cd8:	4299      	cmp	r1, r3
 8005cda:	d90d      	bls.n	8005cf8 <BSP_TS_GetState+0x164>
 8005cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cde:	005b      	lsls	r3, r3, #1
 8005ce0:	3350      	adds	r3, #80	@ 0x50
 8005ce2:	443b      	add	r3, r7
 8005ce4:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8005ce8:	496c      	ldr	r1, [pc, #432]	@ (8005e9c <BSP_TS_GetState+0x308>)
 8005cea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	e00c      	b.n	8005d12 <BSP_TS_GetState+0x17e>
 8005cf8:	4a68      	ldr	r2, [pc, #416]	@ (8005e9c <BSP_TS_GetState+0x308>)
 8005cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d00:	b29a      	uxth	r2, r3
 8005d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d04:	005b      	lsls	r3, r3, #1
 8005d06:	3350      	adds	r3, #80	@ 0x50
 8005d08:	443b      	add	r3, r7
 8005d0a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8005d16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d18:	005b      	lsls	r3, r3, #1
 8005d1a:	3350      	adds	r3, #80	@ 0x50
 8005d1c:	443b      	add	r3, r7
 8005d1e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005d22:	4619      	mov	r1, r3
 8005d24:	4a5e      	ldr	r2, [pc, #376]	@ (8005ea0 <BSP_TS_GetState+0x30c>)
 8005d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d2c:	4299      	cmp	r1, r3
 8005d2e:	d90d      	bls.n	8005d4c <BSP_TS_GetState+0x1b8>
 8005d30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d32:	005b      	lsls	r3, r3, #1
 8005d34:	3350      	adds	r3, #80	@ 0x50
 8005d36:	443b      	add	r3, r7
 8005d38:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8005d3c:	4958      	ldr	r1, [pc, #352]	@ (8005ea0 <BSP_TS_GetState+0x30c>)
 8005d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	e00c      	b.n	8005d66 <BSP_TS_GetState+0x1d2>
 8005d4c:	4a54      	ldr	r2, [pc, #336]	@ (8005ea0 <BSP_TS_GetState+0x30c>)
 8005d4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	3350      	adds	r3, #80	@ 0x50
 8005d5c:	443b      	add	r3, r7
 8005d5e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      if ((x_diff + y_diff) > 5)
 8005d6a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005d6e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005d72:	4413      	add	r3, r2
 8005d74:	2b05      	cmp	r3, #5
 8005d76:	dd15      	ble.n	8005da4 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8005d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d7a:	005b      	lsls	r3, r3, #1
 8005d7c:	3350      	adds	r3, #80	@ 0x50
 8005d7e:	443b      	add	r3, r7
 8005d80:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005d84:	4619      	mov	r1, r3
 8005d86:	4a45      	ldr	r2, [pc, #276]	@ (8005e9c <BSP_TS_GetState+0x308>)
 8005d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8005d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	3350      	adds	r3, #80	@ 0x50
 8005d94:	443b      	add	r3, r7
 8005d96:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4a40      	ldr	r2, [pc, #256]	@ (8005ea0 <BSP_TS_GetState+0x30c>)
 8005d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005da0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8005da4:	4b3b      	ldr	r3, [pc, #236]	@ (8005e94 <BSP_TS_GetState+0x300>)
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	2b70      	cmp	r3, #112	@ 0x70
 8005daa:	d119      	bne.n	8005de0 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 8005dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	3350      	adds	r3, #80	@ 0x50
 8005db2:	443b      	add	r3, r7
 8005db4:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dbc:	005b      	lsls	r3, r3, #1
 8005dbe:	4413      	add	r3, r2
 8005dc0:	460a      	mov	r2, r1
 8005dc2:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8005dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	3350      	adds	r3, #80	@ 0x50
 8005dca:	443b      	add	r3, r7
 8005dcc:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	005b      	lsls	r3, r3, #1
 8005dd8:	4413      	add	r3, r2
 8005dda:	460a      	mov	r2, r1
 8005ddc:	809a      	strh	r2, [r3, #4]
 8005dde:	e022      	b.n	8005e26 <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8005de0:	4b30      	ldr	r3, [pc, #192]	@ (8005ea4 <BSP_TS_GetState+0x310>)
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	4619      	mov	r1, r3
 8005de6:	4a2d      	ldr	r2, [pc, #180]	@ (8005e9c <BSP_TS_GetState+0x308>)
 8005de8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dee:	fb01 f303 	mul.w	r3, r1, r3
 8005df2:	0b1b      	lsrs	r3, r3, #12
 8005df4:	b299      	uxth	r1, r3
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dfa:	005b      	lsls	r3, r3, #1
 8005dfc:	4413      	add	r3, r2
 8005dfe:	460a      	mov	r2, r1
 8005e00:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8005e02:	4b29      	ldr	r3, [pc, #164]	@ (8005ea8 <BSP_TS_GetState+0x314>)
 8005e04:	881b      	ldrh	r3, [r3, #0]
 8005e06:	4619      	mov	r1, r3
 8005e08:	4a25      	ldr	r2, [pc, #148]	@ (8005ea0 <BSP_TS_GetState+0x30c>)
 8005e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	0b1b      	lsrs	r3, r3, #12
 8005e16:	b299      	uxth	r1, r3
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e1c:	3304      	adds	r3, #4
 8005e1e:	005b      	lsls	r3, r3, #1
 8005e20:	4413      	add	r3, r2
 8005e22:	460a      	mov	r2, r1
 8005e24:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8005e26:	4b1b      	ldr	r3, [pc, #108]	@ (8005e94 <BSP_TS_GetState+0x300>)
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f107 010c 	add.w	r1, r7, #12
 8005e30:	f107 0210 	add.w	r2, r7, #16
 8005e34:	f107 0308 	add.w	r3, r7, #8
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005e3e:	f7fe fa3f 	bl	80042c0 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	b2d9      	uxtb	r1, r3
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e4a:	4413      	add	r3, r2
 8005e4c:	3316      	adds	r3, #22
 8005e4e:	460a      	mov	r2, r1
 8005e50:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	b2d9      	uxtb	r1, r3
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e5a:	4413      	add	r3, r2
 8005e5c:	3320      	adds	r3, #32
 8005e5e:	460a      	mov	r2, r1
 8005e60:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b03      	cmp	r3, #3
 8005e66:	d836      	bhi.n	8005ed6 <BSP_TS_GetState+0x342>
 8005e68:	a201      	add	r2, pc, #4	@ (adr r2, 8005e70 <BSP_TS_GetState+0x2dc>)
 8005e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6e:	bf00      	nop
 8005e70:	08005e81 	.word	0x08005e81
 8005e74:	08005ead 	.word	0x08005ead
 8005e78:	08005ebb 	.word	0x08005ebb
 8005e7c:	08005ec9 	.word	0x08005ec9
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e84:	4413      	add	r3, r2
 8005e86:	331b      	adds	r3, #27
 8005e88:	2201      	movs	r2, #1
 8005e8a:	701a      	strb	r2, [r3, #0]
          break;
 8005e8c:	e027      	b.n	8005ede <BSP_TS_GetState+0x34a>
 8005e8e:	bf00      	nop
 8005e90:	2004c17c 	.word	0x2004c17c
 8005e94:	2004c185 	.word	0x2004c185
 8005e98:	2004c184 	.word	0x2004c184
 8005e9c:	2004c188 	.word	0x2004c188
 8005ea0:	2004c19c 	.word	0x2004c19c
 8005ea4:	2004c180 	.word	0x2004c180
 8005ea8:	2004c182 	.word	0x2004c182
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eb0:	4413      	add	r3, r2
 8005eb2:	331b      	adds	r3, #27
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	701a      	strb	r2, [r3, #0]
          break;
 8005eb8:	e011      	b.n	8005ede <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ebe:	4413      	add	r3, r2
 8005ec0:	331b      	adds	r3, #27
 8005ec2:	2203      	movs	r2, #3
 8005ec4:	701a      	strb	r2, [r3, #0]
          break;
 8005ec6:	e00a      	b.n	8005ede <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ecc:	4413      	add	r3, r2
 8005ece:	331b      	adds	r3, #27
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	701a      	strb	r2, [r3, #0]
          break;
 8005ed4:	e003      	b.n	8005ede <BSP_TS_GetState+0x34a>
        default :
          ts_status = TS_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 8005edc:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8005ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	461a      	mov	r2, r3
 8005eea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eec:	4293      	cmp	r3, r2
 8005eee:	f4ff ae71 	bcc.w	8005bd4 <BSP_TS_GetState+0x40>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f80a 	bl	8005f0c <BSP_TS_Get_GestureId>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8005efe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3754      	adds	r7, #84	@ 0x54
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd90      	pop	{r4, r7, pc}
 8005f0a:	bf00      	nop

08005f0c <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8005f1c:	4b3b      	ldr	r3, [pc, #236]	@ (800600c <BSP_TS_Get_GestureId+0x100>)
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	461a      	mov	r2, r3
 8005f22:	f107 0308 	add.w	r3, r7, #8
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f7fe f9b0 	bl	800428e <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	2b49      	cmp	r3, #73	@ 0x49
 8005f32:	d05e      	beq.n	8005ff2 <BSP_TS_Get_GestureId+0xe6>
 8005f34:	2b49      	cmp	r3, #73	@ 0x49
 8005f36:	d860      	bhi.n	8005ffa <BSP_TS_Get_GestureId+0xee>
 8005f38:	2b1c      	cmp	r3, #28
 8005f3a:	d83f      	bhi.n	8005fbc <BSP_TS_Get_GestureId+0xb0>
 8005f3c:	2b1c      	cmp	r3, #28
 8005f3e:	d85c      	bhi.n	8005ffa <BSP_TS_Get_GestureId+0xee>
 8005f40:	a201      	add	r2, pc, #4	@ (adr r2, 8005f48 <BSP_TS_Get_GestureId+0x3c>)
 8005f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f46:	bf00      	nop
 8005f48:	08005fc3 	.word	0x08005fc3
 8005f4c:	08005ffb 	.word	0x08005ffb
 8005f50:	08005ffb 	.word	0x08005ffb
 8005f54:	08005ffb 	.word	0x08005ffb
 8005f58:	08005ffb 	.word	0x08005ffb
 8005f5c:	08005ffb 	.word	0x08005ffb
 8005f60:	08005ffb 	.word	0x08005ffb
 8005f64:	08005ffb 	.word	0x08005ffb
 8005f68:	08005ffb 	.word	0x08005ffb
 8005f6c:	08005ffb 	.word	0x08005ffb
 8005f70:	08005ffb 	.word	0x08005ffb
 8005f74:	08005ffb 	.word	0x08005ffb
 8005f78:	08005ffb 	.word	0x08005ffb
 8005f7c:	08005ffb 	.word	0x08005ffb
 8005f80:	08005ffb 	.word	0x08005ffb
 8005f84:	08005ffb 	.word	0x08005ffb
 8005f88:	08005fcb 	.word	0x08005fcb
 8005f8c:	08005ffb 	.word	0x08005ffb
 8005f90:	08005ffb 	.word	0x08005ffb
 8005f94:	08005ffb 	.word	0x08005ffb
 8005f98:	08005fd3 	.word	0x08005fd3
 8005f9c:	08005ffb 	.word	0x08005ffb
 8005fa0:	08005ffb 	.word	0x08005ffb
 8005fa4:	08005ffb 	.word	0x08005ffb
 8005fa8:	08005fdb 	.word	0x08005fdb
 8005fac:	08005ffb 	.word	0x08005ffb
 8005fb0:	08005ffb 	.word	0x08005ffb
 8005fb4:	08005ffb 	.word	0x08005ffb
 8005fb8:	08005fe3 	.word	0x08005fe3
 8005fbc:	2b40      	cmp	r3, #64	@ 0x40
 8005fbe:	d014      	beq.n	8005fea <BSP_TS_Get_GestureId+0xde>
 8005fc0:	e01b      	b.n	8005ffa <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005fc8:	e01a      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005fd0:	e016      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2202      	movs	r2, #2
 8005fd6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005fd8:	e012      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2203      	movs	r2, #3
 8005fde:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005fe0:	e00e      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2204      	movs	r2, #4
 8005fe6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005fe8:	e00a      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2205      	movs	r2, #5
 8005fee:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005ff0:	e006      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2206      	movs	r2, #6
 8005ff6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8005ff8:	e002      	b.n	8006000 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	73fb      	strb	r3, [r7, #15]
      break;
 8005ffe:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8006000:	7bfb      	ldrb	r3, [r7, #15]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	2004c185 	.word	0x2004c185

08006010 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006014:	2003      	movs	r0, #3
 8006016:	f000 fed7 	bl	8006dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800601a:	2000      	movs	r0, #0
 800601c:	f000 f806 	bl	800602c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006020:	f7fd fab6 	bl	8003590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006034:	4b12      	ldr	r3, [pc, #72]	@ (8006080 <HAL_InitTick+0x54>)
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	4b12      	ldr	r3, [pc, #72]	@ (8006084 <HAL_InitTick+0x58>)
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	4619      	mov	r1, r3
 800603e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006042:	fbb3 f3f1 	udiv	r3, r3, r1
 8006046:	fbb2 f3f3 	udiv	r3, r2, r3
 800604a:	4618      	mov	r0, r3
 800604c:	f000 fef1 	bl	8006e32 <HAL_SYSTICK_Config>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d001      	beq.n	800605a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e00e      	b.n	8006078 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2b0f      	cmp	r3, #15
 800605e:	d80a      	bhi.n	8006076 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006060:	2200      	movs	r2, #0
 8006062:	6879      	ldr	r1, [r7, #4]
 8006064:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006068:	f000 feb9 	bl	8006dde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800606c:	4a06      	ldr	r2, [pc, #24]	@ (8006088 <HAL_InitTick+0x5c>)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006072:	2300      	movs	r3, #0
 8006074:	e000      	b.n	8006078 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
}
 8006078:	4618      	mov	r0, r3
 800607a:	3708      	adds	r7, #8
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	2003fc8c 	.word	0x2003fc8c
 8006084:	2003fcd8 	.word	0x2003fcd8
 8006088:	2003fcd4 	.word	0x2003fcd4

0800608c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800608c:	b480      	push	{r7}
 800608e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006090:	4b06      	ldr	r3, [pc, #24]	@ (80060ac <HAL_IncTick+0x20>)
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	461a      	mov	r2, r3
 8006096:	4b06      	ldr	r3, [pc, #24]	@ (80060b0 <HAL_IncTick+0x24>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4413      	add	r3, r2
 800609c:	4a04      	ldr	r2, [pc, #16]	@ (80060b0 <HAL_IncTick+0x24>)
 800609e:	6013      	str	r3, [r2, #0]
}
 80060a0:	bf00      	nop
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	2003fcd8 	.word	0x2003fcd8
 80060b0:	2004c1b0 	.word	0x2004c1b0

080060b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060b4:	b480      	push	{r7}
 80060b6:	af00      	add	r7, sp, #0
  return uwTick;
 80060b8:	4b03      	ldr	r3, [pc, #12]	@ (80060c8 <HAL_GetTick+0x14>)
 80060ba:	681b      	ldr	r3, [r3, #0]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	2004c1b0 	.word	0x2004c1b0

080060cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80060d4:	f7ff ffee 	bl	80060b4 <HAL_GetTick>
 80060d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060e4:	d005      	beq.n	80060f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80060e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006110 <HAL_Delay+0x44>)
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	4413      	add	r3, r2
 80060f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80060f2:	bf00      	nop
 80060f4:	f7ff ffde 	bl	80060b4 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	429a      	cmp	r2, r3
 8006102:	d8f7      	bhi.n	80060f4 <HAL_Delay+0x28>
  {
  }
}
 8006104:	bf00      	nop
 8006106:	bf00      	nop
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	2003fcd8 	.word	0x2003fcd8

08006114 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8006114:	b480      	push	{r7}
 8006116:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8006118:	4b05      	ldr	r3, [pc, #20]	@ (8006130 <HAL_SuspendTick+0x1c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a04      	ldr	r2, [pc, #16]	@ (8006130 <HAL_SuspendTick+0x1c>)
 800611e:	f023 0302 	bic.w	r3, r3, #2
 8006122:	6013      	str	r3, [r2, #0]
}
 8006124:	bf00      	nop
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	e000e010 	.word	0xe000e010

08006134 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006134:	b480      	push	{r7}
 8006136:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8006138:	4b05      	ldr	r3, [pc, #20]	@ (8006150 <HAL_ResumeTick+0x1c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a04      	ldr	r2, [pc, #16]	@ (8006150 <HAL_ResumeTick+0x1c>)
 800613e:	f043 0302 	orr.w	r3, r3, #2
 8006142:	6013      	str	r3, [r2, #0]
}
 8006144:	bf00      	nop
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	e000e010 	.word	0xe000e010

08006154 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800615c:	2300      	movs	r3, #0
 800615e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e031      	b.n	80061ce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616e:	2b00      	cmp	r3, #0
 8006170:	d109      	bne.n	8006186 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fb fa24 	bl	80015c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618a:	f003 0310 	and.w	r3, r3, #16
 800618e:	2b00      	cmp	r3, #0
 8006190:	d116      	bne.n	80061c0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006196:	4b10      	ldr	r3, [pc, #64]	@ (80061d8 <HAL_ADC_Init+0x84>)
 8006198:	4013      	ands	r3, r2
 800619a:	f043 0202 	orr.w	r2, r3, #2
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fc3c 	bl	8006a20 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b2:	f023 0303 	bic.w	r3, r3, #3
 80061b6:	f043 0201 	orr.w	r2, r3, #1
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80061be:	e001      	b.n	80061c4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3710      	adds	r7, #16
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	ffffeefd 	.word	0xffffeefd

080061dc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80061e4:	2300      	movs	r3, #0
 80061e6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d101      	bne.n	80061f6 <HAL_ADC_Start+0x1a>
 80061f2:	2302      	movs	r3, #2
 80061f4:	e0ad      	b.n	8006352 <HAL_ADC_Start+0x176>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	2b01      	cmp	r3, #1
 800620a:	d018      	beq.n	800623e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689a      	ldr	r2, [r3, #8]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0201 	orr.w	r2, r2, #1
 800621a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800621c:	4b50      	ldr	r3, [pc, #320]	@ (8006360 <HAL_ADC_Start+0x184>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a50      	ldr	r2, [pc, #320]	@ (8006364 <HAL_ADC_Start+0x188>)
 8006222:	fba2 2303 	umull	r2, r3, r2, r3
 8006226:	0c9a      	lsrs	r2, r3, #18
 8006228:	4613      	mov	r3, r2
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	4413      	add	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8006230:	e002      	b.n	8006238 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3b01      	subs	r3, #1
 8006236:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f9      	bne.n	8006232 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f003 0301 	and.w	r3, r3, #1
 8006248:	2b01      	cmp	r3, #1
 800624a:	d175      	bne.n	8006338 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006250:	4b45      	ldr	r3, [pc, #276]	@ (8006368 <HAL_ADC_Start+0x18c>)
 8006252:	4013      	ands	r3, r2
 8006254:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006266:	2b00      	cmp	r3, #0
 8006268:	d007      	beq.n	800627a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800626e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006272:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006282:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006286:	d106      	bne.n	8006296 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628c:	f023 0206 	bic.w	r2, r3, #6
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	645a      	str	r2, [r3, #68]	@ 0x44
 8006294:	e002      	b.n	800629c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80062ac:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80062ae:	4b2f      	ldr	r3, [pc, #188]	@ (800636c <HAL_ADC_Start+0x190>)
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f003 031f 	and.w	r3, r3, #31
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d143      	bne.n	8006350 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	689a      	ldr	r2, [r3, #8]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80062d6:	609a      	str	r2, [r3, #8]
 80062d8:	e03a      	b.n	8006350 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a24      	ldr	r2, [pc, #144]	@ (8006370 <HAL_ADC_Start+0x194>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d10e      	bne.n	8006302 <HAL_ADC_Start+0x126>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d107      	bne.n	8006302 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006300:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8006302:	4b1a      	ldr	r3, [pc, #104]	@ (800636c <HAL_ADC_Start+0x190>)
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f003 0310 	and.w	r3, r3, #16
 800630a:	2b00      	cmp	r3, #0
 800630c:	d120      	bne.n	8006350 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a18      	ldr	r2, [pc, #96]	@ (8006374 <HAL_ADC_Start+0x198>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d11b      	bne.n	8006350 <HAL_ADC_Start+0x174>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d114      	bne.n	8006350 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689a      	ldr	r2, [r3, #8]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006334:	609a      	str	r2, [r3, #8]
 8006336:	e00b      	b.n	8006350 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800633c:	f043 0210 	orr.w	r2, r3, #16
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006348:	f043 0201 	orr.w	r2, r3, #1
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	2003fc8c 	.word	0x2003fc8c
 8006364:	431bde83 	.word	0x431bde83
 8006368:	fffff8fe 	.word	0xfffff8fe
 800636c:	40012300 	.word	0x40012300
 8006370:	40012000 	.word	0x40012000
 8006374:	40012200 	.word	0x40012200

08006378 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_ADC_Stop+0x16>
 800638a:	2302      	movs	r3, #2
 800638c:	e01f      	b.n	80063ce <HAL_ADC_Stop+0x56>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689a      	ldr	r2, [r3, #8]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f003 0301 	and.w	r3, r3, #1
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d107      	bne.n	80063c4 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063b8:	4b08      	ldr	r3, [pc, #32]	@ (80063dc <HAL_ADC_Stop+0x64>)
 80063ba:	4013      	ands	r3, r2
 80063bc:	f043 0201 	orr.w	r2, r3, #1
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	ffffeefe 	.word	0xffffeefe

080063e0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063fc:	d113      	bne.n	8006426 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800640c:	d10b      	bne.n	8006426 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006412:	f043 0220 	orr.w	r2, r3, #32
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e063      	b.n	80064ee <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006426:	f7ff fe45 	bl	80060b4 <HAL_GetTick>
 800642a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800642c:	e021      	b.n	8006472 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006434:	d01d      	beq.n	8006472 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d007      	beq.n	800644c <HAL_ADC_PollForConversion+0x6c>
 800643c:	f7ff fe3a 	bl	80060b4 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	683a      	ldr	r2, [r7, #0]
 8006448:	429a      	cmp	r2, r3
 800644a:	d212      	bcs.n	8006472 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b02      	cmp	r3, #2
 8006458:	d00b      	beq.n	8006472 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645e:	f043 0204 	orr.w	r2, r3, #4
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e03d      	b.n	80064ee <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0302 	and.w	r3, r3, #2
 800647c:	2b02      	cmp	r3, #2
 800647e:	d1d6      	bne.n	800642e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f06f 0212 	mvn.w	r2, #18
 8006488:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d123      	bne.n	80064ec <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d11f      	bne.n	80064ec <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d006      	beq.n	80064c8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d111      	bne.n	80064ec <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d105      	bne.n	80064ec <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e4:	f043 0201 	orr.w	r2, r3, #1
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b086      	sub	sp, #24
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 80064fe:	2300      	movs	r3, #0
 8006500:	617b      	str	r3, [r7, #20]
 8006502:	2300      	movs	r3, #0
 8006504:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 0302 	and.w	r3, r3, #2
 800651c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	f003 0320 	and.w	r3, r3, #32
 8006524:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d049      	beq.n	80065c0 <HAL_ADC_IRQHandler+0xca>
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d046      	beq.n	80065c0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006536:	f003 0310 	and.w	r3, r3, #16
 800653a:	2b00      	cmp	r3, #0
 800653c:	d105      	bne.n	800654a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006542:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d12b      	bne.n	80065b0 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800655c:	2b00      	cmp	r3, #0
 800655e:	d127      	bne.n	80065b0 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006566:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800656a:	2b00      	cmp	r3, #0
 800656c:	d006      	beq.n	800657c <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006578:	2b00      	cmp	r3, #0
 800657a:	d119      	bne.n	80065b0 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685a      	ldr	r2, [r3, #4]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f022 0220 	bic.w	r2, r2, #32
 800658a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006590:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d105      	bne.n	80065b0 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a8:	f043 0201 	orr.w	r2, r3, #1
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f000 f8bd 	bl	8006730 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f06f 0212 	mvn.w	r2, #18
 80065be:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f003 0304 	and.w	r3, r3, #4
 80065c6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ce:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d057      	beq.n	8006686 <HAL_ADC_IRQHandler+0x190>
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d054      	beq.n	8006686 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e0:	f003 0310 	and.w	r3, r3, #16
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d105      	bne.n	80065f4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ec:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d139      	bne.n	8006676 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006608:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800660c:	2b00      	cmp	r3, #0
 800660e:	d006      	beq.n	800661e <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800661a:	2b00      	cmp	r3, #0
 800661c:	d12b      	bne.n	8006676 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006628:	2b00      	cmp	r3, #0
 800662a:	d124      	bne.n	8006676 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8006636:	2b00      	cmp	r3, #0
 8006638:	d11d      	bne.n	8006676 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800663e:	2b00      	cmp	r3, #0
 8006640:	d119      	bne.n	8006676 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006650:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006656:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006666:	2b00      	cmp	r3, #0
 8006668:	d105      	bne.n	8006676 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800666e:	f043 0201 	orr.w	r2, r3, #1
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 facc 	bl	8006c14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 020c 	mvn.w	r2, #12
 8006684:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006694:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d017      	beq.n	80066cc <HAL_ADC_IRQHandler+0x1d6>
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d014      	beq.n	80066cc <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d10d      	bne.n	80066cc <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 f841 	bl	8006744 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f06f 0201 	mvn.w	r2, #1
 80066ca:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f003 0320 	and.w	r3, r3, #32
 80066d2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066da:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d015      	beq.n	800670e <HAL_ADC_IRQHandler+0x218>
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d012      	beq.n	800670e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ec:	f043 0202 	orr.w	r2, r3, #2
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0220 	mvn.w	r2, #32
 80066fc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f82a 	bl	8006758 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0220 	mvn.w	r2, #32
 800670c:	601a      	str	r2, [r3, #0]
  }
}
 800670e:	bf00      	nop
 8006710:	3718      	adds	r7, #24
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006716:	b480      	push	{r7}
 8006718:	b083      	sub	sp, #12
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006724:	4618      	mov	r0, r3
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800676c:	b480      	push	{r7}
 800676e:	b085      	sub	sp, #20
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8006776:	2300      	movs	r3, #0
 8006778:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <HAL_ADC_ConfigChannel+0x1c>
 8006784:	2302      	movs	r3, #2
 8006786:	e13a      	b.n	80069fe <HAL_ADC_ConfigChannel+0x292>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b09      	cmp	r3, #9
 8006796:	d93a      	bls.n	800680e <HAL_ADC_ConfigChannel+0xa2>
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067a0:	d035      	beq.n	800680e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68d9      	ldr	r1, [r3, #12]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	461a      	mov	r2, r3
 80067b0:	4613      	mov	r3, r2
 80067b2:	005b      	lsls	r3, r3, #1
 80067b4:	4413      	add	r3, r2
 80067b6:	3b1e      	subs	r3, #30
 80067b8:	2207      	movs	r2, #7
 80067ba:	fa02 f303 	lsl.w	r3, r2, r3
 80067be:	43da      	mvns	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	400a      	ands	r2, r1
 80067c6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a8f      	ldr	r2, [pc, #572]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2a0>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d10a      	bne.n	80067e8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68d9      	ldr	r1, [r3, #12]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	061a      	lsls	r2, r3, #24
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80067e6:	e039      	b.n	800685c <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68d9      	ldr	r1, [r3, #12]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	689a      	ldr	r2, [r3, #8]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	4618      	mov	r0, r3
 80067fa:	4603      	mov	r3, r0
 80067fc:	005b      	lsls	r3, r3, #1
 80067fe:	4403      	add	r3, r0
 8006800:	3b1e      	subs	r3, #30
 8006802:	409a      	lsls	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	430a      	orrs	r2, r1
 800680a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800680c:	e026      	b.n	800685c <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6919      	ldr	r1, [r3, #16]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	b29b      	uxth	r3, r3
 800681a:	461a      	mov	r2, r3
 800681c:	4613      	mov	r3, r2
 800681e:	005b      	lsls	r3, r3, #1
 8006820:	4413      	add	r3, r2
 8006822:	f003 031f 	and.w	r3, r3, #31
 8006826:	2207      	movs	r2, #7
 8006828:	fa02 f303 	lsl.w	r3, r2, r3
 800682c:	43da      	mvns	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	400a      	ands	r2, r1
 8006834:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6919      	ldr	r1, [r3, #16]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	689a      	ldr	r2, [r3, #8]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	b29b      	uxth	r3, r3
 8006846:	4618      	mov	r0, r3
 8006848:	4603      	mov	r3, r0
 800684a:	005b      	lsls	r3, r3, #1
 800684c:	4403      	add	r3, r0
 800684e:	f003 031f 	and.w	r3, r3, #31
 8006852:	409a      	lsls	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	430a      	orrs	r2, r1
 800685a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	2b06      	cmp	r3, #6
 8006862:	d824      	bhi.n	80068ae <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	4613      	mov	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4413      	add	r3, r2
 8006874:	3b05      	subs	r3, #5
 8006876:	221f      	movs	r2, #31
 8006878:	fa02 f303 	lsl.w	r3, r2, r3
 800687c:	43da      	mvns	r2, r3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	400a      	ands	r2, r1
 8006884:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	b29b      	uxth	r3, r3
 8006892:	4618      	mov	r0, r3
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	4613      	mov	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	3b05      	subs	r3, #5
 80068a0:	fa00 f203 	lsl.w	r2, r0, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	430a      	orrs	r2, r1
 80068aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80068ac:	e04c      	b.n	8006948 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	2b0c      	cmp	r3, #12
 80068b4:	d824      	bhi.n	8006900 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	4613      	mov	r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4413      	add	r3, r2
 80068c6:	3b23      	subs	r3, #35	@ 0x23
 80068c8:	221f      	movs	r2, #31
 80068ca:	fa02 f303 	lsl.w	r3, r2, r3
 80068ce:	43da      	mvns	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	400a      	ands	r2, r1
 80068d6:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	4618      	mov	r0, r3
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	4613      	mov	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	3b23      	subs	r3, #35	@ 0x23
 80068f2:	fa00 f203 	lsl.w	r2, r0, r3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80068fe:	e023      	b.n	8006948 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	4613      	mov	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	4413      	add	r3, r2
 8006910:	3b41      	subs	r3, #65	@ 0x41
 8006912:	221f      	movs	r2, #31
 8006914:	fa02 f303 	lsl.w	r3, r2, r3
 8006918:	43da      	mvns	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	400a      	ands	r2, r1
 8006920:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	b29b      	uxth	r3, r3
 800692e:	4618      	mov	r0, r3
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685a      	ldr	r2, [r3, #4]
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	3b41      	subs	r3, #65	@ 0x41
 800693c:	fa00 f203 	lsl.w	r2, r0, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	430a      	orrs	r2, r1
 8006946:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a30      	ldr	r2, [pc, #192]	@ (8006a10 <HAL_ADC_ConfigChannel+0x2a4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d10a      	bne.n	8006968 <HAL_ADC_ConfigChannel+0x1fc>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800695a:	d105      	bne.n	8006968 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800695c:	4b2d      	ldr	r3, [pc, #180]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	4a2c      	ldr	r2, [pc, #176]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 8006962:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8006966:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a28      	ldr	r2, [pc, #160]	@ (8006a10 <HAL_ADC_ConfigChannel+0x2a4>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d10f      	bne.n	8006992 <HAL_ADC_ConfigChannel+0x226>
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b12      	cmp	r3, #18
 8006978:	d10b      	bne.n	8006992 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800697a:	4b26      	ldr	r3, [pc, #152]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	4a25      	ldr	r2, [pc, #148]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 8006980:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006984:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006986:	4b23      	ldr	r3, [pc, #140]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	4a22      	ldr	r2, [pc, #136]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 800698c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006990:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a1e      	ldr	r2, [pc, #120]	@ (8006a10 <HAL_ADC_ConfigChannel+0x2a4>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d12b      	bne.n	80069f4 <HAL_ADC_ConfigChannel+0x288>
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a1a      	ldr	r2, [pc, #104]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2a0>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d003      	beq.n	80069ae <HAL_ADC_ConfigChannel+0x242>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2b11      	cmp	r3, #17
 80069ac:	d122      	bne.n	80069f4 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80069ae:	4b19      	ldr	r3, [pc, #100]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	4a18      	ldr	r2, [pc, #96]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 80069b4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80069b8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80069ba:	4b16      	ldr	r3, [pc, #88]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	4a15      	ldr	r2, [pc, #84]	@ (8006a14 <HAL_ADC_ConfigChannel+0x2a8>)
 80069c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80069c4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a10      	ldr	r2, [pc, #64]	@ (8006a0c <HAL_ADC_ConfigChannel+0x2a0>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d111      	bne.n	80069f4 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80069d0:	4b11      	ldr	r3, [pc, #68]	@ (8006a18 <HAL_ADC_ConfigChannel+0x2ac>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a11      	ldr	r2, [pc, #68]	@ (8006a1c <HAL_ADC_ConfigChannel+0x2b0>)
 80069d6:	fba2 2303 	umull	r2, r3, r2, r3
 80069da:	0c9a      	lsrs	r2, r3, #18
 80069dc:	4613      	mov	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	4413      	add	r3, r2
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80069e6:	e002      	b.n	80069ee <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	3b01      	subs	r3, #1
 80069ec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1f9      	bne.n	80069e8 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	10000012 	.word	0x10000012
 8006a10:	40012000 	.word	0x40012000
 8006a14:	40012300 	.word	0x40012300
 8006a18:	2003fc8c 	.word	0x2003fc8c
 8006a1c:	431bde83 	.word	0x431bde83

08006a20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006a28:	4b78      	ldr	r3, [pc, #480]	@ (8006c0c <ADC_Init+0x1ec>)
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	4a77      	ldr	r2, [pc, #476]	@ (8006c0c <ADC_Init+0x1ec>)
 8006a2e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8006a32:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8006a34:	4b75      	ldr	r3, [pc, #468]	@ (8006c0c <ADC_Init+0x1ec>)
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	4973      	ldr	r1, [pc, #460]	@ (8006c0c <ADC_Init+0x1ec>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	6859      	ldr	r1, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	021a      	lsls	r2, r3, #8
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006a74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	6859      	ldr	r1, [r3, #4]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689a      	ldr	r2, [r3, #8]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	430a      	orrs	r2, r1
 8006a86:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689a      	ldr	r2, [r3, #8]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6899      	ldr	r1, [r3, #8]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aae:	4a58      	ldr	r2, [pc, #352]	@ (8006c10 <ADC_Init+0x1f0>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d022      	beq.n	8006afa <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ac2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	6899      	ldr	r1, [r3, #8]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	689a      	ldr	r2, [r3, #8]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006ae4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	6899      	ldr	r1, [r3, #8]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	430a      	orrs	r2, r1
 8006af6:	609a      	str	r2, [r3, #8]
 8006af8:	e00f      	b.n	8006b1a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006b08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689a      	ldr	r2, [r3, #8]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006b18:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	689a      	ldr	r2, [r3, #8]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 0202 	bic.w	r2, r2, #2
 8006b28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6899      	ldr	r1, [r3, #8]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	005a      	lsls	r2, r3, #1
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d01b      	beq.n	8006b80 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b56:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006b66:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6859      	ldr	r1, [r3, #4]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b72:	3b01      	subs	r3, #1
 8006b74:	035a      	lsls	r2, r3, #13
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	605a      	str	r2, [r3, #4]
 8006b7e:	e007      	b.n	8006b90 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	051a      	lsls	r2, r3, #20
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	689a      	ldr	r2, [r3, #8]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006bc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6899      	ldr	r1, [r3, #8]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006bd2:	025a      	lsls	r2, r3, #9
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689a      	ldr	r2, [r3, #8]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6899      	ldr	r1, [r3, #8]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	029a      	lsls	r2, r3, #10
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	430a      	orrs	r2, r1
 8006bfe:	609a      	str	r2, [r3, #8]
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	40012300 	.word	0x40012300
 8006c10:	0f000001 	.word	0x0f000001

08006c14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f003 0307 	and.w	r3, r3, #7
 8006c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c38:	4b0b      	ldr	r3, [pc, #44]	@ (8006c68 <__NVIC_SetPriorityGrouping+0x40>)
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006c44:	4013      	ands	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006c50:	4b06      	ldr	r3, [pc, #24]	@ (8006c6c <__NVIC_SetPriorityGrouping+0x44>)
 8006c52:	4313      	orrs	r3, r2
 8006c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006c56:	4a04      	ldr	r2, [pc, #16]	@ (8006c68 <__NVIC_SetPriorityGrouping+0x40>)
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	60d3      	str	r3, [r2, #12]
}
 8006c5c:	bf00      	nop
 8006c5e:	3714      	adds	r7, #20
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr
 8006c68:	e000ed00 	.word	0xe000ed00
 8006c6c:	05fa0000 	.word	0x05fa0000

08006c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006c70:	b480      	push	{r7}
 8006c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006c74:	4b04      	ldr	r3, [pc, #16]	@ (8006c88 <__NVIC_GetPriorityGrouping+0x18>)
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	0a1b      	lsrs	r3, r3, #8
 8006c7a:	f003 0307 	and.w	r3, r3, #7
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	e000ed00 	.word	0xe000ed00

08006c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	4603      	mov	r3, r0
 8006c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	db0b      	blt.n	8006cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c9e:	79fb      	ldrb	r3, [r7, #7]
 8006ca0:	f003 021f 	and.w	r2, r3, #31
 8006ca4:	4907      	ldr	r1, [pc, #28]	@ (8006cc4 <__NVIC_EnableIRQ+0x38>)
 8006ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006caa:	095b      	lsrs	r3, r3, #5
 8006cac:	2001      	movs	r0, #1
 8006cae:	fa00 f202 	lsl.w	r2, r0, r2
 8006cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	e000e100 	.word	0xe000e100

08006cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	4603      	mov	r3, r0
 8006cd0:	6039      	str	r1, [r7, #0]
 8006cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	db0a      	blt.n	8006cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	b2da      	uxtb	r2, r3
 8006ce0:	490c      	ldr	r1, [pc, #48]	@ (8006d14 <__NVIC_SetPriority+0x4c>)
 8006ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ce6:	0112      	lsls	r2, r2, #4
 8006ce8:	b2d2      	uxtb	r2, r2
 8006cea:	440b      	add	r3, r1
 8006cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006cf0:	e00a      	b.n	8006d08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	4908      	ldr	r1, [pc, #32]	@ (8006d18 <__NVIC_SetPriority+0x50>)
 8006cf8:	79fb      	ldrb	r3, [r7, #7]
 8006cfa:	f003 030f 	and.w	r3, r3, #15
 8006cfe:	3b04      	subs	r3, #4
 8006d00:	0112      	lsls	r2, r2, #4
 8006d02:	b2d2      	uxtb	r2, r2
 8006d04:	440b      	add	r3, r1
 8006d06:	761a      	strb	r2, [r3, #24]
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr
 8006d14:	e000e100 	.word	0xe000e100
 8006d18:	e000ed00 	.word	0xe000ed00

08006d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b089      	sub	sp, #36	@ 0x24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f003 0307 	and.w	r3, r3, #7
 8006d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	f1c3 0307 	rsb	r3, r3, #7
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	bf28      	it	cs
 8006d3a:	2304      	movcs	r3, #4
 8006d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	3304      	adds	r3, #4
 8006d42:	2b06      	cmp	r3, #6
 8006d44:	d902      	bls.n	8006d4c <NVIC_EncodePriority+0x30>
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	3b03      	subs	r3, #3
 8006d4a:	e000      	b.n	8006d4e <NVIC_EncodePriority+0x32>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5a:	43da      	mvns	r2, r3
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	401a      	ands	r2, r3
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006d64:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6e:	43d9      	mvns	r1, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d74:	4313      	orrs	r3, r2
         );
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3724      	adds	r7, #36	@ 0x24
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
	...

08006d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d94:	d301      	bcc.n	8006d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d96:	2301      	movs	r3, #1
 8006d98:	e00f      	b.n	8006dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006dc4 <SysTick_Config+0x40>)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006da2:	210f      	movs	r1, #15
 8006da4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006da8:	f7ff ff8e 	bl	8006cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006dac:	4b05      	ldr	r3, [pc, #20]	@ (8006dc4 <SysTick_Config+0x40>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006db2:	4b04      	ldr	r3, [pc, #16]	@ (8006dc4 <SysTick_Config+0x40>)
 8006db4:	2207      	movs	r2, #7
 8006db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3708      	adds	r7, #8
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	e000e010 	.word	0xe000e010

08006dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7ff ff29 	bl	8006c28 <__NVIC_SetPriorityGrouping>
}
 8006dd6:	bf00      	nop
 8006dd8:	3708      	adds	r7, #8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}

08006dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006dde:	b580      	push	{r7, lr}
 8006de0:	b086      	sub	sp, #24
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	4603      	mov	r3, r0
 8006de6:	60b9      	str	r1, [r7, #8]
 8006de8:	607a      	str	r2, [r7, #4]
 8006dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006dec:	2300      	movs	r3, #0
 8006dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006df0:	f7ff ff3e 	bl	8006c70 <__NVIC_GetPriorityGrouping>
 8006df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	68b9      	ldr	r1, [r7, #8]
 8006dfa:	6978      	ldr	r0, [r7, #20]
 8006dfc:	f7ff ff8e 	bl	8006d1c <NVIC_EncodePriority>
 8006e00:	4602      	mov	r2, r0
 8006e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e06:	4611      	mov	r1, r2
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff ff5d 	bl	8006cc8 <__NVIC_SetPriority>
}
 8006e0e:	bf00      	nop
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b082      	sub	sp, #8
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f7ff ff31 	bl	8006c8c <__NVIC_EnableIRQ>
}
 8006e2a:	bf00      	nop
 8006e2c:	3708      	adds	r7, #8
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b082      	sub	sp, #8
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7ff ffa2 	bl	8006d84 <SysTick_Config>
 8006e40:	4603      	mov	r3, r0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e54:	2300      	movs	r3, #0
 8006e56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e58:	f7ff f92c 	bl	80060b4 <HAL_GetTick>
 8006e5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d101      	bne.n	8006e68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e099      	b.n	8006f9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0201 	bic.w	r2, r2, #1
 8006e86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e88:	e00f      	b.n	8006eaa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e8a:	f7ff f913 	bl	80060b4 <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2b05      	cmp	r3, #5
 8006e96:	d908      	bls.n	8006eaa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2203      	movs	r2, #3
 8006ea2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e078      	b.n	8006f9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e8      	bne.n	8006e8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	4b38      	ldr	r3, [pc, #224]	@ (8006fa4 <HAL_DMA_Init+0x158>)
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ed6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ee2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006eee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6a1b      	ldr	r3, [r3, #32]
 8006ef4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d107      	bne.n	8006f14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	f023 0307 	bic.w	r3, r3, #7
 8006f2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3a:	2b04      	cmp	r3, #4
 8006f3c:	d117      	bne.n	8006f6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00e      	beq.n	8006f6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f8bd 	bl	80070d0 <DMA_CheckFifoParam>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d008      	beq.n	8006f6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2240      	movs	r2, #64	@ 0x40
 8006f60:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e016      	b.n	8006f9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	697a      	ldr	r2, [r7, #20]
 8006f74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f874 	bl	8007064 <DMA_CalcBaseAndBitshift>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f84:	223f      	movs	r2, #63	@ 0x3f
 8006f86:	409a      	lsls	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2201      	movs	r2, #1
 8006f96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3718      	adds	r7, #24
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	f010803f 	.word	0xf010803f

08006fa8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e050      	b.n	800705c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d101      	bne.n	8006fca <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006fc6:	2302      	movs	r3, #2
 8006fc8:	e048      	b.n	800705c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f022 0201 	bic.w	r2, r2, #1
 8006fd8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2200      	movs	r2, #0
 8007000:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2221      	movs	r2, #33	@ 0x21
 8007008:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f82a 	bl	8007064 <DMA_CalcBaseAndBitshift>
 8007010:	4603      	mov	r3, r0
 8007012:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007018:	223f      	movs	r2, #63	@ 0x3f
 800701a:	409a      	lsls	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800705a:	2300      	movs	r3, #0
}
 800705c:	4618      	mov	r0, r3
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}

08007064 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007064:	b480      	push	{r7}
 8007066:	b085      	sub	sp, #20
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	b2db      	uxtb	r3, r3
 8007072:	3b10      	subs	r3, #16
 8007074:	4a13      	ldr	r2, [pc, #76]	@ (80070c4 <DMA_CalcBaseAndBitshift+0x60>)
 8007076:	fba2 2303 	umull	r2, r3, r2, r3
 800707a:	091b      	lsrs	r3, r3, #4
 800707c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800707e:	4a12      	ldr	r2, [pc, #72]	@ (80070c8 <DMA_CalcBaseAndBitshift+0x64>)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	4413      	add	r3, r2
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	461a      	mov	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b03      	cmp	r3, #3
 8007090:	d908      	bls.n	80070a4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	461a      	mov	r2, r3
 8007098:	4b0c      	ldr	r3, [pc, #48]	@ (80070cc <DMA_CalcBaseAndBitshift+0x68>)
 800709a:	4013      	ands	r3, r2
 800709c:	1d1a      	adds	r2, r3, #4
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80070a2:	e006      	b.n	80070b2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	461a      	mov	r2, r3
 80070aa:	4b08      	ldr	r3, [pc, #32]	@ (80070cc <DMA_CalcBaseAndBitshift+0x68>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	aaaaaaab 	.word	0xaaaaaaab
 80070c8:	08013058 	.word	0x08013058
 80070cc:	fffffc00 	.word	0xfffffc00

080070d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070d8:	2300      	movs	r3, #0
 80070da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d11f      	bne.n	800712a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	2b03      	cmp	r3, #3
 80070ee:	d856      	bhi.n	800719e <DMA_CheckFifoParam+0xce>
 80070f0:	a201      	add	r2, pc, #4	@ (adr r2, 80070f8 <DMA_CheckFifoParam+0x28>)
 80070f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f6:	bf00      	nop
 80070f8:	08007109 	.word	0x08007109
 80070fc:	0800711b 	.word	0x0800711b
 8007100:	08007109 	.word	0x08007109
 8007104:	0800719f 	.word	0x0800719f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d046      	beq.n	80071a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007118:	e043      	b.n	80071a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007122:	d140      	bne.n	80071a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007128:	e03d      	b.n	80071a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007132:	d121      	bne.n	8007178 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2b03      	cmp	r3, #3
 8007138:	d837      	bhi.n	80071aa <DMA_CheckFifoParam+0xda>
 800713a:	a201      	add	r2, pc, #4	@ (adr r2, 8007140 <DMA_CheckFifoParam+0x70>)
 800713c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007140:	08007151 	.word	0x08007151
 8007144:	08007157 	.word	0x08007157
 8007148:	08007151 	.word	0x08007151
 800714c:	08007169 	.word	0x08007169
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	73fb      	strb	r3, [r7, #15]
      break;
 8007154:	e030      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d025      	beq.n	80071ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007166:	e022      	b.n	80071ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007170:	d11f      	bne.n	80071b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007176:	e01c      	b.n	80071b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	2b02      	cmp	r3, #2
 800717c:	d903      	bls.n	8007186 <DMA_CheckFifoParam+0xb6>
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	2b03      	cmp	r3, #3
 8007182:	d003      	beq.n	800718c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007184:	e018      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	73fb      	strb	r3, [r7, #15]
      break;
 800718a:	e015      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007190:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00e      	beq.n	80071b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	73fb      	strb	r3, [r7, #15]
      break;
 800719c:	e00b      	b.n	80071b6 <DMA_CheckFifoParam+0xe6>
      break;
 800719e:	bf00      	nop
 80071a0:	e00a      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      break;
 80071a2:	bf00      	nop
 80071a4:	e008      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      break;
 80071a6:	bf00      	nop
 80071a8:	e006      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      break;
 80071aa:	bf00      	nop
 80071ac:	e004      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      break;
 80071ae:	bf00      	nop
 80071b0:	e002      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80071b2:	bf00      	nop
 80071b4:	e000      	b.n	80071b8 <DMA_CheckFifoParam+0xe8>
      break;
 80071b6:	bf00      	nop
    }
  } 
  
  return status; 
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop

080071c8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e039      	b.n	800724e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d106      	bne.n	80071f4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fa fb0c 	bl	800180c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007218:	f023 0107 	bic.w	r1, r3, #7
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	689a      	ldr	r2, [r3, #8]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	430a      	orrs	r2, r1
 8007226:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800722e:	4b0a      	ldr	r3, [pc, #40]	@ (8007258 <HAL_DMA2D_Init+0x90>)
 8007230:	4013      	ands	r3, r2
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	68d1      	ldr	r1, [r2, #12]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	6812      	ldr	r2, [r2, #0]
 800723a:	430b      	orrs	r3, r1
 800723c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	ffffc000 	.word	0xffffc000

0800725c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af02      	add	r7, sp, #8
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
 8007268:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007270:	2b01      	cmp	r3, #1
 8007272:	d101      	bne.n	8007278 <HAL_DMA2D_Start+0x1c>
 8007274:	2302      	movs	r3, #2
 8007276:	e018      	b.n	80072aa <HAL_DMA2D_Start+0x4e>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	68b9      	ldr	r1, [r7, #8]
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f000 f988 	bl	80075a8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0201 	orr.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3710      	adds	r7, #16
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b086      	sub	sp, #24
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
 80072ba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80072bc:	2300      	movs	r3, #0
 80072be:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d056      	beq.n	800737c <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80072ce:	f7fe fef1 	bl	80060b4 <HAL_GetTick>
 80072d2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80072d4:	e04b      	b.n	800736e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d023      	beq.n	8007330 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f003 0320 	and.w	r3, r3, #32
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d005      	beq.n	80072fe <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f6:	f043 0202 	orr.w	r2, r3, #2
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f003 0301 	and.w	r3, r3, #1
 8007304:	2b00      	cmp	r3, #0
 8007306:	d005      	beq.n	8007314 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800730c:	f043 0201 	orr.w	r2, r3, #1
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2221      	movs	r2, #33	@ 0x21
 800731a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2204      	movs	r2, #4
 8007320:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e0a5      	b.n	800747c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007336:	d01a      	beq.n	800736e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007338:	f7fe febc 	bl	80060b4 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	683a      	ldr	r2, [r7, #0]
 8007344:	429a      	cmp	r2, r3
 8007346:	d302      	bcc.n	800734e <HAL_DMA2D_PollForTransfer+0x9c>
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d10f      	bne.n	800736e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007352:	f043 0220 	orr.w	r2, r3, #32
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2203      	movs	r2, #3
 800735e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e086      	b.n	800747c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	f003 0302 	and.w	r3, r3, #2
 8007378:	2b00      	cmp	r3, #0
 800737a:	d0ac      	beq.n	80072d6 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	69db      	ldr	r3, [r3, #28]
 8007382:	f003 0320 	and.w	r3, r3, #32
 8007386:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800738e:	f003 0320 	and.w	r3, r3, #32
 8007392:	693a      	ldr	r2, [r7, #16]
 8007394:	4313      	orrs	r3, r2
 8007396:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d061      	beq.n	8007462 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800739e:	f7fe fe89 	bl	80060b4 <HAL_GetTick>
 80073a2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80073a4:	e056      	b.n	8007454 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d02e      	beq.n	8007416 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f003 0308 	and.w	r3, r3, #8
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d005      	beq.n	80073ce <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073c6:	f043 0204 	orr.w	r2, r3, #4
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f003 0320 	and.w	r3, r3, #32
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073dc:	f043 0202 	orr.w	r2, r3, #2
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d005      	beq.n	80073fa <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073f2:	f043 0201 	orr.w	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2229      	movs	r2, #41	@ 0x29
 8007400:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2204      	movs	r2, #4
 8007406:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e032      	b.n	800747c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800741c:	d01a      	beq.n	8007454 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800741e:	f7fe fe49 	bl	80060b4 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	683a      	ldr	r2, [r7, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d302      	bcc.n	8007434 <HAL_DMA2D_PollForTransfer+0x182>
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10f      	bne.n	8007454 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007438:	f043 0220 	orr.w	r2, r3, #32
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2203      	movs	r2, #3
 8007444:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e013      	b.n	800747c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f003 0310 	and.w	r3, r3, #16
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0a1      	beq.n	80073a6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2212      	movs	r2, #18
 8007468:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800747a:	2300      	movs	r3, #0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3718      	adds	r7, #24
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8007484:	b480      	push	{r7}
 8007486:	b087      	sub	sp, #28
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800749c:	2b01      	cmp	r3, #1
 800749e:	d101      	bne.n	80074a4 <HAL_DMA2D_ConfigLayer+0x20>
 80074a0:	2302      	movs	r3, #2
 80074a2:	e079      	b.n	8007598 <HAL_DMA2D_ConfigLayer+0x114>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2202      	movs	r2, #2
 80074b0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	011b      	lsls	r3, r3, #4
 80074b8:	3318      	adds	r3, #24
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	4413      	add	r3, r2
 80074be:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	041b      	lsls	r3, r3, #16
 80074ca:	4313      	orrs	r3, r2
 80074cc:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80074ce:	4b35      	ldr	r3, [pc, #212]	@ (80075a4 <HAL_DMA2D_ConfigLayer+0x120>)
 80074d0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b0a      	cmp	r3, #10
 80074d8:	d003      	beq.n	80074e2 <HAL_DMA2D_ConfigLayer+0x5e>
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	2b09      	cmp	r3, #9
 80074e0:	d107      	bne.n	80074f2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	617b      	str	r3, [r7, #20]
 80074f0:	e005      	b.n	80074fe <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	061b      	lsls	r3, r3, #24
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d120      	bne.n	8007546 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	43db      	mvns	r3, r3
 800750e:	ea02 0103 	and.w	r1, r2, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	430a      	orrs	r2, r1
 800751a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	6812      	ldr	r2, [r2, #0]
 8007524:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	2b0a      	cmp	r3, #10
 800752c:	d003      	beq.n	8007536 <HAL_DMA2D_ConfigLayer+0xb2>
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	2b09      	cmp	r3, #9
 8007534:	d127      	bne.n	8007586 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	68da      	ldr	r2, [r3, #12]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007542:	629a      	str	r2, [r3, #40]	@ 0x28
 8007544:	e01f      	b.n	8007586 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	69da      	ldr	r2, [r3, #28]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	43db      	mvns	r3, r3
 8007550:	ea02 0103 	and.w	r1, r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	430a      	orrs	r2, r1
 800755c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	693a      	ldr	r2, [r7, #16]
 8007564:	6812      	ldr	r2, [r2, #0]
 8007566:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	2b0a      	cmp	r3, #10
 800756e:	d003      	beq.n	8007578 <HAL_DMA2D_ConfigLayer+0xf4>
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	2b09      	cmp	r3, #9
 8007576:	d106      	bne.n	8007586 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	68da      	ldr	r2, [r3, #12]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007584:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	371c      	adds	r7, #28
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr
 80075a4:	ff03000f 	.word	0xff03000f

080075a8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b08b      	sub	sp, #44	@ 0x2c
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075bc:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	041a      	lsls	r2, r3, #16
 80075c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c6:	431a      	orrs	r2, r3
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	430a      	orrs	r2, r1
 80075ce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80075e0:	d174      	bne.n	80076cc <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80075e8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80075f0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80075f8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d108      	bne.n	800761a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8007608:	69ba      	ldr	r2, [r7, #24]
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	431a      	orrs	r2, r3
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	4313      	orrs	r3, r2
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	4313      	orrs	r3, r2
 8007616:	627b      	str	r3, [r7, #36]	@ 0x24
 8007618:	e053      	b.n	80076c2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	2b01      	cmp	r3, #1
 8007620:	d106      	bne.n	8007630 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8007622:	69ba      	ldr	r2, [r7, #24]
 8007624:	69fb      	ldr	r3, [r7, #28]
 8007626:	4313      	orrs	r3, r2
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	4313      	orrs	r3, r2
 800762c:	627b      	str	r3, [r7, #36]	@ 0x24
 800762e:	e048      	b.n	80076c2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	2b02      	cmp	r3, #2
 8007636:	d111      	bne.n	800765c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	0cdb      	lsrs	r3, r3, #19
 800763c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	0a9b      	lsrs	r3, r3, #10
 8007642:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	08db      	lsrs	r3, r3, #3
 8007648:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	015a      	lsls	r2, r3, #5
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	02db      	lsls	r3, r3, #11
 8007652:	4313      	orrs	r3, r2
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	4313      	orrs	r3, r2
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
 800765a:	e032      	b.n	80076c2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	2b03      	cmp	r3, #3
 8007662:	d117      	bne.n	8007694 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	0fdb      	lsrs	r3, r3, #31
 8007668:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	0cdb      	lsrs	r3, r3, #19
 800766e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	0adb      	lsrs	r3, r3, #11
 8007674:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	08db      	lsrs	r3, r3, #3
 800767a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	015a      	lsls	r2, r3, #5
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	029b      	lsls	r3, r3, #10
 8007684:	431a      	orrs	r2, r3
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	03db      	lsls	r3, r3, #15
 800768a:	4313      	orrs	r3, r2
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	4313      	orrs	r3, r2
 8007690:	627b      	str	r3, [r7, #36]	@ 0x24
 8007692:	e016      	b.n	80076c2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8007694:	6a3b      	ldr	r3, [r7, #32]
 8007696:	0f1b      	lsrs	r3, r3, #28
 8007698:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	0d1b      	lsrs	r3, r3, #20
 800769e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	0b1b      	lsrs	r3, r3, #12
 80076a4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	091b      	lsrs	r3, r3, #4
 80076aa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	011a      	lsls	r2, r3, #4
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	021b      	lsls	r3, r3, #8
 80076b4:	431a      	orrs	r2, r3
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	031b      	lsls	r3, r3, #12
 80076ba:	4313      	orrs	r3, r2
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	4313      	orrs	r3, r2
 80076c0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c8:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80076ca:	e003      	b.n	80076d4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68ba      	ldr	r2, [r7, #8]
 80076d2:	60da      	str	r2, [r3, #12]
}
 80076d4:	bf00      	nop
 80076d6:	372c      	adds	r7, #44	@ 0x2c
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b089      	sub	sp, #36	@ 0x24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80076ea:	2300      	movs	r3, #0
 80076ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80076ee:	2300      	movs	r3, #0
 80076f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80076f2:	2300      	movs	r3, #0
 80076f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80076f6:	2300      	movs	r3, #0
 80076f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80076fa:	2300      	movs	r3, #0
 80076fc:	61fb      	str	r3, [r7, #28]
 80076fe:	e175      	b.n	80079ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007700:	2201      	movs	r2, #1
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	fa02 f303 	lsl.w	r3, r2, r3
 8007708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	4013      	ands	r3, r2
 8007712:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	429a      	cmp	r2, r3
 800771a:	f040 8164 	bne.w	80079e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	f003 0303 	and.w	r3, r3, #3
 8007726:	2b01      	cmp	r3, #1
 8007728:	d005      	beq.n	8007736 <HAL_GPIO_Init+0x56>
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	f003 0303 	and.w	r3, r3, #3
 8007732:	2b02      	cmp	r3, #2
 8007734:	d130      	bne.n	8007798 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	005b      	lsls	r3, r3, #1
 8007740:	2203      	movs	r2, #3
 8007742:	fa02 f303 	lsl.w	r3, r2, r3
 8007746:	43db      	mvns	r3, r3
 8007748:	69ba      	ldr	r2, [r7, #24]
 800774a:	4013      	ands	r3, r2
 800774c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	68da      	ldr	r2, [r3, #12]
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	005b      	lsls	r3, r3, #1
 8007756:	fa02 f303 	lsl.w	r3, r2, r3
 800775a:	69ba      	ldr	r2, [r7, #24]
 800775c:	4313      	orrs	r3, r2
 800775e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	69ba      	ldr	r2, [r7, #24]
 8007764:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800776c:	2201      	movs	r2, #1
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	fa02 f303 	lsl.w	r3, r2, r3
 8007774:	43db      	mvns	r3, r3
 8007776:	69ba      	ldr	r2, [r7, #24]
 8007778:	4013      	ands	r3, r2
 800777a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	091b      	lsrs	r3, r3, #4
 8007782:	f003 0201 	and.w	r2, r3, #1
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	fa02 f303 	lsl.w	r3, r2, r3
 800778c:	69ba      	ldr	r2, [r7, #24]
 800778e:	4313      	orrs	r3, r2
 8007790:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	f003 0303 	and.w	r3, r3, #3
 80077a0:	2b03      	cmp	r3, #3
 80077a2:	d017      	beq.n	80077d4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	005b      	lsls	r3, r3, #1
 80077ae:	2203      	movs	r2, #3
 80077b0:	fa02 f303 	lsl.w	r3, r2, r3
 80077b4:	43db      	mvns	r3, r3
 80077b6:	69ba      	ldr	r2, [r7, #24]
 80077b8:	4013      	ands	r3, r2
 80077ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	fa02 f303 	lsl.w	r3, r2, r3
 80077c8:	69ba      	ldr	r2, [r7, #24]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	69ba      	ldr	r2, [r7, #24]
 80077d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	f003 0303 	and.w	r3, r3, #3
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d123      	bne.n	8007828 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	08da      	lsrs	r2, r3, #3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	3208      	adds	r2, #8
 80077e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	f003 0307 	and.w	r3, r3, #7
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	220f      	movs	r2, #15
 80077f8:	fa02 f303 	lsl.w	r3, r2, r3
 80077fc:	43db      	mvns	r3, r3
 80077fe:	69ba      	ldr	r2, [r7, #24]
 8007800:	4013      	ands	r3, r2
 8007802:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	691a      	ldr	r2, [r3, #16]
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	f003 0307 	and.w	r3, r3, #7
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	fa02 f303 	lsl.w	r3, r2, r3
 8007814:	69ba      	ldr	r2, [r7, #24]
 8007816:	4313      	orrs	r3, r2
 8007818:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	08da      	lsrs	r2, r3, #3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	3208      	adds	r2, #8
 8007822:	69b9      	ldr	r1, [r7, #24]
 8007824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	2203      	movs	r2, #3
 8007834:	fa02 f303 	lsl.w	r3, r2, r3
 8007838:	43db      	mvns	r3, r3
 800783a:	69ba      	ldr	r2, [r7, #24]
 800783c:	4013      	ands	r3, r2
 800783e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f003 0203 	and.w	r2, r3, #3
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	005b      	lsls	r3, r3, #1
 800784c:	fa02 f303 	lsl.w	r3, r2, r3
 8007850:	69ba      	ldr	r2, [r7, #24]
 8007852:	4313      	orrs	r3, r2
 8007854:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 80be 	beq.w	80079e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800786a:	4b66      	ldr	r3, [pc, #408]	@ (8007a04 <HAL_GPIO_Init+0x324>)
 800786c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800786e:	4a65      	ldr	r2, [pc, #404]	@ (8007a04 <HAL_GPIO_Init+0x324>)
 8007870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007874:	6453      	str	r3, [r2, #68]	@ 0x44
 8007876:	4b63      	ldr	r3, [pc, #396]	@ (8007a04 <HAL_GPIO_Init+0x324>)
 8007878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800787a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007882:	4a61      	ldr	r2, [pc, #388]	@ (8007a08 <HAL_GPIO_Init+0x328>)
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	089b      	lsrs	r3, r3, #2
 8007888:	3302      	adds	r3, #2
 800788a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800788e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f003 0303 	and.w	r3, r3, #3
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	220f      	movs	r2, #15
 800789a:	fa02 f303 	lsl.w	r3, r2, r3
 800789e:	43db      	mvns	r3, r3
 80078a0:	69ba      	ldr	r2, [r7, #24]
 80078a2:	4013      	ands	r3, r2
 80078a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a58      	ldr	r2, [pc, #352]	@ (8007a0c <HAL_GPIO_Init+0x32c>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d037      	beq.n	800791e <HAL_GPIO_Init+0x23e>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	4a57      	ldr	r2, [pc, #348]	@ (8007a10 <HAL_GPIO_Init+0x330>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d031      	beq.n	800791a <HAL_GPIO_Init+0x23a>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4a56      	ldr	r2, [pc, #344]	@ (8007a14 <HAL_GPIO_Init+0x334>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d02b      	beq.n	8007916 <HAL_GPIO_Init+0x236>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a55      	ldr	r2, [pc, #340]	@ (8007a18 <HAL_GPIO_Init+0x338>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d025      	beq.n	8007912 <HAL_GPIO_Init+0x232>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	4a54      	ldr	r2, [pc, #336]	@ (8007a1c <HAL_GPIO_Init+0x33c>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d01f      	beq.n	800790e <HAL_GPIO_Init+0x22e>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a53      	ldr	r2, [pc, #332]	@ (8007a20 <HAL_GPIO_Init+0x340>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d019      	beq.n	800790a <HAL_GPIO_Init+0x22a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a52      	ldr	r2, [pc, #328]	@ (8007a24 <HAL_GPIO_Init+0x344>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d013      	beq.n	8007906 <HAL_GPIO_Init+0x226>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a51      	ldr	r2, [pc, #324]	@ (8007a28 <HAL_GPIO_Init+0x348>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d00d      	beq.n	8007902 <HAL_GPIO_Init+0x222>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a50      	ldr	r2, [pc, #320]	@ (8007a2c <HAL_GPIO_Init+0x34c>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d007      	beq.n	80078fe <HAL_GPIO_Init+0x21e>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a4f      	ldr	r2, [pc, #316]	@ (8007a30 <HAL_GPIO_Init+0x350>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d101      	bne.n	80078fa <HAL_GPIO_Init+0x21a>
 80078f6:	2309      	movs	r3, #9
 80078f8:	e012      	b.n	8007920 <HAL_GPIO_Init+0x240>
 80078fa:	230a      	movs	r3, #10
 80078fc:	e010      	b.n	8007920 <HAL_GPIO_Init+0x240>
 80078fe:	2308      	movs	r3, #8
 8007900:	e00e      	b.n	8007920 <HAL_GPIO_Init+0x240>
 8007902:	2307      	movs	r3, #7
 8007904:	e00c      	b.n	8007920 <HAL_GPIO_Init+0x240>
 8007906:	2306      	movs	r3, #6
 8007908:	e00a      	b.n	8007920 <HAL_GPIO_Init+0x240>
 800790a:	2305      	movs	r3, #5
 800790c:	e008      	b.n	8007920 <HAL_GPIO_Init+0x240>
 800790e:	2304      	movs	r3, #4
 8007910:	e006      	b.n	8007920 <HAL_GPIO_Init+0x240>
 8007912:	2303      	movs	r3, #3
 8007914:	e004      	b.n	8007920 <HAL_GPIO_Init+0x240>
 8007916:	2302      	movs	r3, #2
 8007918:	e002      	b.n	8007920 <HAL_GPIO_Init+0x240>
 800791a:	2301      	movs	r3, #1
 800791c:	e000      	b.n	8007920 <HAL_GPIO_Init+0x240>
 800791e:	2300      	movs	r3, #0
 8007920:	69fa      	ldr	r2, [r7, #28]
 8007922:	f002 0203 	and.w	r2, r2, #3
 8007926:	0092      	lsls	r2, r2, #2
 8007928:	4093      	lsls	r3, r2
 800792a:	69ba      	ldr	r2, [r7, #24]
 800792c:	4313      	orrs	r3, r2
 800792e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007930:	4935      	ldr	r1, [pc, #212]	@ (8007a08 <HAL_GPIO_Init+0x328>)
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	089b      	lsrs	r3, r3, #2
 8007936:	3302      	adds	r3, #2
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800793e:	4b3d      	ldr	r3, [pc, #244]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	43db      	mvns	r3, r3
 8007948:	69ba      	ldr	r2, [r7, #24]
 800794a:	4013      	ands	r3, r2
 800794c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800795a:	69ba      	ldr	r2, [r7, #24]
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	4313      	orrs	r3, r2
 8007960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007962:	4a34      	ldr	r2, [pc, #208]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007968:	4b32      	ldr	r3, [pc, #200]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	43db      	mvns	r3, r3
 8007972:	69ba      	ldr	r2, [r7, #24]
 8007974:	4013      	ands	r3, r2
 8007976:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007980:	2b00      	cmp	r3, #0
 8007982:	d003      	beq.n	800798c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007984:	69ba      	ldr	r2, [r7, #24]
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	4313      	orrs	r3, r2
 800798a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800798c:	4a29      	ldr	r2, [pc, #164]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007992:	4b28      	ldr	r3, [pc, #160]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	43db      	mvns	r3, r3
 800799c:	69ba      	ldr	r2, [r7, #24]
 800799e:	4013      	ands	r3, r2
 80079a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d003      	beq.n	80079b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80079ae:	69ba      	ldr	r2, [r7, #24]
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80079b6:	4a1f      	ldr	r2, [pc, #124]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80079bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	43db      	mvns	r3, r3
 80079c6:	69ba      	ldr	r2, [r7, #24]
 80079c8:	4013      	ands	r3, r2
 80079ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d003      	beq.n	80079e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80079d8:	69ba      	ldr	r2, [r7, #24]
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	4313      	orrs	r3, r2
 80079de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80079e0:	4a14      	ldr	r2, [pc, #80]	@ (8007a34 <HAL_GPIO_Init+0x354>)
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	3301      	adds	r3, #1
 80079ea:	61fb      	str	r3, [r7, #28]
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	2b0f      	cmp	r3, #15
 80079f0:	f67f ae86 	bls.w	8007700 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80079f4:	bf00      	nop
 80079f6:	bf00      	nop
 80079f8:	3724      	adds	r7, #36	@ 0x24
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	40023800 	.word	0x40023800
 8007a08:	40013800 	.word	0x40013800
 8007a0c:	40020000 	.word	0x40020000
 8007a10:	40020400 	.word	0x40020400
 8007a14:	40020800 	.word	0x40020800
 8007a18:	40020c00 	.word	0x40020c00
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	40021400 	.word	0x40021400
 8007a24:	40021800 	.word	0x40021800
 8007a28:	40021c00 	.word	0x40021c00
 8007a2c:	40022000 	.word	0x40022000
 8007a30:	40022400 	.word	0x40022400
 8007a34:	40013c00 	.word	0x40013c00

08007a38 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8007a42:	2300      	movs	r3, #0
 8007a44:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007a46:	2300      	movs	r3, #0
 8007a48:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007a4e:	2300      	movs	r3, #0
 8007a50:	617b      	str	r3, [r7, #20]
 8007a52:	e0d9      	b.n	8007c08 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007a54:	2201      	movs	r2, #1
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	fa02 f303 	lsl.w	r3, r2, r3
 8007a5c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007a5e:	683a      	ldr	r2, [r7, #0]
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	4013      	ands	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	f040 80c9 	bne.w	8007c02 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007a70:	4a6b      	ldr	r2, [pc, #428]	@ (8007c20 <HAL_GPIO_DeInit+0x1e8>)
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	089b      	lsrs	r3, r3, #2
 8007a76:	3302      	adds	r3, #2
 8007a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a7c:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f003 0303 	and.w	r3, r3, #3
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	220f      	movs	r2, #15
 8007a88:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a63      	ldr	r2, [pc, #396]	@ (8007c24 <HAL_GPIO_DeInit+0x1ec>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d037      	beq.n	8007b0a <HAL_GPIO_DeInit+0xd2>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a62      	ldr	r2, [pc, #392]	@ (8007c28 <HAL_GPIO_DeInit+0x1f0>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d031      	beq.n	8007b06 <HAL_GPIO_DeInit+0xce>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a61      	ldr	r2, [pc, #388]	@ (8007c2c <HAL_GPIO_DeInit+0x1f4>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d02b      	beq.n	8007b02 <HAL_GPIO_DeInit+0xca>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a60      	ldr	r2, [pc, #384]	@ (8007c30 <HAL_GPIO_DeInit+0x1f8>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d025      	beq.n	8007afe <HAL_GPIO_DeInit+0xc6>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a5f      	ldr	r2, [pc, #380]	@ (8007c34 <HAL_GPIO_DeInit+0x1fc>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d01f      	beq.n	8007afa <HAL_GPIO_DeInit+0xc2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a5e      	ldr	r2, [pc, #376]	@ (8007c38 <HAL_GPIO_DeInit+0x200>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d019      	beq.n	8007af6 <HAL_GPIO_DeInit+0xbe>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a5d      	ldr	r2, [pc, #372]	@ (8007c3c <HAL_GPIO_DeInit+0x204>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d013      	beq.n	8007af2 <HAL_GPIO_DeInit+0xba>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a5c      	ldr	r2, [pc, #368]	@ (8007c40 <HAL_GPIO_DeInit+0x208>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d00d      	beq.n	8007aee <HAL_GPIO_DeInit+0xb6>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a5b      	ldr	r2, [pc, #364]	@ (8007c44 <HAL_GPIO_DeInit+0x20c>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d007      	beq.n	8007aea <HAL_GPIO_DeInit+0xb2>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a5a      	ldr	r2, [pc, #360]	@ (8007c48 <HAL_GPIO_DeInit+0x210>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d101      	bne.n	8007ae6 <HAL_GPIO_DeInit+0xae>
 8007ae2:	2309      	movs	r3, #9
 8007ae4:	e012      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007ae6:	230a      	movs	r3, #10
 8007ae8:	e010      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007aea:	2308      	movs	r3, #8
 8007aec:	e00e      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007aee:	2307      	movs	r3, #7
 8007af0:	e00c      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007af2:	2306      	movs	r3, #6
 8007af4:	e00a      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007af6:	2305      	movs	r3, #5
 8007af8:	e008      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007afa:	2304      	movs	r3, #4
 8007afc:	e006      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007afe:	2303      	movs	r3, #3
 8007b00:	e004      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007b02:	2302      	movs	r3, #2
 8007b04:	e002      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007b06:	2301      	movs	r3, #1
 8007b08:	e000      	b.n	8007b0c <HAL_GPIO_DeInit+0xd4>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	f002 0203 	and.w	r2, r2, #3
 8007b12:	0092      	lsls	r2, r2, #2
 8007b14:	4093      	lsls	r3, r2
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d132      	bne.n	8007b82 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	43db      	mvns	r3, r3
 8007b24:	4949      	ldr	r1, [pc, #292]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b26:	4013      	ands	r3, r2
 8007b28:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007b2a:	4b48      	ldr	r3, [pc, #288]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	43db      	mvns	r3, r3
 8007b32:	4946      	ldr	r1, [pc, #280]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b34:	4013      	ands	r3, r2
 8007b36:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007b38:	4b44      	ldr	r3, [pc, #272]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b3a:	68da      	ldr	r2, [r3, #12]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	43db      	mvns	r3, r3
 8007b40:	4942      	ldr	r1, [pc, #264]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b42:	4013      	ands	r3, r2
 8007b44:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007b46:	4b41      	ldr	r3, [pc, #260]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b48:	689a      	ldr	r2, [r3, #8]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	43db      	mvns	r3, r3
 8007b4e:	493f      	ldr	r1, [pc, #252]	@ (8007c4c <HAL_GPIO_DeInit+0x214>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f003 0303 	and.w	r3, r3, #3
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	220f      	movs	r2, #15
 8007b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b62:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007b64:	4a2e      	ldr	r2, [pc, #184]	@ (8007c20 <HAL_GPIO_DeInit+0x1e8>)
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	089b      	lsrs	r3, r3, #2
 8007b6a:	3302      	adds	r3, #2
 8007b6c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	43da      	mvns	r2, r3
 8007b74:	482a      	ldr	r0, [pc, #168]	@ (8007c20 <HAL_GPIO_DeInit+0x1e8>)
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	089b      	lsrs	r3, r3, #2
 8007b7a:	400a      	ands	r2, r1
 8007b7c:	3302      	adds	r3, #2
 8007b7e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	005b      	lsls	r3, r3, #1
 8007b8a:	2103      	movs	r1, #3
 8007b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b90:	43db      	mvns	r3, r3
 8007b92:	401a      	ands	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	08da      	lsrs	r2, r3, #3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	3208      	adds	r2, #8
 8007ba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	f003 0307 	and.w	r3, r3, #7
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	220f      	movs	r2, #15
 8007bae:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb2:	43db      	mvns	r3, r3
 8007bb4:	697a      	ldr	r2, [r7, #20]
 8007bb6:	08d2      	lsrs	r2, r2, #3
 8007bb8:	4019      	ands	r1, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	3208      	adds	r2, #8
 8007bbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68da      	ldr	r2, [r3, #12]
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	005b      	lsls	r3, r3, #1
 8007bca:	2103      	movs	r1, #3
 8007bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8007bd0:	43db      	mvns	r3, r3
 8007bd2:	401a      	ands	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	2101      	movs	r1, #1
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	fa01 f303 	lsl.w	r3, r1, r3
 8007be4:	43db      	mvns	r3, r3
 8007be6:	401a      	ands	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	689a      	ldr	r2, [r3, #8]
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	005b      	lsls	r3, r3, #1
 8007bf4:	2103      	movs	r1, #3
 8007bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bfa:	43db      	mvns	r3, r3
 8007bfc:	401a      	ands	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	3301      	adds	r3, #1
 8007c06:	617b      	str	r3, [r7, #20]
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	2b0f      	cmp	r3, #15
 8007c0c:	f67f af22 	bls.w	8007a54 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007c10:	bf00      	nop
 8007c12:	bf00      	nop
 8007c14:	371c      	adds	r7, #28
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	40013800 	.word	0x40013800
 8007c24:	40020000 	.word	0x40020000
 8007c28:	40020400 	.word	0x40020400
 8007c2c:	40020800 	.word	0x40020800
 8007c30:	40020c00 	.word	0x40020c00
 8007c34:	40021000 	.word	0x40021000
 8007c38:	40021400 	.word	0x40021400
 8007c3c:	40021800 	.word	0x40021800
 8007c40:	40021c00 	.word	0x40021c00
 8007c44:	40022000 	.word	0x40022000
 8007c48:	40022400 	.word	0x40022400
 8007c4c:	40013c00 	.word	0x40013c00

08007c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	460b      	mov	r3, r1
 8007c5a:	807b      	strh	r3, [r7, #2]
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c60:	787b      	ldrb	r3, [r7, #1]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d003      	beq.n	8007c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c66:	887a      	ldrh	r2, [r7, #2]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007c6c:	e003      	b.n	8007c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007c6e:	887b      	ldrh	r3, [r7, #2]
 8007c70:	041a      	lsls	r2, r3, #16
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	619a      	str	r2, [r3, #24]
}
 8007c76:	bf00      	nop
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr
	...

08007c84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b082      	sub	sp, #8
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007c8e:	4b08      	ldr	r3, [pc, #32]	@ (8007cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007c90:	695a      	ldr	r2, [r3, #20]
 8007c92:	88fb      	ldrh	r3, [r7, #6]
 8007c94:	4013      	ands	r3, r2
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d006      	beq.n	8007ca8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007c9a:	4a05      	ldr	r2, [pc, #20]	@ (8007cb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007c9c:	88fb      	ldrh	r3, [r7, #6]
 8007c9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007ca0:	88fb      	ldrh	r3, [r7, #6]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7f9 f9dc 	bl	8001060 <HAL_GPIO_EXTI_Callback>
  }
}
 8007ca8:	bf00      	nop
 8007caa:	3708      	adds	r7, #8
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	40013c00 	.word	0x40013c00

08007cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e08b      	b.n	8007dde <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d106      	bne.n	8007ce0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f7fa f82a 	bl	8001d34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2224      	movs	r2, #36	@ 0x24
 8007ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f022 0201 	bic.w	r2, r2, #1
 8007cf6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685a      	ldr	r2, [r3, #4]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007d04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689a      	ldr	r2, [r3, #8]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d107      	bne.n	8007d2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	689a      	ldr	r2, [r3, #8]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007d2a:	609a      	str	r2, [r3, #8]
 8007d2c:	e006      	b.n	8007d3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	689a      	ldr	r2, [r3, #8]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007d3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	d108      	bne.n	8007d56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d52:	605a      	str	r2, [r3, #4]
 8007d54:	e007      	b.n	8007d66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	685a      	ldr	r2, [r3, #4]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	6859      	ldr	r1, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	4b1d      	ldr	r3, [pc, #116]	@ (8007de8 <HAL_I2C_Init+0x134>)
 8007d72:	430b      	orrs	r3, r1
 8007d74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68da      	ldr	r2, [r3, #12]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	691a      	ldr	r2, [r3, #16]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	699b      	ldr	r3, [r3, #24]
 8007d96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	430a      	orrs	r2, r1
 8007d9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	69d9      	ldr	r1, [r3, #28]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a1a      	ldr	r2, [r3, #32]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0201 	orr.w	r2, r2, #1
 8007dbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2220      	movs	r2, #32
 8007dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3708      	adds	r7, #8
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	02008000 	.word	0x02008000

08007dec <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d101      	bne.n	8007dfe <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e021      	b.n	8007e42 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2224      	movs	r2, #36	@ 0x24
 8007e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 0201 	bic.w	r2, r2, #1
 8007e14:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f7f9 ffec 	bl	8001df4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
	...

08007e4c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b088      	sub	sp, #32
 8007e50:	af02      	add	r7, sp, #8
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	4608      	mov	r0, r1
 8007e56:	4611      	mov	r1, r2
 8007e58:	461a      	mov	r2, r3
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	817b      	strh	r3, [r7, #10]
 8007e5e:	460b      	mov	r3, r1
 8007e60:	813b      	strh	r3, [r7, #8]
 8007e62:	4613      	mov	r3, r2
 8007e64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b20      	cmp	r3, #32
 8007e70:	f040 80f9 	bne.w	8008066 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e74:	6a3b      	ldr	r3, [r7, #32]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d002      	beq.n	8007e80 <HAL_I2C_Mem_Write+0x34>
 8007e7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d105      	bne.n	8007e8c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e86:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e0ed      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d101      	bne.n	8007e9a <HAL_I2C_Mem_Write+0x4e>
 8007e96:	2302      	movs	r3, #2
 8007e98:	e0e6      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007ea2:	f7fe f907 	bl	80060b4 <HAL_GetTick>
 8007ea6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	2319      	movs	r3, #25
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 fad1 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d001      	beq.n	8007ec4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e0d1      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2221      	movs	r2, #33	@ 0x21
 8007ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2240      	movs	r2, #64	@ 0x40
 8007ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6a3a      	ldr	r2, [r7, #32]
 8007ede:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ee4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007eec:	88f8      	ldrh	r0, [r7, #6]
 8007eee:	893a      	ldrh	r2, [r7, #8]
 8007ef0:	8979      	ldrh	r1, [r7, #10]
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	9301      	str	r3, [sp, #4]
 8007ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	4603      	mov	r3, r0
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f9e1 	bl	80082c4 <I2C_RequestMemoryWrite>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d005      	beq.n	8007f14 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e0a9      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	2bff      	cmp	r3, #255	@ 0xff
 8007f1c:	d90e      	bls.n	8007f3c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	22ff      	movs	r2, #255	@ 0xff
 8007f22:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f28:	b2da      	uxtb	r2, r3
 8007f2a:	8979      	ldrh	r1, [r7, #10]
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f34:	68f8      	ldr	r0, [r7, #12]
 8007f36:	f000 fc55 	bl	80087e4 <I2C_TransferConfig>
 8007f3a:	e00f      	b.n	8007f5c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	8979      	ldrh	r1, [r7, #10]
 8007f4e:	2300      	movs	r3, #0
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f000 fc44 	bl	80087e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f5c:	697a      	ldr	r2, [r7, #20]
 8007f5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f60:	68f8      	ldr	r0, [r7, #12]
 8007f62:	f000 fad4 	bl	800850e <I2C_WaitOnTXISFlagUntilTimeout>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d001      	beq.n	8007f70 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e07b      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f74:	781a      	ldrb	r2, [r3, #0]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f80:	1c5a      	adds	r2, r3, #1
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	b29a      	uxth	r2, r3
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f98:	3b01      	subs	r3, #1
 8007f9a:	b29a      	uxth	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d034      	beq.n	8008014 <HAL_I2C_Mem_Write+0x1c8>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d130      	bne.n	8008014 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	9300      	str	r3, [sp, #0]
 8007fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb8:	2200      	movs	r2, #0
 8007fba:	2180      	movs	r1, #128	@ 0x80
 8007fbc:	68f8      	ldr	r0, [r7, #12]
 8007fbe:	f000 fa4d 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d001      	beq.n	8007fcc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e04d      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	2bff      	cmp	r3, #255	@ 0xff
 8007fd4:	d90e      	bls.n	8007ff4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	22ff      	movs	r2, #255	@ 0xff
 8007fda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fe0:	b2da      	uxtb	r2, r3
 8007fe2:	8979      	ldrh	r1, [r7, #10]
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	9300      	str	r3, [sp, #0]
 8007fe8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 fbf9 	bl	80087e4 <I2C_TransferConfig>
 8007ff2:	e00f      	b.n	8008014 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ff8:	b29a      	uxth	r2, r3
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008002:	b2da      	uxtb	r2, r3
 8008004:	8979      	ldrh	r1, [r7, #10]
 8008006:	2300      	movs	r3, #0
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f000 fbe8 	bl	80087e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008018:	b29b      	uxth	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	d19e      	bne.n	8007f5c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 faba 	bl	800859c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d001      	beq.n	8008032 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e01a      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2220      	movs	r2, #32
 8008038:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	6859      	ldr	r1, [r3, #4]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	4b0a      	ldr	r3, [pc, #40]	@ (8008070 <HAL_I2C_Mem_Write+0x224>)
 8008046:	400b      	ands	r3, r1
 8008048:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2220      	movs	r2, #32
 800804e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	e000      	b.n	8008068 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008066:	2302      	movs	r3, #2
  }
}
 8008068:	4618      	mov	r0, r3
 800806a:	3718      	adds	r7, #24
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}
 8008070:	fe00e800 	.word	0xfe00e800

08008074 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b088      	sub	sp, #32
 8008078:	af02      	add	r7, sp, #8
 800807a:	60f8      	str	r0, [r7, #12]
 800807c:	4608      	mov	r0, r1
 800807e:	4611      	mov	r1, r2
 8008080:	461a      	mov	r2, r3
 8008082:	4603      	mov	r3, r0
 8008084:	817b      	strh	r3, [r7, #10]
 8008086:	460b      	mov	r3, r1
 8008088:	813b      	strh	r3, [r7, #8]
 800808a:	4613      	mov	r3, r2
 800808c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b20      	cmp	r3, #32
 8008098:	f040 80fd 	bne.w	8008296 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800809c:	6a3b      	ldr	r3, [r7, #32]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d002      	beq.n	80080a8 <HAL_I2C_Mem_Read+0x34>
 80080a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d105      	bne.n	80080b4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080ae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e0f1      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d101      	bne.n	80080c2 <HAL_I2C_Mem_Read+0x4e>
 80080be:	2302      	movs	r3, #2
 80080c0:	e0ea      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2201      	movs	r2, #1
 80080c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80080ca:	f7fd fff3 	bl	80060b4 <HAL_GetTick>
 80080ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	2319      	movs	r3, #25
 80080d6:	2201      	movs	r2, #1
 80080d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f000 f9bd 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e0d5      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2222      	movs	r2, #34	@ 0x22
 80080f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2240      	movs	r2, #64	@ 0x40
 80080f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	6a3a      	ldr	r2, [r7, #32]
 8008106:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800810c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008114:	88f8      	ldrh	r0, [r7, #6]
 8008116:	893a      	ldrh	r2, [r7, #8]
 8008118:	8979      	ldrh	r1, [r7, #10]
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	9301      	str	r3, [sp, #4]
 800811e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	4603      	mov	r3, r0
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f000 f921 	bl	800836c <I2C_RequestMemoryRead>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d005      	beq.n	800813c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e0ad      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008140:	b29b      	uxth	r3, r3
 8008142:	2bff      	cmp	r3, #255	@ 0xff
 8008144:	d90e      	bls.n	8008164 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2201      	movs	r2, #1
 800814a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008150:	b2da      	uxtb	r2, r3
 8008152:	8979      	ldrh	r1, [r7, #10]
 8008154:	4b52      	ldr	r3, [pc, #328]	@ (80082a0 <HAL_I2C_Mem_Read+0x22c>)
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 fb41 	bl	80087e4 <I2C_TransferConfig>
 8008162:	e00f      	b.n	8008184 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008172:	b2da      	uxtb	r2, r3
 8008174:	8979      	ldrh	r1, [r7, #10]
 8008176:	4b4a      	ldr	r3, [pc, #296]	@ (80082a0 <HAL_I2C_Mem_Read+0x22c>)
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f000 fb30 	bl	80087e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	9300      	str	r3, [sp, #0]
 8008188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818a:	2200      	movs	r2, #0
 800818c:	2104      	movs	r1, #4
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f000 f964 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e07c      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a8:	b2d2      	uxtb	r2, r2
 80081aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b0:	1c5a      	adds	r2, r3, #1
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081ba:	3b01      	subs	r3, #1
 80081bc:	b29a      	uxth	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	3b01      	subs	r3, #1
 80081ca:	b29a      	uxth	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d034      	beq.n	8008244 <HAL_I2C_Mem_Read+0x1d0>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d130      	bne.n	8008244 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e8:	2200      	movs	r2, #0
 80081ea:	2180      	movs	r1, #128	@ 0x80
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f000 f935 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d001      	beq.n	80081fc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e04d      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008200:	b29b      	uxth	r3, r3
 8008202:	2bff      	cmp	r3, #255	@ 0xff
 8008204:	d90e      	bls.n	8008224 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2201      	movs	r2, #1
 800820a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008210:	b2da      	uxtb	r2, r3
 8008212:	8979      	ldrh	r1, [r7, #10]
 8008214:	2300      	movs	r3, #0
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800821c:	68f8      	ldr	r0, [r7, #12]
 800821e:	f000 fae1 	bl	80087e4 <I2C_TransferConfig>
 8008222:	e00f      	b.n	8008244 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008228:	b29a      	uxth	r2, r3
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008232:	b2da      	uxtb	r2, r3
 8008234:	8979      	ldrh	r1, [r7, #10]
 8008236:	2300      	movs	r3, #0
 8008238:	9300      	str	r3, [sp, #0]
 800823a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f000 fad0 	bl	80087e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008248:	b29b      	uxth	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d19a      	bne.n	8008184 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 f9a2 	bl	800859c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d001      	beq.n	8008262 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	e01a      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2220      	movs	r2, #32
 8008268:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	6859      	ldr	r1, [r3, #4]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	4b0b      	ldr	r3, [pc, #44]	@ (80082a4 <HAL_I2C_Mem_Read+0x230>)
 8008276:	400b      	ands	r3, r1
 8008278:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2220      	movs	r2, #32
 800827e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2200      	movs	r2, #0
 8008286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008292:	2300      	movs	r3, #0
 8008294:	e000      	b.n	8008298 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008296:	2302      	movs	r3, #2
  }
}
 8008298:	4618      	mov	r0, r3
 800829a:	3718      	adds	r7, #24
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	80002400 	.word	0x80002400
 80082a4:	fe00e800 	.word	0xfe00e800

080082a8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b083      	sub	sp, #12
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082b6:	b2db      	uxtb	r3, r3
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	370c      	adds	r7, #12
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af02      	add	r7, sp, #8
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	4608      	mov	r0, r1
 80082ce:	4611      	mov	r1, r2
 80082d0:	461a      	mov	r2, r3
 80082d2:	4603      	mov	r3, r0
 80082d4:	817b      	strh	r3, [r7, #10]
 80082d6:	460b      	mov	r3, r1
 80082d8:	813b      	strh	r3, [r7, #8]
 80082da:	4613      	mov	r3, r2
 80082dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80082de:	88fb      	ldrh	r3, [r7, #6]
 80082e0:	b2da      	uxtb	r2, r3
 80082e2:	8979      	ldrh	r1, [r7, #10]
 80082e4:	4b20      	ldr	r3, [pc, #128]	@ (8008368 <I2C_RequestMemoryWrite+0xa4>)
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f000 fa79 	bl	80087e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082f2:	69fa      	ldr	r2, [r7, #28]
 80082f4:	69b9      	ldr	r1, [r7, #24]
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f000 f909 	bl	800850e <I2C_WaitOnTXISFlagUntilTimeout>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d001      	beq.n	8008306 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e02c      	b.n	8008360 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008306:	88fb      	ldrh	r3, [r7, #6]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d105      	bne.n	8008318 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800830c:	893b      	ldrh	r3, [r7, #8]
 800830e:	b2da      	uxtb	r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	629a      	str	r2, [r3, #40]	@ 0x28
 8008316:	e015      	b.n	8008344 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008318:	893b      	ldrh	r3, [r7, #8]
 800831a:	0a1b      	lsrs	r3, r3, #8
 800831c:	b29b      	uxth	r3, r3
 800831e:	b2da      	uxtb	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008326:	69fa      	ldr	r2, [r7, #28]
 8008328:	69b9      	ldr	r1, [r7, #24]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f000 f8ef 	bl	800850e <I2C_WaitOnTXISFlagUntilTimeout>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e012      	b.n	8008360 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800833a:	893b      	ldrh	r3, [r7, #8]
 800833c:	b2da      	uxtb	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	2200      	movs	r2, #0
 800834c:	2180      	movs	r1, #128	@ 0x80
 800834e:	68f8      	ldr	r0, [r7, #12]
 8008350:	f000 f884 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e000      	b.n	8008360 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	80002000 	.word	0x80002000

0800836c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b086      	sub	sp, #24
 8008370:	af02      	add	r7, sp, #8
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	4608      	mov	r0, r1
 8008376:	4611      	mov	r1, r2
 8008378:	461a      	mov	r2, r3
 800837a:	4603      	mov	r3, r0
 800837c:	817b      	strh	r3, [r7, #10]
 800837e:	460b      	mov	r3, r1
 8008380:	813b      	strh	r3, [r7, #8]
 8008382:	4613      	mov	r3, r2
 8008384:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008386:	88fb      	ldrh	r3, [r7, #6]
 8008388:	b2da      	uxtb	r2, r3
 800838a:	8979      	ldrh	r1, [r7, #10]
 800838c:	4b20      	ldr	r3, [pc, #128]	@ (8008410 <I2C_RequestMemoryRead+0xa4>)
 800838e:	9300      	str	r3, [sp, #0]
 8008390:	2300      	movs	r3, #0
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f000 fa26 	bl	80087e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008398:	69fa      	ldr	r2, [r7, #28]
 800839a:	69b9      	ldr	r1, [r7, #24]
 800839c:	68f8      	ldr	r0, [r7, #12]
 800839e:	f000 f8b6 	bl	800850e <I2C_WaitOnTXISFlagUntilTimeout>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d001      	beq.n	80083ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80083a8:	2301      	movs	r3, #1
 80083aa:	e02c      	b.n	8008406 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80083ac:	88fb      	ldrh	r3, [r7, #6]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d105      	bne.n	80083be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80083b2:	893b      	ldrh	r3, [r7, #8]
 80083b4:	b2da      	uxtb	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80083bc:	e015      	b.n	80083ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80083be:	893b      	ldrh	r3, [r7, #8]
 80083c0:	0a1b      	lsrs	r3, r3, #8
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	b2da      	uxtb	r2, r3
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083cc:	69fa      	ldr	r2, [r7, #28]
 80083ce:	69b9      	ldr	r1, [r7, #24]
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f000 f89c 	bl	800850e <I2C_WaitOnTXISFlagUntilTimeout>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e012      	b.n	8008406 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80083e0:	893b      	ldrh	r3, [r7, #8]
 80083e2:	b2da      	uxtb	r2, r3
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	2200      	movs	r2, #0
 80083f2:	2140      	movs	r1, #64	@ 0x40
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f000 f831 	bl	800845c <I2C_WaitOnFlagUntilTimeout>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d001      	beq.n	8008404 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	e000      	b.n	8008406 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	80002000 	.word	0x80002000

08008414 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	f003 0302 	and.w	r3, r3, #2
 8008426:	2b02      	cmp	r3, #2
 8008428:	d103      	bne.n	8008432 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2200      	movs	r2, #0
 8008430:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	f003 0301 	and.w	r3, r3, #1
 800843c:	2b01      	cmp	r3, #1
 800843e:	d007      	beq.n	8008450 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	699a      	ldr	r2, [r3, #24]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f042 0201 	orr.w	r2, r2, #1
 800844e:	619a      	str	r2, [r3, #24]
  }
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr

0800845c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	603b      	str	r3, [r7, #0]
 8008468:	4613      	mov	r3, r2
 800846a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800846c:	e03b      	b.n	80084e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800846e:	69ba      	ldr	r2, [r7, #24]
 8008470:	6839      	ldr	r1, [r7, #0]
 8008472:	68f8      	ldr	r0, [r7, #12]
 8008474:	f000 f8d6 	bl	8008624 <I2C_IsErrorOccurred>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e041      	b.n	8008506 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008488:	d02d      	beq.n	80084e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800848a:	f7fd fe13 	bl	80060b4 <HAL_GetTick>
 800848e:	4602      	mov	r2, r0
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	683a      	ldr	r2, [r7, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d302      	bcc.n	80084a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d122      	bne.n	80084e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	699a      	ldr	r2, [r3, #24]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	4013      	ands	r3, r2
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	bf0c      	ite	eq
 80084b0:	2301      	moveq	r3, #1
 80084b2:	2300      	movne	r3, #0
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	461a      	mov	r2, r3
 80084b8:	79fb      	ldrb	r3, [r7, #7]
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d113      	bne.n	80084e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c2:	f043 0220 	orr.w	r2, r3, #32
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	e00f      	b.n	8008506 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	699a      	ldr	r2, [r3, #24]
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	4013      	ands	r3, r2
 80084f0:	68ba      	ldr	r2, [r7, #8]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	bf0c      	ite	eq
 80084f6:	2301      	moveq	r3, #1
 80084f8:	2300      	movne	r3, #0
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	429a      	cmp	r2, r3
 8008502:	d0b4      	beq.n	800846e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}

0800850e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800850e:	b580      	push	{r7, lr}
 8008510:	b084      	sub	sp, #16
 8008512:	af00      	add	r7, sp, #0
 8008514:	60f8      	str	r0, [r7, #12]
 8008516:	60b9      	str	r1, [r7, #8]
 8008518:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800851a:	e033      	b.n	8008584 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	68b9      	ldr	r1, [r7, #8]
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f000 f87f 	bl	8008624 <I2C_IsErrorOccurred>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d001      	beq.n	8008530 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e031      	b.n	8008594 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008536:	d025      	beq.n	8008584 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008538:	f7fd fdbc 	bl	80060b4 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	68ba      	ldr	r2, [r7, #8]
 8008544:	429a      	cmp	r2, r3
 8008546:	d302      	bcc.n	800854e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d11a      	bne.n	8008584 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	699b      	ldr	r3, [r3, #24]
 8008554:	f003 0302 	and.w	r3, r3, #2
 8008558:	2b02      	cmp	r3, #2
 800855a:	d013      	beq.n	8008584 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008560:	f043 0220 	orr.w	r2, r3, #32
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2220      	movs	r2, #32
 800856c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2200      	movs	r2, #0
 800857c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	e007      	b.n	8008594 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b02      	cmp	r3, #2
 8008590:	d1c4      	bne.n	800851c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008592:	2300      	movs	r3, #0
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085a8:	e02f      	b.n	800860a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	68b9      	ldr	r1, [r7, #8]
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f000 f838 	bl	8008624 <I2C_IsErrorOccurred>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d001      	beq.n	80085be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	e02d      	b.n	800861a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085be:	f7fd fd79 	bl	80060b4 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d302      	bcc.n	80085d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d11a      	bne.n	800860a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	699b      	ldr	r3, [r3, #24]
 80085da:	f003 0320 	and.w	r3, r3, #32
 80085de:	2b20      	cmp	r3, #32
 80085e0:	d013      	beq.n	800860a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085e6:	f043 0220 	orr.w	r2, r3, #32
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2220      	movs	r2, #32
 80085f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e007      	b.n	800861a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	699b      	ldr	r3, [r3, #24]
 8008610:	f003 0320 	and.w	r3, r3, #32
 8008614:	2b20      	cmp	r3, #32
 8008616:	d1c8      	bne.n	80085aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3710      	adds	r7, #16
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b08a      	sub	sp, #40	@ 0x28
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008630:	2300      	movs	r3, #0
 8008632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800863e:	2300      	movs	r3, #0
 8008640:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	f003 0310 	and.w	r3, r3, #16
 800864c:	2b00      	cmp	r3, #0
 800864e:	d068      	beq.n	8008722 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2210      	movs	r2, #16
 8008656:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008658:	e049      	b.n	80086ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008660:	d045      	beq.n	80086ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008662:	f7fd fd27 	bl	80060b4 <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	429a      	cmp	r2, r3
 8008670:	d302      	bcc.n	8008678 <I2C_IsErrorOccurred+0x54>
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d13a      	bne.n	80086ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008682:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800868a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008696:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800869a:	d121      	bne.n	80086e0 <I2C_IsErrorOccurred+0xbc>
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086a2:	d01d      	beq.n	80086e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80086a4:	7cfb      	ldrb	r3, [r7, #19]
 80086a6:	2b20      	cmp	r3, #32
 80086a8:	d01a      	beq.n	80086e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	685a      	ldr	r2, [r3, #4]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80086b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80086ba:	f7fd fcfb 	bl	80060b4 <HAL_GetTick>
 80086be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086c0:	e00e      	b.n	80086e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80086c2:	f7fd fcf7 	bl	80060b4 <HAL_GetTick>
 80086c6:	4602      	mov	r2, r0
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	1ad3      	subs	r3, r2, r3
 80086cc:	2b19      	cmp	r3, #25
 80086ce:	d907      	bls.n	80086e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80086d0:	6a3b      	ldr	r3, [r7, #32]
 80086d2:	f043 0320 	orr.w	r3, r3, #32
 80086d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80086de:	e006      	b.n	80086ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	f003 0320 	and.w	r3, r3, #32
 80086ea:	2b20      	cmp	r3, #32
 80086ec:	d1e9      	bne.n	80086c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	699b      	ldr	r3, [r3, #24]
 80086f4:	f003 0320 	and.w	r3, r3, #32
 80086f8:	2b20      	cmp	r3, #32
 80086fa:	d003      	beq.n	8008704 <I2C_IsErrorOccurred+0xe0>
 80086fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0aa      	beq.n	800865a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008704:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008708:	2b00      	cmp	r3, #0
 800870a:	d103      	bne.n	8008714 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2220      	movs	r2, #32
 8008712:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008714:	6a3b      	ldr	r3, [r7, #32]
 8008716:	f043 0304 	orr.w	r3, r3, #4
 800871a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	699b      	ldr	r3, [r3, #24]
 8008728:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00b      	beq.n	800874c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	f043 0301 	orr.w	r3, r3, #1
 800873a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008744:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008752:	2b00      	cmp	r3, #0
 8008754:	d00b      	beq.n	800876e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	f043 0308 	orr.w	r3, r3, #8
 800875c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008766:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008774:	2b00      	cmp	r3, #0
 8008776:	d00b      	beq.n	8008790 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008778:	6a3b      	ldr	r3, [r7, #32]
 800877a:	f043 0302 	orr.w	r3, r3, #2
 800877e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008788:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008794:	2b00      	cmp	r3, #0
 8008796:	d01c      	beq.n	80087d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f7ff fe3b 	bl	8008414 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	6859      	ldr	r1, [r3, #4]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	4b0d      	ldr	r3, [pc, #52]	@ (80087e0 <I2C_IsErrorOccurred+0x1bc>)
 80087aa:	400b      	ands	r3, r1
 80087ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087b2:	6a3b      	ldr	r3, [r7, #32]
 80087b4:	431a      	orrs	r2, r3
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2220      	movs	r2, #32
 80087be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80087d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3728      	adds	r7, #40	@ 0x28
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	fe00e800 	.word	0xfe00e800

080087e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b087      	sub	sp, #28
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	607b      	str	r3, [r7, #4]
 80087ee:	460b      	mov	r3, r1
 80087f0:	817b      	strh	r3, [r7, #10]
 80087f2:	4613      	mov	r3, r2
 80087f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80087f6:	897b      	ldrh	r3, [r7, #10]
 80087f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80087fc:	7a7b      	ldrb	r3, [r7, #9]
 80087fe:	041b      	lsls	r3, r3, #16
 8008800:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008804:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800880a:	6a3b      	ldr	r3, [r7, #32]
 800880c:	4313      	orrs	r3, r2
 800880e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008812:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	685a      	ldr	r2, [r3, #4]
 800881a:	6a3b      	ldr	r3, [r7, #32]
 800881c:	0d5b      	lsrs	r3, r3, #21
 800881e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008822:	4b08      	ldr	r3, [pc, #32]	@ (8008844 <I2C_TransferConfig+0x60>)
 8008824:	430b      	orrs	r3, r1
 8008826:	43db      	mvns	r3, r3
 8008828:	ea02 0103 	and.w	r1, r2, r3
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	697a      	ldr	r2, [r7, #20]
 8008832:	430a      	orrs	r2, r1
 8008834:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008836:	bf00      	nop
 8008838:	371c      	adds	r7, #28
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	03ff63ff 	.word	0x03ff63ff

08008848 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b20      	cmp	r3, #32
 800885c:	d138      	bne.n	80088d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008864:	2b01      	cmp	r3, #1
 8008866:	d101      	bne.n	800886c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008868:	2302      	movs	r3, #2
 800886a:	e032      	b.n	80088d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2224      	movs	r2, #36	@ 0x24
 8008878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f022 0201 	bic.w	r2, r2, #1
 800888a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800889a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6819      	ldr	r1, [r3, #0]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f042 0201 	orr.w	r2, r2, #1
 80088ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2220      	movs	r2, #32
 80088c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80088cc:	2300      	movs	r3, #0
 80088ce:	e000      	b.n	80088d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80088d0:	2302      	movs	r3, #2
  }
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	370c      	adds	r7, #12
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80088de:	b480      	push	{r7}
 80088e0:	b085      	sub	sp, #20
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
 80088e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	2b20      	cmp	r3, #32
 80088f2:	d139      	bne.n	8008968 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d101      	bne.n	8008902 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80088fe:	2302      	movs	r3, #2
 8008900:	e033      	b.n	800896a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2201      	movs	r2, #1
 8008906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2224      	movs	r2, #36	@ 0x24
 800890e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f022 0201 	bic.w	r2, r2, #1
 8008920:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008930:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	021b      	lsls	r3, r3, #8
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	4313      	orrs	r3, r2
 800893a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f042 0201 	orr.w	r2, r2, #1
 8008952:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2220      	movs	r2, #32
 8008958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008964:	2300      	movs	r3, #0
 8008966:	e000      	b.n	800896a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008968:	2302      	movs	r3, #2
  }
}
 800896a:	4618      	mov	r0, r3
 800896c:	3714      	adds	r7, #20
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr

08008976 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e08f      	b.n	8008aa8 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800898e:	b2db      	uxtb	r3, r3
 8008990:	2b00      	cmp	r3, #0
 8008992:	d106      	bne.n	80089a2 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7f9 faff 	bl	8001fa0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2202      	movs	r2, #2
 80089a6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	699a      	ldr	r2, [r3, #24]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80089b8:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	6999      	ldr	r1, [r3, #24]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	685a      	ldr	r2, [r3, #4]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80089ce:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	691b      	ldr	r3, [r3, #16]
 80089d4:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	430a      	orrs	r2, r1
 80089dc:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	041b      	lsls	r3, r3, #16
 80089e4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6999      	ldr	r1, [r3, #24]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68fa      	ldr	r2, [r7, #12]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	69db      	ldr	r3, [r3, #28]
 80089f8:	041b      	lsls	r3, r3, #16
 80089fa:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a19      	ldr	r1, [r3, #32]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	430a      	orrs	r2, r1
 8008a08:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a0e:	041b      	lsls	r3, r3, #16
 8008a10:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	430a      	orrs	r2, r1
 8008a1e:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a24:	041b      	lsls	r3, r3, #16
 8008a26:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	430a      	orrs	r2, r1
 8008a34:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008a3c:	021b      	lsls	r3, r3, #8
 8008a3e:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008a46:	041b      	lsls	r3, r3, #16
 8008a48:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8008a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8008a6c:	431a      	orrs	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	430a      	orrs	r2, r1
 8008a74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f042 0206 	orr.w	r2, r2, #6
 8008a84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	699a      	ldr	r2, [r3, #24]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f042 0201 	orr.w	r2, r2, #1
 8008a94:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008ab0:	b5b0      	push	{r4, r5, r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d101      	bne.n	8008aca <HAL_LTDC_ConfigLayer+0x1a>
 8008ac6:	2302      	movs	r3, #2
 8008ac8:	e02c      	b.n	8008b24 <HAL_LTDC_ConfigLayer+0x74>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2202      	movs	r2, #2
 8008ad6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2134      	movs	r1, #52	@ 0x34
 8008ae0:	fb01 f303 	mul.w	r3, r1, r3
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	4614      	mov	r4, r2
 8008aee:	461d      	mov	r5, r3
 8008af0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008af2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008afc:	682b      	ldr	r3, [r5, #0]
 8008afe:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	68b9      	ldr	r1, [r7, #8]
 8008b04:	68f8      	ldr	r0, [r7, #12]
 8008b06:	f000 f81f 	bl	8008b48 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bdb0      	pop	{r4, r5, r7, pc}

08008b2c <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(const LTDC_HandleTypeDef *hltdc)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8008b3a:	b2db      	uxtb	r3, r3
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b089      	sub	sp, #36	@ 0x24
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	0c1b      	lsrs	r3, r3, #16
 8008b60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b64:	4413      	add	r3, r2
 8008b66:	041b      	lsls	r3, r3, #16
 8008b68:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	461a      	mov	r2, r3
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	01db      	lsls	r3, r3, #7
 8008b74:	4413      	add	r3, r2
 8008b76:	3384      	adds	r3, #132	@ 0x84
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	6812      	ldr	r2, [r2, #0]
 8008b7e:	4611      	mov	r1, r2
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	01d2      	lsls	r2, r2, #7
 8008b84:	440a      	add	r2, r1
 8008b86:	3284      	adds	r2, #132	@ 0x84
 8008b88:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008b8c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	0c1b      	lsrs	r3, r3, #16
 8008b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008b9e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008ba0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	01db      	lsls	r3, r3, #7
 8008bac:	440b      	add	r3, r1
 8008bae:	3384      	adds	r3, #132	@ 0x84
 8008bb0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008bb6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	68da      	ldr	r2, [r3, #12]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008bc6:	4413      	add	r3, r2
 8008bc8:	041b      	lsls	r3, r3, #16
 8008bca:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	01db      	lsls	r3, r3, #7
 8008bd6:	4413      	add	r3, r2
 8008bd8:	3384      	adds	r3, #132	@ 0x84
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	68fa      	ldr	r2, [r7, #12]
 8008bde:	6812      	ldr	r2, [r2, #0]
 8008be0:	4611      	mov	r1, r2
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	01d2      	lsls	r2, r2, #7
 8008be6:	440a      	add	r2, r1
 8008be8:	3284      	adds	r2, #132	@ 0x84
 8008bea:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008bee:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	689a      	ldr	r2, [r3, #8]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008bfe:	4413      	add	r3, r2
 8008c00:	1c5a      	adds	r2, r3, #1
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4619      	mov	r1, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	01db      	lsls	r3, r3, #7
 8008c0c:	440b      	add	r3, r1
 8008c0e:	3384      	adds	r3, #132	@ 0x84
 8008c10:	4619      	mov	r1, r3
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	01db      	lsls	r3, r3, #7
 8008c22:	4413      	add	r3, r2
 8008c24:	3384      	adds	r3, #132	@ 0x84
 8008c26:	691b      	ldr	r3, [r3, #16]
 8008c28:	68fa      	ldr	r2, [r7, #12]
 8008c2a:	6812      	ldr	r2, [r2, #0]
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	687a      	ldr	r2, [r7, #4]
 8008c30:	01d2      	lsls	r2, r2, #7
 8008c32:	440a      	add	r2, r1
 8008c34:	3284      	adds	r2, #132	@ 0x84
 8008c36:	f023 0307 	bic.w	r3, r3, #7
 8008c3a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	461a      	mov	r2, r3
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	01db      	lsls	r3, r3, #7
 8008c46:	4413      	add	r3, r2
 8008c48:	3384      	adds	r3, #132	@ 0x84
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	691b      	ldr	r3, [r3, #16]
 8008c50:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8008c58:	021b      	lsls	r3, r3, #8
 8008c5a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008c62:	041b      	lsls	r3, r3, #16
 8008c64:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	699b      	ldr	r3, [r3, #24]
 8008c6a:	061b      	lsls	r3, r3, #24
 8008c6c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008c74:	461a      	mov	r2, r3
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	431a      	orrs	r2, r3
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	431a      	orrs	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4619      	mov	r1, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	01db      	lsls	r3, r3, #7
 8008c88:	440b      	add	r3, r1
 8008c8a:	3384      	adds	r3, #132	@ 0x84
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	461a      	mov	r2, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	01db      	lsls	r3, r3, #7
 8008c9e:	4413      	add	r3, r2
 8008ca0:	3384      	adds	r3, #132	@ 0x84
 8008ca2:	695b      	ldr	r3, [r3, #20]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	6812      	ldr	r2, [r2, #0]
 8008ca8:	4611      	mov	r1, r2
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	01d2      	lsls	r2, r2, #7
 8008cae:	440a      	add	r2, r1
 8008cb0:	3284      	adds	r2, #132	@ 0x84
 8008cb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008cb6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	01db      	lsls	r3, r3, #7
 8008cc2:	4413      	add	r3, r2
 8008cc4:	3384      	adds	r3, #132	@ 0x84
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	01db      	lsls	r3, r3, #7
 8008cd8:	4413      	add	r3, r2
 8008cda:	3384      	adds	r3, #132	@ 0x84
 8008cdc:	69da      	ldr	r2, [r3, #28]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	01db      	lsls	r3, r3, #7
 8008ce8:	440b      	add	r3, r1
 8008cea:	3384      	adds	r3, #132	@ 0x84
 8008cec:	4619      	mov	r1, r3
 8008cee:	4b4f      	ldr	r3, [pc, #316]	@ (8008e2c <LTDC_SetConfig+0x2e4>)
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	69da      	ldr	r2, [r3, #28]
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	6a1b      	ldr	r3, [r3, #32]
 8008cfc:	68f9      	ldr	r1, [r7, #12]
 8008cfe:	6809      	ldr	r1, [r1, #0]
 8008d00:	4608      	mov	r0, r1
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	01c9      	lsls	r1, r1, #7
 8008d06:	4401      	add	r1, r0
 8008d08:	3184      	adds	r1, #132	@ 0x84
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	461a      	mov	r2, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	01db      	lsls	r3, r3, #7
 8008d18:	4413      	add	r3, r2
 8008d1a:	3384      	adds	r3, #132	@ 0x84
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d22:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d102      	bne.n	8008d32 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8008d2c:	2304      	movs	r3, #4
 8008d2e:	61fb      	str	r3, [r7, #28]
 8008d30:	e01b      	b.n	8008d6a <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	d102      	bne.n	8008d40 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8008d3a:	2303      	movs	r3, #3
 8008d3c:	61fb      	str	r3, [r7, #28]
 8008d3e:	e014      	b.n	8008d6a <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	691b      	ldr	r3, [r3, #16]
 8008d44:	2b04      	cmp	r3, #4
 8008d46:	d00b      	beq.n	8008d60 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d007      	beq.n	8008d60 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008d54:	2b03      	cmp	r3, #3
 8008d56:	d003      	beq.n	8008d60 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008d5c:	2b07      	cmp	r3, #7
 8008d5e:	d102      	bne.n	8008d66 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 8008d60:	2302      	movs	r3, #2
 8008d62:	61fb      	str	r3, [r7, #28]
 8008d64:	e001      	b.n	8008d6a <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 8008d66:	2301      	movs	r3, #1
 8008d68:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	01db      	lsls	r3, r3, #7
 8008d74:	4413      	add	r3, r2
 8008d76:	3384      	adds	r3, #132	@ 0x84
 8008d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d7a:	68fa      	ldr	r2, [r7, #12]
 8008d7c:	6812      	ldr	r2, [r2, #0]
 8008d7e:	4611      	mov	r1, r2
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	01d2      	lsls	r2, r2, #7
 8008d84:	440a      	add	r2, r1
 8008d86:	3284      	adds	r2, #132	@ 0x84
 8008d88:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8008d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d92:	69fa      	ldr	r2, [r7, #28]
 8008d94:	fb02 f303 	mul.w	r3, r2, r3
 8008d98:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	6859      	ldr	r1, [r3, #4]
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	1acb      	subs	r3, r1, r3
 8008da4:	69f9      	ldr	r1, [r7, #28]
 8008da6:	fb01 f303 	mul.w	r3, r1, r3
 8008daa:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008dac:	68f9      	ldr	r1, [r7, #12]
 8008dae:	6809      	ldr	r1, [r1, #0]
 8008db0:	4608      	mov	r0, r1
 8008db2:	6879      	ldr	r1, [r7, #4]
 8008db4:	01c9      	lsls	r1, r1, #7
 8008db6:	4401      	add	r1, r0
 8008db8:	3184      	adds	r1, #132	@ 0x84
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	01db      	lsls	r3, r3, #7
 8008dc8:	4413      	add	r3, r2
 8008dca:	3384      	adds	r3, #132	@ 0x84
 8008dcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	01db      	lsls	r3, r3, #7
 8008dd8:	440b      	add	r3, r1
 8008dda:	3384      	adds	r3, #132	@ 0x84
 8008ddc:	4619      	mov	r1, r3
 8008dde:	4b14      	ldr	r3, [pc, #80]	@ (8008e30 <LTDC_SetConfig+0x2e8>)
 8008de0:	4013      	ands	r3, r2
 8008de2:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	461a      	mov	r2, r3
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	01db      	lsls	r3, r3, #7
 8008dee:	4413      	add	r3, r2
 8008df0:	3384      	adds	r3, #132	@ 0x84
 8008df2:	461a      	mov	r2, r3
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	461a      	mov	r2, r3
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	01db      	lsls	r3, r3, #7
 8008e04:	4413      	add	r3, r2
 8008e06:	3384      	adds	r3, #132	@ 0x84
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	6812      	ldr	r2, [r2, #0]
 8008e0e:	4611      	mov	r1, r2
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	01d2      	lsls	r2, r2, #7
 8008e14:	440a      	add	r2, r1
 8008e16:	3284      	adds	r2, #132	@ 0x84
 8008e18:	f043 0301 	orr.w	r3, r3, #1
 8008e1c:	6013      	str	r3, [r2, #0]
}
 8008e1e:	bf00      	nop
 8008e20:	3724      	adds	r7, #36	@ 0x24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	fffff8f8 	.word	0xfffff8f8
 8008e30:	fffff800 	.word	0xfffff800

08008e34 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008e34:	b480      	push	{r7}
 8008e36:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e38:	4b05      	ldr	r3, [pc, #20]	@ (8008e50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a04      	ldr	r2, [pc, #16]	@ (8008e50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008e3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e42:	6013      	str	r3, [r2, #0]
}
 8008e44:	bf00      	nop
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	40007000 	.word	0x40007000

08008e54 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008e60:	4b0c      	ldr	r3, [pc, #48]	@ (8008e94 <HAL_PWR_EnterSLEEPMode+0x40>)
 8008e62:	691b      	ldr	r3, [r3, #16]
 8008e64:	4a0b      	ldr	r2, [pc, #44]	@ (8008e94 <HAL_PWR_EnterSLEEPMode+0x40>)
 8008e66:	f023 0304 	bic.w	r3, r3, #4
 8008e6a:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008e6c:	f3bf 8f4f 	dsb	sy
}
 8008e70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008e72:	f3bf 8f6f 	isb	sy
}
 8008e76:	bf00      	nop
  /* Ensure that all instructions done before entering SLEEP mode */
  __DSB();
  __ISB();

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8008e78:	78fb      	ldrb	r3, [r7, #3]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d101      	bne.n	8008e82 <HAL_PWR_EnterSLEEPMode+0x2e>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8008e7e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8008e80:	e002      	b.n	8008e88 <HAL_PWR_EnterSLEEPMode+0x34>
    __SEV();
 8008e82:	bf40      	sev
    __WFE();
 8008e84:	bf20      	wfe
    __WFE();
 8008e86:	bf20      	wfe
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr
 8008e94:	e000ed00 	.word	0xe000ed00

08008e98 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b085      	sub	sp, #20
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR1;
 8008ea8:	4b16      	ldr	r3, [pc, #88]	@ (8008f04 <HAL_PWR_EnterSTOPMode+0x6c>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR1_PDDS | PWR_CR1_LPDS);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f023 0303 	bic.w	r3, r3, #3
 8008eb4:	60fb      	str	r3, [r7, #12]

  /* Set LPDS, MRLVDS and LPLVDS bits according to Regulator value */
  tmpreg |= Regulator;
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR1 = tmpreg;
 8008ebe:	4a11      	ldr	r2, [pc, #68]	@ (8008f04 <HAL_PWR_EnterSTOPMode+0x6c>)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8008ec4:	4b10      	ldr	r3, [pc, #64]	@ (8008f08 <HAL_PWR_EnterSTOPMode+0x70>)
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	4a0f      	ldr	r2, [pc, #60]	@ (8008f08 <HAL_PWR_EnterSTOPMode+0x70>)
 8008eca:	f043 0304 	orr.w	r3, r3, #4
 8008ece:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8008ed0:	f3bf 8f4f 	dsb	sy
}
 8008ed4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008ed6:	f3bf 8f6f 	isb	sy
}
 8008eda:	bf00      	nop
  /* Ensure that all instructions done before entering STOP mode */
  __DSB();
  __ISB();

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8008edc:	78fb      	ldrb	r3, [r7, #3]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d101      	bne.n	8008ee6 <HAL_PWR_EnterSTOPMode+0x4e>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8008ee2:	bf30      	wfi
 8008ee4:	e002      	b.n	8008eec <HAL_PWR_EnterSTOPMode+0x54>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8008ee6:	bf40      	sev
    __WFE();
 8008ee8:	bf20      	wfe
    __WFE();
 8008eea:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 8008eec:	4b06      	ldr	r3, [pc, #24]	@ (8008f08 <HAL_PWR_EnterSTOPMode+0x70>)
 8008eee:	691b      	ldr	r3, [r3, #16]
 8008ef0:	4a05      	ldr	r2, [pc, #20]	@ (8008f08 <HAL_PWR_EnterSTOPMode+0x70>)
 8008ef2:	f023 0304 	bic.w	r3, r3, #4
 8008ef6:	6113      	str	r3, [r2, #16]
}
 8008ef8:	bf00      	nop
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr
 8008f04:	40007000 	.word	0x40007000
 8008f08:	e000ed00 	.word	0xe000ed00

08008f0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b082      	sub	sp, #8
 8008f10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8008f12:	2300      	movs	r3, #0
 8008f14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008f16:	4b23      	ldr	r3, [pc, #140]	@ (8008fa4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f1a:	4a22      	ldr	r2, [pc, #136]	@ (8008fa4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8008f22:	4b20      	ldr	r3, [pc, #128]	@ (8008fa4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f2a:	603b      	str	r3, [r7, #0]
 8008f2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8008fa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a1d      	ldr	r2, [pc, #116]	@ (8008fa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f38:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008f3a:	f7fd f8bb 	bl	80060b4 <HAL_GetTick>
 8008f3e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008f40:	e009      	b.n	8008f56 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008f42:	f7fd f8b7 	bl	80060b4 <HAL_GetTick>
 8008f46:	4602      	mov	r2, r0
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f50:	d901      	bls.n	8008f56 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8008f52:	2303      	movs	r3, #3
 8008f54:	e022      	b.n	8008f9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008f56:	4b14      	ldr	r3, [pc, #80]	@ (8008fa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f62:	d1ee      	bne.n	8008f42 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008f64:	4b10      	ldr	r3, [pc, #64]	@ (8008fa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a0f      	ldr	r2, [pc, #60]	@ (8008fa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008f70:	f7fd f8a0 	bl	80060b4 <HAL_GetTick>
 8008f74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008f76:	e009      	b.n	8008f8c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008f78:	f7fd f89c 	bl	80060b4 <HAL_GetTick>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f86:	d901      	bls.n	8008f8c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8008f88:	2303      	movs	r3, #3
 8008f8a:	e007      	b.n	8008f9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008f8c:	4b06      	ldr	r3, [pc, #24]	@ (8008fa8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f98:	d1ee      	bne.n	8008f78 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3708      	adds	r7, #8
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	40023800 	.word	0x40023800
 8008fa8:	40007000 	.word	0x40007000

08008fac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b086      	sub	sp, #24
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d101      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e291      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 0301 	and.w	r3, r3, #1
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f000 8087 	beq.w	80090de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008fd0:	4b96      	ldr	r3, [pc, #600]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f003 030c 	and.w	r3, r3, #12
 8008fd8:	2b04      	cmp	r3, #4
 8008fda:	d00c      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fdc:	4b93      	ldr	r3, [pc, #588]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f003 030c 	and.w	r3, r3, #12
 8008fe4:	2b08      	cmp	r3, #8
 8008fe6:	d112      	bne.n	800900e <HAL_RCC_OscConfig+0x62>
 8008fe8:	4b90      	ldr	r3, [pc, #576]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ff0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ff4:	d10b      	bne.n	800900e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ff6:	4b8d      	ldr	r3, [pc, #564]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d06c      	beq.n	80090dc <HAL_RCC_OscConfig+0x130>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d168      	bne.n	80090dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e26b      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009016:	d106      	bne.n	8009026 <HAL_RCC_OscConfig+0x7a>
 8009018:	4b84      	ldr	r3, [pc, #528]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a83      	ldr	r2, [pc, #524]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800901e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009022:	6013      	str	r3, [r2, #0]
 8009024:	e02e      	b.n	8009084 <HAL_RCC_OscConfig+0xd8>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d10c      	bne.n	8009048 <HAL_RCC_OscConfig+0x9c>
 800902e:	4b7f      	ldr	r3, [pc, #508]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a7e      	ldr	r2, [pc, #504]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009034:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009038:	6013      	str	r3, [r2, #0]
 800903a:	4b7c      	ldr	r3, [pc, #496]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a7b      	ldr	r2, [pc, #492]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009040:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	e01d      	b.n	8009084 <HAL_RCC_OscConfig+0xd8>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009050:	d10c      	bne.n	800906c <HAL_RCC_OscConfig+0xc0>
 8009052:	4b76      	ldr	r3, [pc, #472]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a75      	ldr	r2, [pc, #468]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009058:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800905c:	6013      	str	r3, [r2, #0]
 800905e:	4b73      	ldr	r3, [pc, #460]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a72      	ldr	r2, [pc, #456]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	e00b      	b.n	8009084 <HAL_RCC_OscConfig+0xd8>
 800906c:	4b6f      	ldr	r3, [pc, #444]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a6e      	ldr	r2, [pc, #440]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009072:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009076:	6013      	str	r3, [r2, #0]
 8009078:	4b6c      	ldr	r3, [pc, #432]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a6b      	ldr	r2, [pc, #428]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800907e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d013      	beq.n	80090b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800908c:	f7fd f812 	bl	80060b4 <HAL_GetTick>
 8009090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009092:	e008      	b.n	80090a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009094:	f7fd f80e 	bl	80060b4 <HAL_GetTick>
 8009098:	4602      	mov	r2, r0
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	1ad3      	subs	r3, r2, r3
 800909e:	2b64      	cmp	r3, #100	@ 0x64
 80090a0:	d901      	bls.n	80090a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80090a2:	2303      	movs	r3, #3
 80090a4:	e21f      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090a6:	4b61      	ldr	r3, [pc, #388]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d0f0      	beq.n	8009094 <HAL_RCC_OscConfig+0xe8>
 80090b2:	e014      	b.n	80090de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090b4:	f7fc fffe 	bl	80060b4 <HAL_GetTick>
 80090b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80090ba:	e008      	b.n	80090ce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80090bc:	f7fc fffa 	bl	80060b4 <HAL_GetTick>
 80090c0:	4602      	mov	r2, r0
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	1ad3      	subs	r3, r2, r3
 80090c6:	2b64      	cmp	r3, #100	@ 0x64
 80090c8:	d901      	bls.n	80090ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80090ca:	2303      	movs	r3, #3
 80090cc:	e20b      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80090ce:	4b57      	ldr	r3, [pc, #348]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d1f0      	bne.n	80090bc <HAL_RCC_OscConfig+0x110>
 80090da:	e000      	b.n	80090de <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 0302 	and.w	r3, r3, #2
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d069      	beq.n	80091be <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80090ea:	4b50      	ldr	r3, [pc, #320]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80090ec:	689b      	ldr	r3, [r3, #8]
 80090ee:	f003 030c 	and.w	r3, r3, #12
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00b      	beq.n	800910e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090f6:	4b4d      	ldr	r3, [pc, #308]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f003 030c 	and.w	r3, r3, #12
 80090fe:	2b08      	cmp	r3, #8
 8009100:	d11c      	bne.n	800913c <HAL_RCC_OscConfig+0x190>
 8009102:	4b4a      	ldr	r3, [pc, #296]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d116      	bne.n	800913c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800910e:	4b47      	ldr	r3, [pc, #284]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f003 0302 	and.w	r3, r3, #2
 8009116:	2b00      	cmp	r3, #0
 8009118:	d005      	beq.n	8009126 <HAL_RCC_OscConfig+0x17a>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	2b01      	cmp	r3, #1
 8009120:	d001      	beq.n	8009126 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e1df      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009126:	4b41      	ldr	r3, [pc, #260]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	691b      	ldr	r3, [r3, #16]
 8009132:	00db      	lsls	r3, r3, #3
 8009134:	493d      	ldr	r1, [pc, #244]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009136:	4313      	orrs	r3, r2
 8009138:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800913a:	e040      	b.n	80091be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	68db      	ldr	r3, [r3, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d023      	beq.n	800918c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009144:	4b39      	ldr	r3, [pc, #228]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a38      	ldr	r2, [pc, #224]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800914a:	f043 0301 	orr.w	r3, r3, #1
 800914e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009150:	f7fc ffb0 	bl	80060b4 <HAL_GetTick>
 8009154:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009156:	e008      	b.n	800916a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009158:	f7fc ffac 	bl	80060b4 <HAL_GetTick>
 800915c:	4602      	mov	r2, r0
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	2b02      	cmp	r3, #2
 8009164:	d901      	bls.n	800916a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e1bd      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800916a:	4b30      	ldr	r3, [pc, #192]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f003 0302 	and.w	r3, r3, #2
 8009172:	2b00      	cmp	r3, #0
 8009174:	d0f0      	beq.n	8009158 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009176:	4b2d      	ldr	r3, [pc, #180]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	00db      	lsls	r3, r3, #3
 8009184:	4929      	ldr	r1, [pc, #164]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009186:	4313      	orrs	r3, r2
 8009188:	600b      	str	r3, [r1, #0]
 800918a:	e018      	b.n	80091be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800918c:	4b27      	ldr	r3, [pc, #156]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a26      	ldr	r2, [pc, #152]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009192:	f023 0301 	bic.w	r3, r3, #1
 8009196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009198:	f7fc ff8c 	bl	80060b4 <HAL_GetTick>
 800919c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800919e:	e008      	b.n	80091b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091a0:	f7fc ff88 	bl	80060b4 <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d901      	bls.n	80091b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e199      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80091b2:	4b1e      	ldr	r3, [pc, #120]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f003 0302 	and.w	r3, r3, #2
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1f0      	bne.n	80091a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f003 0308 	and.w	r3, r3, #8
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d038      	beq.n	800923c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d019      	beq.n	8009206 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80091d2:	4b16      	ldr	r3, [pc, #88]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80091d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091d6:	4a15      	ldr	r2, [pc, #84]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80091d8:	f043 0301 	orr.w	r3, r3, #1
 80091dc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091de:	f7fc ff69 	bl	80060b4 <HAL_GetTick>
 80091e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091e4:	e008      	b.n	80091f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091e6:	f7fc ff65 	bl	80060b4 <HAL_GetTick>
 80091ea:	4602      	mov	r2, r0
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d901      	bls.n	80091f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80091f4:	2303      	movs	r3, #3
 80091f6:	e176      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091f8:	4b0c      	ldr	r3, [pc, #48]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 80091fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091fc:	f003 0302 	and.w	r3, r3, #2
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0f0      	beq.n	80091e6 <HAL_RCC_OscConfig+0x23a>
 8009204:	e01a      	b.n	800923c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009206:	4b09      	ldr	r3, [pc, #36]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 8009208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800920a:	4a08      	ldr	r2, [pc, #32]	@ (800922c <HAL_RCC_OscConfig+0x280>)
 800920c:	f023 0301 	bic.w	r3, r3, #1
 8009210:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009212:	f7fc ff4f 	bl	80060b4 <HAL_GetTick>
 8009216:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009218:	e00a      	b.n	8009230 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800921a:	f7fc ff4b 	bl	80060b4 <HAL_GetTick>
 800921e:	4602      	mov	r2, r0
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	1ad3      	subs	r3, r2, r3
 8009224:	2b02      	cmp	r3, #2
 8009226:	d903      	bls.n	8009230 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009228:	2303      	movs	r3, #3
 800922a:	e15c      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
 800922c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009230:	4b91      	ldr	r3, [pc, #580]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009232:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009234:	f003 0302 	and.w	r3, r3, #2
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1ee      	bne.n	800921a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f003 0304 	and.w	r3, r3, #4
 8009244:	2b00      	cmp	r3, #0
 8009246:	f000 80a4 	beq.w	8009392 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800924a:	4b8b      	ldr	r3, [pc, #556]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800924c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d10d      	bne.n	8009272 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009256:	4b88      	ldr	r3, [pc, #544]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800925a:	4a87      	ldr	r2, [pc, #540]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800925c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009260:	6413      	str	r3, [r2, #64]	@ 0x40
 8009262:	4b85      	ldr	r3, [pc, #532]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800926a:	60bb      	str	r3, [r7, #8]
 800926c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800926e:	2301      	movs	r3, #1
 8009270:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009272:	4b82      	ldr	r3, [pc, #520]	@ (800947c <HAL_RCC_OscConfig+0x4d0>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800927a:	2b00      	cmp	r3, #0
 800927c:	d118      	bne.n	80092b0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800927e:	4b7f      	ldr	r3, [pc, #508]	@ (800947c <HAL_RCC_OscConfig+0x4d0>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a7e      	ldr	r2, [pc, #504]	@ (800947c <HAL_RCC_OscConfig+0x4d0>)
 8009284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800928a:	f7fc ff13 	bl	80060b4 <HAL_GetTick>
 800928e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009290:	e008      	b.n	80092a4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009292:	f7fc ff0f 	bl	80060b4 <HAL_GetTick>
 8009296:	4602      	mov	r2, r0
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	1ad3      	subs	r3, r2, r3
 800929c:	2b64      	cmp	r3, #100	@ 0x64
 800929e:	d901      	bls.n	80092a4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80092a0:	2303      	movs	r3, #3
 80092a2:	e120      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80092a4:	4b75      	ldr	r3, [pc, #468]	@ (800947c <HAL_RCC_OscConfig+0x4d0>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d0f0      	beq.n	8009292 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d106      	bne.n	80092c6 <HAL_RCC_OscConfig+0x31a>
 80092b8:	4b6f      	ldr	r3, [pc, #444]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092bc:	4a6e      	ldr	r2, [pc, #440]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092be:	f043 0301 	orr.w	r3, r3, #1
 80092c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80092c4:	e02d      	b.n	8009322 <HAL_RCC_OscConfig+0x376>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d10c      	bne.n	80092e8 <HAL_RCC_OscConfig+0x33c>
 80092ce:	4b6a      	ldr	r3, [pc, #424]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092d2:	4a69      	ldr	r2, [pc, #420]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092d4:	f023 0301 	bic.w	r3, r3, #1
 80092d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80092da:	4b67      	ldr	r3, [pc, #412]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092de:	4a66      	ldr	r2, [pc, #408]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092e0:	f023 0304 	bic.w	r3, r3, #4
 80092e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80092e6:	e01c      	b.n	8009322 <HAL_RCC_OscConfig+0x376>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	2b05      	cmp	r3, #5
 80092ee:	d10c      	bne.n	800930a <HAL_RCC_OscConfig+0x35e>
 80092f0:	4b61      	ldr	r3, [pc, #388]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092f4:	4a60      	ldr	r2, [pc, #384]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092f6:	f043 0304 	orr.w	r3, r3, #4
 80092fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80092fc:	4b5e      	ldr	r3, [pc, #376]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80092fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009300:	4a5d      	ldr	r2, [pc, #372]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009302:	f043 0301 	orr.w	r3, r3, #1
 8009306:	6713      	str	r3, [r2, #112]	@ 0x70
 8009308:	e00b      	b.n	8009322 <HAL_RCC_OscConfig+0x376>
 800930a:	4b5b      	ldr	r3, [pc, #364]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800930c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800930e:	4a5a      	ldr	r2, [pc, #360]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009310:	f023 0301 	bic.w	r3, r3, #1
 8009314:	6713      	str	r3, [r2, #112]	@ 0x70
 8009316:	4b58      	ldr	r3, [pc, #352]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800931a:	4a57      	ldr	r2, [pc, #348]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800931c:	f023 0304 	bic.w	r3, r3, #4
 8009320:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d015      	beq.n	8009356 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800932a:	f7fc fec3 	bl	80060b4 <HAL_GetTick>
 800932e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009330:	e00a      	b.n	8009348 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009332:	f7fc febf 	bl	80060b4 <HAL_GetTick>
 8009336:	4602      	mov	r2, r0
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009340:	4293      	cmp	r3, r2
 8009342:	d901      	bls.n	8009348 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e0ce      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009348:	4b4b      	ldr	r3, [pc, #300]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800934a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800934c:	f003 0302 	and.w	r3, r3, #2
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0ee      	beq.n	8009332 <HAL_RCC_OscConfig+0x386>
 8009354:	e014      	b.n	8009380 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009356:	f7fc fead 	bl	80060b4 <HAL_GetTick>
 800935a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800935c:	e00a      	b.n	8009374 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800935e:	f7fc fea9 	bl	80060b4 <HAL_GetTick>
 8009362:	4602      	mov	r2, r0
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	f241 3288 	movw	r2, #5000	@ 0x1388
 800936c:	4293      	cmp	r3, r2
 800936e:	d901      	bls.n	8009374 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8009370:	2303      	movs	r3, #3
 8009372:	e0b8      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009374:	4b40      	ldr	r3, [pc, #256]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009378:	f003 0302 	and.w	r3, r3, #2
 800937c:	2b00      	cmp	r3, #0
 800937e:	d1ee      	bne.n	800935e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009380:	7dfb      	ldrb	r3, [r7, #23]
 8009382:	2b01      	cmp	r3, #1
 8009384:	d105      	bne.n	8009392 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009386:	4b3c      	ldr	r3, [pc, #240]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800938a:	4a3b      	ldr	r2, [pc, #236]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800938c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009390:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	699b      	ldr	r3, [r3, #24]
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 80a4 	beq.w	80094e4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800939c:	4b36      	ldr	r3, [pc, #216]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	f003 030c 	and.w	r3, r3, #12
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d06b      	beq.n	8009480 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d149      	bne.n	8009444 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093b0:	4b31      	ldr	r3, [pc, #196]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a30      	ldr	r2, [pc, #192]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80093b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80093ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093bc:	f7fc fe7a 	bl	80060b4 <HAL_GetTick>
 80093c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093c2:	e008      	b.n	80093d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093c4:	f7fc fe76 	bl	80060b4 <HAL_GetTick>
 80093c8:	4602      	mov	r2, r0
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	1ad3      	subs	r3, r2, r3
 80093ce:	2b02      	cmp	r3, #2
 80093d0:	d901      	bls.n	80093d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80093d2:	2303      	movs	r3, #3
 80093d4:	e087      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093d6:	4b28      	ldr	r3, [pc, #160]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1f0      	bne.n	80093c4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	69da      	ldr	r2, [r3, #28]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a1b      	ldr	r3, [r3, #32]
 80093ea:	431a      	orrs	r2, r3
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093f0:	019b      	lsls	r3, r3, #6
 80093f2:	431a      	orrs	r2, r3
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f8:	085b      	lsrs	r3, r3, #1
 80093fa:	3b01      	subs	r3, #1
 80093fc:	041b      	lsls	r3, r3, #16
 80093fe:	431a      	orrs	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009404:	061b      	lsls	r3, r3, #24
 8009406:	4313      	orrs	r3, r2
 8009408:	4a1b      	ldr	r2, [pc, #108]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800940a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800940e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009410:	4b19      	ldr	r3, [pc, #100]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a18      	ldr	r2, [pc, #96]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009416:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800941a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800941c:	f7fc fe4a 	bl	80060b4 <HAL_GetTick>
 8009420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009422:	e008      	b.n	8009436 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009424:	f7fc fe46 	bl	80060b4 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	2b02      	cmp	r3, #2
 8009430:	d901      	bls.n	8009436 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e057      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009436:	4b10      	ldr	r3, [pc, #64]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800943e:	2b00      	cmp	r3, #0
 8009440:	d0f0      	beq.n	8009424 <HAL_RCC_OscConfig+0x478>
 8009442:	e04f      	b.n	80094e4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009444:	4b0c      	ldr	r3, [pc, #48]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a0b      	ldr	r2, [pc, #44]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800944a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800944e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009450:	f7fc fe30 	bl	80060b4 <HAL_GetTick>
 8009454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009456:	e008      	b.n	800946a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009458:	f7fc fe2c 	bl	80060b4 <HAL_GetTick>
 800945c:	4602      	mov	r2, r0
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	1ad3      	subs	r3, r2, r3
 8009462:	2b02      	cmp	r3, #2
 8009464:	d901      	bls.n	800946a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009466:	2303      	movs	r3, #3
 8009468:	e03d      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800946a:	4b03      	ldr	r3, [pc, #12]	@ (8009478 <HAL_RCC_OscConfig+0x4cc>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009472:	2b00      	cmp	r3, #0
 8009474:	d1f0      	bne.n	8009458 <HAL_RCC_OscConfig+0x4ac>
 8009476:	e035      	b.n	80094e4 <HAL_RCC_OscConfig+0x538>
 8009478:	40023800 	.word	0x40023800
 800947c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009480:	4b1b      	ldr	r3, [pc, #108]	@ (80094f0 <HAL_RCC_OscConfig+0x544>)
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	699b      	ldr	r3, [r3, #24]
 800948a:	2b01      	cmp	r3, #1
 800948c:	d028      	beq.n	80094e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009498:	429a      	cmp	r2, r3
 800949a:	d121      	bne.n	80094e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d11a      	bne.n	80094e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80094aa:	68fa      	ldr	r2, [r7, #12]
 80094ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80094b0:	4013      	ands	r3, r2
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80094b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d111      	bne.n	80094e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c6:	085b      	lsrs	r3, r3, #1
 80094c8:	3b01      	subs	r3, #1
 80094ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d107      	bne.n	80094e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80094dc:	429a      	cmp	r2, r3
 80094de:	d001      	beq.n	80094e4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	e000      	b.n	80094e6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3718      	adds	r7, #24
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	40023800 	.word	0x40023800

080094f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80094fe:	2300      	movs	r3, #0
 8009500:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d101      	bne.n	800950c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	e0d0      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800950c:	4b6a      	ldr	r3, [pc, #424]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 030f 	and.w	r3, r3, #15
 8009514:	683a      	ldr	r2, [r7, #0]
 8009516:	429a      	cmp	r2, r3
 8009518:	d910      	bls.n	800953c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800951a:	4b67      	ldr	r3, [pc, #412]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f023 020f 	bic.w	r2, r3, #15
 8009522:	4965      	ldr	r1, [pc, #404]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	4313      	orrs	r3, r2
 8009528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800952a:	4b63      	ldr	r3, [pc, #396]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f003 030f 	and.w	r3, r3, #15
 8009532:	683a      	ldr	r2, [r7, #0]
 8009534:	429a      	cmp	r2, r3
 8009536:	d001      	beq.n	800953c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	e0b8      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 0302 	and.w	r3, r3, #2
 8009544:	2b00      	cmp	r3, #0
 8009546:	d020      	beq.n	800958a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 0304 	and.w	r3, r3, #4
 8009550:	2b00      	cmp	r3, #0
 8009552:	d005      	beq.n	8009560 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009554:	4b59      	ldr	r3, [pc, #356]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009556:	689b      	ldr	r3, [r3, #8]
 8009558:	4a58      	ldr	r2, [pc, #352]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 800955a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800955e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f003 0308 	and.w	r3, r3, #8
 8009568:	2b00      	cmp	r3, #0
 800956a:	d005      	beq.n	8009578 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800956c:	4b53      	ldr	r3, [pc, #332]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	4a52      	ldr	r2, [pc, #328]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009572:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009576:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009578:	4b50      	ldr	r3, [pc, #320]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	494d      	ldr	r1, [pc, #308]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009586:	4313      	orrs	r3, r2
 8009588:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b00      	cmp	r3, #0
 8009594:	d040      	beq.n	8009618 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	2b01      	cmp	r3, #1
 800959c:	d107      	bne.n	80095ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800959e:	4b47      	ldr	r3, [pc, #284]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d115      	bne.n	80095d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80095aa:	2301      	movs	r3, #1
 80095ac:	e07f      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d107      	bne.n	80095c6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80095b6:	4b41      	ldr	r3, [pc, #260]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d109      	bne.n	80095d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e073      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095c6:	4b3d      	ldr	r3, [pc, #244]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d101      	bne.n	80095d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	e06b      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80095d6:	4b39      	ldr	r3, [pc, #228]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	f023 0203 	bic.w	r2, r3, #3
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	4936      	ldr	r1, [pc, #216]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 80095e4:	4313      	orrs	r3, r2
 80095e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095e8:	f7fc fd64 	bl	80060b4 <HAL_GetTick>
 80095ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095ee:	e00a      	b.n	8009606 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095f0:	f7fc fd60 	bl	80060b4 <HAL_GetTick>
 80095f4:	4602      	mov	r2, r0
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	1ad3      	subs	r3, r2, r3
 80095fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095fe:	4293      	cmp	r3, r2
 8009600:	d901      	bls.n	8009606 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8009602:	2303      	movs	r3, #3
 8009604:	e053      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009606:	4b2d      	ldr	r3, [pc, #180]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	f003 020c 	and.w	r2, r3, #12
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	429a      	cmp	r2, r3
 8009616:	d1eb      	bne.n	80095f0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009618:	4b27      	ldr	r3, [pc, #156]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 030f 	and.w	r3, r3, #15
 8009620:	683a      	ldr	r2, [r7, #0]
 8009622:	429a      	cmp	r2, r3
 8009624:	d210      	bcs.n	8009648 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009626:	4b24      	ldr	r3, [pc, #144]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f023 020f 	bic.w	r2, r3, #15
 800962e:	4922      	ldr	r1, [pc, #136]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	4313      	orrs	r3, r2
 8009634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009636:	4b20      	ldr	r3, [pc, #128]	@ (80096b8 <HAL_RCC_ClockConfig+0x1c4>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 030f 	and.w	r3, r3, #15
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	429a      	cmp	r2, r3
 8009642:	d001      	beq.n	8009648 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8009644:	2301      	movs	r3, #1
 8009646:	e032      	b.n	80096ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f003 0304 	and.w	r3, r3, #4
 8009650:	2b00      	cmp	r3, #0
 8009652:	d008      	beq.n	8009666 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009654:	4b19      	ldr	r3, [pc, #100]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	4916      	ldr	r1, [pc, #88]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009662:	4313      	orrs	r3, r2
 8009664:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f003 0308 	and.w	r3, r3, #8
 800966e:	2b00      	cmp	r3, #0
 8009670:	d009      	beq.n	8009686 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009672:	4b12      	ldr	r3, [pc, #72]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	00db      	lsls	r3, r3, #3
 8009680:	490e      	ldr	r1, [pc, #56]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 8009682:	4313      	orrs	r3, r2
 8009684:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009686:	f000 f821 	bl	80096cc <HAL_RCC_GetSysClockFreq>
 800968a:	4602      	mov	r2, r0
 800968c:	4b0b      	ldr	r3, [pc, #44]	@ (80096bc <HAL_RCC_ClockConfig+0x1c8>)
 800968e:	689b      	ldr	r3, [r3, #8]
 8009690:	091b      	lsrs	r3, r3, #4
 8009692:	f003 030f 	and.w	r3, r3, #15
 8009696:	490a      	ldr	r1, [pc, #40]	@ (80096c0 <HAL_RCC_ClockConfig+0x1cc>)
 8009698:	5ccb      	ldrb	r3, [r1, r3]
 800969a:	fa22 f303 	lsr.w	r3, r2, r3
 800969e:	4a09      	ldr	r2, [pc, #36]	@ (80096c4 <HAL_RCC_ClockConfig+0x1d0>)
 80096a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80096a2:	4b09      	ldr	r3, [pc, #36]	@ (80096c8 <HAL_RCC_ClockConfig+0x1d4>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fc fcc0 	bl	800602c <HAL_InitTick>

  return HAL_OK;
 80096ac:	2300      	movs	r3, #0
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	40023c00 	.word	0x40023c00
 80096bc:	40023800 	.word	0x40023800
 80096c0:	0801023c 	.word	0x0801023c
 80096c4:	2003fc8c 	.word	0x2003fc8c
 80096c8:	2003fcd4 	.word	0x2003fcd4

080096cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80096cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096d0:	b090      	sub	sp, #64	@ 0x40
 80096d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80096d4:	2300      	movs	r3, #0
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096d8:	2300      	movs	r3, #0
 80096da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096dc:	2300      	movs	r3, #0
 80096de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80096e0:	2300      	movs	r3, #0
 80096e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80096e4:	4b59      	ldr	r3, [pc, #356]	@ (800984c <HAL_RCC_GetSysClockFreq+0x180>)
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	f003 030c 	and.w	r3, r3, #12
 80096ec:	2b08      	cmp	r3, #8
 80096ee:	d00d      	beq.n	800970c <HAL_RCC_GetSysClockFreq+0x40>
 80096f0:	2b08      	cmp	r3, #8
 80096f2:	f200 80a1 	bhi.w	8009838 <HAL_RCC_GetSysClockFreq+0x16c>
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d002      	beq.n	8009700 <HAL_RCC_GetSysClockFreq+0x34>
 80096fa:	2b04      	cmp	r3, #4
 80096fc:	d003      	beq.n	8009706 <HAL_RCC_GetSysClockFreq+0x3a>
 80096fe:	e09b      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009700:	4b53      	ldr	r3, [pc, #332]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x184>)
 8009702:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009704:	e09b      	b.n	800983e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009706:	4b53      	ldr	r3, [pc, #332]	@ (8009854 <HAL_RCC_GetSysClockFreq+0x188>)
 8009708:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800970a:	e098      	b.n	800983e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800970c:	4b4f      	ldr	r3, [pc, #316]	@ (800984c <HAL_RCC_GetSysClockFreq+0x180>)
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009714:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8009716:	4b4d      	ldr	r3, [pc, #308]	@ (800984c <HAL_RCC_GetSysClockFreq+0x180>)
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800971e:	2b00      	cmp	r3, #0
 8009720:	d028      	beq.n	8009774 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009722:	4b4a      	ldr	r3, [pc, #296]	@ (800984c <HAL_RCC_GetSysClockFreq+0x180>)
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	099b      	lsrs	r3, r3, #6
 8009728:	2200      	movs	r2, #0
 800972a:	623b      	str	r3, [r7, #32]
 800972c:	627a      	str	r2, [r7, #36]	@ 0x24
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009734:	2100      	movs	r1, #0
 8009736:	4b47      	ldr	r3, [pc, #284]	@ (8009854 <HAL_RCC_GetSysClockFreq+0x188>)
 8009738:	fb03 f201 	mul.w	r2, r3, r1
 800973c:	2300      	movs	r3, #0
 800973e:	fb00 f303 	mul.w	r3, r0, r3
 8009742:	4413      	add	r3, r2
 8009744:	4a43      	ldr	r2, [pc, #268]	@ (8009854 <HAL_RCC_GetSysClockFreq+0x188>)
 8009746:	fba0 1202 	umull	r1, r2, r0, r2
 800974a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800974c:	460a      	mov	r2, r1
 800974e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009752:	4413      	add	r3, r2
 8009754:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009758:	2200      	movs	r2, #0
 800975a:	61bb      	str	r3, [r7, #24]
 800975c:	61fa      	str	r2, [r7, #28]
 800975e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009762:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009766:	f7f7 fa8f 	bl	8000c88 <__aeabi_uldivmod>
 800976a:	4602      	mov	r2, r0
 800976c:	460b      	mov	r3, r1
 800976e:	4613      	mov	r3, r2
 8009770:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009772:	e053      	b.n	800981c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009774:	4b35      	ldr	r3, [pc, #212]	@ (800984c <HAL_RCC_GetSysClockFreq+0x180>)
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	099b      	lsrs	r3, r3, #6
 800977a:	2200      	movs	r2, #0
 800977c:	613b      	str	r3, [r7, #16]
 800977e:	617a      	str	r2, [r7, #20]
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009786:	f04f 0b00 	mov.w	fp, #0
 800978a:	4652      	mov	r2, sl
 800978c:	465b      	mov	r3, fp
 800978e:	f04f 0000 	mov.w	r0, #0
 8009792:	f04f 0100 	mov.w	r1, #0
 8009796:	0159      	lsls	r1, r3, #5
 8009798:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800979c:	0150      	lsls	r0, r2, #5
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	ebb2 080a 	subs.w	r8, r2, sl
 80097a6:	eb63 090b 	sbc.w	r9, r3, fp
 80097aa:	f04f 0200 	mov.w	r2, #0
 80097ae:	f04f 0300 	mov.w	r3, #0
 80097b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80097b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80097ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80097be:	ebb2 0408 	subs.w	r4, r2, r8
 80097c2:	eb63 0509 	sbc.w	r5, r3, r9
 80097c6:	f04f 0200 	mov.w	r2, #0
 80097ca:	f04f 0300 	mov.w	r3, #0
 80097ce:	00eb      	lsls	r3, r5, #3
 80097d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097d4:	00e2      	lsls	r2, r4, #3
 80097d6:	4614      	mov	r4, r2
 80097d8:	461d      	mov	r5, r3
 80097da:	eb14 030a 	adds.w	r3, r4, sl
 80097de:	603b      	str	r3, [r7, #0]
 80097e0:	eb45 030b 	adc.w	r3, r5, fp
 80097e4:	607b      	str	r3, [r7, #4]
 80097e6:	f04f 0200 	mov.w	r2, #0
 80097ea:	f04f 0300 	mov.w	r3, #0
 80097ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80097f2:	4629      	mov	r1, r5
 80097f4:	028b      	lsls	r3, r1, #10
 80097f6:	4621      	mov	r1, r4
 80097f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80097fc:	4621      	mov	r1, r4
 80097fe:	028a      	lsls	r2, r1, #10
 8009800:	4610      	mov	r0, r2
 8009802:	4619      	mov	r1, r3
 8009804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009806:	2200      	movs	r2, #0
 8009808:	60bb      	str	r3, [r7, #8]
 800980a:	60fa      	str	r2, [r7, #12]
 800980c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009810:	f7f7 fa3a 	bl	8000c88 <__aeabi_uldivmod>
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	4613      	mov	r3, r2
 800981a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800981c:	4b0b      	ldr	r3, [pc, #44]	@ (800984c <HAL_RCC_GetSysClockFreq+0x180>)
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	0c1b      	lsrs	r3, r3, #16
 8009822:	f003 0303 	and.w	r3, r3, #3
 8009826:	3301      	adds	r3, #1
 8009828:	005b      	lsls	r3, r3, #1
 800982a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800982c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800982e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009830:	fbb2 f3f3 	udiv	r3, r2, r3
 8009834:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009836:	e002      	b.n	800983e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009838:	4b05      	ldr	r3, [pc, #20]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x184>)
 800983a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800983c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800983e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009840:	4618      	mov	r0, r3
 8009842:	3740      	adds	r7, #64	@ 0x40
 8009844:	46bd      	mov	sp, r7
 8009846:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800984a:	bf00      	nop
 800984c:	40023800 	.word	0x40023800
 8009850:	00f42400 	.word	0x00f42400
 8009854:	017d7840 	.word	0x017d7840

08009858 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009858:	b480      	push	{r7}
 800985a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800985c:	4b03      	ldr	r3, [pc, #12]	@ (800986c <HAL_RCC_GetHCLKFreq+0x14>)
 800985e:	681b      	ldr	r3, [r3, #0]
}
 8009860:	4618      	mov	r0, r3
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	2003fc8c 	.word	0x2003fc8c

08009870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009874:	f7ff fff0 	bl	8009858 <HAL_RCC_GetHCLKFreq>
 8009878:	4602      	mov	r2, r0
 800987a:	4b05      	ldr	r3, [pc, #20]	@ (8009890 <HAL_RCC_GetPCLK1Freq+0x20>)
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	0a9b      	lsrs	r3, r3, #10
 8009880:	f003 0307 	and.w	r3, r3, #7
 8009884:	4903      	ldr	r1, [pc, #12]	@ (8009894 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009886:	5ccb      	ldrb	r3, [r1, r3]
 8009888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800988c:	4618      	mov	r0, r3
 800988e:	bd80      	pop	{r7, pc}
 8009890:	40023800 	.word	0x40023800
 8009894:	0801024c 	.word	0x0801024c

08009898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800989c:	f7ff ffdc 	bl	8009858 <HAL_RCC_GetHCLKFreq>
 80098a0:	4602      	mov	r2, r0
 80098a2:	4b05      	ldr	r3, [pc, #20]	@ (80098b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	0b5b      	lsrs	r3, r3, #13
 80098a8:	f003 0307 	and.w	r3, r3, #7
 80098ac:	4903      	ldr	r1, [pc, #12]	@ (80098bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80098ae:	5ccb      	ldrb	r3, [r1, r3]
 80098b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	40023800 	.word	0x40023800
 80098bc:	0801024c 	.word	0x0801024c

080098c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b088      	sub	sp, #32
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80098c8:	2300      	movs	r3, #0
 80098ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80098cc:	2300      	movs	r3, #0
 80098ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80098d0:	2300      	movs	r3, #0
 80098d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80098d4:	2300      	movs	r3, #0
 80098d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80098d8:	2300      	movs	r3, #0
 80098da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f003 0301 	and.w	r3, r3, #1
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d012      	beq.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80098e8:	4b69      	ldr	r3, [pc, #420]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	4a68      	ldr	r2, [pc, #416]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098ee:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80098f2:	6093      	str	r3, [r2, #8]
 80098f4:	4b66      	ldr	r3, [pc, #408]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098f6:	689a      	ldr	r2, [r3, #8]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098fc:	4964      	ldr	r1, [pc, #400]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009906:	2b00      	cmp	r3, #0
 8009908:	d101      	bne.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800990a:	2301      	movs	r3, #1
 800990c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009916:	2b00      	cmp	r3, #0
 8009918:	d017      	beq.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800991a:	4b5d      	ldr	r3, [pc, #372]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800991c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009920:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009928:	4959      	ldr	r1, [pc, #356]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800992a:	4313      	orrs	r3, r2
 800992c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009934:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009938:	d101      	bne.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800993a:	2301      	movs	r3, #1
 800993c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009942:	2b00      	cmp	r3, #0
 8009944:	d101      	bne.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8009946:	2301      	movs	r3, #1
 8009948:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d017      	beq.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009956:	4b4e      	ldr	r3, [pc, #312]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009958:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800995c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009964:	494a      	ldr	r1, [pc, #296]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009966:	4313      	orrs	r3, r2
 8009968:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009970:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009974:	d101      	bne.n	800997a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8009976:	2301      	movs	r3, #1
 8009978:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800997e:	2b00      	cmp	r3, #0
 8009980:	d101      	bne.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8009982:	2301      	movs	r3, #1
 8009984:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8009992:	2301      	movs	r3, #1
 8009994:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f003 0320 	and.w	r3, r3, #32
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f000 808b 	beq.w	8009aba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80099a4:	4b3a      	ldr	r3, [pc, #232]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099a8:	4a39      	ldr	r2, [pc, #228]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80099b0:	4b37      	ldr	r3, [pc, #220]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099b8:	60bb      	str	r3, [r7, #8]
 80099ba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80099bc:	4b35      	ldr	r3, [pc, #212]	@ (8009a94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a34      	ldr	r2, [pc, #208]	@ (8009a94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80099c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099c8:	f7fc fb74 	bl	80060b4 <HAL_GetTick>
 80099cc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80099ce:	e008      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099d0:	f7fc fb70 	bl	80060b4 <HAL_GetTick>
 80099d4:	4602      	mov	r2, r0
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	1ad3      	subs	r3, r2, r3
 80099da:	2b64      	cmp	r3, #100	@ 0x64
 80099dc:	d901      	bls.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80099de:	2303      	movs	r3, #3
 80099e0:	e357      	b.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80099e2:	4b2c      	ldr	r3, [pc, #176]	@ (8009a94 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d0f0      	beq.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80099ee:	4b28      	ldr	r3, [pc, #160]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80099f6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d035      	beq.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d02e      	beq.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009a0c:	4b20      	ldr	r3, [pc, #128]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a14:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009a16:	4b1e      	ldr	r3, [pc, #120]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a20:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009a22:	4b1b      	ldr	r3, [pc, #108]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a26:	4a1a      	ldr	r2, [pc, #104]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a2c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009a2e:	4a18      	ldr	r2, [pc, #96]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009a34:	4b16      	ldr	r3, [pc, #88]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a38:	f003 0301 	and.w	r3, r3, #1
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d114      	bne.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a40:	f7fc fb38 	bl	80060b4 <HAL_GetTick>
 8009a44:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a46:	e00a      	b.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009a48:	f7fc fb34 	bl	80060b4 <HAL_GetTick>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	1ad3      	subs	r3, r2, r3
 8009a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d901      	bls.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e319      	b.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a62:	f003 0302 	and.w	r3, r3, #2
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d0ee      	beq.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a76:	d111      	bne.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8009a78:	4b05      	ldr	r3, [pc, #20]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009a84:	4b04      	ldr	r3, [pc, #16]	@ (8009a98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009a86:	400b      	ands	r3, r1
 8009a88:	4901      	ldr	r1, [pc, #4]	@ (8009a90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	608b      	str	r3, [r1, #8]
 8009a8e:	e00b      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009a90:	40023800 	.word	0x40023800
 8009a94:	40007000 	.word	0x40007000
 8009a98:	0ffffcff 	.word	0x0ffffcff
 8009a9c:	4baa      	ldr	r3, [pc, #680]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	4aa9      	ldr	r2, [pc, #676]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009aa2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8009aa6:	6093      	str	r3, [r2, #8]
 8009aa8:	4ba7      	ldr	r3, [pc, #668]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009aaa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ab0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ab4:	49a4      	ldr	r1, [pc, #656]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 0310 	and.w	r3, r3, #16
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d010      	beq.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009ac6:	4ba0      	ldr	r3, [pc, #640]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009acc:	4a9e      	ldr	r2, [pc, #632]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ace:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ad2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009ad6:	4b9c      	ldr	r3, [pc, #624]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ad8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae0:	4999      	ldr	r1, [pc, #612]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d00a      	beq.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009af4:	4b94      	ldr	r3, [pc, #592]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009afa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b02:	4991      	ldr	r1, [pc, #580]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b04:	4313      	orrs	r3, r2
 8009b06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00a      	beq.n	8009b2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009b16:	4b8c      	ldr	r3, [pc, #560]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b24:	4988      	ldr	r1, [pc, #544]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b26:	4313      	orrs	r3, r2
 8009b28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d00a      	beq.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009b38:	4b83      	ldr	r3, [pc, #524]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b46:	4980      	ldr	r1, [pc, #512]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00a      	beq.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b5a:	4b7b      	ldr	r3, [pc, #492]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b60:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b68:	4977      	ldr	r1, [pc, #476]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00a      	beq.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009b7c:	4b72      	ldr	r3, [pc, #456]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b82:	f023 0203 	bic.w	r2, r3, #3
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b8a:	496f      	ldr	r1, [pc, #444]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00a      	beq.n	8009bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ba4:	f023 020c 	bic.w	r2, r3, #12
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bac:	4966      	ldr	r1, [pc, #408]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00a      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009bc0:	4b61      	ldr	r3, [pc, #388]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bc6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bce:	495e      	ldr	r1, [pc, #376]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00a      	beq.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009be2:	4b59      	ldr	r3, [pc, #356]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009be8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bf0:	4955      	ldr	r1, [pc, #340]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d00a      	beq.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009c04:	4b50      	ldr	r3, [pc, #320]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c0a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c12:	494d      	ldr	r1, [pc, #308]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c14:	4313      	orrs	r3, r2
 8009c16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d00a      	beq.n	8009c3c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8009c26:	4b48      	ldr	r3, [pc, #288]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c2c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c34:	4944      	ldr	r1, [pc, #272]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c36:	4313      	orrs	r3, r2
 8009c38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d00a      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009c48:	4b3f      	ldr	r3, [pc, #252]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c4e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c56:	493c      	ldr	r1, [pc, #240]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d00a      	beq.n	8009c80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009c6a:	4b37      	ldr	r3, [pc, #220]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c70:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c78:	4933      	ldr	r1, [pc, #204]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00a      	beq.n	8009ca2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009c8c:	4b2e      	ldr	r3, [pc, #184]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c92:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c9a:	492b      	ldr	r1, [pc, #172]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d011      	beq.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009cae:	4b26      	ldr	r3, [pc, #152]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cb4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009cbc:	4922      	ldr	r1, [pc, #136]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009cc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ccc:	d101      	bne.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 0308 	and.w	r3, r3, #8
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d001      	beq.n	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00a      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009cee:	4b16      	ldr	r3, [pc, #88]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cf4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cfc:	4912      	ldr	r1, [pc, #72]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00b      	beq.n	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009d10:	4b0d      	ldr	r3, [pc, #52]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d16:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d20:	4909      	ldr	r1, [pc, #36]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009d22:	4313      	orrs	r3, r2
 8009d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d006      	beq.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f000 80d9 	beq.w	8009eee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009d3c:	4b02      	ldr	r3, [pc, #8]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a01      	ldr	r2, [pc, #4]	@ (8009d48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009d42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d46:	e001      	b.n	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8009d48:	40023800 	.word	0x40023800
 8009d4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d4e:	f7fc f9b1 	bl	80060b4 <HAL_GetTick>
 8009d52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009d54:	e008      	b.n	8009d68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009d56:	f7fc f9ad 	bl	80060b4 <HAL_GetTick>
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	1ad3      	subs	r3, r2, r3
 8009d60:	2b64      	cmp	r3, #100	@ 0x64
 8009d62:	d901      	bls.n	8009d68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009d64:	2303      	movs	r3, #3
 8009d66:	e194      	b.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009d68:	4b6c      	ldr	r3, [pc, #432]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1f0      	bne.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 0301 	and.w	r3, r3, #1
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d021      	beq.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d11d      	bne.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009d88:	4b64      	ldr	r3, [pc, #400]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d8e:	0c1b      	lsrs	r3, r3, #16
 8009d90:	f003 0303 	and.w	r3, r3, #3
 8009d94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009d96:	4b61      	ldr	r3, [pc, #388]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d9c:	0e1b      	lsrs	r3, r3, #24
 8009d9e:	f003 030f 	and.w	r3, r3, #15
 8009da2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	019a      	lsls	r2, r3, #6
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	041b      	lsls	r3, r3, #16
 8009dae:	431a      	orrs	r2, r3
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	061b      	lsls	r3, r3, #24
 8009db4:	431a      	orrs	r2, r3
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	071b      	lsls	r3, r3, #28
 8009dbc:	4957      	ldr	r1, [pc, #348]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d004      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dd8:	d00a      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d02e      	beq.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009dee:	d129      	bne.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009df0:	4b4a      	ldr	r3, [pc, #296]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009df2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009df6:	0c1b      	lsrs	r3, r3, #16
 8009df8:	f003 0303 	and.w	r3, r3, #3
 8009dfc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009dfe:	4b47      	ldr	r3, [pc, #284]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e04:	0f1b      	lsrs	r3, r3, #28
 8009e06:	f003 0307 	and.w	r3, r3, #7
 8009e0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	019a      	lsls	r2, r3, #6
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	041b      	lsls	r3, r3, #16
 8009e16:	431a      	orrs	r2, r3
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	68db      	ldr	r3, [r3, #12]
 8009e1c:	061b      	lsls	r3, r3, #24
 8009e1e:	431a      	orrs	r2, r3
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	071b      	lsls	r3, r3, #28
 8009e24:	493d      	ldr	r1, [pc, #244]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e26:	4313      	orrs	r3, r2
 8009e28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009e2c:	4b3b      	ldr	r3, [pc, #236]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e32:	f023 021f 	bic.w	r2, r3, #31
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	4937      	ldr	r1, [pc, #220]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d01d      	beq.n	8009e8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009e50:	4b32      	ldr	r3, [pc, #200]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e56:	0e1b      	lsrs	r3, r3, #24
 8009e58:	f003 030f 	and.w	r3, r3, #15
 8009e5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e64:	0f1b      	lsrs	r3, r3, #28
 8009e66:	f003 0307 	and.w	r3, r3, #7
 8009e6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	019a      	lsls	r2, r3, #6
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	691b      	ldr	r3, [r3, #16]
 8009e76:	041b      	lsls	r3, r3, #16
 8009e78:	431a      	orrs	r2, r3
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	061b      	lsls	r3, r3, #24
 8009e7e:	431a      	orrs	r2, r3
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	071b      	lsls	r3, r3, #28
 8009e84:	4925      	ldr	r1, [pc, #148]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e86:	4313      	orrs	r3, r2
 8009e88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d011      	beq.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	019a      	lsls	r2, r3, #6
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	691b      	ldr	r3, [r3, #16]
 8009ea2:	041b      	lsls	r3, r3, #16
 8009ea4:	431a      	orrs	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	68db      	ldr	r3, [r3, #12]
 8009eaa:	061b      	lsls	r3, r3, #24
 8009eac:	431a      	orrs	r2, r3
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	071b      	lsls	r3, r3, #28
 8009eb4:	4919      	ldr	r1, [pc, #100]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009ebc:	4b17      	ldr	r3, [pc, #92]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a16      	ldr	r2, [pc, #88]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ec2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009ec6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ec8:	f7fc f8f4 	bl	80060b4 <HAL_GetTick>
 8009ecc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009ece:	e008      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009ed0:	f7fc f8f0 	bl	80060b4 <HAL_GetTick>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	1ad3      	subs	r3, r2, r3
 8009eda:	2b64      	cmp	r3, #100	@ 0x64
 8009edc:	d901      	bls.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ede:	2303      	movs	r3, #3
 8009ee0:	e0d7      	b.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d0f0      	beq.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	f040 80cd 	bne.w	800a090 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009ef6:	4b09      	ldr	r3, [pc, #36]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	4a08      	ldr	r2, [pc, #32]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009efc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009f02:	f7fc f8d7 	bl	80060b4 <HAL_GetTick>
 8009f06:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009f08:	e00a      	b.n	8009f20 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009f0a:	f7fc f8d3 	bl	80060b4 <HAL_GetTick>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	1ad3      	subs	r3, r2, r3
 8009f14:	2b64      	cmp	r3, #100	@ 0x64
 8009f16:	d903      	bls.n	8009f20 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009f18:	2303      	movs	r3, #3
 8009f1a:	e0ba      	b.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8009f1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009f20:	4b5e      	ldr	r3, [pc, #376]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f2c:	d0ed      	beq.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d003      	beq.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d009      	beq.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d02e      	beq.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d12a      	bne.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009f56:	4b51      	ldr	r3, [pc, #324]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f5c:	0c1b      	lsrs	r3, r3, #16
 8009f5e:	f003 0303 	and.w	r3, r3, #3
 8009f62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009f64:	4b4d      	ldr	r3, [pc, #308]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f6a:	0f1b      	lsrs	r3, r3, #28
 8009f6c:	f003 0307 	and.w	r3, r3, #7
 8009f70:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	695b      	ldr	r3, [r3, #20]
 8009f76:	019a      	lsls	r2, r3, #6
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	041b      	lsls	r3, r3, #16
 8009f7c:	431a      	orrs	r2, r3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	699b      	ldr	r3, [r3, #24]
 8009f82:	061b      	lsls	r3, r3, #24
 8009f84:	431a      	orrs	r2, r3
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	071b      	lsls	r3, r3, #28
 8009f8a:	4944      	ldr	r1, [pc, #272]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009f92:	4b42      	ldr	r3, [pc, #264]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f98:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	021b      	lsls	r3, r3, #8
 8009fa4:	493d      	ldr	r1, [pc, #244]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d022      	beq.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009fbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fc0:	d11d      	bne.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009fc2:	4b36      	ldr	r3, [pc, #216]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fc8:	0e1b      	lsrs	r3, r3, #24
 8009fca:	f003 030f 	and.w	r3, r3, #15
 8009fce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009fd0:	4b32      	ldr	r3, [pc, #200]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fd6:	0f1b      	lsrs	r3, r3, #28
 8009fd8:	f003 0307 	and.w	r3, r3, #7
 8009fdc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	695b      	ldr	r3, [r3, #20]
 8009fe2:	019a      	lsls	r2, r3, #6
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a1b      	ldr	r3, [r3, #32]
 8009fe8:	041b      	lsls	r3, r3, #16
 8009fea:	431a      	orrs	r2, r3
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	061b      	lsls	r3, r3, #24
 8009ff0:	431a      	orrs	r2, r3
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	071b      	lsls	r3, r3, #28
 8009ff6:	4929      	ldr	r1, [pc, #164]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0308 	and.w	r3, r3, #8
 800a006:	2b00      	cmp	r3, #0
 800a008:	d028      	beq.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a00a:	4b24      	ldr	r3, [pc, #144]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a00c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a010:	0e1b      	lsrs	r3, r3, #24
 800a012:	f003 030f 	and.w	r3, r3, #15
 800a016:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a018:	4b20      	ldr	r3, [pc, #128]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a01a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a01e:	0c1b      	lsrs	r3, r3, #16
 800a020:	f003 0303 	and.w	r3, r3, #3
 800a024:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	695b      	ldr	r3, [r3, #20]
 800a02a:	019a      	lsls	r2, r3, #6
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	041b      	lsls	r3, r3, #16
 800a030:	431a      	orrs	r2, r3
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	061b      	lsls	r3, r3, #24
 800a036:	431a      	orrs	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	69db      	ldr	r3, [r3, #28]
 800a03c:	071b      	lsls	r3, r3, #28
 800a03e:	4917      	ldr	r1, [pc, #92]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a040:	4313      	orrs	r3, r2
 800a042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a046:	4b15      	ldr	r3, [pc, #84]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a048:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a04c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a054:	4911      	ldr	r1, [pc, #68]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a056:	4313      	orrs	r3, r2
 800a058:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a05c:	4b0f      	ldr	r3, [pc, #60]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a0e      	ldr	r2, [pc, #56]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a068:	f7fc f824 	bl	80060b4 <HAL_GetTick>
 800a06c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a06e:	e008      	b.n	800a082 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a070:	f7fc f820 	bl	80060b4 <HAL_GetTick>
 800a074:	4602      	mov	r2, r0
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	1ad3      	subs	r3, r2, r3
 800a07a:	2b64      	cmp	r3, #100	@ 0x64
 800a07c:	d901      	bls.n	800a082 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a07e:	2303      	movs	r3, #3
 800a080:	e007      	b.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a082:	4b06      	ldr	r3, [pc, #24]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a08a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a08e:	d1ef      	bne.n	800a070 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3720      	adds	r7, #32
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	40023800 	.word	0x40023800

0800a0a0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d101      	bne.n	800a0b2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e071      	b.n	800a196 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	7f5b      	ldrb	r3, [r3, #29]
 800a0b6:	b2db      	uxtb	r3, r3
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d105      	bne.n	800a0c8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f7f8 fb2e 	bl	8002724 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2202      	movs	r2, #2
 800a0cc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	f003 0310 	and.w	r3, r3, #16
 800a0d8:	2b10      	cmp	r3, #16
 800a0da:	d053      	beq.n	800a184 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	22ca      	movs	r2, #202	@ 0xca
 800a0e2:	625a      	str	r2, [r3, #36]	@ 0x24
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	2253      	movs	r2, #83	@ 0x53
 800a0ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f000 fa4b 	bl	800a588 <RTC_EnterInitMode>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800a0f6:	7bfb      	ldrb	r3, [r7, #15]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d12a      	bne.n	800a152 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	6899      	ldr	r1, [r3, #8]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681a      	ldr	r2, [r3, #0]
 800a106:	4b26      	ldr	r3, [pc, #152]	@ (800a1a0 <HAL_RTC_Init+0x100>)
 800a108:	400b      	ands	r3, r1
 800a10a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	6899      	ldr	r1, [r3, #8]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	685a      	ldr	r2, [r3, #4]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	431a      	orrs	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	695b      	ldr	r3, [r3, #20]
 800a120:	431a      	orrs	r2, r3
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	430a      	orrs	r2, r1
 800a128:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	68d2      	ldr	r2, [r2, #12]
 800a132:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	6919      	ldr	r1, [r3, #16]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	041a      	lsls	r2, r3, #16
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	430a      	orrs	r2, r1
 800a146:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f000 fa54 	bl	800a5f6 <RTC_ExitInitMode>
 800a14e:	4603      	mov	r3, r0
 800a150:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a152:	7bfb      	ldrb	r3, [r7, #15]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d110      	bne.n	800a17a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f022 0208 	bic.w	r2, r2, #8
 800a166:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	699a      	ldr	r2, [r3, #24]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	430a      	orrs	r2, r1
 800a178:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	22ff      	movs	r2, #255	@ 0xff
 800a180:	625a      	str	r2, [r3, #36]	@ 0x24
 800a182:	e001      	b.n	800a188 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800a184:	2300      	movs	r3, #0
 800a186:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800a188:	7bfb      	ldrb	r3, [r7, #15]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d102      	bne.n	800a194 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2201      	movs	r2, #1
 800a192:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800a194:	7bfb      	ldrb	r3, [r7, #15]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	ff8fffbf 	.word	0xff8fffbf

0800a1a4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a1a4:	b590      	push	{r4, r7, lr}
 800a1a6:	b087      	sub	sp, #28
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	7f1b      	ldrb	r3, [r3, #28]
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d101      	bne.n	800a1c0 <HAL_RTC_SetTime+0x1c>
 800a1bc:	2302      	movs	r3, #2
 800a1be:	e085      	b.n	800a2cc <HAL_RTC_SetTime+0x128>
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d126      	bne.n	800a220 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d102      	bne.n	800a1e6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f000 fa28 	bl	800a640 <RTC_ByteToBcd2>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	785b      	ldrb	r3, [r3, #1]
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f000 fa21 	bl	800a640 <RTC_ByteToBcd2>
 800a1fe:	4603      	mov	r3, r0
 800a200:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800a202:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	789b      	ldrb	r3, [r3, #2]
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 fa19 	bl	800a640 <RTC_ByteToBcd2>
 800a20e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a210:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	78db      	ldrb	r3, [r3, #3]
 800a218:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800a21a:	4313      	orrs	r3, r2
 800a21c:	617b      	str	r3, [r7, #20]
 800a21e:	e018      	b.n	800a252 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d102      	bne.n	800a234 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	2200      	movs	r2, #0
 800a232:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	785b      	ldrb	r3, [r3, #1]
 800a23e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800a240:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800a242:	68ba      	ldr	r2, [r7, #8]
 800a244:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800a246:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	78db      	ldrb	r3, [r3, #3]
 800a24c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800a24e:	4313      	orrs	r3, r2
 800a250:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	22ca      	movs	r2, #202	@ 0xca
 800a258:	625a      	str	r2, [r3, #36]	@ 0x24
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2253      	movs	r2, #83	@ 0x53
 800a260:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f000 f990 	bl	800a588 <RTC_EnterInitMode>
 800a268:	4603      	mov	r3, r0
 800a26a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800a26c:	7cfb      	ldrb	r3, [r7, #19]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d11e      	bne.n	800a2b0 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681a      	ldr	r2, [r3, #0]
 800a276:	6979      	ldr	r1, [r7, #20]
 800a278:	4b16      	ldr	r3, [pc, #88]	@ (800a2d4 <HAL_RTC_SetTime+0x130>)
 800a27a:	400b      	ands	r3, r1
 800a27c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	689a      	ldr	r2, [r3, #8]
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a28c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	6899      	ldr	r1, [r3, #8]
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	68da      	ldr	r2, [r3, #12]
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	431a      	orrs	r2, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	430a      	orrs	r2, r1
 800a2a4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a2a6:	68f8      	ldr	r0, [r7, #12]
 800a2a8:	f000 f9a5 	bl	800a5f6 <RTC_ExitInitMode>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800a2b0:	7cfb      	ldrb	r3, [r7, #19]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d102      	bne.n	800a2bc <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	22ff      	movs	r2, #255	@ 0xff
 800a2c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	771a      	strb	r2, [r3, #28]

  return status;
 800a2ca:	7cfb      	ldrb	r3, [r7, #19]
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	371c      	adds	r7, #28
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd90      	pop	{r4, r7, pc}
 800a2d4:	007f7f7f 	.word	0x007f7f7f

0800a2d8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b086      	sub	sp, #24
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	60f8      	str	r0, [r7, #12]
 800a2e0:	60b9      	str	r1, [r7, #8]
 800a2e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	691b      	ldr	r3, [r3, #16]
 800a2f8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	4b22      	ldr	r3, [pc, #136]	@ (800a390 <HAL_RTC_GetTime+0xb8>)
 800a308:	4013      	ands	r3, r2
 800a30a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	0c1b      	lsrs	r3, r3, #16
 800a310:	b2db      	uxtb	r3, r3
 800a312:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a316:	b2da      	uxtb	r2, r3
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	0a1b      	lsrs	r3, r3, #8
 800a320:	b2db      	uxtb	r3, r3
 800a322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a326:	b2da      	uxtb	r2, r3
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a334:	b2da      	uxtb	r2, r3
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	0d9b      	lsrs	r3, r3, #22
 800a33e:	b2db      	uxtb	r3, r3
 800a340:	f003 0301 	and.w	r3, r3, #1
 800a344:	b2da      	uxtb	r2, r3
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d11a      	bne.n	800a386 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	4618      	mov	r0, r3
 800a356:	f000 f991 	bl	800a67c <RTC_Bcd2ToByte>
 800a35a:	4603      	mov	r3, r0
 800a35c:	461a      	mov	r2, r3
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	785b      	ldrb	r3, [r3, #1]
 800a366:	4618      	mov	r0, r3
 800a368:	f000 f988 	bl	800a67c <RTC_Bcd2ToByte>
 800a36c:	4603      	mov	r3, r0
 800a36e:	461a      	mov	r2, r3
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	789b      	ldrb	r3, [r3, #2]
 800a378:	4618      	mov	r0, r3
 800a37a:	f000 f97f 	bl	800a67c <RTC_Bcd2ToByte>
 800a37e:	4603      	mov	r3, r0
 800a380:	461a      	mov	r2, r3
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a386:	2300      	movs	r3, #0
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3718      	adds	r7, #24
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}
 800a390:	007f7f7f 	.word	0x007f7f7f

0800a394 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a394:	b590      	push	{r4, r7, lr}
 800a396:	b087      	sub	sp, #28
 800a398:	af00      	add	r7, sp, #0
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	7f1b      	ldrb	r3, [r3, #28]
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	d101      	bne.n	800a3b0 <HAL_RTC_SetDate+0x1c>
 800a3ac:	2302      	movs	r3, #2
 800a3ae:	e06f      	b.n	800a490 <HAL_RTC_SetDate+0xfc>
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2202      	movs	r2, #2
 800a3ba:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d10e      	bne.n	800a3e0 <HAL_RTC_SetDate+0x4c>
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	785b      	ldrb	r3, [r3, #1]
 800a3c6:	f003 0310 	and.w	r3, r3, #16
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d008      	beq.n	800a3e0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	785b      	ldrb	r3, [r3, #1]
 800a3d2:	f023 0310 	bic.w	r3, r3, #16
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	330a      	adds	r3, #10
 800a3da:	b2da      	uxtb	r2, r3
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d11c      	bne.n	800a420 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	78db      	ldrb	r3, [r3, #3]
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 f928 	bl	800a640 <RTC_ByteToBcd2>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	785b      	ldrb	r3, [r3, #1]
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f000 f921 	bl	800a640 <RTC_ByteToBcd2>
 800a3fe:	4603      	mov	r3, r0
 800a400:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a402:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	789b      	ldrb	r3, [r3, #2]
 800a408:	4618      	mov	r0, r3
 800a40a:	f000 f919 	bl	800a640 <RTC_ByteToBcd2>
 800a40e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a410:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	781b      	ldrb	r3, [r3, #0]
 800a418:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a41a:	4313      	orrs	r3, r2
 800a41c:	617b      	str	r3, [r7, #20]
 800a41e:	e00e      	b.n	800a43e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	78db      	ldrb	r3, [r3, #3]
 800a424:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	785b      	ldrb	r3, [r3, #1]
 800a42a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800a42c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800a42e:	68ba      	ldr	r2, [r7, #8]
 800a430:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800a432:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800a43a:	4313      	orrs	r3, r2
 800a43c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	22ca      	movs	r2, #202	@ 0xca
 800a444:	625a      	str	r2, [r3, #36]	@ 0x24
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	2253      	movs	r2, #83	@ 0x53
 800a44c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a44e:	68f8      	ldr	r0, [r7, #12]
 800a450:	f000 f89a 	bl	800a588 <RTC_EnterInitMode>
 800a454:	4603      	mov	r3, r0
 800a456:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800a458:	7cfb      	ldrb	r3, [r7, #19]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10a      	bne.n	800a474 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	6979      	ldr	r1, [r7, #20]
 800a464:	4b0c      	ldr	r3, [pc, #48]	@ (800a498 <HAL_RTC_SetDate+0x104>)
 800a466:	400b      	ands	r3, r1
 800a468:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f000 f8c3 	bl	800a5f6 <RTC_ExitInitMode>
 800a470:	4603      	mov	r3, r0
 800a472:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800a474:	7cfb      	ldrb	r3, [r7, #19]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d102      	bne.n	800a480 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2201      	movs	r2, #1
 800a47e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	22ff      	movs	r2, #255	@ 0xff
 800a486:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2200      	movs	r2, #0
 800a48c:	771a      	strb	r2, [r3, #28]

  return status;
 800a48e:	7cfb      	ldrb	r3, [r7, #19]
}
 800a490:	4618      	mov	r0, r3
 800a492:	371c      	adds	r7, #28
 800a494:	46bd      	mov	sp, r7
 800a496:	bd90      	pop	{r4, r7, pc}
 800a498:	00ffff3f 	.word	0x00ffff3f

0800a49c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b086      	sub	sp, #24
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	60f8      	str	r0, [r7, #12]
 800a4a4:	60b9      	str	r1, [r7, #8]
 800a4a6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	685a      	ldr	r2, [r3, #4]
 800a4b2:	4b21      	ldr	r3, [pc, #132]	@ (800a538 <HAL_RTC_GetDate+0x9c>)
 800a4b4:	4013      	ands	r3, r2
 800a4b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	0c1b      	lsrs	r3, r3, #16
 800a4bc:	b2da      	uxtb	r2, r3
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	0a1b      	lsrs	r3, r3, #8
 800a4c6:	b2db      	uxtb	r3, r3
 800a4c8:	f003 031f 	and.w	r3, r3, #31
 800a4cc:	b2da      	uxtb	r2, r3
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	0b5b      	lsrs	r3, r3, #13
 800a4e4:	b2db      	uxtb	r3, r3
 800a4e6:	f003 0307 	and.w	r3, r3, #7
 800a4ea:	b2da      	uxtb	r2, r3
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d11a      	bne.n	800a52c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	78db      	ldrb	r3, [r3, #3]
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f000 f8be 	bl	800a67c <RTC_Bcd2ToByte>
 800a500:	4603      	mov	r3, r0
 800a502:	461a      	mov	r2, r3
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	785b      	ldrb	r3, [r3, #1]
 800a50c:	4618      	mov	r0, r3
 800a50e:	f000 f8b5 	bl	800a67c <RTC_Bcd2ToByte>
 800a512:	4603      	mov	r3, r0
 800a514:	461a      	mov	r2, r3
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	789b      	ldrb	r3, [r3, #2]
 800a51e:	4618      	mov	r0, r3
 800a520:	f000 f8ac 	bl	800a67c <RTC_Bcd2ToByte>
 800a524:	4603      	mov	r3, r0
 800a526:	461a      	mov	r2, r3
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3718      	adds	r7, #24
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	00ffff3f 	.word	0x00ffff3f

0800a53c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4a0d      	ldr	r2, [pc, #52]	@ (800a584 <HAL_RTC_WaitForSynchro+0x48>)
 800a54e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a550:	f7fb fdb0 	bl	80060b4 <HAL_GetTick>
 800a554:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a556:	e009      	b.n	800a56c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a558:	f7fb fdac 	bl	80060b4 <HAL_GetTick>
 800a55c:	4602      	mov	r2, r0
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	1ad3      	subs	r3, r2, r3
 800a562:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a566:	d901      	bls.n	800a56c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800a568:	2303      	movs	r3, #3
 800a56a:	e007      	b.n	800a57c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68db      	ldr	r3, [r3, #12]
 800a572:	f003 0320 	and.w	r3, r3, #32
 800a576:	2b00      	cmp	r3, #0
 800a578:	d0ee      	beq.n	800a558 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800a57a:	2300      	movs	r3, #0
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3710      	adds	r7, #16
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}
 800a584:	0001ff5f 	.word	0x0001ff5f

0800a588 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b084      	sub	sp, #16
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a590:	2300      	movs	r3, #0
 800a592:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a594:	2300      	movs	r3, #0
 800a596:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	68db      	ldr	r3, [r3, #12]
 800a59e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d122      	bne.n	800a5ec <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68da      	ldr	r2, [r3, #12]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a5b4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a5b6:	f7fb fd7d 	bl	80060b4 <HAL_GetTick>
 800a5ba:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a5bc:	e00c      	b.n	800a5d8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a5be:	f7fb fd79 	bl	80060b4 <HAL_GetTick>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	1ad3      	subs	r3, r2, r3
 800a5c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5cc:	d904      	bls.n	800a5d8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2204      	movs	r2, #4
 800a5d2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d102      	bne.n	800a5ec <RTC_EnterInitMode+0x64>
 800a5e6:	7bfb      	ldrb	r3, [r7, #15]
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d1e8      	bne.n	800a5be <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800a5ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b084      	sub	sp, #16
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5fe:	2300      	movs	r3, #0
 800a600:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	68da      	ldr	r2, [r3, #12]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a610:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f003 0320 	and.w	r3, r3, #32
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d10a      	bne.n	800a636 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f7ff ff8b 	bl	800a53c <HAL_RTC_WaitForSynchro>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d004      	beq.n	800a636 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2204      	movs	r2, #4
 800a630:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a636:	7bfb      	ldrb	r3, [r7, #15]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3710      	adds	r7, #16
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	4603      	mov	r3, r0
 800a648:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a64a:	2300      	movs	r3, #0
 800a64c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800a64e:	e005      	b.n	800a65c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	3301      	adds	r3, #1
 800a654:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800a656:	79fb      	ldrb	r3, [r7, #7]
 800a658:	3b0a      	subs	r3, #10
 800a65a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800a65c:	79fb      	ldrb	r3, [r7, #7]
 800a65e:	2b09      	cmp	r3, #9
 800a660:	d8f6      	bhi.n	800a650 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	b2db      	uxtb	r3, r3
 800a666:	011b      	lsls	r3, r3, #4
 800a668:	b2da      	uxtb	r2, r3
 800a66a:	79fb      	ldrb	r3, [r7, #7]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	b2db      	uxtb	r3, r3
}
 800a670:	4618      	mov	r0, r3
 800a672:	3714      	adds	r7, #20
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr

0800a67c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	4603      	mov	r3, r0
 800a684:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800a686:	2300      	movs	r3, #0
 800a688:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800a68a:	79fb      	ldrb	r3, [r7, #7]
 800a68c:	091b      	lsrs	r3, r3, #4
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	461a      	mov	r2, r3
 800a692:	4613      	mov	r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4413      	add	r3, r2
 800a698:	005b      	lsls	r3, r3, #1
 800a69a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	b2da      	uxtb	r2, r3
 800a6a0:	79fb      	ldrb	r3, [r7, #7]
 800a6a2:	f003 030f 	and.w	r3, r3, #15
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	4413      	add	r3, r2
 800a6aa:	b2db      	uxtb	r3, r3
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b087      	sub	sp, #28
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	60f8      	str	r0, [r7, #12]
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	3350      	adds	r3, #80	@ 0x50
 800a6ce:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	697a      	ldr	r2, [r7, #20]
 800a6d6:	4413      	add	r3, r2
 800a6d8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	601a      	str	r2, [r3, #0]
}
 800a6e0:	bf00      	nop
 800a6e2:	371c      	adds	r7, #28
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 31)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b085      	sub	sp, #20
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	3350      	adds	r3, #80	@ 0x50
 800a700:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	009b      	lsls	r3, r3, #2
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	4413      	add	r3, r2
 800a70a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
}
 800a710:	4618      	mov	r0, r3
 800a712:	3714      	adds	r7, #20
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr

0800a71c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b082      	sub	sp, #8
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d101      	bne.n	800a730 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a72c:	2301      	movs	r3, #1
 800a72e:	e025      	b.n	800a77c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a736:	b2db      	uxtb	r3, r3
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d106      	bne.n	800a74a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f7f7 f94f 	bl	80019e8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2202      	movs	r2, #2
 800a74e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	3304      	adds	r3, #4
 800a75a:	4619      	mov	r1, r3
 800a75c:	4610      	mov	r0, r2
 800a75e:	f001 fdbd 	bl	800c2dc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6818      	ldr	r0, [r3, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	461a      	mov	r2, r3
 800a76c:	6839      	ldr	r1, [r7, #0]
 800a76e:	f001 fe11 	bl	800c394 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a77a:	2300      	movs	r3, #0
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3708      	adds	r7, #8
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}

0800a784 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b086      	sub	sp, #24
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	60b9      	str	r1, [r7, #8]
 800a78e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a796:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800a798:	7dfb      	ldrb	r3, [r7, #23]
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d101      	bne.n	800a7a2 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800a79e:	2302      	movs	r3, #2
 800a7a0:	e021      	b.n	800a7e6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a7a2:	7dfb      	ldrb	r3, [r7, #23]
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d002      	beq.n	800a7ae <HAL_SDRAM_SendCommand+0x2a>
 800a7a8:	7dfb      	ldrb	r3, [r7, #23]
 800a7aa:	2b05      	cmp	r3, #5
 800a7ac:	d118      	bne.n	800a7e0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2202      	movs	r2, #2
 800a7b2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	68b9      	ldr	r1, [r7, #8]
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f001 fe52 	bl	800c468 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b02      	cmp	r3, #2
 800a7ca:	d104      	bne.n	800a7d6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2205      	movs	r2, #5
 800a7d0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a7d4:	e006      	b.n	800a7e4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2201      	movs	r2, #1
 800a7da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a7de:	e001      	b.n	800a7e4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	e000      	b.n	800a7e6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3718      	adds	r7, #24
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b082      	sub	sp, #8
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
 800a7f6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2b02      	cmp	r3, #2
 800a802:	d101      	bne.n	800a808 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a804:	2302      	movs	r3, #2
 800a806:	e016      	b.n	800a836 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b01      	cmp	r3, #1
 800a812:	d10f      	bne.n	800a834 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2202      	movs	r2, #2
 800a818:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	6839      	ldr	r1, [r7, #0]
 800a822:	4618      	mov	r0, r3
 800a824:	f001 fe44 	bl	800c4b0 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800a830:	2300      	movs	r3, #0
 800a832:	e000      	b.n	800a836 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800a834:	2301      	movs	r3, #1
}
 800a836:	4618      	mov	r0, r3
 800a838:	3708      	adds	r7, #8
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}

0800a83e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a83e:	b580      	push	{r7, lr}
 800a840:	b082      	sub	sp, #8
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d101      	bne.n	800a850 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a84c:	2301      	movs	r3, #1
 800a84e:	e049      	b.n	800a8e4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a856:	b2db      	uxtb	r3, r3
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d106      	bne.n	800a86a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2200      	movs	r2, #0
 800a860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7f9 f9af 	bl	8003bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2202      	movs	r2, #2
 800a86e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	3304      	adds	r3, #4
 800a87a:	4619      	mov	r1, r3
 800a87c:	4610      	mov	r0, r2
 800a87e:	f000 fceb 	bl	800b258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2201      	movs	r2, #1
 800a886:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2201      	movs	r2, #1
 800a88e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2201      	movs	r2, #1
 800a89e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2201      	movs	r2, #1
 800a8a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a8e2:	2300      	movs	r3, #0
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b085      	sub	sp, #20
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d001      	beq.n	800a904 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e054      	b.n	800a9ae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2202      	movs	r2, #2
 800a908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	68da      	ldr	r2, [r3, #12]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f042 0201 	orr.w	r2, r2, #1
 800a91a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4a26      	ldr	r2, [pc, #152]	@ (800a9bc <HAL_TIM_Base_Start_IT+0xd0>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d022      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a92e:	d01d      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a22      	ldr	r2, [pc, #136]	@ (800a9c0 <HAL_TIM_Base_Start_IT+0xd4>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d018      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	4a21      	ldr	r2, [pc, #132]	@ (800a9c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800a940:	4293      	cmp	r3, r2
 800a942:	d013      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a1f      	ldr	r2, [pc, #124]	@ (800a9c8 <HAL_TIM_Base_Start_IT+0xdc>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d00e      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a1e      	ldr	r2, [pc, #120]	@ (800a9cc <HAL_TIM_Base_Start_IT+0xe0>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d009      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a1c      	ldr	r2, [pc, #112]	@ (800a9d0 <HAL_TIM_Base_Start_IT+0xe4>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d004      	beq.n	800a96c <HAL_TIM_Base_Start_IT+0x80>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4a1b      	ldr	r2, [pc, #108]	@ (800a9d4 <HAL_TIM_Base_Start_IT+0xe8>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d115      	bne.n	800a998 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	689a      	ldr	r2, [r3, #8]
 800a972:	4b19      	ldr	r3, [pc, #100]	@ (800a9d8 <HAL_TIM_Base_Start_IT+0xec>)
 800a974:	4013      	ands	r3, r2
 800a976:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2b06      	cmp	r3, #6
 800a97c:	d015      	beq.n	800a9aa <HAL_TIM_Base_Start_IT+0xbe>
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a984:	d011      	beq.n	800a9aa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	681a      	ldr	r2, [r3, #0]
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f042 0201 	orr.w	r2, r2, #1
 800a994:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a996:	e008      	b.n	800a9aa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f042 0201 	orr.w	r2, r2, #1
 800a9a6:	601a      	str	r2, [r3, #0]
 800a9a8:	e000      	b.n	800a9ac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a9ac:	2300      	movs	r3, #0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3714      	adds	r7, #20
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr
 800a9ba:	bf00      	nop
 800a9bc:	40010000 	.word	0x40010000
 800a9c0:	40000400 	.word	0x40000400
 800a9c4:	40000800 	.word	0x40000800
 800a9c8:	40000c00 	.word	0x40000c00
 800a9cc:	40010400 	.word	0x40010400
 800a9d0:	40014000 	.word	0x40014000
 800a9d4:	40001800 	.word	0x40001800
 800a9d8:	00010007 	.word	0x00010007

0800a9dc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d101      	bne.n	800a9ee <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	e049      	b.n	800aa82 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a9f4:	b2db      	uxtb	r3, r3
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d106      	bne.n	800aa08 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 f841 	bl	800aa8a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2202      	movs	r2, #2
 800aa0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	3304      	adds	r3, #4
 800aa18:	4619      	mov	r1, r3
 800aa1a:	4610      	mov	r0, r2
 800aa1c:	f000 fc1c 	bl	800b258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2201      	movs	r2, #1
 800aa24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2201      	movs	r2, #1
 800aa34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2201      	movs	r2, #1
 800aa44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2201      	movs	r2, #1
 800aa54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2201      	movs	r2, #1
 800aa5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2201      	movs	r2, #1
 800aa64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2201      	movs	r2, #1
 800aa74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aa80:	2300      	movs	r3, #0
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3708      	adds	r7, #8
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}

0800aa8a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800aa8a:	b480      	push	{r7}
 800aa8c:	b083      	sub	sp, #12
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800aa92:	bf00      	nop
 800aa94:	370c      	adds	r7, #12
 800aa96:	46bd      	mov	sp, r7
 800aa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9c:	4770      	bx	lr
	...

0800aaa0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b084      	sub	sp, #16
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d104      	bne.n	800aabe <HAL_TIM_IC_Start_IT+0x1e>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aaba:	b2db      	uxtb	r3, r3
 800aabc:	e023      	b.n	800ab06 <HAL_TIM_IC_Start_IT+0x66>
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	2b04      	cmp	r3, #4
 800aac2:	d104      	bne.n	800aace <HAL_TIM_IC_Start_IT+0x2e>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	e01b      	b.n	800ab06 <HAL_TIM_IC_Start_IT+0x66>
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	2b08      	cmp	r3, #8
 800aad2:	d104      	bne.n	800aade <HAL_TIM_IC_Start_IT+0x3e>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	e013      	b.n	800ab06 <HAL_TIM_IC_Start_IT+0x66>
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	2b0c      	cmp	r3, #12
 800aae2:	d104      	bne.n	800aaee <HAL_TIM_IC_Start_IT+0x4e>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	e00b      	b.n	800ab06 <HAL_TIM_IC_Start_IT+0x66>
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	2b10      	cmp	r3, #16
 800aaf2:	d104      	bne.n	800aafe <HAL_TIM_IC_Start_IT+0x5e>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	e003      	b.n	800ab06 <HAL_TIM_IC_Start_IT+0x66>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d104      	bne.n	800ab18 <HAL_TIM_IC_Start_IT+0x78>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	e013      	b.n	800ab40 <HAL_TIM_IC_Start_IT+0xa0>
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	2b04      	cmp	r3, #4
 800ab1c:	d104      	bne.n	800ab28 <HAL_TIM_IC_Start_IT+0x88>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab24:	b2db      	uxtb	r3, r3
 800ab26:	e00b      	b.n	800ab40 <HAL_TIM_IC_Start_IT+0xa0>
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	2b08      	cmp	r3, #8
 800ab2c:	d104      	bne.n	800ab38 <HAL_TIM_IC_Start_IT+0x98>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	e003      	b.n	800ab40 <HAL_TIM_IC_Start_IT+0xa0>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab42:	7bbb      	ldrb	r3, [r7, #14]
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d102      	bne.n	800ab4e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab48:	7b7b      	ldrb	r3, [r7, #13]
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d001      	beq.n	800ab52 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e0e2      	b.n	800ad18 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d104      	bne.n	800ab62 <HAL_TIM_IC_Start_IT+0xc2>
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2202      	movs	r2, #2
 800ab5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab60:	e023      	b.n	800abaa <HAL_TIM_IC_Start_IT+0x10a>
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	2b04      	cmp	r3, #4
 800ab66:	d104      	bne.n	800ab72 <HAL_TIM_IC_Start_IT+0xd2>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2202      	movs	r2, #2
 800ab6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab70:	e01b      	b.n	800abaa <HAL_TIM_IC_Start_IT+0x10a>
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	2b08      	cmp	r3, #8
 800ab76:	d104      	bne.n	800ab82 <HAL_TIM_IC_Start_IT+0xe2>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2202      	movs	r2, #2
 800ab7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab80:	e013      	b.n	800abaa <HAL_TIM_IC_Start_IT+0x10a>
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	2b0c      	cmp	r3, #12
 800ab86:	d104      	bne.n	800ab92 <HAL_TIM_IC_Start_IT+0xf2>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2202      	movs	r2, #2
 800ab8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab90:	e00b      	b.n	800abaa <HAL_TIM_IC_Start_IT+0x10a>
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	2b10      	cmp	r3, #16
 800ab96:	d104      	bne.n	800aba2 <HAL_TIM_IC_Start_IT+0x102>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2202      	movs	r2, #2
 800ab9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aba0:	e003      	b.n	800abaa <HAL_TIM_IC_Start_IT+0x10a>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2202      	movs	r2, #2
 800aba6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d104      	bne.n	800abba <HAL_TIM_IC_Start_IT+0x11a>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2202      	movs	r2, #2
 800abb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abb8:	e013      	b.n	800abe2 <HAL_TIM_IC_Start_IT+0x142>
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	2b04      	cmp	r3, #4
 800abbe:	d104      	bne.n	800abca <HAL_TIM_IC_Start_IT+0x12a>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2202      	movs	r2, #2
 800abc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abc8:	e00b      	b.n	800abe2 <HAL_TIM_IC_Start_IT+0x142>
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	2b08      	cmp	r3, #8
 800abce:	d104      	bne.n	800abda <HAL_TIM_IC_Start_IT+0x13a>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2202      	movs	r2, #2
 800abd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800abd8:	e003      	b.n	800abe2 <HAL_TIM_IC_Start_IT+0x142>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2202      	movs	r2, #2
 800abde:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	2b0c      	cmp	r3, #12
 800abe6:	d841      	bhi.n	800ac6c <HAL_TIM_IC_Start_IT+0x1cc>
 800abe8:	a201      	add	r2, pc, #4	@ (adr r2, 800abf0 <HAL_TIM_IC_Start_IT+0x150>)
 800abea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abee:	bf00      	nop
 800abf0:	0800ac25 	.word	0x0800ac25
 800abf4:	0800ac6d 	.word	0x0800ac6d
 800abf8:	0800ac6d 	.word	0x0800ac6d
 800abfc:	0800ac6d 	.word	0x0800ac6d
 800ac00:	0800ac37 	.word	0x0800ac37
 800ac04:	0800ac6d 	.word	0x0800ac6d
 800ac08:	0800ac6d 	.word	0x0800ac6d
 800ac0c:	0800ac6d 	.word	0x0800ac6d
 800ac10:	0800ac49 	.word	0x0800ac49
 800ac14:	0800ac6d 	.word	0x0800ac6d
 800ac18:	0800ac6d 	.word	0x0800ac6d
 800ac1c:	0800ac6d 	.word	0x0800ac6d
 800ac20:	0800ac5b 	.word	0x0800ac5b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	68da      	ldr	r2, [r3, #12]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f042 0202 	orr.w	r2, r2, #2
 800ac32:	60da      	str	r2, [r3, #12]
      break;
 800ac34:	e01d      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	68da      	ldr	r2, [r3, #12]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f042 0204 	orr.w	r2, r2, #4
 800ac44:	60da      	str	r2, [r3, #12]
      break;
 800ac46:	e014      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	68da      	ldr	r2, [r3, #12]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f042 0208 	orr.w	r2, r2, #8
 800ac56:	60da      	str	r2, [r3, #12]
      break;
 800ac58:	e00b      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	68da      	ldr	r2, [r3, #12]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f042 0210 	orr.w	r2, r2, #16
 800ac68:	60da      	str	r2, [r3, #12]
      break;
 800ac6a:	e002      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	73fb      	strb	r3, [r7, #15]
      break;
 800ac70:	bf00      	nop
  }

  if (status == HAL_OK)
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d14e      	bne.n	800ad16 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	6839      	ldr	r1, [r7, #0]
 800ac80:	4618      	mov	r0, r3
 800ac82:	f000 fd53 	bl	800b72c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a25      	ldr	r2, [pc, #148]	@ (800ad20 <HAL_TIM_IC_Start_IT+0x280>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d022      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac98:	d01d      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a21      	ldr	r2, [pc, #132]	@ (800ad24 <HAL_TIM_IC_Start_IT+0x284>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d018      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4a1f      	ldr	r2, [pc, #124]	@ (800ad28 <HAL_TIM_IC_Start_IT+0x288>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d013      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a1e      	ldr	r2, [pc, #120]	@ (800ad2c <HAL_TIM_IC_Start_IT+0x28c>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d00e      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4a1c      	ldr	r2, [pc, #112]	@ (800ad30 <HAL_TIM_IC_Start_IT+0x290>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	d009      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a1b      	ldr	r2, [pc, #108]	@ (800ad34 <HAL_TIM_IC_Start_IT+0x294>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d004      	beq.n	800acd6 <HAL_TIM_IC_Start_IT+0x236>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a19      	ldr	r2, [pc, #100]	@ (800ad38 <HAL_TIM_IC_Start_IT+0x298>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d115      	bne.n	800ad02 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	689a      	ldr	r2, [r3, #8]
 800acdc:	4b17      	ldr	r3, [pc, #92]	@ (800ad3c <HAL_TIM_IC_Start_IT+0x29c>)
 800acde:	4013      	ands	r3, r2
 800ace0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	2b06      	cmp	r3, #6
 800ace6:	d015      	beq.n	800ad14 <HAL_TIM_IC_Start_IT+0x274>
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acee:	d011      	beq.n	800ad14 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	681a      	ldr	r2, [r3, #0]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f042 0201 	orr.w	r2, r2, #1
 800acfe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad00:	e008      	b.n	800ad14 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f042 0201 	orr.w	r2, r2, #1
 800ad10:	601a      	str	r2, [r3, #0]
 800ad12:	e000      	b.n	800ad16 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad14:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800ad16:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3710      	adds	r7, #16
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	40010000 	.word	0x40010000
 800ad24:	40000400 	.word	0x40000400
 800ad28:	40000800 	.word	0x40000800
 800ad2c:	40000c00 	.word	0x40000c00
 800ad30:	40010400 	.word	0x40010400
 800ad34:	40014000 	.word	0x40014000
 800ad38:	40001800 	.word	0x40001800
 800ad3c:	00010007 	.word	0x00010007

0800ad40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	68db      	ldr	r3, [r3, #12]
 800ad4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	691b      	ldr	r3, [r3, #16]
 800ad56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	f003 0302 	and.w	r3, r3, #2
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d020      	beq.n	800ada4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f003 0302 	and.w	r3, r3, #2
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d01b      	beq.n	800ada4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f06f 0202 	mvn.w	r2, #2
 800ad74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	699b      	ldr	r3, [r3, #24]
 800ad82:	f003 0303 	and.w	r3, r3, #3
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d003      	beq.n	800ad92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f7f6 f940 	bl	8001010 <HAL_TIM_IC_CaptureCallback>
 800ad90:	e005      	b.n	800ad9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f000 fa42 	bl	800b21c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f000 fa49 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2200      	movs	r2, #0
 800ada2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	f003 0304 	and.w	r3, r3, #4
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d020      	beq.n	800adf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	f003 0304 	and.w	r3, r3, #4
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d01b      	beq.n	800adf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f06f 0204 	mvn.w	r2, #4
 800adc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2202      	movs	r2, #2
 800adc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	699b      	ldr	r3, [r3, #24]
 800adce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800add2:	2b00      	cmp	r3, #0
 800add4:	d003      	beq.n	800adde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f7f6 f91a 	bl	8001010 <HAL_TIM_IC_CaptureCallback>
 800addc:	e005      	b.n	800adea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fa1c 	bl	800b21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 fa23 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2200      	movs	r2, #0
 800adee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	f003 0308 	and.w	r3, r3, #8
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d020      	beq.n	800ae3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	f003 0308 	and.w	r3, r3, #8
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d01b      	beq.n	800ae3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f06f 0208 	mvn.w	r2, #8
 800ae0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2204      	movs	r2, #4
 800ae12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	69db      	ldr	r3, [r3, #28]
 800ae1a:	f003 0303 	and.w	r3, r3, #3
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d003      	beq.n	800ae2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7f6 f8f4 	bl	8001010 <HAL_TIM_IC_CaptureCallback>
 800ae28:	e005      	b.n	800ae36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f9f6 	bl	800b21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 f9fd 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	f003 0310 	and.w	r3, r3, #16
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d020      	beq.n	800ae88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	f003 0310 	and.w	r3, r3, #16
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d01b      	beq.n	800ae88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	f06f 0210 	mvn.w	r2, #16
 800ae58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2208      	movs	r2, #8
 800ae5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	69db      	ldr	r3, [r3, #28]
 800ae66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d003      	beq.n	800ae76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f7f6 f8ce 	bl	8001010 <HAL_TIM_IC_CaptureCallback>
 800ae74:	e005      	b.n	800ae82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 f9d0 	bl	800b21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 f9d7 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2200      	movs	r2, #0
 800ae86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	f003 0301 	and.w	r3, r3, #1
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d00c      	beq.n	800aeac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	f003 0301 	and.w	r3, r3, #1
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d007      	beq.n	800aeac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f06f 0201 	mvn.w	r2, #1
 800aea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f7f6 f884 	bl	8000fb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d104      	bne.n	800aec0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d00c      	beq.n	800aeda <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d007      	beq.n	800aeda <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f000 fce7 	bl	800b8a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d00c      	beq.n	800aefe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d007      	beq.n	800aefe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f000 fcdf 	bl	800b8bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af04:	2b00      	cmp	r3, #0
 800af06:	d00c      	beq.n	800af22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d007      	beq.n	800af22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800af1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f000 f991 	bl	800b244 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	f003 0320 	and.w	r3, r3, #32
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d00c      	beq.n	800af46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f003 0320 	and.w	r3, r3, #32
 800af32:	2b00      	cmp	r3, #0
 800af34:	d007      	beq.n	800af46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f06f 0220 	mvn.w	r2, #32
 800af3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 fca7 	bl	800b894 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800af46:	bf00      	nop
 800af48:	3710      	adds	r7, #16
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}

0800af4e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800af4e:	b580      	push	{r7, lr}
 800af50:	b086      	sub	sp, #24
 800af52:	af00      	add	r7, sp, #0
 800af54:	60f8      	str	r0, [r7, #12]
 800af56:	60b9      	str	r1, [r7, #8]
 800af58:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af64:	2b01      	cmp	r3, #1
 800af66:	d101      	bne.n	800af6c <HAL_TIM_IC_ConfigChannel+0x1e>
 800af68:	2302      	movs	r3, #2
 800af6a:	e088      	b.n	800b07e <HAL_TIM_IC_ConfigChannel+0x130>
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2201      	movs	r2, #1
 800af70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d11b      	bne.n	800afb2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800af8a:	f000 fa0b 	bl	800b3a4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	699a      	ldr	r2, [r3, #24]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f022 020c 	bic.w	r2, r2, #12
 800af9c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	6999      	ldr	r1, [r3, #24]
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	689a      	ldr	r2, [r3, #8]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	430a      	orrs	r2, r1
 800afae:	619a      	str	r2, [r3, #24]
 800afb0:	e060      	b.n	800b074 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2b04      	cmp	r3, #4
 800afb6:	d11c      	bne.n	800aff2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800afc8:	f000 fa8f 	bl	800b4ea <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	699a      	ldr	r2, [r3, #24]
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800afda:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6999      	ldr	r1, [r3, #24]
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	021a      	lsls	r2, r3, #8
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	430a      	orrs	r2, r1
 800afee:	619a      	str	r2, [r3, #24]
 800aff0:	e040      	b.n	800b074 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2b08      	cmp	r3, #8
 800aff6:	d11b      	bne.n	800b030 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b008:	f000 fadc 	bl	800b5c4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	69da      	ldr	r2, [r3, #28]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f022 020c 	bic.w	r2, r2, #12
 800b01a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	69d9      	ldr	r1, [r3, #28]
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	689a      	ldr	r2, [r3, #8]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	430a      	orrs	r2, r1
 800b02c:	61da      	str	r2, [r3, #28]
 800b02e:	e021      	b.n	800b074 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2b0c      	cmp	r3, #12
 800b034:	d11c      	bne.n	800b070 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b046:	f000 faf9 	bl	800b63c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	69da      	ldr	r2, [r3, #28]
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b058:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	69d9      	ldr	r1, [r3, #28]
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	021a      	lsls	r2, r3, #8
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	61da      	str	r2, [r3, #28]
 800b06e:	e001      	b.n	800b074 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b07c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3718      	adds	r7, #24
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
	...

0800b088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b092:	2300      	movs	r3, #0
 800b094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d101      	bne.n	800b0a4 <HAL_TIM_ConfigClockSource+0x1c>
 800b0a0:	2302      	movs	r3, #2
 800b0a2:	e0b4      	b.n	800b20e <HAL_TIM_ConfigClockSource+0x186>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2202      	movs	r2, #2
 800b0b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b0bc:	68ba      	ldr	r2, [r7, #8]
 800b0be:	4b56      	ldr	r3, [pc, #344]	@ (800b218 <HAL_TIM_ConfigClockSource+0x190>)
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b0ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68ba      	ldr	r2, [r7, #8]
 800b0d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0dc:	d03e      	beq.n	800b15c <HAL_TIM_ConfigClockSource+0xd4>
 800b0de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0e2:	f200 8087 	bhi.w	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b0e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0ea:	f000 8086 	beq.w	800b1fa <HAL_TIM_ConfigClockSource+0x172>
 800b0ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0f2:	d87f      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b0f4:	2b70      	cmp	r3, #112	@ 0x70
 800b0f6:	d01a      	beq.n	800b12e <HAL_TIM_ConfigClockSource+0xa6>
 800b0f8:	2b70      	cmp	r3, #112	@ 0x70
 800b0fa:	d87b      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b0fc:	2b60      	cmp	r3, #96	@ 0x60
 800b0fe:	d050      	beq.n	800b1a2 <HAL_TIM_ConfigClockSource+0x11a>
 800b100:	2b60      	cmp	r3, #96	@ 0x60
 800b102:	d877      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b104:	2b50      	cmp	r3, #80	@ 0x50
 800b106:	d03c      	beq.n	800b182 <HAL_TIM_ConfigClockSource+0xfa>
 800b108:	2b50      	cmp	r3, #80	@ 0x50
 800b10a:	d873      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b10c:	2b40      	cmp	r3, #64	@ 0x40
 800b10e:	d058      	beq.n	800b1c2 <HAL_TIM_ConfigClockSource+0x13a>
 800b110:	2b40      	cmp	r3, #64	@ 0x40
 800b112:	d86f      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b114:	2b30      	cmp	r3, #48	@ 0x30
 800b116:	d064      	beq.n	800b1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b118:	2b30      	cmp	r3, #48	@ 0x30
 800b11a:	d86b      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b11c:	2b20      	cmp	r3, #32
 800b11e:	d060      	beq.n	800b1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b120:	2b20      	cmp	r3, #32
 800b122:	d867      	bhi.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b124:	2b00      	cmp	r3, #0
 800b126:	d05c      	beq.n	800b1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b128:	2b10      	cmp	r3, #16
 800b12a:	d05a      	beq.n	800b1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b12c:	e062      	b.n	800b1f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b13e:	f000 fad5 	bl	800b6ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b150:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	68ba      	ldr	r2, [r7, #8]
 800b158:	609a      	str	r2, [r3, #8]
      break;
 800b15a:	e04f      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b16c:	f000 fabe 	bl	800b6ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	689a      	ldr	r2, [r3, #8]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b17e:	609a      	str	r2, [r3, #8]
      break;
 800b180:	e03c      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b18e:	461a      	mov	r2, r3
 800b190:	f000 f97c 	bl	800b48c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	2150      	movs	r1, #80	@ 0x50
 800b19a:	4618      	mov	r0, r3
 800b19c:	f000 fa8b 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b1a0:	e02c      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	f000 f9d8 	bl	800b564 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	2160      	movs	r1, #96	@ 0x60
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f000 fa7b 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b1c0:	e01c      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	f000 f95c 	bl	800b48c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	2140      	movs	r1, #64	@ 0x40
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f000 fa6b 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b1e0:	e00c      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	4610      	mov	r0, r2
 800b1ee:	f000 fa62 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b1f2:	e003      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	73fb      	strb	r3, [r7, #15]
      break;
 800b1f8:	e000      	b.n	800b1fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b1fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b20c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3710      	adds	r7, #16
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	fffeff88 	.word	0xfffeff88

0800b21c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b083      	sub	sp, #12
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b224:	bf00      	nop
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b238:	bf00      	nop
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr

0800b244 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b24c:	bf00      	nop
 800b24e:	370c      	adds	r7, #12
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a43      	ldr	r2, [pc, #268]	@ (800b378 <TIM_Base_SetConfig+0x120>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d013      	beq.n	800b298 <TIM_Base_SetConfig+0x40>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b276:	d00f      	beq.n	800b298 <TIM_Base_SetConfig+0x40>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a40      	ldr	r2, [pc, #256]	@ (800b37c <TIM_Base_SetConfig+0x124>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d00b      	beq.n	800b298 <TIM_Base_SetConfig+0x40>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	4a3f      	ldr	r2, [pc, #252]	@ (800b380 <TIM_Base_SetConfig+0x128>)
 800b284:	4293      	cmp	r3, r2
 800b286:	d007      	beq.n	800b298 <TIM_Base_SetConfig+0x40>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a3e      	ldr	r2, [pc, #248]	@ (800b384 <TIM_Base_SetConfig+0x12c>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d003      	beq.n	800b298 <TIM_Base_SetConfig+0x40>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	4a3d      	ldr	r2, [pc, #244]	@ (800b388 <TIM_Base_SetConfig+0x130>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d108      	bne.n	800b2aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b29e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	4a32      	ldr	r2, [pc, #200]	@ (800b378 <TIM_Base_SetConfig+0x120>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d02b      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2b8:	d027      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	4a2f      	ldr	r2, [pc, #188]	@ (800b37c <TIM_Base_SetConfig+0x124>)
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d023      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	4a2e      	ldr	r2, [pc, #184]	@ (800b380 <TIM_Base_SetConfig+0x128>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d01f      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4a2d      	ldr	r2, [pc, #180]	@ (800b384 <TIM_Base_SetConfig+0x12c>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d01b      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	4a2c      	ldr	r2, [pc, #176]	@ (800b388 <TIM_Base_SetConfig+0x130>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d017      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	4a2b      	ldr	r2, [pc, #172]	@ (800b38c <TIM_Base_SetConfig+0x134>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d013      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	4a2a      	ldr	r2, [pc, #168]	@ (800b390 <TIM_Base_SetConfig+0x138>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d00f      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	4a29      	ldr	r2, [pc, #164]	@ (800b394 <TIM_Base_SetConfig+0x13c>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d00b      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	4a28      	ldr	r2, [pc, #160]	@ (800b398 <TIM_Base_SetConfig+0x140>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d007      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	4a27      	ldr	r2, [pc, #156]	@ (800b39c <TIM_Base_SetConfig+0x144>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d003      	beq.n	800b30a <TIM_Base_SetConfig+0xb2>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	4a26      	ldr	r2, [pc, #152]	@ (800b3a0 <TIM_Base_SetConfig+0x148>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d108      	bne.n	800b31c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b310:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	68db      	ldr	r3, [r3, #12]
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	4313      	orrs	r3, r2
 800b31a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	695b      	ldr	r3, [r3, #20]
 800b326:	4313      	orrs	r3, r2
 800b328:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	689a      	ldr	r2, [r3, #8]
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	4a0e      	ldr	r2, [pc, #56]	@ (800b378 <TIM_Base_SetConfig+0x120>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d003      	beq.n	800b34a <TIM_Base_SetConfig+0xf2>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	4a10      	ldr	r2, [pc, #64]	@ (800b388 <TIM_Base_SetConfig+0x130>)
 800b346:	4293      	cmp	r3, r2
 800b348:	d103      	bne.n	800b352 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	691a      	ldr	r2, [r3, #16]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f043 0204 	orr.w	r2, r3, #4
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2201      	movs	r2, #1
 800b362:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	601a      	str	r2, [r3, #0]
}
 800b36a:	bf00      	nop
 800b36c:	3714      	adds	r7, #20
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr
 800b376:	bf00      	nop
 800b378:	40010000 	.word	0x40010000
 800b37c:	40000400 	.word	0x40000400
 800b380:	40000800 	.word	0x40000800
 800b384:	40000c00 	.word	0x40000c00
 800b388:	40010400 	.word	0x40010400
 800b38c:	40014000 	.word	0x40014000
 800b390:	40014400 	.word	0x40014400
 800b394:	40014800 	.word	0x40014800
 800b398:	40001800 	.word	0x40001800
 800b39c:	40001c00 	.word	0x40001c00
 800b3a0:	40002000 	.word	0x40002000

0800b3a4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b087      	sub	sp, #28
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	60f8      	str	r0, [r7, #12]
 800b3ac:	60b9      	str	r1, [r7, #8]
 800b3ae:	607a      	str	r2, [r7, #4]
 800b3b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6a1b      	ldr	r3, [r3, #32]
 800b3b6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	6a1b      	ldr	r3, [r3, #32]
 800b3bc:	f023 0201 	bic.w	r2, r3, #1
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	699b      	ldr	r3, [r3, #24]
 800b3c8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	4a28      	ldr	r2, [pc, #160]	@ (800b470 <TIM_TI1_SetConfig+0xcc>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d01b      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3d8:	d017      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	4a25      	ldr	r2, [pc, #148]	@ (800b474 <TIM_TI1_SetConfig+0xd0>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d013      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	4a24      	ldr	r2, [pc, #144]	@ (800b478 <TIM_TI1_SetConfig+0xd4>)
 800b3e6:	4293      	cmp	r3, r2
 800b3e8:	d00f      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	4a23      	ldr	r2, [pc, #140]	@ (800b47c <TIM_TI1_SetConfig+0xd8>)
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	d00b      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	4a22      	ldr	r2, [pc, #136]	@ (800b480 <TIM_TI1_SetConfig+0xdc>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d007      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	4a21      	ldr	r2, [pc, #132]	@ (800b484 <TIM_TI1_SetConfig+0xe0>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d003      	beq.n	800b40a <TIM_TI1_SetConfig+0x66>
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	4a20      	ldr	r2, [pc, #128]	@ (800b488 <TIM_TI1_SetConfig+0xe4>)
 800b406:	4293      	cmp	r3, r2
 800b408:	d101      	bne.n	800b40e <TIM_TI1_SetConfig+0x6a>
 800b40a:	2301      	movs	r3, #1
 800b40c:	e000      	b.n	800b410 <TIM_TI1_SetConfig+0x6c>
 800b40e:	2300      	movs	r3, #0
 800b410:	2b00      	cmp	r3, #0
 800b412:	d008      	beq.n	800b426 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b414:	697b      	ldr	r3, [r7, #20]
 800b416:	f023 0303 	bic.w	r3, r3, #3
 800b41a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	4313      	orrs	r3, r2
 800b422:	617b      	str	r3, [r7, #20]
 800b424:	e003      	b.n	800b42e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	f043 0301 	orr.w	r3, r3, #1
 800b42c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b434:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	011b      	lsls	r3, r3, #4
 800b43a:	b2db      	uxtb	r3, r3
 800b43c:	697a      	ldr	r2, [r7, #20]
 800b43e:	4313      	orrs	r3, r2
 800b440:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	f023 030a 	bic.w	r3, r3, #10
 800b448:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	f003 030a 	and.w	r3, r3, #10
 800b450:	693a      	ldr	r2, [r7, #16]
 800b452:	4313      	orrs	r3, r2
 800b454:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	697a      	ldr	r2, [r7, #20]
 800b45a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	693a      	ldr	r2, [r7, #16]
 800b460:	621a      	str	r2, [r3, #32]
}
 800b462:	bf00      	nop
 800b464:	371c      	adds	r7, #28
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr
 800b46e:	bf00      	nop
 800b470:	40010000 	.word	0x40010000
 800b474:	40000400 	.word	0x40000400
 800b478:	40000800 	.word	0x40000800
 800b47c:	40000c00 	.word	0x40000c00
 800b480:	40010400 	.word	0x40010400
 800b484:	40014000 	.word	0x40014000
 800b488:	40001800 	.word	0x40001800

0800b48c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b087      	sub	sp, #28
 800b490:	af00      	add	r7, sp, #0
 800b492:	60f8      	str	r0, [r7, #12]
 800b494:	60b9      	str	r1, [r7, #8]
 800b496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6a1b      	ldr	r3, [r3, #32]
 800b49c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	6a1b      	ldr	r3, [r3, #32]
 800b4a2:	f023 0201 	bic.w	r2, r3, #1
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	699b      	ldr	r3, [r3, #24]
 800b4ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b4b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	011b      	lsls	r3, r3, #4
 800b4bc:	693a      	ldr	r2, [r7, #16]
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	f023 030a 	bic.w	r3, r3, #10
 800b4c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b4ca:	697a      	ldr	r2, [r7, #20]
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	693a      	ldr	r2, [r7, #16]
 800b4d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	697a      	ldr	r2, [r7, #20]
 800b4dc:	621a      	str	r2, [r3, #32]
}
 800b4de:	bf00      	nop
 800b4e0:	371c      	adds	r7, #28
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr

0800b4ea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b4ea:	b480      	push	{r7}
 800b4ec:	b087      	sub	sp, #28
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	60f8      	str	r0, [r7, #12]
 800b4f2:	60b9      	str	r1, [r7, #8]
 800b4f4:	607a      	str	r2, [r7, #4]
 800b4f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6a1b      	ldr	r3, [r3, #32]
 800b4fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	f023 0210 	bic.w	r2, r3, #16
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	699b      	ldr	r3, [r3, #24]
 800b50e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	021b      	lsls	r3, r3, #8
 800b51c:	693a      	ldr	r2, [r7, #16]
 800b51e:	4313      	orrs	r3, r2
 800b520:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b528:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	031b      	lsls	r3, r3, #12
 800b52e:	b29b      	uxth	r3, r3
 800b530:	693a      	ldr	r2, [r7, #16]
 800b532:	4313      	orrs	r3, r2
 800b534:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b53c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	011b      	lsls	r3, r3, #4
 800b542:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b546:	697a      	ldr	r2, [r7, #20]
 800b548:	4313      	orrs	r3, r2
 800b54a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	693a      	ldr	r2, [r7, #16]
 800b550:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	697a      	ldr	r2, [r7, #20]
 800b556:	621a      	str	r2, [r3, #32]
}
 800b558:	bf00      	nop
 800b55a:	371c      	adds	r7, #28
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b564:	b480      	push	{r7}
 800b566:	b087      	sub	sp, #28
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	6a1b      	ldr	r3, [r3, #32]
 800b574:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	6a1b      	ldr	r3, [r3, #32]
 800b57a:	f023 0210 	bic.w	r2, r3, #16
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	699b      	ldr	r3, [r3, #24]
 800b586:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b58e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	031b      	lsls	r3, r3, #12
 800b594:	693a      	ldr	r2, [r7, #16]
 800b596:	4313      	orrs	r3, r2
 800b598:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b5a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	011b      	lsls	r3, r3, #4
 800b5a6:	697a      	ldr	r2, [r7, #20]
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	693a      	ldr	r2, [r7, #16]
 800b5b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	697a      	ldr	r2, [r7, #20]
 800b5b6:	621a      	str	r2, [r3, #32]
}
 800b5b8:	bf00      	nop
 800b5ba:	371c      	adds	r7, #28
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b087      	sub	sp, #28
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	60f8      	str	r0, [r7, #12]
 800b5cc:	60b9      	str	r1, [r7, #8]
 800b5ce:	607a      	str	r2, [r7, #4]
 800b5d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	6a1b      	ldr	r3, [r3, #32]
 800b5d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	6a1b      	ldr	r3, [r3, #32]
 800b5dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	69db      	ldr	r3, [r3, #28]
 800b5e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	f023 0303 	bic.w	r3, r3, #3
 800b5f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800b5f2:	693a      	ldr	r2, [r7, #16]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b600:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	011b      	lsls	r3, r3, #4
 800b606:	b2db      	uxtb	r3, r3
 800b608:	693a      	ldr	r2, [r7, #16]
 800b60a:	4313      	orrs	r3, r2
 800b60c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800b614:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	021b      	lsls	r3, r3, #8
 800b61a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800b61e:	697a      	ldr	r2, [r7, #20]
 800b620:	4313      	orrs	r3, r2
 800b622:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	693a      	ldr	r2, [r7, #16]
 800b628:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	697a      	ldr	r2, [r7, #20]
 800b62e:	621a      	str	r2, [r3, #32]
}
 800b630:	bf00      	nop
 800b632:	371c      	adds	r7, #28
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr

0800b63c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b087      	sub	sp, #28
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]
 800b648:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	6a1b      	ldr	r3, [r3, #32]
 800b64e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	6a1b      	ldr	r3, [r3, #32]
 800b654:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	69db      	ldr	r3, [r3, #28]
 800b660:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b668:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	021b      	lsls	r3, r3, #8
 800b66e:	693a      	ldr	r2, [r7, #16]
 800b670:	4313      	orrs	r3, r2
 800b672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b67a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	031b      	lsls	r3, r3, #12
 800b680:	b29b      	uxth	r3, r3
 800b682:	693a      	ldr	r2, [r7, #16]
 800b684:	4313      	orrs	r3, r2
 800b686:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800b68e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	031b      	lsls	r3, r3, #12
 800b694:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800b698:	697a      	ldr	r2, [r7, #20]
 800b69a:	4313      	orrs	r3, r2
 800b69c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	693a      	ldr	r2, [r7, #16]
 800b6a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	697a      	ldr	r2, [r7, #20]
 800b6a8:	621a      	str	r2, [r3, #32]
}
 800b6aa:	bf00      	nop
 800b6ac:	371c      	adds	r7, #28
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr

0800b6b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b6b6:	b480      	push	{r7}
 800b6b8:	b085      	sub	sp, #20
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
 800b6be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	689b      	ldr	r3, [r3, #8]
 800b6c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b6ce:	683a      	ldr	r2, [r7, #0]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	f043 0307 	orr.w	r3, r3, #7
 800b6d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	609a      	str	r2, [r3, #8]
}
 800b6e0:	bf00      	nop
 800b6e2:	3714      	adds	r7, #20
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr

0800b6ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b087      	sub	sp, #28
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]
 800b6f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b706:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	021a      	lsls	r2, r3, #8
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	431a      	orrs	r2, r3
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	4313      	orrs	r3, r2
 800b714:	697a      	ldr	r2, [r7, #20]
 800b716:	4313      	orrs	r3, r2
 800b718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	697a      	ldr	r2, [r7, #20]
 800b71e:	609a      	str	r2, [r3, #8]
}
 800b720:	bf00      	nop
 800b722:	371c      	adds	r7, #28
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr

0800b72c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b087      	sub	sp, #28
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	f003 031f 	and.w	r3, r3, #31
 800b73e:	2201      	movs	r2, #1
 800b740:	fa02 f303 	lsl.w	r3, r2, r3
 800b744:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6a1a      	ldr	r2, [r3, #32]
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	43db      	mvns	r3, r3
 800b74e:	401a      	ands	r2, r3
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	6a1a      	ldr	r2, [r3, #32]
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	f003 031f 	and.w	r3, r3, #31
 800b75e:	6879      	ldr	r1, [r7, #4]
 800b760:	fa01 f303 	lsl.w	r3, r1, r3
 800b764:	431a      	orrs	r2, r3
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	621a      	str	r2, [r3, #32]
}
 800b76a:	bf00      	nop
 800b76c:	371c      	adds	r7, #28
 800b76e:	46bd      	mov	sp, r7
 800b770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b774:	4770      	bx	lr
	...

0800b778 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d101      	bne.n	800b790 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b78c:	2302      	movs	r3, #2
 800b78e:	e06d      	b.n	800b86c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2201      	movs	r2, #1
 800b794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2202      	movs	r2, #2
 800b79c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	685b      	ldr	r3, [r3, #4]
 800b7a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	689b      	ldr	r3, [r3, #8]
 800b7ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	4a30      	ldr	r2, [pc, #192]	@ (800b878 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d004      	beq.n	800b7c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	4a2f      	ldr	r2, [pc, #188]	@ (800b87c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d108      	bne.n	800b7d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b7ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	68fa      	ldr	r2, [r7, #12]
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68fa      	ldr	r2, [r7, #12]
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	68fa      	ldr	r2, [r7, #12]
 800b7ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a20      	ldr	r2, [pc, #128]	@ (800b878 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d022      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b802:	d01d      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a1d      	ldr	r2, [pc, #116]	@ (800b880 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d018      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	4a1c      	ldr	r2, [pc, #112]	@ (800b884 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d013      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4a1a      	ldr	r2, [pc, #104]	@ (800b888 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d00e      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	4a15      	ldr	r2, [pc, #84]	@ (800b87c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d009      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a16      	ldr	r2, [pc, #88]	@ (800b88c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d004      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4a15      	ldr	r2, [pc, #84]	@ (800b890 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d10c      	bne.n	800b85a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b846:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	689b      	ldr	r3, [r3, #8]
 800b84c:	68ba      	ldr	r2, [r7, #8]
 800b84e:	4313      	orrs	r3, r2
 800b850:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68ba      	ldr	r2, [r7, #8]
 800b858:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2201      	movs	r2, #1
 800b85e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3714      	adds	r7, #20
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr
 800b878:	40010000 	.word	0x40010000
 800b87c:	40010400 	.word	0x40010400
 800b880:	40000400 	.word	0x40000400
 800b884:	40000800 	.word	0x40000800
 800b888:	40000c00 	.word	0x40000c00
 800b88c:	40014000 	.word	0x40014000
 800b890:	40001800 	.word	0x40001800

0800b894 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b894:	b480      	push	{r7}
 800b896:	b083      	sub	sp, #12
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b89c:	bf00      	nop
 800b89e:	370c      	adds	r7, #12
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b8b0:	bf00      	nop
 800b8b2:	370c      	adds	r7, #12
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr

0800b8bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b082      	sub	sp, #8
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d101      	bne.n	800b8e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b8de:	2301      	movs	r3, #1
 800b8e0:	e040      	b.n	800b964 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d106      	bne.n	800b8f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b8f2:	6878      	ldr	r0, [r7, #4]
 800b8f4:	f7f8 fa70 	bl	8003dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2224      	movs	r2, #36	@ 0x24
 800b8fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f022 0201 	bic.w	r2, r2, #1
 800b90c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b912:	2b00      	cmp	r3, #0
 800b914:	d002      	beq.n	800b91c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f000 fb16 	bl	800bf48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f000 f8af 	bl	800ba80 <UART_SetConfig>
 800b922:	4603      	mov	r3, r0
 800b924:	2b01      	cmp	r3, #1
 800b926:	d101      	bne.n	800b92c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b928:	2301      	movs	r3, #1
 800b92a:	e01b      	b.n	800b964 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	685a      	ldr	r2, [r3, #4]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b93a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	689a      	ldr	r2, [r3, #8]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b94a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f042 0201 	orr.w	r2, r2, #1
 800b95a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f000 fb95 	bl	800c08c <UART_CheckIdleState>
 800b962:	4603      	mov	r3, r0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3708      	adds	r7, #8
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b08a      	sub	sp, #40	@ 0x28
 800b970:	af02      	add	r7, sp, #8
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	603b      	str	r3, [r7, #0]
 800b978:	4613      	mov	r3, r2
 800b97a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b980:	2b20      	cmp	r3, #32
 800b982:	d177      	bne.n	800ba74 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d002      	beq.n	800b990 <HAL_UART_Transmit+0x24>
 800b98a:	88fb      	ldrh	r3, [r7, #6]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d101      	bne.n	800b994 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	e070      	b.n	800ba76 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2200      	movs	r2, #0
 800b998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2221      	movs	r2, #33	@ 0x21
 800b9a0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b9a2:	f7fa fb87 	bl	80060b4 <HAL_GetTick>
 800b9a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	88fa      	ldrh	r2, [r7, #6]
 800b9ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	88fa      	ldrh	r2, [r7, #6]
 800b9b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	689b      	ldr	r3, [r3, #8]
 800b9bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9c0:	d108      	bne.n	800b9d4 <HAL_UART_Transmit+0x68>
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	691b      	ldr	r3, [r3, #16]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d104      	bne.n	800b9d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	61bb      	str	r3, [r7, #24]
 800b9d2:	e003      	b.n	800b9dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b9dc:	e02f      	b.n	800ba3e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	2180      	movs	r1, #128	@ 0x80
 800b9e8:	68f8      	ldr	r0, [r7, #12]
 800b9ea:	f000 fba6 	bl	800c13a <UART_WaitOnFlagUntilTimeout>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d004      	beq.n	800b9fe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	2220      	movs	r2, #32
 800b9f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800b9fa:	2303      	movs	r3, #3
 800b9fc:	e03b      	b.n	800ba76 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800b9fe:	69fb      	ldr	r3, [r7, #28]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d10b      	bne.n	800ba1c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ba04:	69bb      	ldr	r3, [r7, #24]
 800ba06:	881b      	ldrh	r3, [r3, #0]
 800ba08:	461a      	mov	r2, r3
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba12:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ba14:	69bb      	ldr	r3, [r7, #24]
 800ba16:	3302      	adds	r3, #2
 800ba18:	61bb      	str	r3, [r7, #24]
 800ba1a:	e007      	b.n	800ba2c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ba1c:	69fb      	ldr	r3, [r7, #28]
 800ba1e:	781a      	ldrb	r2, [r3, #0]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ba26:	69fb      	ldr	r3, [r7, #28]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	3b01      	subs	r3, #1
 800ba36:	b29a      	uxth	r2, r3
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ba44:	b29b      	uxth	r3, r3
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d1c9      	bne.n	800b9de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	9300      	str	r3, [sp, #0]
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	2200      	movs	r2, #0
 800ba52:	2140      	movs	r1, #64	@ 0x40
 800ba54:	68f8      	ldr	r0, [r7, #12]
 800ba56:	f000 fb70 	bl	800c13a <UART_WaitOnFlagUntilTimeout>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d004      	beq.n	800ba6a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2220      	movs	r2, #32
 800ba64:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800ba66:	2303      	movs	r3, #3
 800ba68:	e005      	b.n	800ba76 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2220      	movs	r2, #32
 800ba6e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800ba70:	2300      	movs	r3, #0
 800ba72:	e000      	b.n	800ba76 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800ba74:	2302      	movs	r3, #2
  }
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	3720      	adds	r7, #32
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}
	...

0800ba80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b088      	sub	sp, #32
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	689a      	ldr	r2, [r3, #8]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	691b      	ldr	r3, [r3, #16]
 800ba94:	431a      	orrs	r2, r3
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	695b      	ldr	r3, [r3, #20]
 800ba9a:	431a      	orrs	r2, r3
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	69db      	ldr	r3, [r3, #28]
 800baa0:	4313      	orrs	r3, r2
 800baa2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	681a      	ldr	r2, [r3, #0]
 800baaa:	4ba6      	ldr	r3, [pc, #664]	@ (800bd44 <UART_SetConfig+0x2c4>)
 800baac:	4013      	ands	r3, r2
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	6812      	ldr	r2, [r2, #0]
 800bab2:	6979      	ldr	r1, [r7, #20]
 800bab4:	430b      	orrs	r3, r1
 800bab6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	68da      	ldr	r2, [r3, #12]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	430a      	orrs	r2, r1
 800bacc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	699b      	ldr	r3, [r3, #24]
 800bad2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6a1b      	ldr	r3, [r3, #32]
 800bad8:	697a      	ldr	r2, [r7, #20]
 800bada:	4313      	orrs	r3, r2
 800badc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	697a      	ldr	r2, [r7, #20]
 800baee:	430a      	orrs	r2, r1
 800baf0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a94      	ldr	r2, [pc, #592]	@ (800bd48 <UART_SetConfig+0x2c8>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d120      	bne.n	800bb3e <UART_SetConfig+0xbe>
 800bafc:	4b93      	ldr	r3, [pc, #588]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bafe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb02:	f003 0303 	and.w	r3, r3, #3
 800bb06:	2b03      	cmp	r3, #3
 800bb08:	d816      	bhi.n	800bb38 <UART_SetConfig+0xb8>
 800bb0a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb10 <UART_SetConfig+0x90>)
 800bb0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb10:	0800bb21 	.word	0x0800bb21
 800bb14:	0800bb2d 	.word	0x0800bb2d
 800bb18:	0800bb27 	.word	0x0800bb27
 800bb1c:	0800bb33 	.word	0x0800bb33
 800bb20:	2301      	movs	r3, #1
 800bb22:	77fb      	strb	r3, [r7, #31]
 800bb24:	e150      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb26:	2302      	movs	r3, #2
 800bb28:	77fb      	strb	r3, [r7, #31]
 800bb2a:	e14d      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb2c:	2304      	movs	r3, #4
 800bb2e:	77fb      	strb	r3, [r7, #31]
 800bb30:	e14a      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb32:	2308      	movs	r3, #8
 800bb34:	77fb      	strb	r3, [r7, #31]
 800bb36:	e147      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb38:	2310      	movs	r3, #16
 800bb3a:	77fb      	strb	r3, [r7, #31]
 800bb3c:	e144      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	4a83      	ldr	r2, [pc, #524]	@ (800bd50 <UART_SetConfig+0x2d0>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d132      	bne.n	800bbae <UART_SetConfig+0x12e>
 800bb48:	4b80      	ldr	r3, [pc, #512]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bb4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb4e:	f003 030c 	and.w	r3, r3, #12
 800bb52:	2b0c      	cmp	r3, #12
 800bb54:	d828      	bhi.n	800bba8 <UART_SetConfig+0x128>
 800bb56:	a201      	add	r2, pc, #4	@ (adr r2, 800bb5c <UART_SetConfig+0xdc>)
 800bb58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb5c:	0800bb91 	.word	0x0800bb91
 800bb60:	0800bba9 	.word	0x0800bba9
 800bb64:	0800bba9 	.word	0x0800bba9
 800bb68:	0800bba9 	.word	0x0800bba9
 800bb6c:	0800bb9d 	.word	0x0800bb9d
 800bb70:	0800bba9 	.word	0x0800bba9
 800bb74:	0800bba9 	.word	0x0800bba9
 800bb78:	0800bba9 	.word	0x0800bba9
 800bb7c:	0800bb97 	.word	0x0800bb97
 800bb80:	0800bba9 	.word	0x0800bba9
 800bb84:	0800bba9 	.word	0x0800bba9
 800bb88:	0800bba9 	.word	0x0800bba9
 800bb8c:	0800bba3 	.word	0x0800bba3
 800bb90:	2300      	movs	r3, #0
 800bb92:	77fb      	strb	r3, [r7, #31]
 800bb94:	e118      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb96:	2302      	movs	r3, #2
 800bb98:	77fb      	strb	r3, [r7, #31]
 800bb9a:	e115      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bb9c:	2304      	movs	r3, #4
 800bb9e:	77fb      	strb	r3, [r7, #31]
 800bba0:	e112      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bba2:	2308      	movs	r3, #8
 800bba4:	77fb      	strb	r3, [r7, #31]
 800bba6:	e10f      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bba8:	2310      	movs	r3, #16
 800bbaa:	77fb      	strb	r3, [r7, #31]
 800bbac:	e10c      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	4a68      	ldr	r2, [pc, #416]	@ (800bd54 <UART_SetConfig+0x2d4>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d120      	bne.n	800bbfa <UART_SetConfig+0x17a>
 800bbb8:	4b64      	ldr	r3, [pc, #400]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bbba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbbe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bbc2:	2b30      	cmp	r3, #48	@ 0x30
 800bbc4:	d013      	beq.n	800bbee <UART_SetConfig+0x16e>
 800bbc6:	2b30      	cmp	r3, #48	@ 0x30
 800bbc8:	d814      	bhi.n	800bbf4 <UART_SetConfig+0x174>
 800bbca:	2b20      	cmp	r3, #32
 800bbcc:	d009      	beq.n	800bbe2 <UART_SetConfig+0x162>
 800bbce:	2b20      	cmp	r3, #32
 800bbd0:	d810      	bhi.n	800bbf4 <UART_SetConfig+0x174>
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d002      	beq.n	800bbdc <UART_SetConfig+0x15c>
 800bbd6:	2b10      	cmp	r3, #16
 800bbd8:	d006      	beq.n	800bbe8 <UART_SetConfig+0x168>
 800bbda:	e00b      	b.n	800bbf4 <UART_SetConfig+0x174>
 800bbdc:	2300      	movs	r3, #0
 800bbde:	77fb      	strb	r3, [r7, #31]
 800bbe0:	e0f2      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bbe2:	2302      	movs	r3, #2
 800bbe4:	77fb      	strb	r3, [r7, #31]
 800bbe6:	e0ef      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bbe8:	2304      	movs	r3, #4
 800bbea:	77fb      	strb	r3, [r7, #31]
 800bbec:	e0ec      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bbee:	2308      	movs	r3, #8
 800bbf0:	77fb      	strb	r3, [r7, #31]
 800bbf2:	e0e9      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bbf4:	2310      	movs	r3, #16
 800bbf6:	77fb      	strb	r3, [r7, #31]
 800bbf8:	e0e6      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a56      	ldr	r2, [pc, #344]	@ (800bd58 <UART_SetConfig+0x2d8>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d120      	bne.n	800bc46 <UART_SetConfig+0x1c6>
 800bc04:	4b51      	ldr	r3, [pc, #324]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bc06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bc0e:	2bc0      	cmp	r3, #192	@ 0xc0
 800bc10:	d013      	beq.n	800bc3a <UART_SetConfig+0x1ba>
 800bc12:	2bc0      	cmp	r3, #192	@ 0xc0
 800bc14:	d814      	bhi.n	800bc40 <UART_SetConfig+0x1c0>
 800bc16:	2b80      	cmp	r3, #128	@ 0x80
 800bc18:	d009      	beq.n	800bc2e <UART_SetConfig+0x1ae>
 800bc1a:	2b80      	cmp	r3, #128	@ 0x80
 800bc1c:	d810      	bhi.n	800bc40 <UART_SetConfig+0x1c0>
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d002      	beq.n	800bc28 <UART_SetConfig+0x1a8>
 800bc22:	2b40      	cmp	r3, #64	@ 0x40
 800bc24:	d006      	beq.n	800bc34 <UART_SetConfig+0x1b4>
 800bc26:	e00b      	b.n	800bc40 <UART_SetConfig+0x1c0>
 800bc28:	2300      	movs	r3, #0
 800bc2a:	77fb      	strb	r3, [r7, #31]
 800bc2c:	e0cc      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc2e:	2302      	movs	r3, #2
 800bc30:	77fb      	strb	r3, [r7, #31]
 800bc32:	e0c9      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc34:	2304      	movs	r3, #4
 800bc36:	77fb      	strb	r3, [r7, #31]
 800bc38:	e0c6      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc3a:	2308      	movs	r3, #8
 800bc3c:	77fb      	strb	r3, [r7, #31]
 800bc3e:	e0c3      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc40:	2310      	movs	r3, #16
 800bc42:	77fb      	strb	r3, [r7, #31]
 800bc44:	e0c0      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	4a44      	ldr	r2, [pc, #272]	@ (800bd5c <UART_SetConfig+0x2dc>)
 800bc4c:	4293      	cmp	r3, r2
 800bc4e:	d125      	bne.n	800bc9c <UART_SetConfig+0x21c>
 800bc50:	4b3e      	ldr	r3, [pc, #248]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bc52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc5e:	d017      	beq.n	800bc90 <UART_SetConfig+0x210>
 800bc60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc64:	d817      	bhi.n	800bc96 <UART_SetConfig+0x216>
 800bc66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc6a:	d00b      	beq.n	800bc84 <UART_SetConfig+0x204>
 800bc6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc70:	d811      	bhi.n	800bc96 <UART_SetConfig+0x216>
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d003      	beq.n	800bc7e <UART_SetConfig+0x1fe>
 800bc76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc7a:	d006      	beq.n	800bc8a <UART_SetConfig+0x20a>
 800bc7c:	e00b      	b.n	800bc96 <UART_SetConfig+0x216>
 800bc7e:	2300      	movs	r3, #0
 800bc80:	77fb      	strb	r3, [r7, #31]
 800bc82:	e0a1      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc84:	2302      	movs	r3, #2
 800bc86:	77fb      	strb	r3, [r7, #31]
 800bc88:	e09e      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc8a:	2304      	movs	r3, #4
 800bc8c:	77fb      	strb	r3, [r7, #31]
 800bc8e:	e09b      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc90:	2308      	movs	r3, #8
 800bc92:	77fb      	strb	r3, [r7, #31]
 800bc94:	e098      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc96:	2310      	movs	r3, #16
 800bc98:	77fb      	strb	r3, [r7, #31]
 800bc9a:	e095      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4a2f      	ldr	r2, [pc, #188]	@ (800bd60 <UART_SetConfig+0x2e0>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d125      	bne.n	800bcf2 <UART_SetConfig+0x272>
 800bca6:	4b29      	ldr	r3, [pc, #164]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bcb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bcb4:	d017      	beq.n	800bce6 <UART_SetConfig+0x266>
 800bcb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bcba:	d817      	bhi.n	800bcec <UART_SetConfig+0x26c>
 800bcbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bcc0:	d00b      	beq.n	800bcda <UART_SetConfig+0x25a>
 800bcc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bcc6:	d811      	bhi.n	800bcec <UART_SetConfig+0x26c>
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d003      	beq.n	800bcd4 <UART_SetConfig+0x254>
 800bccc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bcd0:	d006      	beq.n	800bce0 <UART_SetConfig+0x260>
 800bcd2:	e00b      	b.n	800bcec <UART_SetConfig+0x26c>
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	77fb      	strb	r3, [r7, #31]
 800bcd8:	e076      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bcda:	2302      	movs	r3, #2
 800bcdc:	77fb      	strb	r3, [r7, #31]
 800bcde:	e073      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bce0:	2304      	movs	r3, #4
 800bce2:	77fb      	strb	r3, [r7, #31]
 800bce4:	e070      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bce6:	2308      	movs	r3, #8
 800bce8:	77fb      	strb	r3, [r7, #31]
 800bcea:	e06d      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bcec:	2310      	movs	r3, #16
 800bcee:	77fb      	strb	r3, [r7, #31]
 800bcf0:	e06a      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	4a1b      	ldr	r2, [pc, #108]	@ (800bd64 <UART_SetConfig+0x2e4>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d138      	bne.n	800bd6e <UART_SetConfig+0x2ee>
 800bcfc:	4b13      	ldr	r3, [pc, #76]	@ (800bd4c <UART_SetConfig+0x2cc>)
 800bcfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd02:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800bd06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bd0a:	d017      	beq.n	800bd3c <UART_SetConfig+0x2bc>
 800bd0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bd10:	d82a      	bhi.n	800bd68 <UART_SetConfig+0x2e8>
 800bd12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd16:	d00b      	beq.n	800bd30 <UART_SetConfig+0x2b0>
 800bd18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd1c:	d824      	bhi.n	800bd68 <UART_SetConfig+0x2e8>
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d003      	beq.n	800bd2a <UART_SetConfig+0x2aa>
 800bd22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd26:	d006      	beq.n	800bd36 <UART_SetConfig+0x2b6>
 800bd28:	e01e      	b.n	800bd68 <UART_SetConfig+0x2e8>
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	77fb      	strb	r3, [r7, #31]
 800bd2e:	e04b      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bd30:	2302      	movs	r3, #2
 800bd32:	77fb      	strb	r3, [r7, #31]
 800bd34:	e048      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bd36:	2304      	movs	r3, #4
 800bd38:	77fb      	strb	r3, [r7, #31]
 800bd3a:	e045      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bd3c:	2308      	movs	r3, #8
 800bd3e:	77fb      	strb	r3, [r7, #31]
 800bd40:	e042      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bd42:	bf00      	nop
 800bd44:	efff69f3 	.word	0xefff69f3
 800bd48:	40011000 	.word	0x40011000
 800bd4c:	40023800 	.word	0x40023800
 800bd50:	40004400 	.word	0x40004400
 800bd54:	40004800 	.word	0x40004800
 800bd58:	40004c00 	.word	0x40004c00
 800bd5c:	40005000 	.word	0x40005000
 800bd60:	40011400 	.word	0x40011400
 800bd64:	40007800 	.word	0x40007800
 800bd68:	2310      	movs	r3, #16
 800bd6a:	77fb      	strb	r3, [r7, #31]
 800bd6c:	e02c      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a72      	ldr	r2, [pc, #456]	@ (800bf3c <UART_SetConfig+0x4bc>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d125      	bne.n	800bdc4 <UART_SetConfig+0x344>
 800bd78:	4b71      	ldr	r3, [pc, #452]	@ (800bf40 <UART_SetConfig+0x4c0>)
 800bd7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd7e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800bd82:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bd86:	d017      	beq.n	800bdb8 <UART_SetConfig+0x338>
 800bd88:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bd8c:	d817      	bhi.n	800bdbe <UART_SetConfig+0x33e>
 800bd8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd92:	d00b      	beq.n	800bdac <UART_SetConfig+0x32c>
 800bd94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd98:	d811      	bhi.n	800bdbe <UART_SetConfig+0x33e>
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d003      	beq.n	800bda6 <UART_SetConfig+0x326>
 800bd9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bda2:	d006      	beq.n	800bdb2 <UART_SetConfig+0x332>
 800bda4:	e00b      	b.n	800bdbe <UART_SetConfig+0x33e>
 800bda6:	2300      	movs	r3, #0
 800bda8:	77fb      	strb	r3, [r7, #31]
 800bdaa:	e00d      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bdac:	2302      	movs	r3, #2
 800bdae:	77fb      	strb	r3, [r7, #31]
 800bdb0:	e00a      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bdb2:	2304      	movs	r3, #4
 800bdb4:	77fb      	strb	r3, [r7, #31]
 800bdb6:	e007      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bdb8:	2308      	movs	r3, #8
 800bdba:	77fb      	strb	r3, [r7, #31]
 800bdbc:	e004      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bdbe:	2310      	movs	r3, #16
 800bdc0:	77fb      	strb	r3, [r7, #31]
 800bdc2:	e001      	b.n	800bdc8 <UART_SetConfig+0x348>
 800bdc4:	2310      	movs	r3, #16
 800bdc6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	69db      	ldr	r3, [r3, #28]
 800bdcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdd0:	d15b      	bne.n	800be8a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800bdd2:	7ffb      	ldrb	r3, [r7, #31]
 800bdd4:	2b08      	cmp	r3, #8
 800bdd6:	d828      	bhi.n	800be2a <UART_SetConfig+0x3aa>
 800bdd8:	a201      	add	r2, pc, #4	@ (adr r2, 800bde0 <UART_SetConfig+0x360>)
 800bdda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdde:	bf00      	nop
 800bde0:	0800be05 	.word	0x0800be05
 800bde4:	0800be0d 	.word	0x0800be0d
 800bde8:	0800be15 	.word	0x0800be15
 800bdec:	0800be2b 	.word	0x0800be2b
 800bdf0:	0800be1b 	.word	0x0800be1b
 800bdf4:	0800be2b 	.word	0x0800be2b
 800bdf8:	0800be2b 	.word	0x0800be2b
 800bdfc:	0800be2b 	.word	0x0800be2b
 800be00:	0800be23 	.word	0x0800be23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be04:	f7fd fd34 	bl	8009870 <HAL_RCC_GetPCLK1Freq>
 800be08:	61b8      	str	r0, [r7, #24]
        break;
 800be0a:	e013      	b.n	800be34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be0c:	f7fd fd44 	bl	8009898 <HAL_RCC_GetPCLK2Freq>
 800be10:	61b8      	str	r0, [r7, #24]
        break;
 800be12:	e00f      	b.n	800be34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be14:	4b4b      	ldr	r3, [pc, #300]	@ (800bf44 <UART_SetConfig+0x4c4>)
 800be16:	61bb      	str	r3, [r7, #24]
        break;
 800be18:	e00c      	b.n	800be34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be1a:	f7fd fc57 	bl	80096cc <HAL_RCC_GetSysClockFreq>
 800be1e:	61b8      	str	r0, [r7, #24]
        break;
 800be20:	e008      	b.n	800be34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be26:	61bb      	str	r3, [r7, #24]
        break;
 800be28:	e004      	b.n	800be34 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800be2a:	2300      	movs	r3, #0
 800be2c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800be2e:	2301      	movs	r3, #1
 800be30:	77bb      	strb	r3, [r7, #30]
        break;
 800be32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800be34:	69bb      	ldr	r3, [r7, #24]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d074      	beq.n	800bf24 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	005a      	lsls	r2, r3, #1
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	085b      	lsrs	r3, r3, #1
 800be44:	441a      	add	r2, r3
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	685b      	ldr	r3, [r3, #4]
 800be4a:	fbb2 f3f3 	udiv	r3, r2, r3
 800be4e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be50:	693b      	ldr	r3, [r7, #16]
 800be52:	2b0f      	cmp	r3, #15
 800be54:	d916      	bls.n	800be84 <UART_SetConfig+0x404>
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be5c:	d212      	bcs.n	800be84 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800be5e:	693b      	ldr	r3, [r7, #16]
 800be60:	b29b      	uxth	r3, r3
 800be62:	f023 030f 	bic.w	r3, r3, #15
 800be66:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800be68:	693b      	ldr	r3, [r7, #16]
 800be6a:	085b      	lsrs	r3, r3, #1
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	f003 0307 	and.w	r3, r3, #7
 800be72:	b29a      	uxth	r2, r3
 800be74:	89fb      	ldrh	r3, [r7, #14]
 800be76:	4313      	orrs	r3, r2
 800be78:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	89fa      	ldrh	r2, [r7, #14]
 800be80:	60da      	str	r2, [r3, #12]
 800be82:	e04f      	b.n	800bf24 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800be84:	2301      	movs	r3, #1
 800be86:	77bb      	strb	r3, [r7, #30]
 800be88:	e04c      	b.n	800bf24 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800be8a:	7ffb      	ldrb	r3, [r7, #31]
 800be8c:	2b08      	cmp	r3, #8
 800be8e:	d828      	bhi.n	800bee2 <UART_SetConfig+0x462>
 800be90:	a201      	add	r2, pc, #4	@ (adr r2, 800be98 <UART_SetConfig+0x418>)
 800be92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be96:	bf00      	nop
 800be98:	0800bebd 	.word	0x0800bebd
 800be9c:	0800bec5 	.word	0x0800bec5
 800bea0:	0800becd 	.word	0x0800becd
 800bea4:	0800bee3 	.word	0x0800bee3
 800bea8:	0800bed3 	.word	0x0800bed3
 800beac:	0800bee3 	.word	0x0800bee3
 800beb0:	0800bee3 	.word	0x0800bee3
 800beb4:	0800bee3 	.word	0x0800bee3
 800beb8:	0800bedb 	.word	0x0800bedb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bebc:	f7fd fcd8 	bl	8009870 <HAL_RCC_GetPCLK1Freq>
 800bec0:	61b8      	str	r0, [r7, #24]
        break;
 800bec2:	e013      	b.n	800beec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bec4:	f7fd fce8 	bl	8009898 <HAL_RCC_GetPCLK2Freq>
 800bec8:	61b8      	str	r0, [r7, #24]
        break;
 800beca:	e00f      	b.n	800beec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800becc:	4b1d      	ldr	r3, [pc, #116]	@ (800bf44 <UART_SetConfig+0x4c4>)
 800bece:	61bb      	str	r3, [r7, #24]
        break;
 800bed0:	e00c      	b.n	800beec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bed2:	f7fd fbfb 	bl	80096cc <HAL_RCC_GetSysClockFreq>
 800bed6:	61b8      	str	r0, [r7, #24]
        break;
 800bed8:	e008      	b.n	800beec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800beda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bede:	61bb      	str	r3, [r7, #24]
        break;
 800bee0:	e004      	b.n	800beec <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800bee2:	2300      	movs	r3, #0
 800bee4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bee6:	2301      	movs	r3, #1
 800bee8:	77bb      	strb	r3, [r7, #30]
        break;
 800beea:	bf00      	nop
    }

    if (pclk != 0U)
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d018      	beq.n	800bf24 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	085a      	lsrs	r2, r3, #1
 800bef8:	69bb      	ldr	r3, [r7, #24]
 800befa:	441a      	add	r2, r3
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	2b0f      	cmp	r3, #15
 800bf0a:	d909      	bls.n	800bf20 <UART_SetConfig+0x4a0>
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf12:	d205      	bcs.n	800bf20 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	60da      	str	r2, [r3, #12]
 800bf1e:	e001      	b.n	800bf24 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800bf20:	2301      	movs	r3, #1
 800bf22:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800bf30:	7fbb      	ldrb	r3, [r7, #30]
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3720      	adds	r7, #32
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	bf00      	nop
 800bf3c:	40007c00 	.word	0x40007c00
 800bf40:	40023800 	.word	0x40023800
 800bf44:	00f42400 	.word	0x00f42400

0800bf48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf48:	b480      	push	{r7}
 800bf4a:	b083      	sub	sp, #12
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf54:	f003 0308 	and.w	r3, r3, #8
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d00a      	beq.n	800bf72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	685b      	ldr	r3, [r3, #4]
 800bf62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	430a      	orrs	r2, r1
 800bf70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf76:	f003 0301 	and.w	r3, r3, #1
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d00a      	beq.n	800bf94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	685b      	ldr	r3, [r3, #4]
 800bf84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	430a      	orrs	r2, r1
 800bf92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf98:	f003 0302 	and.w	r3, r3, #2
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00a      	beq.n	800bfb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	430a      	orrs	r2, r1
 800bfb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfba:	f003 0304 	and.w	r3, r3, #4
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d00a      	beq.n	800bfd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	430a      	orrs	r2, r1
 800bfd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfdc:	f003 0310 	and.w	r3, r3, #16
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00a      	beq.n	800bffa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	430a      	orrs	r2, r1
 800bff8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bffe:	f003 0320 	and.w	r3, r3, #32
 800c002:	2b00      	cmp	r3, #0
 800c004:	d00a      	beq.n	800c01c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	689b      	ldr	r3, [r3, #8]
 800c00c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	430a      	orrs	r2, r1
 800c01a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c024:	2b00      	cmp	r3, #0
 800c026:	d01a      	beq.n	800c05e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	685b      	ldr	r3, [r3, #4]
 800c02e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	430a      	orrs	r2, r1
 800c03c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c042:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c046:	d10a      	bne.n	800c05e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	430a      	orrs	r2, r1
 800c05c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c066:	2b00      	cmp	r3, #0
 800c068:	d00a      	beq.n	800c080 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	430a      	orrs	r2, r1
 800c07e:	605a      	str	r2, [r3, #4]
  }
}
 800c080:	bf00      	nop
 800c082:	370c      	adds	r7, #12
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr

0800c08c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b08c      	sub	sp, #48	@ 0x30
 800c090:	af02      	add	r7, sp, #8
 800c092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2200      	movs	r2, #0
 800c098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c09c:	f7fa f80a 	bl	80060b4 <HAL_GetTick>
 800c0a0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f003 0308 	and.w	r3, r3, #8
 800c0ac:	2b08      	cmp	r3, #8
 800c0ae:	d12e      	bne.n	800c10e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0b4:	9300      	str	r3, [sp, #0]
 800c0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f000 f83b 	bl	800c13a <UART_WaitOnFlagUntilTimeout>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d021      	beq.n	800c10e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	e853 3f00 	ldrex	r3, [r3]
 800c0d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0de:	623b      	str	r3, [r7, #32]
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	461a      	mov	r2, r3
 800c0e6:	6a3b      	ldr	r3, [r7, #32]
 800c0e8:	61fb      	str	r3, [r7, #28]
 800c0ea:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ec:	69b9      	ldr	r1, [r7, #24]
 800c0ee:	69fa      	ldr	r2, [r7, #28]
 800c0f0:	e841 2300 	strex	r3, r2, [r1]
 800c0f4:	617b      	str	r3, [r7, #20]
   return(result);
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d1e6      	bne.n	800c0ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2220      	movs	r2, #32
 800c100:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2200      	movs	r2, #0
 800c106:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c10a:	2303      	movs	r3, #3
 800c10c:	e011      	b.n	800c132 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2220      	movs	r2, #32
 800c112:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2220      	movs	r2, #32
 800c118:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2200      	movs	r2, #0
 800c120:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2200      	movs	r2, #0
 800c126:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800c130:	2300      	movs	r3, #0
}
 800c132:	4618      	mov	r0, r3
 800c134:	3728      	adds	r7, #40	@ 0x28
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}

0800c13a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c13a:	b580      	push	{r7, lr}
 800c13c:	b084      	sub	sp, #16
 800c13e:	af00      	add	r7, sp, #0
 800c140:	60f8      	str	r0, [r7, #12]
 800c142:	60b9      	str	r1, [r7, #8]
 800c144:	603b      	str	r3, [r7, #0]
 800c146:	4613      	mov	r3, r2
 800c148:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c14a:	e04f      	b.n	800c1ec <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c14c:	69bb      	ldr	r3, [r7, #24]
 800c14e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c152:	d04b      	beq.n	800c1ec <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c154:	f7f9 ffae 	bl	80060b4 <HAL_GetTick>
 800c158:	4602      	mov	r2, r0
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	1ad3      	subs	r3, r2, r3
 800c15e:	69ba      	ldr	r2, [r7, #24]
 800c160:	429a      	cmp	r2, r3
 800c162:	d302      	bcc.n	800c16a <UART_WaitOnFlagUntilTimeout+0x30>
 800c164:	69bb      	ldr	r3, [r7, #24]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d101      	bne.n	800c16e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c16a:	2303      	movs	r3, #3
 800c16c:	e04e      	b.n	800c20c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f003 0304 	and.w	r3, r3, #4
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d037      	beq.n	800c1ec <UART_WaitOnFlagUntilTimeout+0xb2>
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	2b80      	cmp	r3, #128	@ 0x80
 800c180:	d034      	beq.n	800c1ec <UART_WaitOnFlagUntilTimeout+0xb2>
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	2b40      	cmp	r3, #64	@ 0x40
 800c186:	d031      	beq.n	800c1ec <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	69db      	ldr	r3, [r3, #28]
 800c18e:	f003 0308 	and.w	r3, r3, #8
 800c192:	2b08      	cmp	r3, #8
 800c194:	d110      	bne.n	800c1b8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2208      	movs	r2, #8
 800c19c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f000 f838 	bl	800c214 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2208      	movs	r2, #8
 800c1a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	e029      	b.n	800c20c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	69db      	ldr	r3, [r3, #28]
 800c1be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c1c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c1c6:	d111      	bne.n	800c1ec <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c1d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c1d2:	68f8      	ldr	r0, [r7, #12]
 800c1d4:	f000 f81e 	bl	800c214 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2220      	movs	r2, #32
 800c1dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800c1e8:	2303      	movs	r3, #3
 800c1ea:	e00f      	b.n	800c20c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	69da      	ldr	r2, [r3, #28]
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	4013      	ands	r3, r2
 800c1f6:	68ba      	ldr	r2, [r7, #8]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	bf0c      	ite	eq
 800c1fc:	2301      	moveq	r3, #1
 800c1fe:	2300      	movne	r3, #0
 800c200:	b2db      	uxtb	r3, r3
 800c202:	461a      	mov	r2, r3
 800c204:	79fb      	ldrb	r3, [r7, #7]
 800c206:	429a      	cmp	r2, r3
 800c208:	d0a0      	beq.n	800c14c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c20a:	2300      	movs	r3, #0
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	3710      	adds	r7, #16
 800c210:	46bd      	mov	sp, r7
 800c212:	bd80      	pop	{r7, pc}

0800c214 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c214:	b480      	push	{r7}
 800c216:	b095      	sub	sp, #84	@ 0x54
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c224:	e853 3f00 	ldrex	r3, [r3]
 800c228:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c22a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c22c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c230:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	461a      	mov	r2, r3
 800c238:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c23a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c23c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c23e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c240:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c242:	e841 2300 	strex	r3, r2, [r1]
 800c246:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d1e6      	bne.n	800c21c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	3308      	adds	r3, #8
 800c254:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c256:	6a3b      	ldr	r3, [r7, #32]
 800c258:	e853 3f00 	ldrex	r3, [r3]
 800c25c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c25e:	69fb      	ldr	r3, [r7, #28]
 800c260:	f023 0301 	bic.w	r3, r3, #1
 800c264:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	3308      	adds	r3, #8
 800c26c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c26e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c270:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c274:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c276:	e841 2300 	strex	r3, r2, [r1]
 800c27a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d1e5      	bne.n	800c24e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c286:	2b01      	cmp	r3, #1
 800c288:	d118      	bne.n	800c2bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	e853 3f00 	ldrex	r3, [r3]
 800c296:	60bb      	str	r3, [r7, #8]
   return(result);
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	f023 0310 	bic.w	r3, r3, #16
 800c29e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2a8:	61bb      	str	r3, [r7, #24]
 800c2aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ac:	6979      	ldr	r1, [r7, #20]
 800c2ae:	69ba      	ldr	r2, [r7, #24]
 800c2b0:	e841 2300 	strex	r3, r2, [r1]
 800c2b4:	613b      	str	r3, [r7, #16]
   return(result);
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d1e6      	bne.n	800c28a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2220      	movs	r2, #32
 800c2c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800c2d0:	bf00      	nop
 800c2d2:	3754      	adds	r7, #84	@ 0x54
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2da:	4770      	bx	lr

0800c2dc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b083      	sub	sp, #12
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d121      	bne.n	800c332 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681a      	ldr	r2, [r3, #0]
 800c2f2:	4b27      	ldr	r3, [pc, #156]	@ (800c390 <FMC_SDRAM_Init+0xb4>)
 800c2f4:	4013      	ands	r3, r2
 800c2f6:	683a      	ldr	r2, [r7, #0]
 800c2f8:	6851      	ldr	r1, [r2, #4]
 800c2fa:	683a      	ldr	r2, [r7, #0]
 800c2fc:	6892      	ldr	r2, [r2, #8]
 800c2fe:	4311      	orrs	r1, r2
 800c300:	683a      	ldr	r2, [r7, #0]
 800c302:	68d2      	ldr	r2, [r2, #12]
 800c304:	4311      	orrs	r1, r2
 800c306:	683a      	ldr	r2, [r7, #0]
 800c308:	6912      	ldr	r2, [r2, #16]
 800c30a:	4311      	orrs	r1, r2
 800c30c:	683a      	ldr	r2, [r7, #0]
 800c30e:	6952      	ldr	r2, [r2, #20]
 800c310:	4311      	orrs	r1, r2
 800c312:	683a      	ldr	r2, [r7, #0]
 800c314:	6992      	ldr	r2, [r2, #24]
 800c316:	4311      	orrs	r1, r2
 800c318:	683a      	ldr	r2, [r7, #0]
 800c31a:	69d2      	ldr	r2, [r2, #28]
 800c31c:	4311      	orrs	r1, r2
 800c31e:	683a      	ldr	r2, [r7, #0]
 800c320:	6a12      	ldr	r2, [r2, #32]
 800c322:	4311      	orrs	r1, r2
 800c324:	683a      	ldr	r2, [r7, #0]
 800c326:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c328:	430a      	orrs	r2, r1
 800c32a:	431a      	orrs	r2, r3
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	601a      	str	r2, [r3, #0]
 800c330:	e026      	b.n	800c380 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	69d9      	ldr	r1, [r3, #28]
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	6a1b      	ldr	r3, [r3, #32]
 800c342:	4319      	orrs	r1, r3
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c348:	430b      	orrs	r3, r1
 800c34a:	431a      	orrs	r2, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	685a      	ldr	r2, [r3, #4]
 800c354:	4b0e      	ldr	r3, [pc, #56]	@ (800c390 <FMC_SDRAM_Init+0xb4>)
 800c356:	4013      	ands	r3, r2
 800c358:	683a      	ldr	r2, [r7, #0]
 800c35a:	6851      	ldr	r1, [r2, #4]
 800c35c:	683a      	ldr	r2, [r7, #0]
 800c35e:	6892      	ldr	r2, [r2, #8]
 800c360:	4311      	orrs	r1, r2
 800c362:	683a      	ldr	r2, [r7, #0]
 800c364:	68d2      	ldr	r2, [r2, #12]
 800c366:	4311      	orrs	r1, r2
 800c368:	683a      	ldr	r2, [r7, #0]
 800c36a:	6912      	ldr	r2, [r2, #16]
 800c36c:	4311      	orrs	r1, r2
 800c36e:	683a      	ldr	r2, [r7, #0]
 800c370:	6952      	ldr	r2, [r2, #20]
 800c372:	4311      	orrs	r1, r2
 800c374:	683a      	ldr	r2, [r7, #0]
 800c376:	6992      	ldr	r2, [r2, #24]
 800c378:	430a      	orrs	r2, r1
 800c37a:	431a      	orrs	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800c380:	2300      	movs	r3, #0
}
 800c382:	4618      	mov	r0, r3
 800c384:	370c      	adds	r7, #12
 800c386:	46bd      	mov	sp, r7
 800c388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38c:	4770      	bx	lr
 800c38e:	bf00      	nop
 800c390:	ffff8000 	.word	0xffff8000

0800c394 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c394:	b480      	push	{r7}
 800c396:	b085      	sub	sp, #20
 800c398:	af00      	add	r7, sp, #0
 800c39a:	60f8      	str	r0, [r7, #12]
 800c39c:	60b9      	str	r1, [r7, #8]
 800c39e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d128      	bne.n	800c3f8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	689b      	ldr	r3, [r3, #8]
 800c3aa:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	1e59      	subs	r1, r3, #1
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	685b      	ldr	r3, [r3, #4]
 800c3b8:	3b01      	subs	r3, #1
 800c3ba:	011b      	lsls	r3, r3, #4
 800c3bc:	4319      	orrs	r1, r3
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	021b      	lsls	r3, r3, #8
 800c3c6:	4319      	orrs	r1, r3
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	68db      	ldr	r3, [r3, #12]
 800c3cc:	3b01      	subs	r3, #1
 800c3ce:	031b      	lsls	r3, r3, #12
 800c3d0:	4319      	orrs	r1, r3
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	691b      	ldr	r3, [r3, #16]
 800c3d6:	3b01      	subs	r3, #1
 800c3d8:	041b      	lsls	r3, r3, #16
 800c3da:	4319      	orrs	r1, r3
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	695b      	ldr	r3, [r3, #20]
 800c3e0:	3b01      	subs	r3, #1
 800c3e2:	051b      	lsls	r3, r3, #20
 800c3e4:	4319      	orrs	r1, r3
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	699b      	ldr	r3, [r3, #24]
 800c3ea:	3b01      	subs	r3, #1
 800c3ec:	061b      	lsls	r3, r3, #24
 800c3ee:	430b      	orrs	r3, r1
 800c3f0:	431a      	orrs	r2, r3
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	609a      	str	r2, [r3, #8]
 800c3f6:	e02d      	b.n	800c454 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	689a      	ldr	r2, [r3, #8]
 800c3fc:	4b19      	ldr	r3, [pc, #100]	@ (800c464 <FMC_SDRAM_Timing_Init+0xd0>)
 800c3fe:	4013      	ands	r3, r2
 800c400:	68ba      	ldr	r2, [r7, #8]
 800c402:	68d2      	ldr	r2, [r2, #12]
 800c404:	3a01      	subs	r2, #1
 800c406:	0311      	lsls	r1, r2, #12
 800c408:	68ba      	ldr	r2, [r7, #8]
 800c40a:	6952      	ldr	r2, [r2, #20]
 800c40c:	3a01      	subs	r2, #1
 800c40e:	0512      	lsls	r2, r2, #20
 800c410:	430a      	orrs	r2, r1
 800c412:	431a      	orrs	r2, r3
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	1e59      	subs	r1, r3, #1
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	3b01      	subs	r3, #1
 800c42c:	011b      	lsls	r3, r3, #4
 800c42e:	4319      	orrs	r1, r3
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	689b      	ldr	r3, [r3, #8]
 800c434:	3b01      	subs	r3, #1
 800c436:	021b      	lsls	r3, r3, #8
 800c438:	4319      	orrs	r1, r3
 800c43a:	68bb      	ldr	r3, [r7, #8]
 800c43c:	691b      	ldr	r3, [r3, #16]
 800c43e:	3b01      	subs	r3, #1
 800c440:	041b      	lsls	r3, r3, #16
 800c442:	4319      	orrs	r1, r3
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	699b      	ldr	r3, [r3, #24]
 800c448:	3b01      	subs	r3, #1
 800c44a:	061b      	lsls	r3, r3, #24
 800c44c:	430b      	orrs	r3, r1
 800c44e:	431a      	orrs	r2, r3
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800c454:	2300      	movs	r3, #0
}
 800c456:	4618      	mov	r0, r3
 800c458:	3714      	adds	r7, #20
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	ff0f0fff 	.word	0xff0f0fff

0800c468 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	60f8      	str	r0, [r7, #12]
 800c470:	60b9      	str	r1, [r7, #8]
 800c472:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	691a      	ldr	r2, [r3, #16]
 800c478:	4b0c      	ldr	r3, [pc, #48]	@ (800c4ac <FMC_SDRAM_SendCommand+0x44>)
 800c47a:	4013      	ands	r3, r2
 800c47c:	68ba      	ldr	r2, [r7, #8]
 800c47e:	6811      	ldr	r1, [r2, #0]
 800c480:	68ba      	ldr	r2, [r7, #8]
 800c482:	6852      	ldr	r2, [r2, #4]
 800c484:	4311      	orrs	r1, r2
 800c486:	68ba      	ldr	r2, [r7, #8]
 800c488:	6892      	ldr	r2, [r2, #8]
 800c48a:	3a01      	subs	r2, #1
 800c48c:	0152      	lsls	r2, r2, #5
 800c48e:	4311      	orrs	r1, r2
 800c490:	68ba      	ldr	r2, [r7, #8]
 800c492:	68d2      	ldr	r2, [r2, #12]
 800c494:	0252      	lsls	r2, r2, #9
 800c496:	430a      	orrs	r2, r1
 800c498:	431a      	orrs	r2, r3
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800c49e:	2300      	movs	r3, #0
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	3714      	adds	r7, #20
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr
 800c4ac:	ffc00000 	.word	0xffc00000

0800c4b0 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b083      	sub	sp, #12
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	695a      	ldr	r2, [r3, #20]
 800c4be:	4b07      	ldr	r3, [pc, #28]	@ (800c4dc <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800c4c0:	4013      	ands	r3, r2
 800c4c2:	683a      	ldr	r2, [r7, #0]
 800c4c4:	0052      	lsls	r2, r2, #1
 800c4c6:	431a      	orrs	r2, r3
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800c4cc:	2300      	movs	r3, #0
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	370c      	adds	r7, #12
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr
 800c4da:	bf00      	nop
 800c4dc:	ffffc001 	.word	0xffffc001

0800c4e0 <Calculate_Period_us>:
 * @param  capture1 : Premire valeur de capture
 * @param  capture2 : Deuxime valeur de capture
 * @return Priode en microsecondes
 */
static float Calculate_Period_us(uint32_t capture1, uint32_t capture2)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b087      	sub	sp, #28
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
    uint32_t delta_ticks;

    // Gestion de l'overflow du timer (16 bits)
    if (capture2 >= capture1) {
 800c4ea:	683a      	ldr	r2, [r7, #0]
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	429a      	cmp	r2, r3
 800c4f0:	d304      	bcc.n	800c4fc <Calculate_Period_us+0x1c>
        delta_ticks = capture2 - capture1;
 800c4f2:	683a      	ldr	r2, [r7, #0]
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	1ad3      	subs	r3, r2, r3
 800c4f8:	617b      	str	r3, [r7, #20]
 800c4fa:	e005      	b.n	800c508 <Calculate_Period_us+0x28>
    } else {
        // Overflow : (max_value - capture1) + capture2 + 1
        delta_ticks = (0xFFFF - capture1) + capture2 + 1;
 800c4fc:	683a      	ldr	r2, [r7, #0]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	1ad3      	subs	r3, r2, r3
 800c502:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800c506:	617b      	str	r3, [r7, #20]
    }

    // Convertir les ticks en temps
    // Priode (s) = delta_ticks  (1 / freq_timer)  1e6
    // Avec freq_timer = TIM2_CLOCK_MHZ / (PSC + 1)
    float timer_freq_mhz = TIM1_CLOCK_MHZ / (htim1.Init.Prescaler + 1);
 800c508:	4b10      	ldr	r3, [pc, #64]	@ (800c54c <Calculate_Period_us+0x6c>)
 800c50a:	685b      	ldr	r3, [r3, #4]
 800c50c:	3301      	adds	r3, #1
 800c50e:	ee07 3a90 	vmov	s15, r3
 800c512:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c516:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c550 <Calculate_Period_us+0x70>
 800c51a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c51e:	edc7 7a04 	vstr	s15, [r7, #16]
    float period_us = delta_ticks / timer_freq_mhz;
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	ee07 3a90 	vmov	s15, r3
 800c528:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c52c:	ed97 7a04 	vldr	s14, [r7, #16]
 800c530:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c534:	edc7 7a03 	vstr	s15, [r7, #12]

    return period_us;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	ee07 3a90 	vmov	s15, r3
}
 800c53e:	eeb0 0a67 	vmov.f32	s0, s15
 800c542:	371c      	adds	r7, #28
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr
 800c54c:	2004bcd4 	.word	0x2004bcd4
 800c550:	42c80000 	.word	0x42c80000
 800c554:	00000000 	.word	0x00000000

0800c558 <Calculate_Speed_From_Period>:
 * @brief  Calcule la vitesse  partir de la priode mesure
 * @param  period_us : Priode en microsecondes
 * @return Vitesse en km/h
 */
static float Calculate_Speed_From_Period(float period_us)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b086      	sub	sp, #24
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	ed87 0a01 	vstr	s0, [r7, #4]
    // 1. Priode  Frquence (Hz)
    if (period_us <= 0) return 0.0f;
 800c562:	edd7 7a01 	vldr	s15, [r7, #4]
 800c566:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c56e:	d802      	bhi.n	800c576 <Calculate_Speed_From_Period+0x1e>
 800c570:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c5d8 <Calculate_Speed_From_Period+0x80>
 800c574:	e025      	b.n	800c5c2 <Calculate_Speed_From_Period+0x6a>
    float freq_hz = 1000000.0f / period_us;  // 1e6 / priode(s)
 800c576:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800c5dc <Calculate_Speed_From_Period+0x84>
 800c57a:	ed97 7a01 	vldr	s14, [r7, #4]
 800c57e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c582:	edc7 7a05 	vstr	s15, [r7, #20]

    // 2. Frquence  Tours par seconde
    float rps = freq_hz / IMPULSES_PER_REV;  // Tours par seconde
 800c586:	ed97 7a05 	vldr	s14, [r7, #20]
 800c58a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c58e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c592:	edc7 7a04 	vstr	s15, [r7, #16]

    // 3. Vitesse linaire (m/s) = Circonfrence  tours/seconde
    float speed_mps = 2.0f * M_PI * RADIUS_M * rps;
 800c596:	6938      	ldr	r0, [r7, #16]
 800c598:	f7f3 fff6 	bl	8000588 <__aeabi_f2d>
 800c59c:	a30c      	add	r3, pc, #48	@ (adr r3, 800c5d0 <Calculate_Speed_From_Period+0x78>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	f7f4 f849 	bl	8000638 <__aeabi_dmul>
 800c5a6:	4602      	mov	r2, r0
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	4610      	mov	r0, r2
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	f7f4 fb1b 	bl	8000be8 <__aeabi_d2f>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	60fb      	str	r3, [r7, #12]

    // 4. Conversion en km/h
    return speed_mps * MPS_TO_KMH;
 800c5b6:	edd7 7a03 	vldr	s15, [r7, #12]
 800c5ba:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800c5e0 <Calculate_Speed_From_Period+0x88>
 800c5be:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800c5c2:	eeb0 0a67 	vmov.f32	s0, s15
 800c5c6:	3718      	adds	r7, #24
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}
 800c5cc:	f3af 8000 	nop.w
 800c5d0:	41ab3c5f 	.word	0x41ab3c5f
 800c5d4:	3fdc260f 	.word	0x3fdc260f
 800c5d8:	00000000 	.word	0x00000000
 800c5dc:	49742400 	.word	0x49742400
 800c5e0:	40666666 	.word	0x40666666

0800c5e4 <Lecture_anenometer>:
 * @brief  Lecture de la vitesse du vent
 * @param  p_wind_speed : Pointeur vers la variable de vitesse
 * @note   Doit tre appel quand Flag_Tim2 est  1
 */
void Lecture_anenometer(float *p_wind_speed)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
    // Si pas de nouvelle capture, retourner la dernire valeur
    if (!Flag_Tim1) {
 800c5ec:	4b46      	ldr	r3, [pc, #280]	@ (800c708 <Lecture_anenometer+0x124>)
 800c5ee:	781b      	ldrb	r3, [r3, #0]
 800c5f0:	b2db      	uxtb	r3, r3
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d104      	bne.n	800c600 <Lecture_anenometer+0x1c>
        *p_wind_speed = wind_speed_kmh;
 800c5f6:	4b45      	ldr	r3, [pc, #276]	@ (800c70c <Lecture_anenometer+0x128>)
 800c5f8:	681a      	ldr	r2, [r3, #0]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	601a      	str	r2, [r3, #0]
        return;
 800c5fe:	e07f      	b.n	800c700 <Lecture_anenometer+0x11c>
    }

    Flag_Tim1 = 0;  // Rinitialiser le flag
 800c600:	4b41      	ldr	r3, [pc, #260]	@ (800c708 <Lecture_anenometer+0x124>)
 800c602:	2200      	movs	r2, #0
 800c604:	701a      	strb	r2, [r3, #0]

    // 1. Lire la valeur actuelle du registre de capture
    uint32_t current_capture = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);
 800c606:	4b42      	ldr	r3, [pc, #264]	@ (800c710 <Lecture_anenometer+0x12c>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c60c:	617b      	str	r3, [r7, #20]

    // 2. Pour la premire capture, on initialise seulement
    if (!first_capture) {
 800c60e:	4b41      	ldr	r3, [pc, #260]	@ (800c714 <Lecture_anenometer+0x130>)
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d10f      	bne.n	800c636 <Lecture_anenometer+0x52>
        last_capture = current_capture;
 800c616:	4a40      	ldr	r2, [pc, #256]	@ (800c718 <Lecture_anenometer+0x134>)
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	6013      	str	r3, [r2, #0]
        first_capture = 1;
 800c61c:	4b3d      	ldr	r3, [pc, #244]	@ (800c714 <Lecture_anenometer+0x130>)
 800c61e:	2201      	movs	r2, #1
 800c620:	701a      	strb	r2, [r3, #0]
        capture_time = HAL_GetTick();
 800c622:	f7f9 fd47 	bl	80060b4 <HAL_GetTick>
 800c626:	4603      	mov	r3, r0
 800c628:	4a3c      	ldr	r2, [pc, #240]	@ (800c71c <Lecture_anenometer+0x138>)
 800c62a:	6013      	str	r3, [r2, #0]
        *p_wind_speed = 0.0f;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f04f 0200 	mov.w	r2, #0
 800c632:	601a      	str	r2, [r3, #0]
        return;
 800c634:	e064      	b.n	800c700 <Lecture_anenometer+0x11c>
    }

    // 3. Calculer la priode entre les deux dernires captures
    float period_us = Calculate_Period_us(last_capture, current_capture);
 800c636:	4b38      	ldr	r3, [pc, #224]	@ (800c718 <Lecture_anenometer+0x134>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	6979      	ldr	r1, [r7, #20]
 800c63c:	4618      	mov	r0, r3
 800c63e:	f7ff ff4f 	bl	800c4e0 <Calculate_Period_us>
 800c642:	ed87 0a04 	vstr	s0, [r7, #16]
    // Debug
    // printf("Period: %.1f us, Capture: %lu -> %lu\n",
    //        period_us, last_capture, current_capture);

    // 4. Mettre  jour pour la prochaine mesure
    last_capture = current_capture;
 800c646:	4a34      	ldr	r2, [pc, #208]	@ (800c718 <Lecture_anenometer+0x134>)
 800c648:	697b      	ldr	r3, [r7, #20]
 800c64a:	6013      	str	r3, [r2, #0]

    // 5. Vrifier si la priode est dans une plage raisonnable
    //    Correspond  des frquences entre ~0.33Hz et 125Hz
    if (period_us < 8000.0f || period_us > 3000000.0f) {
 800c64c:	edd7 7a04 	vldr	s15, [r7, #16]
 800c650:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800c720 <Lecture_anenometer+0x13c>
 800c654:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c65c:	d408      	bmi.n	800c670 <Lecture_anenometer+0x8c>
 800c65e:	edd7 7a04 	vldr	s15, [r7, #16]
 800c662:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800c724 <Lecture_anenometer+0x140>
 800c666:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c66e:	dd04      	ble.n	800c67a <Lecture_anenometer+0x96>
        // Priode hors plage (trop courte ou trop longue)
        *p_wind_speed = wind_speed_kmh;
 800c670:	4b26      	ldr	r3, [pc, #152]	@ (800c70c <Lecture_anenometer+0x128>)
 800c672:	681a      	ldr	r2, [r3, #0]
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	601a      	str	r2, [r3, #0]
        return;
 800c678:	e042      	b.n	800c700 <Lecture_anenometer+0x11c>
    }

    // 6. Calculer la vitesse  partir de la priode
    float new_speed_kmh = Calculate_Speed_From_Period(period_us);
 800c67a:	ed97 0a04 	vldr	s0, [r7, #16]
 800c67e:	f7ff ff6b 	bl	800c558 <Calculate_Speed_From_Period>
 800c682:	ed87 0a03 	vstr	s0, [r7, #12]

    // 7. Appliquer un filtre exponentiel
    if (wind_speed_kmh == 0.0f) {
 800c686:	4b21      	ldr	r3, [pc, #132]	@ (800c70c <Lecture_anenometer+0x128>)
 800c688:	edd3 7a00 	vldr	s15, [r3]
 800c68c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c694:	d103      	bne.n	800c69e <Lecture_anenometer+0xba>
        // Premire mesure valide
        wind_speed_kmh = new_speed_kmh;
 800c696:	4a1d      	ldr	r2, [pc, #116]	@ (800c70c <Lecture_anenometer+0x128>)
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	6013      	str	r3, [r2, #0]
 800c69c:	e011      	b.n	800c6c2 <Lecture_anenometer+0xde>
    } else {
        // Filtre : 70% ancienne valeur + 30% nouvelle valeur
        wind_speed_kmh = 0.7f * wind_speed_kmh + 0.3f * new_speed_kmh;
 800c69e:	4b1b      	ldr	r3, [pc, #108]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6a0:	edd3 7a00 	vldr	s15, [r3]
 800c6a4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800c728 <Lecture_anenometer+0x144>
 800c6a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c6ac:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6b0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c72c <Lecture_anenometer+0x148>
 800c6b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c6b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6bc:	4b13      	ldr	r3, [pc, #76]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6be:	edc3 7a00 	vstr	s15, [r3]
    }

    // 8. Limiter la valeur (scurit)
    if (wind_speed_kmh < 0.1f) wind_speed_kmh = 0.0f;
 800c6c2:	4b12      	ldr	r3, [pc, #72]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6c4:	edd3 7a00 	vldr	s15, [r3]
 800c6c8:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c730 <Lecture_anenometer+0x14c>
 800c6cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6d4:	d503      	bpl.n	800c6de <Lecture_anenometer+0xfa>
 800c6d6:	4b0d      	ldr	r3, [pc, #52]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6d8:	f04f 0200 	mov.w	r2, #0
 800c6dc:	601a      	str	r2, [r3, #0]
    if (wind_speed_kmh > 200.0f) wind_speed_kmh = 200.0f;
 800c6de:	4b0b      	ldr	r3, [pc, #44]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6e0:	edd3 7a00 	vldr	s15, [r3]
 800c6e4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800c734 <Lecture_anenometer+0x150>
 800c6e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6f0:	dd02      	ble.n	800c6f8 <Lecture_anenometer+0x114>
 800c6f2:	4b06      	ldr	r3, [pc, #24]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6f4:	4a10      	ldr	r2, [pc, #64]	@ (800c738 <Lecture_anenometer+0x154>)
 800c6f6:	601a      	str	r2, [r3, #0]

    // 9. Retourner la valeur
    *p_wind_speed = wind_speed_kmh;
 800c6f8:	4b04      	ldr	r3, [pc, #16]	@ (800c70c <Lecture_anenometer+0x128>)
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	601a      	str	r2, [r3, #0]

    // Debug
    // printf("Speed: %.2f km/h (Period: %.0f us, Pulses: %lu)\n",
    //        wind_speed_kmh, period_us, pulse_count);
}
 800c700:	3718      	adds	r7, #24
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop
 800c708:	200400e4 	.word	0x200400e4
 800c70c:	2004c1bc 	.word	0x2004c1bc
 800c710:	2004bcd4 	.word	0x2004bcd4
 800c714:	2004c1b8 	.word	0x2004c1b8
 800c718:	2004c1b4 	.word	0x2004c1b4
 800c71c:	2004c1c0 	.word	0x2004c1c0
 800c720:	45fa0000 	.word	0x45fa0000
 800c724:	4a371b00 	.word	0x4a371b00
 800c728:	3f333333 	.word	0x3f333333
 800c72c:	3e99999a 	.word	0x3e99999a
 800c730:	3dcccccd 	.word	0x3dcccccd
 800c734:	43480000 	.word	0x43480000
 800c738:	43480000 	.word	0x43480000

0800c73c <Anemometer_Init>:

/**
 * @brief  Initialisation de l'anmomtre
 */
void Anemometer_Init(void)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	af00      	add	r7, sp, #0
    last_capture = 0;
 800c740:	4b09      	ldr	r3, [pc, #36]	@ (800c768 <Anemometer_Init+0x2c>)
 800c742:	2200      	movs	r2, #0
 800c744:	601a      	str	r2, [r3, #0]
    first_capture = 0;
 800c746:	4b09      	ldr	r3, [pc, #36]	@ (800c76c <Anemometer_Init+0x30>)
 800c748:	2200      	movs	r2, #0
 800c74a:	701a      	strb	r2, [r3, #0]
    wind_speed_kmh = 0.0f;
 800c74c:	4b08      	ldr	r3, [pc, #32]	@ (800c770 <Anemometer_Init+0x34>)
 800c74e:	f04f 0200 	mov.w	r2, #0
 800c752:	601a      	str	r2, [r3, #0]
    pulse_count = 0;
 800c754:	4b07      	ldr	r3, [pc, #28]	@ (800c774 <Anemometer_Init+0x38>)
 800c756:	2200      	movs	r2, #0
 800c758:	601a      	str	r2, [r3, #0]
    capture_time = HAL_GetTick();
 800c75a:	f7f9 fcab 	bl	80060b4 <HAL_GetTick>
 800c75e:	4603      	mov	r3, r0
 800c760:	4a05      	ldr	r2, [pc, #20]	@ (800c778 <Anemometer_Init+0x3c>)
 800c762:	6013      	str	r3, [r2, #0]
}
 800c764:	bf00      	nop
 800c766:	bd80      	pop	{r7, pc}
 800c768:	2004c1b4 	.word	0x2004c1b4
 800c76c:	2004c1b8 	.word	0x2004c1b8
 800c770:	2004c1bc 	.word	0x2004c1bc
 800c774:	2004c1c4 	.word	0x2004c1c4
 800c778:	2004c1c0 	.word	0x2004c1c0

0800c77c <Binary_Search_Direction>:
 * @brief  Recherche binaire dans la table des directions
 * @param  adc_value : Valeur ADC  rechercher
 * @return Index dans la table ou -1 si non trouv
 */
static int8_t Binary_Search_Direction(uint16_t adc_value)
{
 800c77c:	b480      	push	{r7}
 800c77e:	b085      	sub	sp, #20
 800c780:	af00      	add	r7, sp, #0
 800c782:	4603      	mov	r3, r0
 800c784:	80fb      	strh	r3, [r7, #6]
    // Recherche linaire simple (table petite) - pourrait tre optimise
    for (int i = 0; i < NUM_DIRECTIONS; i++) {
 800c786:	2300      	movs	r3, #0
 800c788:	60fb      	str	r3, [r7, #12]
 800c78a:	e024      	b.n	800c7d6 <Binary_Search_Direction+0x5a>
        uint16_t seuil;

        // Calcul du seuil (milieu entre la valeur courante et la suivante)
        if (i + 1 < NUM_DIRECTIONS) {
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	3301      	adds	r3, #1
 800c790:	2210      	movs	r2, #16
 800c792:	4293      	cmp	r3, r2
 800c794:	da12      	bge.n	800c7bc <Binary_Search_Direction+0x40>
            seuil = (direction_table[i].valeur_adc + direction_table[i + 1].valeur_adc) / 2;
 800c796:	4a16      	ldr	r2, [pc, #88]	@ (800c7f0 <Binary_Search_Direction+0x74>)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	011b      	lsls	r3, r3, #4
 800c79c:	4413      	add	r3, r2
 800c79e:	881b      	ldrh	r3, [r3, #0]
 800c7a0:	4619      	mov	r1, r3
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	4a12      	ldr	r2, [pc, #72]	@ (800c7f0 <Binary_Search_Direction+0x74>)
 800c7a8:	011b      	lsls	r3, r3, #4
 800c7aa:	4413      	add	r3, r2
 800c7ac:	881b      	ldrh	r3, [r3, #0]
 800c7ae:	440b      	add	r3, r1
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	da00      	bge.n	800c7b6 <Binary_Search_Direction+0x3a>
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	105b      	asrs	r3, r3, #1
 800c7b8:	817b      	strh	r3, [r7, #10]
 800c7ba:	e002      	b.n	800c7c2 <Binary_Search_Direction+0x46>
        } else {
            seuil = 4095; // Dernier lment
 800c7bc:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800c7c0:	817b      	strh	r3, [r7, #10]
        }

        if (adc_value <= seuil) {
 800c7c2:	88fa      	ldrh	r2, [r7, #6]
 800c7c4:	897b      	ldrh	r3, [r7, #10]
 800c7c6:	429a      	cmp	r2, r3
 800c7c8:	d802      	bhi.n	800c7d0 <Binary_Search_Direction+0x54>
            return i;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	b25b      	sxtb	r3, r3
 800c7ce:	e009      	b.n	800c7e4 <Binary_Search_Direction+0x68>
    for (int i = 0; i < NUM_DIRECTIONS; i++) {
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	3301      	adds	r3, #1
 800c7d4:	60fb      	str	r3, [r7, #12]
 800c7d6:	2310      	movs	r3, #16
 800c7d8:	461a      	mov	r2, r3
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	dbd5      	blt.n	800c78c <Binary_Search_Direction+0x10>
        }
    }

    return -1; // Non trouv
 800c7e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3714      	adds	r7, #20
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ee:	4770      	bx	lr
 800c7f0:	08013060 	.word	0x08013060

0800c7f4 <Girouette_Init>:

/**
 * @brief  Initialisation de la girouette
 */
void Girouette_Init(void)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	af00      	add	r7, sp, #0
    last_adc_value = 0;
 800c7f8:	4b0e      	ldr	r3, [pc, #56]	@ (800c834 <Girouette_Init+0x40>)
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	801a      	strh	r2, [r3, #0]
    first_measure = 1;
 800c7fe:	4b0e      	ldr	r3, [pc, #56]	@ (800c838 <Girouette_Init+0x44>)
 800c800:	2201      	movs	r2, #1
 800c802:	701a      	strb	r2, [r3, #0]

    // Initialisation des donnes
    girouette_data.direction_texte = "Initialisation";
 800c804:	4b0d      	ldr	r3, [pc, #52]	@ (800c83c <Girouette_Init+0x48>)
 800c806:	4a0e      	ldr	r2, [pc, #56]	@ (800c840 <Girouette_Init+0x4c>)
 800c808:	601a      	str	r2, [r3, #0]
    girouette_data.direction_courte = "INIT";
 800c80a:	4b0c      	ldr	r3, [pc, #48]	@ (800c83c <Girouette_Init+0x48>)
 800c80c:	4a0d      	ldr	r2, [pc, #52]	@ (800c844 <Girouette_Init+0x50>)
 800c80e:	605a      	str	r2, [r3, #4]
    girouette_data.angle_deg = 0.0f;
 800c810:	4b0a      	ldr	r3, [pc, #40]	@ (800c83c <Girouette_Init+0x48>)
 800c812:	f04f 0200 	mov.w	r2, #0
 800c816:	609a      	str	r2, [r3, #8]
    girouette_data.valeur_adc = 0;
 800c818:	4b08      	ldr	r3, [pc, #32]	@ (800c83c <Girouette_Init+0x48>)
 800c81a:	2200      	movs	r2, #0
 800c81c:	819a      	strh	r2, [r3, #12]
    girouette_data.changed = 0;
 800c81e:	4b07      	ldr	r3, [pc, #28]	@ (800c83c <Girouette_Init+0x48>)
 800c820:	2200      	movs	r2, #0
 800c822:	739a      	strb	r2, [r3, #14]

    printf("Girouette initialise (%d directions dans la table)\r\n", NUM_DIRECTIONS);
 800c824:	2310      	movs	r3, #16
 800c826:	4619      	mov	r1, r3
 800c828:	4807      	ldr	r0, [pc, #28]	@ (800c848 <Girouette_Init+0x54>)
 800c82a:	f001 f8cd 	bl	800d9c8 <iprintf>
}
 800c82e:	bf00      	nop
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	2004c1c8 	.word	0x2004c1c8
 800c838:	2003fcd9 	.word	0x2003fcd9
 800c83c:	2004c1cc 	.word	0x2004c1cc
 800c840:	08010164 	.word	0x08010164
 800c844:	08010174 	.word	0x08010174
 800c848:	0801017c 	.word	0x0801017c

0800c84c <Girouette_Start_Conversion>:

/**
 * @brief  Dmarre une conversion ADC
 */
void Girouette_Start_Conversion(void)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	af00      	add	r7, sp, #0
    // Dmarrer la conversion ADC
    if (HAL_ADC_Start(&GIROUETTE_ADC_HANDLE) != HAL_OK) {
 800c850:	4805      	ldr	r0, [pc, #20]	@ (800c868 <Girouette_Start_Conversion+0x1c>)
 800c852:	f7f9 fcc3 	bl	80061dc <HAL_ADC_Start>
 800c856:	4603      	mov	r3, r0
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d002      	beq.n	800c862 <Girouette_Start_Conversion+0x16>
        printf("Erreur dmarrage ADC girouette\r\n");
 800c85c:	4803      	ldr	r0, [pc, #12]	@ (800c86c <Girouette_Start_Conversion+0x20>)
 800c85e:	f001 f91b 	bl	800da98 <puts>
    }
}
 800c862:	bf00      	nop
 800c864:	bd80      	pop	{r7, pc}
 800c866:	bf00      	nop
 800c868:	2003ff1c 	.word	0x2003ff1c
 800c86c:	080101b4 	.word	0x080101b4

0800c870 <Girouette_Read_Direction>:
/**
 * @brief  Lecture et traitement de la direction
 * @param  data : Pointeur vers la structure de donnes  remplir
 */
void Girouette_Read_Direction(GirouetteData_t* data)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b086      	sub	sp, #24
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
    uint16_t adc_value = 0;
 800c878:	2300      	movs	r3, #0
 800c87a:	82fb      	strh	r3, [r7, #22]
    ADC_HandleTypeDef* hadc = &hadc3;  // Utilise directement hadc3
 800c87c:	4b4c      	ldr	r3, [pc, #304]	@ (800c9b0 <Girouette_Read_Direction+0x140>)
 800c87e:	613b      	str	r3, [r7, #16]

    // 1. Configuration de l'ADC pour une seule conversion
    hadc->Instance->CR2 &= ~ADC_CR2_CONT;  // Mode single, pas continu
 800c880:	693b      	ldr	r3, [r7, #16]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	689a      	ldr	r2, [r3, #8]
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f022 0202 	bic.w	r2, r2, #2
 800c88e:	609a      	str	r2, [r3, #8]

    // 2. Dmarrer la conversion
    if (HAL_ADC_Start(hadc) != HAL_OK) {
 800c890:	6938      	ldr	r0, [r7, #16]
 800c892:	f7f9 fca3 	bl	80061dc <HAL_ADC_Start>
 800c896:	4603      	mov	r3, r0
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d003      	beq.n	800c8a4 <Girouette_Read_Direction+0x34>
        printf("Erreur dmarrage ADC girouette\r\n");
 800c89c:	4845      	ldr	r0, [pc, #276]	@ (800c9b4 <Girouette_Read_Direction+0x144>)
 800c89e:	f001 f8fb 	bl	800da98 <puts>
        return;
 800c8a2:	e082      	b.n	800c9aa <Girouette_Read_Direction+0x13a>
    }

    // 3. Attendre la fin de la conversion
    if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 800c8a4:	2164      	movs	r1, #100	@ 0x64
 800c8a6:	6938      	ldr	r0, [r7, #16]
 800c8a8:	f7f9 fd9a 	bl	80063e0 <HAL_ADC_PollForConversion>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d105      	bne.n	800c8be <Girouette_Read_Direction+0x4e>
        adc_value = HAL_ADC_GetValue(hadc);
 800c8b2:	6938      	ldr	r0, [r7, #16]
 800c8b4:	f7f9 ff2f 	bl	8006716 <HAL_ADC_GetValue>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	82fb      	strh	r3, [r7, #22]
 800c8bc:	e004      	b.n	800c8c8 <Girouette_Read_Direction+0x58>
    } else {
        printf("Timeout ADC girouette\r\n");
 800c8be:	483e      	ldr	r0, [pc, #248]	@ (800c9b8 <Girouette_Read_Direction+0x148>)
 800c8c0:	f001 f8ea 	bl	800da98 <puts>
        adc_value = 0;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	82fb      	strh	r3, [r7, #22]
    }

    // 4. Arrter l'ADC
    HAL_ADC_Stop(hadc);
 800c8c8:	6938      	ldr	r0, [r7, #16]
 800c8ca:	f7f9 fd55 	bl	8006378 <HAL_ADC_Stop>

    // 5. Dtecter un changement significatif
    static uint16_t last_valid_adc = 0;

    if (first_measure) {
 800c8ce:	4b3b      	ldr	r3, [pc, #236]	@ (800c9bc <Girouette_Read_Direction+0x14c>)
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d006      	beq.n	800c8e4 <Girouette_Read_Direction+0x74>
        girouette_data.changed = 1;
 800c8d6:	4b3a      	ldr	r3, [pc, #232]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c8d8:	2201      	movs	r2, #1
 800c8da:	739a      	strb	r2, [r3, #14]
        first_measure = 0;
 800c8dc:	4b37      	ldr	r3, [pc, #220]	@ (800c9bc <Girouette_Read_Direction+0x14c>)
 800c8de:	2200      	movs	r2, #0
 800c8e0:	701a      	strb	r2, [r3, #0]
 800c8e2:	e012      	b.n	800c90a <Girouette_Read_Direction+0x9a>
    } else {
        // Utiliser une fonction simplifie de dtection
        if (adc_value > 0 && abs((int)adc_value - (int)last_valid_adc) > DIRECTION_CHANGE_THRESHOLD) {
 800c8e4:	8afb      	ldrh	r3, [r7, #22]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d00c      	beq.n	800c904 <Girouette_Read_Direction+0x94>
 800c8ea:	8afb      	ldrh	r3, [r7, #22]
 800c8ec:	4a35      	ldr	r2, [pc, #212]	@ (800c9c4 <Girouette_Read_Direction+0x154>)
 800c8ee:	8812      	ldrh	r2, [r2, #0]
 800c8f0:	1a9b      	subs	r3, r3, r2
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	bfb8      	it	lt
 800c8f6:	425b      	neglt	r3, r3
 800c8f8:	2b32      	cmp	r3, #50	@ 0x32
 800c8fa:	dd03      	ble.n	800c904 <Girouette_Read_Direction+0x94>
            girouette_data.changed = 1;
 800c8fc:	4b30      	ldr	r3, [pc, #192]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c8fe:	2201      	movs	r2, #1
 800c900:	739a      	strb	r2, [r3, #14]
 800c902:	e002      	b.n	800c90a <Girouette_Read_Direction+0x9a>
        } else {
            girouette_data.changed = 0;
 800c904:	4b2e      	ldr	r3, [pc, #184]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c906:	2200      	movs	r2, #0
 800c908:	739a      	strb	r2, [r3, #14]
        }
    }

    last_valid_adc = adc_value;
 800c90a:	4a2e      	ldr	r2, [pc, #184]	@ (800c9c4 <Girouette_Read_Direction+0x154>)
 800c90c:	8afb      	ldrh	r3, [r7, #22]
 800c90e:	8013      	strh	r3, [r2, #0]

    // 6. Obtenir la direction (version robuste)
    if (adc_value < 100) {  // Valeur trop basse
 800c910:	8afb      	ldrh	r3, [r7, #22]
 800c912:	2b63      	cmp	r3, #99	@ 0x63
 800c914:	d80c      	bhi.n	800c930 <Girouette_Read_Direction+0xc0>
        girouette_data.direction_texte = "Signal faible/Erreur";
 800c916:	4b2a      	ldr	r3, [pc, #168]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c918:	4a2b      	ldr	r2, [pc, #172]	@ (800c9c8 <Girouette_Read_Direction+0x158>)
 800c91a:	601a      	str	r2, [r3, #0]
        girouette_data.direction_courte = "ERR";
 800c91c:	4b28      	ldr	r3, [pc, #160]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c91e:	4a2b      	ldr	r2, [pc, #172]	@ (800c9cc <Girouette_Read_Direction+0x15c>)
 800c920:	605a      	str	r2, [r3, #4]
        girouette_data.angle_deg = -1.0f;
 800c922:	4b27      	ldr	r3, [pc, #156]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c924:	4a2a      	ldr	r2, [pc, #168]	@ (800c9d0 <Girouette_Read_Direction+0x160>)
 800c926:	609a      	str	r2, [r3, #8]
        girouette_data.valeur_adc = adc_value;
 800c928:	4a25      	ldr	r2, [pc, #148]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c92a:	8afb      	ldrh	r3, [r7, #22]
 800c92c:	8193      	strh	r3, [r2, #12]
 800c92e:	e034      	b.n	800c99a <Girouette_Read_Direction+0x12a>
    } else {
        int8_t idx = Binary_Search_Direction(adc_value);
 800c930:	8afb      	ldrh	r3, [r7, #22]
 800c932:	4618      	mov	r0, r3
 800c934:	f7ff ff22 	bl	800c77c <Binary_Search_Direction>
 800c938:	4603      	mov	r3, r0
 800c93a:	73fb      	strb	r3, [r7, #15]

        if (idx >= 0) {
 800c93c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c940:	2b00      	cmp	r3, #0
 800c942:	db1e      	blt.n	800c982 <Girouette_Read_Direction+0x112>
            girouette_data.direction_texte = direction_table[idx].direction;
 800c944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c948:	4a22      	ldr	r2, [pc, #136]	@ (800c9d4 <Girouette_Read_Direction+0x164>)
 800c94a:	011b      	lsls	r3, r3, #4
 800c94c:	4413      	add	r3, r2
 800c94e:	3304      	adds	r3, #4
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	4a1b      	ldr	r2, [pc, #108]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c954:	6013      	str	r3, [r2, #0]
            girouette_data.direction_courte = direction_table[idx].direction_court;
 800c956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c95a:	4a1e      	ldr	r2, [pc, #120]	@ (800c9d4 <Girouette_Read_Direction+0x164>)
 800c95c:	011b      	lsls	r3, r3, #4
 800c95e:	4413      	add	r3, r2
 800c960:	3308      	adds	r3, #8
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	4a16      	ldr	r2, [pc, #88]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c966:	6053      	str	r3, [r2, #4]
            girouette_data.angle_deg = direction_table[idx].angle_deg;  // Version simple d'abord
 800c968:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c96c:	4a19      	ldr	r2, [pc, #100]	@ (800c9d4 <Girouette_Read_Direction+0x164>)
 800c96e:	011b      	lsls	r3, r3, #4
 800c970:	4413      	add	r3, r2
 800c972:	330c      	adds	r3, #12
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	4a12      	ldr	r2, [pc, #72]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c978:	6093      	str	r3, [r2, #8]
            girouette_data.valeur_adc = adc_value;
 800c97a:	4a11      	ldr	r2, [pc, #68]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c97c:	8afb      	ldrh	r3, [r7, #22]
 800c97e:	8193      	strh	r3, [r2, #12]
 800c980:	e00b      	b.n	800c99a <Girouette_Read_Direction+0x12a>

        } else {
            girouette_data.direction_texte = "Direction hors plage";
 800c982:	4b0f      	ldr	r3, [pc, #60]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c984:	4a14      	ldr	r2, [pc, #80]	@ (800c9d8 <Girouette_Read_Direction+0x168>)
 800c986:	601a      	str	r2, [r3, #0]
            girouette_data.direction_courte = "N/A";
 800c988:	4b0d      	ldr	r3, [pc, #52]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c98a:	4a14      	ldr	r2, [pc, #80]	@ (800c9dc <Girouette_Read_Direction+0x16c>)
 800c98c:	605a      	str	r2, [r3, #4]
            girouette_data.angle_deg = -1.0f;
 800c98e:	4b0c      	ldr	r3, [pc, #48]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c990:	4a0f      	ldr	r2, [pc, #60]	@ (800c9d0 <Girouette_Read_Direction+0x160>)
 800c992:	609a      	str	r2, [r3, #8]
            girouette_data.valeur_adc = adc_value;
 800c994:	4a0a      	ldr	r2, [pc, #40]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c996:	8afb      	ldrh	r3, [r7, #22]
 800c998:	8193      	strh	r3, [r2, #12]
        }
    }

    // 7. Copier les donnes
    if (data != NULL) {
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d004      	beq.n	800c9aa <Girouette_Read_Direction+0x13a>
        memcpy(data, &girouette_data, sizeof(GirouetteData_t));
 800c9a0:	2210      	movs	r2, #16
 800c9a2:	4907      	ldr	r1, [pc, #28]	@ (800c9c0 <Girouette_Read_Direction+0x150>)
 800c9a4:	6878      	ldr	r0, [r7, #4]
 800c9a6:	f001 fa0c 	bl	800ddc2 <memcpy>
    }
}
 800c9aa:	3718      	adds	r7, #24
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}
 800c9b0:	2003ff1c 	.word	0x2003ff1c
 800c9b4:	080101b4 	.word	0x080101b4
 800c9b8:	080101d8 	.word	0x080101d8
 800c9bc:	2003fcd9 	.word	0x2003fcd9
 800c9c0:	2004c1cc 	.word	0x2004c1cc
 800c9c4:	2004c1dc 	.word	0x2004c1dc
 800c9c8:	080101f0 	.word	0x080101f0
 800c9cc:	08010208 	.word	0x08010208
 800c9d0:	bf800000 	.word	0xbf800000
 800c9d4:	08013060 	.word	0x08013060
 800c9d8:	0801020c 	.word	0x0801020c
 800c9dc:	08010224 	.word	0x08010224

0800c9e0 <lps22hh_read_reg>:
  *
  */
int32_t __weak lps22hh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800c9e0:	b590      	push	{r4, r7, lr}
 800c9e2:	b087      	sub	sp, #28
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	60f8      	str	r0, [r7, #12]
 800c9e8:	607a      	str	r2, [r7, #4]
 800c9ea:	461a      	mov	r2, r3
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	72fb      	strb	r3, [r7, #11]
 800c9f0:	4613      	mov	r3, r2
 800c9f2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d102      	bne.n	800ca00 <lps22hh_read_reg+0x20>
  {
    return -1;
 800c9fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c9fe:	e009      	b.n	800ca14 <lps22hh_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	685c      	ldr	r4, [r3, #4]
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	68d8      	ldr	r0, [r3, #12]
 800ca08:	893b      	ldrh	r3, [r7, #8]
 800ca0a:	7af9      	ldrb	r1, [r7, #11]
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	47a0      	blx	r4
 800ca10:	6178      	str	r0, [r7, #20]

  return ret;
 800ca12:	697b      	ldr	r3, [r7, #20]
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	371c      	adds	r7, #28
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd90      	pop	{r4, r7, pc}

0800ca1c <lps22hh_write_reg>:
  *
  */
int32_t __weak lps22hh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 const uint8_t *data,
                                 uint16_t len)
{
 800ca1c:	b590      	push	{r4, r7, lr}
 800ca1e:	b087      	sub	sp, #28
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	60f8      	str	r0, [r7, #12]
 800ca24:	607a      	str	r2, [r7, #4]
 800ca26:	461a      	mov	r2, r3
 800ca28:	460b      	mov	r3, r1
 800ca2a:	72fb      	strb	r3, [r7, #11]
 800ca2c:	4613      	mov	r3, r2
 800ca2e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d102      	bne.n	800ca3c <lps22hh_write_reg+0x20>
  {
    return -1;
 800ca36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca3a:	e009      	b.n	800ca50 <lps22hh_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681c      	ldr	r4, [r3, #0]
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	68d8      	ldr	r0, [r3, #12]
 800ca44:	893b      	ldrh	r3, [r7, #8]
 800ca46:	7af9      	ldrb	r1, [r7, #11]
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	47a0      	blx	r4
 800ca4c:	6178      	str	r0, [r7, #20]

  return ret;
 800ca4e:	697b      	ldr	r3, [r7, #20]
}
 800ca50:	4618      	mov	r0, r3
 800ca52:	371c      	adds	r7, #28
 800ca54:	46bd      	mov	sp, r7
 800ca56:	bd90      	pop	{r4, r7, pc}

0800ca58 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	ee07 3a90 	vmov	s15, r3
 800ca66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca6a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800ca84 <lps22hh_from_lsb_to_hpa+0x2c>
 800ca6e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ca72:	eef0 7a66 	vmov.f32	s15, s13
}
 800ca76:	eeb0 0a67 	vmov.f32	s0, s15
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr
 800ca84:	49800000 	.word	0x49800000

0800ca88 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(const stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b086      	sub	sp, #24
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
 800ca90:	460b      	mov	r3, r1
 800ca92:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800ca94:	f107 0210 	add.w	r2, r7, #16
 800ca98:	2301      	movs	r3, #1
 800ca9a:	2110      	movs	r1, #16
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f7ff ff9f 	bl	800c9e0 <lps22hh_read_reg>
 800caa2:	6178      	str	r0, [r7, #20]
  ret += lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800caa4:	f107 020c 	add.w	r2, r7, #12
 800caa8:	2301      	movs	r3, #1
 800caaa:	2111      	movs	r1, #17
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7ff ff97 	bl	800c9e0 <lps22hh_read_reg>
 800cab2:	4602      	mov	r2, r0
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	4413      	add	r3, r2
 800cab8:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d10f      	bne.n	800cae0 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 800cac0:	78fb      	ldrb	r3, [r7, #3]
 800cac2:	f003 0307 	and.w	r3, r3, #7
 800cac6:	b2da      	uxtb	r2, r3
 800cac8:	7c3b      	ldrb	r3, [r7, #16]
 800caca:	f362 1306 	bfi	r3, r2, #4, #3
 800cace:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800cad0:	f107 0210 	add.w	r2, r7, #16
 800cad4:	2301      	movs	r3, #1
 800cad6:	2110      	movs	r1, #16
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f7ff ff9f 	bl	800ca1c <lps22hh_write_reg>
 800cade:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d119      	bne.n	800cb1a <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800cae6:	78fb      	ldrb	r3, [r7, #3]
 800cae8:	091b      	lsrs	r3, r3, #4
 800caea:	f003 0301 	and.w	r3, r3, #1
 800caee:	b2da      	uxtb	r2, r3
 800caf0:	7b3b      	ldrb	r3, [r7, #12]
 800caf2:	f362 0341 	bfi	r3, r2, #1, #1
 800caf6:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 800caf8:	78fb      	ldrb	r3, [r7, #3]
 800cafa:	08db      	lsrs	r3, r3, #3
 800cafc:	f003 0301 	and.w	r3, r3, #1
 800cb00:	b2da      	uxtb	r2, r3
 800cb02:	7b3b      	ldrb	r3, [r7, #12]
 800cb04:	f362 0300 	bfi	r3, r2, #0, #1
 800cb08:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800cb0a:	f107 020c 	add.w	r2, r7, #12
 800cb0e:	2301      	movs	r3, #1
 800cb10:	2111      	movs	r1, #17
 800cb12:	6878      	ldr	r0, [r7, #4]
 800cb14:	f7ff ff82 	bl	800ca1c <lps22hh_write_reg>
 800cb18:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800cb1a:	697b      	ldr	r3, [r7, #20]
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3718      	adds	r7, #24
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}

0800cb24 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(const stmdev_ctx_t *ctx, uint32_t *buff)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 800cb2e:	f107 0208 	add.w	r2, r7, #8
 800cb32:	2303      	movs	r3, #3
 800cb34:	2128      	movs	r1, #40	@ 0x28
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f7ff ff52 	bl	800c9e0 <lps22hh_read_reg>
 800cb3c:	60f8      	str	r0, [r7, #12]

  if (ret != 0) { return ret; }
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d001      	beq.n	800cb48 <lps22hh_pressure_raw_get+0x24>
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	e017      	b.n	800cb78 <lps22hh_pressure_raw_get+0x54>

  *buff = reg[2];
 800cb48:	7abb      	ldrb	r3, [r7, #10]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[1];
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	021b      	lsls	r3, r3, #8
 800cb56:	7a7a      	ldrb	r2, [r7, #9]
 800cb58:	441a      	add	r2, r3
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[0];
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	021b      	lsls	r3, r3, #8
 800cb64:	7a3a      	ldrb	r2, [r7, #8]
 800cb66:	441a      	add	r2, r3
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	601a      	str	r2, [r3, #0]
  *buff *= 256U;
 800cb6c:	683b      	ldr	r3, [r7, #0]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	021a      	lsls	r2, r3, #8
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	601a      	str	r2, [r3, #0]

  return ret;
 800cb76:	68fb      	ldr	r3, [r7, #12]
}
 800cb78:	4618      	mov	r0, r3
 800cb7a:	3710      	adds	r7, #16
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}

0800cb80 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b084      	sub	sp, #16
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
 800cb88:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	683a      	ldr	r2, [r7, #0]
 800cb8e:	210f      	movs	r1, #15
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f7ff ff25 	bl	800c9e0 <lps22hh_read_reg>
 800cb96:	60f8      	str	r0, [r7, #12]

  return ret;
 800cb98:	68fb      	ldr	r3, [r7, #12]
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	3710      	adds	r7, #16
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	bd80      	pop	{r7, pc}

0800cba2 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak hts221_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 800cba2:	b590      	push	{r4, r7, lr}
 800cba4:	b087      	sub	sp, #28
 800cba6:	af00      	add	r7, sp, #0
 800cba8:	60f8      	str	r0, [r7, #12]
 800cbaa:	607a      	str	r2, [r7, #4]
 800cbac:	461a      	mov	r2, r3
 800cbae:	460b      	mov	r3, r1
 800cbb0:	72fb      	strb	r3, [r7, #11]
 800cbb2:	4613      	mov	r3, r2
 800cbb4:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d102      	bne.n	800cbc2 <hts221_read_reg+0x20>
  {
    return -1;
 800cbbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cbc0:	e009      	b.n	800cbd6 <hts221_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	685c      	ldr	r4, [r3, #4]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	68d8      	ldr	r0, [r3, #12]
 800cbca:	893b      	ldrh	r3, [r7, #8]
 800cbcc:	7af9      	ldrb	r1, [r7, #11]
 800cbce:	687a      	ldr	r2, [r7, #4]
 800cbd0:	47a0      	blx	r4
 800cbd2:	6178      	str	r0, [r7, #20]

  return ret;
 800cbd4:	697b      	ldr	r3, [r7, #20]
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	371c      	adds	r7, #28
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd90      	pop	{r4, r7, pc}

0800cbde <hts221_write_reg>:
  *
  */
int32_t __weak hts221_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                const uint8_t *data,
                                uint16_t len)
{
 800cbde:	b590      	push	{r4, r7, lr}
 800cbe0:	b087      	sub	sp, #28
 800cbe2:	af00      	add	r7, sp, #0
 800cbe4:	60f8      	str	r0, [r7, #12]
 800cbe6:	607a      	str	r2, [r7, #4]
 800cbe8:	461a      	mov	r2, r3
 800cbea:	460b      	mov	r3, r1
 800cbec:	72fb      	strb	r3, [r7, #11]
 800cbee:	4613      	mov	r3, r2
 800cbf0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d102      	bne.n	800cbfe <hts221_write_reg+0x20>
  {
    return -1;
 800cbf8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cbfc:	e009      	b.n	800cc12 <hts221_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	681c      	ldr	r4, [r3, #0]
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	68d8      	ldr	r0, [r3, #12]
 800cc06:	893b      	ldrh	r3, [r7, #8]
 800cc08:	7af9      	ldrb	r1, [r7, #11]
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	47a0      	blx	r4
 800cc0e:	6178      	str	r0, [r7, #20]

  return ret;
 800cc10:	697b      	ldr	r3, [r7, #20]
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	371c      	adds	r7, #28
 800cc16:	46bd      	mov	sp, r7
 800cc18:	bd90      	pop	{r4, r7, pc}

0800cc1a <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800cc1a:	b580      	push	{r7, lr}
 800cc1c:	b084      	sub	sp, #16
 800cc1e:	af00      	add	r7, sp, #0
 800cc20:	6078      	str	r0, [r7, #4]
 800cc22:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 800cc24:	f107 0208 	add.w	r2, r7, #8
 800cc28:	2302      	movs	r3, #2
 800cc2a:	2128      	movs	r1, #40	@ 0x28
 800cc2c:	6878      	ldr	r0, [r7, #4]
 800cc2e:	f7ff ffb8 	bl	800cba2 <hts221_read_reg>
 800cc32:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d10f      	bne.n	800cc5a <hts221_humidity_raw_get+0x40>
  {
    *val = (int16_t)buff[1];
 800cc3a:	7a7b      	ldrb	r3, [r7, #9]
 800cc3c:	b21a      	sxth	r2, r3
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256) + (int16_t)buff[0];
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cc48:	b29b      	uxth	r3, r3
 800cc4a:	021b      	lsls	r3, r3, #8
 800cc4c:	b29b      	uxth	r3, r3
 800cc4e:	7a3a      	ldrb	r2, [r7, #8]
 800cc50:	4413      	add	r3, r2
 800cc52:	b29b      	uxth	r3, r3
 800cc54:	b21a      	sxth	r2, r3
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3710      	adds	r7, #16
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b084      	sub	sp, #16
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
 800cc6c:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 800cc6e:	f107 0208 	add.w	r2, r7, #8
 800cc72:	2302      	movs	r3, #2
 800cc74:	212a      	movs	r1, #42	@ 0x2a
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f7ff ff93 	bl	800cba2 <hts221_read_reg>
 800cc7c:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d10f      	bne.n	800cca4 <hts221_temperature_raw_get+0x40>
  {
    *val = (int16_t)buff[1];
 800cc84:	7a7b      	ldrb	r3, [r7, #9]
 800cc86:	b21a      	sxth	r2, r3
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256) + (int16_t)buff[0];
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cc92:	b29b      	uxth	r3, r3
 800cc94:	021b      	lsls	r3, r3, #8
 800cc96:	b29b      	uxth	r3, r3
 800cc98:	7a3a      	ldrb	r2, [r7, #8]
 800cc9a:	4413      	add	r3, r2
 800cc9c:	b29b      	uxth	r3, r3
 800cc9e:	b21a      	sxth	r2, r3
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800cca4:	68fb      	ldr	r3, [r7, #12]
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	3710      	adds	r7, #16
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	bd80      	pop	{r7, pc}

0800ccae <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800ccae:	b580      	push	{r7, lr}
 800ccb0:	b084      	sub	sp, #16
 800ccb2:	af00      	add	r7, sp, #0
 800ccb4:	6078      	str	r0, [r7, #4]
 800ccb6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 800ccb8:	2301      	movs	r3, #1
 800ccba:	683a      	ldr	r2, [r7, #0]
 800ccbc:	210f      	movs	r1, #15
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f7ff ff6f 	bl	800cba2 <hts221_read_reg>
 800ccc4:	60f8      	str	r0, [r7, #12]

  return ret;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
}
 800ccc8:	4618      	mov	r0, r3
 800ccca:	3710      	adds	r7, #16
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}

0800ccd0 <hts221_status_get>:
  * @param  val     Registers STATUS_REG
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_status_get(const stmdev_ctx_t *ctx, hts221_status_reg_t *val)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b084      	sub	sp, #16
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_STATUS_REG, (uint8_t *) val, 1);
 800ccda:	2301      	movs	r3, #1
 800ccdc:	683a      	ldr	r2, [r7, #0]
 800ccde:	2127      	movs	r1, #39	@ 0x27
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f7ff ff5e 	bl	800cba2 <hts221_read_reg>
 800cce6:	60f8      	str	r0, [r7, #12]

  return ret;
 800cce8:	68fb      	ldr	r3, [r7, #12]
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3710      	adds	r7, #16
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}

0800ccf2 <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800ccf2:	b580      	push	{r7, lr}
 800ccf4:	b084      	sub	sp, #16
 800ccf6:	af00      	add	r7, sp, #0
 800ccf8:	6078      	str	r0, [r7, #4]
 800ccfa:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 800ccfc:	f107 020b 	add.w	r2, r7, #11
 800cd00:	2301      	movs	r3, #1
 800cd02:	2130      	movs	r1, #48	@ 0x30
 800cd04:	6878      	ldr	r0, [r7, #4]
 800cd06:	f7ff ff4c 	bl	800cba2 <hts221_read_reg>
 800cd0a:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d10b      	bne.n	800cd2a <hts221_hum_rh_point_0_get+0x38>
  {
    *val = (float_t)coeff / 2.0f;
 800cd12:	7afb      	ldrb	r3, [r7, #11]
 800cd14:	ee07 3a90 	vmov	s15, r3
 800cd18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cd1c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800cd20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800cd2a:	68fb      	ldr	r3, [r7, #12]
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3710      	adds	r7, #16
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}

0800cd34 <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b084      	sub	sp, #16
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
 800cd3c:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 800cd3e:	f107 020b 	add.w	r2, r7, #11
 800cd42:	2301      	movs	r3, #1
 800cd44:	2131      	movs	r1, #49	@ 0x31
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f7ff ff2b 	bl	800cba2 <hts221_read_reg>
 800cd4c:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d10b      	bne.n	800cd6c <hts221_hum_rh_point_1_get+0x38>
  {
    *val = (float_t)coeff / 2.0f;
 800cd54:	7afb      	ldrb	r3, [r7, #11]
 800cd56:	ee07 3a90 	vmov	s15, r3
 800cd5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cd5e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800cd62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3710      	adds	r7, #16
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
	...

0800cd78 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b086      	sub	sp, #24
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
 800cd80:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 800cd82:	f107 020f 	add.w	r2, r7, #15
 800cd86:	2301      	movs	r3, #1
 800cd88:	2132      	movs	r1, #50	@ 0x32
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f7ff ff09 	bl	800cba2 <hts221_read_reg>
 800cd90:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d126      	bne.n	800cde6 <hts221_temp_deg_point_0_get+0x6e>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 800cd98:	f107 0210 	add.w	r2, r7, #16
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	2135      	movs	r1, #53	@ 0x35
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f7ff fefe 	bl	800cba2 <hts221_read_reg>
 800cda6:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 800cda8:	7c3b      	ldrb	r3, [r7, #16]
 800cdaa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cdae:	b2db      	uxtb	r3, r3
 800cdb0:	74fb      	strb	r3, [r7, #19]
    if (ret == 0)
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d116      	bne.n	800cde6 <hts221_temp_deg_point_0_get+0x6e>
    {
      *val = (((float_t)coeff_h * 256.0f) + (float_t)coeff_l) / 8.0f;
 800cdb8:	7cfb      	ldrb	r3, [r7, #19]
 800cdba:	ee07 3a90 	vmov	s15, r3
 800cdbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdc2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800cdf0 <hts221_temp_deg_point_0_get+0x78>
 800cdc6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cdca:	7bfb      	ldrb	r3, [r7, #15]
 800cdcc:	ee07 3a90 	vmov	s15, r3
 800cdd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cdd8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800cddc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	edc3 7a00 	vstr	s15, [r3]
    }
  }

  return ret;
 800cde6:	697b      	ldr	r3, [r7, #20]
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3718      	adds	r7, #24
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	43800000 	.word	0x43800000

0800cdf4 <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b086      	sub	sp, #24
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 800cdfe:	f107 020f 	add.w	r2, r7, #15
 800ce02:	2301      	movs	r3, #1
 800ce04:	2133      	movs	r1, #51	@ 0x33
 800ce06:	6878      	ldr	r0, [r7, #4]
 800ce08:	f7ff fecb 	bl	800cba2 <hts221_read_reg>
 800ce0c:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d126      	bne.n	800ce62 <hts221_temp_deg_point_1_get+0x6e>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 800ce14:	f107 0210 	add.w	r2, r7, #16
 800ce18:	2301      	movs	r3, #1
 800ce1a:	2135      	movs	r1, #53	@ 0x35
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f7ff fec0 	bl	800cba2 <hts221_read_reg>
 800ce22:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 800ce24:	7c3b      	ldrb	r3, [r7, #16]
 800ce26:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800ce2a:	b2db      	uxtb	r3, r3
 800ce2c:	74fb      	strb	r3, [r7, #19]
    if (ret == 0)
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d116      	bne.n	800ce62 <hts221_temp_deg_point_1_get+0x6e>
    {
      *val = (((float_t)coeff_h * 256.0f) + (float_t)coeff_l) / 8.0f;
 800ce34:	7cfb      	ldrb	r3, [r7, #19]
 800ce36:	ee07 3a90 	vmov	s15, r3
 800ce3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce3e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800ce6c <hts221_temp_deg_point_1_get+0x78>
 800ce42:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ce46:	7bfb      	ldrb	r3, [r7, #15]
 800ce48:	ee07 3a90 	vmov	s15, r3
 800ce4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce50:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce54:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800ce58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	edc3 7a00 	vstr	s15, [r3]
    }
  }

  return ret;
 800ce62:	697b      	ldr	r3, [r7, #20]
}
 800ce64:	4618      	mov	r0, r3
 800ce66:	3718      	adds	r7, #24
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	bd80      	pop	{r7, pc}
 800ce6c:	43800000 	.word	0x43800000

0800ce70 <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 800ce7a:	f107 0208 	add.w	r2, r7, #8
 800ce7e:	2302      	movs	r3, #2
 800ce80:	2136      	movs	r1, #54	@ 0x36
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f7ff fe8d 	bl	800cba2 <hts221_read_reg>
 800ce88:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 800ce8a:	7a7b      	ldrb	r3, [r7, #9]
 800ce8c:	021b      	lsls	r3, r3, #8
 800ce8e:	b29b      	uxth	r3, r3
 800ce90:	7a3a      	ldrb	r2, [r7, #8]
 800ce92:	4413      	add	r3, r2
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d108      	bne.n	800ceb0 <hts221_hum_adc_point_0_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800ce9e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800cea2:	ee07 3a90 	vmov	s15, r3
 800cea6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3710      	adds	r7, #16
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd80      	pop	{r7, pc}

0800ceba <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800ceba:	b580      	push	{r7, lr}
 800cebc:	b084      	sub	sp, #16
 800cebe:	af00      	add	r7, sp, #0
 800cec0:	6078      	str	r0, [r7, #4]
 800cec2:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 800cec4:	f107 0208 	add.w	r2, r7, #8
 800cec8:	2302      	movs	r3, #2
 800ceca:	213a      	movs	r1, #58	@ 0x3a
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f7ff fe68 	bl	800cba2 <hts221_read_reg>
 800ced2:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 800ced4:	7a7b      	ldrb	r3, [r7, #9]
 800ced6:	021b      	lsls	r3, r3, #8
 800ced8:	b29b      	uxth	r3, r3
 800ceda:	7a3a      	ldrb	r2, [r7, #8]
 800cedc:	4413      	add	r3, r2
 800cede:	b29b      	uxth	r3, r3
 800cee0:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d108      	bne.n	800cefa <hts221_hum_adc_point_1_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800cee8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800ceec:	ee07 3a90 	vmov	s15, r3
 800cef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800cefa:	68fb      	ldr	r3, [r7, #12]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b084      	sub	sp, #16
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 800cf0e:	f107 0208 	add.w	r2, r7, #8
 800cf12:	2302      	movs	r3, #2
 800cf14:	213c      	movs	r1, #60	@ 0x3c
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f7ff fe43 	bl	800cba2 <hts221_read_reg>
 800cf1c:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 800cf1e:	7a7b      	ldrb	r3, [r7, #9]
 800cf20:	021b      	lsls	r3, r3, #8
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	7a3a      	ldrb	r2, [r7, #8]
 800cf26:	4413      	add	r3, r2
 800cf28:	b29b      	uxth	r3, r3
 800cf2a:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d108      	bne.n	800cf44 <hts221_temp_adc_point_0_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800cf32:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800cf36:	ee07 3a90 	vmov	s15, r3
 800cf3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800cf44:	68fb      	ldr	r3, [r7, #12]
}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3710      	adds	r7, #16
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}

0800cf4e <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800cf4e:	b580      	push	{r7, lr}
 800cf50:	b084      	sub	sp, #16
 800cf52:	af00      	add	r7, sp, #0
 800cf54:	6078      	str	r0, [r7, #4]
 800cf56:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 800cf58:	f107 0208 	add.w	r2, r7, #8
 800cf5c:	2302      	movs	r3, #2
 800cf5e:	213e      	movs	r1, #62	@ 0x3e
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f7ff fe1e 	bl	800cba2 <hts221_read_reg>
 800cf66:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 800cf68:	7a7b      	ldrb	r3, [r7, #9]
 800cf6a:	021b      	lsls	r3, r3, #8
 800cf6c:	b29b      	uxth	r3, r3
 800cf6e:	7a3a      	ldrb	r2, [r7, #8]
 800cf70:	4413      	add	r3, r2
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d108      	bne.n	800cf8e <hts221_temp_adc_point_1_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800cf7c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800cf80:	ee07 3a90 	vmov	s15, r3
 800cf84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3710      	adds	r7, #16
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}

0800cf98 <__cvt>:
 800cf98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf9c:	ec57 6b10 	vmov	r6, r7, d0
 800cfa0:	2f00      	cmp	r7, #0
 800cfa2:	460c      	mov	r4, r1
 800cfa4:	4619      	mov	r1, r3
 800cfa6:	463b      	mov	r3, r7
 800cfa8:	bfbb      	ittet	lt
 800cfaa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cfae:	461f      	movlt	r7, r3
 800cfb0:	2300      	movge	r3, #0
 800cfb2:	232d      	movlt	r3, #45	@ 0x2d
 800cfb4:	700b      	strb	r3, [r1, #0]
 800cfb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfb8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cfbc:	4691      	mov	r9, r2
 800cfbe:	f023 0820 	bic.w	r8, r3, #32
 800cfc2:	bfbc      	itt	lt
 800cfc4:	4632      	movlt	r2, r6
 800cfc6:	4616      	movlt	r6, r2
 800cfc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cfcc:	d005      	beq.n	800cfda <__cvt+0x42>
 800cfce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cfd2:	d100      	bne.n	800cfd6 <__cvt+0x3e>
 800cfd4:	3401      	adds	r4, #1
 800cfd6:	2102      	movs	r1, #2
 800cfd8:	e000      	b.n	800cfdc <__cvt+0x44>
 800cfda:	2103      	movs	r1, #3
 800cfdc:	ab03      	add	r3, sp, #12
 800cfde:	9301      	str	r3, [sp, #4]
 800cfe0:	ab02      	add	r3, sp, #8
 800cfe2:	9300      	str	r3, [sp, #0]
 800cfe4:	ec47 6b10 	vmov	d0, r6, r7
 800cfe8:	4653      	mov	r3, sl
 800cfea:	4622      	mov	r2, r4
 800cfec:	f000 ff80 	bl	800def0 <_dtoa_r>
 800cff0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cff4:	4605      	mov	r5, r0
 800cff6:	d119      	bne.n	800d02c <__cvt+0x94>
 800cff8:	f019 0f01 	tst.w	r9, #1
 800cffc:	d00e      	beq.n	800d01c <__cvt+0x84>
 800cffe:	eb00 0904 	add.w	r9, r0, r4
 800d002:	2200      	movs	r2, #0
 800d004:	2300      	movs	r3, #0
 800d006:	4630      	mov	r0, r6
 800d008:	4639      	mov	r1, r7
 800d00a:	f7f3 fd7d 	bl	8000b08 <__aeabi_dcmpeq>
 800d00e:	b108      	cbz	r0, 800d014 <__cvt+0x7c>
 800d010:	f8cd 900c 	str.w	r9, [sp, #12]
 800d014:	2230      	movs	r2, #48	@ 0x30
 800d016:	9b03      	ldr	r3, [sp, #12]
 800d018:	454b      	cmp	r3, r9
 800d01a:	d31e      	bcc.n	800d05a <__cvt+0xc2>
 800d01c:	9b03      	ldr	r3, [sp, #12]
 800d01e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d020:	1b5b      	subs	r3, r3, r5
 800d022:	4628      	mov	r0, r5
 800d024:	6013      	str	r3, [r2, #0]
 800d026:	b004      	add	sp, #16
 800d028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d02c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d030:	eb00 0904 	add.w	r9, r0, r4
 800d034:	d1e5      	bne.n	800d002 <__cvt+0x6a>
 800d036:	7803      	ldrb	r3, [r0, #0]
 800d038:	2b30      	cmp	r3, #48	@ 0x30
 800d03a:	d10a      	bne.n	800d052 <__cvt+0xba>
 800d03c:	2200      	movs	r2, #0
 800d03e:	2300      	movs	r3, #0
 800d040:	4630      	mov	r0, r6
 800d042:	4639      	mov	r1, r7
 800d044:	f7f3 fd60 	bl	8000b08 <__aeabi_dcmpeq>
 800d048:	b918      	cbnz	r0, 800d052 <__cvt+0xba>
 800d04a:	f1c4 0401 	rsb	r4, r4, #1
 800d04e:	f8ca 4000 	str.w	r4, [sl]
 800d052:	f8da 3000 	ldr.w	r3, [sl]
 800d056:	4499      	add	r9, r3
 800d058:	e7d3      	b.n	800d002 <__cvt+0x6a>
 800d05a:	1c59      	adds	r1, r3, #1
 800d05c:	9103      	str	r1, [sp, #12]
 800d05e:	701a      	strb	r2, [r3, #0]
 800d060:	e7d9      	b.n	800d016 <__cvt+0x7e>

0800d062 <__exponent>:
 800d062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d064:	2900      	cmp	r1, #0
 800d066:	bfba      	itte	lt
 800d068:	4249      	neglt	r1, r1
 800d06a:	232d      	movlt	r3, #45	@ 0x2d
 800d06c:	232b      	movge	r3, #43	@ 0x2b
 800d06e:	2909      	cmp	r1, #9
 800d070:	7002      	strb	r2, [r0, #0]
 800d072:	7043      	strb	r3, [r0, #1]
 800d074:	dd29      	ble.n	800d0ca <__exponent+0x68>
 800d076:	f10d 0307 	add.w	r3, sp, #7
 800d07a:	461d      	mov	r5, r3
 800d07c:	270a      	movs	r7, #10
 800d07e:	461a      	mov	r2, r3
 800d080:	fbb1 f6f7 	udiv	r6, r1, r7
 800d084:	fb07 1416 	mls	r4, r7, r6, r1
 800d088:	3430      	adds	r4, #48	@ 0x30
 800d08a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d08e:	460c      	mov	r4, r1
 800d090:	2c63      	cmp	r4, #99	@ 0x63
 800d092:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d096:	4631      	mov	r1, r6
 800d098:	dcf1      	bgt.n	800d07e <__exponent+0x1c>
 800d09a:	3130      	adds	r1, #48	@ 0x30
 800d09c:	1e94      	subs	r4, r2, #2
 800d09e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0a2:	1c41      	adds	r1, r0, #1
 800d0a4:	4623      	mov	r3, r4
 800d0a6:	42ab      	cmp	r3, r5
 800d0a8:	d30a      	bcc.n	800d0c0 <__exponent+0x5e>
 800d0aa:	f10d 0309 	add.w	r3, sp, #9
 800d0ae:	1a9b      	subs	r3, r3, r2
 800d0b0:	42ac      	cmp	r4, r5
 800d0b2:	bf88      	it	hi
 800d0b4:	2300      	movhi	r3, #0
 800d0b6:	3302      	adds	r3, #2
 800d0b8:	4403      	add	r3, r0
 800d0ba:	1a18      	subs	r0, r3, r0
 800d0bc:	b003      	add	sp, #12
 800d0be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d0c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d0c8:	e7ed      	b.n	800d0a6 <__exponent+0x44>
 800d0ca:	2330      	movs	r3, #48	@ 0x30
 800d0cc:	3130      	adds	r1, #48	@ 0x30
 800d0ce:	7083      	strb	r3, [r0, #2]
 800d0d0:	70c1      	strb	r1, [r0, #3]
 800d0d2:	1d03      	adds	r3, r0, #4
 800d0d4:	e7f1      	b.n	800d0ba <__exponent+0x58>
	...

0800d0d8 <_printf_float>:
 800d0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0dc:	b08d      	sub	sp, #52	@ 0x34
 800d0de:	460c      	mov	r4, r1
 800d0e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d0e4:	4616      	mov	r6, r2
 800d0e6:	461f      	mov	r7, r3
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	f000 fdf3 	bl	800dcd4 <_localeconv_r>
 800d0ee:	6803      	ldr	r3, [r0, #0]
 800d0f0:	9304      	str	r3, [sp, #16]
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	f7f3 f8dc 	bl	80002b0 <strlen>
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0fc:	f8d8 3000 	ldr.w	r3, [r8]
 800d100:	9005      	str	r0, [sp, #20]
 800d102:	3307      	adds	r3, #7
 800d104:	f023 0307 	bic.w	r3, r3, #7
 800d108:	f103 0208 	add.w	r2, r3, #8
 800d10c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d110:	f8d4 b000 	ldr.w	fp, [r4]
 800d114:	f8c8 2000 	str.w	r2, [r8]
 800d118:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d11c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d120:	9307      	str	r3, [sp, #28]
 800d122:	f8cd 8018 	str.w	r8, [sp, #24]
 800d126:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d12a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d12e:	4b9c      	ldr	r3, [pc, #624]	@ (800d3a0 <_printf_float+0x2c8>)
 800d130:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d134:	f7f3 fd1a 	bl	8000b6c <__aeabi_dcmpun>
 800d138:	bb70      	cbnz	r0, 800d198 <_printf_float+0xc0>
 800d13a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d13e:	4b98      	ldr	r3, [pc, #608]	@ (800d3a0 <_printf_float+0x2c8>)
 800d140:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d144:	f7f3 fcf4 	bl	8000b30 <__aeabi_dcmple>
 800d148:	bb30      	cbnz	r0, 800d198 <_printf_float+0xc0>
 800d14a:	2200      	movs	r2, #0
 800d14c:	2300      	movs	r3, #0
 800d14e:	4640      	mov	r0, r8
 800d150:	4649      	mov	r1, r9
 800d152:	f7f3 fce3 	bl	8000b1c <__aeabi_dcmplt>
 800d156:	b110      	cbz	r0, 800d15e <_printf_float+0x86>
 800d158:	232d      	movs	r3, #45	@ 0x2d
 800d15a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d15e:	4a91      	ldr	r2, [pc, #580]	@ (800d3a4 <_printf_float+0x2cc>)
 800d160:	4b91      	ldr	r3, [pc, #580]	@ (800d3a8 <_printf_float+0x2d0>)
 800d162:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d166:	bf8c      	ite	hi
 800d168:	4690      	movhi	r8, r2
 800d16a:	4698      	movls	r8, r3
 800d16c:	2303      	movs	r3, #3
 800d16e:	6123      	str	r3, [r4, #16]
 800d170:	f02b 0304 	bic.w	r3, fp, #4
 800d174:	6023      	str	r3, [r4, #0]
 800d176:	f04f 0900 	mov.w	r9, #0
 800d17a:	9700      	str	r7, [sp, #0]
 800d17c:	4633      	mov	r3, r6
 800d17e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d180:	4621      	mov	r1, r4
 800d182:	4628      	mov	r0, r5
 800d184:	f000 f9d2 	bl	800d52c <_printf_common>
 800d188:	3001      	adds	r0, #1
 800d18a:	f040 808d 	bne.w	800d2a8 <_printf_float+0x1d0>
 800d18e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d192:	b00d      	add	sp, #52	@ 0x34
 800d194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d198:	4642      	mov	r2, r8
 800d19a:	464b      	mov	r3, r9
 800d19c:	4640      	mov	r0, r8
 800d19e:	4649      	mov	r1, r9
 800d1a0:	f7f3 fce4 	bl	8000b6c <__aeabi_dcmpun>
 800d1a4:	b140      	cbz	r0, 800d1b8 <_printf_float+0xe0>
 800d1a6:	464b      	mov	r3, r9
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	bfbc      	itt	lt
 800d1ac:	232d      	movlt	r3, #45	@ 0x2d
 800d1ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d1b2:	4a7e      	ldr	r2, [pc, #504]	@ (800d3ac <_printf_float+0x2d4>)
 800d1b4:	4b7e      	ldr	r3, [pc, #504]	@ (800d3b0 <_printf_float+0x2d8>)
 800d1b6:	e7d4      	b.n	800d162 <_printf_float+0x8a>
 800d1b8:	6863      	ldr	r3, [r4, #4]
 800d1ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d1be:	9206      	str	r2, [sp, #24]
 800d1c0:	1c5a      	adds	r2, r3, #1
 800d1c2:	d13b      	bne.n	800d23c <_printf_float+0x164>
 800d1c4:	2306      	movs	r3, #6
 800d1c6:	6063      	str	r3, [r4, #4]
 800d1c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	6022      	str	r2, [r4, #0]
 800d1d0:	9303      	str	r3, [sp, #12]
 800d1d2:	ab0a      	add	r3, sp, #40	@ 0x28
 800d1d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d1d8:	ab09      	add	r3, sp, #36	@ 0x24
 800d1da:	9300      	str	r3, [sp, #0]
 800d1dc:	6861      	ldr	r1, [r4, #4]
 800d1de:	ec49 8b10 	vmov	d0, r8, r9
 800d1e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d1e6:	4628      	mov	r0, r5
 800d1e8:	f7ff fed6 	bl	800cf98 <__cvt>
 800d1ec:	9b06      	ldr	r3, [sp, #24]
 800d1ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d1f0:	2b47      	cmp	r3, #71	@ 0x47
 800d1f2:	4680      	mov	r8, r0
 800d1f4:	d129      	bne.n	800d24a <_printf_float+0x172>
 800d1f6:	1cc8      	adds	r0, r1, #3
 800d1f8:	db02      	blt.n	800d200 <_printf_float+0x128>
 800d1fa:	6863      	ldr	r3, [r4, #4]
 800d1fc:	4299      	cmp	r1, r3
 800d1fe:	dd41      	ble.n	800d284 <_printf_float+0x1ac>
 800d200:	f1aa 0a02 	sub.w	sl, sl, #2
 800d204:	fa5f fa8a 	uxtb.w	sl, sl
 800d208:	3901      	subs	r1, #1
 800d20a:	4652      	mov	r2, sl
 800d20c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d210:	9109      	str	r1, [sp, #36]	@ 0x24
 800d212:	f7ff ff26 	bl	800d062 <__exponent>
 800d216:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d218:	1813      	adds	r3, r2, r0
 800d21a:	2a01      	cmp	r2, #1
 800d21c:	4681      	mov	r9, r0
 800d21e:	6123      	str	r3, [r4, #16]
 800d220:	dc02      	bgt.n	800d228 <_printf_float+0x150>
 800d222:	6822      	ldr	r2, [r4, #0]
 800d224:	07d2      	lsls	r2, r2, #31
 800d226:	d501      	bpl.n	800d22c <_printf_float+0x154>
 800d228:	3301      	adds	r3, #1
 800d22a:	6123      	str	r3, [r4, #16]
 800d22c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d230:	2b00      	cmp	r3, #0
 800d232:	d0a2      	beq.n	800d17a <_printf_float+0xa2>
 800d234:	232d      	movs	r3, #45	@ 0x2d
 800d236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d23a:	e79e      	b.n	800d17a <_printf_float+0xa2>
 800d23c:	9a06      	ldr	r2, [sp, #24]
 800d23e:	2a47      	cmp	r2, #71	@ 0x47
 800d240:	d1c2      	bne.n	800d1c8 <_printf_float+0xf0>
 800d242:	2b00      	cmp	r3, #0
 800d244:	d1c0      	bne.n	800d1c8 <_printf_float+0xf0>
 800d246:	2301      	movs	r3, #1
 800d248:	e7bd      	b.n	800d1c6 <_printf_float+0xee>
 800d24a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d24e:	d9db      	bls.n	800d208 <_printf_float+0x130>
 800d250:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d254:	d118      	bne.n	800d288 <_printf_float+0x1b0>
 800d256:	2900      	cmp	r1, #0
 800d258:	6863      	ldr	r3, [r4, #4]
 800d25a:	dd0b      	ble.n	800d274 <_printf_float+0x19c>
 800d25c:	6121      	str	r1, [r4, #16]
 800d25e:	b913      	cbnz	r3, 800d266 <_printf_float+0x18e>
 800d260:	6822      	ldr	r2, [r4, #0]
 800d262:	07d0      	lsls	r0, r2, #31
 800d264:	d502      	bpl.n	800d26c <_printf_float+0x194>
 800d266:	3301      	adds	r3, #1
 800d268:	440b      	add	r3, r1
 800d26a:	6123      	str	r3, [r4, #16]
 800d26c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d26e:	f04f 0900 	mov.w	r9, #0
 800d272:	e7db      	b.n	800d22c <_printf_float+0x154>
 800d274:	b913      	cbnz	r3, 800d27c <_printf_float+0x1a4>
 800d276:	6822      	ldr	r2, [r4, #0]
 800d278:	07d2      	lsls	r2, r2, #31
 800d27a:	d501      	bpl.n	800d280 <_printf_float+0x1a8>
 800d27c:	3302      	adds	r3, #2
 800d27e:	e7f4      	b.n	800d26a <_printf_float+0x192>
 800d280:	2301      	movs	r3, #1
 800d282:	e7f2      	b.n	800d26a <_printf_float+0x192>
 800d284:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d28a:	4299      	cmp	r1, r3
 800d28c:	db05      	blt.n	800d29a <_printf_float+0x1c2>
 800d28e:	6823      	ldr	r3, [r4, #0]
 800d290:	6121      	str	r1, [r4, #16]
 800d292:	07d8      	lsls	r0, r3, #31
 800d294:	d5ea      	bpl.n	800d26c <_printf_float+0x194>
 800d296:	1c4b      	adds	r3, r1, #1
 800d298:	e7e7      	b.n	800d26a <_printf_float+0x192>
 800d29a:	2900      	cmp	r1, #0
 800d29c:	bfd4      	ite	le
 800d29e:	f1c1 0202 	rsble	r2, r1, #2
 800d2a2:	2201      	movgt	r2, #1
 800d2a4:	4413      	add	r3, r2
 800d2a6:	e7e0      	b.n	800d26a <_printf_float+0x192>
 800d2a8:	6823      	ldr	r3, [r4, #0]
 800d2aa:	055a      	lsls	r2, r3, #21
 800d2ac:	d407      	bmi.n	800d2be <_printf_float+0x1e6>
 800d2ae:	6923      	ldr	r3, [r4, #16]
 800d2b0:	4642      	mov	r2, r8
 800d2b2:	4631      	mov	r1, r6
 800d2b4:	4628      	mov	r0, r5
 800d2b6:	47b8      	blx	r7
 800d2b8:	3001      	adds	r0, #1
 800d2ba:	d12b      	bne.n	800d314 <_printf_float+0x23c>
 800d2bc:	e767      	b.n	800d18e <_printf_float+0xb6>
 800d2be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2c2:	f240 80dd 	bls.w	800d480 <_printf_float+0x3a8>
 800d2c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f7f3 fc1b 	bl	8000b08 <__aeabi_dcmpeq>
 800d2d2:	2800      	cmp	r0, #0
 800d2d4:	d033      	beq.n	800d33e <_printf_float+0x266>
 800d2d6:	4a37      	ldr	r2, [pc, #220]	@ (800d3b4 <_printf_float+0x2dc>)
 800d2d8:	2301      	movs	r3, #1
 800d2da:	4631      	mov	r1, r6
 800d2dc:	4628      	mov	r0, r5
 800d2de:	47b8      	blx	r7
 800d2e0:	3001      	adds	r0, #1
 800d2e2:	f43f af54 	beq.w	800d18e <_printf_float+0xb6>
 800d2e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d2ea:	4543      	cmp	r3, r8
 800d2ec:	db02      	blt.n	800d2f4 <_printf_float+0x21c>
 800d2ee:	6823      	ldr	r3, [r4, #0]
 800d2f0:	07d8      	lsls	r0, r3, #31
 800d2f2:	d50f      	bpl.n	800d314 <_printf_float+0x23c>
 800d2f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2f8:	4631      	mov	r1, r6
 800d2fa:	4628      	mov	r0, r5
 800d2fc:	47b8      	blx	r7
 800d2fe:	3001      	adds	r0, #1
 800d300:	f43f af45 	beq.w	800d18e <_printf_float+0xb6>
 800d304:	f04f 0900 	mov.w	r9, #0
 800d308:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d30c:	f104 0a1a 	add.w	sl, r4, #26
 800d310:	45c8      	cmp	r8, r9
 800d312:	dc09      	bgt.n	800d328 <_printf_float+0x250>
 800d314:	6823      	ldr	r3, [r4, #0]
 800d316:	079b      	lsls	r3, r3, #30
 800d318:	f100 8103 	bmi.w	800d522 <_printf_float+0x44a>
 800d31c:	68e0      	ldr	r0, [r4, #12]
 800d31e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d320:	4298      	cmp	r0, r3
 800d322:	bfb8      	it	lt
 800d324:	4618      	movlt	r0, r3
 800d326:	e734      	b.n	800d192 <_printf_float+0xba>
 800d328:	2301      	movs	r3, #1
 800d32a:	4652      	mov	r2, sl
 800d32c:	4631      	mov	r1, r6
 800d32e:	4628      	mov	r0, r5
 800d330:	47b8      	blx	r7
 800d332:	3001      	adds	r0, #1
 800d334:	f43f af2b 	beq.w	800d18e <_printf_float+0xb6>
 800d338:	f109 0901 	add.w	r9, r9, #1
 800d33c:	e7e8      	b.n	800d310 <_printf_float+0x238>
 800d33e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d340:	2b00      	cmp	r3, #0
 800d342:	dc39      	bgt.n	800d3b8 <_printf_float+0x2e0>
 800d344:	4a1b      	ldr	r2, [pc, #108]	@ (800d3b4 <_printf_float+0x2dc>)
 800d346:	2301      	movs	r3, #1
 800d348:	4631      	mov	r1, r6
 800d34a:	4628      	mov	r0, r5
 800d34c:	47b8      	blx	r7
 800d34e:	3001      	adds	r0, #1
 800d350:	f43f af1d 	beq.w	800d18e <_printf_float+0xb6>
 800d354:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d358:	ea59 0303 	orrs.w	r3, r9, r3
 800d35c:	d102      	bne.n	800d364 <_printf_float+0x28c>
 800d35e:	6823      	ldr	r3, [r4, #0]
 800d360:	07d9      	lsls	r1, r3, #31
 800d362:	d5d7      	bpl.n	800d314 <_printf_float+0x23c>
 800d364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d368:	4631      	mov	r1, r6
 800d36a:	4628      	mov	r0, r5
 800d36c:	47b8      	blx	r7
 800d36e:	3001      	adds	r0, #1
 800d370:	f43f af0d 	beq.w	800d18e <_printf_float+0xb6>
 800d374:	f04f 0a00 	mov.w	sl, #0
 800d378:	f104 0b1a 	add.w	fp, r4, #26
 800d37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d37e:	425b      	negs	r3, r3
 800d380:	4553      	cmp	r3, sl
 800d382:	dc01      	bgt.n	800d388 <_printf_float+0x2b0>
 800d384:	464b      	mov	r3, r9
 800d386:	e793      	b.n	800d2b0 <_printf_float+0x1d8>
 800d388:	2301      	movs	r3, #1
 800d38a:	465a      	mov	r2, fp
 800d38c:	4631      	mov	r1, r6
 800d38e:	4628      	mov	r0, r5
 800d390:	47b8      	blx	r7
 800d392:	3001      	adds	r0, #1
 800d394:	f43f aefb 	beq.w	800d18e <_printf_float+0xb6>
 800d398:	f10a 0a01 	add.w	sl, sl, #1
 800d39c:	e7ee      	b.n	800d37c <_printf_float+0x2a4>
 800d39e:	bf00      	nop
 800d3a0:	7fefffff 	.word	0x7fefffff
 800d3a4:	08013164 	.word	0x08013164
 800d3a8:	08013160 	.word	0x08013160
 800d3ac:	0801316c 	.word	0x0801316c
 800d3b0:	08013168 	.word	0x08013168
 800d3b4:	08013170 	.word	0x08013170
 800d3b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3be:	4553      	cmp	r3, sl
 800d3c0:	bfa8      	it	ge
 800d3c2:	4653      	movge	r3, sl
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	4699      	mov	r9, r3
 800d3c8:	dc36      	bgt.n	800d438 <_printf_float+0x360>
 800d3ca:	f04f 0b00 	mov.w	fp, #0
 800d3ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3d2:	f104 021a 	add.w	r2, r4, #26
 800d3d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3d8:	9306      	str	r3, [sp, #24]
 800d3da:	eba3 0309 	sub.w	r3, r3, r9
 800d3de:	455b      	cmp	r3, fp
 800d3e0:	dc31      	bgt.n	800d446 <_printf_float+0x36e>
 800d3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3e4:	459a      	cmp	sl, r3
 800d3e6:	dc3a      	bgt.n	800d45e <_printf_float+0x386>
 800d3e8:	6823      	ldr	r3, [r4, #0]
 800d3ea:	07da      	lsls	r2, r3, #31
 800d3ec:	d437      	bmi.n	800d45e <_printf_float+0x386>
 800d3ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f0:	ebaa 0903 	sub.w	r9, sl, r3
 800d3f4:	9b06      	ldr	r3, [sp, #24]
 800d3f6:	ebaa 0303 	sub.w	r3, sl, r3
 800d3fa:	4599      	cmp	r9, r3
 800d3fc:	bfa8      	it	ge
 800d3fe:	4699      	movge	r9, r3
 800d400:	f1b9 0f00 	cmp.w	r9, #0
 800d404:	dc33      	bgt.n	800d46e <_printf_float+0x396>
 800d406:	f04f 0800 	mov.w	r8, #0
 800d40a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d40e:	f104 0b1a 	add.w	fp, r4, #26
 800d412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d414:	ebaa 0303 	sub.w	r3, sl, r3
 800d418:	eba3 0309 	sub.w	r3, r3, r9
 800d41c:	4543      	cmp	r3, r8
 800d41e:	f77f af79 	ble.w	800d314 <_printf_float+0x23c>
 800d422:	2301      	movs	r3, #1
 800d424:	465a      	mov	r2, fp
 800d426:	4631      	mov	r1, r6
 800d428:	4628      	mov	r0, r5
 800d42a:	47b8      	blx	r7
 800d42c:	3001      	adds	r0, #1
 800d42e:	f43f aeae 	beq.w	800d18e <_printf_float+0xb6>
 800d432:	f108 0801 	add.w	r8, r8, #1
 800d436:	e7ec      	b.n	800d412 <_printf_float+0x33a>
 800d438:	4642      	mov	r2, r8
 800d43a:	4631      	mov	r1, r6
 800d43c:	4628      	mov	r0, r5
 800d43e:	47b8      	blx	r7
 800d440:	3001      	adds	r0, #1
 800d442:	d1c2      	bne.n	800d3ca <_printf_float+0x2f2>
 800d444:	e6a3      	b.n	800d18e <_printf_float+0xb6>
 800d446:	2301      	movs	r3, #1
 800d448:	4631      	mov	r1, r6
 800d44a:	4628      	mov	r0, r5
 800d44c:	9206      	str	r2, [sp, #24]
 800d44e:	47b8      	blx	r7
 800d450:	3001      	adds	r0, #1
 800d452:	f43f ae9c 	beq.w	800d18e <_printf_float+0xb6>
 800d456:	9a06      	ldr	r2, [sp, #24]
 800d458:	f10b 0b01 	add.w	fp, fp, #1
 800d45c:	e7bb      	b.n	800d3d6 <_printf_float+0x2fe>
 800d45e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d462:	4631      	mov	r1, r6
 800d464:	4628      	mov	r0, r5
 800d466:	47b8      	blx	r7
 800d468:	3001      	adds	r0, #1
 800d46a:	d1c0      	bne.n	800d3ee <_printf_float+0x316>
 800d46c:	e68f      	b.n	800d18e <_printf_float+0xb6>
 800d46e:	9a06      	ldr	r2, [sp, #24]
 800d470:	464b      	mov	r3, r9
 800d472:	4442      	add	r2, r8
 800d474:	4631      	mov	r1, r6
 800d476:	4628      	mov	r0, r5
 800d478:	47b8      	blx	r7
 800d47a:	3001      	adds	r0, #1
 800d47c:	d1c3      	bne.n	800d406 <_printf_float+0x32e>
 800d47e:	e686      	b.n	800d18e <_printf_float+0xb6>
 800d480:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d484:	f1ba 0f01 	cmp.w	sl, #1
 800d488:	dc01      	bgt.n	800d48e <_printf_float+0x3b6>
 800d48a:	07db      	lsls	r3, r3, #31
 800d48c:	d536      	bpl.n	800d4fc <_printf_float+0x424>
 800d48e:	2301      	movs	r3, #1
 800d490:	4642      	mov	r2, r8
 800d492:	4631      	mov	r1, r6
 800d494:	4628      	mov	r0, r5
 800d496:	47b8      	blx	r7
 800d498:	3001      	adds	r0, #1
 800d49a:	f43f ae78 	beq.w	800d18e <_printf_float+0xb6>
 800d49e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4a2:	4631      	mov	r1, r6
 800d4a4:	4628      	mov	r0, r5
 800d4a6:	47b8      	blx	r7
 800d4a8:	3001      	adds	r0, #1
 800d4aa:	f43f ae70 	beq.w	800d18e <_printf_float+0xb6>
 800d4ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d4ba:	f7f3 fb25 	bl	8000b08 <__aeabi_dcmpeq>
 800d4be:	b9c0      	cbnz	r0, 800d4f2 <_printf_float+0x41a>
 800d4c0:	4653      	mov	r3, sl
 800d4c2:	f108 0201 	add.w	r2, r8, #1
 800d4c6:	4631      	mov	r1, r6
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	47b8      	blx	r7
 800d4cc:	3001      	adds	r0, #1
 800d4ce:	d10c      	bne.n	800d4ea <_printf_float+0x412>
 800d4d0:	e65d      	b.n	800d18e <_printf_float+0xb6>
 800d4d2:	2301      	movs	r3, #1
 800d4d4:	465a      	mov	r2, fp
 800d4d6:	4631      	mov	r1, r6
 800d4d8:	4628      	mov	r0, r5
 800d4da:	47b8      	blx	r7
 800d4dc:	3001      	adds	r0, #1
 800d4de:	f43f ae56 	beq.w	800d18e <_printf_float+0xb6>
 800d4e2:	f108 0801 	add.w	r8, r8, #1
 800d4e6:	45d0      	cmp	r8, sl
 800d4e8:	dbf3      	blt.n	800d4d2 <_printf_float+0x3fa>
 800d4ea:	464b      	mov	r3, r9
 800d4ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d4f0:	e6df      	b.n	800d2b2 <_printf_float+0x1da>
 800d4f2:	f04f 0800 	mov.w	r8, #0
 800d4f6:	f104 0b1a 	add.w	fp, r4, #26
 800d4fa:	e7f4      	b.n	800d4e6 <_printf_float+0x40e>
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	4642      	mov	r2, r8
 800d500:	e7e1      	b.n	800d4c6 <_printf_float+0x3ee>
 800d502:	2301      	movs	r3, #1
 800d504:	464a      	mov	r2, r9
 800d506:	4631      	mov	r1, r6
 800d508:	4628      	mov	r0, r5
 800d50a:	47b8      	blx	r7
 800d50c:	3001      	adds	r0, #1
 800d50e:	f43f ae3e 	beq.w	800d18e <_printf_float+0xb6>
 800d512:	f108 0801 	add.w	r8, r8, #1
 800d516:	68e3      	ldr	r3, [r4, #12]
 800d518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d51a:	1a5b      	subs	r3, r3, r1
 800d51c:	4543      	cmp	r3, r8
 800d51e:	dcf0      	bgt.n	800d502 <_printf_float+0x42a>
 800d520:	e6fc      	b.n	800d31c <_printf_float+0x244>
 800d522:	f04f 0800 	mov.w	r8, #0
 800d526:	f104 0919 	add.w	r9, r4, #25
 800d52a:	e7f4      	b.n	800d516 <_printf_float+0x43e>

0800d52c <_printf_common>:
 800d52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d530:	4616      	mov	r6, r2
 800d532:	4698      	mov	r8, r3
 800d534:	688a      	ldr	r2, [r1, #8]
 800d536:	690b      	ldr	r3, [r1, #16]
 800d538:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d53c:	4293      	cmp	r3, r2
 800d53e:	bfb8      	it	lt
 800d540:	4613      	movlt	r3, r2
 800d542:	6033      	str	r3, [r6, #0]
 800d544:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d548:	4607      	mov	r7, r0
 800d54a:	460c      	mov	r4, r1
 800d54c:	b10a      	cbz	r2, 800d552 <_printf_common+0x26>
 800d54e:	3301      	adds	r3, #1
 800d550:	6033      	str	r3, [r6, #0]
 800d552:	6823      	ldr	r3, [r4, #0]
 800d554:	0699      	lsls	r1, r3, #26
 800d556:	bf42      	ittt	mi
 800d558:	6833      	ldrmi	r3, [r6, #0]
 800d55a:	3302      	addmi	r3, #2
 800d55c:	6033      	strmi	r3, [r6, #0]
 800d55e:	6825      	ldr	r5, [r4, #0]
 800d560:	f015 0506 	ands.w	r5, r5, #6
 800d564:	d106      	bne.n	800d574 <_printf_common+0x48>
 800d566:	f104 0a19 	add.w	sl, r4, #25
 800d56a:	68e3      	ldr	r3, [r4, #12]
 800d56c:	6832      	ldr	r2, [r6, #0]
 800d56e:	1a9b      	subs	r3, r3, r2
 800d570:	42ab      	cmp	r3, r5
 800d572:	dc26      	bgt.n	800d5c2 <_printf_common+0x96>
 800d574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d578:	6822      	ldr	r2, [r4, #0]
 800d57a:	3b00      	subs	r3, #0
 800d57c:	bf18      	it	ne
 800d57e:	2301      	movne	r3, #1
 800d580:	0692      	lsls	r2, r2, #26
 800d582:	d42b      	bmi.n	800d5dc <_printf_common+0xb0>
 800d584:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d588:	4641      	mov	r1, r8
 800d58a:	4638      	mov	r0, r7
 800d58c:	47c8      	blx	r9
 800d58e:	3001      	adds	r0, #1
 800d590:	d01e      	beq.n	800d5d0 <_printf_common+0xa4>
 800d592:	6823      	ldr	r3, [r4, #0]
 800d594:	6922      	ldr	r2, [r4, #16]
 800d596:	f003 0306 	and.w	r3, r3, #6
 800d59a:	2b04      	cmp	r3, #4
 800d59c:	bf02      	ittt	eq
 800d59e:	68e5      	ldreq	r5, [r4, #12]
 800d5a0:	6833      	ldreq	r3, [r6, #0]
 800d5a2:	1aed      	subeq	r5, r5, r3
 800d5a4:	68a3      	ldr	r3, [r4, #8]
 800d5a6:	bf0c      	ite	eq
 800d5a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5ac:	2500      	movne	r5, #0
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	bfc4      	itt	gt
 800d5b2:	1a9b      	subgt	r3, r3, r2
 800d5b4:	18ed      	addgt	r5, r5, r3
 800d5b6:	2600      	movs	r6, #0
 800d5b8:	341a      	adds	r4, #26
 800d5ba:	42b5      	cmp	r5, r6
 800d5bc:	d11a      	bne.n	800d5f4 <_printf_common+0xc8>
 800d5be:	2000      	movs	r0, #0
 800d5c0:	e008      	b.n	800d5d4 <_printf_common+0xa8>
 800d5c2:	2301      	movs	r3, #1
 800d5c4:	4652      	mov	r2, sl
 800d5c6:	4641      	mov	r1, r8
 800d5c8:	4638      	mov	r0, r7
 800d5ca:	47c8      	blx	r9
 800d5cc:	3001      	adds	r0, #1
 800d5ce:	d103      	bne.n	800d5d8 <_printf_common+0xac>
 800d5d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5d8:	3501      	adds	r5, #1
 800d5da:	e7c6      	b.n	800d56a <_printf_common+0x3e>
 800d5dc:	18e1      	adds	r1, r4, r3
 800d5de:	1c5a      	adds	r2, r3, #1
 800d5e0:	2030      	movs	r0, #48	@ 0x30
 800d5e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d5e6:	4422      	add	r2, r4
 800d5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d5ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d5f0:	3302      	adds	r3, #2
 800d5f2:	e7c7      	b.n	800d584 <_printf_common+0x58>
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	4622      	mov	r2, r4
 800d5f8:	4641      	mov	r1, r8
 800d5fa:	4638      	mov	r0, r7
 800d5fc:	47c8      	blx	r9
 800d5fe:	3001      	adds	r0, #1
 800d600:	d0e6      	beq.n	800d5d0 <_printf_common+0xa4>
 800d602:	3601      	adds	r6, #1
 800d604:	e7d9      	b.n	800d5ba <_printf_common+0x8e>
	...

0800d608 <_printf_i>:
 800d608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d60c:	7e0f      	ldrb	r7, [r1, #24]
 800d60e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d610:	2f78      	cmp	r7, #120	@ 0x78
 800d612:	4691      	mov	r9, r2
 800d614:	4680      	mov	r8, r0
 800d616:	460c      	mov	r4, r1
 800d618:	469a      	mov	sl, r3
 800d61a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d61e:	d807      	bhi.n	800d630 <_printf_i+0x28>
 800d620:	2f62      	cmp	r7, #98	@ 0x62
 800d622:	d80a      	bhi.n	800d63a <_printf_i+0x32>
 800d624:	2f00      	cmp	r7, #0
 800d626:	f000 80d1 	beq.w	800d7cc <_printf_i+0x1c4>
 800d62a:	2f58      	cmp	r7, #88	@ 0x58
 800d62c:	f000 80b8 	beq.w	800d7a0 <_printf_i+0x198>
 800d630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d638:	e03a      	b.n	800d6b0 <_printf_i+0xa8>
 800d63a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d63e:	2b15      	cmp	r3, #21
 800d640:	d8f6      	bhi.n	800d630 <_printf_i+0x28>
 800d642:	a101      	add	r1, pc, #4	@ (adr r1, 800d648 <_printf_i+0x40>)
 800d644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d648:	0800d6a1 	.word	0x0800d6a1
 800d64c:	0800d6b5 	.word	0x0800d6b5
 800d650:	0800d631 	.word	0x0800d631
 800d654:	0800d631 	.word	0x0800d631
 800d658:	0800d631 	.word	0x0800d631
 800d65c:	0800d631 	.word	0x0800d631
 800d660:	0800d6b5 	.word	0x0800d6b5
 800d664:	0800d631 	.word	0x0800d631
 800d668:	0800d631 	.word	0x0800d631
 800d66c:	0800d631 	.word	0x0800d631
 800d670:	0800d631 	.word	0x0800d631
 800d674:	0800d7b3 	.word	0x0800d7b3
 800d678:	0800d6df 	.word	0x0800d6df
 800d67c:	0800d76d 	.word	0x0800d76d
 800d680:	0800d631 	.word	0x0800d631
 800d684:	0800d631 	.word	0x0800d631
 800d688:	0800d7d5 	.word	0x0800d7d5
 800d68c:	0800d631 	.word	0x0800d631
 800d690:	0800d6df 	.word	0x0800d6df
 800d694:	0800d631 	.word	0x0800d631
 800d698:	0800d631 	.word	0x0800d631
 800d69c:	0800d775 	.word	0x0800d775
 800d6a0:	6833      	ldr	r3, [r6, #0]
 800d6a2:	1d1a      	adds	r2, r3, #4
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	6032      	str	r2, [r6, #0]
 800d6a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	e09c      	b.n	800d7ee <_printf_i+0x1e6>
 800d6b4:	6833      	ldr	r3, [r6, #0]
 800d6b6:	6820      	ldr	r0, [r4, #0]
 800d6b8:	1d19      	adds	r1, r3, #4
 800d6ba:	6031      	str	r1, [r6, #0]
 800d6bc:	0606      	lsls	r6, r0, #24
 800d6be:	d501      	bpl.n	800d6c4 <_printf_i+0xbc>
 800d6c0:	681d      	ldr	r5, [r3, #0]
 800d6c2:	e003      	b.n	800d6cc <_printf_i+0xc4>
 800d6c4:	0645      	lsls	r5, r0, #25
 800d6c6:	d5fb      	bpl.n	800d6c0 <_printf_i+0xb8>
 800d6c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d6cc:	2d00      	cmp	r5, #0
 800d6ce:	da03      	bge.n	800d6d8 <_printf_i+0xd0>
 800d6d0:	232d      	movs	r3, #45	@ 0x2d
 800d6d2:	426d      	negs	r5, r5
 800d6d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d6d8:	4858      	ldr	r0, [pc, #352]	@ (800d83c <_printf_i+0x234>)
 800d6da:	230a      	movs	r3, #10
 800d6dc:	e011      	b.n	800d702 <_printf_i+0xfa>
 800d6de:	6821      	ldr	r1, [r4, #0]
 800d6e0:	6833      	ldr	r3, [r6, #0]
 800d6e2:	0608      	lsls	r0, r1, #24
 800d6e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d6e8:	d402      	bmi.n	800d6f0 <_printf_i+0xe8>
 800d6ea:	0649      	lsls	r1, r1, #25
 800d6ec:	bf48      	it	mi
 800d6ee:	b2ad      	uxthmi	r5, r5
 800d6f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800d6f2:	4852      	ldr	r0, [pc, #328]	@ (800d83c <_printf_i+0x234>)
 800d6f4:	6033      	str	r3, [r6, #0]
 800d6f6:	bf14      	ite	ne
 800d6f8:	230a      	movne	r3, #10
 800d6fa:	2308      	moveq	r3, #8
 800d6fc:	2100      	movs	r1, #0
 800d6fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d702:	6866      	ldr	r6, [r4, #4]
 800d704:	60a6      	str	r6, [r4, #8]
 800d706:	2e00      	cmp	r6, #0
 800d708:	db05      	blt.n	800d716 <_printf_i+0x10e>
 800d70a:	6821      	ldr	r1, [r4, #0]
 800d70c:	432e      	orrs	r6, r5
 800d70e:	f021 0104 	bic.w	r1, r1, #4
 800d712:	6021      	str	r1, [r4, #0]
 800d714:	d04b      	beq.n	800d7ae <_printf_i+0x1a6>
 800d716:	4616      	mov	r6, r2
 800d718:	fbb5 f1f3 	udiv	r1, r5, r3
 800d71c:	fb03 5711 	mls	r7, r3, r1, r5
 800d720:	5dc7      	ldrb	r7, [r0, r7]
 800d722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d726:	462f      	mov	r7, r5
 800d728:	42bb      	cmp	r3, r7
 800d72a:	460d      	mov	r5, r1
 800d72c:	d9f4      	bls.n	800d718 <_printf_i+0x110>
 800d72e:	2b08      	cmp	r3, #8
 800d730:	d10b      	bne.n	800d74a <_printf_i+0x142>
 800d732:	6823      	ldr	r3, [r4, #0]
 800d734:	07df      	lsls	r7, r3, #31
 800d736:	d508      	bpl.n	800d74a <_printf_i+0x142>
 800d738:	6923      	ldr	r3, [r4, #16]
 800d73a:	6861      	ldr	r1, [r4, #4]
 800d73c:	4299      	cmp	r1, r3
 800d73e:	bfde      	ittt	le
 800d740:	2330      	movle	r3, #48	@ 0x30
 800d742:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d746:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d74a:	1b92      	subs	r2, r2, r6
 800d74c:	6122      	str	r2, [r4, #16]
 800d74e:	f8cd a000 	str.w	sl, [sp]
 800d752:	464b      	mov	r3, r9
 800d754:	aa03      	add	r2, sp, #12
 800d756:	4621      	mov	r1, r4
 800d758:	4640      	mov	r0, r8
 800d75a:	f7ff fee7 	bl	800d52c <_printf_common>
 800d75e:	3001      	adds	r0, #1
 800d760:	d14a      	bne.n	800d7f8 <_printf_i+0x1f0>
 800d762:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d766:	b004      	add	sp, #16
 800d768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d76c:	6823      	ldr	r3, [r4, #0]
 800d76e:	f043 0320 	orr.w	r3, r3, #32
 800d772:	6023      	str	r3, [r4, #0]
 800d774:	4832      	ldr	r0, [pc, #200]	@ (800d840 <_printf_i+0x238>)
 800d776:	2778      	movs	r7, #120	@ 0x78
 800d778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d77c:	6823      	ldr	r3, [r4, #0]
 800d77e:	6831      	ldr	r1, [r6, #0]
 800d780:	061f      	lsls	r7, r3, #24
 800d782:	f851 5b04 	ldr.w	r5, [r1], #4
 800d786:	d402      	bmi.n	800d78e <_printf_i+0x186>
 800d788:	065f      	lsls	r7, r3, #25
 800d78a:	bf48      	it	mi
 800d78c:	b2ad      	uxthmi	r5, r5
 800d78e:	6031      	str	r1, [r6, #0]
 800d790:	07d9      	lsls	r1, r3, #31
 800d792:	bf44      	itt	mi
 800d794:	f043 0320 	orrmi.w	r3, r3, #32
 800d798:	6023      	strmi	r3, [r4, #0]
 800d79a:	b11d      	cbz	r5, 800d7a4 <_printf_i+0x19c>
 800d79c:	2310      	movs	r3, #16
 800d79e:	e7ad      	b.n	800d6fc <_printf_i+0xf4>
 800d7a0:	4826      	ldr	r0, [pc, #152]	@ (800d83c <_printf_i+0x234>)
 800d7a2:	e7e9      	b.n	800d778 <_printf_i+0x170>
 800d7a4:	6823      	ldr	r3, [r4, #0]
 800d7a6:	f023 0320 	bic.w	r3, r3, #32
 800d7aa:	6023      	str	r3, [r4, #0]
 800d7ac:	e7f6      	b.n	800d79c <_printf_i+0x194>
 800d7ae:	4616      	mov	r6, r2
 800d7b0:	e7bd      	b.n	800d72e <_printf_i+0x126>
 800d7b2:	6833      	ldr	r3, [r6, #0]
 800d7b4:	6825      	ldr	r5, [r4, #0]
 800d7b6:	6961      	ldr	r1, [r4, #20]
 800d7b8:	1d18      	adds	r0, r3, #4
 800d7ba:	6030      	str	r0, [r6, #0]
 800d7bc:	062e      	lsls	r6, r5, #24
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	d501      	bpl.n	800d7c6 <_printf_i+0x1be>
 800d7c2:	6019      	str	r1, [r3, #0]
 800d7c4:	e002      	b.n	800d7cc <_printf_i+0x1c4>
 800d7c6:	0668      	lsls	r0, r5, #25
 800d7c8:	d5fb      	bpl.n	800d7c2 <_printf_i+0x1ba>
 800d7ca:	8019      	strh	r1, [r3, #0]
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	6123      	str	r3, [r4, #16]
 800d7d0:	4616      	mov	r6, r2
 800d7d2:	e7bc      	b.n	800d74e <_printf_i+0x146>
 800d7d4:	6833      	ldr	r3, [r6, #0]
 800d7d6:	1d1a      	adds	r2, r3, #4
 800d7d8:	6032      	str	r2, [r6, #0]
 800d7da:	681e      	ldr	r6, [r3, #0]
 800d7dc:	6862      	ldr	r2, [r4, #4]
 800d7de:	2100      	movs	r1, #0
 800d7e0:	4630      	mov	r0, r6
 800d7e2:	f7f2 fd15 	bl	8000210 <memchr>
 800d7e6:	b108      	cbz	r0, 800d7ec <_printf_i+0x1e4>
 800d7e8:	1b80      	subs	r0, r0, r6
 800d7ea:	6060      	str	r0, [r4, #4]
 800d7ec:	6863      	ldr	r3, [r4, #4]
 800d7ee:	6123      	str	r3, [r4, #16]
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d7f6:	e7aa      	b.n	800d74e <_printf_i+0x146>
 800d7f8:	6923      	ldr	r3, [r4, #16]
 800d7fa:	4632      	mov	r2, r6
 800d7fc:	4649      	mov	r1, r9
 800d7fe:	4640      	mov	r0, r8
 800d800:	47d0      	blx	sl
 800d802:	3001      	adds	r0, #1
 800d804:	d0ad      	beq.n	800d762 <_printf_i+0x15a>
 800d806:	6823      	ldr	r3, [r4, #0]
 800d808:	079b      	lsls	r3, r3, #30
 800d80a:	d413      	bmi.n	800d834 <_printf_i+0x22c>
 800d80c:	68e0      	ldr	r0, [r4, #12]
 800d80e:	9b03      	ldr	r3, [sp, #12]
 800d810:	4298      	cmp	r0, r3
 800d812:	bfb8      	it	lt
 800d814:	4618      	movlt	r0, r3
 800d816:	e7a6      	b.n	800d766 <_printf_i+0x15e>
 800d818:	2301      	movs	r3, #1
 800d81a:	4632      	mov	r2, r6
 800d81c:	4649      	mov	r1, r9
 800d81e:	4640      	mov	r0, r8
 800d820:	47d0      	blx	sl
 800d822:	3001      	adds	r0, #1
 800d824:	d09d      	beq.n	800d762 <_printf_i+0x15a>
 800d826:	3501      	adds	r5, #1
 800d828:	68e3      	ldr	r3, [r4, #12]
 800d82a:	9903      	ldr	r1, [sp, #12]
 800d82c:	1a5b      	subs	r3, r3, r1
 800d82e:	42ab      	cmp	r3, r5
 800d830:	dcf2      	bgt.n	800d818 <_printf_i+0x210>
 800d832:	e7eb      	b.n	800d80c <_printf_i+0x204>
 800d834:	2500      	movs	r5, #0
 800d836:	f104 0619 	add.w	r6, r4, #25
 800d83a:	e7f5      	b.n	800d828 <_printf_i+0x220>
 800d83c:	08013172 	.word	0x08013172
 800d840:	08013183 	.word	0x08013183

0800d844 <std>:
 800d844:	2300      	movs	r3, #0
 800d846:	b510      	push	{r4, lr}
 800d848:	4604      	mov	r4, r0
 800d84a:	e9c0 3300 	strd	r3, r3, [r0]
 800d84e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d852:	6083      	str	r3, [r0, #8]
 800d854:	8181      	strh	r1, [r0, #12]
 800d856:	6643      	str	r3, [r0, #100]	@ 0x64
 800d858:	81c2      	strh	r2, [r0, #14]
 800d85a:	6183      	str	r3, [r0, #24]
 800d85c:	4619      	mov	r1, r3
 800d85e:	2208      	movs	r2, #8
 800d860:	305c      	adds	r0, #92	@ 0x5c
 800d862:	f000 fa2f 	bl	800dcc4 <memset>
 800d866:	4b0d      	ldr	r3, [pc, #52]	@ (800d89c <std+0x58>)
 800d868:	6263      	str	r3, [r4, #36]	@ 0x24
 800d86a:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a0 <std+0x5c>)
 800d86c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d86e:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a4 <std+0x60>)
 800d870:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d872:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a8 <std+0x64>)
 800d874:	6323      	str	r3, [r4, #48]	@ 0x30
 800d876:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ac <std+0x68>)
 800d878:	6224      	str	r4, [r4, #32]
 800d87a:	429c      	cmp	r4, r3
 800d87c:	d006      	beq.n	800d88c <std+0x48>
 800d87e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d882:	4294      	cmp	r4, r2
 800d884:	d002      	beq.n	800d88c <std+0x48>
 800d886:	33d0      	adds	r3, #208	@ 0xd0
 800d888:	429c      	cmp	r4, r3
 800d88a:	d105      	bne.n	800d898 <std+0x54>
 800d88c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d894:	f000 ba92 	b.w	800ddbc <__retarget_lock_init_recursive>
 800d898:	bd10      	pop	{r4, pc}
 800d89a:	bf00      	nop
 800d89c:	0800db15 	.word	0x0800db15
 800d8a0:	0800db37 	.word	0x0800db37
 800d8a4:	0800db6f 	.word	0x0800db6f
 800d8a8:	0800db93 	.word	0x0800db93
 800d8ac:	2004c1e0 	.word	0x2004c1e0

0800d8b0 <stdio_exit_handler>:
 800d8b0:	4a02      	ldr	r2, [pc, #8]	@ (800d8bc <stdio_exit_handler+0xc>)
 800d8b2:	4903      	ldr	r1, [pc, #12]	@ (800d8c0 <stdio_exit_handler+0x10>)
 800d8b4:	4803      	ldr	r0, [pc, #12]	@ (800d8c4 <stdio_exit_handler+0x14>)
 800d8b6:	f000 b869 	b.w	800d98c <_fwalk_sglue>
 800d8ba:	bf00      	nop
 800d8bc:	2003fcdc 	.word	0x2003fcdc
 800d8c0:	0800f9c1 	.word	0x0800f9c1
 800d8c4:	2003fcec 	.word	0x2003fcec

0800d8c8 <cleanup_stdio>:
 800d8c8:	6841      	ldr	r1, [r0, #4]
 800d8ca:	4b0c      	ldr	r3, [pc, #48]	@ (800d8fc <cleanup_stdio+0x34>)
 800d8cc:	4299      	cmp	r1, r3
 800d8ce:	b510      	push	{r4, lr}
 800d8d0:	4604      	mov	r4, r0
 800d8d2:	d001      	beq.n	800d8d8 <cleanup_stdio+0x10>
 800d8d4:	f002 f874 	bl	800f9c0 <_fflush_r>
 800d8d8:	68a1      	ldr	r1, [r4, #8]
 800d8da:	4b09      	ldr	r3, [pc, #36]	@ (800d900 <cleanup_stdio+0x38>)
 800d8dc:	4299      	cmp	r1, r3
 800d8de:	d002      	beq.n	800d8e6 <cleanup_stdio+0x1e>
 800d8e0:	4620      	mov	r0, r4
 800d8e2:	f002 f86d 	bl	800f9c0 <_fflush_r>
 800d8e6:	68e1      	ldr	r1, [r4, #12]
 800d8e8:	4b06      	ldr	r3, [pc, #24]	@ (800d904 <cleanup_stdio+0x3c>)
 800d8ea:	4299      	cmp	r1, r3
 800d8ec:	d004      	beq.n	800d8f8 <cleanup_stdio+0x30>
 800d8ee:	4620      	mov	r0, r4
 800d8f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8f4:	f002 b864 	b.w	800f9c0 <_fflush_r>
 800d8f8:	bd10      	pop	{r4, pc}
 800d8fa:	bf00      	nop
 800d8fc:	2004c1e0 	.word	0x2004c1e0
 800d900:	2004c248 	.word	0x2004c248
 800d904:	2004c2b0 	.word	0x2004c2b0

0800d908 <global_stdio_init.part.0>:
 800d908:	b510      	push	{r4, lr}
 800d90a:	4b0b      	ldr	r3, [pc, #44]	@ (800d938 <global_stdio_init.part.0+0x30>)
 800d90c:	4c0b      	ldr	r4, [pc, #44]	@ (800d93c <global_stdio_init.part.0+0x34>)
 800d90e:	4a0c      	ldr	r2, [pc, #48]	@ (800d940 <global_stdio_init.part.0+0x38>)
 800d910:	601a      	str	r2, [r3, #0]
 800d912:	4620      	mov	r0, r4
 800d914:	2200      	movs	r2, #0
 800d916:	2104      	movs	r1, #4
 800d918:	f7ff ff94 	bl	800d844 <std>
 800d91c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d920:	2201      	movs	r2, #1
 800d922:	2109      	movs	r1, #9
 800d924:	f7ff ff8e 	bl	800d844 <std>
 800d928:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d92c:	2202      	movs	r2, #2
 800d92e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d932:	2112      	movs	r1, #18
 800d934:	f7ff bf86 	b.w	800d844 <std>
 800d938:	2004c318 	.word	0x2004c318
 800d93c:	2004c1e0 	.word	0x2004c1e0
 800d940:	0800d8b1 	.word	0x0800d8b1

0800d944 <__sfp_lock_acquire>:
 800d944:	4801      	ldr	r0, [pc, #4]	@ (800d94c <__sfp_lock_acquire+0x8>)
 800d946:	f000 ba3a 	b.w	800ddbe <__retarget_lock_acquire_recursive>
 800d94a:	bf00      	nop
 800d94c:	2004c321 	.word	0x2004c321

0800d950 <__sfp_lock_release>:
 800d950:	4801      	ldr	r0, [pc, #4]	@ (800d958 <__sfp_lock_release+0x8>)
 800d952:	f000 ba35 	b.w	800ddc0 <__retarget_lock_release_recursive>
 800d956:	bf00      	nop
 800d958:	2004c321 	.word	0x2004c321

0800d95c <__sinit>:
 800d95c:	b510      	push	{r4, lr}
 800d95e:	4604      	mov	r4, r0
 800d960:	f7ff fff0 	bl	800d944 <__sfp_lock_acquire>
 800d964:	6a23      	ldr	r3, [r4, #32]
 800d966:	b11b      	cbz	r3, 800d970 <__sinit+0x14>
 800d968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d96c:	f7ff bff0 	b.w	800d950 <__sfp_lock_release>
 800d970:	4b04      	ldr	r3, [pc, #16]	@ (800d984 <__sinit+0x28>)
 800d972:	6223      	str	r3, [r4, #32]
 800d974:	4b04      	ldr	r3, [pc, #16]	@ (800d988 <__sinit+0x2c>)
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d1f5      	bne.n	800d968 <__sinit+0xc>
 800d97c:	f7ff ffc4 	bl	800d908 <global_stdio_init.part.0>
 800d980:	e7f2      	b.n	800d968 <__sinit+0xc>
 800d982:	bf00      	nop
 800d984:	0800d8c9 	.word	0x0800d8c9
 800d988:	2004c318 	.word	0x2004c318

0800d98c <_fwalk_sglue>:
 800d98c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d990:	4607      	mov	r7, r0
 800d992:	4688      	mov	r8, r1
 800d994:	4614      	mov	r4, r2
 800d996:	2600      	movs	r6, #0
 800d998:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d99c:	f1b9 0901 	subs.w	r9, r9, #1
 800d9a0:	d505      	bpl.n	800d9ae <_fwalk_sglue+0x22>
 800d9a2:	6824      	ldr	r4, [r4, #0]
 800d9a4:	2c00      	cmp	r4, #0
 800d9a6:	d1f7      	bne.n	800d998 <_fwalk_sglue+0xc>
 800d9a8:	4630      	mov	r0, r6
 800d9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9ae:	89ab      	ldrh	r3, [r5, #12]
 800d9b0:	2b01      	cmp	r3, #1
 800d9b2:	d907      	bls.n	800d9c4 <_fwalk_sglue+0x38>
 800d9b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d9b8:	3301      	adds	r3, #1
 800d9ba:	d003      	beq.n	800d9c4 <_fwalk_sglue+0x38>
 800d9bc:	4629      	mov	r1, r5
 800d9be:	4638      	mov	r0, r7
 800d9c0:	47c0      	blx	r8
 800d9c2:	4306      	orrs	r6, r0
 800d9c4:	3568      	adds	r5, #104	@ 0x68
 800d9c6:	e7e9      	b.n	800d99c <_fwalk_sglue+0x10>

0800d9c8 <iprintf>:
 800d9c8:	b40f      	push	{r0, r1, r2, r3}
 800d9ca:	b507      	push	{r0, r1, r2, lr}
 800d9cc:	4906      	ldr	r1, [pc, #24]	@ (800d9e8 <iprintf+0x20>)
 800d9ce:	ab04      	add	r3, sp, #16
 800d9d0:	6808      	ldr	r0, [r1, #0]
 800d9d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9d6:	6881      	ldr	r1, [r0, #8]
 800d9d8:	9301      	str	r3, [sp, #4]
 800d9da:	f001 fe55 	bl	800f688 <_vfiprintf_r>
 800d9de:	b003      	add	sp, #12
 800d9e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9e4:	b004      	add	sp, #16
 800d9e6:	4770      	bx	lr
 800d9e8:	2003fce8 	.word	0x2003fce8

0800d9ec <_puts_r>:
 800d9ec:	6a03      	ldr	r3, [r0, #32]
 800d9ee:	b570      	push	{r4, r5, r6, lr}
 800d9f0:	6884      	ldr	r4, [r0, #8]
 800d9f2:	4605      	mov	r5, r0
 800d9f4:	460e      	mov	r6, r1
 800d9f6:	b90b      	cbnz	r3, 800d9fc <_puts_r+0x10>
 800d9f8:	f7ff ffb0 	bl	800d95c <__sinit>
 800d9fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9fe:	07db      	lsls	r3, r3, #31
 800da00:	d405      	bmi.n	800da0e <_puts_r+0x22>
 800da02:	89a3      	ldrh	r3, [r4, #12]
 800da04:	0598      	lsls	r0, r3, #22
 800da06:	d402      	bmi.n	800da0e <_puts_r+0x22>
 800da08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da0a:	f000 f9d8 	bl	800ddbe <__retarget_lock_acquire_recursive>
 800da0e:	89a3      	ldrh	r3, [r4, #12]
 800da10:	0719      	lsls	r1, r3, #28
 800da12:	d502      	bpl.n	800da1a <_puts_r+0x2e>
 800da14:	6923      	ldr	r3, [r4, #16]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d135      	bne.n	800da86 <_puts_r+0x9a>
 800da1a:	4621      	mov	r1, r4
 800da1c:	4628      	mov	r0, r5
 800da1e:	f000 f8fb 	bl	800dc18 <__swsetup_r>
 800da22:	b380      	cbz	r0, 800da86 <_puts_r+0x9a>
 800da24:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800da28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da2a:	07da      	lsls	r2, r3, #31
 800da2c:	d405      	bmi.n	800da3a <_puts_r+0x4e>
 800da2e:	89a3      	ldrh	r3, [r4, #12]
 800da30:	059b      	lsls	r3, r3, #22
 800da32:	d402      	bmi.n	800da3a <_puts_r+0x4e>
 800da34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da36:	f000 f9c3 	bl	800ddc0 <__retarget_lock_release_recursive>
 800da3a:	4628      	mov	r0, r5
 800da3c:	bd70      	pop	{r4, r5, r6, pc}
 800da3e:	2b00      	cmp	r3, #0
 800da40:	da04      	bge.n	800da4c <_puts_r+0x60>
 800da42:	69a2      	ldr	r2, [r4, #24]
 800da44:	429a      	cmp	r2, r3
 800da46:	dc17      	bgt.n	800da78 <_puts_r+0x8c>
 800da48:	290a      	cmp	r1, #10
 800da4a:	d015      	beq.n	800da78 <_puts_r+0x8c>
 800da4c:	6823      	ldr	r3, [r4, #0]
 800da4e:	1c5a      	adds	r2, r3, #1
 800da50:	6022      	str	r2, [r4, #0]
 800da52:	7019      	strb	r1, [r3, #0]
 800da54:	68a3      	ldr	r3, [r4, #8]
 800da56:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800da5a:	3b01      	subs	r3, #1
 800da5c:	60a3      	str	r3, [r4, #8]
 800da5e:	2900      	cmp	r1, #0
 800da60:	d1ed      	bne.n	800da3e <_puts_r+0x52>
 800da62:	2b00      	cmp	r3, #0
 800da64:	da11      	bge.n	800da8a <_puts_r+0x9e>
 800da66:	4622      	mov	r2, r4
 800da68:	210a      	movs	r1, #10
 800da6a:	4628      	mov	r0, r5
 800da6c:	f000 f895 	bl	800db9a <__swbuf_r>
 800da70:	3001      	adds	r0, #1
 800da72:	d0d7      	beq.n	800da24 <_puts_r+0x38>
 800da74:	250a      	movs	r5, #10
 800da76:	e7d7      	b.n	800da28 <_puts_r+0x3c>
 800da78:	4622      	mov	r2, r4
 800da7a:	4628      	mov	r0, r5
 800da7c:	f000 f88d 	bl	800db9a <__swbuf_r>
 800da80:	3001      	adds	r0, #1
 800da82:	d1e7      	bne.n	800da54 <_puts_r+0x68>
 800da84:	e7ce      	b.n	800da24 <_puts_r+0x38>
 800da86:	3e01      	subs	r6, #1
 800da88:	e7e4      	b.n	800da54 <_puts_r+0x68>
 800da8a:	6823      	ldr	r3, [r4, #0]
 800da8c:	1c5a      	adds	r2, r3, #1
 800da8e:	6022      	str	r2, [r4, #0]
 800da90:	220a      	movs	r2, #10
 800da92:	701a      	strb	r2, [r3, #0]
 800da94:	e7ee      	b.n	800da74 <_puts_r+0x88>
	...

0800da98 <puts>:
 800da98:	4b02      	ldr	r3, [pc, #8]	@ (800daa4 <puts+0xc>)
 800da9a:	4601      	mov	r1, r0
 800da9c:	6818      	ldr	r0, [r3, #0]
 800da9e:	f7ff bfa5 	b.w	800d9ec <_puts_r>
 800daa2:	bf00      	nop
 800daa4:	2003fce8 	.word	0x2003fce8

0800daa8 <sniprintf>:
 800daa8:	b40c      	push	{r2, r3}
 800daaa:	b530      	push	{r4, r5, lr}
 800daac:	4b18      	ldr	r3, [pc, #96]	@ (800db10 <sniprintf+0x68>)
 800daae:	1e0c      	subs	r4, r1, #0
 800dab0:	681d      	ldr	r5, [r3, #0]
 800dab2:	b09d      	sub	sp, #116	@ 0x74
 800dab4:	da08      	bge.n	800dac8 <sniprintf+0x20>
 800dab6:	238b      	movs	r3, #139	@ 0x8b
 800dab8:	602b      	str	r3, [r5, #0]
 800daba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dabe:	b01d      	add	sp, #116	@ 0x74
 800dac0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dac4:	b002      	add	sp, #8
 800dac6:	4770      	bx	lr
 800dac8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dacc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dad0:	f04f 0300 	mov.w	r3, #0
 800dad4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800dad6:	bf14      	ite	ne
 800dad8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800dadc:	4623      	moveq	r3, r4
 800dade:	9304      	str	r3, [sp, #16]
 800dae0:	9307      	str	r3, [sp, #28]
 800dae2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dae6:	9002      	str	r0, [sp, #8]
 800dae8:	9006      	str	r0, [sp, #24]
 800daea:	f8ad 3016 	strh.w	r3, [sp, #22]
 800daee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800daf0:	ab21      	add	r3, sp, #132	@ 0x84
 800daf2:	a902      	add	r1, sp, #8
 800daf4:	4628      	mov	r0, r5
 800daf6:	9301      	str	r3, [sp, #4]
 800daf8:	f001 fca0 	bl	800f43c <_svfiprintf_r>
 800dafc:	1c43      	adds	r3, r0, #1
 800dafe:	bfbc      	itt	lt
 800db00:	238b      	movlt	r3, #139	@ 0x8b
 800db02:	602b      	strlt	r3, [r5, #0]
 800db04:	2c00      	cmp	r4, #0
 800db06:	d0da      	beq.n	800dabe <sniprintf+0x16>
 800db08:	9b02      	ldr	r3, [sp, #8]
 800db0a:	2200      	movs	r2, #0
 800db0c:	701a      	strb	r2, [r3, #0]
 800db0e:	e7d6      	b.n	800dabe <sniprintf+0x16>
 800db10:	2003fce8 	.word	0x2003fce8

0800db14 <__sread>:
 800db14:	b510      	push	{r4, lr}
 800db16:	460c      	mov	r4, r1
 800db18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db1c:	f000 f900 	bl	800dd20 <_read_r>
 800db20:	2800      	cmp	r0, #0
 800db22:	bfab      	itete	ge
 800db24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800db26:	89a3      	ldrhlt	r3, [r4, #12]
 800db28:	181b      	addge	r3, r3, r0
 800db2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800db2e:	bfac      	ite	ge
 800db30:	6563      	strge	r3, [r4, #84]	@ 0x54
 800db32:	81a3      	strhlt	r3, [r4, #12]
 800db34:	bd10      	pop	{r4, pc}

0800db36 <__swrite>:
 800db36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db3a:	461f      	mov	r7, r3
 800db3c:	898b      	ldrh	r3, [r1, #12]
 800db3e:	05db      	lsls	r3, r3, #23
 800db40:	4605      	mov	r5, r0
 800db42:	460c      	mov	r4, r1
 800db44:	4616      	mov	r6, r2
 800db46:	d505      	bpl.n	800db54 <__swrite+0x1e>
 800db48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db4c:	2302      	movs	r3, #2
 800db4e:	2200      	movs	r2, #0
 800db50:	f000 f8d4 	bl	800dcfc <_lseek_r>
 800db54:	89a3      	ldrh	r3, [r4, #12]
 800db56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800db5e:	81a3      	strh	r3, [r4, #12]
 800db60:	4632      	mov	r2, r6
 800db62:	463b      	mov	r3, r7
 800db64:	4628      	mov	r0, r5
 800db66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db6a:	f000 b8eb 	b.w	800dd44 <_write_r>

0800db6e <__sseek>:
 800db6e:	b510      	push	{r4, lr}
 800db70:	460c      	mov	r4, r1
 800db72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db76:	f000 f8c1 	bl	800dcfc <_lseek_r>
 800db7a:	1c43      	adds	r3, r0, #1
 800db7c:	89a3      	ldrh	r3, [r4, #12]
 800db7e:	bf15      	itete	ne
 800db80:	6560      	strne	r0, [r4, #84]	@ 0x54
 800db82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800db86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800db8a:	81a3      	strheq	r3, [r4, #12]
 800db8c:	bf18      	it	ne
 800db8e:	81a3      	strhne	r3, [r4, #12]
 800db90:	bd10      	pop	{r4, pc}

0800db92 <__sclose>:
 800db92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db96:	f000 b8a1 	b.w	800dcdc <_close_r>

0800db9a <__swbuf_r>:
 800db9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db9c:	460e      	mov	r6, r1
 800db9e:	4614      	mov	r4, r2
 800dba0:	4605      	mov	r5, r0
 800dba2:	b118      	cbz	r0, 800dbac <__swbuf_r+0x12>
 800dba4:	6a03      	ldr	r3, [r0, #32]
 800dba6:	b90b      	cbnz	r3, 800dbac <__swbuf_r+0x12>
 800dba8:	f7ff fed8 	bl	800d95c <__sinit>
 800dbac:	69a3      	ldr	r3, [r4, #24]
 800dbae:	60a3      	str	r3, [r4, #8]
 800dbb0:	89a3      	ldrh	r3, [r4, #12]
 800dbb2:	071a      	lsls	r2, r3, #28
 800dbb4:	d501      	bpl.n	800dbba <__swbuf_r+0x20>
 800dbb6:	6923      	ldr	r3, [r4, #16]
 800dbb8:	b943      	cbnz	r3, 800dbcc <__swbuf_r+0x32>
 800dbba:	4621      	mov	r1, r4
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	f000 f82b 	bl	800dc18 <__swsetup_r>
 800dbc2:	b118      	cbz	r0, 800dbcc <__swbuf_r+0x32>
 800dbc4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800dbc8:	4638      	mov	r0, r7
 800dbca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbcc:	6823      	ldr	r3, [r4, #0]
 800dbce:	6922      	ldr	r2, [r4, #16]
 800dbd0:	1a98      	subs	r0, r3, r2
 800dbd2:	6963      	ldr	r3, [r4, #20]
 800dbd4:	b2f6      	uxtb	r6, r6
 800dbd6:	4283      	cmp	r3, r0
 800dbd8:	4637      	mov	r7, r6
 800dbda:	dc05      	bgt.n	800dbe8 <__swbuf_r+0x4e>
 800dbdc:	4621      	mov	r1, r4
 800dbde:	4628      	mov	r0, r5
 800dbe0:	f001 feee 	bl	800f9c0 <_fflush_r>
 800dbe4:	2800      	cmp	r0, #0
 800dbe6:	d1ed      	bne.n	800dbc4 <__swbuf_r+0x2a>
 800dbe8:	68a3      	ldr	r3, [r4, #8]
 800dbea:	3b01      	subs	r3, #1
 800dbec:	60a3      	str	r3, [r4, #8]
 800dbee:	6823      	ldr	r3, [r4, #0]
 800dbf0:	1c5a      	adds	r2, r3, #1
 800dbf2:	6022      	str	r2, [r4, #0]
 800dbf4:	701e      	strb	r6, [r3, #0]
 800dbf6:	6962      	ldr	r2, [r4, #20]
 800dbf8:	1c43      	adds	r3, r0, #1
 800dbfa:	429a      	cmp	r2, r3
 800dbfc:	d004      	beq.n	800dc08 <__swbuf_r+0x6e>
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	07db      	lsls	r3, r3, #31
 800dc02:	d5e1      	bpl.n	800dbc8 <__swbuf_r+0x2e>
 800dc04:	2e0a      	cmp	r6, #10
 800dc06:	d1df      	bne.n	800dbc8 <__swbuf_r+0x2e>
 800dc08:	4621      	mov	r1, r4
 800dc0a:	4628      	mov	r0, r5
 800dc0c:	f001 fed8 	bl	800f9c0 <_fflush_r>
 800dc10:	2800      	cmp	r0, #0
 800dc12:	d0d9      	beq.n	800dbc8 <__swbuf_r+0x2e>
 800dc14:	e7d6      	b.n	800dbc4 <__swbuf_r+0x2a>
	...

0800dc18 <__swsetup_r>:
 800dc18:	b538      	push	{r3, r4, r5, lr}
 800dc1a:	4b29      	ldr	r3, [pc, #164]	@ (800dcc0 <__swsetup_r+0xa8>)
 800dc1c:	4605      	mov	r5, r0
 800dc1e:	6818      	ldr	r0, [r3, #0]
 800dc20:	460c      	mov	r4, r1
 800dc22:	b118      	cbz	r0, 800dc2c <__swsetup_r+0x14>
 800dc24:	6a03      	ldr	r3, [r0, #32]
 800dc26:	b90b      	cbnz	r3, 800dc2c <__swsetup_r+0x14>
 800dc28:	f7ff fe98 	bl	800d95c <__sinit>
 800dc2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc30:	0719      	lsls	r1, r3, #28
 800dc32:	d422      	bmi.n	800dc7a <__swsetup_r+0x62>
 800dc34:	06da      	lsls	r2, r3, #27
 800dc36:	d407      	bmi.n	800dc48 <__swsetup_r+0x30>
 800dc38:	2209      	movs	r2, #9
 800dc3a:	602a      	str	r2, [r5, #0]
 800dc3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc40:	81a3      	strh	r3, [r4, #12]
 800dc42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc46:	e033      	b.n	800dcb0 <__swsetup_r+0x98>
 800dc48:	0758      	lsls	r0, r3, #29
 800dc4a:	d512      	bpl.n	800dc72 <__swsetup_r+0x5a>
 800dc4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc4e:	b141      	cbz	r1, 800dc62 <__swsetup_r+0x4a>
 800dc50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc54:	4299      	cmp	r1, r3
 800dc56:	d002      	beq.n	800dc5e <__swsetup_r+0x46>
 800dc58:	4628      	mov	r0, r5
 800dc5a:	f000 ff19 	bl	800ea90 <_free_r>
 800dc5e:	2300      	movs	r3, #0
 800dc60:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc62:	89a3      	ldrh	r3, [r4, #12]
 800dc64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dc68:	81a3      	strh	r3, [r4, #12]
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	6063      	str	r3, [r4, #4]
 800dc6e:	6923      	ldr	r3, [r4, #16]
 800dc70:	6023      	str	r3, [r4, #0]
 800dc72:	89a3      	ldrh	r3, [r4, #12]
 800dc74:	f043 0308 	orr.w	r3, r3, #8
 800dc78:	81a3      	strh	r3, [r4, #12]
 800dc7a:	6923      	ldr	r3, [r4, #16]
 800dc7c:	b94b      	cbnz	r3, 800dc92 <__swsetup_r+0x7a>
 800dc7e:	89a3      	ldrh	r3, [r4, #12]
 800dc80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc88:	d003      	beq.n	800dc92 <__swsetup_r+0x7a>
 800dc8a:	4621      	mov	r1, r4
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	f001 fee5 	bl	800fa5c <__smakebuf_r>
 800dc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc96:	f013 0201 	ands.w	r2, r3, #1
 800dc9a:	d00a      	beq.n	800dcb2 <__swsetup_r+0x9a>
 800dc9c:	2200      	movs	r2, #0
 800dc9e:	60a2      	str	r2, [r4, #8]
 800dca0:	6962      	ldr	r2, [r4, #20]
 800dca2:	4252      	negs	r2, r2
 800dca4:	61a2      	str	r2, [r4, #24]
 800dca6:	6922      	ldr	r2, [r4, #16]
 800dca8:	b942      	cbnz	r2, 800dcbc <__swsetup_r+0xa4>
 800dcaa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dcae:	d1c5      	bne.n	800dc3c <__swsetup_r+0x24>
 800dcb0:	bd38      	pop	{r3, r4, r5, pc}
 800dcb2:	0799      	lsls	r1, r3, #30
 800dcb4:	bf58      	it	pl
 800dcb6:	6962      	ldrpl	r2, [r4, #20]
 800dcb8:	60a2      	str	r2, [r4, #8]
 800dcba:	e7f4      	b.n	800dca6 <__swsetup_r+0x8e>
 800dcbc:	2000      	movs	r0, #0
 800dcbe:	e7f7      	b.n	800dcb0 <__swsetup_r+0x98>
 800dcc0:	2003fce8 	.word	0x2003fce8

0800dcc4 <memset>:
 800dcc4:	4402      	add	r2, r0
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	4293      	cmp	r3, r2
 800dcca:	d100      	bne.n	800dcce <memset+0xa>
 800dccc:	4770      	bx	lr
 800dcce:	f803 1b01 	strb.w	r1, [r3], #1
 800dcd2:	e7f9      	b.n	800dcc8 <memset+0x4>

0800dcd4 <_localeconv_r>:
 800dcd4:	4800      	ldr	r0, [pc, #0]	@ (800dcd8 <_localeconv_r+0x4>)
 800dcd6:	4770      	bx	lr
 800dcd8:	2003fe28 	.word	0x2003fe28

0800dcdc <_close_r>:
 800dcdc:	b538      	push	{r3, r4, r5, lr}
 800dcde:	4d06      	ldr	r5, [pc, #24]	@ (800dcf8 <_close_r+0x1c>)
 800dce0:	2300      	movs	r3, #0
 800dce2:	4604      	mov	r4, r0
 800dce4:	4608      	mov	r0, r1
 800dce6:	602b      	str	r3, [r5, #0]
 800dce8:	f7f5 fd4a 	bl	8003780 <_close>
 800dcec:	1c43      	adds	r3, r0, #1
 800dcee:	d102      	bne.n	800dcf6 <_close_r+0x1a>
 800dcf0:	682b      	ldr	r3, [r5, #0]
 800dcf2:	b103      	cbz	r3, 800dcf6 <_close_r+0x1a>
 800dcf4:	6023      	str	r3, [r4, #0]
 800dcf6:	bd38      	pop	{r3, r4, r5, pc}
 800dcf8:	2004c31c 	.word	0x2004c31c

0800dcfc <_lseek_r>:
 800dcfc:	b538      	push	{r3, r4, r5, lr}
 800dcfe:	4d07      	ldr	r5, [pc, #28]	@ (800dd1c <_lseek_r+0x20>)
 800dd00:	4604      	mov	r4, r0
 800dd02:	4608      	mov	r0, r1
 800dd04:	4611      	mov	r1, r2
 800dd06:	2200      	movs	r2, #0
 800dd08:	602a      	str	r2, [r5, #0]
 800dd0a:	461a      	mov	r2, r3
 800dd0c:	f7f5 fd5f 	bl	80037ce <_lseek>
 800dd10:	1c43      	adds	r3, r0, #1
 800dd12:	d102      	bne.n	800dd1a <_lseek_r+0x1e>
 800dd14:	682b      	ldr	r3, [r5, #0]
 800dd16:	b103      	cbz	r3, 800dd1a <_lseek_r+0x1e>
 800dd18:	6023      	str	r3, [r4, #0]
 800dd1a:	bd38      	pop	{r3, r4, r5, pc}
 800dd1c:	2004c31c 	.word	0x2004c31c

0800dd20 <_read_r>:
 800dd20:	b538      	push	{r3, r4, r5, lr}
 800dd22:	4d07      	ldr	r5, [pc, #28]	@ (800dd40 <_read_r+0x20>)
 800dd24:	4604      	mov	r4, r0
 800dd26:	4608      	mov	r0, r1
 800dd28:	4611      	mov	r1, r2
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	602a      	str	r2, [r5, #0]
 800dd2e:	461a      	mov	r2, r3
 800dd30:	f7f5 fced 	bl	800370e <_read>
 800dd34:	1c43      	adds	r3, r0, #1
 800dd36:	d102      	bne.n	800dd3e <_read_r+0x1e>
 800dd38:	682b      	ldr	r3, [r5, #0]
 800dd3a:	b103      	cbz	r3, 800dd3e <_read_r+0x1e>
 800dd3c:	6023      	str	r3, [r4, #0]
 800dd3e:	bd38      	pop	{r3, r4, r5, pc}
 800dd40:	2004c31c 	.word	0x2004c31c

0800dd44 <_write_r>:
 800dd44:	b538      	push	{r3, r4, r5, lr}
 800dd46:	4d07      	ldr	r5, [pc, #28]	@ (800dd64 <_write_r+0x20>)
 800dd48:	4604      	mov	r4, r0
 800dd4a:	4608      	mov	r0, r1
 800dd4c:	4611      	mov	r1, r2
 800dd4e:	2200      	movs	r2, #0
 800dd50:	602a      	str	r2, [r5, #0]
 800dd52:	461a      	mov	r2, r3
 800dd54:	f7f5 fcf8 	bl	8003748 <_write>
 800dd58:	1c43      	adds	r3, r0, #1
 800dd5a:	d102      	bne.n	800dd62 <_write_r+0x1e>
 800dd5c:	682b      	ldr	r3, [r5, #0]
 800dd5e:	b103      	cbz	r3, 800dd62 <_write_r+0x1e>
 800dd60:	6023      	str	r3, [r4, #0]
 800dd62:	bd38      	pop	{r3, r4, r5, pc}
 800dd64:	2004c31c 	.word	0x2004c31c

0800dd68 <__errno>:
 800dd68:	4b01      	ldr	r3, [pc, #4]	@ (800dd70 <__errno+0x8>)
 800dd6a:	6818      	ldr	r0, [r3, #0]
 800dd6c:	4770      	bx	lr
 800dd6e:	bf00      	nop
 800dd70:	2003fce8 	.word	0x2003fce8

0800dd74 <__libc_init_array>:
 800dd74:	b570      	push	{r4, r5, r6, lr}
 800dd76:	4d0d      	ldr	r5, [pc, #52]	@ (800ddac <__libc_init_array+0x38>)
 800dd78:	4c0d      	ldr	r4, [pc, #52]	@ (800ddb0 <__libc_init_array+0x3c>)
 800dd7a:	1b64      	subs	r4, r4, r5
 800dd7c:	10a4      	asrs	r4, r4, #2
 800dd7e:	2600      	movs	r6, #0
 800dd80:	42a6      	cmp	r6, r4
 800dd82:	d109      	bne.n	800dd98 <__libc_init_array+0x24>
 800dd84:	4d0b      	ldr	r5, [pc, #44]	@ (800ddb4 <__libc_init_array+0x40>)
 800dd86:	4c0c      	ldr	r4, [pc, #48]	@ (800ddb8 <__libc_init_array+0x44>)
 800dd88:	f001 ffd6 	bl	800fd38 <_init>
 800dd8c:	1b64      	subs	r4, r4, r5
 800dd8e:	10a4      	asrs	r4, r4, #2
 800dd90:	2600      	movs	r6, #0
 800dd92:	42a6      	cmp	r6, r4
 800dd94:	d105      	bne.n	800dda2 <__libc_init_array+0x2e>
 800dd96:	bd70      	pop	{r4, r5, r6, pc}
 800dd98:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd9c:	4798      	blx	r3
 800dd9e:	3601      	adds	r6, #1
 800dda0:	e7ee      	b.n	800dd80 <__libc_init_array+0xc>
 800dda2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dda6:	4798      	blx	r3
 800dda8:	3601      	adds	r6, #1
 800ddaa:	e7f2      	b.n	800dd92 <__libc_init_array+0x1e>
 800ddac:	080134dc 	.word	0x080134dc
 800ddb0:	080134dc 	.word	0x080134dc
 800ddb4:	080134dc 	.word	0x080134dc
 800ddb8:	080134e0 	.word	0x080134e0

0800ddbc <__retarget_lock_init_recursive>:
 800ddbc:	4770      	bx	lr

0800ddbe <__retarget_lock_acquire_recursive>:
 800ddbe:	4770      	bx	lr

0800ddc0 <__retarget_lock_release_recursive>:
 800ddc0:	4770      	bx	lr

0800ddc2 <memcpy>:
 800ddc2:	440a      	add	r2, r1
 800ddc4:	4291      	cmp	r1, r2
 800ddc6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ddca:	d100      	bne.n	800ddce <memcpy+0xc>
 800ddcc:	4770      	bx	lr
 800ddce:	b510      	push	{r4, lr}
 800ddd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddd8:	4291      	cmp	r1, r2
 800ddda:	d1f9      	bne.n	800ddd0 <memcpy+0xe>
 800dddc:	bd10      	pop	{r4, pc}

0800ddde <quorem>:
 800ddde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dde2:	6903      	ldr	r3, [r0, #16]
 800dde4:	690c      	ldr	r4, [r1, #16]
 800dde6:	42a3      	cmp	r3, r4
 800dde8:	4607      	mov	r7, r0
 800ddea:	db7e      	blt.n	800deea <quorem+0x10c>
 800ddec:	3c01      	subs	r4, #1
 800ddee:	f101 0814 	add.w	r8, r1, #20
 800ddf2:	00a3      	lsls	r3, r4, #2
 800ddf4:	f100 0514 	add.w	r5, r0, #20
 800ddf8:	9300      	str	r3, [sp, #0]
 800ddfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ddfe:	9301      	str	r3, [sp, #4]
 800de00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800de04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de08:	3301      	adds	r3, #1
 800de0a:	429a      	cmp	r2, r3
 800de0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800de10:	fbb2 f6f3 	udiv	r6, r2, r3
 800de14:	d32e      	bcc.n	800de74 <quorem+0x96>
 800de16:	f04f 0a00 	mov.w	sl, #0
 800de1a:	46c4      	mov	ip, r8
 800de1c:	46ae      	mov	lr, r5
 800de1e:	46d3      	mov	fp, sl
 800de20:	f85c 3b04 	ldr.w	r3, [ip], #4
 800de24:	b298      	uxth	r0, r3
 800de26:	fb06 a000 	mla	r0, r6, r0, sl
 800de2a:	0c02      	lsrs	r2, r0, #16
 800de2c:	0c1b      	lsrs	r3, r3, #16
 800de2e:	fb06 2303 	mla	r3, r6, r3, r2
 800de32:	f8de 2000 	ldr.w	r2, [lr]
 800de36:	b280      	uxth	r0, r0
 800de38:	b292      	uxth	r2, r2
 800de3a:	1a12      	subs	r2, r2, r0
 800de3c:	445a      	add	r2, fp
 800de3e:	f8de 0000 	ldr.w	r0, [lr]
 800de42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de46:	b29b      	uxth	r3, r3
 800de48:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800de4c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800de50:	b292      	uxth	r2, r2
 800de52:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800de56:	45e1      	cmp	r9, ip
 800de58:	f84e 2b04 	str.w	r2, [lr], #4
 800de5c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800de60:	d2de      	bcs.n	800de20 <quorem+0x42>
 800de62:	9b00      	ldr	r3, [sp, #0]
 800de64:	58eb      	ldr	r3, [r5, r3]
 800de66:	b92b      	cbnz	r3, 800de74 <quorem+0x96>
 800de68:	9b01      	ldr	r3, [sp, #4]
 800de6a:	3b04      	subs	r3, #4
 800de6c:	429d      	cmp	r5, r3
 800de6e:	461a      	mov	r2, r3
 800de70:	d32f      	bcc.n	800ded2 <quorem+0xf4>
 800de72:	613c      	str	r4, [r7, #16]
 800de74:	4638      	mov	r0, r7
 800de76:	f001 f97d 	bl	800f174 <__mcmp>
 800de7a:	2800      	cmp	r0, #0
 800de7c:	db25      	blt.n	800deca <quorem+0xec>
 800de7e:	4629      	mov	r1, r5
 800de80:	2000      	movs	r0, #0
 800de82:	f858 2b04 	ldr.w	r2, [r8], #4
 800de86:	f8d1 c000 	ldr.w	ip, [r1]
 800de8a:	fa1f fe82 	uxth.w	lr, r2
 800de8e:	fa1f f38c 	uxth.w	r3, ip
 800de92:	eba3 030e 	sub.w	r3, r3, lr
 800de96:	4403      	add	r3, r0
 800de98:	0c12      	lsrs	r2, r2, #16
 800de9a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800de9e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dea8:	45c1      	cmp	r9, r8
 800deaa:	f841 3b04 	str.w	r3, [r1], #4
 800deae:	ea4f 4022 	mov.w	r0, r2, asr #16
 800deb2:	d2e6      	bcs.n	800de82 <quorem+0xa4>
 800deb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800deb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800debc:	b922      	cbnz	r2, 800dec8 <quorem+0xea>
 800debe:	3b04      	subs	r3, #4
 800dec0:	429d      	cmp	r5, r3
 800dec2:	461a      	mov	r2, r3
 800dec4:	d30b      	bcc.n	800dede <quorem+0x100>
 800dec6:	613c      	str	r4, [r7, #16]
 800dec8:	3601      	adds	r6, #1
 800deca:	4630      	mov	r0, r6
 800decc:	b003      	add	sp, #12
 800dece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ded2:	6812      	ldr	r2, [r2, #0]
 800ded4:	3b04      	subs	r3, #4
 800ded6:	2a00      	cmp	r2, #0
 800ded8:	d1cb      	bne.n	800de72 <quorem+0x94>
 800deda:	3c01      	subs	r4, #1
 800dedc:	e7c6      	b.n	800de6c <quorem+0x8e>
 800dede:	6812      	ldr	r2, [r2, #0]
 800dee0:	3b04      	subs	r3, #4
 800dee2:	2a00      	cmp	r2, #0
 800dee4:	d1ef      	bne.n	800dec6 <quorem+0xe8>
 800dee6:	3c01      	subs	r4, #1
 800dee8:	e7ea      	b.n	800dec0 <quorem+0xe2>
 800deea:	2000      	movs	r0, #0
 800deec:	e7ee      	b.n	800decc <quorem+0xee>
	...

0800def0 <_dtoa_r>:
 800def0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800def4:	69c7      	ldr	r7, [r0, #28]
 800def6:	b097      	sub	sp, #92	@ 0x5c
 800def8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800defc:	ec55 4b10 	vmov	r4, r5, d0
 800df00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800df02:	9107      	str	r1, [sp, #28]
 800df04:	4681      	mov	r9, r0
 800df06:	920c      	str	r2, [sp, #48]	@ 0x30
 800df08:	9311      	str	r3, [sp, #68]	@ 0x44
 800df0a:	b97f      	cbnz	r7, 800df2c <_dtoa_r+0x3c>
 800df0c:	2010      	movs	r0, #16
 800df0e:	f000 fe09 	bl	800eb24 <malloc>
 800df12:	4602      	mov	r2, r0
 800df14:	f8c9 001c 	str.w	r0, [r9, #28]
 800df18:	b920      	cbnz	r0, 800df24 <_dtoa_r+0x34>
 800df1a:	4ba9      	ldr	r3, [pc, #676]	@ (800e1c0 <_dtoa_r+0x2d0>)
 800df1c:	21ef      	movs	r1, #239	@ 0xef
 800df1e:	48a9      	ldr	r0, [pc, #676]	@ (800e1c4 <_dtoa_r+0x2d4>)
 800df20:	f001 fe24 	bl	800fb6c <__assert_func>
 800df24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800df28:	6007      	str	r7, [r0, #0]
 800df2a:	60c7      	str	r7, [r0, #12]
 800df2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df30:	6819      	ldr	r1, [r3, #0]
 800df32:	b159      	cbz	r1, 800df4c <_dtoa_r+0x5c>
 800df34:	685a      	ldr	r2, [r3, #4]
 800df36:	604a      	str	r2, [r1, #4]
 800df38:	2301      	movs	r3, #1
 800df3a:	4093      	lsls	r3, r2
 800df3c:	608b      	str	r3, [r1, #8]
 800df3e:	4648      	mov	r0, r9
 800df40:	f000 fee6 	bl	800ed10 <_Bfree>
 800df44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df48:	2200      	movs	r2, #0
 800df4a:	601a      	str	r2, [r3, #0]
 800df4c:	1e2b      	subs	r3, r5, #0
 800df4e:	bfb9      	ittee	lt
 800df50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800df54:	9305      	strlt	r3, [sp, #20]
 800df56:	2300      	movge	r3, #0
 800df58:	6033      	strge	r3, [r6, #0]
 800df5a:	9f05      	ldr	r7, [sp, #20]
 800df5c:	4b9a      	ldr	r3, [pc, #616]	@ (800e1c8 <_dtoa_r+0x2d8>)
 800df5e:	bfbc      	itt	lt
 800df60:	2201      	movlt	r2, #1
 800df62:	6032      	strlt	r2, [r6, #0]
 800df64:	43bb      	bics	r3, r7
 800df66:	d112      	bne.n	800df8e <_dtoa_r+0x9e>
 800df68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800df6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800df6e:	6013      	str	r3, [r2, #0]
 800df70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800df74:	4323      	orrs	r3, r4
 800df76:	f000 855a 	beq.w	800ea2e <_dtoa_r+0xb3e>
 800df7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800df7c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e1dc <_dtoa_r+0x2ec>
 800df80:	2b00      	cmp	r3, #0
 800df82:	f000 855c 	beq.w	800ea3e <_dtoa_r+0xb4e>
 800df86:	f10a 0303 	add.w	r3, sl, #3
 800df8a:	f000 bd56 	b.w	800ea3a <_dtoa_r+0xb4a>
 800df8e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800df92:	2200      	movs	r2, #0
 800df94:	ec51 0b17 	vmov	r0, r1, d7
 800df98:	2300      	movs	r3, #0
 800df9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800df9e:	f7f2 fdb3 	bl	8000b08 <__aeabi_dcmpeq>
 800dfa2:	4680      	mov	r8, r0
 800dfa4:	b158      	cbz	r0, 800dfbe <_dtoa_r+0xce>
 800dfa6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dfa8:	2301      	movs	r3, #1
 800dfaa:	6013      	str	r3, [r2, #0]
 800dfac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dfae:	b113      	cbz	r3, 800dfb6 <_dtoa_r+0xc6>
 800dfb0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dfb2:	4b86      	ldr	r3, [pc, #536]	@ (800e1cc <_dtoa_r+0x2dc>)
 800dfb4:	6013      	str	r3, [r2, #0]
 800dfb6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e1e0 <_dtoa_r+0x2f0>
 800dfba:	f000 bd40 	b.w	800ea3e <_dtoa_r+0xb4e>
 800dfbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dfc2:	aa14      	add	r2, sp, #80	@ 0x50
 800dfc4:	a915      	add	r1, sp, #84	@ 0x54
 800dfc6:	4648      	mov	r0, r9
 800dfc8:	f001 f984 	bl	800f2d4 <__d2b>
 800dfcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dfd0:	9002      	str	r0, [sp, #8]
 800dfd2:	2e00      	cmp	r6, #0
 800dfd4:	d078      	beq.n	800e0c8 <_dtoa_r+0x1d8>
 800dfd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dfd8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dfdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dfe0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dfe4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dfe8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dfec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dff0:	4619      	mov	r1, r3
 800dff2:	2200      	movs	r2, #0
 800dff4:	4b76      	ldr	r3, [pc, #472]	@ (800e1d0 <_dtoa_r+0x2e0>)
 800dff6:	f7f2 f967 	bl	80002c8 <__aeabi_dsub>
 800dffa:	a36b      	add	r3, pc, #428	@ (adr r3, 800e1a8 <_dtoa_r+0x2b8>)
 800dffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e000:	f7f2 fb1a 	bl	8000638 <__aeabi_dmul>
 800e004:	a36a      	add	r3, pc, #424	@ (adr r3, 800e1b0 <_dtoa_r+0x2c0>)
 800e006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e00a:	f7f2 f95f 	bl	80002cc <__adddf3>
 800e00e:	4604      	mov	r4, r0
 800e010:	4630      	mov	r0, r6
 800e012:	460d      	mov	r5, r1
 800e014:	f7f2 faa6 	bl	8000564 <__aeabi_i2d>
 800e018:	a367      	add	r3, pc, #412	@ (adr r3, 800e1b8 <_dtoa_r+0x2c8>)
 800e01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e01e:	f7f2 fb0b 	bl	8000638 <__aeabi_dmul>
 800e022:	4602      	mov	r2, r0
 800e024:	460b      	mov	r3, r1
 800e026:	4620      	mov	r0, r4
 800e028:	4629      	mov	r1, r5
 800e02a:	f7f2 f94f 	bl	80002cc <__adddf3>
 800e02e:	4604      	mov	r4, r0
 800e030:	460d      	mov	r5, r1
 800e032:	f7f2 fdb1 	bl	8000b98 <__aeabi_d2iz>
 800e036:	2200      	movs	r2, #0
 800e038:	4607      	mov	r7, r0
 800e03a:	2300      	movs	r3, #0
 800e03c:	4620      	mov	r0, r4
 800e03e:	4629      	mov	r1, r5
 800e040:	f7f2 fd6c 	bl	8000b1c <__aeabi_dcmplt>
 800e044:	b140      	cbz	r0, 800e058 <_dtoa_r+0x168>
 800e046:	4638      	mov	r0, r7
 800e048:	f7f2 fa8c 	bl	8000564 <__aeabi_i2d>
 800e04c:	4622      	mov	r2, r4
 800e04e:	462b      	mov	r3, r5
 800e050:	f7f2 fd5a 	bl	8000b08 <__aeabi_dcmpeq>
 800e054:	b900      	cbnz	r0, 800e058 <_dtoa_r+0x168>
 800e056:	3f01      	subs	r7, #1
 800e058:	2f16      	cmp	r7, #22
 800e05a:	d852      	bhi.n	800e102 <_dtoa_r+0x212>
 800e05c:	4b5d      	ldr	r3, [pc, #372]	@ (800e1d4 <_dtoa_r+0x2e4>)
 800e05e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e066:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e06a:	f7f2 fd57 	bl	8000b1c <__aeabi_dcmplt>
 800e06e:	2800      	cmp	r0, #0
 800e070:	d049      	beq.n	800e106 <_dtoa_r+0x216>
 800e072:	3f01      	subs	r7, #1
 800e074:	2300      	movs	r3, #0
 800e076:	9310      	str	r3, [sp, #64]	@ 0x40
 800e078:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e07a:	1b9b      	subs	r3, r3, r6
 800e07c:	1e5a      	subs	r2, r3, #1
 800e07e:	bf45      	ittet	mi
 800e080:	f1c3 0301 	rsbmi	r3, r3, #1
 800e084:	9300      	strmi	r3, [sp, #0]
 800e086:	2300      	movpl	r3, #0
 800e088:	2300      	movmi	r3, #0
 800e08a:	9206      	str	r2, [sp, #24]
 800e08c:	bf54      	ite	pl
 800e08e:	9300      	strpl	r3, [sp, #0]
 800e090:	9306      	strmi	r3, [sp, #24]
 800e092:	2f00      	cmp	r7, #0
 800e094:	db39      	blt.n	800e10a <_dtoa_r+0x21a>
 800e096:	9b06      	ldr	r3, [sp, #24]
 800e098:	970d      	str	r7, [sp, #52]	@ 0x34
 800e09a:	443b      	add	r3, r7
 800e09c:	9306      	str	r3, [sp, #24]
 800e09e:	2300      	movs	r3, #0
 800e0a0:	9308      	str	r3, [sp, #32]
 800e0a2:	9b07      	ldr	r3, [sp, #28]
 800e0a4:	2b09      	cmp	r3, #9
 800e0a6:	d863      	bhi.n	800e170 <_dtoa_r+0x280>
 800e0a8:	2b05      	cmp	r3, #5
 800e0aa:	bfc4      	itt	gt
 800e0ac:	3b04      	subgt	r3, #4
 800e0ae:	9307      	strgt	r3, [sp, #28]
 800e0b0:	9b07      	ldr	r3, [sp, #28]
 800e0b2:	f1a3 0302 	sub.w	r3, r3, #2
 800e0b6:	bfcc      	ite	gt
 800e0b8:	2400      	movgt	r4, #0
 800e0ba:	2401      	movle	r4, #1
 800e0bc:	2b03      	cmp	r3, #3
 800e0be:	d863      	bhi.n	800e188 <_dtoa_r+0x298>
 800e0c0:	e8df f003 	tbb	[pc, r3]
 800e0c4:	2b375452 	.word	0x2b375452
 800e0c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e0cc:	441e      	add	r6, r3
 800e0ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e0d2:	2b20      	cmp	r3, #32
 800e0d4:	bfc1      	itttt	gt
 800e0d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e0da:	409f      	lslgt	r7, r3
 800e0dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e0e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e0e4:	bfd6      	itet	le
 800e0e6:	f1c3 0320 	rsble	r3, r3, #32
 800e0ea:	ea47 0003 	orrgt.w	r0, r7, r3
 800e0ee:	fa04 f003 	lslle.w	r0, r4, r3
 800e0f2:	f7f2 fa27 	bl	8000544 <__aeabi_ui2d>
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e0fc:	3e01      	subs	r6, #1
 800e0fe:	9212      	str	r2, [sp, #72]	@ 0x48
 800e100:	e776      	b.n	800dff0 <_dtoa_r+0x100>
 800e102:	2301      	movs	r3, #1
 800e104:	e7b7      	b.n	800e076 <_dtoa_r+0x186>
 800e106:	9010      	str	r0, [sp, #64]	@ 0x40
 800e108:	e7b6      	b.n	800e078 <_dtoa_r+0x188>
 800e10a:	9b00      	ldr	r3, [sp, #0]
 800e10c:	1bdb      	subs	r3, r3, r7
 800e10e:	9300      	str	r3, [sp, #0]
 800e110:	427b      	negs	r3, r7
 800e112:	9308      	str	r3, [sp, #32]
 800e114:	2300      	movs	r3, #0
 800e116:	930d      	str	r3, [sp, #52]	@ 0x34
 800e118:	e7c3      	b.n	800e0a2 <_dtoa_r+0x1b2>
 800e11a:	2301      	movs	r3, #1
 800e11c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e11e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e120:	eb07 0b03 	add.w	fp, r7, r3
 800e124:	f10b 0301 	add.w	r3, fp, #1
 800e128:	2b01      	cmp	r3, #1
 800e12a:	9303      	str	r3, [sp, #12]
 800e12c:	bfb8      	it	lt
 800e12e:	2301      	movlt	r3, #1
 800e130:	e006      	b.n	800e140 <_dtoa_r+0x250>
 800e132:	2301      	movs	r3, #1
 800e134:	9309      	str	r3, [sp, #36]	@ 0x24
 800e136:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e138:	2b00      	cmp	r3, #0
 800e13a:	dd28      	ble.n	800e18e <_dtoa_r+0x29e>
 800e13c:	469b      	mov	fp, r3
 800e13e:	9303      	str	r3, [sp, #12]
 800e140:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e144:	2100      	movs	r1, #0
 800e146:	2204      	movs	r2, #4
 800e148:	f102 0514 	add.w	r5, r2, #20
 800e14c:	429d      	cmp	r5, r3
 800e14e:	d926      	bls.n	800e19e <_dtoa_r+0x2ae>
 800e150:	6041      	str	r1, [r0, #4]
 800e152:	4648      	mov	r0, r9
 800e154:	f000 fd9c 	bl	800ec90 <_Balloc>
 800e158:	4682      	mov	sl, r0
 800e15a:	2800      	cmp	r0, #0
 800e15c:	d142      	bne.n	800e1e4 <_dtoa_r+0x2f4>
 800e15e:	4b1e      	ldr	r3, [pc, #120]	@ (800e1d8 <_dtoa_r+0x2e8>)
 800e160:	4602      	mov	r2, r0
 800e162:	f240 11af 	movw	r1, #431	@ 0x1af
 800e166:	e6da      	b.n	800df1e <_dtoa_r+0x2e>
 800e168:	2300      	movs	r3, #0
 800e16a:	e7e3      	b.n	800e134 <_dtoa_r+0x244>
 800e16c:	2300      	movs	r3, #0
 800e16e:	e7d5      	b.n	800e11c <_dtoa_r+0x22c>
 800e170:	2401      	movs	r4, #1
 800e172:	2300      	movs	r3, #0
 800e174:	9307      	str	r3, [sp, #28]
 800e176:	9409      	str	r4, [sp, #36]	@ 0x24
 800e178:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800e17c:	2200      	movs	r2, #0
 800e17e:	f8cd b00c 	str.w	fp, [sp, #12]
 800e182:	2312      	movs	r3, #18
 800e184:	920c      	str	r2, [sp, #48]	@ 0x30
 800e186:	e7db      	b.n	800e140 <_dtoa_r+0x250>
 800e188:	2301      	movs	r3, #1
 800e18a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e18c:	e7f4      	b.n	800e178 <_dtoa_r+0x288>
 800e18e:	f04f 0b01 	mov.w	fp, #1
 800e192:	f8cd b00c 	str.w	fp, [sp, #12]
 800e196:	465b      	mov	r3, fp
 800e198:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e19c:	e7d0      	b.n	800e140 <_dtoa_r+0x250>
 800e19e:	3101      	adds	r1, #1
 800e1a0:	0052      	lsls	r2, r2, #1
 800e1a2:	e7d1      	b.n	800e148 <_dtoa_r+0x258>
 800e1a4:	f3af 8000 	nop.w
 800e1a8:	636f4361 	.word	0x636f4361
 800e1ac:	3fd287a7 	.word	0x3fd287a7
 800e1b0:	8b60c8b3 	.word	0x8b60c8b3
 800e1b4:	3fc68a28 	.word	0x3fc68a28
 800e1b8:	509f79fb 	.word	0x509f79fb
 800e1bc:	3fd34413 	.word	0x3fd34413
 800e1c0:	080131a1 	.word	0x080131a1
 800e1c4:	080131b8 	.word	0x080131b8
 800e1c8:	7ff00000 	.word	0x7ff00000
 800e1cc:	08013171 	.word	0x08013171
 800e1d0:	3ff80000 	.word	0x3ff80000
 800e1d4:	08013308 	.word	0x08013308
 800e1d8:	08013210 	.word	0x08013210
 800e1dc:	0801319d 	.word	0x0801319d
 800e1e0:	08013170 	.word	0x08013170
 800e1e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e1e8:	6018      	str	r0, [r3, #0]
 800e1ea:	9b03      	ldr	r3, [sp, #12]
 800e1ec:	2b0e      	cmp	r3, #14
 800e1ee:	f200 80a1 	bhi.w	800e334 <_dtoa_r+0x444>
 800e1f2:	2c00      	cmp	r4, #0
 800e1f4:	f000 809e 	beq.w	800e334 <_dtoa_r+0x444>
 800e1f8:	2f00      	cmp	r7, #0
 800e1fa:	dd33      	ble.n	800e264 <_dtoa_r+0x374>
 800e1fc:	4b9c      	ldr	r3, [pc, #624]	@ (800e470 <_dtoa_r+0x580>)
 800e1fe:	f007 020f 	and.w	r2, r7, #15
 800e202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e206:	ed93 7b00 	vldr	d7, [r3]
 800e20a:	05f8      	lsls	r0, r7, #23
 800e20c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e210:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e214:	d516      	bpl.n	800e244 <_dtoa_r+0x354>
 800e216:	4b97      	ldr	r3, [pc, #604]	@ (800e474 <_dtoa_r+0x584>)
 800e218:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e21c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e220:	f7f2 fb34 	bl	800088c <__aeabi_ddiv>
 800e224:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e228:	f004 040f 	and.w	r4, r4, #15
 800e22c:	2603      	movs	r6, #3
 800e22e:	4d91      	ldr	r5, [pc, #580]	@ (800e474 <_dtoa_r+0x584>)
 800e230:	b954      	cbnz	r4, 800e248 <_dtoa_r+0x358>
 800e232:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e23a:	f7f2 fb27 	bl	800088c <__aeabi_ddiv>
 800e23e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e242:	e028      	b.n	800e296 <_dtoa_r+0x3a6>
 800e244:	2602      	movs	r6, #2
 800e246:	e7f2      	b.n	800e22e <_dtoa_r+0x33e>
 800e248:	07e1      	lsls	r1, r4, #31
 800e24a:	d508      	bpl.n	800e25e <_dtoa_r+0x36e>
 800e24c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e250:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e254:	f7f2 f9f0 	bl	8000638 <__aeabi_dmul>
 800e258:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e25c:	3601      	adds	r6, #1
 800e25e:	1064      	asrs	r4, r4, #1
 800e260:	3508      	adds	r5, #8
 800e262:	e7e5      	b.n	800e230 <_dtoa_r+0x340>
 800e264:	f000 80af 	beq.w	800e3c6 <_dtoa_r+0x4d6>
 800e268:	427c      	negs	r4, r7
 800e26a:	4b81      	ldr	r3, [pc, #516]	@ (800e470 <_dtoa_r+0x580>)
 800e26c:	4d81      	ldr	r5, [pc, #516]	@ (800e474 <_dtoa_r+0x584>)
 800e26e:	f004 020f 	and.w	r2, r4, #15
 800e272:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e27a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e27e:	f7f2 f9db 	bl	8000638 <__aeabi_dmul>
 800e282:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e286:	1124      	asrs	r4, r4, #4
 800e288:	2300      	movs	r3, #0
 800e28a:	2602      	movs	r6, #2
 800e28c:	2c00      	cmp	r4, #0
 800e28e:	f040 808f 	bne.w	800e3b0 <_dtoa_r+0x4c0>
 800e292:	2b00      	cmp	r3, #0
 800e294:	d1d3      	bne.n	800e23e <_dtoa_r+0x34e>
 800e296:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e298:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	f000 8094 	beq.w	800e3ca <_dtoa_r+0x4da>
 800e2a2:	4b75      	ldr	r3, [pc, #468]	@ (800e478 <_dtoa_r+0x588>)
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	4629      	mov	r1, r5
 800e2aa:	f7f2 fc37 	bl	8000b1c <__aeabi_dcmplt>
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	f000 808b 	beq.w	800e3ca <_dtoa_r+0x4da>
 800e2b4:	9b03      	ldr	r3, [sp, #12]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	f000 8087 	beq.w	800e3ca <_dtoa_r+0x4da>
 800e2bc:	f1bb 0f00 	cmp.w	fp, #0
 800e2c0:	dd34      	ble.n	800e32c <_dtoa_r+0x43c>
 800e2c2:	4620      	mov	r0, r4
 800e2c4:	4b6d      	ldr	r3, [pc, #436]	@ (800e47c <_dtoa_r+0x58c>)
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	4629      	mov	r1, r5
 800e2ca:	f7f2 f9b5 	bl	8000638 <__aeabi_dmul>
 800e2ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2d2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e2d6:	3601      	adds	r6, #1
 800e2d8:	465c      	mov	r4, fp
 800e2da:	4630      	mov	r0, r6
 800e2dc:	f7f2 f942 	bl	8000564 <__aeabi_i2d>
 800e2e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2e4:	f7f2 f9a8 	bl	8000638 <__aeabi_dmul>
 800e2e8:	4b65      	ldr	r3, [pc, #404]	@ (800e480 <_dtoa_r+0x590>)
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f7f1 ffee 	bl	80002cc <__adddf3>
 800e2f0:	4605      	mov	r5, r0
 800e2f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e2f6:	2c00      	cmp	r4, #0
 800e2f8:	d16a      	bne.n	800e3d0 <_dtoa_r+0x4e0>
 800e2fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2fe:	4b61      	ldr	r3, [pc, #388]	@ (800e484 <_dtoa_r+0x594>)
 800e300:	2200      	movs	r2, #0
 800e302:	f7f1 ffe1 	bl	80002c8 <__aeabi_dsub>
 800e306:	4602      	mov	r2, r0
 800e308:	460b      	mov	r3, r1
 800e30a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e30e:	462a      	mov	r2, r5
 800e310:	4633      	mov	r3, r6
 800e312:	f7f2 fc21 	bl	8000b58 <__aeabi_dcmpgt>
 800e316:	2800      	cmp	r0, #0
 800e318:	f040 8298 	bne.w	800e84c <_dtoa_r+0x95c>
 800e31c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e320:	462a      	mov	r2, r5
 800e322:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e326:	f7f2 fbf9 	bl	8000b1c <__aeabi_dcmplt>
 800e32a:	bb38      	cbnz	r0, 800e37c <_dtoa_r+0x48c>
 800e32c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e330:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e334:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e336:	2b00      	cmp	r3, #0
 800e338:	f2c0 8157 	blt.w	800e5ea <_dtoa_r+0x6fa>
 800e33c:	2f0e      	cmp	r7, #14
 800e33e:	f300 8154 	bgt.w	800e5ea <_dtoa_r+0x6fa>
 800e342:	4b4b      	ldr	r3, [pc, #300]	@ (800e470 <_dtoa_r+0x580>)
 800e344:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e348:	ed93 7b00 	vldr	d7, [r3]
 800e34c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e34e:	2b00      	cmp	r3, #0
 800e350:	ed8d 7b00 	vstr	d7, [sp]
 800e354:	f280 80e5 	bge.w	800e522 <_dtoa_r+0x632>
 800e358:	9b03      	ldr	r3, [sp, #12]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f300 80e1 	bgt.w	800e522 <_dtoa_r+0x632>
 800e360:	d10c      	bne.n	800e37c <_dtoa_r+0x48c>
 800e362:	4b48      	ldr	r3, [pc, #288]	@ (800e484 <_dtoa_r+0x594>)
 800e364:	2200      	movs	r2, #0
 800e366:	ec51 0b17 	vmov	r0, r1, d7
 800e36a:	f7f2 f965 	bl	8000638 <__aeabi_dmul>
 800e36e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e372:	f7f2 fbe7 	bl	8000b44 <__aeabi_dcmpge>
 800e376:	2800      	cmp	r0, #0
 800e378:	f000 8266 	beq.w	800e848 <_dtoa_r+0x958>
 800e37c:	2400      	movs	r4, #0
 800e37e:	4625      	mov	r5, r4
 800e380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e382:	4656      	mov	r6, sl
 800e384:	ea6f 0803 	mvn.w	r8, r3
 800e388:	2700      	movs	r7, #0
 800e38a:	4621      	mov	r1, r4
 800e38c:	4648      	mov	r0, r9
 800e38e:	f000 fcbf 	bl	800ed10 <_Bfree>
 800e392:	2d00      	cmp	r5, #0
 800e394:	f000 80bd 	beq.w	800e512 <_dtoa_r+0x622>
 800e398:	b12f      	cbz	r7, 800e3a6 <_dtoa_r+0x4b6>
 800e39a:	42af      	cmp	r7, r5
 800e39c:	d003      	beq.n	800e3a6 <_dtoa_r+0x4b6>
 800e39e:	4639      	mov	r1, r7
 800e3a0:	4648      	mov	r0, r9
 800e3a2:	f000 fcb5 	bl	800ed10 <_Bfree>
 800e3a6:	4629      	mov	r1, r5
 800e3a8:	4648      	mov	r0, r9
 800e3aa:	f000 fcb1 	bl	800ed10 <_Bfree>
 800e3ae:	e0b0      	b.n	800e512 <_dtoa_r+0x622>
 800e3b0:	07e2      	lsls	r2, r4, #31
 800e3b2:	d505      	bpl.n	800e3c0 <_dtoa_r+0x4d0>
 800e3b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e3b8:	f7f2 f93e 	bl	8000638 <__aeabi_dmul>
 800e3bc:	3601      	adds	r6, #1
 800e3be:	2301      	movs	r3, #1
 800e3c0:	1064      	asrs	r4, r4, #1
 800e3c2:	3508      	adds	r5, #8
 800e3c4:	e762      	b.n	800e28c <_dtoa_r+0x39c>
 800e3c6:	2602      	movs	r6, #2
 800e3c8:	e765      	b.n	800e296 <_dtoa_r+0x3a6>
 800e3ca:	9c03      	ldr	r4, [sp, #12]
 800e3cc:	46b8      	mov	r8, r7
 800e3ce:	e784      	b.n	800e2da <_dtoa_r+0x3ea>
 800e3d0:	4b27      	ldr	r3, [pc, #156]	@ (800e470 <_dtoa_r+0x580>)
 800e3d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e3d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e3d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e3dc:	4454      	add	r4, sl
 800e3de:	2900      	cmp	r1, #0
 800e3e0:	d054      	beq.n	800e48c <_dtoa_r+0x59c>
 800e3e2:	4929      	ldr	r1, [pc, #164]	@ (800e488 <_dtoa_r+0x598>)
 800e3e4:	2000      	movs	r0, #0
 800e3e6:	f7f2 fa51 	bl	800088c <__aeabi_ddiv>
 800e3ea:	4633      	mov	r3, r6
 800e3ec:	462a      	mov	r2, r5
 800e3ee:	f7f1 ff6b 	bl	80002c8 <__aeabi_dsub>
 800e3f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e3f6:	4656      	mov	r6, sl
 800e3f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3fc:	f7f2 fbcc 	bl	8000b98 <__aeabi_d2iz>
 800e400:	4605      	mov	r5, r0
 800e402:	f7f2 f8af 	bl	8000564 <__aeabi_i2d>
 800e406:	4602      	mov	r2, r0
 800e408:	460b      	mov	r3, r1
 800e40a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e40e:	f7f1 ff5b 	bl	80002c8 <__aeabi_dsub>
 800e412:	3530      	adds	r5, #48	@ 0x30
 800e414:	4602      	mov	r2, r0
 800e416:	460b      	mov	r3, r1
 800e418:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e41c:	f806 5b01 	strb.w	r5, [r6], #1
 800e420:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e424:	f7f2 fb7a 	bl	8000b1c <__aeabi_dcmplt>
 800e428:	2800      	cmp	r0, #0
 800e42a:	d172      	bne.n	800e512 <_dtoa_r+0x622>
 800e42c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e430:	4911      	ldr	r1, [pc, #68]	@ (800e478 <_dtoa_r+0x588>)
 800e432:	2000      	movs	r0, #0
 800e434:	f7f1 ff48 	bl	80002c8 <__aeabi_dsub>
 800e438:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e43c:	f7f2 fb6e 	bl	8000b1c <__aeabi_dcmplt>
 800e440:	2800      	cmp	r0, #0
 800e442:	f040 80b4 	bne.w	800e5ae <_dtoa_r+0x6be>
 800e446:	42a6      	cmp	r6, r4
 800e448:	f43f af70 	beq.w	800e32c <_dtoa_r+0x43c>
 800e44c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e450:	4b0a      	ldr	r3, [pc, #40]	@ (800e47c <_dtoa_r+0x58c>)
 800e452:	2200      	movs	r2, #0
 800e454:	f7f2 f8f0 	bl	8000638 <__aeabi_dmul>
 800e458:	4b08      	ldr	r3, [pc, #32]	@ (800e47c <_dtoa_r+0x58c>)
 800e45a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e45e:	2200      	movs	r2, #0
 800e460:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e464:	f7f2 f8e8 	bl	8000638 <__aeabi_dmul>
 800e468:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e46c:	e7c4      	b.n	800e3f8 <_dtoa_r+0x508>
 800e46e:	bf00      	nop
 800e470:	08013308 	.word	0x08013308
 800e474:	080132e0 	.word	0x080132e0
 800e478:	3ff00000 	.word	0x3ff00000
 800e47c:	40240000 	.word	0x40240000
 800e480:	401c0000 	.word	0x401c0000
 800e484:	40140000 	.word	0x40140000
 800e488:	3fe00000 	.word	0x3fe00000
 800e48c:	4631      	mov	r1, r6
 800e48e:	4628      	mov	r0, r5
 800e490:	f7f2 f8d2 	bl	8000638 <__aeabi_dmul>
 800e494:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e498:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e49a:	4656      	mov	r6, sl
 800e49c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4a0:	f7f2 fb7a 	bl	8000b98 <__aeabi_d2iz>
 800e4a4:	4605      	mov	r5, r0
 800e4a6:	f7f2 f85d 	bl	8000564 <__aeabi_i2d>
 800e4aa:	4602      	mov	r2, r0
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4b2:	f7f1 ff09 	bl	80002c8 <__aeabi_dsub>
 800e4b6:	3530      	adds	r5, #48	@ 0x30
 800e4b8:	f806 5b01 	strb.w	r5, [r6], #1
 800e4bc:	4602      	mov	r2, r0
 800e4be:	460b      	mov	r3, r1
 800e4c0:	42a6      	cmp	r6, r4
 800e4c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4c6:	f04f 0200 	mov.w	r2, #0
 800e4ca:	d124      	bne.n	800e516 <_dtoa_r+0x626>
 800e4cc:	4baf      	ldr	r3, [pc, #700]	@ (800e78c <_dtoa_r+0x89c>)
 800e4ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e4d2:	f7f1 fefb 	bl	80002cc <__adddf3>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	460b      	mov	r3, r1
 800e4da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4de:	f7f2 fb3b 	bl	8000b58 <__aeabi_dcmpgt>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	d163      	bne.n	800e5ae <_dtoa_r+0x6be>
 800e4e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4ea:	49a8      	ldr	r1, [pc, #672]	@ (800e78c <_dtoa_r+0x89c>)
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	f7f1 feeb 	bl	80002c8 <__aeabi_dsub>
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4fa:	f7f2 fb0f 	bl	8000b1c <__aeabi_dcmplt>
 800e4fe:	2800      	cmp	r0, #0
 800e500:	f43f af14 	beq.w	800e32c <_dtoa_r+0x43c>
 800e504:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e506:	1e73      	subs	r3, r6, #1
 800e508:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e50a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e50e:	2b30      	cmp	r3, #48	@ 0x30
 800e510:	d0f8      	beq.n	800e504 <_dtoa_r+0x614>
 800e512:	4647      	mov	r7, r8
 800e514:	e03b      	b.n	800e58e <_dtoa_r+0x69e>
 800e516:	4b9e      	ldr	r3, [pc, #632]	@ (800e790 <_dtoa_r+0x8a0>)
 800e518:	f7f2 f88e 	bl	8000638 <__aeabi_dmul>
 800e51c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e520:	e7bc      	b.n	800e49c <_dtoa_r+0x5ac>
 800e522:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e526:	4656      	mov	r6, sl
 800e528:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e52c:	4620      	mov	r0, r4
 800e52e:	4629      	mov	r1, r5
 800e530:	f7f2 f9ac 	bl	800088c <__aeabi_ddiv>
 800e534:	f7f2 fb30 	bl	8000b98 <__aeabi_d2iz>
 800e538:	4680      	mov	r8, r0
 800e53a:	f7f2 f813 	bl	8000564 <__aeabi_i2d>
 800e53e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e542:	f7f2 f879 	bl	8000638 <__aeabi_dmul>
 800e546:	4602      	mov	r2, r0
 800e548:	460b      	mov	r3, r1
 800e54a:	4620      	mov	r0, r4
 800e54c:	4629      	mov	r1, r5
 800e54e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e552:	f7f1 feb9 	bl	80002c8 <__aeabi_dsub>
 800e556:	f806 4b01 	strb.w	r4, [r6], #1
 800e55a:	9d03      	ldr	r5, [sp, #12]
 800e55c:	eba6 040a 	sub.w	r4, r6, sl
 800e560:	42a5      	cmp	r5, r4
 800e562:	4602      	mov	r2, r0
 800e564:	460b      	mov	r3, r1
 800e566:	d133      	bne.n	800e5d0 <_dtoa_r+0x6e0>
 800e568:	f7f1 feb0 	bl	80002cc <__adddf3>
 800e56c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e570:	4604      	mov	r4, r0
 800e572:	460d      	mov	r5, r1
 800e574:	f7f2 faf0 	bl	8000b58 <__aeabi_dcmpgt>
 800e578:	b9c0      	cbnz	r0, 800e5ac <_dtoa_r+0x6bc>
 800e57a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e57e:	4620      	mov	r0, r4
 800e580:	4629      	mov	r1, r5
 800e582:	f7f2 fac1 	bl	8000b08 <__aeabi_dcmpeq>
 800e586:	b110      	cbz	r0, 800e58e <_dtoa_r+0x69e>
 800e588:	f018 0f01 	tst.w	r8, #1
 800e58c:	d10e      	bne.n	800e5ac <_dtoa_r+0x6bc>
 800e58e:	9902      	ldr	r1, [sp, #8]
 800e590:	4648      	mov	r0, r9
 800e592:	f000 fbbd 	bl	800ed10 <_Bfree>
 800e596:	2300      	movs	r3, #0
 800e598:	7033      	strb	r3, [r6, #0]
 800e59a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e59c:	3701      	adds	r7, #1
 800e59e:	601f      	str	r7, [r3, #0]
 800e5a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	f000 824b 	beq.w	800ea3e <_dtoa_r+0xb4e>
 800e5a8:	601e      	str	r6, [r3, #0]
 800e5aa:	e248      	b.n	800ea3e <_dtoa_r+0xb4e>
 800e5ac:	46b8      	mov	r8, r7
 800e5ae:	4633      	mov	r3, r6
 800e5b0:	461e      	mov	r6, r3
 800e5b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e5b6:	2a39      	cmp	r2, #57	@ 0x39
 800e5b8:	d106      	bne.n	800e5c8 <_dtoa_r+0x6d8>
 800e5ba:	459a      	cmp	sl, r3
 800e5bc:	d1f8      	bne.n	800e5b0 <_dtoa_r+0x6c0>
 800e5be:	2230      	movs	r2, #48	@ 0x30
 800e5c0:	f108 0801 	add.w	r8, r8, #1
 800e5c4:	f88a 2000 	strb.w	r2, [sl]
 800e5c8:	781a      	ldrb	r2, [r3, #0]
 800e5ca:	3201      	adds	r2, #1
 800e5cc:	701a      	strb	r2, [r3, #0]
 800e5ce:	e7a0      	b.n	800e512 <_dtoa_r+0x622>
 800e5d0:	4b6f      	ldr	r3, [pc, #444]	@ (800e790 <_dtoa_r+0x8a0>)
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f7f2 f830 	bl	8000638 <__aeabi_dmul>
 800e5d8:	2200      	movs	r2, #0
 800e5da:	2300      	movs	r3, #0
 800e5dc:	4604      	mov	r4, r0
 800e5de:	460d      	mov	r5, r1
 800e5e0:	f7f2 fa92 	bl	8000b08 <__aeabi_dcmpeq>
 800e5e4:	2800      	cmp	r0, #0
 800e5e6:	d09f      	beq.n	800e528 <_dtoa_r+0x638>
 800e5e8:	e7d1      	b.n	800e58e <_dtoa_r+0x69e>
 800e5ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5ec:	2a00      	cmp	r2, #0
 800e5ee:	f000 80ea 	beq.w	800e7c6 <_dtoa_r+0x8d6>
 800e5f2:	9a07      	ldr	r2, [sp, #28]
 800e5f4:	2a01      	cmp	r2, #1
 800e5f6:	f300 80cd 	bgt.w	800e794 <_dtoa_r+0x8a4>
 800e5fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e5fc:	2a00      	cmp	r2, #0
 800e5fe:	f000 80c1 	beq.w	800e784 <_dtoa_r+0x894>
 800e602:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e606:	9c08      	ldr	r4, [sp, #32]
 800e608:	9e00      	ldr	r6, [sp, #0]
 800e60a:	9a00      	ldr	r2, [sp, #0]
 800e60c:	441a      	add	r2, r3
 800e60e:	9200      	str	r2, [sp, #0]
 800e610:	9a06      	ldr	r2, [sp, #24]
 800e612:	2101      	movs	r1, #1
 800e614:	441a      	add	r2, r3
 800e616:	4648      	mov	r0, r9
 800e618:	9206      	str	r2, [sp, #24]
 800e61a:	f000 fc2d 	bl	800ee78 <__i2b>
 800e61e:	4605      	mov	r5, r0
 800e620:	b166      	cbz	r6, 800e63c <_dtoa_r+0x74c>
 800e622:	9b06      	ldr	r3, [sp, #24]
 800e624:	2b00      	cmp	r3, #0
 800e626:	dd09      	ble.n	800e63c <_dtoa_r+0x74c>
 800e628:	42b3      	cmp	r3, r6
 800e62a:	9a00      	ldr	r2, [sp, #0]
 800e62c:	bfa8      	it	ge
 800e62e:	4633      	movge	r3, r6
 800e630:	1ad2      	subs	r2, r2, r3
 800e632:	9200      	str	r2, [sp, #0]
 800e634:	9a06      	ldr	r2, [sp, #24]
 800e636:	1af6      	subs	r6, r6, r3
 800e638:	1ad3      	subs	r3, r2, r3
 800e63a:	9306      	str	r3, [sp, #24]
 800e63c:	9b08      	ldr	r3, [sp, #32]
 800e63e:	b30b      	cbz	r3, 800e684 <_dtoa_r+0x794>
 800e640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e642:	2b00      	cmp	r3, #0
 800e644:	f000 80c6 	beq.w	800e7d4 <_dtoa_r+0x8e4>
 800e648:	2c00      	cmp	r4, #0
 800e64a:	f000 80c0 	beq.w	800e7ce <_dtoa_r+0x8de>
 800e64e:	4629      	mov	r1, r5
 800e650:	4622      	mov	r2, r4
 800e652:	4648      	mov	r0, r9
 800e654:	f000 fcc8 	bl	800efe8 <__pow5mult>
 800e658:	9a02      	ldr	r2, [sp, #8]
 800e65a:	4601      	mov	r1, r0
 800e65c:	4605      	mov	r5, r0
 800e65e:	4648      	mov	r0, r9
 800e660:	f000 fc20 	bl	800eea4 <__multiply>
 800e664:	9902      	ldr	r1, [sp, #8]
 800e666:	4680      	mov	r8, r0
 800e668:	4648      	mov	r0, r9
 800e66a:	f000 fb51 	bl	800ed10 <_Bfree>
 800e66e:	9b08      	ldr	r3, [sp, #32]
 800e670:	1b1b      	subs	r3, r3, r4
 800e672:	9308      	str	r3, [sp, #32]
 800e674:	f000 80b1 	beq.w	800e7da <_dtoa_r+0x8ea>
 800e678:	9a08      	ldr	r2, [sp, #32]
 800e67a:	4641      	mov	r1, r8
 800e67c:	4648      	mov	r0, r9
 800e67e:	f000 fcb3 	bl	800efe8 <__pow5mult>
 800e682:	9002      	str	r0, [sp, #8]
 800e684:	2101      	movs	r1, #1
 800e686:	4648      	mov	r0, r9
 800e688:	f000 fbf6 	bl	800ee78 <__i2b>
 800e68c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e68e:	4604      	mov	r4, r0
 800e690:	2b00      	cmp	r3, #0
 800e692:	f000 81d8 	beq.w	800ea46 <_dtoa_r+0xb56>
 800e696:	461a      	mov	r2, r3
 800e698:	4601      	mov	r1, r0
 800e69a:	4648      	mov	r0, r9
 800e69c:	f000 fca4 	bl	800efe8 <__pow5mult>
 800e6a0:	9b07      	ldr	r3, [sp, #28]
 800e6a2:	2b01      	cmp	r3, #1
 800e6a4:	4604      	mov	r4, r0
 800e6a6:	f300 809f 	bgt.w	800e7e8 <_dtoa_r+0x8f8>
 800e6aa:	9b04      	ldr	r3, [sp, #16]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	f040 8097 	bne.w	800e7e0 <_dtoa_r+0x8f0>
 800e6b2:	9b05      	ldr	r3, [sp, #20]
 800e6b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	f040 8093 	bne.w	800e7e4 <_dtoa_r+0x8f4>
 800e6be:	9b05      	ldr	r3, [sp, #20]
 800e6c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e6c4:	0d1b      	lsrs	r3, r3, #20
 800e6c6:	051b      	lsls	r3, r3, #20
 800e6c8:	b133      	cbz	r3, 800e6d8 <_dtoa_r+0x7e8>
 800e6ca:	9b00      	ldr	r3, [sp, #0]
 800e6cc:	3301      	adds	r3, #1
 800e6ce:	9300      	str	r3, [sp, #0]
 800e6d0:	9b06      	ldr	r3, [sp, #24]
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	9306      	str	r3, [sp, #24]
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	9308      	str	r3, [sp, #32]
 800e6da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	f000 81b8 	beq.w	800ea52 <_dtoa_r+0xb62>
 800e6e2:	6923      	ldr	r3, [r4, #16]
 800e6e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e6e8:	6918      	ldr	r0, [r3, #16]
 800e6ea:	f000 fb79 	bl	800ede0 <__hi0bits>
 800e6ee:	f1c0 0020 	rsb	r0, r0, #32
 800e6f2:	9b06      	ldr	r3, [sp, #24]
 800e6f4:	4418      	add	r0, r3
 800e6f6:	f010 001f 	ands.w	r0, r0, #31
 800e6fa:	f000 8082 	beq.w	800e802 <_dtoa_r+0x912>
 800e6fe:	f1c0 0320 	rsb	r3, r0, #32
 800e702:	2b04      	cmp	r3, #4
 800e704:	dd73      	ble.n	800e7ee <_dtoa_r+0x8fe>
 800e706:	9b00      	ldr	r3, [sp, #0]
 800e708:	f1c0 001c 	rsb	r0, r0, #28
 800e70c:	4403      	add	r3, r0
 800e70e:	9300      	str	r3, [sp, #0]
 800e710:	9b06      	ldr	r3, [sp, #24]
 800e712:	4403      	add	r3, r0
 800e714:	4406      	add	r6, r0
 800e716:	9306      	str	r3, [sp, #24]
 800e718:	9b00      	ldr	r3, [sp, #0]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	dd05      	ble.n	800e72a <_dtoa_r+0x83a>
 800e71e:	9902      	ldr	r1, [sp, #8]
 800e720:	461a      	mov	r2, r3
 800e722:	4648      	mov	r0, r9
 800e724:	f000 fcba 	bl	800f09c <__lshift>
 800e728:	9002      	str	r0, [sp, #8]
 800e72a:	9b06      	ldr	r3, [sp, #24]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	dd05      	ble.n	800e73c <_dtoa_r+0x84c>
 800e730:	4621      	mov	r1, r4
 800e732:	461a      	mov	r2, r3
 800e734:	4648      	mov	r0, r9
 800e736:	f000 fcb1 	bl	800f09c <__lshift>
 800e73a:	4604      	mov	r4, r0
 800e73c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d061      	beq.n	800e806 <_dtoa_r+0x916>
 800e742:	9802      	ldr	r0, [sp, #8]
 800e744:	4621      	mov	r1, r4
 800e746:	f000 fd15 	bl	800f174 <__mcmp>
 800e74a:	2800      	cmp	r0, #0
 800e74c:	da5b      	bge.n	800e806 <_dtoa_r+0x916>
 800e74e:	2300      	movs	r3, #0
 800e750:	9902      	ldr	r1, [sp, #8]
 800e752:	220a      	movs	r2, #10
 800e754:	4648      	mov	r0, r9
 800e756:	f000 fafd 	bl	800ed54 <__multadd>
 800e75a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e75c:	9002      	str	r0, [sp, #8]
 800e75e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e762:	2b00      	cmp	r3, #0
 800e764:	f000 8177 	beq.w	800ea56 <_dtoa_r+0xb66>
 800e768:	4629      	mov	r1, r5
 800e76a:	2300      	movs	r3, #0
 800e76c:	220a      	movs	r2, #10
 800e76e:	4648      	mov	r0, r9
 800e770:	f000 faf0 	bl	800ed54 <__multadd>
 800e774:	f1bb 0f00 	cmp.w	fp, #0
 800e778:	4605      	mov	r5, r0
 800e77a:	dc6f      	bgt.n	800e85c <_dtoa_r+0x96c>
 800e77c:	9b07      	ldr	r3, [sp, #28]
 800e77e:	2b02      	cmp	r3, #2
 800e780:	dc49      	bgt.n	800e816 <_dtoa_r+0x926>
 800e782:	e06b      	b.n	800e85c <_dtoa_r+0x96c>
 800e784:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e786:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e78a:	e73c      	b.n	800e606 <_dtoa_r+0x716>
 800e78c:	3fe00000 	.word	0x3fe00000
 800e790:	40240000 	.word	0x40240000
 800e794:	9b03      	ldr	r3, [sp, #12]
 800e796:	1e5c      	subs	r4, r3, #1
 800e798:	9b08      	ldr	r3, [sp, #32]
 800e79a:	42a3      	cmp	r3, r4
 800e79c:	db09      	blt.n	800e7b2 <_dtoa_r+0x8c2>
 800e79e:	1b1c      	subs	r4, r3, r4
 800e7a0:	9b03      	ldr	r3, [sp, #12]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	f6bf af30 	bge.w	800e608 <_dtoa_r+0x718>
 800e7a8:	9b00      	ldr	r3, [sp, #0]
 800e7aa:	9a03      	ldr	r2, [sp, #12]
 800e7ac:	1a9e      	subs	r6, r3, r2
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	e72b      	b.n	800e60a <_dtoa_r+0x71a>
 800e7b2:	9b08      	ldr	r3, [sp, #32]
 800e7b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e7b6:	9408      	str	r4, [sp, #32]
 800e7b8:	1ae3      	subs	r3, r4, r3
 800e7ba:	441a      	add	r2, r3
 800e7bc:	9e00      	ldr	r6, [sp, #0]
 800e7be:	9b03      	ldr	r3, [sp, #12]
 800e7c0:	920d      	str	r2, [sp, #52]	@ 0x34
 800e7c2:	2400      	movs	r4, #0
 800e7c4:	e721      	b.n	800e60a <_dtoa_r+0x71a>
 800e7c6:	9c08      	ldr	r4, [sp, #32]
 800e7c8:	9e00      	ldr	r6, [sp, #0]
 800e7ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e7cc:	e728      	b.n	800e620 <_dtoa_r+0x730>
 800e7ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e7d2:	e751      	b.n	800e678 <_dtoa_r+0x788>
 800e7d4:	9a08      	ldr	r2, [sp, #32]
 800e7d6:	9902      	ldr	r1, [sp, #8]
 800e7d8:	e750      	b.n	800e67c <_dtoa_r+0x78c>
 800e7da:	f8cd 8008 	str.w	r8, [sp, #8]
 800e7de:	e751      	b.n	800e684 <_dtoa_r+0x794>
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	e779      	b.n	800e6d8 <_dtoa_r+0x7e8>
 800e7e4:	9b04      	ldr	r3, [sp, #16]
 800e7e6:	e777      	b.n	800e6d8 <_dtoa_r+0x7e8>
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	9308      	str	r3, [sp, #32]
 800e7ec:	e779      	b.n	800e6e2 <_dtoa_r+0x7f2>
 800e7ee:	d093      	beq.n	800e718 <_dtoa_r+0x828>
 800e7f0:	9a00      	ldr	r2, [sp, #0]
 800e7f2:	331c      	adds	r3, #28
 800e7f4:	441a      	add	r2, r3
 800e7f6:	9200      	str	r2, [sp, #0]
 800e7f8:	9a06      	ldr	r2, [sp, #24]
 800e7fa:	441a      	add	r2, r3
 800e7fc:	441e      	add	r6, r3
 800e7fe:	9206      	str	r2, [sp, #24]
 800e800:	e78a      	b.n	800e718 <_dtoa_r+0x828>
 800e802:	4603      	mov	r3, r0
 800e804:	e7f4      	b.n	800e7f0 <_dtoa_r+0x900>
 800e806:	9b03      	ldr	r3, [sp, #12]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	46b8      	mov	r8, r7
 800e80c:	dc20      	bgt.n	800e850 <_dtoa_r+0x960>
 800e80e:	469b      	mov	fp, r3
 800e810:	9b07      	ldr	r3, [sp, #28]
 800e812:	2b02      	cmp	r3, #2
 800e814:	dd1e      	ble.n	800e854 <_dtoa_r+0x964>
 800e816:	f1bb 0f00 	cmp.w	fp, #0
 800e81a:	f47f adb1 	bne.w	800e380 <_dtoa_r+0x490>
 800e81e:	4621      	mov	r1, r4
 800e820:	465b      	mov	r3, fp
 800e822:	2205      	movs	r2, #5
 800e824:	4648      	mov	r0, r9
 800e826:	f000 fa95 	bl	800ed54 <__multadd>
 800e82a:	4601      	mov	r1, r0
 800e82c:	4604      	mov	r4, r0
 800e82e:	9802      	ldr	r0, [sp, #8]
 800e830:	f000 fca0 	bl	800f174 <__mcmp>
 800e834:	2800      	cmp	r0, #0
 800e836:	f77f ada3 	ble.w	800e380 <_dtoa_r+0x490>
 800e83a:	4656      	mov	r6, sl
 800e83c:	2331      	movs	r3, #49	@ 0x31
 800e83e:	f806 3b01 	strb.w	r3, [r6], #1
 800e842:	f108 0801 	add.w	r8, r8, #1
 800e846:	e59f      	b.n	800e388 <_dtoa_r+0x498>
 800e848:	9c03      	ldr	r4, [sp, #12]
 800e84a:	46b8      	mov	r8, r7
 800e84c:	4625      	mov	r5, r4
 800e84e:	e7f4      	b.n	800e83a <_dtoa_r+0x94a>
 800e850:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e856:	2b00      	cmp	r3, #0
 800e858:	f000 8101 	beq.w	800ea5e <_dtoa_r+0xb6e>
 800e85c:	2e00      	cmp	r6, #0
 800e85e:	dd05      	ble.n	800e86c <_dtoa_r+0x97c>
 800e860:	4629      	mov	r1, r5
 800e862:	4632      	mov	r2, r6
 800e864:	4648      	mov	r0, r9
 800e866:	f000 fc19 	bl	800f09c <__lshift>
 800e86a:	4605      	mov	r5, r0
 800e86c:	9b08      	ldr	r3, [sp, #32]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d05c      	beq.n	800e92c <_dtoa_r+0xa3c>
 800e872:	6869      	ldr	r1, [r5, #4]
 800e874:	4648      	mov	r0, r9
 800e876:	f000 fa0b 	bl	800ec90 <_Balloc>
 800e87a:	4606      	mov	r6, r0
 800e87c:	b928      	cbnz	r0, 800e88a <_dtoa_r+0x99a>
 800e87e:	4b82      	ldr	r3, [pc, #520]	@ (800ea88 <_dtoa_r+0xb98>)
 800e880:	4602      	mov	r2, r0
 800e882:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e886:	f7ff bb4a 	b.w	800df1e <_dtoa_r+0x2e>
 800e88a:	692a      	ldr	r2, [r5, #16]
 800e88c:	3202      	adds	r2, #2
 800e88e:	0092      	lsls	r2, r2, #2
 800e890:	f105 010c 	add.w	r1, r5, #12
 800e894:	300c      	adds	r0, #12
 800e896:	f7ff fa94 	bl	800ddc2 <memcpy>
 800e89a:	2201      	movs	r2, #1
 800e89c:	4631      	mov	r1, r6
 800e89e:	4648      	mov	r0, r9
 800e8a0:	f000 fbfc 	bl	800f09c <__lshift>
 800e8a4:	f10a 0301 	add.w	r3, sl, #1
 800e8a8:	9300      	str	r3, [sp, #0]
 800e8aa:	eb0a 030b 	add.w	r3, sl, fp
 800e8ae:	9308      	str	r3, [sp, #32]
 800e8b0:	9b04      	ldr	r3, [sp, #16]
 800e8b2:	f003 0301 	and.w	r3, r3, #1
 800e8b6:	462f      	mov	r7, r5
 800e8b8:	9306      	str	r3, [sp, #24]
 800e8ba:	4605      	mov	r5, r0
 800e8bc:	9b00      	ldr	r3, [sp, #0]
 800e8be:	9802      	ldr	r0, [sp, #8]
 800e8c0:	4621      	mov	r1, r4
 800e8c2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e8c6:	f7ff fa8a 	bl	800ddde <quorem>
 800e8ca:	4603      	mov	r3, r0
 800e8cc:	3330      	adds	r3, #48	@ 0x30
 800e8ce:	9003      	str	r0, [sp, #12]
 800e8d0:	4639      	mov	r1, r7
 800e8d2:	9802      	ldr	r0, [sp, #8]
 800e8d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8d6:	f000 fc4d 	bl	800f174 <__mcmp>
 800e8da:	462a      	mov	r2, r5
 800e8dc:	9004      	str	r0, [sp, #16]
 800e8de:	4621      	mov	r1, r4
 800e8e0:	4648      	mov	r0, r9
 800e8e2:	f000 fc63 	bl	800f1ac <__mdiff>
 800e8e6:	68c2      	ldr	r2, [r0, #12]
 800e8e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8ea:	4606      	mov	r6, r0
 800e8ec:	bb02      	cbnz	r2, 800e930 <_dtoa_r+0xa40>
 800e8ee:	4601      	mov	r1, r0
 800e8f0:	9802      	ldr	r0, [sp, #8]
 800e8f2:	f000 fc3f 	bl	800f174 <__mcmp>
 800e8f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8f8:	4602      	mov	r2, r0
 800e8fa:	4631      	mov	r1, r6
 800e8fc:	4648      	mov	r0, r9
 800e8fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800e900:	9309      	str	r3, [sp, #36]	@ 0x24
 800e902:	f000 fa05 	bl	800ed10 <_Bfree>
 800e906:	9b07      	ldr	r3, [sp, #28]
 800e908:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e90a:	9e00      	ldr	r6, [sp, #0]
 800e90c:	ea42 0103 	orr.w	r1, r2, r3
 800e910:	9b06      	ldr	r3, [sp, #24]
 800e912:	4319      	orrs	r1, r3
 800e914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e916:	d10d      	bne.n	800e934 <_dtoa_r+0xa44>
 800e918:	2b39      	cmp	r3, #57	@ 0x39
 800e91a:	d027      	beq.n	800e96c <_dtoa_r+0xa7c>
 800e91c:	9a04      	ldr	r2, [sp, #16]
 800e91e:	2a00      	cmp	r2, #0
 800e920:	dd01      	ble.n	800e926 <_dtoa_r+0xa36>
 800e922:	9b03      	ldr	r3, [sp, #12]
 800e924:	3331      	adds	r3, #49	@ 0x31
 800e926:	f88b 3000 	strb.w	r3, [fp]
 800e92a:	e52e      	b.n	800e38a <_dtoa_r+0x49a>
 800e92c:	4628      	mov	r0, r5
 800e92e:	e7b9      	b.n	800e8a4 <_dtoa_r+0x9b4>
 800e930:	2201      	movs	r2, #1
 800e932:	e7e2      	b.n	800e8fa <_dtoa_r+0xa0a>
 800e934:	9904      	ldr	r1, [sp, #16]
 800e936:	2900      	cmp	r1, #0
 800e938:	db04      	blt.n	800e944 <_dtoa_r+0xa54>
 800e93a:	9807      	ldr	r0, [sp, #28]
 800e93c:	4301      	orrs	r1, r0
 800e93e:	9806      	ldr	r0, [sp, #24]
 800e940:	4301      	orrs	r1, r0
 800e942:	d120      	bne.n	800e986 <_dtoa_r+0xa96>
 800e944:	2a00      	cmp	r2, #0
 800e946:	ddee      	ble.n	800e926 <_dtoa_r+0xa36>
 800e948:	9902      	ldr	r1, [sp, #8]
 800e94a:	9300      	str	r3, [sp, #0]
 800e94c:	2201      	movs	r2, #1
 800e94e:	4648      	mov	r0, r9
 800e950:	f000 fba4 	bl	800f09c <__lshift>
 800e954:	4621      	mov	r1, r4
 800e956:	9002      	str	r0, [sp, #8]
 800e958:	f000 fc0c 	bl	800f174 <__mcmp>
 800e95c:	2800      	cmp	r0, #0
 800e95e:	9b00      	ldr	r3, [sp, #0]
 800e960:	dc02      	bgt.n	800e968 <_dtoa_r+0xa78>
 800e962:	d1e0      	bne.n	800e926 <_dtoa_r+0xa36>
 800e964:	07da      	lsls	r2, r3, #31
 800e966:	d5de      	bpl.n	800e926 <_dtoa_r+0xa36>
 800e968:	2b39      	cmp	r3, #57	@ 0x39
 800e96a:	d1da      	bne.n	800e922 <_dtoa_r+0xa32>
 800e96c:	2339      	movs	r3, #57	@ 0x39
 800e96e:	f88b 3000 	strb.w	r3, [fp]
 800e972:	4633      	mov	r3, r6
 800e974:	461e      	mov	r6, r3
 800e976:	3b01      	subs	r3, #1
 800e978:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e97c:	2a39      	cmp	r2, #57	@ 0x39
 800e97e:	d04e      	beq.n	800ea1e <_dtoa_r+0xb2e>
 800e980:	3201      	adds	r2, #1
 800e982:	701a      	strb	r2, [r3, #0]
 800e984:	e501      	b.n	800e38a <_dtoa_r+0x49a>
 800e986:	2a00      	cmp	r2, #0
 800e988:	dd03      	ble.n	800e992 <_dtoa_r+0xaa2>
 800e98a:	2b39      	cmp	r3, #57	@ 0x39
 800e98c:	d0ee      	beq.n	800e96c <_dtoa_r+0xa7c>
 800e98e:	3301      	adds	r3, #1
 800e990:	e7c9      	b.n	800e926 <_dtoa_r+0xa36>
 800e992:	9a00      	ldr	r2, [sp, #0]
 800e994:	9908      	ldr	r1, [sp, #32]
 800e996:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e99a:	428a      	cmp	r2, r1
 800e99c:	d028      	beq.n	800e9f0 <_dtoa_r+0xb00>
 800e99e:	9902      	ldr	r1, [sp, #8]
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	220a      	movs	r2, #10
 800e9a4:	4648      	mov	r0, r9
 800e9a6:	f000 f9d5 	bl	800ed54 <__multadd>
 800e9aa:	42af      	cmp	r7, r5
 800e9ac:	9002      	str	r0, [sp, #8]
 800e9ae:	f04f 0300 	mov.w	r3, #0
 800e9b2:	f04f 020a 	mov.w	r2, #10
 800e9b6:	4639      	mov	r1, r7
 800e9b8:	4648      	mov	r0, r9
 800e9ba:	d107      	bne.n	800e9cc <_dtoa_r+0xadc>
 800e9bc:	f000 f9ca 	bl	800ed54 <__multadd>
 800e9c0:	4607      	mov	r7, r0
 800e9c2:	4605      	mov	r5, r0
 800e9c4:	9b00      	ldr	r3, [sp, #0]
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	9300      	str	r3, [sp, #0]
 800e9ca:	e777      	b.n	800e8bc <_dtoa_r+0x9cc>
 800e9cc:	f000 f9c2 	bl	800ed54 <__multadd>
 800e9d0:	4629      	mov	r1, r5
 800e9d2:	4607      	mov	r7, r0
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	220a      	movs	r2, #10
 800e9d8:	4648      	mov	r0, r9
 800e9da:	f000 f9bb 	bl	800ed54 <__multadd>
 800e9de:	4605      	mov	r5, r0
 800e9e0:	e7f0      	b.n	800e9c4 <_dtoa_r+0xad4>
 800e9e2:	f1bb 0f00 	cmp.w	fp, #0
 800e9e6:	bfcc      	ite	gt
 800e9e8:	465e      	movgt	r6, fp
 800e9ea:	2601      	movle	r6, #1
 800e9ec:	4456      	add	r6, sl
 800e9ee:	2700      	movs	r7, #0
 800e9f0:	9902      	ldr	r1, [sp, #8]
 800e9f2:	9300      	str	r3, [sp, #0]
 800e9f4:	2201      	movs	r2, #1
 800e9f6:	4648      	mov	r0, r9
 800e9f8:	f000 fb50 	bl	800f09c <__lshift>
 800e9fc:	4621      	mov	r1, r4
 800e9fe:	9002      	str	r0, [sp, #8]
 800ea00:	f000 fbb8 	bl	800f174 <__mcmp>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	dcb4      	bgt.n	800e972 <_dtoa_r+0xa82>
 800ea08:	d102      	bne.n	800ea10 <_dtoa_r+0xb20>
 800ea0a:	9b00      	ldr	r3, [sp, #0]
 800ea0c:	07db      	lsls	r3, r3, #31
 800ea0e:	d4b0      	bmi.n	800e972 <_dtoa_r+0xa82>
 800ea10:	4633      	mov	r3, r6
 800ea12:	461e      	mov	r6, r3
 800ea14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ea18:	2a30      	cmp	r2, #48	@ 0x30
 800ea1a:	d0fa      	beq.n	800ea12 <_dtoa_r+0xb22>
 800ea1c:	e4b5      	b.n	800e38a <_dtoa_r+0x49a>
 800ea1e:	459a      	cmp	sl, r3
 800ea20:	d1a8      	bne.n	800e974 <_dtoa_r+0xa84>
 800ea22:	2331      	movs	r3, #49	@ 0x31
 800ea24:	f108 0801 	add.w	r8, r8, #1
 800ea28:	f88a 3000 	strb.w	r3, [sl]
 800ea2c:	e4ad      	b.n	800e38a <_dtoa_r+0x49a>
 800ea2e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ea8c <_dtoa_r+0xb9c>
 800ea34:	b11b      	cbz	r3, 800ea3e <_dtoa_r+0xb4e>
 800ea36:	f10a 0308 	add.w	r3, sl, #8
 800ea3a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ea3c:	6013      	str	r3, [r2, #0]
 800ea3e:	4650      	mov	r0, sl
 800ea40:	b017      	add	sp, #92	@ 0x5c
 800ea42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea46:	9b07      	ldr	r3, [sp, #28]
 800ea48:	2b01      	cmp	r3, #1
 800ea4a:	f77f ae2e 	ble.w	800e6aa <_dtoa_r+0x7ba>
 800ea4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ea50:	9308      	str	r3, [sp, #32]
 800ea52:	2001      	movs	r0, #1
 800ea54:	e64d      	b.n	800e6f2 <_dtoa_r+0x802>
 800ea56:	f1bb 0f00 	cmp.w	fp, #0
 800ea5a:	f77f aed9 	ble.w	800e810 <_dtoa_r+0x920>
 800ea5e:	4656      	mov	r6, sl
 800ea60:	9802      	ldr	r0, [sp, #8]
 800ea62:	4621      	mov	r1, r4
 800ea64:	f7ff f9bb 	bl	800ddde <quorem>
 800ea68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ea6c:	f806 3b01 	strb.w	r3, [r6], #1
 800ea70:	eba6 020a 	sub.w	r2, r6, sl
 800ea74:	4593      	cmp	fp, r2
 800ea76:	ddb4      	ble.n	800e9e2 <_dtoa_r+0xaf2>
 800ea78:	9902      	ldr	r1, [sp, #8]
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	220a      	movs	r2, #10
 800ea7e:	4648      	mov	r0, r9
 800ea80:	f000 f968 	bl	800ed54 <__multadd>
 800ea84:	9002      	str	r0, [sp, #8]
 800ea86:	e7eb      	b.n	800ea60 <_dtoa_r+0xb70>
 800ea88:	08013210 	.word	0x08013210
 800ea8c:	08013194 	.word	0x08013194

0800ea90 <_free_r>:
 800ea90:	b538      	push	{r3, r4, r5, lr}
 800ea92:	4605      	mov	r5, r0
 800ea94:	2900      	cmp	r1, #0
 800ea96:	d041      	beq.n	800eb1c <_free_r+0x8c>
 800ea98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea9c:	1f0c      	subs	r4, r1, #4
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	bfb8      	it	lt
 800eaa2:	18e4      	addlt	r4, r4, r3
 800eaa4:	f000 f8e8 	bl	800ec78 <__malloc_lock>
 800eaa8:	4a1d      	ldr	r2, [pc, #116]	@ (800eb20 <_free_r+0x90>)
 800eaaa:	6813      	ldr	r3, [r2, #0]
 800eaac:	b933      	cbnz	r3, 800eabc <_free_r+0x2c>
 800eaae:	6063      	str	r3, [r4, #4]
 800eab0:	6014      	str	r4, [r2, #0]
 800eab2:	4628      	mov	r0, r5
 800eab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eab8:	f000 b8e4 	b.w	800ec84 <__malloc_unlock>
 800eabc:	42a3      	cmp	r3, r4
 800eabe:	d908      	bls.n	800ead2 <_free_r+0x42>
 800eac0:	6820      	ldr	r0, [r4, #0]
 800eac2:	1821      	adds	r1, r4, r0
 800eac4:	428b      	cmp	r3, r1
 800eac6:	bf01      	itttt	eq
 800eac8:	6819      	ldreq	r1, [r3, #0]
 800eaca:	685b      	ldreq	r3, [r3, #4]
 800eacc:	1809      	addeq	r1, r1, r0
 800eace:	6021      	streq	r1, [r4, #0]
 800ead0:	e7ed      	b.n	800eaae <_free_r+0x1e>
 800ead2:	461a      	mov	r2, r3
 800ead4:	685b      	ldr	r3, [r3, #4]
 800ead6:	b10b      	cbz	r3, 800eadc <_free_r+0x4c>
 800ead8:	42a3      	cmp	r3, r4
 800eada:	d9fa      	bls.n	800ead2 <_free_r+0x42>
 800eadc:	6811      	ldr	r1, [r2, #0]
 800eade:	1850      	adds	r0, r2, r1
 800eae0:	42a0      	cmp	r0, r4
 800eae2:	d10b      	bne.n	800eafc <_free_r+0x6c>
 800eae4:	6820      	ldr	r0, [r4, #0]
 800eae6:	4401      	add	r1, r0
 800eae8:	1850      	adds	r0, r2, r1
 800eaea:	4283      	cmp	r3, r0
 800eaec:	6011      	str	r1, [r2, #0]
 800eaee:	d1e0      	bne.n	800eab2 <_free_r+0x22>
 800eaf0:	6818      	ldr	r0, [r3, #0]
 800eaf2:	685b      	ldr	r3, [r3, #4]
 800eaf4:	6053      	str	r3, [r2, #4]
 800eaf6:	4408      	add	r0, r1
 800eaf8:	6010      	str	r0, [r2, #0]
 800eafa:	e7da      	b.n	800eab2 <_free_r+0x22>
 800eafc:	d902      	bls.n	800eb04 <_free_r+0x74>
 800eafe:	230c      	movs	r3, #12
 800eb00:	602b      	str	r3, [r5, #0]
 800eb02:	e7d6      	b.n	800eab2 <_free_r+0x22>
 800eb04:	6820      	ldr	r0, [r4, #0]
 800eb06:	1821      	adds	r1, r4, r0
 800eb08:	428b      	cmp	r3, r1
 800eb0a:	bf04      	itt	eq
 800eb0c:	6819      	ldreq	r1, [r3, #0]
 800eb0e:	685b      	ldreq	r3, [r3, #4]
 800eb10:	6063      	str	r3, [r4, #4]
 800eb12:	bf04      	itt	eq
 800eb14:	1809      	addeq	r1, r1, r0
 800eb16:	6021      	streq	r1, [r4, #0]
 800eb18:	6054      	str	r4, [r2, #4]
 800eb1a:	e7ca      	b.n	800eab2 <_free_r+0x22>
 800eb1c:	bd38      	pop	{r3, r4, r5, pc}
 800eb1e:	bf00      	nop
 800eb20:	2004c328 	.word	0x2004c328

0800eb24 <malloc>:
 800eb24:	4b02      	ldr	r3, [pc, #8]	@ (800eb30 <malloc+0xc>)
 800eb26:	4601      	mov	r1, r0
 800eb28:	6818      	ldr	r0, [r3, #0]
 800eb2a:	f000 b825 	b.w	800eb78 <_malloc_r>
 800eb2e:	bf00      	nop
 800eb30:	2003fce8 	.word	0x2003fce8

0800eb34 <sbrk_aligned>:
 800eb34:	b570      	push	{r4, r5, r6, lr}
 800eb36:	4e0f      	ldr	r6, [pc, #60]	@ (800eb74 <sbrk_aligned+0x40>)
 800eb38:	460c      	mov	r4, r1
 800eb3a:	6831      	ldr	r1, [r6, #0]
 800eb3c:	4605      	mov	r5, r0
 800eb3e:	b911      	cbnz	r1, 800eb46 <sbrk_aligned+0x12>
 800eb40:	f001 f804 	bl	800fb4c <_sbrk_r>
 800eb44:	6030      	str	r0, [r6, #0]
 800eb46:	4621      	mov	r1, r4
 800eb48:	4628      	mov	r0, r5
 800eb4a:	f000 ffff 	bl	800fb4c <_sbrk_r>
 800eb4e:	1c43      	adds	r3, r0, #1
 800eb50:	d103      	bne.n	800eb5a <sbrk_aligned+0x26>
 800eb52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800eb56:	4620      	mov	r0, r4
 800eb58:	bd70      	pop	{r4, r5, r6, pc}
 800eb5a:	1cc4      	adds	r4, r0, #3
 800eb5c:	f024 0403 	bic.w	r4, r4, #3
 800eb60:	42a0      	cmp	r0, r4
 800eb62:	d0f8      	beq.n	800eb56 <sbrk_aligned+0x22>
 800eb64:	1a21      	subs	r1, r4, r0
 800eb66:	4628      	mov	r0, r5
 800eb68:	f000 fff0 	bl	800fb4c <_sbrk_r>
 800eb6c:	3001      	adds	r0, #1
 800eb6e:	d1f2      	bne.n	800eb56 <sbrk_aligned+0x22>
 800eb70:	e7ef      	b.n	800eb52 <sbrk_aligned+0x1e>
 800eb72:	bf00      	nop
 800eb74:	2004c324 	.word	0x2004c324

0800eb78 <_malloc_r>:
 800eb78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb7c:	1ccd      	adds	r5, r1, #3
 800eb7e:	f025 0503 	bic.w	r5, r5, #3
 800eb82:	3508      	adds	r5, #8
 800eb84:	2d0c      	cmp	r5, #12
 800eb86:	bf38      	it	cc
 800eb88:	250c      	movcc	r5, #12
 800eb8a:	2d00      	cmp	r5, #0
 800eb8c:	4606      	mov	r6, r0
 800eb8e:	db01      	blt.n	800eb94 <_malloc_r+0x1c>
 800eb90:	42a9      	cmp	r1, r5
 800eb92:	d904      	bls.n	800eb9e <_malloc_r+0x26>
 800eb94:	230c      	movs	r3, #12
 800eb96:	6033      	str	r3, [r6, #0]
 800eb98:	2000      	movs	r0, #0
 800eb9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec74 <_malloc_r+0xfc>
 800eba2:	f000 f869 	bl	800ec78 <__malloc_lock>
 800eba6:	f8d8 3000 	ldr.w	r3, [r8]
 800ebaa:	461c      	mov	r4, r3
 800ebac:	bb44      	cbnz	r4, 800ec00 <_malloc_r+0x88>
 800ebae:	4629      	mov	r1, r5
 800ebb0:	4630      	mov	r0, r6
 800ebb2:	f7ff ffbf 	bl	800eb34 <sbrk_aligned>
 800ebb6:	1c43      	adds	r3, r0, #1
 800ebb8:	4604      	mov	r4, r0
 800ebba:	d158      	bne.n	800ec6e <_malloc_r+0xf6>
 800ebbc:	f8d8 4000 	ldr.w	r4, [r8]
 800ebc0:	4627      	mov	r7, r4
 800ebc2:	2f00      	cmp	r7, #0
 800ebc4:	d143      	bne.n	800ec4e <_malloc_r+0xd6>
 800ebc6:	2c00      	cmp	r4, #0
 800ebc8:	d04b      	beq.n	800ec62 <_malloc_r+0xea>
 800ebca:	6823      	ldr	r3, [r4, #0]
 800ebcc:	4639      	mov	r1, r7
 800ebce:	4630      	mov	r0, r6
 800ebd0:	eb04 0903 	add.w	r9, r4, r3
 800ebd4:	f000 ffba 	bl	800fb4c <_sbrk_r>
 800ebd8:	4581      	cmp	r9, r0
 800ebda:	d142      	bne.n	800ec62 <_malloc_r+0xea>
 800ebdc:	6821      	ldr	r1, [r4, #0]
 800ebde:	1a6d      	subs	r5, r5, r1
 800ebe0:	4629      	mov	r1, r5
 800ebe2:	4630      	mov	r0, r6
 800ebe4:	f7ff ffa6 	bl	800eb34 <sbrk_aligned>
 800ebe8:	3001      	adds	r0, #1
 800ebea:	d03a      	beq.n	800ec62 <_malloc_r+0xea>
 800ebec:	6823      	ldr	r3, [r4, #0]
 800ebee:	442b      	add	r3, r5
 800ebf0:	6023      	str	r3, [r4, #0]
 800ebf2:	f8d8 3000 	ldr.w	r3, [r8]
 800ebf6:	685a      	ldr	r2, [r3, #4]
 800ebf8:	bb62      	cbnz	r2, 800ec54 <_malloc_r+0xdc>
 800ebfa:	f8c8 7000 	str.w	r7, [r8]
 800ebfe:	e00f      	b.n	800ec20 <_malloc_r+0xa8>
 800ec00:	6822      	ldr	r2, [r4, #0]
 800ec02:	1b52      	subs	r2, r2, r5
 800ec04:	d420      	bmi.n	800ec48 <_malloc_r+0xd0>
 800ec06:	2a0b      	cmp	r2, #11
 800ec08:	d917      	bls.n	800ec3a <_malloc_r+0xc2>
 800ec0a:	1961      	adds	r1, r4, r5
 800ec0c:	42a3      	cmp	r3, r4
 800ec0e:	6025      	str	r5, [r4, #0]
 800ec10:	bf18      	it	ne
 800ec12:	6059      	strne	r1, [r3, #4]
 800ec14:	6863      	ldr	r3, [r4, #4]
 800ec16:	bf08      	it	eq
 800ec18:	f8c8 1000 	streq.w	r1, [r8]
 800ec1c:	5162      	str	r2, [r4, r5]
 800ec1e:	604b      	str	r3, [r1, #4]
 800ec20:	4630      	mov	r0, r6
 800ec22:	f000 f82f 	bl	800ec84 <__malloc_unlock>
 800ec26:	f104 000b 	add.w	r0, r4, #11
 800ec2a:	1d23      	adds	r3, r4, #4
 800ec2c:	f020 0007 	bic.w	r0, r0, #7
 800ec30:	1ac2      	subs	r2, r0, r3
 800ec32:	bf1c      	itt	ne
 800ec34:	1a1b      	subne	r3, r3, r0
 800ec36:	50a3      	strne	r3, [r4, r2]
 800ec38:	e7af      	b.n	800eb9a <_malloc_r+0x22>
 800ec3a:	6862      	ldr	r2, [r4, #4]
 800ec3c:	42a3      	cmp	r3, r4
 800ec3e:	bf0c      	ite	eq
 800ec40:	f8c8 2000 	streq.w	r2, [r8]
 800ec44:	605a      	strne	r2, [r3, #4]
 800ec46:	e7eb      	b.n	800ec20 <_malloc_r+0xa8>
 800ec48:	4623      	mov	r3, r4
 800ec4a:	6864      	ldr	r4, [r4, #4]
 800ec4c:	e7ae      	b.n	800ebac <_malloc_r+0x34>
 800ec4e:	463c      	mov	r4, r7
 800ec50:	687f      	ldr	r7, [r7, #4]
 800ec52:	e7b6      	b.n	800ebc2 <_malloc_r+0x4a>
 800ec54:	461a      	mov	r2, r3
 800ec56:	685b      	ldr	r3, [r3, #4]
 800ec58:	42a3      	cmp	r3, r4
 800ec5a:	d1fb      	bne.n	800ec54 <_malloc_r+0xdc>
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	6053      	str	r3, [r2, #4]
 800ec60:	e7de      	b.n	800ec20 <_malloc_r+0xa8>
 800ec62:	230c      	movs	r3, #12
 800ec64:	6033      	str	r3, [r6, #0]
 800ec66:	4630      	mov	r0, r6
 800ec68:	f000 f80c 	bl	800ec84 <__malloc_unlock>
 800ec6c:	e794      	b.n	800eb98 <_malloc_r+0x20>
 800ec6e:	6005      	str	r5, [r0, #0]
 800ec70:	e7d6      	b.n	800ec20 <_malloc_r+0xa8>
 800ec72:	bf00      	nop
 800ec74:	2004c328 	.word	0x2004c328

0800ec78 <__malloc_lock>:
 800ec78:	4801      	ldr	r0, [pc, #4]	@ (800ec80 <__malloc_lock+0x8>)
 800ec7a:	f7ff b8a0 	b.w	800ddbe <__retarget_lock_acquire_recursive>
 800ec7e:	bf00      	nop
 800ec80:	2004c320 	.word	0x2004c320

0800ec84 <__malloc_unlock>:
 800ec84:	4801      	ldr	r0, [pc, #4]	@ (800ec8c <__malloc_unlock+0x8>)
 800ec86:	f7ff b89b 	b.w	800ddc0 <__retarget_lock_release_recursive>
 800ec8a:	bf00      	nop
 800ec8c:	2004c320 	.word	0x2004c320

0800ec90 <_Balloc>:
 800ec90:	b570      	push	{r4, r5, r6, lr}
 800ec92:	69c6      	ldr	r6, [r0, #28]
 800ec94:	4604      	mov	r4, r0
 800ec96:	460d      	mov	r5, r1
 800ec98:	b976      	cbnz	r6, 800ecb8 <_Balloc+0x28>
 800ec9a:	2010      	movs	r0, #16
 800ec9c:	f7ff ff42 	bl	800eb24 <malloc>
 800eca0:	4602      	mov	r2, r0
 800eca2:	61e0      	str	r0, [r4, #28]
 800eca4:	b920      	cbnz	r0, 800ecb0 <_Balloc+0x20>
 800eca6:	4b18      	ldr	r3, [pc, #96]	@ (800ed08 <_Balloc+0x78>)
 800eca8:	4818      	ldr	r0, [pc, #96]	@ (800ed0c <_Balloc+0x7c>)
 800ecaa:	216b      	movs	r1, #107	@ 0x6b
 800ecac:	f000 ff5e 	bl	800fb6c <__assert_func>
 800ecb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ecb4:	6006      	str	r6, [r0, #0]
 800ecb6:	60c6      	str	r6, [r0, #12]
 800ecb8:	69e6      	ldr	r6, [r4, #28]
 800ecba:	68f3      	ldr	r3, [r6, #12]
 800ecbc:	b183      	cbz	r3, 800ece0 <_Balloc+0x50>
 800ecbe:	69e3      	ldr	r3, [r4, #28]
 800ecc0:	68db      	ldr	r3, [r3, #12]
 800ecc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ecc6:	b9b8      	cbnz	r0, 800ecf8 <_Balloc+0x68>
 800ecc8:	2101      	movs	r1, #1
 800ecca:	fa01 f605 	lsl.w	r6, r1, r5
 800ecce:	1d72      	adds	r2, r6, #5
 800ecd0:	0092      	lsls	r2, r2, #2
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	f000 ff68 	bl	800fba8 <_calloc_r>
 800ecd8:	b160      	cbz	r0, 800ecf4 <_Balloc+0x64>
 800ecda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ecde:	e00e      	b.n	800ecfe <_Balloc+0x6e>
 800ece0:	2221      	movs	r2, #33	@ 0x21
 800ece2:	2104      	movs	r1, #4
 800ece4:	4620      	mov	r0, r4
 800ece6:	f000 ff5f 	bl	800fba8 <_calloc_r>
 800ecea:	69e3      	ldr	r3, [r4, #28]
 800ecec:	60f0      	str	r0, [r6, #12]
 800ecee:	68db      	ldr	r3, [r3, #12]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d1e4      	bne.n	800ecbe <_Balloc+0x2e>
 800ecf4:	2000      	movs	r0, #0
 800ecf6:	bd70      	pop	{r4, r5, r6, pc}
 800ecf8:	6802      	ldr	r2, [r0, #0]
 800ecfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ecfe:	2300      	movs	r3, #0
 800ed00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ed04:	e7f7      	b.n	800ecf6 <_Balloc+0x66>
 800ed06:	bf00      	nop
 800ed08:	080131a1 	.word	0x080131a1
 800ed0c:	08013221 	.word	0x08013221

0800ed10 <_Bfree>:
 800ed10:	b570      	push	{r4, r5, r6, lr}
 800ed12:	69c6      	ldr	r6, [r0, #28]
 800ed14:	4605      	mov	r5, r0
 800ed16:	460c      	mov	r4, r1
 800ed18:	b976      	cbnz	r6, 800ed38 <_Bfree+0x28>
 800ed1a:	2010      	movs	r0, #16
 800ed1c:	f7ff ff02 	bl	800eb24 <malloc>
 800ed20:	4602      	mov	r2, r0
 800ed22:	61e8      	str	r0, [r5, #28]
 800ed24:	b920      	cbnz	r0, 800ed30 <_Bfree+0x20>
 800ed26:	4b09      	ldr	r3, [pc, #36]	@ (800ed4c <_Bfree+0x3c>)
 800ed28:	4809      	ldr	r0, [pc, #36]	@ (800ed50 <_Bfree+0x40>)
 800ed2a:	218f      	movs	r1, #143	@ 0x8f
 800ed2c:	f000 ff1e 	bl	800fb6c <__assert_func>
 800ed30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed34:	6006      	str	r6, [r0, #0]
 800ed36:	60c6      	str	r6, [r0, #12]
 800ed38:	b13c      	cbz	r4, 800ed4a <_Bfree+0x3a>
 800ed3a:	69eb      	ldr	r3, [r5, #28]
 800ed3c:	6862      	ldr	r2, [r4, #4]
 800ed3e:	68db      	ldr	r3, [r3, #12]
 800ed40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ed44:	6021      	str	r1, [r4, #0]
 800ed46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ed4a:	bd70      	pop	{r4, r5, r6, pc}
 800ed4c:	080131a1 	.word	0x080131a1
 800ed50:	08013221 	.word	0x08013221

0800ed54 <__multadd>:
 800ed54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed58:	690d      	ldr	r5, [r1, #16]
 800ed5a:	4607      	mov	r7, r0
 800ed5c:	460c      	mov	r4, r1
 800ed5e:	461e      	mov	r6, r3
 800ed60:	f101 0c14 	add.w	ip, r1, #20
 800ed64:	2000      	movs	r0, #0
 800ed66:	f8dc 3000 	ldr.w	r3, [ip]
 800ed6a:	b299      	uxth	r1, r3
 800ed6c:	fb02 6101 	mla	r1, r2, r1, r6
 800ed70:	0c1e      	lsrs	r6, r3, #16
 800ed72:	0c0b      	lsrs	r3, r1, #16
 800ed74:	fb02 3306 	mla	r3, r2, r6, r3
 800ed78:	b289      	uxth	r1, r1
 800ed7a:	3001      	adds	r0, #1
 800ed7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ed80:	4285      	cmp	r5, r0
 800ed82:	f84c 1b04 	str.w	r1, [ip], #4
 800ed86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ed8a:	dcec      	bgt.n	800ed66 <__multadd+0x12>
 800ed8c:	b30e      	cbz	r6, 800edd2 <__multadd+0x7e>
 800ed8e:	68a3      	ldr	r3, [r4, #8]
 800ed90:	42ab      	cmp	r3, r5
 800ed92:	dc19      	bgt.n	800edc8 <__multadd+0x74>
 800ed94:	6861      	ldr	r1, [r4, #4]
 800ed96:	4638      	mov	r0, r7
 800ed98:	3101      	adds	r1, #1
 800ed9a:	f7ff ff79 	bl	800ec90 <_Balloc>
 800ed9e:	4680      	mov	r8, r0
 800eda0:	b928      	cbnz	r0, 800edae <__multadd+0x5a>
 800eda2:	4602      	mov	r2, r0
 800eda4:	4b0c      	ldr	r3, [pc, #48]	@ (800edd8 <__multadd+0x84>)
 800eda6:	480d      	ldr	r0, [pc, #52]	@ (800eddc <__multadd+0x88>)
 800eda8:	21ba      	movs	r1, #186	@ 0xba
 800edaa:	f000 fedf 	bl	800fb6c <__assert_func>
 800edae:	6922      	ldr	r2, [r4, #16]
 800edb0:	3202      	adds	r2, #2
 800edb2:	f104 010c 	add.w	r1, r4, #12
 800edb6:	0092      	lsls	r2, r2, #2
 800edb8:	300c      	adds	r0, #12
 800edba:	f7ff f802 	bl	800ddc2 <memcpy>
 800edbe:	4621      	mov	r1, r4
 800edc0:	4638      	mov	r0, r7
 800edc2:	f7ff ffa5 	bl	800ed10 <_Bfree>
 800edc6:	4644      	mov	r4, r8
 800edc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800edcc:	3501      	adds	r5, #1
 800edce:	615e      	str	r6, [r3, #20]
 800edd0:	6125      	str	r5, [r4, #16]
 800edd2:	4620      	mov	r0, r4
 800edd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edd8:	08013210 	.word	0x08013210
 800eddc:	08013221 	.word	0x08013221

0800ede0 <__hi0bits>:
 800ede0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ede4:	4603      	mov	r3, r0
 800ede6:	bf36      	itet	cc
 800ede8:	0403      	lslcc	r3, r0, #16
 800edea:	2000      	movcs	r0, #0
 800edec:	2010      	movcc	r0, #16
 800edee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800edf2:	bf3c      	itt	cc
 800edf4:	021b      	lslcc	r3, r3, #8
 800edf6:	3008      	addcc	r0, #8
 800edf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800edfc:	bf3c      	itt	cc
 800edfe:	011b      	lslcc	r3, r3, #4
 800ee00:	3004      	addcc	r0, #4
 800ee02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee06:	bf3c      	itt	cc
 800ee08:	009b      	lslcc	r3, r3, #2
 800ee0a:	3002      	addcc	r0, #2
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	db05      	blt.n	800ee1c <__hi0bits+0x3c>
 800ee10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ee14:	f100 0001 	add.w	r0, r0, #1
 800ee18:	bf08      	it	eq
 800ee1a:	2020      	moveq	r0, #32
 800ee1c:	4770      	bx	lr

0800ee1e <__lo0bits>:
 800ee1e:	6803      	ldr	r3, [r0, #0]
 800ee20:	4602      	mov	r2, r0
 800ee22:	f013 0007 	ands.w	r0, r3, #7
 800ee26:	d00b      	beq.n	800ee40 <__lo0bits+0x22>
 800ee28:	07d9      	lsls	r1, r3, #31
 800ee2a:	d421      	bmi.n	800ee70 <__lo0bits+0x52>
 800ee2c:	0798      	lsls	r0, r3, #30
 800ee2e:	bf49      	itett	mi
 800ee30:	085b      	lsrmi	r3, r3, #1
 800ee32:	089b      	lsrpl	r3, r3, #2
 800ee34:	2001      	movmi	r0, #1
 800ee36:	6013      	strmi	r3, [r2, #0]
 800ee38:	bf5c      	itt	pl
 800ee3a:	6013      	strpl	r3, [r2, #0]
 800ee3c:	2002      	movpl	r0, #2
 800ee3e:	4770      	bx	lr
 800ee40:	b299      	uxth	r1, r3
 800ee42:	b909      	cbnz	r1, 800ee48 <__lo0bits+0x2a>
 800ee44:	0c1b      	lsrs	r3, r3, #16
 800ee46:	2010      	movs	r0, #16
 800ee48:	b2d9      	uxtb	r1, r3
 800ee4a:	b909      	cbnz	r1, 800ee50 <__lo0bits+0x32>
 800ee4c:	3008      	adds	r0, #8
 800ee4e:	0a1b      	lsrs	r3, r3, #8
 800ee50:	0719      	lsls	r1, r3, #28
 800ee52:	bf04      	itt	eq
 800ee54:	091b      	lsreq	r3, r3, #4
 800ee56:	3004      	addeq	r0, #4
 800ee58:	0799      	lsls	r1, r3, #30
 800ee5a:	bf04      	itt	eq
 800ee5c:	089b      	lsreq	r3, r3, #2
 800ee5e:	3002      	addeq	r0, #2
 800ee60:	07d9      	lsls	r1, r3, #31
 800ee62:	d403      	bmi.n	800ee6c <__lo0bits+0x4e>
 800ee64:	085b      	lsrs	r3, r3, #1
 800ee66:	f100 0001 	add.w	r0, r0, #1
 800ee6a:	d003      	beq.n	800ee74 <__lo0bits+0x56>
 800ee6c:	6013      	str	r3, [r2, #0]
 800ee6e:	4770      	bx	lr
 800ee70:	2000      	movs	r0, #0
 800ee72:	4770      	bx	lr
 800ee74:	2020      	movs	r0, #32
 800ee76:	4770      	bx	lr

0800ee78 <__i2b>:
 800ee78:	b510      	push	{r4, lr}
 800ee7a:	460c      	mov	r4, r1
 800ee7c:	2101      	movs	r1, #1
 800ee7e:	f7ff ff07 	bl	800ec90 <_Balloc>
 800ee82:	4602      	mov	r2, r0
 800ee84:	b928      	cbnz	r0, 800ee92 <__i2b+0x1a>
 800ee86:	4b05      	ldr	r3, [pc, #20]	@ (800ee9c <__i2b+0x24>)
 800ee88:	4805      	ldr	r0, [pc, #20]	@ (800eea0 <__i2b+0x28>)
 800ee8a:	f240 1145 	movw	r1, #325	@ 0x145
 800ee8e:	f000 fe6d 	bl	800fb6c <__assert_func>
 800ee92:	2301      	movs	r3, #1
 800ee94:	6144      	str	r4, [r0, #20]
 800ee96:	6103      	str	r3, [r0, #16]
 800ee98:	bd10      	pop	{r4, pc}
 800ee9a:	bf00      	nop
 800ee9c:	08013210 	.word	0x08013210
 800eea0:	08013221 	.word	0x08013221

0800eea4 <__multiply>:
 800eea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea8:	4617      	mov	r7, r2
 800eeaa:	690a      	ldr	r2, [r1, #16]
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	429a      	cmp	r2, r3
 800eeb0:	bfa8      	it	ge
 800eeb2:	463b      	movge	r3, r7
 800eeb4:	4689      	mov	r9, r1
 800eeb6:	bfa4      	itt	ge
 800eeb8:	460f      	movge	r7, r1
 800eeba:	4699      	movge	r9, r3
 800eebc:	693d      	ldr	r5, [r7, #16]
 800eebe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	6879      	ldr	r1, [r7, #4]
 800eec6:	eb05 060a 	add.w	r6, r5, sl
 800eeca:	42b3      	cmp	r3, r6
 800eecc:	b085      	sub	sp, #20
 800eece:	bfb8      	it	lt
 800eed0:	3101      	addlt	r1, #1
 800eed2:	f7ff fedd 	bl	800ec90 <_Balloc>
 800eed6:	b930      	cbnz	r0, 800eee6 <__multiply+0x42>
 800eed8:	4602      	mov	r2, r0
 800eeda:	4b41      	ldr	r3, [pc, #260]	@ (800efe0 <__multiply+0x13c>)
 800eedc:	4841      	ldr	r0, [pc, #260]	@ (800efe4 <__multiply+0x140>)
 800eede:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800eee2:	f000 fe43 	bl	800fb6c <__assert_func>
 800eee6:	f100 0414 	add.w	r4, r0, #20
 800eeea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800eeee:	4623      	mov	r3, r4
 800eef0:	2200      	movs	r2, #0
 800eef2:	4573      	cmp	r3, lr
 800eef4:	d320      	bcc.n	800ef38 <__multiply+0x94>
 800eef6:	f107 0814 	add.w	r8, r7, #20
 800eefa:	f109 0114 	add.w	r1, r9, #20
 800eefe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ef02:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ef06:	9302      	str	r3, [sp, #8]
 800ef08:	1beb      	subs	r3, r5, r7
 800ef0a:	3b15      	subs	r3, #21
 800ef0c:	f023 0303 	bic.w	r3, r3, #3
 800ef10:	3304      	adds	r3, #4
 800ef12:	3715      	adds	r7, #21
 800ef14:	42bd      	cmp	r5, r7
 800ef16:	bf38      	it	cc
 800ef18:	2304      	movcc	r3, #4
 800ef1a:	9301      	str	r3, [sp, #4]
 800ef1c:	9b02      	ldr	r3, [sp, #8]
 800ef1e:	9103      	str	r1, [sp, #12]
 800ef20:	428b      	cmp	r3, r1
 800ef22:	d80c      	bhi.n	800ef3e <__multiply+0x9a>
 800ef24:	2e00      	cmp	r6, #0
 800ef26:	dd03      	ble.n	800ef30 <__multiply+0x8c>
 800ef28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d055      	beq.n	800efdc <__multiply+0x138>
 800ef30:	6106      	str	r6, [r0, #16]
 800ef32:	b005      	add	sp, #20
 800ef34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef38:	f843 2b04 	str.w	r2, [r3], #4
 800ef3c:	e7d9      	b.n	800eef2 <__multiply+0x4e>
 800ef3e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ef42:	f1ba 0f00 	cmp.w	sl, #0
 800ef46:	d01f      	beq.n	800ef88 <__multiply+0xe4>
 800ef48:	46c4      	mov	ip, r8
 800ef4a:	46a1      	mov	r9, r4
 800ef4c:	2700      	movs	r7, #0
 800ef4e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ef52:	f8d9 3000 	ldr.w	r3, [r9]
 800ef56:	fa1f fb82 	uxth.w	fp, r2
 800ef5a:	b29b      	uxth	r3, r3
 800ef5c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ef60:	443b      	add	r3, r7
 800ef62:	f8d9 7000 	ldr.w	r7, [r9]
 800ef66:	0c12      	lsrs	r2, r2, #16
 800ef68:	0c3f      	lsrs	r7, r7, #16
 800ef6a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ef6e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ef72:	b29b      	uxth	r3, r3
 800ef74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef78:	4565      	cmp	r5, ip
 800ef7a:	f849 3b04 	str.w	r3, [r9], #4
 800ef7e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ef82:	d8e4      	bhi.n	800ef4e <__multiply+0xaa>
 800ef84:	9b01      	ldr	r3, [sp, #4]
 800ef86:	50e7      	str	r7, [r4, r3]
 800ef88:	9b03      	ldr	r3, [sp, #12]
 800ef8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ef8e:	3104      	adds	r1, #4
 800ef90:	f1b9 0f00 	cmp.w	r9, #0
 800ef94:	d020      	beq.n	800efd8 <__multiply+0x134>
 800ef96:	6823      	ldr	r3, [r4, #0]
 800ef98:	4647      	mov	r7, r8
 800ef9a:	46a4      	mov	ip, r4
 800ef9c:	f04f 0a00 	mov.w	sl, #0
 800efa0:	f8b7 b000 	ldrh.w	fp, [r7]
 800efa4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800efa8:	fb09 220b 	mla	r2, r9, fp, r2
 800efac:	4452      	add	r2, sl
 800efae:	b29b      	uxth	r3, r3
 800efb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800efb4:	f84c 3b04 	str.w	r3, [ip], #4
 800efb8:	f857 3b04 	ldr.w	r3, [r7], #4
 800efbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800efc0:	f8bc 3000 	ldrh.w	r3, [ip]
 800efc4:	fb09 330a 	mla	r3, r9, sl, r3
 800efc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800efcc:	42bd      	cmp	r5, r7
 800efce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800efd2:	d8e5      	bhi.n	800efa0 <__multiply+0xfc>
 800efd4:	9a01      	ldr	r2, [sp, #4]
 800efd6:	50a3      	str	r3, [r4, r2]
 800efd8:	3404      	adds	r4, #4
 800efda:	e79f      	b.n	800ef1c <__multiply+0x78>
 800efdc:	3e01      	subs	r6, #1
 800efde:	e7a1      	b.n	800ef24 <__multiply+0x80>
 800efe0:	08013210 	.word	0x08013210
 800efe4:	08013221 	.word	0x08013221

0800efe8 <__pow5mult>:
 800efe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efec:	4615      	mov	r5, r2
 800efee:	f012 0203 	ands.w	r2, r2, #3
 800eff2:	4607      	mov	r7, r0
 800eff4:	460e      	mov	r6, r1
 800eff6:	d007      	beq.n	800f008 <__pow5mult+0x20>
 800eff8:	4c25      	ldr	r4, [pc, #148]	@ (800f090 <__pow5mult+0xa8>)
 800effa:	3a01      	subs	r2, #1
 800effc:	2300      	movs	r3, #0
 800effe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f002:	f7ff fea7 	bl	800ed54 <__multadd>
 800f006:	4606      	mov	r6, r0
 800f008:	10ad      	asrs	r5, r5, #2
 800f00a:	d03d      	beq.n	800f088 <__pow5mult+0xa0>
 800f00c:	69fc      	ldr	r4, [r7, #28]
 800f00e:	b97c      	cbnz	r4, 800f030 <__pow5mult+0x48>
 800f010:	2010      	movs	r0, #16
 800f012:	f7ff fd87 	bl	800eb24 <malloc>
 800f016:	4602      	mov	r2, r0
 800f018:	61f8      	str	r0, [r7, #28]
 800f01a:	b928      	cbnz	r0, 800f028 <__pow5mult+0x40>
 800f01c:	4b1d      	ldr	r3, [pc, #116]	@ (800f094 <__pow5mult+0xac>)
 800f01e:	481e      	ldr	r0, [pc, #120]	@ (800f098 <__pow5mult+0xb0>)
 800f020:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f024:	f000 fda2 	bl	800fb6c <__assert_func>
 800f028:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f02c:	6004      	str	r4, [r0, #0]
 800f02e:	60c4      	str	r4, [r0, #12]
 800f030:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f034:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f038:	b94c      	cbnz	r4, 800f04e <__pow5mult+0x66>
 800f03a:	f240 2171 	movw	r1, #625	@ 0x271
 800f03e:	4638      	mov	r0, r7
 800f040:	f7ff ff1a 	bl	800ee78 <__i2b>
 800f044:	2300      	movs	r3, #0
 800f046:	f8c8 0008 	str.w	r0, [r8, #8]
 800f04a:	4604      	mov	r4, r0
 800f04c:	6003      	str	r3, [r0, #0]
 800f04e:	f04f 0900 	mov.w	r9, #0
 800f052:	07eb      	lsls	r3, r5, #31
 800f054:	d50a      	bpl.n	800f06c <__pow5mult+0x84>
 800f056:	4631      	mov	r1, r6
 800f058:	4622      	mov	r2, r4
 800f05a:	4638      	mov	r0, r7
 800f05c:	f7ff ff22 	bl	800eea4 <__multiply>
 800f060:	4631      	mov	r1, r6
 800f062:	4680      	mov	r8, r0
 800f064:	4638      	mov	r0, r7
 800f066:	f7ff fe53 	bl	800ed10 <_Bfree>
 800f06a:	4646      	mov	r6, r8
 800f06c:	106d      	asrs	r5, r5, #1
 800f06e:	d00b      	beq.n	800f088 <__pow5mult+0xa0>
 800f070:	6820      	ldr	r0, [r4, #0]
 800f072:	b938      	cbnz	r0, 800f084 <__pow5mult+0x9c>
 800f074:	4622      	mov	r2, r4
 800f076:	4621      	mov	r1, r4
 800f078:	4638      	mov	r0, r7
 800f07a:	f7ff ff13 	bl	800eea4 <__multiply>
 800f07e:	6020      	str	r0, [r4, #0]
 800f080:	f8c0 9000 	str.w	r9, [r0]
 800f084:	4604      	mov	r4, r0
 800f086:	e7e4      	b.n	800f052 <__pow5mult+0x6a>
 800f088:	4630      	mov	r0, r6
 800f08a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f08e:	bf00      	nop
 800f090:	080132d4 	.word	0x080132d4
 800f094:	080131a1 	.word	0x080131a1
 800f098:	08013221 	.word	0x08013221

0800f09c <__lshift>:
 800f09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0a0:	460c      	mov	r4, r1
 800f0a2:	6849      	ldr	r1, [r1, #4]
 800f0a4:	6923      	ldr	r3, [r4, #16]
 800f0a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f0aa:	68a3      	ldr	r3, [r4, #8]
 800f0ac:	4607      	mov	r7, r0
 800f0ae:	4691      	mov	r9, r2
 800f0b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f0b4:	f108 0601 	add.w	r6, r8, #1
 800f0b8:	42b3      	cmp	r3, r6
 800f0ba:	db0b      	blt.n	800f0d4 <__lshift+0x38>
 800f0bc:	4638      	mov	r0, r7
 800f0be:	f7ff fde7 	bl	800ec90 <_Balloc>
 800f0c2:	4605      	mov	r5, r0
 800f0c4:	b948      	cbnz	r0, 800f0da <__lshift+0x3e>
 800f0c6:	4602      	mov	r2, r0
 800f0c8:	4b28      	ldr	r3, [pc, #160]	@ (800f16c <__lshift+0xd0>)
 800f0ca:	4829      	ldr	r0, [pc, #164]	@ (800f170 <__lshift+0xd4>)
 800f0cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f0d0:	f000 fd4c 	bl	800fb6c <__assert_func>
 800f0d4:	3101      	adds	r1, #1
 800f0d6:	005b      	lsls	r3, r3, #1
 800f0d8:	e7ee      	b.n	800f0b8 <__lshift+0x1c>
 800f0da:	2300      	movs	r3, #0
 800f0dc:	f100 0114 	add.w	r1, r0, #20
 800f0e0:	f100 0210 	add.w	r2, r0, #16
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	4553      	cmp	r3, sl
 800f0e8:	db33      	blt.n	800f152 <__lshift+0xb6>
 800f0ea:	6920      	ldr	r0, [r4, #16]
 800f0ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f0f0:	f104 0314 	add.w	r3, r4, #20
 800f0f4:	f019 091f 	ands.w	r9, r9, #31
 800f0f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f0fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f100:	d02b      	beq.n	800f15a <__lshift+0xbe>
 800f102:	f1c9 0e20 	rsb	lr, r9, #32
 800f106:	468a      	mov	sl, r1
 800f108:	2200      	movs	r2, #0
 800f10a:	6818      	ldr	r0, [r3, #0]
 800f10c:	fa00 f009 	lsl.w	r0, r0, r9
 800f110:	4310      	orrs	r0, r2
 800f112:	f84a 0b04 	str.w	r0, [sl], #4
 800f116:	f853 2b04 	ldr.w	r2, [r3], #4
 800f11a:	459c      	cmp	ip, r3
 800f11c:	fa22 f20e 	lsr.w	r2, r2, lr
 800f120:	d8f3      	bhi.n	800f10a <__lshift+0x6e>
 800f122:	ebac 0304 	sub.w	r3, ip, r4
 800f126:	3b15      	subs	r3, #21
 800f128:	f023 0303 	bic.w	r3, r3, #3
 800f12c:	3304      	adds	r3, #4
 800f12e:	f104 0015 	add.w	r0, r4, #21
 800f132:	4560      	cmp	r0, ip
 800f134:	bf88      	it	hi
 800f136:	2304      	movhi	r3, #4
 800f138:	50ca      	str	r2, [r1, r3]
 800f13a:	b10a      	cbz	r2, 800f140 <__lshift+0xa4>
 800f13c:	f108 0602 	add.w	r6, r8, #2
 800f140:	3e01      	subs	r6, #1
 800f142:	4638      	mov	r0, r7
 800f144:	612e      	str	r6, [r5, #16]
 800f146:	4621      	mov	r1, r4
 800f148:	f7ff fde2 	bl	800ed10 <_Bfree>
 800f14c:	4628      	mov	r0, r5
 800f14e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f152:	f842 0f04 	str.w	r0, [r2, #4]!
 800f156:	3301      	adds	r3, #1
 800f158:	e7c5      	b.n	800f0e6 <__lshift+0x4a>
 800f15a:	3904      	subs	r1, #4
 800f15c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f160:	f841 2f04 	str.w	r2, [r1, #4]!
 800f164:	459c      	cmp	ip, r3
 800f166:	d8f9      	bhi.n	800f15c <__lshift+0xc0>
 800f168:	e7ea      	b.n	800f140 <__lshift+0xa4>
 800f16a:	bf00      	nop
 800f16c:	08013210 	.word	0x08013210
 800f170:	08013221 	.word	0x08013221

0800f174 <__mcmp>:
 800f174:	690a      	ldr	r2, [r1, #16]
 800f176:	4603      	mov	r3, r0
 800f178:	6900      	ldr	r0, [r0, #16]
 800f17a:	1a80      	subs	r0, r0, r2
 800f17c:	b530      	push	{r4, r5, lr}
 800f17e:	d10e      	bne.n	800f19e <__mcmp+0x2a>
 800f180:	3314      	adds	r3, #20
 800f182:	3114      	adds	r1, #20
 800f184:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f188:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f18c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f194:	4295      	cmp	r5, r2
 800f196:	d003      	beq.n	800f1a0 <__mcmp+0x2c>
 800f198:	d205      	bcs.n	800f1a6 <__mcmp+0x32>
 800f19a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f19e:	bd30      	pop	{r4, r5, pc}
 800f1a0:	42a3      	cmp	r3, r4
 800f1a2:	d3f3      	bcc.n	800f18c <__mcmp+0x18>
 800f1a4:	e7fb      	b.n	800f19e <__mcmp+0x2a>
 800f1a6:	2001      	movs	r0, #1
 800f1a8:	e7f9      	b.n	800f19e <__mcmp+0x2a>
	...

0800f1ac <__mdiff>:
 800f1ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1b0:	4689      	mov	r9, r1
 800f1b2:	4606      	mov	r6, r0
 800f1b4:	4611      	mov	r1, r2
 800f1b6:	4648      	mov	r0, r9
 800f1b8:	4614      	mov	r4, r2
 800f1ba:	f7ff ffdb 	bl	800f174 <__mcmp>
 800f1be:	1e05      	subs	r5, r0, #0
 800f1c0:	d112      	bne.n	800f1e8 <__mdiff+0x3c>
 800f1c2:	4629      	mov	r1, r5
 800f1c4:	4630      	mov	r0, r6
 800f1c6:	f7ff fd63 	bl	800ec90 <_Balloc>
 800f1ca:	4602      	mov	r2, r0
 800f1cc:	b928      	cbnz	r0, 800f1da <__mdiff+0x2e>
 800f1ce:	4b3f      	ldr	r3, [pc, #252]	@ (800f2cc <__mdiff+0x120>)
 800f1d0:	f240 2137 	movw	r1, #567	@ 0x237
 800f1d4:	483e      	ldr	r0, [pc, #248]	@ (800f2d0 <__mdiff+0x124>)
 800f1d6:	f000 fcc9 	bl	800fb6c <__assert_func>
 800f1da:	2301      	movs	r3, #1
 800f1dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f1e0:	4610      	mov	r0, r2
 800f1e2:	b003      	add	sp, #12
 800f1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1e8:	bfbc      	itt	lt
 800f1ea:	464b      	movlt	r3, r9
 800f1ec:	46a1      	movlt	r9, r4
 800f1ee:	4630      	mov	r0, r6
 800f1f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f1f4:	bfba      	itte	lt
 800f1f6:	461c      	movlt	r4, r3
 800f1f8:	2501      	movlt	r5, #1
 800f1fa:	2500      	movge	r5, #0
 800f1fc:	f7ff fd48 	bl	800ec90 <_Balloc>
 800f200:	4602      	mov	r2, r0
 800f202:	b918      	cbnz	r0, 800f20c <__mdiff+0x60>
 800f204:	4b31      	ldr	r3, [pc, #196]	@ (800f2cc <__mdiff+0x120>)
 800f206:	f240 2145 	movw	r1, #581	@ 0x245
 800f20a:	e7e3      	b.n	800f1d4 <__mdiff+0x28>
 800f20c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f210:	6926      	ldr	r6, [r4, #16]
 800f212:	60c5      	str	r5, [r0, #12]
 800f214:	f109 0310 	add.w	r3, r9, #16
 800f218:	f109 0514 	add.w	r5, r9, #20
 800f21c:	f104 0e14 	add.w	lr, r4, #20
 800f220:	f100 0b14 	add.w	fp, r0, #20
 800f224:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f228:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f22c:	9301      	str	r3, [sp, #4]
 800f22e:	46d9      	mov	r9, fp
 800f230:	f04f 0c00 	mov.w	ip, #0
 800f234:	9b01      	ldr	r3, [sp, #4]
 800f236:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f23a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f23e:	9301      	str	r3, [sp, #4]
 800f240:	fa1f f38a 	uxth.w	r3, sl
 800f244:	4619      	mov	r1, r3
 800f246:	b283      	uxth	r3, r0
 800f248:	1acb      	subs	r3, r1, r3
 800f24a:	0c00      	lsrs	r0, r0, #16
 800f24c:	4463      	add	r3, ip
 800f24e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f252:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f256:	b29b      	uxth	r3, r3
 800f258:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f25c:	4576      	cmp	r6, lr
 800f25e:	f849 3b04 	str.w	r3, [r9], #4
 800f262:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f266:	d8e5      	bhi.n	800f234 <__mdiff+0x88>
 800f268:	1b33      	subs	r3, r6, r4
 800f26a:	3b15      	subs	r3, #21
 800f26c:	f023 0303 	bic.w	r3, r3, #3
 800f270:	3415      	adds	r4, #21
 800f272:	3304      	adds	r3, #4
 800f274:	42a6      	cmp	r6, r4
 800f276:	bf38      	it	cc
 800f278:	2304      	movcc	r3, #4
 800f27a:	441d      	add	r5, r3
 800f27c:	445b      	add	r3, fp
 800f27e:	461e      	mov	r6, r3
 800f280:	462c      	mov	r4, r5
 800f282:	4544      	cmp	r4, r8
 800f284:	d30e      	bcc.n	800f2a4 <__mdiff+0xf8>
 800f286:	f108 0103 	add.w	r1, r8, #3
 800f28a:	1b49      	subs	r1, r1, r5
 800f28c:	f021 0103 	bic.w	r1, r1, #3
 800f290:	3d03      	subs	r5, #3
 800f292:	45a8      	cmp	r8, r5
 800f294:	bf38      	it	cc
 800f296:	2100      	movcc	r1, #0
 800f298:	440b      	add	r3, r1
 800f29a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f29e:	b191      	cbz	r1, 800f2c6 <__mdiff+0x11a>
 800f2a0:	6117      	str	r7, [r2, #16]
 800f2a2:	e79d      	b.n	800f1e0 <__mdiff+0x34>
 800f2a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800f2a8:	46e6      	mov	lr, ip
 800f2aa:	0c08      	lsrs	r0, r1, #16
 800f2ac:	fa1c fc81 	uxtah	ip, ip, r1
 800f2b0:	4471      	add	r1, lr
 800f2b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f2b6:	b289      	uxth	r1, r1
 800f2b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f2bc:	f846 1b04 	str.w	r1, [r6], #4
 800f2c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f2c4:	e7dd      	b.n	800f282 <__mdiff+0xd6>
 800f2c6:	3f01      	subs	r7, #1
 800f2c8:	e7e7      	b.n	800f29a <__mdiff+0xee>
 800f2ca:	bf00      	nop
 800f2cc:	08013210 	.word	0x08013210
 800f2d0:	08013221 	.word	0x08013221

0800f2d4 <__d2b>:
 800f2d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f2d8:	460f      	mov	r7, r1
 800f2da:	2101      	movs	r1, #1
 800f2dc:	ec59 8b10 	vmov	r8, r9, d0
 800f2e0:	4616      	mov	r6, r2
 800f2e2:	f7ff fcd5 	bl	800ec90 <_Balloc>
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	b930      	cbnz	r0, 800f2f8 <__d2b+0x24>
 800f2ea:	4602      	mov	r2, r0
 800f2ec:	4b23      	ldr	r3, [pc, #140]	@ (800f37c <__d2b+0xa8>)
 800f2ee:	4824      	ldr	r0, [pc, #144]	@ (800f380 <__d2b+0xac>)
 800f2f0:	f240 310f 	movw	r1, #783	@ 0x30f
 800f2f4:	f000 fc3a 	bl	800fb6c <__assert_func>
 800f2f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f2fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f300:	b10d      	cbz	r5, 800f306 <__d2b+0x32>
 800f302:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f306:	9301      	str	r3, [sp, #4]
 800f308:	f1b8 0300 	subs.w	r3, r8, #0
 800f30c:	d023      	beq.n	800f356 <__d2b+0x82>
 800f30e:	4668      	mov	r0, sp
 800f310:	9300      	str	r3, [sp, #0]
 800f312:	f7ff fd84 	bl	800ee1e <__lo0bits>
 800f316:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f31a:	b1d0      	cbz	r0, 800f352 <__d2b+0x7e>
 800f31c:	f1c0 0320 	rsb	r3, r0, #32
 800f320:	fa02 f303 	lsl.w	r3, r2, r3
 800f324:	430b      	orrs	r3, r1
 800f326:	40c2      	lsrs	r2, r0
 800f328:	6163      	str	r3, [r4, #20]
 800f32a:	9201      	str	r2, [sp, #4]
 800f32c:	9b01      	ldr	r3, [sp, #4]
 800f32e:	61a3      	str	r3, [r4, #24]
 800f330:	2b00      	cmp	r3, #0
 800f332:	bf0c      	ite	eq
 800f334:	2201      	moveq	r2, #1
 800f336:	2202      	movne	r2, #2
 800f338:	6122      	str	r2, [r4, #16]
 800f33a:	b1a5      	cbz	r5, 800f366 <__d2b+0x92>
 800f33c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f340:	4405      	add	r5, r0
 800f342:	603d      	str	r5, [r7, #0]
 800f344:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f348:	6030      	str	r0, [r6, #0]
 800f34a:	4620      	mov	r0, r4
 800f34c:	b003      	add	sp, #12
 800f34e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f352:	6161      	str	r1, [r4, #20]
 800f354:	e7ea      	b.n	800f32c <__d2b+0x58>
 800f356:	a801      	add	r0, sp, #4
 800f358:	f7ff fd61 	bl	800ee1e <__lo0bits>
 800f35c:	9b01      	ldr	r3, [sp, #4]
 800f35e:	6163      	str	r3, [r4, #20]
 800f360:	3020      	adds	r0, #32
 800f362:	2201      	movs	r2, #1
 800f364:	e7e8      	b.n	800f338 <__d2b+0x64>
 800f366:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f36a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f36e:	6038      	str	r0, [r7, #0]
 800f370:	6918      	ldr	r0, [r3, #16]
 800f372:	f7ff fd35 	bl	800ede0 <__hi0bits>
 800f376:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f37a:	e7e5      	b.n	800f348 <__d2b+0x74>
 800f37c:	08013210 	.word	0x08013210
 800f380:	08013221 	.word	0x08013221

0800f384 <__ssputs_r>:
 800f384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f388:	688e      	ldr	r6, [r1, #8]
 800f38a:	461f      	mov	r7, r3
 800f38c:	42be      	cmp	r6, r7
 800f38e:	680b      	ldr	r3, [r1, #0]
 800f390:	4682      	mov	sl, r0
 800f392:	460c      	mov	r4, r1
 800f394:	4690      	mov	r8, r2
 800f396:	d82d      	bhi.n	800f3f4 <__ssputs_r+0x70>
 800f398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f39c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f3a0:	d026      	beq.n	800f3f0 <__ssputs_r+0x6c>
 800f3a2:	6965      	ldr	r5, [r4, #20]
 800f3a4:	6909      	ldr	r1, [r1, #16]
 800f3a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f3aa:	eba3 0901 	sub.w	r9, r3, r1
 800f3ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f3b2:	1c7b      	adds	r3, r7, #1
 800f3b4:	444b      	add	r3, r9
 800f3b6:	106d      	asrs	r5, r5, #1
 800f3b8:	429d      	cmp	r5, r3
 800f3ba:	bf38      	it	cc
 800f3bc:	461d      	movcc	r5, r3
 800f3be:	0553      	lsls	r3, r2, #21
 800f3c0:	d527      	bpl.n	800f412 <__ssputs_r+0x8e>
 800f3c2:	4629      	mov	r1, r5
 800f3c4:	f7ff fbd8 	bl	800eb78 <_malloc_r>
 800f3c8:	4606      	mov	r6, r0
 800f3ca:	b360      	cbz	r0, 800f426 <__ssputs_r+0xa2>
 800f3cc:	6921      	ldr	r1, [r4, #16]
 800f3ce:	464a      	mov	r2, r9
 800f3d0:	f7fe fcf7 	bl	800ddc2 <memcpy>
 800f3d4:	89a3      	ldrh	r3, [r4, #12]
 800f3d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3de:	81a3      	strh	r3, [r4, #12]
 800f3e0:	6126      	str	r6, [r4, #16]
 800f3e2:	6165      	str	r5, [r4, #20]
 800f3e4:	444e      	add	r6, r9
 800f3e6:	eba5 0509 	sub.w	r5, r5, r9
 800f3ea:	6026      	str	r6, [r4, #0]
 800f3ec:	60a5      	str	r5, [r4, #8]
 800f3ee:	463e      	mov	r6, r7
 800f3f0:	42be      	cmp	r6, r7
 800f3f2:	d900      	bls.n	800f3f6 <__ssputs_r+0x72>
 800f3f4:	463e      	mov	r6, r7
 800f3f6:	6820      	ldr	r0, [r4, #0]
 800f3f8:	4632      	mov	r2, r6
 800f3fa:	4641      	mov	r1, r8
 800f3fc:	f000 fb6a 	bl	800fad4 <memmove>
 800f400:	68a3      	ldr	r3, [r4, #8]
 800f402:	1b9b      	subs	r3, r3, r6
 800f404:	60a3      	str	r3, [r4, #8]
 800f406:	6823      	ldr	r3, [r4, #0]
 800f408:	4433      	add	r3, r6
 800f40a:	6023      	str	r3, [r4, #0]
 800f40c:	2000      	movs	r0, #0
 800f40e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f412:	462a      	mov	r2, r5
 800f414:	f000 fbee 	bl	800fbf4 <_realloc_r>
 800f418:	4606      	mov	r6, r0
 800f41a:	2800      	cmp	r0, #0
 800f41c:	d1e0      	bne.n	800f3e0 <__ssputs_r+0x5c>
 800f41e:	6921      	ldr	r1, [r4, #16]
 800f420:	4650      	mov	r0, sl
 800f422:	f7ff fb35 	bl	800ea90 <_free_r>
 800f426:	230c      	movs	r3, #12
 800f428:	f8ca 3000 	str.w	r3, [sl]
 800f42c:	89a3      	ldrh	r3, [r4, #12]
 800f42e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f432:	81a3      	strh	r3, [r4, #12]
 800f434:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f438:	e7e9      	b.n	800f40e <__ssputs_r+0x8a>
	...

0800f43c <_svfiprintf_r>:
 800f43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f440:	4698      	mov	r8, r3
 800f442:	898b      	ldrh	r3, [r1, #12]
 800f444:	061b      	lsls	r3, r3, #24
 800f446:	b09d      	sub	sp, #116	@ 0x74
 800f448:	4607      	mov	r7, r0
 800f44a:	460d      	mov	r5, r1
 800f44c:	4614      	mov	r4, r2
 800f44e:	d510      	bpl.n	800f472 <_svfiprintf_r+0x36>
 800f450:	690b      	ldr	r3, [r1, #16]
 800f452:	b973      	cbnz	r3, 800f472 <_svfiprintf_r+0x36>
 800f454:	2140      	movs	r1, #64	@ 0x40
 800f456:	f7ff fb8f 	bl	800eb78 <_malloc_r>
 800f45a:	6028      	str	r0, [r5, #0]
 800f45c:	6128      	str	r0, [r5, #16]
 800f45e:	b930      	cbnz	r0, 800f46e <_svfiprintf_r+0x32>
 800f460:	230c      	movs	r3, #12
 800f462:	603b      	str	r3, [r7, #0]
 800f464:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f468:	b01d      	add	sp, #116	@ 0x74
 800f46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f46e:	2340      	movs	r3, #64	@ 0x40
 800f470:	616b      	str	r3, [r5, #20]
 800f472:	2300      	movs	r3, #0
 800f474:	9309      	str	r3, [sp, #36]	@ 0x24
 800f476:	2320      	movs	r3, #32
 800f478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f480:	2330      	movs	r3, #48	@ 0x30
 800f482:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f620 <_svfiprintf_r+0x1e4>
 800f486:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f48a:	f04f 0901 	mov.w	r9, #1
 800f48e:	4623      	mov	r3, r4
 800f490:	469a      	mov	sl, r3
 800f492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f496:	b10a      	cbz	r2, 800f49c <_svfiprintf_r+0x60>
 800f498:	2a25      	cmp	r2, #37	@ 0x25
 800f49a:	d1f9      	bne.n	800f490 <_svfiprintf_r+0x54>
 800f49c:	ebba 0b04 	subs.w	fp, sl, r4
 800f4a0:	d00b      	beq.n	800f4ba <_svfiprintf_r+0x7e>
 800f4a2:	465b      	mov	r3, fp
 800f4a4:	4622      	mov	r2, r4
 800f4a6:	4629      	mov	r1, r5
 800f4a8:	4638      	mov	r0, r7
 800f4aa:	f7ff ff6b 	bl	800f384 <__ssputs_r>
 800f4ae:	3001      	adds	r0, #1
 800f4b0:	f000 80a7 	beq.w	800f602 <_svfiprintf_r+0x1c6>
 800f4b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4b6:	445a      	add	r2, fp
 800f4b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800f4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	f000 809f 	beq.w	800f602 <_svfiprintf_r+0x1c6>
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f4ce:	f10a 0a01 	add.w	sl, sl, #1
 800f4d2:	9304      	str	r3, [sp, #16]
 800f4d4:	9307      	str	r3, [sp, #28]
 800f4d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f4da:	931a      	str	r3, [sp, #104]	@ 0x68
 800f4dc:	4654      	mov	r4, sl
 800f4de:	2205      	movs	r2, #5
 800f4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4e4:	484e      	ldr	r0, [pc, #312]	@ (800f620 <_svfiprintf_r+0x1e4>)
 800f4e6:	f7f0 fe93 	bl	8000210 <memchr>
 800f4ea:	9a04      	ldr	r2, [sp, #16]
 800f4ec:	b9d8      	cbnz	r0, 800f526 <_svfiprintf_r+0xea>
 800f4ee:	06d0      	lsls	r0, r2, #27
 800f4f0:	bf44      	itt	mi
 800f4f2:	2320      	movmi	r3, #32
 800f4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f4f8:	0711      	lsls	r1, r2, #28
 800f4fa:	bf44      	itt	mi
 800f4fc:	232b      	movmi	r3, #43	@ 0x2b
 800f4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f502:	f89a 3000 	ldrb.w	r3, [sl]
 800f506:	2b2a      	cmp	r3, #42	@ 0x2a
 800f508:	d015      	beq.n	800f536 <_svfiprintf_r+0xfa>
 800f50a:	9a07      	ldr	r2, [sp, #28]
 800f50c:	4654      	mov	r4, sl
 800f50e:	2000      	movs	r0, #0
 800f510:	f04f 0c0a 	mov.w	ip, #10
 800f514:	4621      	mov	r1, r4
 800f516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f51a:	3b30      	subs	r3, #48	@ 0x30
 800f51c:	2b09      	cmp	r3, #9
 800f51e:	d94b      	bls.n	800f5b8 <_svfiprintf_r+0x17c>
 800f520:	b1b0      	cbz	r0, 800f550 <_svfiprintf_r+0x114>
 800f522:	9207      	str	r2, [sp, #28]
 800f524:	e014      	b.n	800f550 <_svfiprintf_r+0x114>
 800f526:	eba0 0308 	sub.w	r3, r0, r8
 800f52a:	fa09 f303 	lsl.w	r3, r9, r3
 800f52e:	4313      	orrs	r3, r2
 800f530:	9304      	str	r3, [sp, #16]
 800f532:	46a2      	mov	sl, r4
 800f534:	e7d2      	b.n	800f4dc <_svfiprintf_r+0xa0>
 800f536:	9b03      	ldr	r3, [sp, #12]
 800f538:	1d19      	adds	r1, r3, #4
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	9103      	str	r1, [sp, #12]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	bfbb      	ittet	lt
 800f542:	425b      	neglt	r3, r3
 800f544:	f042 0202 	orrlt.w	r2, r2, #2
 800f548:	9307      	strge	r3, [sp, #28]
 800f54a:	9307      	strlt	r3, [sp, #28]
 800f54c:	bfb8      	it	lt
 800f54e:	9204      	strlt	r2, [sp, #16]
 800f550:	7823      	ldrb	r3, [r4, #0]
 800f552:	2b2e      	cmp	r3, #46	@ 0x2e
 800f554:	d10a      	bne.n	800f56c <_svfiprintf_r+0x130>
 800f556:	7863      	ldrb	r3, [r4, #1]
 800f558:	2b2a      	cmp	r3, #42	@ 0x2a
 800f55a:	d132      	bne.n	800f5c2 <_svfiprintf_r+0x186>
 800f55c:	9b03      	ldr	r3, [sp, #12]
 800f55e:	1d1a      	adds	r2, r3, #4
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	9203      	str	r2, [sp, #12]
 800f564:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f568:	3402      	adds	r4, #2
 800f56a:	9305      	str	r3, [sp, #20]
 800f56c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f630 <_svfiprintf_r+0x1f4>
 800f570:	7821      	ldrb	r1, [r4, #0]
 800f572:	2203      	movs	r2, #3
 800f574:	4650      	mov	r0, sl
 800f576:	f7f0 fe4b 	bl	8000210 <memchr>
 800f57a:	b138      	cbz	r0, 800f58c <_svfiprintf_r+0x150>
 800f57c:	9b04      	ldr	r3, [sp, #16]
 800f57e:	eba0 000a 	sub.w	r0, r0, sl
 800f582:	2240      	movs	r2, #64	@ 0x40
 800f584:	4082      	lsls	r2, r0
 800f586:	4313      	orrs	r3, r2
 800f588:	3401      	adds	r4, #1
 800f58a:	9304      	str	r3, [sp, #16]
 800f58c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f590:	4824      	ldr	r0, [pc, #144]	@ (800f624 <_svfiprintf_r+0x1e8>)
 800f592:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f596:	2206      	movs	r2, #6
 800f598:	f7f0 fe3a 	bl	8000210 <memchr>
 800f59c:	2800      	cmp	r0, #0
 800f59e:	d036      	beq.n	800f60e <_svfiprintf_r+0x1d2>
 800f5a0:	4b21      	ldr	r3, [pc, #132]	@ (800f628 <_svfiprintf_r+0x1ec>)
 800f5a2:	bb1b      	cbnz	r3, 800f5ec <_svfiprintf_r+0x1b0>
 800f5a4:	9b03      	ldr	r3, [sp, #12]
 800f5a6:	3307      	adds	r3, #7
 800f5a8:	f023 0307 	bic.w	r3, r3, #7
 800f5ac:	3308      	adds	r3, #8
 800f5ae:	9303      	str	r3, [sp, #12]
 800f5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5b2:	4433      	add	r3, r6
 800f5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5b6:	e76a      	b.n	800f48e <_svfiprintf_r+0x52>
 800f5b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5bc:	460c      	mov	r4, r1
 800f5be:	2001      	movs	r0, #1
 800f5c0:	e7a8      	b.n	800f514 <_svfiprintf_r+0xd8>
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	3401      	adds	r4, #1
 800f5c6:	9305      	str	r3, [sp, #20]
 800f5c8:	4619      	mov	r1, r3
 800f5ca:	f04f 0c0a 	mov.w	ip, #10
 800f5ce:	4620      	mov	r0, r4
 800f5d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5d4:	3a30      	subs	r2, #48	@ 0x30
 800f5d6:	2a09      	cmp	r2, #9
 800f5d8:	d903      	bls.n	800f5e2 <_svfiprintf_r+0x1a6>
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d0c6      	beq.n	800f56c <_svfiprintf_r+0x130>
 800f5de:	9105      	str	r1, [sp, #20]
 800f5e0:	e7c4      	b.n	800f56c <_svfiprintf_r+0x130>
 800f5e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800f5e6:	4604      	mov	r4, r0
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	e7f0      	b.n	800f5ce <_svfiprintf_r+0x192>
 800f5ec:	ab03      	add	r3, sp, #12
 800f5ee:	9300      	str	r3, [sp, #0]
 800f5f0:	462a      	mov	r2, r5
 800f5f2:	4b0e      	ldr	r3, [pc, #56]	@ (800f62c <_svfiprintf_r+0x1f0>)
 800f5f4:	a904      	add	r1, sp, #16
 800f5f6:	4638      	mov	r0, r7
 800f5f8:	f7fd fd6e 	bl	800d0d8 <_printf_float>
 800f5fc:	1c42      	adds	r2, r0, #1
 800f5fe:	4606      	mov	r6, r0
 800f600:	d1d6      	bne.n	800f5b0 <_svfiprintf_r+0x174>
 800f602:	89ab      	ldrh	r3, [r5, #12]
 800f604:	065b      	lsls	r3, r3, #25
 800f606:	f53f af2d 	bmi.w	800f464 <_svfiprintf_r+0x28>
 800f60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f60c:	e72c      	b.n	800f468 <_svfiprintf_r+0x2c>
 800f60e:	ab03      	add	r3, sp, #12
 800f610:	9300      	str	r3, [sp, #0]
 800f612:	462a      	mov	r2, r5
 800f614:	4b05      	ldr	r3, [pc, #20]	@ (800f62c <_svfiprintf_r+0x1f0>)
 800f616:	a904      	add	r1, sp, #16
 800f618:	4638      	mov	r0, r7
 800f61a:	f7fd fff5 	bl	800d608 <_printf_i>
 800f61e:	e7ed      	b.n	800f5fc <_svfiprintf_r+0x1c0>
 800f620:	0801327a 	.word	0x0801327a
 800f624:	08013284 	.word	0x08013284
 800f628:	0800d0d9 	.word	0x0800d0d9
 800f62c:	0800f385 	.word	0x0800f385
 800f630:	08013280 	.word	0x08013280

0800f634 <__sfputc_r>:
 800f634:	6893      	ldr	r3, [r2, #8]
 800f636:	3b01      	subs	r3, #1
 800f638:	2b00      	cmp	r3, #0
 800f63a:	b410      	push	{r4}
 800f63c:	6093      	str	r3, [r2, #8]
 800f63e:	da08      	bge.n	800f652 <__sfputc_r+0x1e>
 800f640:	6994      	ldr	r4, [r2, #24]
 800f642:	42a3      	cmp	r3, r4
 800f644:	db01      	blt.n	800f64a <__sfputc_r+0x16>
 800f646:	290a      	cmp	r1, #10
 800f648:	d103      	bne.n	800f652 <__sfputc_r+0x1e>
 800f64a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f64e:	f7fe baa4 	b.w	800db9a <__swbuf_r>
 800f652:	6813      	ldr	r3, [r2, #0]
 800f654:	1c58      	adds	r0, r3, #1
 800f656:	6010      	str	r0, [r2, #0]
 800f658:	7019      	strb	r1, [r3, #0]
 800f65a:	4608      	mov	r0, r1
 800f65c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f660:	4770      	bx	lr

0800f662 <__sfputs_r>:
 800f662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f664:	4606      	mov	r6, r0
 800f666:	460f      	mov	r7, r1
 800f668:	4614      	mov	r4, r2
 800f66a:	18d5      	adds	r5, r2, r3
 800f66c:	42ac      	cmp	r4, r5
 800f66e:	d101      	bne.n	800f674 <__sfputs_r+0x12>
 800f670:	2000      	movs	r0, #0
 800f672:	e007      	b.n	800f684 <__sfputs_r+0x22>
 800f674:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f678:	463a      	mov	r2, r7
 800f67a:	4630      	mov	r0, r6
 800f67c:	f7ff ffda 	bl	800f634 <__sfputc_r>
 800f680:	1c43      	adds	r3, r0, #1
 800f682:	d1f3      	bne.n	800f66c <__sfputs_r+0xa>
 800f684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f688 <_vfiprintf_r>:
 800f688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f68c:	460d      	mov	r5, r1
 800f68e:	b09d      	sub	sp, #116	@ 0x74
 800f690:	4614      	mov	r4, r2
 800f692:	4698      	mov	r8, r3
 800f694:	4606      	mov	r6, r0
 800f696:	b118      	cbz	r0, 800f6a0 <_vfiprintf_r+0x18>
 800f698:	6a03      	ldr	r3, [r0, #32]
 800f69a:	b90b      	cbnz	r3, 800f6a0 <_vfiprintf_r+0x18>
 800f69c:	f7fe f95e 	bl	800d95c <__sinit>
 800f6a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6a2:	07d9      	lsls	r1, r3, #31
 800f6a4:	d405      	bmi.n	800f6b2 <_vfiprintf_r+0x2a>
 800f6a6:	89ab      	ldrh	r3, [r5, #12]
 800f6a8:	059a      	lsls	r2, r3, #22
 800f6aa:	d402      	bmi.n	800f6b2 <_vfiprintf_r+0x2a>
 800f6ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6ae:	f7fe fb86 	bl	800ddbe <__retarget_lock_acquire_recursive>
 800f6b2:	89ab      	ldrh	r3, [r5, #12]
 800f6b4:	071b      	lsls	r3, r3, #28
 800f6b6:	d501      	bpl.n	800f6bc <_vfiprintf_r+0x34>
 800f6b8:	692b      	ldr	r3, [r5, #16]
 800f6ba:	b99b      	cbnz	r3, 800f6e4 <_vfiprintf_r+0x5c>
 800f6bc:	4629      	mov	r1, r5
 800f6be:	4630      	mov	r0, r6
 800f6c0:	f7fe faaa 	bl	800dc18 <__swsetup_r>
 800f6c4:	b170      	cbz	r0, 800f6e4 <_vfiprintf_r+0x5c>
 800f6c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6c8:	07dc      	lsls	r4, r3, #31
 800f6ca:	d504      	bpl.n	800f6d6 <_vfiprintf_r+0x4e>
 800f6cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6d0:	b01d      	add	sp, #116	@ 0x74
 800f6d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6d6:	89ab      	ldrh	r3, [r5, #12]
 800f6d8:	0598      	lsls	r0, r3, #22
 800f6da:	d4f7      	bmi.n	800f6cc <_vfiprintf_r+0x44>
 800f6dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6de:	f7fe fb6f 	bl	800ddc0 <__retarget_lock_release_recursive>
 800f6e2:	e7f3      	b.n	800f6cc <_vfiprintf_r+0x44>
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6e8:	2320      	movs	r3, #32
 800f6ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f6ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6f2:	2330      	movs	r3, #48	@ 0x30
 800f6f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f8a4 <_vfiprintf_r+0x21c>
 800f6f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f6fc:	f04f 0901 	mov.w	r9, #1
 800f700:	4623      	mov	r3, r4
 800f702:	469a      	mov	sl, r3
 800f704:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f708:	b10a      	cbz	r2, 800f70e <_vfiprintf_r+0x86>
 800f70a:	2a25      	cmp	r2, #37	@ 0x25
 800f70c:	d1f9      	bne.n	800f702 <_vfiprintf_r+0x7a>
 800f70e:	ebba 0b04 	subs.w	fp, sl, r4
 800f712:	d00b      	beq.n	800f72c <_vfiprintf_r+0xa4>
 800f714:	465b      	mov	r3, fp
 800f716:	4622      	mov	r2, r4
 800f718:	4629      	mov	r1, r5
 800f71a:	4630      	mov	r0, r6
 800f71c:	f7ff ffa1 	bl	800f662 <__sfputs_r>
 800f720:	3001      	adds	r0, #1
 800f722:	f000 80a7 	beq.w	800f874 <_vfiprintf_r+0x1ec>
 800f726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f728:	445a      	add	r2, fp
 800f72a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f72c:	f89a 3000 	ldrb.w	r3, [sl]
 800f730:	2b00      	cmp	r3, #0
 800f732:	f000 809f 	beq.w	800f874 <_vfiprintf_r+0x1ec>
 800f736:	2300      	movs	r3, #0
 800f738:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f73c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f740:	f10a 0a01 	add.w	sl, sl, #1
 800f744:	9304      	str	r3, [sp, #16]
 800f746:	9307      	str	r3, [sp, #28]
 800f748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f74c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f74e:	4654      	mov	r4, sl
 800f750:	2205      	movs	r2, #5
 800f752:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f756:	4853      	ldr	r0, [pc, #332]	@ (800f8a4 <_vfiprintf_r+0x21c>)
 800f758:	f7f0 fd5a 	bl	8000210 <memchr>
 800f75c:	9a04      	ldr	r2, [sp, #16]
 800f75e:	b9d8      	cbnz	r0, 800f798 <_vfiprintf_r+0x110>
 800f760:	06d1      	lsls	r1, r2, #27
 800f762:	bf44      	itt	mi
 800f764:	2320      	movmi	r3, #32
 800f766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f76a:	0713      	lsls	r3, r2, #28
 800f76c:	bf44      	itt	mi
 800f76e:	232b      	movmi	r3, #43	@ 0x2b
 800f770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f774:	f89a 3000 	ldrb.w	r3, [sl]
 800f778:	2b2a      	cmp	r3, #42	@ 0x2a
 800f77a:	d015      	beq.n	800f7a8 <_vfiprintf_r+0x120>
 800f77c:	9a07      	ldr	r2, [sp, #28]
 800f77e:	4654      	mov	r4, sl
 800f780:	2000      	movs	r0, #0
 800f782:	f04f 0c0a 	mov.w	ip, #10
 800f786:	4621      	mov	r1, r4
 800f788:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f78c:	3b30      	subs	r3, #48	@ 0x30
 800f78e:	2b09      	cmp	r3, #9
 800f790:	d94b      	bls.n	800f82a <_vfiprintf_r+0x1a2>
 800f792:	b1b0      	cbz	r0, 800f7c2 <_vfiprintf_r+0x13a>
 800f794:	9207      	str	r2, [sp, #28]
 800f796:	e014      	b.n	800f7c2 <_vfiprintf_r+0x13a>
 800f798:	eba0 0308 	sub.w	r3, r0, r8
 800f79c:	fa09 f303 	lsl.w	r3, r9, r3
 800f7a0:	4313      	orrs	r3, r2
 800f7a2:	9304      	str	r3, [sp, #16]
 800f7a4:	46a2      	mov	sl, r4
 800f7a6:	e7d2      	b.n	800f74e <_vfiprintf_r+0xc6>
 800f7a8:	9b03      	ldr	r3, [sp, #12]
 800f7aa:	1d19      	adds	r1, r3, #4
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	9103      	str	r1, [sp, #12]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	bfbb      	ittet	lt
 800f7b4:	425b      	neglt	r3, r3
 800f7b6:	f042 0202 	orrlt.w	r2, r2, #2
 800f7ba:	9307      	strge	r3, [sp, #28]
 800f7bc:	9307      	strlt	r3, [sp, #28]
 800f7be:	bfb8      	it	lt
 800f7c0:	9204      	strlt	r2, [sp, #16]
 800f7c2:	7823      	ldrb	r3, [r4, #0]
 800f7c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f7c6:	d10a      	bne.n	800f7de <_vfiprintf_r+0x156>
 800f7c8:	7863      	ldrb	r3, [r4, #1]
 800f7ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7cc:	d132      	bne.n	800f834 <_vfiprintf_r+0x1ac>
 800f7ce:	9b03      	ldr	r3, [sp, #12]
 800f7d0:	1d1a      	adds	r2, r3, #4
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	9203      	str	r2, [sp, #12]
 800f7d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f7da:	3402      	adds	r4, #2
 800f7dc:	9305      	str	r3, [sp, #20]
 800f7de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f8b4 <_vfiprintf_r+0x22c>
 800f7e2:	7821      	ldrb	r1, [r4, #0]
 800f7e4:	2203      	movs	r2, #3
 800f7e6:	4650      	mov	r0, sl
 800f7e8:	f7f0 fd12 	bl	8000210 <memchr>
 800f7ec:	b138      	cbz	r0, 800f7fe <_vfiprintf_r+0x176>
 800f7ee:	9b04      	ldr	r3, [sp, #16]
 800f7f0:	eba0 000a 	sub.w	r0, r0, sl
 800f7f4:	2240      	movs	r2, #64	@ 0x40
 800f7f6:	4082      	lsls	r2, r0
 800f7f8:	4313      	orrs	r3, r2
 800f7fa:	3401      	adds	r4, #1
 800f7fc:	9304      	str	r3, [sp, #16]
 800f7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f802:	4829      	ldr	r0, [pc, #164]	@ (800f8a8 <_vfiprintf_r+0x220>)
 800f804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f808:	2206      	movs	r2, #6
 800f80a:	f7f0 fd01 	bl	8000210 <memchr>
 800f80e:	2800      	cmp	r0, #0
 800f810:	d03f      	beq.n	800f892 <_vfiprintf_r+0x20a>
 800f812:	4b26      	ldr	r3, [pc, #152]	@ (800f8ac <_vfiprintf_r+0x224>)
 800f814:	bb1b      	cbnz	r3, 800f85e <_vfiprintf_r+0x1d6>
 800f816:	9b03      	ldr	r3, [sp, #12]
 800f818:	3307      	adds	r3, #7
 800f81a:	f023 0307 	bic.w	r3, r3, #7
 800f81e:	3308      	adds	r3, #8
 800f820:	9303      	str	r3, [sp, #12]
 800f822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f824:	443b      	add	r3, r7
 800f826:	9309      	str	r3, [sp, #36]	@ 0x24
 800f828:	e76a      	b.n	800f700 <_vfiprintf_r+0x78>
 800f82a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f82e:	460c      	mov	r4, r1
 800f830:	2001      	movs	r0, #1
 800f832:	e7a8      	b.n	800f786 <_vfiprintf_r+0xfe>
 800f834:	2300      	movs	r3, #0
 800f836:	3401      	adds	r4, #1
 800f838:	9305      	str	r3, [sp, #20]
 800f83a:	4619      	mov	r1, r3
 800f83c:	f04f 0c0a 	mov.w	ip, #10
 800f840:	4620      	mov	r0, r4
 800f842:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f846:	3a30      	subs	r2, #48	@ 0x30
 800f848:	2a09      	cmp	r2, #9
 800f84a:	d903      	bls.n	800f854 <_vfiprintf_r+0x1cc>
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d0c6      	beq.n	800f7de <_vfiprintf_r+0x156>
 800f850:	9105      	str	r1, [sp, #20]
 800f852:	e7c4      	b.n	800f7de <_vfiprintf_r+0x156>
 800f854:	fb0c 2101 	mla	r1, ip, r1, r2
 800f858:	4604      	mov	r4, r0
 800f85a:	2301      	movs	r3, #1
 800f85c:	e7f0      	b.n	800f840 <_vfiprintf_r+0x1b8>
 800f85e:	ab03      	add	r3, sp, #12
 800f860:	9300      	str	r3, [sp, #0]
 800f862:	462a      	mov	r2, r5
 800f864:	4b12      	ldr	r3, [pc, #72]	@ (800f8b0 <_vfiprintf_r+0x228>)
 800f866:	a904      	add	r1, sp, #16
 800f868:	4630      	mov	r0, r6
 800f86a:	f7fd fc35 	bl	800d0d8 <_printf_float>
 800f86e:	4607      	mov	r7, r0
 800f870:	1c78      	adds	r0, r7, #1
 800f872:	d1d6      	bne.n	800f822 <_vfiprintf_r+0x19a>
 800f874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f876:	07d9      	lsls	r1, r3, #31
 800f878:	d405      	bmi.n	800f886 <_vfiprintf_r+0x1fe>
 800f87a:	89ab      	ldrh	r3, [r5, #12]
 800f87c:	059a      	lsls	r2, r3, #22
 800f87e:	d402      	bmi.n	800f886 <_vfiprintf_r+0x1fe>
 800f880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f882:	f7fe fa9d 	bl	800ddc0 <__retarget_lock_release_recursive>
 800f886:	89ab      	ldrh	r3, [r5, #12]
 800f888:	065b      	lsls	r3, r3, #25
 800f88a:	f53f af1f 	bmi.w	800f6cc <_vfiprintf_r+0x44>
 800f88e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f890:	e71e      	b.n	800f6d0 <_vfiprintf_r+0x48>
 800f892:	ab03      	add	r3, sp, #12
 800f894:	9300      	str	r3, [sp, #0]
 800f896:	462a      	mov	r2, r5
 800f898:	4b05      	ldr	r3, [pc, #20]	@ (800f8b0 <_vfiprintf_r+0x228>)
 800f89a:	a904      	add	r1, sp, #16
 800f89c:	4630      	mov	r0, r6
 800f89e:	f7fd feb3 	bl	800d608 <_printf_i>
 800f8a2:	e7e4      	b.n	800f86e <_vfiprintf_r+0x1e6>
 800f8a4:	0801327a 	.word	0x0801327a
 800f8a8:	08013284 	.word	0x08013284
 800f8ac:	0800d0d9 	.word	0x0800d0d9
 800f8b0:	0800f663 	.word	0x0800f663
 800f8b4:	08013280 	.word	0x08013280

0800f8b8 <__sflush_r>:
 800f8b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8c0:	0716      	lsls	r6, r2, #28
 800f8c2:	4605      	mov	r5, r0
 800f8c4:	460c      	mov	r4, r1
 800f8c6:	d454      	bmi.n	800f972 <__sflush_r+0xba>
 800f8c8:	684b      	ldr	r3, [r1, #4]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	dc02      	bgt.n	800f8d4 <__sflush_r+0x1c>
 800f8ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	dd48      	ble.n	800f966 <__sflush_r+0xae>
 800f8d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f8d6:	2e00      	cmp	r6, #0
 800f8d8:	d045      	beq.n	800f966 <__sflush_r+0xae>
 800f8da:	2300      	movs	r3, #0
 800f8dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f8e0:	682f      	ldr	r7, [r5, #0]
 800f8e2:	6a21      	ldr	r1, [r4, #32]
 800f8e4:	602b      	str	r3, [r5, #0]
 800f8e6:	d030      	beq.n	800f94a <__sflush_r+0x92>
 800f8e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f8ea:	89a3      	ldrh	r3, [r4, #12]
 800f8ec:	0759      	lsls	r1, r3, #29
 800f8ee:	d505      	bpl.n	800f8fc <__sflush_r+0x44>
 800f8f0:	6863      	ldr	r3, [r4, #4]
 800f8f2:	1ad2      	subs	r2, r2, r3
 800f8f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f8f6:	b10b      	cbz	r3, 800f8fc <__sflush_r+0x44>
 800f8f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f8fa:	1ad2      	subs	r2, r2, r3
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f900:	6a21      	ldr	r1, [r4, #32]
 800f902:	4628      	mov	r0, r5
 800f904:	47b0      	blx	r6
 800f906:	1c43      	adds	r3, r0, #1
 800f908:	89a3      	ldrh	r3, [r4, #12]
 800f90a:	d106      	bne.n	800f91a <__sflush_r+0x62>
 800f90c:	6829      	ldr	r1, [r5, #0]
 800f90e:	291d      	cmp	r1, #29
 800f910:	d82b      	bhi.n	800f96a <__sflush_r+0xb2>
 800f912:	4a2a      	ldr	r2, [pc, #168]	@ (800f9bc <__sflush_r+0x104>)
 800f914:	40ca      	lsrs	r2, r1
 800f916:	07d6      	lsls	r6, r2, #31
 800f918:	d527      	bpl.n	800f96a <__sflush_r+0xb2>
 800f91a:	2200      	movs	r2, #0
 800f91c:	6062      	str	r2, [r4, #4]
 800f91e:	04d9      	lsls	r1, r3, #19
 800f920:	6922      	ldr	r2, [r4, #16]
 800f922:	6022      	str	r2, [r4, #0]
 800f924:	d504      	bpl.n	800f930 <__sflush_r+0x78>
 800f926:	1c42      	adds	r2, r0, #1
 800f928:	d101      	bne.n	800f92e <__sflush_r+0x76>
 800f92a:	682b      	ldr	r3, [r5, #0]
 800f92c:	b903      	cbnz	r3, 800f930 <__sflush_r+0x78>
 800f92e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f932:	602f      	str	r7, [r5, #0]
 800f934:	b1b9      	cbz	r1, 800f966 <__sflush_r+0xae>
 800f936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f93a:	4299      	cmp	r1, r3
 800f93c:	d002      	beq.n	800f944 <__sflush_r+0x8c>
 800f93e:	4628      	mov	r0, r5
 800f940:	f7ff f8a6 	bl	800ea90 <_free_r>
 800f944:	2300      	movs	r3, #0
 800f946:	6363      	str	r3, [r4, #52]	@ 0x34
 800f948:	e00d      	b.n	800f966 <__sflush_r+0xae>
 800f94a:	2301      	movs	r3, #1
 800f94c:	4628      	mov	r0, r5
 800f94e:	47b0      	blx	r6
 800f950:	4602      	mov	r2, r0
 800f952:	1c50      	adds	r0, r2, #1
 800f954:	d1c9      	bne.n	800f8ea <__sflush_r+0x32>
 800f956:	682b      	ldr	r3, [r5, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d0c6      	beq.n	800f8ea <__sflush_r+0x32>
 800f95c:	2b1d      	cmp	r3, #29
 800f95e:	d001      	beq.n	800f964 <__sflush_r+0xac>
 800f960:	2b16      	cmp	r3, #22
 800f962:	d11e      	bne.n	800f9a2 <__sflush_r+0xea>
 800f964:	602f      	str	r7, [r5, #0]
 800f966:	2000      	movs	r0, #0
 800f968:	e022      	b.n	800f9b0 <__sflush_r+0xf8>
 800f96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f96e:	b21b      	sxth	r3, r3
 800f970:	e01b      	b.n	800f9aa <__sflush_r+0xf2>
 800f972:	690f      	ldr	r7, [r1, #16]
 800f974:	2f00      	cmp	r7, #0
 800f976:	d0f6      	beq.n	800f966 <__sflush_r+0xae>
 800f978:	0793      	lsls	r3, r2, #30
 800f97a:	680e      	ldr	r6, [r1, #0]
 800f97c:	bf08      	it	eq
 800f97e:	694b      	ldreq	r3, [r1, #20]
 800f980:	600f      	str	r7, [r1, #0]
 800f982:	bf18      	it	ne
 800f984:	2300      	movne	r3, #0
 800f986:	eba6 0807 	sub.w	r8, r6, r7
 800f98a:	608b      	str	r3, [r1, #8]
 800f98c:	f1b8 0f00 	cmp.w	r8, #0
 800f990:	dde9      	ble.n	800f966 <__sflush_r+0xae>
 800f992:	6a21      	ldr	r1, [r4, #32]
 800f994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f996:	4643      	mov	r3, r8
 800f998:	463a      	mov	r2, r7
 800f99a:	4628      	mov	r0, r5
 800f99c:	47b0      	blx	r6
 800f99e:	2800      	cmp	r0, #0
 800f9a0:	dc08      	bgt.n	800f9b4 <__sflush_r+0xfc>
 800f9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9aa:	81a3      	strh	r3, [r4, #12]
 800f9ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9b4:	4407      	add	r7, r0
 800f9b6:	eba8 0800 	sub.w	r8, r8, r0
 800f9ba:	e7e7      	b.n	800f98c <__sflush_r+0xd4>
 800f9bc:	20400001 	.word	0x20400001

0800f9c0 <_fflush_r>:
 800f9c0:	b538      	push	{r3, r4, r5, lr}
 800f9c2:	690b      	ldr	r3, [r1, #16]
 800f9c4:	4605      	mov	r5, r0
 800f9c6:	460c      	mov	r4, r1
 800f9c8:	b913      	cbnz	r3, 800f9d0 <_fflush_r+0x10>
 800f9ca:	2500      	movs	r5, #0
 800f9cc:	4628      	mov	r0, r5
 800f9ce:	bd38      	pop	{r3, r4, r5, pc}
 800f9d0:	b118      	cbz	r0, 800f9da <_fflush_r+0x1a>
 800f9d2:	6a03      	ldr	r3, [r0, #32]
 800f9d4:	b90b      	cbnz	r3, 800f9da <_fflush_r+0x1a>
 800f9d6:	f7fd ffc1 	bl	800d95c <__sinit>
 800f9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d0f3      	beq.n	800f9ca <_fflush_r+0xa>
 800f9e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f9e4:	07d0      	lsls	r0, r2, #31
 800f9e6:	d404      	bmi.n	800f9f2 <_fflush_r+0x32>
 800f9e8:	0599      	lsls	r1, r3, #22
 800f9ea:	d402      	bmi.n	800f9f2 <_fflush_r+0x32>
 800f9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f9ee:	f7fe f9e6 	bl	800ddbe <__retarget_lock_acquire_recursive>
 800f9f2:	4628      	mov	r0, r5
 800f9f4:	4621      	mov	r1, r4
 800f9f6:	f7ff ff5f 	bl	800f8b8 <__sflush_r>
 800f9fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f9fc:	07da      	lsls	r2, r3, #31
 800f9fe:	4605      	mov	r5, r0
 800fa00:	d4e4      	bmi.n	800f9cc <_fflush_r+0xc>
 800fa02:	89a3      	ldrh	r3, [r4, #12]
 800fa04:	059b      	lsls	r3, r3, #22
 800fa06:	d4e1      	bmi.n	800f9cc <_fflush_r+0xc>
 800fa08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa0a:	f7fe f9d9 	bl	800ddc0 <__retarget_lock_release_recursive>
 800fa0e:	e7dd      	b.n	800f9cc <_fflush_r+0xc>

0800fa10 <__swhatbuf_r>:
 800fa10:	b570      	push	{r4, r5, r6, lr}
 800fa12:	460c      	mov	r4, r1
 800fa14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa18:	2900      	cmp	r1, #0
 800fa1a:	b096      	sub	sp, #88	@ 0x58
 800fa1c:	4615      	mov	r5, r2
 800fa1e:	461e      	mov	r6, r3
 800fa20:	da0d      	bge.n	800fa3e <__swhatbuf_r+0x2e>
 800fa22:	89a3      	ldrh	r3, [r4, #12]
 800fa24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fa28:	f04f 0100 	mov.w	r1, #0
 800fa2c:	bf14      	ite	ne
 800fa2e:	2340      	movne	r3, #64	@ 0x40
 800fa30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fa34:	2000      	movs	r0, #0
 800fa36:	6031      	str	r1, [r6, #0]
 800fa38:	602b      	str	r3, [r5, #0]
 800fa3a:	b016      	add	sp, #88	@ 0x58
 800fa3c:	bd70      	pop	{r4, r5, r6, pc}
 800fa3e:	466a      	mov	r2, sp
 800fa40:	f000 f862 	bl	800fb08 <_fstat_r>
 800fa44:	2800      	cmp	r0, #0
 800fa46:	dbec      	blt.n	800fa22 <__swhatbuf_r+0x12>
 800fa48:	9901      	ldr	r1, [sp, #4]
 800fa4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fa4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fa52:	4259      	negs	r1, r3
 800fa54:	4159      	adcs	r1, r3
 800fa56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fa5a:	e7eb      	b.n	800fa34 <__swhatbuf_r+0x24>

0800fa5c <__smakebuf_r>:
 800fa5c:	898b      	ldrh	r3, [r1, #12]
 800fa5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa60:	079d      	lsls	r5, r3, #30
 800fa62:	4606      	mov	r6, r0
 800fa64:	460c      	mov	r4, r1
 800fa66:	d507      	bpl.n	800fa78 <__smakebuf_r+0x1c>
 800fa68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fa6c:	6023      	str	r3, [r4, #0]
 800fa6e:	6123      	str	r3, [r4, #16]
 800fa70:	2301      	movs	r3, #1
 800fa72:	6163      	str	r3, [r4, #20]
 800fa74:	b003      	add	sp, #12
 800fa76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa78:	ab01      	add	r3, sp, #4
 800fa7a:	466a      	mov	r2, sp
 800fa7c:	f7ff ffc8 	bl	800fa10 <__swhatbuf_r>
 800fa80:	9f00      	ldr	r7, [sp, #0]
 800fa82:	4605      	mov	r5, r0
 800fa84:	4639      	mov	r1, r7
 800fa86:	4630      	mov	r0, r6
 800fa88:	f7ff f876 	bl	800eb78 <_malloc_r>
 800fa8c:	b948      	cbnz	r0, 800faa2 <__smakebuf_r+0x46>
 800fa8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa92:	059a      	lsls	r2, r3, #22
 800fa94:	d4ee      	bmi.n	800fa74 <__smakebuf_r+0x18>
 800fa96:	f023 0303 	bic.w	r3, r3, #3
 800fa9a:	f043 0302 	orr.w	r3, r3, #2
 800fa9e:	81a3      	strh	r3, [r4, #12]
 800faa0:	e7e2      	b.n	800fa68 <__smakebuf_r+0xc>
 800faa2:	89a3      	ldrh	r3, [r4, #12]
 800faa4:	6020      	str	r0, [r4, #0]
 800faa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faaa:	81a3      	strh	r3, [r4, #12]
 800faac:	9b01      	ldr	r3, [sp, #4]
 800faae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fab2:	b15b      	cbz	r3, 800facc <__smakebuf_r+0x70>
 800fab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fab8:	4630      	mov	r0, r6
 800faba:	f000 f837 	bl	800fb2c <_isatty_r>
 800fabe:	b128      	cbz	r0, 800facc <__smakebuf_r+0x70>
 800fac0:	89a3      	ldrh	r3, [r4, #12]
 800fac2:	f023 0303 	bic.w	r3, r3, #3
 800fac6:	f043 0301 	orr.w	r3, r3, #1
 800faca:	81a3      	strh	r3, [r4, #12]
 800facc:	89a3      	ldrh	r3, [r4, #12]
 800face:	431d      	orrs	r5, r3
 800fad0:	81a5      	strh	r5, [r4, #12]
 800fad2:	e7cf      	b.n	800fa74 <__smakebuf_r+0x18>

0800fad4 <memmove>:
 800fad4:	4288      	cmp	r0, r1
 800fad6:	b510      	push	{r4, lr}
 800fad8:	eb01 0402 	add.w	r4, r1, r2
 800fadc:	d902      	bls.n	800fae4 <memmove+0x10>
 800fade:	4284      	cmp	r4, r0
 800fae0:	4623      	mov	r3, r4
 800fae2:	d807      	bhi.n	800faf4 <memmove+0x20>
 800fae4:	1e43      	subs	r3, r0, #1
 800fae6:	42a1      	cmp	r1, r4
 800fae8:	d008      	beq.n	800fafc <memmove+0x28>
 800faea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800faee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800faf2:	e7f8      	b.n	800fae6 <memmove+0x12>
 800faf4:	4402      	add	r2, r0
 800faf6:	4601      	mov	r1, r0
 800faf8:	428a      	cmp	r2, r1
 800fafa:	d100      	bne.n	800fafe <memmove+0x2a>
 800fafc:	bd10      	pop	{r4, pc}
 800fafe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fb02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fb06:	e7f7      	b.n	800faf8 <memmove+0x24>

0800fb08 <_fstat_r>:
 800fb08:	b538      	push	{r3, r4, r5, lr}
 800fb0a:	4d07      	ldr	r5, [pc, #28]	@ (800fb28 <_fstat_r+0x20>)
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	4604      	mov	r4, r0
 800fb10:	4608      	mov	r0, r1
 800fb12:	4611      	mov	r1, r2
 800fb14:	602b      	str	r3, [r5, #0]
 800fb16:	f7f3 fe3f 	bl	8003798 <_fstat>
 800fb1a:	1c43      	adds	r3, r0, #1
 800fb1c:	d102      	bne.n	800fb24 <_fstat_r+0x1c>
 800fb1e:	682b      	ldr	r3, [r5, #0]
 800fb20:	b103      	cbz	r3, 800fb24 <_fstat_r+0x1c>
 800fb22:	6023      	str	r3, [r4, #0]
 800fb24:	bd38      	pop	{r3, r4, r5, pc}
 800fb26:	bf00      	nop
 800fb28:	2004c31c 	.word	0x2004c31c

0800fb2c <_isatty_r>:
 800fb2c:	b538      	push	{r3, r4, r5, lr}
 800fb2e:	4d06      	ldr	r5, [pc, #24]	@ (800fb48 <_isatty_r+0x1c>)
 800fb30:	2300      	movs	r3, #0
 800fb32:	4604      	mov	r4, r0
 800fb34:	4608      	mov	r0, r1
 800fb36:	602b      	str	r3, [r5, #0]
 800fb38:	f7f3 fe3e 	bl	80037b8 <_isatty>
 800fb3c:	1c43      	adds	r3, r0, #1
 800fb3e:	d102      	bne.n	800fb46 <_isatty_r+0x1a>
 800fb40:	682b      	ldr	r3, [r5, #0]
 800fb42:	b103      	cbz	r3, 800fb46 <_isatty_r+0x1a>
 800fb44:	6023      	str	r3, [r4, #0]
 800fb46:	bd38      	pop	{r3, r4, r5, pc}
 800fb48:	2004c31c 	.word	0x2004c31c

0800fb4c <_sbrk_r>:
 800fb4c:	b538      	push	{r3, r4, r5, lr}
 800fb4e:	4d06      	ldr	r5, [pc, #24]	@ (800fb68 <_sbrk_r+0x1c>)
 800fb50:	2300      	movs	r3, #0
 800fb52:	4604      	mov	r4, r0
 800fb54:	4608      	mov	r0, r1
 800fb56:	602b      	str	r3, [r5, #0]
 800fb58:	f7f3 fe46 	bl	80037e8 <_sbrk>
 800fb5c:	1c43      	adds	r3, r0, #1
 800fb5e:	d102      	bne.n	800fb66 <_sbrk_r+0x1a>
 800fb60:	682b      	ldr	r3, [r5, #0]
 800fb62:	b103      	cbz	r3, 800fb66 <_sbrk_r+0x1a>
 800fb64:	6023      	str	r3, [r4, #0]
 800fb66:	bd38      	pop	{r3, r4, r5, pc}
 800fb68:	2004c31c 	.word	0x2004c31c

0800fb6c <__assert_func>:
 800fb6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb6e:	4614      	mov	r4, r2
 800fb70:	461a      	mov	r2, r3
 800fb72:	4b09      	ldr	r3, [pc, #36]	@ (800fb98 <__assert_func+0x2c>)
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	4605      	mov	r5, r0
 800fb78:	68d8      	ldr	r0, [r3, #12]
 800fb7a:	b14c      	cbz	r4, 800fb90 <__assert_func+0x24>
 800fb7c:	4b07      	ldr	r3, [pc, #28]	@ (800fb9c <__assert_func+0x30>)
 800fb7e:	9100      	str	r1, [sp, #0]
 800fb80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fb84:	4906      	ldr	r1, [pc, #24]	@ (800fba0 <__assert_func+0x34>)
 800fb86:	462b      	mov	r3, r5
 800fb88:	f000 f870 	bl	800fc6c <fiprintf>
 800fb8c:	f000 f880 	bl	800fc90 <abort>
 800fb90:	4b04      	ldr	r3, [pc, #16]	@ (800fba4 <__assert_func+0x38>)
 800fb92:	461c      	mov	r4, r3
 800fb94:	e7f3      	b.n	800fb7e <__assert_func+0x12>
 800fb96:	bf00      	nop
 800fb98:	2003fce8 	.word	0x2003fce8
 800fb9c:	08013295 	.word	0x08013295
 800fba0:	080132a2 	.word	0x080132a2
 800fba4:	080132d0 	.word	0x080132d0

0800fba8 <_calloc_r>:
 800fba8:	b570      	push	{r4, r5, r6, lr}
 800fbaa:	fba1 5402 	umull	r5, r4, r1, r2
 800fbae:	b934      	cbnz	r4, 800fbbe <_calloc_r+0x16>
 800fbb0:	4629      	mov	r1, r5
 800fbb2:	f7fe ffe1 	bl	800eb78 <_malloc_r>
 800fbb6:	4606      	mov	r6, r0
 800fbb8:	b928      	cbnz	r0, 800fbc6 <_calloc_r+0x1e>
 800fbba:	4630      	mov	r0, r6
 800fbbc:	bd70      	pop	{r4, r5, r6, pc}
 800fbbe:	220c      	movs	r2, #12
 800fbc0:	6002      	str	r2, [r0, #0]
 800fbc2:	2600      	movs	r6, #0
 800fbc4:	e7f9      	b.n	800fbba <_calloc_r+0x12>
 800fbc6:	462a      	mov	r2, r5
 800fbc8:	4621      	mov	r1, r4
 800fbca:	f7fe f87b 	bl	800dcc4 <memset>
 800fbce:	e7f4      	b.n	800fbba <_calloc_r+0x12>

0800fbd0 <__ascii_mbtowc>:
 800fbd0:	b082      	sub	sp, #8
 800fbd2:	b901      	cbnz	r1, 800fbd6 <__ascii_mbtowc+0x6>
 800fbd4:	a901      	add	r1, sp, #4
 800fbd6:	b142      	cbz	r2, 800fbea <__ascii_mbtowc+0x1a>
 800fbd8:	b14b      	cbz	r3, 800fbee <__ascii_mbtowc+0x1e>
 800fbda:	7813      	ldrb	r3, [r2, #0]
 800fbdc:	600b      	str	r3, [r1, #0]
 800fbde:	7812      	ldrb	r2, [r2, #0]
 800fbe0:	1e10      	subs	r0, r2, #0
 800fbe2:	bf18      	it	ne
 800fbe4:	2001      	movne	r0, #1
 800fbe6:	b002      	add	sp, #8
 800fbe8:	4770      	bx	lr
 800fbea:	4610      	mov	r0, r2
 800fbec:	e7fb      	b.n	800fbe6 <__ascii_mbtowc+0x16>
 800fbee:	f06f 0001 	mvn.w	r0, #1
 800fbf2:	e7f8      	b.n	800fbe6 <__ascii_mbtowc+0x16>

0800fbf4 <_realloc_r>:
 800fbf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbf8:	4607      	mov	r7, r0
 800fbfa:	4614      	mov	r4, r2
 800fbfc:	460d      	mov	r5, r1
 800fbfe:	b921      	cbnz	r1, 800fc0a <_realloc_r+0x16>
 800fc00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc04:	4611      	mov	r1, r2
 800fc06:	f7fe bfb7 	b.w	800eb78 <_malloc_r>
 800fc0a:	b92a      	cbnz	r2, 800fc18 <_realloc_r+0x24>
 800fc0c:	f7fe ff40 	bl	800ea90 <_free_r>
 800fc10:	4625      	mov	r5, r4
 800fc12:	4628      	mov	r0, r5
 800fc14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc18:	f000 f841 	bl	800fc9e <_malloc_usable_size_r>
 800fc1c:	4284      	cmp	r4, r0
 800fc1e:	4606      	mov	r6, r0
 800fc20:	d802      	bhi.n	800fc28 <_realloc_r+0x34>
 800fc22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fc26:	d8f4      	bhi.n	800fc12 <_realloc_r+0x1e>
 800fc28:	4621      	mov	r1, r4
 800fc2a:	4638      	mov	r0, r7
 800fc2c:	f7fe ffa4 	bl	800eb78 <_malloc_r>
 800fc30:	4680      	mov	r8, r0
 800fc32:	b908      	cbnz	r0, 800fc38 <_realloc_r+0x44>
 800fc34:	4645      	mov	r5, r8
 800fc36:	e7ec      	b.n	800fc12 <_realloc_r+0x1e>
 800fc38:	42b4      	cmp	r4, r6
 800fc3a:	4622      	mov	r2, r4
 800fc3c:	4629      	mov	r1, r5
 800fc3e:	bf28      	it	cs
 800fc40:	4632      	movcs	r2, r6
 800fc42:	f7fe f8be 	bl	800ddc2 <memcpy>
 800fc46:	4629      	mov	r1, r5
 800fc48:	4638      	mov	r0, r7
 800fc4a:	f7fe ff21 	bl	800ea90 <_free_r>
 800fc4e:	e7f1      	b.n	800fc34 <_realloc_r+0x40>

0800fc50 <__ascii_wctomb>:
 800fc50:	4603      	mov	r3, r0
 800fc52:	4608      	mov	r0, r1
 800fc54:	b141      	cbz	r1, 800fc68 <__ascii_wctomb+0x18>
 800fc56:	2aff      	cmp	r2, #255	@ 0xff
 800fc58:	d904      	bls.n	800fc64 <__ascii_wctomb+0x14>
 800fc5a:	228a      	movs	r2, #138	@ 0x8a
 800fc5c:	601a      	str	r2, [r3, #0]
 800fc5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc62:	4770      	bx	lr
 800fc64:	700a      	strb	r2, [r1, #0]
 800fc66:	2001      	movs	r0, #1
 800fc68:	4770      	bx	lr
	...

0800fc6c <fiprintf>:
 800fc6c:	b40e      	push	{r1, r2, r3}
 800fc6e:	b503      	push	{r0, r1, lr}
 800fc70:	4601      	mov	r1, r0
 800fc72:	ab03      	add	r3, sp, #12
 800fc74:	4805      	ldr	r0, [pc, #20]	@ (800fc8c <fiprintf+0x20>)
 800fc76:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc7a:	6800      	ldr	r0, [r0, #0]
 800fc7c:	9301      	str	r3, [sp, #4]
 800fc7e:	f7ff fd03 	bl	800f688 <_vfiprintf_r>
 800fc82:	b002      	add	sp, #8
 800fc84:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc88:	b003      	add	sp, #12
 800fc8a:	4770      	bx	lr
 800fc8c:	2003fce8 	.word	0x2003fce8

0800fc90 <abort>:
 800fc90:	b508      	push	{r3, lr}
 800fc92:	2006      	movs	r0, #6
 800fc94:	f000 f834 	bl	800fd00 <raise>
 800fc98:	2001      	movs	r0, #1
 800fc9a:	f7f3 fd2d 	bl	80036f8 <_exit>

0800fc9e <_malloc_usable_size_r>:
 800fc9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fca2:	1f18      	subs	r0, r3, #4
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	bfbc      	itt	lt
 800fca8:	580b      	ldrlt	r3, [r1, r0]
 800fcaa:	18c0      	addlt	r0, r0, r3
 800fcac:	4770      	bx	lr

0800fcae <_raise_r>:
 800fcae:	291f      	cmp	r1, #31
 800fcb0:	b538      	push	{r3, r4, r5, lr}
 800fcb2:	4605      	mov	r5, r0
 800fcb4:	460c      	mov	r4, r1
 800fcb6:	d904      	bls.n	800fcc2 <_raise_r+0x14>
 800fcb8:	2316      	movs	r3, #22
 800fcba:	6003      	str	r3, [r0, #0]
 800fcbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fcc0:	bd38      	pop	{r3, r4, r5, pc}
 800fcc2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fcc4:	b112      	cbz	r2, 800fccc <_raise_r+0x1e>
 800fcc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fcca:	b94b      	cbnz	r3, 800fce0 <_raise_r+0x32>
 800fccc:	4628      	mov	r0, r5
 800fcce:	f000 f831 	bl	800fd34 <_getpid_r>
 800fcd2:	4622      	mov	r2, r4
 800fcd4:	4601      	mov	r1, r0
 800fcd6:	4628      	mov	r0, r5
 800fcd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcdc:	f000 b818 	b.w	800fd10 <_kill_r>
 800fce0:	2b01      	cmp	r3, #1
 800fce2:	d00a      	beq.n	800fcfa <_raise_r+0x4c>
 800fce4:	1c59      	adds	r1, r3, #1
 800fce6:	d103      	bne.n	800fcf0 <_raise_r+0x42>
 800fce8:	2316      	movs	r3, #22
 800fcea:	6003      	str	r3, [r0, #0]
 800fcec:	2001      	movs	r0, #1
 800fcee:	e7e7      	b.n	800fcc0 <_raise_r+0x12>
 800fcf0:	2100      	movs	r1, #0
 800fcf2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fcf6:	4620      	mov	r0, r4
 800fcf8:	4798      	blx	r3
 800fcfa:	2000      	movs	r0, #0
 800fcfc:	e7e0      	b.n	800fcc0 <_raise_r+0x12>
	...

0800fd00 <raise>:
 800fd00:	4b02      	ldr	r3, [pc, #8]	@ (800fd0c <raise+0xc>)
 800fd02:	4601      	mov	r1, r0
 800fd04:	6818      	ldr	r0, [r3, #0]
 800fd06:	f7ff bfd2 	b.w	800fcae <_raise_r>
 800fd0a:	bf00      	nop
 800fd0c:	2003fce8 	.word	0x2003fce8

0800fd10 <_kill_r>:
 800fd10:	b538      	push	{r3, r4, r5, lr}
 800fd12:	4d07      	ldr	r5, [pc, #28]	@ (800fd30 <_kill_r+0x20>)
 800fd14:	2300      	movs	r3, #0
 800fd16:	4604      	mov	r4, r0
 800fd18:	4608      	mov	r0, r1
 800fd1a:	4611      	mov	r1, r2
 800fd1c:	602b      	str	r3, [r5, #0]
 800fd1e:	f7f3 fcdb 	bl	80036d8 <_kill>
 800fd22:	1c43      	adds	r3, r0, #1
 800fd24:	d102      	bne.n	800fd2c <_kill_r+0x1c>
 800fd26:	682b      	ldr	r3, [r5, #0]
 800fd28:	b103      	cbz	r3, 800fd2c <_kill_r+0x1c>
 800fd2a:	6023      	str	r3, [r4, #0]
 800fd2c:	bd38      	pop	{r3, r4, r5, pc}
 800fd2e:	bf00      	nop
 800fd30:	2004c31c 	.word	0x2004c31c

0800fd34 <_getpid_r>:
 800fd34:	f7f3 bcc8 	b.w	80036c8 <_getpid>

0800fd38 <_init>:
 800fd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd3a:	bf00      	nop
 800fd3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd3e:	bc08      	pop	{r3}
 800fd40:	469e      	mov	lr, r3
 800fd42:	4770      	bx	lr

0800fd44 <_fini>:
 800fd44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd46:	bf00      	nop
 800fd48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd4a:	bc08      	pop	{r3}
 800fd4c:	469e      	mov	lr, r3
 800fd4e:	4770      	bx	lr
