|core_RAM_dut
clock => ram_with_controller:ram.clock
clock => prog_mem_with_controller:progmem.clock
clock => core:core.clock
reset => ram_with_controller:ram.reset
reset => prog_mem_with_controller:progmem.reset
reset => core:core.reset
start => core:core.start
enable => core:core.enable
block_id[0] => core:core.block_id[0]
block_id[1] => core:core.block_id[1]
block_id[2] => core:core.block_id[2]
block_id[3] => core:core.block_id[3]
block_id[4] => core:core.block_id[4]
block_id[5] => core:core.block_id[5]
block_id[6] => core:core.block_id[6]
block_id[7] => core:core.block_id[7]
thread_id[0] => core:core.thread_id[0]
thread_id[1] => core:core.thread_id[1]
thread_id[2] => core:core.thread_id[2]
thread_id[3] => core:core.thread_id[3]
thread_id[4] => core:core.thread_id[4]
thread_id[5] => core:core.thread_id[5]
thread_id[6] => core:core.thread_id[6]
thread_id[7] => core:core.thread_id[7]
done << core:core.done


|core_RAM_dut|ram_with_controller:ram
reset => mem_controller_2:cont.reset
clock => mem_controller_2:cont.clock
clock => data_mem_ram:ram.clock
consumer_read_addr[0] => mem_controller_2:cont.consumer_read_addr[0]
consumer_read_addr[1] => mem_controller_2:cont.consumer_read_addr[1]
consumer_read_addr[2] => mem_controller_2:cont.consumer_read_addr[2]
consumer_read_addr[3] => mem_controller_2:cont.consumer_read_addr[3]
consumer_read_addr[4] => mem_controller_2:cont.consumer_read_addr[4]
consumer_read_addr[5] => mem_controller_2:cont.consumer_read_addr[5]
consumer_read_addr[6] => mem_controller_2:cont.consumer_read_addr[6]
consumer_read_addr[7] => mem_controller_2:cont.consumer_read_addr[7]
consumer_read_addr[8] => mem_controller_2:cont.consumer_read_addr[8]
consumer_read_addr[9] => mem_controller_2:cont.consumer_read_addr[9]
consumer_read_addr[10] => mem_controller_2:cont.consumer_read_addr[10]
consumer_read_addr[11] => mem_controller_2:cont.consumer_read_addr[11]
consumer_read_addr[12] => mem_controller_2:cont.consumer_read_addr[12]
consumer_read_addr[13] => mem_controller_2:cont.consumer_read_addr[13]
consumer_read_addr[14] => mem_controller_2:cont.consumer_read_addr[14]
consumer_read_addr[15] => mem_controller_2:cont.consumer_read_addr[15]
consumer_read_addr[16] => mem_controller_2:cont.consumer_read_addr[16]
consumer_read_addr[17] => mem_controller_2:cont.consumer_read_addr[17]
consumer_read_addr[18] => mem_controller_2:cont.consumer_read_addr[18]
consumer_read_addr[19] => mem_controller_2:cont.consumer_read_addr[19]
consumer_read_addr[20] => mem_controller_2:cont.consumer_read_addr[20]
consumer_read_addr[21] => mem_controller_2:cont.consumer_read_addr[21]
consumer_read_addr[22] => mem_controller_2:cont.consumer_read_addr[22]
consumer_read_addr[23] => mem_controller_2:cont.consumer_read_addr[23]
consumer_read_addr[24] => mem_controller_2:cont.consumer_read_addr[24]
consumer_read_addr[25] => mem_controller_2:cont.consumer_read_addr[25]
consumer_read_addr[26] => mem_controller_2:cont.consumer_read_addr[26]
consumer_read_addr[27] => mem_controller_2:cont.consumer_read_addr[27]
consumer_read_addr[28] => mem_controller_2:cont.consumer_read_addr[28]
consumer_read_addr[29] => mem_controller_2:cont.consumer_read_addr[29]
consumer_read_addr[30] => mem_controller_2:cont.consumer_read_addr[30]
consumer_read_addr[31] => mem_controller_2:cont.consumer_read_addr[31]
consumer_read_req[0] => mem_controller_2:cont.consumer_read_req[0]
consumer_read_req[1] => mem_controller_2:cont.consumer_read_req[1]
consumer_read_req[2] => mem_controller_2:cont.consumer_read_req[2]
consumer_read_req[3] => mem_controller_2:cont.consumer_read_req[3]
consumer_write_addr[0] => mem_controller_2:cont.consumer_write_addr[0]
consumer_write_addr[1] => mem_controller_2:cont.consumer_write_addr[1]
consumer_write_addr[2] => mem_controller_2:cont.consumer_write_addr[2]
consumer_write_addr[3] => mem_controller_2:cont.consumer_write_addr[3]
consumer_write_addr[4] => mem_controller_2:cont.consumer_write_addr[4]
consumer_write_addr[5] => mem_controller_2:cont.consumer_write_addr[5]
consumer_write_addr[6] => mem_controller_2:cont.consumer_write_addr[6]
consumer_write_addr[7] => mem_controller_2:cont.consumer_write_addr[7]
consumer_write_addr[8] => mem_controller_2:cont.consumer_write_addr[8]
consumer_write_addr[9] => mem_controller_2:cont.consumer_write_addr[9]
consumer_write_addr[10] => mem_controller_2:cont.consumer_write_addr[10]
consumer_write_addr[11] => mem_controller_2:cont.consumer_write_addr[11]
consumer_write_addr[12] => mem_controller_2:cont.consumer_write_addr[12]
consumer_write_addr[13] => mem_controller_2:cont.consumer_write_addr[13]
consumer_write_addr[14] => mem_controller_2:cont.consumer_write_addr[14]
consumer_write_addr[15] => mem_controller_2:cont.consumer_write_addr[15]
consumer_write_addr[16] => mem_controller_2:cont.consumer_write_addr[16]
consumer_write_addr[17] => mem_controller_2:cont.consumer_write_addr[17]
consumer_write_addr[18] => mem_controller_2:cont.consumer_write_addr[18]
consumer_write_addr[19] => mem_controller_2:cont.consumer_write_addr[19]
consumer_write_addr[20] => mem_controller_2:cont.consumer_write_addr[20]
consumer_write_addr[21] => mem_controller_2:cont.consumer_write_addr[21]
consumer_write_addr[22] => mem_controller_2:cont.consumer_write_addr[22]
consumer_write_addr[23] => mem_controller_2:cont.consumer_write_addr[23]
consumer_write_addr[24] => mem_controller_2:cont.consumer_write_addr[24]
consumer_write_addr[25] => mem_controller_2:cont.consumer_write_addr[25]
consumer_write_addr[26] => mem_controller_2:cont.consumer_write_addr[26]
consumer_write_addr[27] => mem_controller_2:cont.consumer_write_addr[27]
consumer_write_addr[28] => mem_controller_2:cont.consumer_write_addr[28]
consumer_write_addr[29] => mem_controller_2:cont.consumer_write_addr[29]
consumer_write_addr[30] => mem_controller_2:cont.consumer_write_addr[30]
consumer_write_addr[31] => mem_controller_2:cont.consumer_write_addr[31]
consumer_write_data[0] => mem_controller_2:cont.consumer_write_data[0]
consumer_write_data[1] => mem_controller_2:cont.consumer_write_data[1]
consumer_write_data[2] => mem_controller_2:cont.consumer_write_data[2]
consumer_write_data[3] => mem_controller_2:cont.consumer_write_data[3]
consumer_write_data[4] => mem_controller_2:cont.consumer_write_data[4]
consumer_write_data[5] => mem_controller_2:cont.consumer_write_data[5]
consumer_write_data[6] => mem_controller_2:cont.consumer_write_data[6]
consumer_write_data[7] => mem_controller_2:cont.consumer_write_data[7]
consumer_write_data[8] => mem_controller_2:cont.consumer_write_data[8]
consumer_write_data[9] => mem_controller_2:cont.consumer_write_data[9]
consumer_write_data[10] => mem_controller_2:cont.consumer_write_data[10]
consumer_write_data[11] => mem_controller_2:cont.consumer_write_data[11]
consumer_write_data[12] => mem_controller_2:cont.consumer_write_data[12]
consumer_write_data[13] => mem_controller_2:cont.consumer_write_data[13]
consumer_write_data[14] => mem_controller_2:cont.consumer_write_data[14]
consumer_write_data[15] => mem_controller_2:cont.consumer_write_data[15]
consumer_write_data[16] => mem_controller_2:cont.consumer_write_data[16]
consumer_write_data[17] => mem_controller_2:cont.consumer_write_data[17]
consumer_write_data[18] => mem_controller_2:cont.consumer_write_data[18]
consumer_write_data[19] => mem_controller_2:cont.consumer_write_data[19]
consumer_write_data[20] => mem_controller_2:cont.consumer_write_data[20]
consumer_write_data[21] => mem_controller_2:cont.consumer_write_data[21]
consumer_write_data[22] => mem_controller_2:cont.consumer_write_data[22]
consumer_write_data[23] => mem_controller_2:cont.consumer_write_data[23]
consumer_write_data[24] => mem_controller_2:cont.consumer_write_data[24]
consumer_write_data[25] => mem_controller_2:cont.consumer_write_data[25]
consumer_write_data[26] => mem_controller_2:cont.consumer_write_data[26]
consumer_write_data[27] => mem_controller_2:cont.consumer_write_data[27]
consumer_write_data[28] => mem_controller_2:cont.consumer_write_data[28]
consumer_write_data[29] => mem_controller_2:cont.consumer_write_data[29]
consumer_write_data[30] => mem_controller_2:cont.consumer_write_data[30]
consumer_write_data[31] => mem_controller_2:cont.consumer_write_data[31]
consumer_write_req[0] => mem_controller_2:cont.consumer_write_req[0]
consumer_write_req[1] => mem_controller_2:cont.consumer_write_req[1]
consumer_write_req[2] => mem_controller_2:cont.consumer_write_req[2]
consumer_write_req[3] => mem_controller_2:cont.consumer_write_req[3]
consumer_read_done[0] <= mem_controller_2:cont.consumer_read_done[0]
consumer_read_done[1] <= mem_controller_2:cont.consumer_read_done[1]
consumer_read_done[2] <= mem_controller_2:cont.consumer_read_done[2]
consumer_read_done[3] <= mem_controller_2:cont.consumer_read_done[3]
consumer_write_done[0] <= mem_controller_2:cont.consumer_write_done[0]
consumer_write_done[1] <= mem_controller_2:cont.consumer_write_done[1]
consumer_write_done[2] <= mem_controller_2:cont.consumer_write_done[2]
consumer_write_done[3] <= mem_controller_2:cont.consumer_write_done[3]
consumer_read_data[0] <= mem_controller_2:cont.consumer_read_data[0]
consumer_read_data[1] <= mem_controller_2:cont.consumer_read_data[1]
consumer_read_data[2] <= mem_controller_2:cont.consumer_read_data[2]
consumer_read_data[3] <= mem_controller_2:cont.consumer_read_data[3]
consumer_read_data[4] <= mem_controller_2:cont.consumer_read_data[4]
consumer_read_data[5] <= mem_controller_2:cont.consumer_read_data[5]
consumer_read_data[6] <= mem_controller_2:cont.consumer_read_data[6]
consumer_read_data[7] <= mem_controller_2:cont.consumer_read_data[7]
consumer_read_data[8] <= mem_controller_2:cont.consumer_read_data[8]
consumer_read_data[9] <= mem_controller_2:cont.consumer_read_data[9]
consumer_read_data[10] <= mem_controller_2:cont.consumer_read_data[10]
consumer_read_data[11] <= mem_controller_2:cont.consumer_read_data[11]
consumer_read_data[12] <= mem_controller_2:cont.consumer_read_data[12]
consumer_read_data[13] <= mem_controller_2:cont.consumer_read_data[13]
consumer_read_data[14] <= mem_controller_2:cont.consumer_read_data[14]
consumer_read_data[15] <= mem_controller_2:cont.consumer_read_data[15]
consumer_read_data[16] <= mem_controller_2:cont.consumer_read_data[16]
consumer_read_data[17] <= mem_controller_2:cont.consumer_read_data[17]
consumer_read_data[18] <= mem_controller_2:cont.consumer_read_data[18]
consumer_read_data[19] <= mem_controller_2:cont.consumer_read_data[19]
consumer_read_data[20] <= mem_controller_2:cont.consumer_read_data[20]
consumer_read_data[21] <= mem_controller_2:cont.consumer_read_data[21]
consumer_read_data[22] <= mem_controller_2:cont.consumer_read_data[22]
consumer_read_data[23] <= mem_controller_2:cont.consumer_read_data[23]
consumer_read_data[24] <= mem_controller_2:cont.consumer_read_data[24]
consumer_read_data[25] <= mem_controller_2:cont.consumer_read_data[25]
consumer_read_data[26] <= mem_controller_2:cont.consumer_read_data[26]
consumer_read_data[27] <= mem_controller_2:cont.consumer_read_data[27]
consumer_read_data[28] <= mem_controller_2:cont.consumer_read_data[28]
consumer_read_data[29] <= mem_controller_2:cont.consumer_read_data[29]
consumer_read_data[30] <= mem_controller_2:cont.consumer_read_data[30]
consumer_read_data[31] <= mem_controller_2:cont.consumer_read_data[31]


|core_RAM_dut|ram_with_controller:ram|mem_controller_2:cont
reset => n_filled.OUTPUTSELECT
reset => n_filled.OUTPUTSELECT
reset => n_filled.OUTPUTSELECT
reset => mem_write_en.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => n_filled_reg[0].ENA
reset => n_filled_reg[1].ENA
reset => n_filled_reg[2].ENA
reset => consumer_rens[0].ENA
reset => consumer_rens[1].ENA
reset => consumer_rens[2].ENA
reset => consumer_rens[3].ENA
reset => consumer_wens[0].ENA
reset => consumer_wens[1].ENA
reset => consumer_wens[2].ENA
reset => consumer_wens[3].ENA
reset => consumer_ids[3][0].ENA
reset => consumer_ids[3][1].ENA
reset => consumer_ids[2][0].ENA
reset => consumer_ids[2][1].ENA
reset => consumer_ids[1][0].ENA
reset => consumer_ids[1][1].ENA
reset => consumer_ids[0][0].ENA
reset => consumer_ids[0][1].ENA
reset => n_completed.ENA
reset => completed_ren[0].ENA
reset => completed_wen[0].ENA
reset => completed_requests[0][0].ENA
reset => completed_requests[0][1].ENA
reset => \read_requests:consumer_req_stored[0].ENA
reset => \read_requests:consumer_req_stored[1].ENA
reset => \read_requests:consumer_req_stored[2].ENA
reset => \read_requests:consumer_req_stored[3].ENA
clock => consumer_write_done[0]~reg0.CLK
clock => consumer_read_done[0]~reg0.CLK
clock => consumer_read_data[0]~reg0.CLK
clock => consumer_read_data[1]~reg0.CLK
clock => consumer_read_data[2]~reg0.CLK
clock => consumer_read_data[3]~reg0.CLK
clock => consumer_read_data[4]~reg0.CLK
clock => consumer_read_data[5]~reg0.CLK
clock => consumer_read_data[6]~reg0.CLK
clock => consumer_read_data[7]~reg0.CLK
clock => consumer_read_data[8]~reg0.CLK
clock => consumer_read_data[9]~reg0.CLK
clock => consumer_read_data[10]~reg0.CLK
clock => consumer_read_data[11]~reg0.CLK
clock => consumer_read_data[12]~reg0.CLK
clock => consumer_read_data[13]~reg0.CLK
clock => consumer_read_data[14]~reg0.CLK
clock => consumer_read_data[15]~reg0.CLK
clock => consumer_read_data[16]~reg0.CLK
clock => consumer_read_data[17]~reg0.CLK
clock => consumer_read_data[18]~reg0.CLK
clock => consumer_read_data[19]~reg0.CLK
clock => consumer_read_data[20]~reg0.CLK
clock => consumer_read_data[21]~reg0.CLK
clock => consumer_read_data[22]~reg0.CLK
clock => consumer_read_data[23]~reg0.CLK
clock => consumer_read_data[24]~reg0.CLK
clock => consumer_read_data[25]~reg0.CLK
clock => consumer_read_data[26]~reg0.CLK
clock => consumer_read_data[27]~reg0.CLK
clock => consumer_read_data[28]~reg0.CLK
clock => consumer_read_data[29]~reg0.CLK
clock => consumer_read_data[30]~reg0.CLK
clock => consumer_read_data[31]~reg0.CLK
clock => mem_write_data[0]~reg0.CLK
clock => mem_write_data[1]~reg0.CLK
clock => mem_write_data[2]~reg0.CLK
clock => mem_write_data[3]~reg0.CLK
clock => mem_write_data[4]~reg0.CLK
clock => mem_write_data[5]~reg0.CLK
clock => mem_write_data[6]~reg0.CLK
clock => mem_write_data[7]~reg0.CLK
clock => mem_write_addr[0]~reg0.CLK
clock => mem_write_addr[1]~reg0.CLK
clock => mem_write_addr[2]~reg0.CLK
clock => mem_write_addr[3]~reg0.CLK
clock => mem_write_addr[4]~reg0.CLK
clock => mem_write_addr[5]~reg0.CLK
clock => mem_write_addr[6]~reg0.CLK
clock => mem_write_addr[7]~reg0.CLK
clock => mem_read_addr[0]~reg0.CLK
clock => mem_read_addr[1]~reg0.CLK
clock => mem_read_addr[2]~reg0.CLK
clock => mem_read_addr[3]~reg0.CLK
clock => mem_read_addr[4]~reg0.CLK
clock => mem_read_addr[5]~reg0.CLK
clock => mem_read_addr[6]~reg0.CLK
clock => mem_read_addr[7]~reg0.CLK
clock => mem_write_en[0]~reg0.CLK
clock => n_filled_reg[0].CLK
clock => n_filled_reg[1].CLK
clock => n_filled_reg[2].CLK
clock => consumer_rens[0].CLK
clock => consumer_rens[1].CLK
clock => consumer_rens[2].CLK
clock => consumer_rens[3].CLK
clock => consumer_wens[0].CLK
clock => consumer_wens[1].CLK
clock => consumer_wens[2].CLK
clock => consumer_wens[3].CLK
clock => consumer_ids[3][0].CLK
clock => consumer_ids[3][1].CLK
clock => consumer_ids[2][0].CLK
clock => consumer_ids[2][1].CLK
clock => consumer_ids[1][0].CLK
clock => consumer_ids[1][1].CLK
clock => consumer_ids[0][0].CLK
clock => consumer_ids[0][1].CLK
clock => n_completed.CLK
clock => completed_ren[0].CLK
clock => completed_wen[0].CLK
clock => completed_requests[0][0].CLK
clock => completed_requests[0][1].CLK
clock => \read_requests:consumer_req_stored[0].CLK
clock => \read_requests:consumer_req_stored[1].CLK
clock => \read_requests:consumer_req_stored[2].CLK
clock => \read_requests:consumer_req_stored[3].CLK
clock => \read_requests:n_filled[0].CLK
clock => \read_requests:n_filled[1].CLK
clock => \read_requests:n_filled[2].CLK
consumer_read_addr[0] => Mux7.IN36
consumer_read_addr[1] => Mux6.IN36
consumer_read_addr[2] => Mux5.IN36
consumer_read_addr[3] => Mux4.IN36
consumer_read_addr[4] => Mux3.IN36
consumer_read_addr[5] => Mux2.IN36
consumer_read_addr[6] => Mux1.IN36
consumer_read_addr[7] => Mux0.IN36
consumer_read_addr[8] => Mux7.IN28
consumer_read_addr[9] => Mux6.IN28
consumer_read_addr[10] => Mux5.IN28
consumer_read_addr[11] => Mux4.IN28
consumer_read_addr[12] => Mux3.IN28
consumer_read_addr[13] => Mux2.IN28
consumer_read_addr[14] => Mux1.IN28
consumer_read_addr[15] => Mux0.IN28
consumer_read_addr[16] => Mux7.IN20
consumer_read_addr[17] => Mux6.IN20
consumer_read_addr[18] => Mux5.IN20
consumer_read_addr[19] => Mux4.IN20
consumer_read_addr[20] => Mux3.IN20
consumer_read_addr[21] => Mux2.IN20
consumer_read_addr[22] => Mux1.IN20
consumer_read_addr[23] => Mux0.IN20
consumer_read_addr[24] => Mux7.IN12
consumer_read_addr[25] => Mux6.IN12
consumer_read_addr[26] => Mux5.IN12
consumer_read_addr[27] => Mux4.IN12
consumer_read_addr[28] => Mux3.IN12
consumer_read_addr[29] => Mux2.IN12
consumer_read_addr[30] => Mux1.IN12
consumer_read_addr[31] => Mux0.IN12
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_wens.OUTPUTSELECT
consumer_read_req[0] => consumer_wens.OUTPUTSELECT
consumer_read_req[0] => consumer_wens.OUTPUTSELECT
consumer_read_req[0] => consumer_wens.OUTPUTSELECT
consumer_read_req[0] => consumer_rens.OUTPUTSELECT
consumer_read_req[0] => consumer_rens.OUTPUTSELECT
consumer_read_req[0] => consumer_rens.OUTPUTSELECT
consumer_read_req[0] => consumer_rens.OUTPUTSELECT
consumer_read_req[0] => n_filled.OUTPUTSELECT
consumer_read_req[0] => n_filled.OUTPUTSELECT
consumer_read_req[0] => n_filled.OUTPUTSELECT
consumer_read_req[0] => consumer_req_stored.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_ids.OUTPUTSELECT
consumer_read_req[1] => consumer_wens.OUTPUTSELECT
consumer_read_req[1] => consumer_wens.OUTPUTSELECT
consumer_read_req[1] => consumer_wens.OUTPUTSELECT
consumer_read_req[1] => consumer_wens.OUTPUTSELECT
consumer_read_req[1] => consumer_rens.OUTPUTSELECT
consumer_read_req[1] => consumer_rens.OUTPUTSELECT
consumer_read_req[1] => consumer_rens.OUTPUTSELECT
consumer_read_req[1] => consumer_rens.OUTPUTSELECT
consumer_read_req[1] => n_filled.OUTPUTSELECT
consumer_read_req[1] => n_filled.OUTPUTSELECT
consumer_read_req[1] => n_filled.OUTPUTSELECT
consumer_read_req[1] => consumer_req_stored.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_ids.OUTPUTSELECT
consumer_read_req[2] => consumer_wens.OUTPUTSELECT
consumer_read_req[2] => consumer_wens.OUTPUTSELECT
consumer_read_req[2] => consumer_wens.OUTPUTSELECT
consumer_read_req[2] => consumer_wens.OUTPUTSELECT
consumer_read_req[2] => consumer_rens.OUTPUTSELECT
consumer_read_req[2] => consumer_rens.OUTPUTSELECT
consumer_read_req[2] => consumer_rens.OUTPUTSELECT
consumer_read_req[2] => consumer_rens.OUTPUTSELECT
consumer_read_req[2] => n_filled.OUTPUTSELECT
consumer_read_req[2] => n_filled.OUTPUTSELECT
consumer_read_req[2] => n_filled.OUTPUTSELECT
consumer_read_req[2] => consumer_req_stored.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_ids.OUTPUTSELECT
consumer_read_req[3] => consumer_wens.OUTPUTSELECT
consumer_read_req[3] => consumer_wens.OUTPUTSELECT
consumer_read_req[3] => consumer_wens.OUTPUTSELECT
consumer_read_req[3] => consumer_wens.OUTPUTSELECT
consumer_read_req[3] => consumer_rens.OUTPUTSELECT
consumer_read_req[3] => consumer_rens.OUTPUTSELECT
consumer_read_req[3] => consumer_rens.OUTPUTSELECT
consumer_read_req[3] => consumer_rens.OUTPUTSELECT
consumer_read_req[3] => n_filled.OUTPUTSELECT
consumer_read_req[3] => n_filled.OUTPUTSELECT
consumer_read_req[3] => n_filled.OUTPUTSELECT
consumer_read_req[3] => consumer_req_stored.OUTPUTSELECT
consumer_write_addr[0] => Mux15.IN36
consumer_write_addr[1] => Mux14.IN36
consumer_write_addr[2] => Mux13.IN36
consumer_write_addr[3] => Mux12.IN36
consumer_write_addr[4] => Mux11.IN36
consumer_write_addr[5] => Mux10.IN36
consumer_write_addr[6] => Mux9.IN36
consumer_write_addr[7] => Mux8.IN36
consumer_write_addr[8] => Mux15.IN28
consumer_write_addr[9] => Mux14.IN28
consumer_write_addr[10] => Mux13.IN28
consumer_write_addr[11] => Mux12.IN28
consumer_write_addr[12] => Mux11.IN28
consumer_write_addr[13] => Mux10.IN28
consumer_write_addr[14] => Mux9.IN28
consumer_write_addr[15] => Mux8.IN28
consumer_write_addr[16] => Mux15.IN20
consumer_write_addr[17] => Mux14.IN20
consumer_write_addr[18] => Mux13.IN20
consumer_write_addr[19] => Mux12.IN20
consumer_write_addr[20] => Mux11.IN20
consumer_write_addr[21] => Mux10.IN20
consumer_write_addr[22] => Mux9.IN20
consumer_write_addr[23] => Mux8.IN20
consumer_write_addr[24] => Mux15.IN12
consumer_write_addr[25] => Mux14.IN12
consumer_write_addr[26] => Mux13.IN12
consumer_write_addr[27] => Mux12.IN12
consumer_write_addr[28] => Mux11.IN12
consumer_write_addr[29] => Mux10.IN12
consumer_write_addr[30] => Mux9.IN12
consumer_write_addr[31] => Mux8.IN12
consumer_write_data[0] => Mux23.IN36
consumer_write_data[1] => Mux22.IN36
consumer_write_data[2] => Mux21.IN36
consumer_write_data[3] => Mux20.IN36
consumer_write_data[4] => Mux19.IN36
consumer_write_data[5] => Mux18.IN36
consumer_write_data[6] => Mux17.IN36
consumer_write_data[7] => Mux16.IN36
consumer_write_data[8] => Mux23.IN28
consumer_write_data[9] => Mux22.IN28
consumer_write_data[10] => Mux21.IN28
consumer_write_data[11] => Mux20.IN28
consumer_write_data[12] => Mux19.IN28
consumer_write_data[13] => Mux18.IN28
consumer_write_data[14] => Mux17.IN28
consumer_write_data[15] => Mux16.IN28
consumer_write_data[16] => Mux23.IN20
consumer_write_data[17] => Mux22.IN20
consumer_write_data[18] => Mux21.IN20
consumer_write_data[19] => Mux20.IN20
consumer_write_data[20] => Mux19.IN20
consumer_write_data[21] => Mux18.IN20
consumer_write_data[22] => Mux17.IN20
consumer_write_data[23] => Mux16.IN20
consumer_write_data[24] => Mux23.IN12
consumer_write_data[25] => Mux22.IN12
consumer_write_data[26] => Mux21.IN12
consumer_write_data[27] => Mux20.IN12
consumer_write_data[28] => Mux19.IN12
consumer_write_data[29] => Mux18.IN12
consumer_write_data[30] => Mux17.IN12
consumer_write_data[31] => Mux16.IN12
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_wens.OUTPUTSELECT
consumer_write_req[0] => consumer_wens.OUTPUTSELECT
consumer_write_req[0] => consumer_wens.OUTPUTSELECT
consumer_write_req[0] => consumer_wens.OUTPUTSELECT
consumer_write_req[0] => consumer_rens.OUTPUTSELECT
consumer_write_req[0] => consumer_rens.OUTPUTSELECT
consumer_write_req[0] => consumer_rens.OUTPUTSELECT
consumer_write_req[0] => consumer_rens.OUTPUTSELECT
consumer_write_req[0] => n_filled.OUTPUTSELECT
consumer_write_req[0] => n_filled.OUTPUTSELECT
consumer_write_req[0] => n_filled.OUTPUTSELECT
consumer_write_req[0] => consumer_req_stored.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_ids.OUTPUTSELECT
consumer_write_req[1] => consumer_wens.OUTPUTSELECT
consumer_write_req[1] => consumer_wens.OUTPUTSELECT
consumer_write_req[1] => consumer_wens.OUTPUTSELECT
consumer_write_req[1] => consumer_wens.OUTPUTSELECT
consumer_write_req[1] => consumer_rens.OUTPUTSELECT
consumer_write_req[1] => consumer_rens.OUTPUTSELECT
consumer_write_req[1] => consumer_rens.OUTPUTSELECT
consumer_write_req[1] => consumer_rens.OUTPUTSELECT
consumer_write_req[1] => n_filled.OUTPUTSELECT
consumer_write_req[1] => n_filled.OUTPUTSELECT
consumer_write_req[1] => n_filled.OUTPUTSELECT
consumer_write_req[1] => consumer_req_stored.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_ids.OUTPUTSELECT
consumer_write_req[2] => consumer_wens.OUTPUTSELECT
consumer_write_req[2] => consumer_wens.OUTPUTSELECT
consumer_write_req[2] => consumer_wens.OUTPUTSELECT
consumer_write_req[2] => consumer_wens.OUTPUTSELECT
consumer_write_req[2] => consumer_rens.OUTPUTSELECT
consumer_write_req[2] => consumer_rens.OUTPUTSELECT
consumer_write_req[2] => consumer_rens.OUTPUTSELECT
consumer_write_req[2] => consumer_rens.OUTPUTSELECT
consumer_write_req[2] => n_filled.OUTPUTSELECT
consumer_write_req[2] => n_filled.OUTPUTSELECT
consumer_write_req[2] => n_filled.OUTPUTSELECT
consumer_write_req[2] => consumer_req_stored.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_ids.OUTPUTSELECT
consumer_write_req[3] => consumer_wens.OUTPUTSELECT
consumer_write_req[3] => consumer_wens.OUTPUTSELECT
consumer_write_req[3] => consumer_wens.OUTPUTSELECT
consumer_write_req[3] => consumer_wens.OUTPUTSELECT
consumer_write_req[3] => consumer_rens.OUTPUTSELECT
consumer_write_req[3] => consumer_rens.OUTPUTSELECT
consumer_write_req[3] => consumer_rens.OUTPUTSELECT
consumer_write_req[3] => consumer_rens.OUTPUTSELECT
consumer_write_req[3] => n_filled.OUTPUTSELECT
consumer_write_req[3] => n_filled.OUTPUTSELECT
consumer_write_req[3] => n_filled.OUTPUTSELECT
consumer_write_req[3] => consumer_req_stored.OUTPUTSELECT
mem_read_addr[0] <= mem_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[1] <= mem_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[2] <= mem_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[3] <= mem_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[4] <= mem_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[5] <= mem_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[6] <= mem_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[7] <= mem_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[0] <= mem_write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[1] <= mem_write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[2] <= mem_write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[3] <= mem_write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[4] <= mem_write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[5] <= mem_write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[6] <= mem_write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[7] <= mem_write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_en[0] <= mem_write_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[0] => consumer_read_data.DATAB
mem_read_data[0] => consumer_read_data.DATAB
mem_read_data[0] => consumer_read_data.DATAB
mem_read_data[0] => consumer_read_data.DATAB
mem_read_data[1] => consumer_read_data.DATAB
mem_read_data[1] => consumer_read_data.DATAB
mem_read_data[1] => consumer_read_data.DATAB
mem_read_data[1] => consumer_read_data.DATAB
mem_read_data[2] => consumer_read_data.DATAB
mem_read_data[2] => consumer_read_data.DATAB
mem_read_data[2] => consumer_read_data.DATAB
mem_read_data[2] => consumer_read_data.DATAB
mem_read_data[3] => consumer_read_data.DATAB
mem_read_data[3] => consumer_read_data.DATAB
mem_read_data[3] => consumer_read_data.DATAB
mem_read_data[3] => consumer_read_data.DATAB
mem_read_data[4] => consumer_read_data.DATAB
mem_read_data[4] => consumer_read_data.DATAB
mem_read_data[4] => consumer_read_data.DATAB
mem_read_data[4] => consumer_read_data.DATAB
mem_read_data[5] => consumer_read_data.DATAB
mem_read_data[5] => consumer_read_data.DATAB
mem_read_data[5] => consumer_read_data.DATAB
mem_read_data[5] => consumer_read_data.DATAB
mem_read_data[6] => consumer_read_data.DATAB
mem_read_data[6] => consumer_read_data.DATAB
mem_read_data[6] => consumer_read_data.DATAB
mem_read_data[6] => consumer_read_data.DATAB
mem_read_data[7] => consumer_read_data.DATAA
mem_read_data[7] => consumer_read_data.DATAB
mem_read_data[7] => consumer_read_data.DATAB
mem_read_data[7] => consumer_read_data.DATAB
mem_read_data[7] => consumer_read_data.DATAB
consumer_read_done[0] <= consumer_read_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_done[1] <= <GND>
consumer_read_done[2] <= <GND>
consumer_read_done[3] <= <GND>
consumer_write_done[0] <= consumer_write_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_done[1] <= <GND>
consumer_write_done[2] <= <GND>
consumer_write_done[3] <= <GND>
consumer_read_data[0] <= consumer_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1] <= consumer_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2] <= consumer_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3] <= consumer_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4] <= consumer_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5] <= consumer_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6] <= consumer_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7] <= consumer_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[8] <= consumer_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[9] <= consumer_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[10] <= consumer_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[11] <= consumer_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[12] <= consumer_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[13] <= consumer_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[14] <= consumer_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[15] <= consumer_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[16] <= consumer_read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[17] <= consumer_read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[18] <= consumer_read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[19] <= consumer_read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[20] <= consumer_read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[21] <= consumer_read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[22] <= consumer_read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[23] <= consumer_read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[24] <= consumer_read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[25] <= consumer_read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[26] <= consumer_read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[27] <= consumer_read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[28] <= consumer_read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[29] <= consumer_read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[30] <= consumer_read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[31] <= consumer_read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|ram_with_controller:ram|data_mem_ram:ram
clock => ram_block~12.CLK
clock => ram_block~0.CLK
clock => ram_block~1.CLK
clock => ram_block~2.CLK
clock => ram_block~3.CLK
clock => ram_block~4.CLK
clock => ram_block~5.CLK
clock => ram_block~6.CLK
clock => ram_block~7.CLK
clock => ram_block~8.CLK
clock => ram_block~9.CLK
clock => ram_block~10.CLK
clock => ram_block~11.CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => read_address_reg[0].CLK
clock => read_address_reg[1].CLK
clock => read_address_reg[2].CLK
clock => read_address_reg[3].CLK
clock => ram_block.CLK0
data_write[0] => ram_block~11.DATAIN
data_write[0] => ram_block.DATAIN
data_write[1] => ram_block~10.DATAIN
data_write[1] => ram_block.DATAIN1
data_write[2] => ram_block~9.DATAIN
data_write[2] => ram_block.DATAIN2
data_write[3] => ram_block~8.DATAIN
data_write[3] => ram_block.DATAIN3
data_write[4] => ram_block~7.DATAIN
data_write[4] => ram_block.DATAIN4
data_write[5] => ram_block~6.DATAIN
data_write[5] => ram_block.DATAIN5
data_write[6] => ram_block~5.DATAIN
data_write[6] => ram_block.DATAIN6
data_write[7] => ram_block~4.DATAIN
data_write[7] => ram_block.DATAIN7
write_address[0] => ram_block~3.DATAIN
write_address[0] => ram_block.WADDR
write_address[1] => ram_block~2.DATAIN
write_address[1] => ram_block.WADDR1
write_address[2] => ram_block~1.DATAIN
write_address[2] => ram_block.WADDR2
write_address[3] => ram_block~0.DATAIN
write_address[3] => ram_block.WADDR3
write_address[4] => ~NO_FANOUT~
write_address[5] => ~NO_FANOUT~
write_address[6] => ~NO_FANOUT~
write_address[7] => ~NO_FANOUT~
read_address[0] => read_address_reg[0].DATAIN
read_address[1] => read_address_reg[1].DATAIN
read_address[2] => read_address_reg[2].DATAIN
read_address[3] => read_address_reg[3].DATAIN
read_address[4] => ~NO_FANOUT~
read_address[5] => ~NO_FANOUT~
read_address[6] => ~NO_FANOUT~
read_address[7] => ~NO_FANOUT~
we => ram_block~12.DATAIN
we => ram_block.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|prog_mem_with_controller:progmem
reset => mem_controller_2:cont.reset
clock => mem_controller_2:cont.clock
clock => prog_mem_rom:prog_mem.clock
consumer_read_addr[0] => mem_controller_2:cont.consumer_read_addr[0]
consumer_read_addr[1] => mem_controller_2:cont.consumer_read_addr[1]
consumer_read_addr[2] => mem_controller_2:cont.consumer_read_addr[2]
consumer_read_addr[3] => mem_controller_2:cont.consumer_read_addr[3]
consumer_read_addr[4] => mem_controller_2:cont.consumer_read_addr[4]
consumer_read_addr[5] => mem_controller_2:cont.consumer_read_addr[5]
consumer_read_addr[6] => mem_controller_2:cont.consumer_read_addr[6]
consumer_read_addr[7] => mem_controller_2:cont.consumer_read_addr[7]
consumer_read_req[0] => mem_controller_2:cont.consumer_read_req[0]
consumer_write_addr[0] => mem_controller_2:cont.consumer_write_addr[0]
consumer_write_addr[1] => mem_controller_2:cont.consumer_write_addr[1]
consumer_write_addr[2] => mem_controller_2:cont.consumer_write_addr[2]
consumer_write_addr[3] => mem_controller_2:cont.consumer_write_addr[3]
consumer_write_addr[4] => mem_controller_2:cont.consumer_write_addr[4]
consumer_write_addr[5] => mem_controller_2:cont.consumer_write_addr[5]
consumer_write_addr[6] => mem_controller_2:cont.consumer_write_addr[6]
consumer_write_addr[7] => mem_controller_2:cont.consumer_write_addr[7]
consumer_write_data[0] => mem_controller_2:cont.consumer_write_data[0]
consumer_write_data[1] => mem_controller_2:cont.consumer_write_data[1]
consumer_write_data[2] => mem_controller_2:cont.consumer_write_data[2]
consumer_write_data[3] => mem_controller_2:cont.consumer_write_data[3]
consumer_write_data[4] => mem_controller_2:cont.consumer_write_data[4]
consumer_write_data[5] => mem_controller_2:cont.consumer_write_data[5]
consumer_write_data[6] => mem_controller_2:cont.consumer_write_data[6]
consumer_write_data[7] => mem_controller_2:cont.consumer_write_data[7]
consumer_write_data[8] => mem_controller_2:cont.consumer_write_data[8]
consumer_write_data[9] => mem_controller_2:cont.consumer_write_data[9]
consumer_write_data[10] => mem_controller_2:cont.consumer_write_data[10]
consumer_write_data[11] => mem_controller_2:cont.consumer_write_data[11]
consumer_write_data[12] => mem_controller_2:cont.consumer_write_data[12]
consumer_write_data[13] => mem_controller_2:cont.consumer_write_data[13]
consumer_write_data[14] => mem_controller_2:cont.consumer_write_data[14]
consumer_write_data[15] => mem_controller_2:cont.consumer_write_data[15]
consumer_write_req[0] => ~NO_FANOUT~
consumer_read_done[0] <= mem_controller_2:cont.consumer_read_done[0]
consumer_write_done[0] <= mem_controller_2:cont.consumer_write_done[0]
consumer_read_data[0] <= mem_controller_2:cont.consumer_read_data[0]
consumer_read_data[1] <= mem_controller_2:cont.consumer_read_data[1]
consumer_read_data[2] <= mem_controller_2:cont.consumer_read_data[2]
consumer_read_data[3] <= mem_controller_2:cont.consumer_read_data[3]
consumer_read_data[4] <= mem_controller_2:cont.consumer_read_data[4]
consumer_read_data[5] <= mem_controller_2:cont.consumer_read_data[5]
consumer_read_data[6] <= mem_controller_2:cont.consumer_read_data[6]
consumer_read_data[7] <= mem_controller_2:cont.consumer_read_data[7]
consumer_read_data[8] <= mem_controller_2:cont.consumer_read_data[8]
consumer_read_data[9] <= mem_controller_2:cont.consumer_read_data[9]
consumer_read_data[10] <= mem_controller_2:cont.consumer_read_data[10]
consumer_read_data[11] <= mem_controller_2:cont.consumer_read_data[11]
consumer_read_data[12] <= mem_controller_2:cont.consumer_read_data[12]
consumer_read_data[13] <= mem_controller_2:cont.consumer_read_data[13]
consumer_read_data[14] <= mem_controller_2:cont.consumer_read_data[14]
consumer_read_data[15] <= mem_controller_2:cont.consumer_read_data[15]


|core_RAM_dut|prog_mem_with_controller:progmem|mem_controller_2:cont
reset => n_filled.OUTPUTSELECT
reset => mem_write_en.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => n_filled_reg.ENA
reset => consumer_rens[0].ENA
reset => consumer_wens[0].ENA
reset => consumer_ids[0].ENA
reset => n_completed.ENA
reset => completed_ren[0].ENA
reset => completed_wen[0].ENA
reset => completed_requests[0].ENA
reset => \read_requests:consumer_req_stored[0].ENA
clock => consumer_write_done[0]~reg0.CLK
clock => consumer_read_done[0]~reg0.CLK
clock => consumer_read_data[0]~reg0.CLK
clock => consumer_read_data[1]~reg0.CLK
clock => consumer_read_data[2]~reg0.CLK
clock => consumer_read_data[3]~reg0.CLK
clock => consumer_read_data[4]~reg0.CLK
clock => consumer_read_data[5]~reg0.CLK
clock => consumer_read_data[6]~reg0.CLK
clock => consumer_read_data[7]~reg0.CLK
clock => consumer_read_data[8]~reg0.CLK
clock => consumer_read_data[9]~reg0.CLK
clock => consumer_read_data[10]~reg0.CLK
clock => consumer_read_data[11]~reg0.CLK
clock => consumer_read_data[12]~reg0.CLK
clock => consumer_read_data[13]~reg0.CLK
clock => consumer_read_data[14]~reg0.CLK
clock => consumer_read_data[15]~reg0.CLK
clock => mem_write_data[0]~reg0.CLK
clock => mem_write_data[1]~reg0.CLK
clock => mem_write_data[2]~reg0.CLK
clock => mem_write_data[3]~reg0.CLK
clock => mem_write_data[4]~reg0.CLK
clock => mem_write_data[5]~reg0.CLK
clock => mem_write_data[6]~reg0.CLK
clock => mem_write_data[7]~reg0.CLK
clock => mem_write_data[8]~reg0.CLK
clock => mem_write_data[9]~reg0.CLK
clock => mem_write_data[10]~reg0.CLK
clock => mem_write_data[11]~reg0.CLK
clock => mem_write_data[12]~reg0.CLK
clock => mem_write_data[13]~reg0.CLK
clock => mem_write_data[14]~reg0.CLK
clock => mem_write_data[15]~reg0.CLK
clock => mem_write_addr[0]~reg0.CLK
clock => mem_write_addr[1]~reg0.CLK
clock => mem_write_addr[2]~reg0.CLK
clock => mem_write_addr[3]~reg0.CLK
clock => mem_write_addr[4]~reg0.CLK
clock => mem_write_addr[5]~reg0.CLK
clock => mem_write_addr[6]~reg0.CLK
clock => mem_write_addr[7]~reg0.CLK
clock => mem_read_addr[0]~reg0.CLK
clock => mem_read_addr[1]~reg0.CLK
clock => mem_read_addr[2]~reg0.CLK
clock => mem_read_addr[3]~reg0.CLK
clock => mem_read_addr[4]~reg0.CLK
clock => mem_read_addr[5]~reg0.CLK
clock => mem_read_addr[6]~reg0.CLK
clock => mem_read_addr[7]~reg0.CLK
clock => mem_write_en[0]~reg0.CLK
clock => n_filled_reg.CLK
clock => consumer_rens[0].CLK
clock => consumer_wens[0].CLK
clock => consumer_ids[0].CLK
clock => n_completed.CLK
clock => completed_ren[0].CLK
clock => completed_wen[0].CLK
clock => completed_requests[0].CLK
clock => \read_requests:consumer_req_stored[0].CLK
clock => \read_requests:n_filled.CLK
consumer_read_addr[0] => mem_read_addr.DATAB
consumer_read_addr[1] => mem_read_addr.DATAB
consumer_read_addr[2] => mem_read_addr.DATAB
consumer_read_addr[3] => mem_read_addr.DATAB
consumer_read_addr[4] => mem_read_addr.DATAB
consumer_read_addr[5] => mem_read_addr.DATAB
consumer_read_addr[6] => mem_read_addr.DATAB
consumer_read_addr[7] => mem_read_addr.DATAB
consumer_read_req[0] => consumer_ids.OUTPUTSELECT
consumer_read_req[0] => consumer_wens.OUTPUTSELECT
consumer_read_req[0] => consumer_rens.OUTPUTSELECT
consumer_read_req[0] => n_filled.OUTPUTSELECT
consumer_read_req[0] => consumer_req_stored.OUTPUTSELECT
consumer_write_addr[0] => mem_write_addr.DATAB
consumer_write_addr[1] => mem_write_addr.DATAB
consumer_write_addr[2] => mem_write_addr.DATAB
consumer_write_addr[3] => mem_write_addr.DATAB
consumer_write_addr[4] => mem_write_addr.DATAB
consumer_write_addr[5] => mem_write_addr.DATAB
consumer_write_addr[6] => mem_write_addr.DATAB
consumer_write_addr[7] => mem_write_addr.DATAB
consumer_write_data[0] => mem_write_data.DATAB
consumer_write_data[1] => mem_write_data.DATAB
consumer_write_data[2] => mem_write_data.DATAB
consumer_write_data[3] => mem_write_data.DATAB
consumer_write_data[4] => mem_write_data.DATAB
consumer_write_data[5] => mem_write_data.DATAB
consumer_write_data[6] => mem_write_data.DATAB
consumer_write_data[7] => mem_write_data.DATAB
consumer_write_data[8] => mem_write_data.DATAB
consumer_write_data[9] => mem_write_data.DATAB
consumer_write_data[10] => mem_write_data.DATAB
consumer_write_data[11] => mem_write_data.DATAB
consumer_write_data[12] => mem_write_data.DATAB
consumer_write_data[13] => mem_write_data.DATAB
consumer_write_data[14] => mem_write_data.DATAB
consumer_write_data[15] => mem_write_data.DATAB
consumer_write_req[0] => consumer_ids.OUTPUTSELECT
consumer_write_req[0] => consumer_wens.OUTPUTSELECT
consumer_write_req[0] => consumer_rens.OUTPUTSELECT
consumer_write_req[0] => n_filled.OUTPUTSELECT
consumer_write_req[0] => consumer_req_stored.OUTPUTSELECT
mem_read_addr[0] <= mem_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[1] <= mem_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[2] <= mem_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[3] <= mem_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[4] <= mem_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[5] <= mem_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[6] <= mem_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[7] <= mem_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[0] <= mem_write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[1] <= mem_write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[2] <= mem_write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[3] <= mem_write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[4] <= mem_write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[5] <= mem_write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[6] <= mem_write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[7] <= mem_write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_en[0] <= mem_write_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[8] <= mem_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[9] <= mem_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[10] <= mem_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[11] <= mem_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[12] <= mem_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[13] <= mem_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[14] <= mem_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[15] <= mem_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[0] => consumer_read_data.DATAB
mem_read_data[1] => consumer_read_data.DATAB
mem_read_data[2] => consumer_read_data.DATAB
mem_read_data[3] => consumer_read_data.DATAB
mem_read_data[4] => consumer_read_data.DATAB
mem_read_data[5] => consumer_read_data.DATAB
mem_read_data[6] => consumer_read_data.DATAB
mem_read_data[7] => consumer_read_data.DATAB
mem_read_data[8] => consumer_read_data.DATAB
mem_read_data[9] => consumer_read_data.DATAB
mem_read_data[10] => consumer_read_data.DATAB
mem_read_data[11] => consumer_read_data.DATAB
mem_read_data[12] => consumer_read_data.DATAB
mem_read_data[13] => consumer_read_data.DATAB
mem_read_data[14] => consumer_read_data.DATAB
mem_read_data[15] => consumer_read_data.DATAB
consumer_read_done[0] <= consumer_read_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_write_done[0] <= consumer_write_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[0] <= consumer_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[1] <= consumer_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[2] <= consumer_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[3] <= consumer_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[4] <= consumer_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[5] <= consumer_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[6] <= consumer_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[7] <= consumer_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[8] <= consumer_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[9] <= consumer_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[10] <= consumer_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[11] <= consumer_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[12] <= consumer_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[13] <= consumer_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[14] <= consumer_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
consumer_read_data[15] <= consumer_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|prog_mem_with_controller:progmem|prog_mem_rom:prog_mem
clock => prog_line[0]~reg0.CLK
clock => prog_line[1]~reg0.CLK
clock => prog_line[2]~reg0.CLK
clock => prog_line[3]~reg0.CLK
clock => prog_line[4]~reg0.CLK
clock => prog_line[5]~reg0.CLK
clock => prog_line[6]~reg0.CLK
clock => prog_line[7]~reg0.CLK
clock => prog_line[8]~reg0.CLK
clock => prog_line[9]~reg0.CLK
clock => prog_line[10]~reg0.CLK
clock => prog_line[11]~reg0.CLK
clock => prog_line[12]~reg0.CLK
clock => prog_line[13]~reg0.CLK
clock => prog_line[14]~reg0.CLK
clock => prog_line[15]~reg0.CLK
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
prog_line[0] <= prog_line[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[1] <= prog_line[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[2] <= prog_line[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[3] <= prog_line[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[4] <= prog_line[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[5] <= prog_line[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[6] <= prog_line[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[7] <= prog_line[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[8] <= prog_line[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[9] <= prog_line[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[10] <= prog_line[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[11] <= prog_line[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[12] <= prog_line[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[13] <= prog_line[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[14] <= prog_line[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_line[15] <= prog_line[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core
clock => scheduler:scheduler_block.clock
clock => fetcher:fetcher_block.clock
clock => decoder:decoder_block.clock
clock => thread_struct:threads:0:thread.clock
clock => thread_struct:threads:1:thread.clock
clock => thread_struct:threads:2:thread.clock
clock => thread_struct:threads:3:thread.clock
reset => scheduler:scheduler_block.reset
reset => fetcher:fetcher_block.reset
reset => decoder:decoder_block.reset
reset => thread_struct:threads:0:thread.reset
reset => thread_struct:threads:1:thread.reset
reset => thread_struct:threads:2:thread.reset
reset => thread_struct:threads:3:thread.reset
start => scheduler:scheduler_block.start
enable => thread_struct:threads:0:thread.enable
enable => thread_struct:threads:1:thread.enable
enable => thread_struct:threads:2:thread.enable
enable => thread_struct:threads:3:thread.enable
fetcher_mem_read_ready[0] => fetcher:fetcher_block.mem_read_ready
mem_read_ready_arr[0] => thread_struct:threads:0:thread.mem_read_ready
mem_read_ready_arr[1] => thread_struct:threads:1:thread.mem_read_ready
mem_read_ready_arr[2] => thread_struct:threads:2:thread.mem_read_ready
mem_read_ready_arr[3] => thread_struct:threads:3:thread.mem_read_ready
mem_write_ready_arr[0] => thread_struct:threads:0:thread.mem_write_ready
mem_write_ready_arr[1] => thread_struct:threads:1:thread.mem_write_ready
mem_write_ready_arr[2] => thread_struct:threads:2:thread.mem_write_ready
mem_write_ready_arr[3] => thread_struct:threads:3:thread.mem_write_ready
block_id[0] => thread_struct:threads:0:thread.block_id[0]
block_id[0] => thread_struct:threads:1:thread.block_id[0]
block_id[0] => thread_struct:threads:2:thread.block_id[0]
block_id[0] => thread_struct:threads:3:thread.block_id[0]
block_id[1] => thread_struct:threads:0:thread.block_id[1]
block_id[1] => thread_struct:threads:1:thread.block_id[1]
block_id[1] => thread_struct:threads:2:thread.block_id[1]
block_id[1] => thread_struct:threads:3:thread.block_id[1]
block_id[2] => thread_struct:threads:0:thread.block_id[2]
block_id[2] => thread_struct:threads:1:thread.block_id[2]
block_id[2] => thread_struct:threads:2:thread.block_id[2]
block_id[2] => thread_struct:threads:3:thread.block_id[2]
block_id[3] => thread_struct:threads:0:thread.block_id[3]
block_id[3] => thread_struct:threads:1:thread.block_id[3]
block_id[3] => thread_struct:threads:2:thread.block_id[3]
block_id[3] => thread_struct:threads:3:thread.block_id[3]
block_id[4] => thread_struct:threads:0:thread.block_id[4]
block_id[4] => thread_struct:threads:1:thread.block_id[4]
block_id[4] => thread_struct:threads:2:thread.block_id[4]
block_id[4] => thread_struct:threads:3:thread.block_id[4]
block_id[5] => thread_struct:threads:0:thread.block_id[5]
block_id[5] => thread_struct:threads:1:thread.block_id[5]
block_id[5] => thread_struct:threads:2:thread.block_id[5]
block_id[5] => thread_struct:threads:3:thread.block_id[5]
block_id[6] => thread_struct:threads:0:thread.block_id[6]
block_id[6] => thread_struct:threads:1:thread.block_id[6]
block_id[6] => thread_struct:threads:2:thread.block_id[6]
block_id[6] => thread_struct:threads:3:thread.block_id[6]
block_id[7] => thread_struct:threads:0:thread.block_id[7]
block_id[7] => thread_struct:threads:1:thread.block_id[7]
block_id[7] => thread_struct:threads:2:thread.block_id[7]
block_id[7] => thread_struct:threads:3:thread.block_id[7]
thread_id[0] => thread_struct:threads:0:thread.thread_id[0]
thread_id[1] => thread_struct:threads:0:thread.thread_id[1]
thread_id[2] => thread_struct:threads:1:thread.thread_id[0]
thread_id[3] => thread_struct:threads:1:thread.thread_id[1]
thread_id[4] => thread_struct:threads:2:thread.thread_id[0]
thread_id[5] => thread_struct:threads:2:thread.thread_id[1]
thread_id[6] => thread_struct:threads:3:thread.thread_id[0]
thread_id[7] => thread_struct:threads:3:thread.thread_id[1]
fetcher_mem_read_valid <= fetcher:fetcher_block.mem_read_valid
done <= scheduler:scheduler_block.done
mem_read_data_arr[0] => thread_struct:threads:0:thread.mem_read_data[0]
mem_read_data_arr[1] => thread_struct:threads:0:thread.mem_read_data[1]
mem_read_data_arr[2] => thread_struct:threads:0:thread.mem_read_data[2]
mem_read_data_arr[3] => thread_struct:threads:0:thread.mem_read_data[3]
mem_read_data_arr[4] => thread_struct:threads:0:thread.mem_read_data[4]
mem_read_data_arr[5] => thread_struct:threads:0:thread.mem_read_data[5]
mem_read_data_arr[6] => thread_struct:threads:0:thread.mem_read_data[6]
mem_read_data_arr[7] => thread_struct:threads:0:thread.mem_read_data[7]
mem_read_data_arr[8] => thread_struct:threads:1:thread.mem_read_data[0]
mem_read_data_arr[9] => thread_struct:threads:1:thread.mem_read_data[1]
mem_read_data_arr[10] => thread_struct:threads:1:thread.mem_read_data[2]
mem_read_data_arr[11] => thread_struct:threads:1:thread.mem_read_data[3]
mem_read_data_arr[12] => thread_struct:threads:1:thread.mem_read_data[4]
mem_read_data_arr[13] => thread_struct:threads:1:thread.mem_read_data[5]
mem_read_data_arr[14] => thread_struct:threads:1:thread.mem_read_data[6]
mem_read_data_arr[15] => thread_struct:threads:1:thread.mem_read_data[7]
mem_read_data_arr[16] => thread_struct:threads:2:thread.mem_read_data[0]
mem_read_data_arr[17] => thread_struct:threads:2:thread.mem_read_data[1]
mem_read_data_arr[18] => thread_struct:threads:2:thread.mem_read_data[2]
mem_read_data_arr[19] => thread_struct:threads:2:thread.mem_read_data[3]
mem_read_data_arr[20] => thread_struct:threads:2:thread.mem_read_data[4]
mem_read_data_arr[21] => thread_struct:threads:2:thread.mem_read_data[5]
mem_read_data_arr[22] => thread_struct:threads:2:thread.mem_read_data[6]
mem_read_data_arr[23] => thread_struct:threads:2:thread.mem_read_data[7]
mem_read_data_arr[24] => thread_struct:threads:3:thread.mem_read_data[0]
mem_read_data_arr[25] => thread_struct:threads:3:thread.mem_read_data[1]
mem_read_data_arr[26] => thread_struct:threads:3:thread.mem_read_data[2]
mem_read_data_arr[27] => thread_struct:threads:3:thread.mem_read_data[3]
mem_read_data_arr[28] => thread_struct:threads:3:thread.mem_read_data[4]
mem_read_data_arr[29] => thread_struct:threads:3:thread.mem_read_data[5]
mem_read_data_arr[30] => thread_struct:threads:3:thread.mem_read_data[6]
mem_read_data_arr[31] => thread_struct:threads:3:thread.mem_read_data[7]
fetcher_mem_read_data[0] => fetcher:fetcher_block.mem_read_data[0]
fetcher_mem_read_data[1] => fetcher:fetcher_block.mem_read_data[1]
fetcher_mem_read_data[2] => fetcher:fetcher_block.mem_read_data[2]
fetcher_mem_read_data[3] => fetcher:fetcher_block.mem_read_data[3]
fetcher_mem_read_data[4] => fetcher:fetcher_block.mem_read_data[4]
fetcher_mem_read_data[5] => fetcher:fetcher_block.mem_read_data[5]
fetcher_mem_read_data[6] => fetcher:fetcher_block.mem_read_data[6]
fetcher_mem_read_data[7] => fetcher:fetcher_block.mem_read_data[7]
fetcher_mem_read_data[8] => fetcher:fetcher_block.mem_read_data[8]
fetcher_mem_read_data[9] => fetcher:fetcher_block.mem_read_data[9]
fetcher_mem_read_data[10] => fetcher:fetcher_block.mem_read_data[10]
fetcher_mem_read_data[11] => fetcher:fetcher_block.mem_read_data[11]
fetcher_mem_read_data[12] => fetcher:fetcher_block.mem_read_data[12]
fetcher_mem_read_data[13] => fetcher:fetcher_block.mem_read_data[13]
fetcher_mem_read_data[14] => fetcher:fetcher_block.mem_read_data[14]
fetcher_mem_read_data[15] => fetcher:fetcher_block.mem_read_data[15]
fetcher_mem_read_address[0] <= fetcher:fetcher_block.mem_read_address[0]
fetcher_mem_read_address[1] <= fetcher:fetcher_block.mem_read_address[1]
fetcher_mem_read_address[2] <= fetcher:fetcher_block.mem_read_address[2]
fetcher_mem_read_address[3] <= fetcher:fetcher_block.mem_read_address[3]
fetcher_mem_read_address[4] <= fetcher:fetcher_block.mem_read_address[4]
fetcher_mem_read_address[5] <= fetcher:fetcher_block.mem_read_address[5]
fetcher_mem_read_address[6] <= fetcher:fetcher_block.mem_read_address[6]
fetcher_mem_read_address[7] <= fetcher:fetcher_block.mem_read_address[7]
lsu_mem_read_valid_arr[0] <= thread_struct:threads:0:thread.lsu_mem_read_valid
lsu_mem_read_valid_arr[1] <= thread_struct:threads:1:thread.lsu_mem_read_valid
lsu_mem_read_valid_arr[2] <= thread_struct:threads:2:thread.lsu_mem_read_valid
lsu_mem_read_valid_arr[3] <= thread_struct:threads:3:thread.lsu_mem_read_valid
lsu_mem_write_valid_arr[0] <= thread_struct:threads:0:thread.lsu_mem_write_valid
lsu_mem_write_valid_arr[1] <= thread_struct:threads:1:thread.lsu_mem_write_valid
lsu_mem_write_valid_arr[2] <= thread_struct:threads:2:thread.lsu_mem_write_valid
lsu_mem_write_valid_arr[3] <= thread_struct:threads:3:thread.lsu_mem_write_valid
mem_write_data_arr[0] <= thread_struct:threads:0:thread.mem_write_data[0]
mem_write_data_arr[1] <= thread_struct:threads:0:thread.mem_write_data[1]
mem_write_data_arr[2] <= thread_struct:threads:0:thread.mem_write_data[2]
mem_write_data_arr[3] <= thread_struct:threads:0:thread.mem_write_data[3]
mem_write_data_arr[4] <= thread_struct:threads:0:thread.mem_write_data[4]
mem_write_data_arr[5] <= thread_struct:threads:0:thread.mem_write_data[5]
mem_write_data_arr[6] <= thread_struct:threads:0:thread.mem_write_data[6]
mem_write_data_arr[7] <= thread_struct:threads:0:thread.mem_write_data[7]
mem_write_data_arr[8] <= thread_struct:threads:1:thread.mem_write_data[0]
mem_write_data_arr[9] <= thread_struct:threads:1:thread.mem_write_data[1]
mem_write_data_arr[10] <= thread_struct:threads:1:thread.mem_write_data[2]
mem_write_data_arr[11] <= thread_struct:threads:1:thread.mem_write_data[3]
mem_write_data_arr[12] <= thread_struct:threads:1:thread.mem_write_data[4]
mem_write_data_arr[13] <= thread_struct:threads:1:thread.mem_write_data[5]
mem_write_data_arr[14] <= thread_struct:threads:1:thread.mem_write_data[6]
mem_write_data_arr[15] <= thread_struct:threads:1:thread.mem_write_data[7]
mem_write_data_arr[16] <= thread_struct:threads:2:thread.mem_write_data[0]
mem_write_data_arr[17] <= thread_struct:threads:2:thread.mem_write_data[1]
mem_write_data_arr[18] <= thread_struct:threads:2:thread.mem_write_data[2]
mem_write_data_arr[19] <= thread_struct:threads:2:thread.mem_write_data[3]
mem_write_data_arr[20] <= thread_struct:threads:2:thread.mem_write_data[4]
mem_write_data_arr[21] <= thread_struct:threads:2:thread.mem_write_data[5]
mem_write_data_arr[22] <= thread_struct:threads:2:thread.mem_write_data[6]
mem_write_data_arr[23] <= thread_struct:threads:2:thread.mem_write_data[7]
mem_write_data_arr[24] <= thread_struct:threads:3:thread.mem_write_data[0]
mem_write_data_arr[25] <= thread_struct:threads:3:thread.mem_write_data[1]
mem_write_data_arr[26] <= thread_struct:threads:3:thread.mem_write_data[2]
mem_write_data_arr[27] <= thread_struct:threads:3:thread.mem_write_data[3]
mem_write_data_arr[28] <= thread_struct:threads:3:thread.mem_write_data[4]
mem_write_data_arr[29] <= thread_struct:threads:3:thread.mem_write_data[5]
mem_write_data_arr[30] <= thread_struct:threads:3:thread.mem_write_data[6]
mem_write_data_arr[31] <= thread_struct:threads:3:thread.mem_write_data[7]
mem_write_address_arr[0] <= thread_struct:threads:0:thread.mem_write_address[0]
mem_write_address_arr[1] <= thread_struct:threads:0:thread.mem_write_address[1]
mem_write_address_arr[2] <= thread_struct:threads:0:thread.mem_write_address[2]
mem_write_address_arr[3] <= thread_struct:threads:0:thread.mem_write_address[3]
mem_write_address_arr[4] <= thread_struct:threads:0:thread.mem_write_address[4]
mem_write_address_arr[5] <= thread_struct:threads:0:thread.mem_write_address[5]
mem_write_address_arr[6] <= thread_struct:threads:0:thread.mem_write_address[6]
mem_write_address_arr[7] <= thread_struct:threads:0:thread.mem_write_address[7]
mem_write_address_arr[8] <= thread_struct:threads:1:thread.mem_write_address[0]
mem_write_address_arr[9] <= thread_struct:threads:1:thread.mem_write_address[1]
mem_write_address_arr[10] <= thread_struct:threads:1:thread.mem_write_address[2]
mem_write_address_arr[11] <= thread_struct:threads:1:thread.mem_write_address[3]
mem_write_address_arr[12] <= thread_struct:threads:1:thread.mem_write_address[4]
mem_write_address_arr[13] <= thread_struct:threads:1:thread.mem_write_address[5]
mem_write_address_arr[14] <= thread_struct:threads:1:thread.mem_write_address[6]
mem_write_address_arr[15] <= thread_struct:threads:1:thread.mem_write_address[7]
mem_write_address_arr[16] <= thread_struct:threads:2:thread.mem_write_address[0]
mem_write_address_arr[17] <= thread_struct:threads:2:thread.mem_write_address[1]
mem_write_address_arr[18] <= thread_struct:threads:2:thread.mem_write_address[2]
mem_write_address_arr[19] <= thread_struct:threads:2:thread.mem_write_address[3]
mem_write_address_arr[20] <= thread_struct:threads:2:thread.mem_write_address[4]
mem_write_address_arr[21] <= thread_struct:threads:2:thread.mem_write_address[5]
mem_write_address_arr[22] <= thread_struct:threads:2:thread.mem_write_address[6]
mem_write_address_arr[23] <= thread_struct:threads:2:thread.mem_write_address[7]
mem_write_address_arr[24] <= thread_struct:threads:3:thread.mem_write_address[0]
mem_write_address_arr[25] <= thread_struct:threads:3:thread.mem_write_address[1]
mem_write_address_arr[26] <= thread_struct:threads:3:thread.mem_write_address[2]
mem_write_address_arr[27] <= thread_struct:threads:3:thread.mem_write_address[3]
mem_write_address_arr[28] <= thread_struct:threads:3:thread.mem_write_address[4]
mem_write_address_arr[29] <= thread_struct:threads:3:thread.mem_write_address[5]
mem_write_address_arr[30] <= thread_struct:threads:3:thread.mem_write_address[6]
mem_write_address_arr[31] <= thread_struct:threads:3:thread.mem_write_address[7]
mem_read_address_arr[0] <= thread_struct:threads:0:thread.mem_read_address[0]
mem_read_address_arr[1] <= thread_struct:threads:0:thread.mem_read_address[1]
mem_read_address_arr[2] <= thread_struct:threads:0:thread.mem_read_address[2]
mem_read_address_arr[3] <= thread_struct:threads:0:thread.mem_read_address[3]
mem_read_address_arr[4] <= thread_struct:threads:0:thread.mem_read_address[4]
mem_read_address_arr[5] <= thread_struct:threads:0:thread.mem_read_address[5]
mem_read_address_arr[6] <= thread_struct:threads:0:thread.mem_read_address[6]
mem_read_address_arr[7] <= thread_struct:threads:0:thread.mem_read_address[7]
mem_read_address_arr[8] <= thread_struct:threads:1:thread.mem_read_address[0]
mem_read_address_arr[9] <= thread_struct:threads:1:thread.mem_read_address[1]
mem_read_address_arr[10] <= thread_struct:threads:1:thread.mem_read_address[2]
mem_read_address_arr[11] <= thread_struct:threads:1:thread.mem_read_address[3]
mem_read_address_arr[12] <= thread_struct:threads:1:thread.mem_read_address[4]
mem_read_address_arr[13] <= thread_struct:threads:1:thread.mem_read_address[5]
mem_read_address_arr[14] <= thread_struct:threads:1:thread.mem_read_address[6]
mem_read_address_arr[15] <= thread_struct:threads:1:thread.mem_read_address[7]
mem_read_address_arr[16] <= thread_struct:threads:2:thread.mem_read_address[0]
mem_read_address_arr[17] <= thread_struct:threads:2:thread.mem_read_address[1]
mem_read_address_arr[18] <= thread_struct:threads:2:thread.mem_read_address[2]
mem_read_address_arr[19] <= thread_struct:threads:2:thread.mem_read_address[3]
mem_read_address_arr[20] <= thread_struct:threads:2:thread.mem_read_address[4]
mem_read_address_arr[21] <= thread_struct:threads:2:thread.mem_read_address[5]
mem_read_address_arr[22] <= thread_struct:threads:2:thread.mem_read_address[6]
mem_read_address_arr[23] <= thread_struct:threads:2:thread.mem_read_address[7]
mem_read_address_arr[24] <= thread_struct:threads:3:thread.mem_read_address[0]
mem_read_address_arr[25] <= thread_struct:threads:3:thread.mem_read_address[1]
mem_read_address_arr[26] <= thread_struct:threads:3:thread.mem_read_address[2]
mem_read_address_arr[27] <= thread_struct:threads:3:thread.mem_read_address[3]
mem_read_address_arr[28] <= thread_struct:threads:3:thread.mem_read_address[4]
mem_read_address_arr[29] <= thread_struct:threads:3:thread.mem_read_address[5]
mem_read_address_arr[30] <= thread_struct:threads:3:thread.mem_read_address[6]
mem_read_address_arr[31] <= thread_struct:threads:3:thread.mem_read_address[7]


|core_RAM_dut|core:core|scheduler:scheduler_block
clock => done~reg0.CLK
clock => current_pc[0]~reg0.CLK
clock => current_pc[1]~reg0.CLK
clock => current_pc[2]~reg0.CLK
clock => current_pc[3]~reg0.CLK
clock => current_pc[4]~reg0.CLK
clock => current_pc[5]~reg0.CLK
clock => current_pc[6]~reg0.CLK
clock => current_pc[7]~reg0.CLK
clock => core_state[0]~reg0.CLK
clock => core_state[1]~reg0.CLK
clock => core_state[2]~reg0.CLK
reset => core_state.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => core_state.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => current_pc.OUTPUTSELECT
reset => done.OUTPUTSELECT
start => core_state.OUTPUTSELECT
start => core_state.OUTPUTSELECT
start => core_state.OUTPUTSELECT
decoded_ret => done.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => current_pc.OUTPUTSELECT
decoded_ret => core_state.DATAB
decoded_ret => core_state.DATAB
mem_read_enable => ~NO_FANOUT~
mem_write_enable => ~NO_FANOUT~
fetcher_state[0] => Equal2.IN1
fetcher_state[1] => Equal2.IN2
fetcher_state[2] => Equal2.IN0
lsu_state[0] => lsu_xors[0].IN0
lsu_state[1] => lsu_xors[0].IN1
lsu_state[2] => lsu_xors.IN0
lsu_state[3] => lsu_xors.IN1
lsu_state[4] => lsu_xors.IN0
lsu_state[5] => lsu_xors.IN1
lsu_state[6] => lsu_xors.IN0
lsu_state[7] => lsu_xors.IN1
new_pc[0] => current_pc.DATAA
new_pc[1] => current_pc.DATAA
new_pc[2] => current_pc.DATAA
new_pc[3] => current_pc.DATAA
new_pc[4] => current_pc.DATAA
new_pc[5] => current_pc.DATAA
new_pc[6] => current_pc.DATAA
new_pc[7] => current_pc.DATAA
core_state[0] <= core_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_state[1] <= core_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_state[2] <= core_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[0] <= current_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[1] <= current_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[2] <= current_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[3] <= current_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[4] <= current_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[5] <= current_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[6] <= current_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[7] <= current_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|fetcher:fetcher_block
clock => mem_read_valid~reg0.CLK
clock => instruction[0]~reg0.CLK
clock => instruction[1]~reg0.CLK
clock => instruction[2]~reg0.CLK
clock => instruction[3]~reg0.CLK
clock => instruction[4]~reg0.CLK
clock => instruction[5]~reg0.CLK
clock => instruction[6]~reg0.CLK
clock => instruction[7]~reg0.CLK
clock => instruction[8]~reg0.CLK
clock => instruction[9]~reg0.CLK
clock => instruction[10]~reg0.CLK
clock => instruction[11]~reg0.CLK
clock => instruction[12]~reg0.CLK
clock => instruction[13]~reg0.CLK
clock => instruction[14]~reg0.CLK
clock => instruction[15]~reg0.CLK
clock => mem_read_address[0]~reg0.CLK
clock => mem_read_address[1]~reg0.CLK
clock => mem_read_address[2]~reg0.CLK
clock => mem_read_address[3]~reg0.CLK
clock => mem_read_address[4]~reg0.CLK
clock => mem_read_address[5]~reg0.CLK
clock => mem_read_address[6]~reg0.CLK
clock => mem_read_address[7]~reg0.CLK
clock => fetcher_state[0]~reg0.CLK
clock => fetcher_state[1]~reg0.CLK
clock => fetcher_state[2]~reg0.CLK
reset => fetcher_state.OUTPUTSELECT
reset => fetcher_state.OUTPUTSELECT
reset => fetcher_state.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => mem_read_address.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => instruction.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
mem_read_ready => fetcher_state.OUTPUTSELECT
core_state[0] => Equal1.IN2
core_state[0] => Equal4.IN1
core_state[1] => Equal1.IN1
core_state[1] => Equal4.IN2
core_state[2] => Equal1.IN0
core_state[2] => Equal4.IN0
current_pc[0] => mem_read_address.DATAB
current_pc[1] => mem_read_address.DATAB
current_pc[2] => mem_read_address.DATAB
current_pc[3] => mem_read_address.DATAB
current_pc[4] => mem_read_address.DATAB
current_pc[5] => mem_read_address.DATAB
current_pc[6] => mem_read_address.DATAB
current_pc[7] => mem_read_address.DATAB
mem_read_data[0] => instruction.DATAB
mem_read_data[1] => instruction.DATAB
mem_read_data[2] => instruction.DATAB
mem_read_data[3] => instruction.DATAB
mem_read_data[4] => instruction.DATAB
mem_read_data[5] => instruction.DATAB
mem_read_data[6] => instruction.DATAB
mem_read_data[7] => instruction.DATAB
mem_read_data[8] => instruction.DATAB
mem_read_data[9] => instruction.DATAB
mem_read_data[10] => instruction.DATAB
mem_read_data[11] => instruction.DATAB
mem_read_data[12] => instruction.DATAB
mem_read_data[13] => instruction.DATAB
mem_read_data[14] => instruction.DATAB
mem_read_data[15] => instruction.DATAB
mem_read_address[0] <= mem_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[1] <= mem_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[2] <= mem_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[3] <= mem_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[4] <= mem_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[5] <= mem_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[6] <= mem_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_address[7] <= mem_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[0] <= fetcher_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[1] <= fetcher_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetcher_state[2] <= fetcher_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|decoder:decoder_block
clock => decoded_ret~reg0.CLK
clock => pc_out_mux~reg0.CLK
clock => alu_select[0]~reg0.CLK
clock => alu_select[1]~reg0.CLK
clock => reg_input_mux[0]~reg0.CLK
clock => reg_input_mux[1]~reg0.CLK
clock => mem_write_enable~reg0.CLK
clock => mem_read_enable~reg0.CLK
clock => nzp_write_enable~reg0.CLK
clock => reg_write_enable~reg0.CLK
clock => immediate[0]~reg0.CLK
clock => immediate[1]~reg0.CLK
clock => immediate[2]~reg0.CLK
clock => immediate[3]~reg0.CLK
clock => immediate[4]~reg0.CLK
clock => immediate[5]~reg0.CLK
clock => immediate[6]~reg0.CLK
clock => immediate[7]~reg0.CLK
clock => nzp_instr[0]~reg0.CLK
clock => nzp_instr[1]~reg0.CLK
clock => nzp_instr[2]~reg0.CLK
clock => rt_address[0]~reg0.CLK
clock => rt_address[1]~reg0.CLK
clock => rt_address[2]~reg0.CLK
clock => rt_address[3]~reg0.CLK
clock => rs_address[0]~reg0.CLK
clock => rs_address[1]~reg0.CLK
clock => rs_address[2]~reg0.CLK
clock => rs_address[3]~reg0.CLK
clock => rd_address[0]~reg0.CLK
clock => rd_address[1]~reg0.CLK
clock => rd_address[2]~reg0.CLK
clock => rd_address[3]~reg0.CLK
reset => rd_address.OUTPUTSELECT
reset => rd_address.OUTPUTSELECT
reset => rd_address.OUTPUTSELECT
reset => rd_address.OUTPUTSELECT
reset => rs_address.OUTPUTSELECT
reset => rs_address.OUTPUTSELECT
reset => rs_address.OUTPUTSELECT
reset => rs_address.OUTPUTSELECT
reset => rt_address.OUTPUTSELECT
reset => rt_address.OUTPUTSELECT
reset => rt_address.OUTPUTSELECT
reset => rt_address.OUTPUTSELECT
reset => nzp_instr.OUTPUTSELECT
reset => nzp_instr.OUTPUTSELECT
reset => nzp_instr.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => immediate.OUTPUTSELECT
reset => reg_write_enable.OUTPUTSELECT
reset => nzp_write_enable.OUTPUTSELECT
reset => mem_read_enable.OUTPUTSELECT
reset => mem_write_enable.OUTPUTSELECT
reset => reg_input_mux.OUTPUTSELECT
reset => reg_input_mux.OUTPUTSELECT
reset => alu_select.OUTPUTSELECT
reset => alu_select.OUTPUTSELECT
reset => pc_out_mux.OUTPUTSELECT
reset => decoded_ret.OUTPUTSELECT
core_state[0] => Equal0.IN1
core_state[1] => Equal0.IN2
core_state[2] => Equal0.IN0
instr[0] => rt_address.DATAB
instr[0] => immediate.DATAB
instr[1] => rt_address.DATAB
instr[1] => immediate.DATAB
instr[2] => rt_address.DATAB
instr[2] => immediate.DATAB
instr[3] => rt_address.DATAB
instr[3] => immediate.DATAB
instr[4] => rs_address.DATAB
instr[4] => immediate.DATAB
instr[5] => rs_address.DATAB
instr[5] => immediate.DATAB
instr[6] => rs_address.DATAB
instr[6] => immediate.DATAB
instr[7] => rs_address.DATAB
instr[7] => immediate.DATAB
instr[8] => rd_address.DATAB
instr[9] => rd_address.DATAB
instr[9] => nzp_instr.DATAB
instr[10] => rd_address.DATAB
instr[10] => nzp_instr.DATAB
instr[11] => rd_address.DATAB
instr[11] => nzp_instr.DATAB
instr[12] => Mux0.IN19
instr[12] => Mux1.IN19
instr[12] => Mux2.IN19
instr[12] => Mux3.IN19
instr[12] => Mux4.IN19
instr[12] => Mux5.IN10
instr[12] => Mux6.IN19
instr[12] => Mux7.IN19
instr[12] => Mux8.IN19
instr[13] => Mux0.IN18
instr[13] => Mux1.IN18
instr[13] => Mux2.IN18
instr[13] => Mux3.IN18
instr[13] => Mux4.IN18
instr[13] => Mux6.IN18
instr[13] => Mux7.IN18
instr[13] => Mux8.IN18
instr[14] => Mux0.IN17
instr[14] => Mux1.IN17
instr[14] => Mux2.IN17
instr[14] => Mux3.IN17
instr[14] => Mux4.IN17
instr[14] => Mux5.IN9
instr[14] => Mux6.IN17
instr[14] => Mux7.IN17
instr[14] => Mux8.IN17
instr[15] => Mux0.IN16
instr[15] => Mux1.IN16
instr[15] => Mux2.IN16
instr[15] => Mux3.IN16
instr[15] => Mux4.IN16
instr[15] => Mux5.IN8
instr[15] => Mux6.IN16
instr[15] => Mux7.IN16
instr[15] => Mux8.IN16
rs_address[0] <= rs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_address[1] <= rs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_address[2] <= rs_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_address[3] <= rs_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_address[0] <= rt_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_address[1] <= rt_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_address[2] <= rt_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_address[3] <= rt_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_address[0] <= rd_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_address[1] <= rd_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_address[2] <= rd_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_address[3] <= rd_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nzp_instr[0] <= nzp_instr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nzp_instr[1] <= nzp_instr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nzp_instr[2] <= nzp_instr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_write_enable <= reg_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
nzp_write_enable <= nzp_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_enable <= mem_read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_enable <= mem_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_input_mux[0] <= reg_input_mux[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_input_mux[1] <= reg_input_mux[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_select[0] <= alu_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_select[1] <= alu_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out_mux <= pc_out_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoded_ret <= decoded_ret~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:0:thread
clock => rf:rf_block.clock
clock => alu:alu_block.clock
clock => pc_nzp:pc_nzp_block.clock
clock => lsu:lsu_block.clock
reset => rf:rf_block.reset
reset => alu:alu_block.reset
reset => pc_nzp:pc_nzp_block.reset
reset => lsu:lsu_block.reset
enable => rf:rf_block.enable
enable => alu:alu_block.enable
enable => pc_nzp:pc_nzp_block.enable
enable => lsu:lsu_block.enable
core_state[0] => rf:rf_block.core_state[0]
core_state[0] => alu:alu_block.core_state[0]
core_state[0] => pc_nzp:pc_nzp_block.core_state[0]
core_state[0] => lsu:lsu_block.core_state[0]
core_state[1] => rf:rf_block.core_state[1]
core_state[1] => alu:alu_block.core_state[1]
core_state[1] => pc_nzp:pc_nzp_block.core_state[1]
core_state[1] => lsu:lsu_block.core_state[1]
core_state[2] => rf:rf_block.core_state[2]
core_state[2] => alu:alu_block.core_state[2]
core_state[2] => pc_nzp:pc_nzp_block.core_state[2]
core_state[2] => lsu:lsu_block.core_state[2]
alu_select[0] => alu:alu_block.alu_select[0]
alu_select[1] => alu:alu_block.alu_select[1]
rs_address[0] => rf:rf_block.rs_address[0]
rs_address[1] => rf:rf_block.rs_address[1]
rs_address[2] => rf:rf_block.rs_address[2]
rs_address[3] => rf:rf_block.rs_address[3]
rt_address[0] => rf:rf_block.rt_address[0]
rt_address[1] => rf:rf_block.rt_address[1]
rt_address[2] => rf:rf_block.rt_address[2]
rt_address[3] => rf:rf_block.rt_address[3]
rd_address[0] => rf:rf_block.rd_address[0]
rd_address[1] => rf:rf_block.rd_address[1]
rd_address[2] => rf:rf_block.rd_address[2]
rd_address[3] => rf:rf_block.rd_address[3]
immediate[0] => rf:rf_block.immediate[0]
immediate[0] => pc_nzp:pc_nzp_block.immediate[0]
immediate[1] => rf:rf_block.immediate[1]
immediate[1] => pc_nzp:pc_nzp_block.immediate[1]
immediate[2] => rf:rf_block.immediate[2]
immediate[2] => pc_nzp:pc_nzp_block.immediate[2]
immediate[3] => rf:rf_block.immediate[3]
immediate[3] => pc_nzp:pc_nzp_block.immediate[3]
immediate[4] => rf:rf_block.immediate[4]
immediate[4] => pc_nzp:pc_nzp_block.immediate[4]
immediate[5] => rf:rf_block.immediate[5]
immediate[5] => pc_nzp:pc_nzp_block.immediate[5]
immediate[6] => rf:rf_block.immediate[6]
immediate[6] => pc_nzp:pc_nzp_block.immediate[6]
immediate[7] => rf:rf_block.immediate[7]
immediate[7] => pc_nzp:pc_nzp_block.immediate[7]
current_pc[0] => pc_nzp:pc_nzp_block.current_pc[0]
current_pc[1] => pc_nzp:pc_nzp_block.current_pc[1]
current_pc[2] => pc_nzp:pc_nzp_block.current_pc[2]
current_pc[3] => pc_nzp:pc_nzp_block.current_pc[3]
current_pc[4] => pc_nzp:pc_nzp_block.current_pc[4]
current_pc[5] => pc_nzp:pc_nzp_block.current_pc[5]
current_pc[6] => pc_nzp:pc_nzp_block.current_pc[6]
current_pc[7] => pc_nzp:pc_nzp_block.current_pc[7]
block_id[0] => rf:rf_block.block_id[0]
block_id[1] => rf:rf_block.block_id[1]
block_id[2] => rf:rf_block.block_id[2]
block_id[3] => rf:rf_block.block_id[3]
block_id[4] => rf:rf_block.block_id[4]
block_id[5] => rf:rf_block.block_id[5]
block_id[6] => rf:rf_block.block_id[6]
block_id[7] => rf:rf_block.block_id[7]
thread_id[0] => rf:rf_block.thread_id[0]
thread_id[1] => rf:rf_block.thread_id[1]
nzp_write_enable => pc_nzp:pc_nzp_block.nzp_write_enable
reg_write_enable => rf:rf_block.reg_write_enable
pc_out_mux => pc_nzp:pc_nzp_block.pc_out_mux
mem_write_enable => lsu:lsu_block.mem_write_enable
mem_read_enable => lsu:lsu_block.mem_read_enable
nzp_instr[0] => pc_nzp:pc_nzp_block.nzp_instr[0]
nzp_instr[1] => pc_nzp:pc_nzp_block.nzp_instr[1]
nzp_instr[2] => pc_nzp:pc_nzp_block.nzp_instr[2]
reg_input_mux[0] => rf:rf_block.reg_input_mux[0]
reg_input_mux[1] => rf:rf_block.reg_input_mux[1]
mem_read_ready => lsu:lsu_block.mem_read_ready
mem_write_ready => lsu:lsu_block.mem_write_ready
mem_read_data[0] => lsu:lsu_block.mem_read_data[0]
mem_read_data[1] => lsu:lsu_block.mem_read_data[1]
mem_read_data[2] => lsu:lsu_block.mem_read_data[2]
mem_read_data[3] => lsu:lsu_block.mem_read_data[3]
mem_read_data[4] => lsu:lsu_block.mem_read_data[4]
mem_read_data[5] => lsu:lsu_block.mem_read_data[5]
mem_read_data[6] => lsu:lsu_block.mem_read_data[6]
mem_read_data[7] => lsu:lsu_block.mem_read_data[7]
mem_read_address[0] <= lsu:lsu_block.mem_read_addr[0]
mem_read_address[1] <= lsu:lsu_block.mem_read_addr[1]
mem_read_address[2] <= lsu:lsu_block.mem_read_addr[2]
mem_read_address[3] <= lsu:lsu_block.mem_read_addr[3]
mem_read_address[4] <= lsu:lsu_block.mem_read_addr[4]
mem_read_address[5] <= lsu:lsu_block.mem_read_addr[5]
mem_read_address[6] <= lsu:lsu_block.mem_read_addr[6]
mem_read_address[7] <= lsu:lsu_block.mem_read_addr[7]
mem_write_address[0] <= lsu:lsu_block.mem_write_addr[0]
mem_write_address[1] <= lsu:lsu_block.mem_write_addr[1]
mem_write_address[2] <= lsu:lsu_block.mem_write_addr[2]
mem_write_address[3] <= lsu:lsu_block.mem_write_addr[3]
mem_write_address[4] <= lsu:lsu_block.mem_write_addr[4]
mem_write_address[5] <= lsu:lsu_block.mem_write_addr[5]
mem_write_address[6] <= lsu:lsu_block.mem_write_addr[6]
mem_write_address[7] <= lsu:lsu_block.mem_write_addr[7]
lsu_mem_read_valid <= lsu:lsu_block.mem_read_valid
lsu_mem_write_valid <= lsu:lsu_block.mem_write_valid
mem_write_data[0] <= lsu:lsu_block.mem_write_data[0]
mem_write_data[1] <= lsu:lsu_block.mem_write_data[1]
mem_write_data[2] <= lsu:lsu_block.mem_write_data[2]
mem_write_data[3] <= lsu:lsu_block.mem_write_data[3]
mem_write_data[4] <= lsu:lsu_block.mem_write_data[4]
mem_write_data[5] <= lsu:lsu_block.mem_write_data[5]
mem_write_data[6] <= lsu:lsu_block.mem_write_data[6]
mem_write_data[7] <= lsu:lsu_block.mem_write_data[7]
new_pc[0] <= pc_nzp:pc_nzp_block.new_pc[0]
new_pc[1] <= pc_nzp:pc_nzp_block.new_pc[1]
new_pc[2] <= pc_nzp:pc_nzp_block.new_pc[2]
new_pc[3] <= pc_nzp:pc_nzp_block.new_pc[3]
new_pc[4] <= pc_nzp:pc_nzp_block.new_pc[4]
new_pc[5] <= pc_nzp:pc_nzp_block.new_pc[5]
new_pc[6] <= pc_nzp:pc_nzp_block.new_pc[6]
new_pc[7] <= pc_nzp:pc_nzp_block.new_pc[7]
thread_lsu_state[0] <= lsu:lsu_block.out_lsu_state[0]
thread_lsu_state[1] <= lsu:lsu_block.out_lsu_state[1]


|core_RAM_dut|core:core|thread_struct:\threads:0:thread|rf:rf_block
clock => rt_data[0]~reg0.CLK
clock => rt_data[1]~reg0.CLK
clock => rt_data[2]~reg0.CLK
clock => rt_data[3]~reg0.CLK
clock => rt_data[4]~reg0.CLK
clock => rt_data[5]~reg0.CLK
clock => rt_data[6]~reg0.CLK
clock => rt_data[7]~reg0.CLK
clock => rs_data[0]~reg0.CLK
clock => rs_data[1]~reg0.CLK
clock => rs_data[2]~reg0.CLK
clock => rs_data[3]~reg0.CLK
clock => rs_data[4]~reg0.CLK
clock => rs_data[5]~reg0.CLK
clock => rs_data[6]~reg0.CLK
clock => rs_data[7]~reg0.CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
core_state[0] => Equal0.IN2
core_state[0] => Equal1.IN0
core_state[1] => Equal0.IN1
core_state[1] => Equal1.IN2
core_state[2] => Equal0.IN0
core_state[2] => Equal1.IN1
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
reg_input_mux[0] => Mux16.IN4
reg_input_mux[0] => Mux17.IN4
reg_input_mux[0] => Mux18.IN4
reg_input_mux[0] => Mux19.IN4
reg_input_mux[0] => Mux20.IN4
reg_input_mux[0] => Mux21.IN4
reg_input_mux[0] => Mux22.IN4
reg_input_mux[0] => Mux23.IN4
reg_input_mux[0] => Mux24.IN4
reg_input_mux[0] => Mux25.IN4
reg_input_mux[0] => Mux26.IN4
reg_input_mux[0] => Mux27.IN4
reg_input_mux[0] => Mux28.IN4
reg_input_mux[0] => Mux29.IN4
reg_input_mux[0] => Mux30.IN4
reg_input_mux[0] => Mux31.IN4
reg_input_mux[0] => Mux32.IN4
reg_input_mux[0] => Mux33.IN4
reg_input_mux[0] => Mux34.IN4
reg_input_mux[0] => Mux35.IN4
reg_input_mux[0] => Mux36.IN4
reg_input_mux[0] => Mux37.IN4
reg_input_mux[0] => Mux38.IN4
reg_input_mux[0] => Mux39.IN4
reg_input_mux[0] => Mux40.IN4
reg_input_mux[0] => Mux41.IN4
reg_input_mux[0] => Mux42.IN4
reg_input_mux[0] => Mux43.IN4
reg_input_mux[0] => Mux44.IN4
reg_input_mux[0] => Mux45.IN4
reg_input_mux[0] => Mux46.IN4
reg_input_mux[0] => Mux47.IN4
reg_input_mux[0] => Mux48.IN4
reg_input_mux[0] => Mux49.IN4
reg_input_mux[0] => Mux50.IN4
reg_input_mux[0] => Mux51.IN4
reg_input_mux[0] => Mux52.IN4
reg_input_mux[0] => Mux53.IN4
reg_input_mux[0] => Mux54.IN4
reg_input_mux[0] => Mux55.IN4
reg_input_mux[0] => Mux56.IN4
reg_input_mux[0] => Mux57.IN4
reg_input_mux[0] => Mux58.IN4
reg_input_mux[0] => Mux59.IN4
reg_input_mux[0] => Mux60.IN4
reg_input_mux[0] => Mux61.IN4
reg_input_mux[0] => Mux62.IN4
reg_input_mux[0] => Mux63.IN4
reg_input_mux[0] => Mux64.IN4
reg_input_mux[0] => Mux65.IN4
reg_input_mux[0] => Mux66.IN4
reg_input_mux[0] => Mux67.IN4
reg_input_mux[0] => Mux68.IN4
reg_input_mux[0] => Mux69.IN4
reg_input_mux[0] => Mux70.IN4
reg_input_mux[0] => Mux71.IN4
reg_input_mux[0] => Mux72.IN4
reg_input_mux[0] => Mux73.IN4
reg_input_mux[0] => Mux74.IN4
reg_input_mux[0] => Mux75.IN4
reg_input_mux[0] => Mux76.IN4
reg_input_mux[0] => Mux77.IN4
reg_input_mux[0] => Mux78.IN4
reg_input_mux[0] => Mux79.IN4
reg_input_mux[0] => Mux80.IN4
reg_input_mux[0] => Mux81.IN4
reg_input_mux[0] => Mux82.IN4
reg_input_mux[0] => Mux83.IN4
reg_input_mux[0] => Mux84.IN4
reg_input_mux[0] => Mux85.IN4
reg_input_mux[0] => Mux86.IN4
reg_input_mux[0] => Mux87.IN4
reg_input_mux[0] => Mux88.IN4
reg_input_mux[0] => Mux89.IN4
reg_input_mux[0] => Mux90.IN4
reg_input_mux[0] => Mux91.IN4
reg_input_mux[0] => Mux92.IN4
reg_input_mux[0] => Mux93.IN4
reg_input_mux[0] => Mux94.IN4
reg_input_mux[0] => Mux95.IN4
reg_input_mux[0] => Mux96.IN4
reg_input_mux[0] => Mux97.IN4
reg_input_mux[0] => Mux98.IN4
reg_input_mux[0] => Mux99.IN4
reg_input_mux[0] => Mux100.IN4
reg_input_mux[0] => Mux101.IN4
reg_input_mux[0] => Mux102.IN4
reg_input_mux[0] => Mux103.IN4
reg_input_mux[0] => Mux104.IN4
reg_input_mux[0] => Mux105.IN4
reg_input_mux[0] => Mux106.IN4
reg_input_mux[0] => Mux107.IN4
reg_input_mux[0] => Mux108.IN4
reg_input_mux[0] => Mux109.IN4
reg_input_mux[0] => Mux110.IN4
reg_input_mux[0] => Mux111.IN4
reg_input_mux[0] => Mux112.IN4
reg_input_mux[0] => Mux113.IN4
reg_input_mux[0] => Mux114.IN4
reg_input_mux[0] => Mux115.IN4
reg_input_mux[0] => Mux116.IN4
reg_input_mux[0] => Mux117.IN4
reg_input_mux[0] => Mux118.IN4
reg_input_mux[0] => Mux119.IN4
reg_input_mux[0] => Mux120.IN4
reg_input_mux[0] => Mux121.IN4
reg_input_mux[0] => Mux122.IN4
reg_input_mux[0] => Mux123.IN4
reg_input_mux[0] => Mux124.IN4
reg_input_mux[0] => Mux125.IN4
reg_input_mux[0] => Mux126.IN4
reg_input_mux[0] => Mux127.IN4
reg_input_mux[0] => Mux128.IN4
reg_input_mux[0] => Mux129.IN4
reg_input_mux[0] => Mux130.IN4
reg_input_mux[0] => Mux131.IN4
reg_input_mux[0] => Mux132.IN4
reg_input_mux[0] => Mux133.IN4
reg_input_mux[0] => Mux134.IN4
reg_input_mux[0] => Mux135.IN4
reg_input_mux[0] => Mux136.IN5
reg_input_mux[0] => Mux137.IN5
reg_input_mux[0] => Mux138.IN5
reg_input_mux[0] => Mux139.IN5
reg_input_mux[0] => Mux140.IN5
reg_input_mux[0] => Mux141.IN5
reg_input_mux[0] => Mux142.IN4
reg_input_mux[0] => Mux143.IN4
reg_input_mux[1] => Mux16.IN3
reg_input_mux[1] => Mux17.IN3
reg_input_mux[1] => Mux18.IN3
reg_input_mux[1] => Mux19.IN3
reg_input_mux[1] => Mux20.IN3
reg_input_mux[1] => Mux21.IN3
reg_input_mux[1] => Mux22.IN3
reg_input_mux[1] => Mux23.IN3
reg_input_mux[1] => Mux24.IN3
reg_input_mux[1] => Mux25.IN3
reg_input_mux[1] => Mux26.IN3
reg_input_mux[1] => Mux27.IN3
reg_input_mux[1] => Mux28.IN3
reg_input_mux[1] => Mux29.IN3
reg_input_mux[1] => Mux30.IN3
reg_input_mux[1] => Mux31.IN3
reg_input_mux[1] => Mux32.IN3
reg_input_mux[1] => Mux33.IN3
reg_input_mux[1] => Mux34.IN3
reg_input_mux[1] => Mux35.IN3
reg_input_mux[1] => Mux36.IN3
reg_input_mux[1] => Mux37.IN3
reg_input_mux[1] => Mux38.IN3
reg_input_mux[1] => Mux39.IN3
reg_input_mux[1] => Mux40.IN3
reg_input_mux[1] => Mux41.IN3
reg_input_mux[1] => Mux42.IN3
reg_input_mux[1] => Mux43.IN3
reg_input_mux[1] => Mux44.IN3
reg_input_mux[1] => Mux45.IN3
reg_input_mux[1] => Mux46.IN3
reg_input_mux[1] => Mux47.IN3
reg_input_mux[1] => Mux48.IN3
reg_input_mux[1] => Mux49.IN3
reg_input_mux[1] => Mux50.IN3
reg_input_mux[1] => Mux51.IN3
reg_input_mux[1] => Mux52.IN3
reg_input_mux[1] => Mux53.IN3
reg_input_mux[1] => Mux54.IN3
reg_input_mux[1] => Mux55.IN3
reg_input_mux[1] => Mux56.IN3
reg_input_mux[1] => Mux57.IN3
reg_input_mux[1] => Mux58.IN3
reg_input_mux[1] => Mux59.IN3
reg_input_mux[1] => Mux60.IN3
reg_input_mux[1] => Mux61.IN3
reg_input_mux[1] => Mux62.IN3
reg_input_mux[1] => Mux63.IN3
reg_input_mux[1] => Mux64.IN3
reg_input_mux[1] => Mux65.IN3
reg_input_mux[1] => Mux66.IN3
reg_input_mux[1] => Mux67.IN3
reg_input_mux[1] => Mux68.IN3
reg_input_mux[1] => Mux69.IN3
reg_input_mux[1] => Mux70.IN3
reg_input_mux[1] => Mux71.IN3
reg_input_mux[1] => Mux72.IN3
reg_input_mux[1] => Mux73.IN3
reg_input_mux[1] => Mux74.IN3
reg_input_mux[1] => Mux75.IN3
reg_input_mux[1] => Mux76.IN3
reg_input_mux[1] => Mux77.IN3
reg_input_mux[1] => Mux78.IN3
reg_input_mux[1] => Mux79.IN3
reg_input_mux[1] => Mux80.IN3
reg_input_mux[1] => Mux81.IN3
reg_input_mux[1] => Mux82.IN3
reg_input_mux[1] => Mux83.IN3
reg_input_mux[1] => Mux84.IN3
reg_input_mux[1] => Mux85.IN3
reg_input_mux[1] => Mux86.IN3
reg_input_mux[1] => Mux87.IN3
reg_input_mux[1] => Mux88.IN3
reg_input_mux[1] => Mux89.IN3
reg_input_mux[1] => Mux90.IN3
reg_input_mux[1] => Mux91.IN3
reg_input_mux[1] => Mux92.IN3
reg_input_mux[1] => Mux93.IN3
reg_input_mux[1] => Mux94.IN3
reg_input_mux[1] => Mux95.IN3
reg_input_mux[1] => Mux96.IN3
reg_input_mux[1] => Mux97.IN3
reg_input_mux[1] => Mux98.IN3
reg_input_mux[1] => Mux99.IN3
reg_input_mux[1] => Mux100.IN3
reg_input_mux[1] => Mux101.IN3
reg_input_mux[1] => Mux102.IN3
reg_input_mux[1] => Mux103.IN3
reg_input_mux[1] => Mux104.IN3
reg_input_mux[1] => Mux105.IN3
reg_input_mux[1] => Mux106.IN3
reg_input_mux[1] => Mux107.IN3
reg_input_mux[1] => Mux108.IN3
reg_input_mux[1] => Mux109.IN3
reg_input_mux[1] => Mux110.IN3
reg_input_mux[1] => Mux111.IN3
reg_input_mux[1] => Mux112.IN3
reg_input_mux[1] => Mux113.IN3
reg_input_mux[1] => Mux114.IN3
reg_input_mux[1] => Mux115.IN3
reg_input_mux[1] => Mux116.IN3
reg_input_mux[1] => Mux117.IN3
reg_input_mux[1] => Mux118.IN3
reg_input_mux[1] => Mux119.IN3
reg_input_mux[1] => Mux120.IN3
reg_input_mux[1] => Mux121.IN3
reg_input_mux[1] => Mux122.IN3
reg_input_mux[1] => Mux123.IN3
reg_input_mux[1] => Mux124.IN3
reg_input_mux[1] => Mux125.IN3
reg_input_mux[1] => Mux126.IN3
reg_input_mux[1] => Mux127.IN3
reg_input_mux[1] => Mux128.IN3
reg_input_mux[1] => Mux129.IN3
reg_input_mux[1] => Mux130.IN3
reg_input_mux[1] => Mux131.IN3
reg_input_mux[1] => Mux132.IN3
reg_input_mux[1] => Mux133.IN3
reg_input_mux[1] => Mux134.IN3
reg_input_mux[1] => Mux135.IN3
reg_input_mux[1] => Mux136.IN4
reg_input_mux[1] => Mux137.IN4
reg_input_mux[1] => Mux138.IN4
reg_input_mux[1] => Mux139.IN4
reg_input_mux[1] => Mux140.IN4
reg_input_mux[1] => Mux141.IN4
reg_input_mux[1] => Mux142.IN3
reg_input_mux[1] => Mux143.IN3
rs_address[0] => Mux8.IN3
rs_address[0] => Mux9.IN3
rs_address[0] => Mux10.IN3
rs_address[0] => Mux11.IN3
rs_address[0] => Mux12.IN3
rs_address[0] => Mux13.IN3
rs_address[0] => Mux14.IN3
rs_address[0] => Mux15.IN3
rs_address[1] => Mux8.IN2
rs_address[1] => Mux9.IN2
rs_address[1] => Mux10.IN2
rs_address[1] => Mux11.IN2
rs_address[1] => Mux12.IN2
rs_address[1] => Mux13.IN2
rs_address[1] => Mux14.IN2
rs_address[1] => Mux15.IN2
rs_address[2] => Mux8.IN1
rs_address[2] => Mux9.IN1
rs_address[2] => Mux10.IN1
rs_address[2] => Mux11.IN1
rs_address[2] => Mux12.IN1
rs_address[2] => Mux13.IN1
rs_address[2] => Mux14.IN1
rs_address[2] => Mux15.IN1
rs_address[3] => Mux8.IN0
rs_address[3] => Mux9.IN0
rs_address[3] => Mux10.IN0
rs_address[3] => Mux11.IN0
rs_address[3] => Mux12.IN0
rs_address[3] => Mux13.IN0
rs_address[3] => Mux14.IN0
rs_address[3] => Mux15.IN0
rt_address[0] => Mux0.IN3
rt_address[0] => Mux1.IN3
rt_address[0] => Mux2.IN3
rt_address[0] => Mux3.IN3
rt_address[0] => Mux4.IN3
rt_address[0] => Mux5.IN3
rt_address[0] => Mux6.IN3
rt_address[0] => Mux7.IN3
rt_address[1] => Mux0.IN2
rt_address[1] => Mux1.IN2
rt_address[1] => Mux2.IN2
rt_address[1] => Mux3.IN2
rt_address[1] => Mux4.IN2
rt_address[1] => Mux5.IN2
rt_address[1] => Mux6.IN2
rt_address[1] => Mux7.IN2
rt_address[2] => Mux0.IN1
rt_address[2] => Mux1.IN1
rt_address[2] => Mux2.IN1
rt_address[2] => Mux3.IN1
rt_address[2] => Mux4.IN1
rt_address[2] => Mux5.IN1
rt_address[2] => Mux6.IN1
rt_address[2] => Mux7.IN1
rt_address[3] => Mux0.IN0
rt_address[3] => Mux1.IN0
rt_address[3] => Mux2.IN0
rt_address[3] => Mux3.IN0
rt_address[3] => Mux4.IN0
rt_address[3] => Mux5.IN0
rt_address[3] => Mux6.IN0
rt_address[3] => Mux7.IN0
rd_address[0] => LessThan0.IN8
rd_address[0] => Decoder0.IN3
rd_address[1] => LessThan0.IN7
rd_address[1] => Decoder0.IN2
rd_address[2] => LessThan0.IN6
rd_address[2] => Decoder0.IN1
rd_address[3] => LessThan0.IN5
rd_address[3] => Decoder0.IN0
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux127.IN5
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux126.IN5
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux125.IN5
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux124.IN5
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux123.IN5
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux122.IN5
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux121.IN5
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux120.IN5
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => Mux143.IN5
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => Mux142.IN5
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
rs_data[0] <= rs_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[1] <= rs_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[2] <= rs_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[3] <= rs_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[4] <= rs_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[5] <= rs_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[6] <= rs_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[7] <= rs_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[0] <= rt_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[1] <= rt_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[2] <= rt_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[3] <= rt_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[4] <= rt_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[5] <= rt_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[6] <= rt_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[7] <= rt_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:0:thread|alu:alu_block
clock => alu_nzp[0]~reg0.CLK
clock => alu_nzp[1]~reg0.CLK
clock => alu_nzp[2]~reg0.CLK
clock => alu_out[0]~reg0.CLK
clock => alu_out[1]~reg0.CLK
clock => alu_out[2]~reg0.CLK
clock => alu_out[3]~reg0.CLK
clock => alu_out[4]~reg0.CLK
clock => alu_out[5]~reg0.CLK
clock => alu_out[6]~reg0.CLK
clock => alu_out[7]~reg0.CLK
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
operand_1[0] => LessThan0.IN8
operand_1[0] => Equal1.IN7
operand_1[0] => LessThan1.IN8
operand_1[0] => Add0.IN8
operand_1[0] => Add1.IN16
operand_1[0] => Mult0.IN7
operand_1[0] => Div0.IN7
operand_1[1] => LessThan0.IN7
operand_1[1] => Equal1.IN6
operand_1[1] => LessThan1.IN7
operand_1[1] => Add0.IN7
operand_1[1] => Add1.IN15
operand_1[1] => Mult0.IN6
operand_1[1] => Div0.IN6
operand_1[2] => LessThan0.IN6
operand_1[2] => Equal1.IN5
operand_1[2] => LessThan1.IN6
operand_1[2] => Add0.IN6
operand_1[2] => Add1.IN14
operand_1[2] => Mult0.IN5
operand_1[2] => Div0.IN5
operand_1[3] => LessThan0.IN5
operand_1[3] => Equal1.IN4
operand_1[3] => LessThan1.IN5
operand_1[3] => Add0.IN5
operand_1[3] => Add1.IN13
operand_1[3] => Mult0.IN4
operand_1[3] => Div0.IN4
operand_1[4] => LessThan0.IN4
operand_1[4] => Equal1.IN3
operand_1[4] => LessThan1.IN4
operand_1[4] => Add0.IN4
operand_1[4] => Add1.IN12
operand_1[4] => Mult0.IN3
operand_1[4] => Div0.IN3
operand_1[5] => LessThan0.IN3
operand_1[5] => Equal1.IN2
operand_1[5] => LessThan1.IN3
operand_1[5] => Add0.IN3
operand_1[5] => Add1.IN11
operand_1[5] => Mult0.IN2
operand_1[5] => Div0.IN2
operand_1[6] => LessThan0.IN2
operand_1[6] => Equal1.IN1
operand_1[6] => LessThan1.IN2
operand_1[6] => Add0.IN2
operand_1[6] => Add1.IN10
operand_1[6] => Mult0.IN1
operand_1[6] => Div0.IN1
operand_1[7] => LessThan0.IN1
operand_1[7] => Equal1.IN0
operand_1[7] => LessThan1.IN1
operand_1[7] => Add0.IN1
operand_1[7] => Add1.IN9
operand_1[7] => Mult0.IN0
operand_1[7] => Div0.IN0
operand_2[0] => LessThan0.IN16
operand_2[0] => Equal1.IN15
operand_2[0] => LessThan1.IN16
operand_2[0] => Add0.IN16
operand_2[0] => Mult0.IN15
operand_2[0] => Div0.IN15
operand_2[0] => Add1.IN8
operand_2[1] => LessThan0.IN15
operand_2[1] => Equal1.IN14
operand_2[1] => LessThan1.IN15
operand_2[1] => Add0.IN15
operand_2[1] => Mult0.IN14
operand_2[1] => Div0.IN14
operand_2[1] => Add1.IN7
operand_2[2] => LessThan0.IN14
operand_2[2] => Equal1.IN13
operand_2[2] => LessThan1.IN14
operand_2[2] => Add0.IN14
operand_2[2] => Mult0.IN13
operand_2[2] => Div0.IN13
operand_2[2] => Add1.IN6
operand_2[3] => LessThan0.IN13
operand_2[3] => Equal1.IN12
operand_2[3] => LessThan1.IN13
operand_2[3] => Add0.IN13
operand_2[3] => Mult0.IN12
operand_2[3] => Div0.IN12
operand_2[3] => Add1.IN5
operand_2[4] => LessThan0.IN12
operand_2[4] => Equal1.IN11
operand_2[4] => LessThan1.IN12
operand_2[4] => Add0.IN12
operand_2[4] => Mult0.IN11
operand_2[4] => Div0.IN11
operand_2[4] => Add1.IN4
operand_2[5] => LessThan0.IN11
operand_2[5] => Equal1.IN10
operand_2[5] => LessThan1.IN11
operand_2[5] => Add0.IN11
operand_2[5] => Mult0.IN10
operand_2[5] => Div0.IN10
operand_2[5] => Add1.IN3
operand_2[6] => LessThan0.IN10
operand_2[6] => Equal1.IN9
operand_2[6] => LessThan1.IN10
operand_2[6] => Add0.IN10
operand_2[6] => Mult0.IN9
operand_2[6] => Div0.IN9
operand_2[6] => Add1.IN2
operand_2[7] => LessThan0.IN9
operand_2[7] => Equal1.IN8
operand_2[7] => LessThan1.IN9
operand_2[7] => Add0.IN9
operand_2[7] => Mult0.IN8
operand_2[7] => Div0.IN8
operand_2[7] => Add1.IN1
alu_select[0] => Equal2.IN1
alu_select[0] => Equal3.IN1
alu_select[0] => Equal4.IN0
alu_select[0] => Equal5.IN1
alu_select[1] => Equal2.IN0
alu_select[1] => Equal3.IN0
alu_select[1] => Equal4.IN1
alu_select[1] => Equal5.IN0
core_state[0] => Equal0.IN2
core_state[1] => Equal0.IN0
core_state[2] => Equal0.IN1
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[0] <= alu_nzp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[1] <= alu_nzp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[2] <= alu_nzp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:0:thread|pc_nzp:pc_nzp_block
clock => new_pc[0]~reg0.CLK
clock => new_pc[1]~reg0.CLK
clock => new_pc[2]~reg0.CLK
clock => new_pc[3]~reg0.CLK
clock => new_pc[4]~reg0.CLK
clock => new_pc[5]~reg0.CLK
clock => new_pc[6]~reg0.CLK
clock => new_pc[7]~reg0.CLK
clock => nzp[0].CLK
clock => nzp[1].CLK
clock => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
core_state[0] => Equal0.IN0
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal1.IN0
core_state[2] => Equal0.IN1
core_state[2] => Equal1.IN1
nzp_instr[0] => Equal2.IN2
nzp_instr[1] => Equal2.IN1
nzp_instr[2] => Equal2.IN0
nzp_out[0] => nzp.DATAB
nzp_out[1] => nzp.DATAB
nzp_out[2] => nzp.DATAB
current_pc[0] => new_pc.DATAA
current_pc[0] => Add0.IN16
current_pc[1] => new_pc.DATAA
current_pc[1] => Add0.IN15
current_pc[2] => new_pc.DATAA
current_pc[2] => Add0.IN14
current_pc[3] => new_pc.DATAA
current_pc[3] => Add0.IN13
current_pc[4] => new_pc.DATAA
current_pc[4] => Add0.IN12
current_pc[5] => new_pc.DATAA
current_pc[5] => Add0.IN11
current_pc[6] => new_pc.DATAA
current_pc[6] => Add0.IN10
current_pc[7] => new_pc.DATAA
current_pc[7] => Add0.IN9
immediate[0] => new_pc.DATAB
immediate[1] => new_pc.DATAB
immediate[2] => new_pc.DATAB
immediate[3] => new_pc.DATAB
immediate[4] => new_pc.DATAB
immediate[5] => new_pc.DATAB
immediate[6] => new_pc.DATAB
immediate[7] => new_pc.DATAB
new_pc[0] <= new_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[1] <= new_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[2] <= new_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[3] <= new_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[4] <= new_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[5] <= new_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[6] <= new_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[7] <= new_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:0:thread|lsu:lsu_block
clock => mem_write_valid~reg0.CLK
clock => mem_write_data[0]~reg0.CLK
clock => mem_write_data[1]~reg0.CLK
clock => mem_write_data[2]~reg0.CLK
clock => mem_write_data[3]~reg0.CLK
clock => mem_write_data[4]~reg0.CLK
clock => mem_write_data[5]~reg0.CLK
clock => mem_write_data[6]~reg0.CLK
clock => mem_write_data[7]~reg0.CLK
clock => mem_write_addr[0]~reg0.CLK
clock => mem_write_addr[1]~reg0.CLK
clock => mem_write_addr[2]~reg0.CLK
clock => mem_write_addr[3]~reg0.CLK
clock => mem_write_addr[4]~reg0.CLK
clock => mem_write_addr[5]~reg0.CLK
clock => mem_write_addr[6]~reg0.CLK
clock => mem_write_addr[7]~reg0.CLK
clock => mem_read_addr[0]~reg0.CLK
clock => mem_read_addr[1]~reg0.CLK
clock => mem_read_addr[2]~reg0.CLK
clock => mem_read_addr[3]~reg0.CLK
clock => mem_read_addr[4]~reg0.CLK
clock => mem_read_addr[5]~reg0.CLK
clock => mem_read_addr[6]~reg0.CLK
clock => mem_read_addr[7]~reg0.CLK
clock => mem_read_valid~reg0.CLK
clock => lsu_out[0]~reg0.CLK
clock => lsu_out[1]~reg0.CLK
clock => lsu_out[2]~reg0.CLK
clock => lsu_out[3]~reg0.CLK
clock => lsu_out[4]~reg0.CLK
clock => lsu_out[5]~reg0.CLK
clock => lsu_out[6]~reg0.CLK
clock => lsu_out[7]~reg0.CLK
clock => lsu_state[0].CLK
clock => lsu_state[1].CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_valid~reg0.ENA
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_valid.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_valid.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal3.IN2
core_state[0] => Equal5.IN0
core_state[1] => Equal3.IN1
core_state[1] => Equal5.IN2
core_state[2] => Equal3.IN0
core_state[2] => Equal5.IN1
rs_out[0] => mem_read_addr.DATAB
rs_out[0] => mem_write_addr.DATAB
rs_out[1] => mem_read_addr.DATAB
rs_out[1] => mem_write_addr.DATAB
rs_out[2] => mem_read_addr.DATAB
rs_out[2] => mem_write_addr.DATAB
rs_out[3] => mem_read_addr.DATAB
rs_out[3] => mem_write_addr.DATAB
rs_out[4] => mem_read_addr.DATAB
rs_out[4] => mem_write_addr.DATAB
rs_out[5] => mem_read_addr.DATAB
rs_out[5] => mem_write_addr.DATAB
rs_out[6] => mem_read_addr.DATAB
rs_out[6] => mem_write_addr.DATAB
rs_out[7] => mem_read_addr.DATAB
rs_out[7] => mem_write_addr.DATAB
rt_out[0] => mem_write_data.DATAB
rt_out[1] => mem_write_data.DATAB
rt_out[2] => mem_write_data.DATAB
rt_out[3] => mem_write_data.DATAB
rt_out[4] => mem_write_data.DATAB
rt_out[5] => mem_write_data.DATAB
rt_out[6] => mem_write_data.DATAB
rt_out[7] => mem_write_data.DATAB
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[0] <= mem_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[1] <= mem_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[2] <= mem_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[3] <= mem_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[4] <= mem_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[5] <= mem_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[6] <= mem_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[7] <= mem_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[0] <= mem_write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[1] <= mem_write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[2] <= mem_write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[3] <= mem_write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[4] <= mem_write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[5] <= mem_write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[6] <= mem_write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[7] <= mem_write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[0] <= lsu_state[0].DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[1] <= lsu_state[1].DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:1:thread
clock => rf:rf_block.clock
clock => alu:alu_block.clock
clock => pc_nzp:pc_nzp_block.clock
clock => lsu:lsu_block.clock
reset => rf:rf_block.reset
reset => alu:alu_block.reset
reset => pc_nzp:pc_nzp_block.reset
reset => lsu:lsu_block.reset
enable => rf:rf_block.enable
enable => alu:alu_block.enable
enable => pc_nzp:pc_nzp_block.enable
enable => lsu:lsu_block.enable
core_state[0] => rf:rf_block.core_state[0]
core_state[0] => alu:alu_block.core_state[0]
core_state[0] => pc_nzp:pc_nzp_block.core_state[0]
core_state[0] => lsu:lsu_block.core_state[0]
core_state[1] => rf:rf_block.core_state[1]
core_state[1] => alu:alu_block.core_state[1]
core_state[1] => pc_nzp:pc_nzp_block.core_state[1]
core_state[1] => lsu:lsu_block.core_state[1]
core_state[2] => rf:rf_block.core_state[2]
core_state[2] => alu:alu_block.core_state[2]
core_state[2] => pc_nzp:pc_nzp_block.core_state[2]
core_state[2] => lsu:lsu_block.core_state[2]
alu_select[0] => alu:alu_block.alu_select[0]
alu_select[1] => alu:alu_block.alu_select[1]
rs_address[0] => rf:rf_block.rs_address[0]
rs_address[1] => rf:rf_block.rs_address[1]
rs_address[2] => rf:rf_block.rs_address[2]
rs_address[3] => rf:rf_block.rs_address[3]
rt_address[0] => rf:rf_block.rt_address[0]
rt_address[1] => rf:rf_block.rt_address[1]
rt_address[2] => rf:rf_block.rt_address[2]
rt_address[3] => rf:rf_block.rt_address[3]
rd_address[0] => rf:rf_block.rd_address[0]
rd_address[1] => rf:rf_block.rd_address[1]
rd_address[2] => rf:rf_block.rd_address[2]
rd_address[3] => rf:rf_block.rd_address[3]
immediate[0] => rf:rf_block.immediate[0]
immediate[0] => pc_nzp:pc_nzp_block.immediate[0]
immediate[1] => rf:rf_block.immediate[1]
immediate[1] => pc_nzp:pc_nzp_block.immediate[1]
immediate[2] => rf:rf_block.immediate[2]
immediate[2] => pc_nzp:pc_nzp_block.immediate[2]
immediate[3] => rf:rf_block.immediate[3]
immediate[3] => pc_nzp:pc_nzp_block.immediate[3]
immediate[4] => rf:rf_block.immediate[4]
immediate[4] => pc_nzp:pc_nzp_block.immediate[4]
immediate[5] => rf:rf_block.immediate[5]
immediate[5] => pc_nzp:pc_nzp_block.immediate[5]
immediate[6] => rf:rf_block.immediate[6]
immediate[6] => pc_nzp:pc_nzp_block.immediate[6]
immediate[7] => rf:rf_block.immediate[7]
immediate[7] => pc_nzp:pc_nzp_block.immediate[7]
current_pc[0] => pc_nzp:pc_nzp_block.current_pc[0]
current_pc[1] => pc_nzp:pc_nzp_block.current_pc[1]
current_pc[2] => pc_nzp:pc_nzp_block.current_pc[2]
current_pc[3] => pc_nzp:pc_nzp_block.current_pc[3]
current_pc[4] => pc_nzp:pc_nzp_block.current_pc[4]
current_pc[5] => pc_nzp:pc_nzp_block.current_pc[5]
current_pc[6] => pc_nzp:pc_nzp_block.current_pc[6]
current_pc[7] => pc_nzp:pc_nzp_block.current_pc[7]
block_id[0] => rf:rf_block.block_id[0]
block_id[1] => rf:rf_block.block_id[1]
block_id[2] => rf:rf_block.block_id[2]
block_id[3] => rf:rf_block.block_id[3]
block_id[4] => rf:rf_block.block_id[4]
block_id[5] => rf:rf_block.block_id[5]
block_id[6] => rf:rf_block.block_id[6]
block_id[7] => rf:rf_block.block_id[7]
thread_id[0] => rf:rf_block.thread_id[0]
thread_id[1] => rf:rf_block.thread_id[1]
nzp_write_enable => pc_nzp:pc_nzp_block.nzp_write_enable
reg_write_enable => rf:rf_block.reg_write_enable
pc_out_mux => pc_nzp:pc_nzp_block.pc_out_mux
mem_write_enable => lsu:lsu_block.mem_write_enable
mem_read_enable => lsu:lsu_block.mem_read_enable
nzp_instr[0] => pc_nzp:pc_nzp_block.nzp_instr[0]
nzp_instr[1] => pc_nzp:pc_nzp_block.nzp_instr[1]
nzp_instr[2] => pc_nzp:pc_nzp_block.nzp_instr[2]
reg_input_mux[0] => rf:rf_block.reg_input_mux[0]
reg_input_mux[1] => rf:rf_block.reg_input_mux[1]
mem_read_ready => lsu:lsu_block.mem_read_ready
mem_write_ready => lsu:lsu_block.mem_write_ready
mem_read_data[0] => lsu:lsu_block.mem_read_data[0]
mem_read_data[1] => lsu:lsu_block.mem_read_data[1]
mem_read_data[2] => lsu:lsu_block.mem_read_data[2]
mem_read_data[3] => lsu:lsu_block.mem_read_data[3]
mem_read_data[4] => lsu:lsu_block.mem_read_data[4]
mem_read_data[5] => lsu:lsu_block.mem_read_data[5]
mem_read_data[6] => lsu:lsu_block.mem_read_data[6]
mem_read_data[7] => lsu:lsu_block.mem_read_data[7]
mem_read_address[0] <= lsu:lsu_block.mem_read_addr[0]
mem_read_address[1] <= lsu:lsu_block.mem_read_addr[1]
mem_read_address[2] <= lsu:lsu_block.mem_read_addr[2]
mem_read_address[3] <= lsu:lsu_block.mem_read_addr[3]
mem_read_address[4] <= lsu:lsu_block.mem_read_addr[4]
mem_read_address[5] <= lsu:lsu_block.mem_read_addr[5]
mem_read_address[6] <= lsu:lsu_block.mem_read_addr[6]
mem_read_address[7] <= lsu:lsu_block.mem_read_addr[7]
mem_write_address[0] <= lsu:lsu_block.mem_write_addr[0]
mem_write_address[1] <= lsu:lsu_block.mem_write_addr[1]
mem_write_address[2] <= lsu:lsu_block.mem_write_addr[2]
mem_write_address[3] <= lsu:lsu_block.mem_write_addr[3]
mem_write_address[4] <= lsu:lsu_block.mem_write_addr[4]
mem_write_address[5] <= lsu:lsu_block.mem_write_addr[5]
mem_write_address[6] <= lsu:lsu_block.mem_write_addr[6]
mem_write_address[7] <= lsu:lsu_block.mem_write_addr[7]
lsu_mem_read_valid <= lsu:lsu_block.mem_read_valid
lsu_mem_write_valid <= lsu:lsu_block.mem_write_valid
mem_write_data[0] <= lsu:lsu_block.mem_write_data[0]
mem_write_data[1] <= lsu:lsu_block.mem_write_data[1]
mem_write_data[2] <= lsu:lsu_block.mem_write_data[2]
mem_write_data[3] <= lsu:lsu_block.mem_write_data[3]
mem_write_data[4] <= lsu:lsu_block.mem_write_data[4]
mem_write_data[5] <= lsu:lsu_block.mem_write_data[5]
mem_write_data[6] <= lsu:lsu_block.mem_write_data[6]
mem_write_data[7] <= lsu:lsu_block.mem_write_data[7]
new_pc[0] <= pc_nzp:pc_nzp_block.new_pc[0]
new_pc[1] <= pc_nzp:pc_nzp_block.new_pc[1]
new_pc[2] <= pc_nzp:pc_nzp_block.new_pc[2]
new_pc[3] <= pc_nzp:pc_nzp_block.new_pc[3]
new_pc[4] <= pc_nzp:pc_nzp_block.new_pc[4]
new_pc[5] <= pc_nzp:pc_nzp_block.new_pc[5]
new_pc[6] <= pc_nzp:pc_nzp_block.new_pc[6]
new_pc[7] <= pc_nzp:pc_nzp_block.new_pc[7]
thread_lsu_state[0] <= lsu:lsu_block.out_lsu_state[0]
thread_lsu_state[1] <= lsu:lsu_block.out_lsu_state[1]


|core_RAM_dut|core:core|thread_struct:\threads:1:thread|rf:rf_block
clock => rt_data[0]~reg0.CLK
clock => rt_data[1]~reg0.CLK
clock => rt_data[2]~reg0.CLK
clock => rt_data[3]~reg0.CLK
clock => rt_data[4]~reg0.CLK
clock => rt_data[5]~reg0.CLK
clock => rt_data[6]~reg0.CLK
clock => rt_data[7]~reg0.CLK
clock => rs_data[0]~reg0.CLK
clock => rs_data[1]~reg0.CLK
clock => rs_data[2]~reg0.CLK
clock => rs_data[3]~reg0.CLK
clock => rs_data[4]~reg0.CLK
clock => rs_data[5]~reg0.CLK
clock => rs_data[6]~reg0.CLK
clock => rs_data[7]~reg0.CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
core_state[0] => Equal0.IN2
core_state[0] => Equal1.IN0
core_state[1] => Equal0.IN1
core_state[1] => Equal1.IN2
core_state[2] => Equal0.IN0
core_state[2] => Equal1.IN1
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
reg_input_mux[0] => Mux16.IN4
reg_input_mux[0] => Mux17.IN4
reg_input_mux[0] => Mux18.IN4
reg_input_mux[0] => Mux19.IN4
reg_input_mux[0] => Mux20.IN4
reg_input_mux[0] => Mux21.IN4
reg_input_mux[0] => Mux22.IN4
reg_input_mux[0] => Mux23.IN4
reg_input_mux[0] => Mux24.IN4
reg_input_mux[0] => Mux25.IN4
reg_input_mux[0] => Mux26.IN4
reg_input_mux[0] => Mux27.IN4
reg_input_mux[0] => Mux28.IN4
reg_input_mux[0] => Mux29.IN4
reg_input_mux[0] => Mux30.IN4
reg_input_mux[0] => Mux31.IN4
reg_input_mux[0] => Mux32.IN4
reg_input_mux[0] => Mux33.IN4
reg_input_mux[0] => Mux34.IN4
reg_input_mux[0] => Mux35.IN4
reg_input_mux[0] => Mux36.IN4
reg_input_mux[0] => Mux37.IN4
reg_input_mux[0] => Mux38.IN4
reg_input_mux[0] => Mux39.IN4
reg_input_mux[0] => Mux40.IN4
reg_input_mux[0] => Mux41.IN4
reg_input_mux[0] => Mux42.IN4
reg_input_mux[0] => Mux43.IN4
reg_input_mux[0] => Mux44.IN4
reg_input_mux[0] => Mux45.IN4
reg_input_mux[0] => Mux46.IN4
reg_input_mux[0] => Mux47.IN4
reg_input_mux[0] => Mux48.IN4
reg_input_mux[0] => Mux49.IN4
reg_input_mux[0] => Mux50.IN4
reg_input_mux[0] => Mux51.IN4
reg_input_mux[0] => Mux52.IN4
reg_input_mux[0] => Mux53.IN4
reg_input_mux[0] => Mux54.IN4
reg_input_mux[0] => Mux55.IN4
reg_input_mux[0] => Mux56.IN4
reg_input_mux[0] => Mux57.IN4
reg_input_mux[0] => Mux58.IN4
reg_input_mux[0] => Mux59.IN4
reg_input_mux[0] => Mux60.IN4
reg_input_mux[0] => Mux61.IN4
reg_input_mux[0] => Mux62.IN4
reg_input_mux[0] => Mux63.IN4
reg_input_mux[0] => Mux64.IN4
reg_input_mux[0] => Mux65.IN4
reg_input_mux[0] => Mux66.IN4
reg_input_mux[0] => Mux67.IN4
reg_input_mux[0] => Mux68.IN4
reg_input_mux[0] => Mux69.IN4
reg_input_mux[0] => Mux70.IN4
reg_input_mux[0] => Mux71.IN4
reg_input_mux[0] => Mux72.IN4
reg_input_mux[0] => Mux73.IN4
reg_input_mux[0] => Mux74.IN4
reg_input_mux[0] => Mux75.IN4
reg_input_mux[0] => Mux76.IN4
reg_input_mux[0] => Mux77.IN4
reg_input_mux[0] => Mux78.IN4
reg_input_mux[0] => Mux79.IN4
reg_input_mux[0] => Mux80.IN4
reg_input_mux[0] => Mux81.IN4
reg_input_mux[0] => Mux82.IN4
reg_input_mux[0] => Mux83.IN4
reg_input_mux[0] => Mux84.IN4
reg_input_mux[0] => Mux85.IN4
reg_input_mux[0] => Mux86.IN4
reg_input_mux[0] => Mux87.IN4
reg_input_mux[0] => Mux88.IN4
reg_input_mux[0] => Mux89.IN4
reg_input_mux[0] => Mux90.IN4
reg_input_mux[0] => Mux91.IN4
reg_input_mux[0] => Mux92.IN4
reg_input_mux[0] => Mux93.IN4
reg_input_mux[0] => Mux94.IN4
reg_input_mux[0] => Mux95.IN4
reg_input_mux[0] => Mux96.IN4
reg_input_mux[0] => Mux97.IN4
reg_input_mux[0] => Mux98.IN4
reg_input_mux[0] => Mux99.IN4
reg_input_mux[0] => Mux100.IN4
reg_input_mux[0] => Mux101.IN4
reg_input_mux[0] => Mux102.IN4
reg_input_mux[0] => Mux103.IN4
reg_input_mux[0] => Mux104.IN4
reg_input_mux[0] => Mux105.IN4
reg_input_mux[0] => Mux106.IN4
reg_input_mux[0] => Mux107.IN4
reg_input_mux[0] => Mux108.IN4
reg_input_mux[0] => Mux109.IN4
reg_input_mux[0] => Mux110.IN4
reg_input_mux[0] => Mux111.IN4
reg_input_mux[0] => Mux112.IN4
reg_input_mux[0] => Mux113.IN4
reg_input_mux[0] => Mux114.IN4
reg_input_mux[0] => Mux115.IN4
reg_input_mux[0] => Mux116.IN4
reg_input_mux[0] => Mux117.IN4
reg_input_mux[0] => Mux118.IN4
reg_input_mux[0] => Mux119.IN4
reg_input_mux[0] => Mux120.IN4
reg_input_mux[0] => Mux121.IN4
reg_input_mux[0] => Mux122.IN4
reg_input_mux[0] => Mux123.IN4
reg_input_mux[0] => Mux124.IN4
reg_input_mux[0] => Mux125.IN4
reg_input_mux[0] => Mux126.IN4
reg_input_mux[0] => Mux127.IN4
reg_input_mux[0] => Mux128.IN4
reg_input_mux[0] => Mux129.IN4
reg_input_mux[0] => Mux130.IN4
reg_input_mux[0] => Mux131.IN4
reg_input_mux[0] => Mux132.IN4
reg_input_mux[0] => Mux133.IN4
reg_input_mux[0] => Mux134.IN4
reg_input_mux[0] => Mux135.IN4
reg_input_mux[0] => Mux136.IN5
reg_input_mux[0] => Mux137.IN5
reg_input_mux[0] => Mux138.IN5
reg_input_mux[0] => Mux139.IN5
reg_input_mux[0] => Mux140.IN5
reg_input_mux[0] => Mux141.IN5
reg_input_mux[0] => Mux142.IN4
reg_input_mux[0] => Mux143.IN4
reg_input_mux[1] => Mux16.IN3
reg_input_mux[1] => Mux17.IN3
reg_input_mux[1] => Mux18.IN3
reg_input_mux[1] => Mux19.IN3
reg_input_mux[1] => Mux20.IN3
reg_input_mux[1] => Mux21.IN3
reg_input_mux[1] => Mux22.IN3
reg_input_mux[1] => Mux23.IN3
reg_input_mux[1] => Mux24.IN3
reg_input_mux[1] => Mux25.IN3
reg_input_mux[1] => Mux26.IN3
reg_input_mux[1] => Mux27.IN3
reg_input_mux[1] => Mux28.IN3
reg_input_mux[1] => Mux29.IN3
reg_input_mux[1] => Mux30.IN3
reg_input_mux[1] => Mux31.IN3
reg_input_mux[1] => Mux32.IN3
reg_input_mux[1] => Mux33.IN3
reg_input_mux[1] => Mux34.IN3
reg_input_mux[1] => Mux35.IN3
reg_input_mux[1] => Mux36.IN3
reg_input_mux[1] => Mux37.IN3
reg_input_mux[1] => Mux38.IN3
reg_input_mux[1] => Mux39.IN3
reg_input_mux[1] => Mux40.IN3
reg_input_mux[1] => Mux41.IN3
reg_input_mux[1] => Mux42.IN3
reg_input_mux[1] => Mux43.IN3
reg_input_mux[1] => Mux44.IN3
reg_input_mux[1] => Mux45.IN3
reg_input_mux[1] => Mux46.IN3
reg_input_mux[1] => Mux47.IN3
reg_input_mux[1] => Mux48.IN3
reg_input_mux[1] => Mux49.IN3
reg_input_mux[1] => Mux50.IN3
reg_input_mux[1] => Mux51.IN3
reg_input_mux[1] => Mux52.IN3
reg_input_mux[1] => Mux53.IN3
reg_input_mux[1] => Mux54.IN3
reg_input_mux[1] => Mux55.IN3
reg_input_mux[1] => Mux56.IN3
reg_input_mux[1] => Mux57.IN3
reg_input_mux[1] => Mux58.IN3
reg_input_mux[1] => Mux59.IN3
reg_input_mux[1] => Mux60.IN3
reg_input_mux[1] => Mux61.IN3
reg_input_mux[1] => Mux62.IN3
reg_input_mux[1] => Mux63.IN3
reg_input_mux[1] => Mux64.IN3
reg_input_mux[1] => Mux65.IN3
reg_input_mux[1] => Mux66.IN3
reg_input_mux[1] => Mux67.IN3
reg_input_mux[1] => Mux68.IN3
reg_input_mux[1] => Mux69.IN3
reg_input_mux[1] => Mux70.IN3
reg_input_mux[1] => Mux71.IN3
reg_input_mux[1] => Mux72.IN3
reg_input_mux[1] => Mux73.IN3
reg_input_mux[1] => Mux74.IN3
reg_input_mux[1] => Mux75.IN3
reg_input_mux[1] => Mux76.IN3
reg_input_mux[1] => Mux77.IN3
reg_input_mux[1] => Mux78.IN3
reg_input_mux[1] => Mux79.IN3
reg_input_mux[1] => Mux80.IN3
reg_input_mux[1] => Mux81.IN3
reg_input_mux[1] => Mux82.IN3
reg_input_mux[1] => Mux83.IN3
reg_input_mux[1] => Mux84.IN3
reg_input_mux[1] => Mux85.IN3
reg_input_mux[1] => Mux86.IN3
reg_input_mux[1] => Mux87.IN3
reg_input_mux[1] => Mux88.IN3
reg_input_mux[1] => Mux89.IN3
reg_input_mux[1] => Mux90.IN3
reg_input_mux[1] => Mux91.IN3
reg_input_mux[1] => Mux92.IN3
reg_input_mux[1] => Mux93.IN3
reg_input_mux[1] => Mux94.IN3
reg_input_mux[1] => Mux95.IN3
reg_input_mux[1] => Mux96.IN3
reg_input_mux[1] => Mux97.IN3
reg_input_mux[1] => Mux98.IN3
reg_input_mux[1] => Mux99.IN3
reg_input_mux[1] => Mux100.IN3
reg_input_mux[1] => Mux101.IN3
reg_input_mux[1] => Mux102.IN3
reg_input_mux[1] => Mux103.IN3
reg_input_mux[1] => Mux104.IN3
reg_input_mux[1] => Mux105.IN3
reg_input_mux[1] => Mux106.IN3
reg_input_mux[1] => Mux107.IN3
reg_input_mux[1] => Mux108.IN3
reg_input_mux[1] => Mux109.IN3
reg_input_mux[1] => Mux110.IN3
reg_input_mux[1] => Mux111.IN3
reg_input_mux[1] => Mux112.IN3
reg_input_mux[1] => Mux113.IN3
reg_input_mux[1] => Mux114.IN3
reg_input_mux[1] => Mux115.IN3
reg_input_mux[1] => Mux116.IN3
reg_input_mux[1] => Mux117.IN3
reg_input_mux[1] => Mux118.IN3
reg_input_mux[1] => Mux119.IN3
reg_input_mux[1] => Mux120.IN3
reg_input_mux[1] => Mux121.IN3
reg_input_mux[1] => Mux122.IN3
reg_input_mux[1] => Mux123.IN3
reg_input_mux[1] => Mux124.IN3
reg_input_mux[1] => Mux125.IN3
reg_input_mux[1] => Mux126.IN3
reg_input_mux[1] => Mux127.IN3
reg_input_mux[1] => Mux128.IN3
reg_input_mux[1] => Mux129.IN3
reg_input_mux[1] => Mux130.IN3
reg_input_mux[1] => Mux131.IN3
reg_input_mux[1] => Mux132.IN3
reg_input_mux[1] => Mux133.IN3
reg_input_mux[1] => Mux134.IN3
reg_input_mux[1] => Mux135.IN3
reg_input_mux[1] => Mux136.IN4
reg_input_mux[1] => Mux137.IN4
reg_input_mux[1] => Mux138.IN4
reg_input_mux[1] => Mux139.IN4
reg_input_mux[1] => Mux140.IN4
reg_input_mux[1] => Mux141.IN4
reg_input_mux[1] => Mux142.IN3
reg_input_mux[1] => Mux143.IN3
rs_address[0] => Mux8.IN3
rs_address[0] => Mux9.IN3
rs_address[0] => Mux10.IN3
rs_address[0] => Mux11.IN3
rs_address[0] => Mux12.IN3
rs_address[0] => Mux13.IN3
rs_address[0] => Mux14.IN3
rs_address[0] => Mux15.IN3
rs_address[1] => Mux8.IN2
rs_address[1] => Mux9.IN2
rs_address[1] => Mux10.IN2
rs_address[1] => Mux11.IN2
rs_address[1] => Mux12.IN2
rs_address[1] => Mux13.IN2
rs_address[1] => Mux14.IN2
rs_address[1] => Mux15.IN2
rs_address[2] => Mux8.IN1
rs_address[2] => Mux9.IN1
rs_address[2] => Mux10.IN1
rs_address[2] => Mux11.IN1
rs_address[2] => Mux12.IN1
rs_address[2] => Mux13.IN1
rs_address[2] => Mux14.IN1
rs_address[2] => Mux15.IN1
rs_address[3] => Mux8.IN0
rs_address[3] => Mux9.IN0
rs_address[3] => Mux10.IN0
rs_address[3] => Mux11.IN0
rs_address[3] => Mux12.IN0
rs_address[3] => Mux13.IN0
rs_address[3] => Mux14.IN0
rs_address[3] => Mux15.IN0
rt_address[0] => Mux0.IN3
rt_address[0] => Mux1.IN3
rt_address[0] => Mux2.IN3
rt_address[0] => Mux3.IN3
rt_address[0] => Mux4.IN3
rt_address[0] => Mux5.IN3
rt_address[0] => Mux6.IN3
rt_address[0] => Mux7.IN3
rt_address[1] => Mux0.IN2
rt_address[1] => Mux1.IN2
rt_address[1] => Mux2.IN2
rt_address[1] => Mux3.IN2
rt_address[1] => Mux4.IN2
rt_address[1] => Mux5.IN2
rt_address[1] => Mux6.IN2
rt_address[1] => Mux7.IN2
rt_address[2] => Mux0.IN1
rt_address[2] => Mux1.IN1
rt_address[2] => Mux2.IN1
rt_address[2] => Mux3.IN1
rt_address[2] => Mux4.IN1
rt_address[2] => Mux5.IN1
rt_address[2] => Mux6.IN1
rt_address[2] => Mux7.IN1
rt_address[3] => Mux0.IN0
rt_address[3] => Mux1.IN0
rt_address[3] => Mux2.IN0
rt_address[3] => Mux3.IN0
rt_address[3] => Mux4.IN0
rt_address[3] => Mux5.IN0
rt_address[3] => Mux6.IN0
rt_address[3] => Mux7.IN0
rd_address[0] => LessThan0.IN8
rd_address[0] => Decoder0.IN3
rd_address[1] => LessThan0.IN7
rd_address[1] => Decoder0.IN2
rd_address[2] => LessThan0.IN6
rd_address[2] => Decoder0.IN1
rd_address[3] => LessThan0.IN5
rd_address[3] => Decoder0.IN0
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux127.IN5
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux126.IN5
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux125.IN5
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux124.IN5
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux123.IN5
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux122.IN5
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux121.IN5
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux120.IN5
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => Mux143.IN5
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => Mux142.IN5
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
rs_data[0] <= rs_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[1] <= rs_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[2] <= rs_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[3] <= rs_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[4] <= rs_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[5] <= rs_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[6] <= rs_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[7] <= rs_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[0] <= rt_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[1] <= rt_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[2] <= rt_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[3] <= rt_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[4] <= rt_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[5] <= rt_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[6] <= rt_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[7] <= rt_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:1:thread|alu:alu_block
clock => alu_nzp[0]~reg0.CLK
clock => alu_nzp[1]~reg0.CLK
clock => alu_nzp[2]~reg0.CLK
clock => alu_out[0]~reg0.CLK
clock => alu_out[1]~reg0.CLK
clock => alu_out[2]~reg0.CLK
clock => alu_out[3]~reg0.CLK
clock => alu_out[4]~reg0.CLK
clock => alu_out[5]~reg0.CLK
clock => alu_out[6]~reg0.CLK
clock => alu_out[7]~reg0.CLK
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
operand_1[0] => LessThan0.IN8
operand_1[0] => Equal1.IN7
operand_1[0] => LessThan1.IN8
operand_1[0] => Add0.IN8
operand_1[0] => Add1.IN16
operand_1[0] => Mult0.IN7
operand_1[0] => Div0.IN7
operand_1[1] => LessThan0.IN7
operand_1[1] => Equal1.IN6
operand_1[1] => LessThan1.IN7
operand_1[1] => Add0.IN7
operand_1[1] => Add1.IN15
operand_1[1] => Mult0.IN6
operand_1[1] => Div0.IN6
operand_1[2] => LessThan0.IN6
operand_1[2] => Equal1.IN5
operand_1[2] => LessThan1.IN6
operand_1[2] => Add0.IN6
operand_1[2] => Add1.IN14
operand_1[2] => Mult0.IN5
operand_1[2] => Div0.IN5
operand_1[3] => LessThan0.IN5
operand_1[3] => Equal1.IN4
operand_1[3] => LessThan1.IN5
operand_1[3] => Add0.IN5
operand_1[3] => Add1.IN13
operand_1[3] => Mult0.IN4
operand_1[3] => Div0.IN4
operand_1[4] => LessThan0.IN4
operand_1[4] => Equal1.IN3
operand_1[4] => LessThan1.IN4
operand_1[4] => Add0.IN4
operand_1[4] => Add1.IN12
operand_1[4] => Mult0.IN3
operand_1[4] => Div0.IN3
operand_1[5] => LessThan0.IN3
operand_1[5] => Equal1.IN2
operand_1[5] => LessThan1.IN3
operand_1[5] => Add0.IN3
operand_1[5] => Add1.IN11
operand_1[5] => Mult0.IN2
operand_1[5] => Div0.IN2
operand_1[6] => LessThan0.IN2
operand_1[6] => Equal1.IN1
operand_1[6] => LessThan1.IN2
operand_1[6] => Add0.IN2
operand_1[6] => Add1.IN10
operand_1[6] => Mult0.IN1
operand_1[6] => Div0.IN1
operand_1[7] => LessThan0.IN1
operand_1[7] => Equal1.IN0
operand_1[7] => LessThan1.IN1
operand_1[7] => Add0.IN1
operand_1[7] => Add1.IN9
operand_1[7] => Mult0.IN0
operand_1[7] => Div0.IN0
operand_2[0] => LessThan0.IN16
operand_2[0] => Equal1.IN15
operand_2[0] => LessThan1.IN16
operand_2[0] => Add0.IN16
operand_2[0] => Mult0.IN15
operand_2[0] => Div0.IN15
operand_2[0] => Add1.IN8
operand_2[1] => LessThan0.IN15
operand_2[1] => Equal1.IN14
operand_2[1] => LessThan1.IN15
operand_2[1] => Add0.IN15
operand_2[1] => Mult0.IN14
operand_2[1] => Div0.IN14
operand_2[1] => Add1.IN7
operand_2[2] => LessThan0.IN14
operand_2[2] => Equal1.IN13
operand_2[2] => LessThan1.IN14
operand_2[2] => Add0.IN14
operand_2[2] => Mult0.IN13
operand_2[2] => Div0.IN13
operand_2[2] => Add1.IN6
operand_2[3] => LessThan0.IN13
operand_2[3] => Equal1.IN12
operand_2[3] => LessThan1.IN13
operand_2[3] => Add0.IN13
operand_2[3] => Mult0.IN12
operand_2[3] => Div0.IN12
operand_2[3] => Add1.IN5
operand_2[4] => LessThan0.IN12
operand_2[4] => Equal1.IN11
operand_2[4] => LessThan1.IN12
operand_2[4] => Add0.IN12
operand_2[4] => Mult0.IN11
operand_2[4] => Div0.IN11
operand_2[4] => Add1.IN4
operand_2[5] => LessThan0.IN11
operand_2[5] => Equal1.IN10
operand_2[5] => LessThan1.IN11
operand_2[5] => Add0.IN11
operand_2[5] => Mult0.IN10
operand_2[5] => Div0.IN10
operand_2[5] => Add1.IN3
operand_2[6] => LessThan0.IN10
operand_2[6] => Equal1.IN9
operand_2[6] => LessThan1.IN10
operand_2[6] => Add0.IN10
operand_2[6] => Mult0.IN9
operand_2[6] => Div0.IN9
operand_2[6] => Add1.IN2
operand_2[7] => LessThan0.IN9
operand_2[7] => Equal1.IN8
operand_2[7] => LessThan1.IN9
operand_2[7] => Add0.IN9
operand_2[7] => Mult0.IN8
operand_2[7] => Div0.IN8
operand_2[7] => Add1.IN1
alu_select[0] => Equal2.IN1
alu_select[0] => Equal3.IN1
alu_select[0] => Equal4.IN0
alu_select[0] => Equal5.IN1
alu_select[1] => Equal2.IN0
alu_select[1] => Equal3.IN0
alu_select[1] => Equal4.IN1
alu_select[1] => Equal5.IN0
core_state[0] => Equal0.IN2
core_state[1] => Equal0.IN0
core_state[2] => Equal0.IN1
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[0] <= alu_nzp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[1] <= alu_nzp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[2] <= alu_nzp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:1:thread|pc_nzp:pc_nzp_block
clock => new_pc[0]~reg0.CLK
clock => new_pc[1]~reg0.CLK
clock => new_pc[2]~reg0.CLK
clock => new_pc[3]~reg0.CLK
clock => new_pc[4]~reg0.CLK
clock => new_pc[5]~reg0.CLK
clock => new_pc[6]~reg0.CLK
clock => new_pc[7]~reg0.CLK
clock => nzp[0].CLK
clock => nzp[1].CLK
clock => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
core_state[0] => Equal0.IN0
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal1.IN0
core_state[2] => Equal0.IN1
core_state[2] => Equal1.IN1
nzp_instr[0] => Equal2.IN2
nzp_instr[1] => Equal2.IN1
nzp_instr[2] => Equal2.IN0
nzp_out[0] => nzp.DATAB
nzp_out[1] => nzp.DATAB
nzp_out[2] => nzp.DATAB
current_pc[0] => new_pc.DATAA
current_pc[0] => Add0.IN16
current_pc[1] => new_pc.DATAA
current_pc[1] => Add0.IN15
current_pc[2] => new_pc.DATAA
current_pc[2] => Add0.IN14
current_pc[3] => new_pc.DATAA
current_pc[3] => Add0.IN13
current_pc[4] => new_pc.DATAA
current_pc[4] => Add0.IN12
current_pc[5] => new_pc.DATAA
current_pc[5] => Add0.IN11
current_pc[6] => new_pc.DATAA
current_pc[6] => Add0.IN10
current_pc[7] => new_pc.DATAA
current_pc[7] => Add0.IN9
immediate[0] => new_pc.DATAB
immediate[1] => new_pc.DATAB
immediate[2] => new_pc.DATAB
immediate[3] => new_pc.DATAB
immediate[4] => new_pc.DATAB
immediate[5] => new_pc.DATAB
immediate[6] => new_pc.DATAB
immediate[7] => new_pc.DATAB
new_pc[0] <= new_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[1] <= new_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[2] <= new_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[3] <= new_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[4] <= new_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[5] <= new_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[6] <= new_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[7] <= new_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:1:thread|lsu:lsu_block
clock => mem_write_valid~reg0.CLK
clock => mem_write_data[0]~reg0.CLK
clock => mem_write_data[1]~reg0.CLK
clock => mem_write_data[2]~reg0.CLK
clock => mem_write_data[3]~reg0.CLK
clock => mem_write_data[4]~reg0.CLK
clock => mem_write_data[5]~reg0.CLK
clock => mem_write_data[6]~reg0.CLK
clock => mem_write_data[7]~reg0.CLK
clock => mem_write_addr[0]~reg0.CLK
clock => mem_write_addr[1]~reg0.CLK
clock => mem_write_addr[2]~reg0.CLK
clock => mem_write_addr[3]~reg0.CLK
clock => mem_write_addr[4]~reg0.CLK
clock => mem_write_addr[5]~reg0.CLK
clock => mem_write_addr[6]~reg0.CLK
clock => mem_write_addr[7]~reg0.CLK
clock => mem_read_addr[0]~reg0.CLK
clock => mem_read_addr[1]~reg0.CLK
clock => mem_read_addr[2]~reg0.CLK
clock => mem_read_addr[3]~reg0.CLK
clock => mem_read_addr[4]~reg0.CLK
clock => mem_read_addr[5]~reg0.CLK
clock => mem_read_addr[6]~reg0.CLK
clock => mem_read_addr[7]~reg0.CLK
clock => mem_read_valid~reg0.CLK
clock => lsu_out[0]~reg0.CLK
clock => lsu_out[1]~reg0.CLK
clock => lsu_out[2]~reg0.CLK
clock => lsu_out[3]~reg0.CLK
clock => lsu_out[4]~reg0.CLK
clock => lsu_out[5]~reg0.CLK
clock => lsu_out[6]~reg0.CLK
clock => lsu_out[7]~reg0.CLK
clock => lsu_state[0].CLK
clock => lsu_state[1].CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_valid~reg0.ENA
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_valid.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_valid.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal3.IN2
core_state[0] => Equal5.IN0
core_state[1] => Equal3.IN1
core_state[1] => Equal5.IN2
core_state[2] => Equal3.IN0
core_state[2] => Equal5.IN1
rs_out[0] => mem_read_addr.DATAB
rs_out[0] => mem_write_addr.DATAB
rs_out[1] => mem_read_addr.DATAB
rs_out[1] => mem_write_addr.DATAB
rs_out[2] => mem_read_addr.DATAB
rs_out[2] => mem_write_addr.DATAB
rs_out[3] => mem_read_addr.DATAB
rs_out[3] => mem_write_addr.DATAB
rs_out[4] => mem_read_addr.DATAB
rs_out[4] => mem_write_addr.DATAB
rs_out[5] => mem_read_addr.DATAB
rs_out[5] => mem_write_addr.DATAB
rs_out[6] => mem_read_addr.DATAB
rs_out[6] => mem_write_addr.DATAB
rs_out[7] => mem_read_addr.DATAB
rs_out[7] => mem_write_addr.DATAB
rt_out[0] => mem_write_data.DATAB
rt_out[1] => mem_write_data.DATAB
rt_out[2] => mem_write_data.DATAB
rt_out[3] => mem_write_data.DATAB
rt_out[4] => mem_write_data.DATAB
rt_out[5] => mem_write_data.DATAB
rt_out[6] => mem_write_data.DATAB
rt_out[7] => mem_write_data.DATAB
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[0] <= mem_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[1] <= mem_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[2] <= mem_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[3] <= mem_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[4] <= mem_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[5] <= mem_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[6] <= mem_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[7] <= mem_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[0] <= mem_write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[1] <= mem_write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[2] <= mem_write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[3] <= mem_write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[4] <= mem_write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[5] <= mem_write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[6] <= mem_write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[7] <= mem_write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[0] <= lsu_state[0].DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[1] <= lsu_state[1].DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:2:thread
clock => rf:rf_block.clock
clock => alu:alu_block.clock
clock => pc_nzp:pc_nzp_block.clock
clock => lsu:lsu_block.clock
reset => rf:rf_block.reset
reset => alu:alu_block.reset
reset => pc_nzp:pc_nzp_block.reset
reset => lsu:lsu_block.reset
enable => rf:rf_block.enable
enable => alu:alu_block.enable
enable => pc_nzp:pc_nzp_block.enable
enable => lsu:lsu_block.enable
core_state[0] => rf:rf_block.core_state[0]
core_state[0] => alu:alu_block.core_state[0]
core_state[0] => pc_nzp:pc_nzp_block.core_state[0]
core_state[0] => lsu:lsu_block.core_state[0]
core_state[1] => rf:rf_block.core_state[1]
core_state[1] => alu:alu_block.core_state[1]
core_state[1] => pc_nzp:pc_nzp_block.core_state[1]
core_state[1] => lsu:lsu_block.core_state[1]
core_state[2] => rf:rf_block.core_state[2]
core_state[2] => alu:alu_block.core_state[2]
core_state[2] => pc_nzp:pc_nzp_block.core_state[2]
core_state[2] => lsu:lsu_block.core_state[2]
alu_select[0] => alu:alu_block.alu_select[0]
alu_select[1] => alu:alu_block.alu_select[1]
rs_address[0] => rf:rf_block.rs_address[0]
rs_address[1] => rf:rf_block.rs_address[1]
rs_address[2] => rf:rf_block.rs_address[2]
rs_address[3] => rf:rf_block.rs_address[3]
rt_address[0] => rf:rf_block.rt_address[0]
rt_address[1] => rf:rf_block.rt_address[1]
rt_address[2] => rf:rf_block.rt_address[2]
rt_address[3] => rf:rf_block.rt_address[3]
rd_address[0] => rf:rf_block.rd_address[0]
rd_address[1] => rf:rf_block.rd_address[1]
rd_address[2] => rf:rf_block.rd_address[2]
rd_address[3] => rf:rf_block.rd_address[3]
immediate[0] => rf:rf_block.immediate[0]
immediate[0] => pc_nzp:pc_nzp_block.immediate[0]
immediate[1] => rf:rf_block.immediate[1]
immediate[1] => pc_nzp:pc_nzp_block.immediate[1]
immediate[2] => rf:rf_block.immediate[2]
immediate[2] => pc_nzp:pc_nzp_block.immediate[2]
immediate[3] => rf:rf_block.immediate[3]
immediate[3] => pc_nzp:pc_nzp_block.immediate[3]
immediate[4] => rf:rf_block.immediate[4]
immediate[4] => pc_nzp:pc_nzp_block.immediate[4]
immediate[5] => rf:rf_block.immediate[5]
immediate[5] => pc_nzp:pc_nzp_block.immediate[5]
immediate[6] => rf:rf_block.immediate[6]
immediate[6] => pc_nzp:pc_nzp_block.immediate[6]
immediate[7] => rf:rf_block.immediate[7]
immediate[7] => pc_nzp:pc_nzp_block.immediate[7]
current_pc[0] => pc_nzp:pc_nzp_block.current_pc[0]
current_pc[1] => pc_nzp:pc_nzp_block.current_pc[1]
current_pc[2] => pc_nzp:pc_nzp_block.current_pc[2]
current_pc[3] => pc_nzp:pc_nzp_block.current_pc[3]
current_pc[4] => pc_nzp:pc_nzp_block.current_pc[4]
current_pc[5] => pc_nzp:pc_nzp_block.current_pc[5]
current_pc[6] => pc_nzp:pc_nzp_block.current_pc[6]
current_pc[7] => pc_nzp:pc_nzp_block.current_pc[7]
block_id[0] => rf:rf_block.block_id[0]
block_id[1] => rf:rf_block.block_id[1]
block_id[2] => rf:rf_block.block_id[2]
block_id[3] => rf:rf_block.block_id[3]
block_id[4] => rf:rf_block.block_id[4]
block_id[5] => rf:rf_block.block_id[5]
block_id[6] => rf:rf_block.block_id[6]
block_id[7] => rf:rf_block.block_id[7]
thread_id[0] => rf:rf_block.thread_id[0]
thread_id[1] => rf:rf_block.thread_id[1]
nzp_write_enable => pc_nzp:pc_nzp_block.nzp_write_enable
reg_write_enable => rf:rf_block.reg_write_enable
pc_out_mux => pc_nzp:pc_nzp_block.pc_out_mux
mem_write_enable => lsu:lsu_block.mem_write_enable
mem_read_enable => lsu:lsu_block.mem_read_enable
nzp_instr[0] => pc_nzp:pc_nzp_block.nzp_instr[0]
nzp_instr[1] => pc_nzp:pc_nzp_block.nzp_instr[1]
nzp_instr[2] => pc_nzp:pc_nzp_block.nzp_instr[2]
reg_input_mux[0] => rf:rf_block.reg_input_mux[0]
reg_input_mux[1] => rf:rf_block.reg_input_mux[1]
mem_read_ready => lsu:lsu_block.mem_read_ready
mem_write_ready => lsu:lsu_block.mem_write_ready
mem_read_data[0] => lsu:lsu_block.mem_read_data[0]
mem_read_data[1] => lsu:lsu_block.mem_read_data[1]
mem_read_data[2] => lsu:lsu_block.mem_read_data[2]
mem_read_data[3] => lsu:lsu_block.mem_read_data[3]
mem_read_data[4] => lsu:lsu_block.mem_read_data[4]
mem_read_data[5] => lsu:lsu_block.mem_read_data[5]
mem_read_data[6] => lsu:lsu_block.mem_read_data[6]
mem_read_data[7] => lsu:lsu_block.mem_read_data[7]
mem_read_address[0] <= lsu:lsu_block.mem_read_addr[0]
mem_read_address[1] <= lsu:lsu_block.mem_read_addr[1]
mem_read_address[2] <= lsu:lsu_block.mem_read_addr[2]
mem_read_address[3] <= lsu:lsu_block.mem_read_addr[3]
mem_read_address[4] <= lsu:lsu_block.mem_read_addr[4]
mem_read_address[5] <= lsu:lsu_block.mem_read_addr[5]
mem_read_address[6] <= lsu:lsu_block.mem_read_addr[6]
mem_read_address[7] <= lsu:lsu_block.mem_read_addr[7]
mem_write_address[0] <= lsu:lsu_block.mem_write_addr[0]
mem_write_address[1] <= lsu:lsu_block.mem_write_addr[1]
mem_write_address[2] <= lsu:lsu_block.mem_write_addr[2]
mem_write_address[3] <= lsu:lsu_block.mem_write_addr[3]
mem_write_address[4] <= lsu:lsu_block.mem_write_addr[4]
mem_write_address[5] <= lsu:lsu_block.mem_write_addr[5]
mem_write_address[6] <= lsu:lsu_block.mem_write_addr[6]
mem_write_address[7] <= lsu:lsu_block.mem_write_addr[7]
lsu_mem_read_valid <= lsu:lsu_block.mem_read_valid
lsu_mem_write_valid <= lsu:lsu_block.mem_write_valid
mem_write_data[0] <= lsu:lsu_block.mem_write_data[0]
mem_write_data[1] <= lsu:lsu_block.mem_write_data[1]
mem_write_data[2] <= lsu:lsu_block.mem_write_data[2]
mem_write_data[3] <= lsu:lsu_block.mem_write_data[3]
mem_write_data[4] <= lsu:lsu_block.mem_write_data[4]
mem_write_data[5] <= lsu:lsu_block.mem_write_data[5]
mem_write_data[6] <= lsu:lsu_block.mem_write_data[6]
mem_write_data[7] <= lsu:lsu_block.mem_write_data[7]
new_pc[0] <= pc_nzp:pc_nzp_block.new_pc[0]
new_pc[1] <= pc_nzp:pc_nzp_block.new_pc[1]
new_pc[2] <= pc_nzp:pc_nzp_block.new_pc[2]
new_pc[3] <= pc_nzp:pc_nzp_block.new_pc[3]
new_pc[4] <= pc_nzp:pc_nzp_block.new_pc[4]
new_pc[5] <= pc_nzp:pc_nzp_block.new_pc[5]
new_pc[6] <= pc_nzp:pc_nzp_block.new_pc[6]
new_pc[7] <= pc_nzp:pc_nzp_block.new_pc[7]
thread_lsu_state[0] <= lsu:lsu_block.out_lsu_state[0]
thread_lsu_state[1] <= lsu:lsu_block.out_lsu_state[1]


|core_RAM_dut|core:core|thread_struct:\threads:2:thread|rf:rf_block
clock => rt_data[0]~reg0.CLK
clock => rt_data[1]~reg0.CLK
clock => rt_data[2]~reg0.CLK
clock => rt_data[3]~reg0.CLK
clock => rt_data[4]~reg0.CLK
clock => rt_data[5]~reg0.CLK
clock => rt_data[6]~reg0.CLK
clock => rt_data[7]~reg0.CLK
clock => rs_data[0]~reg0.CLK
clock => rs_data[1]~reg0.CLK
clock => rs_data[2]~reg0.CLK
clock => rs_data[3]~reg0.CLK
clock => rs_data[4]~reg0.CLK
clock => rs_data[5]~reg0.CLK
clock => rs_data[6]~reg0.CLK
clock => rs_data[7]~reg0.CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
core_state[0] => Equal0.IN2
core_state[0] => Equal1.IN0
core_state[1] => Equal0.IN1
core_state[1] => Equal1.IN2
core_state[2] => Equal0.IN0
core_state[2] => Equal1.IN1
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
reg_input_mux[0] => Mux16.IN4
reg_input_mux[0] => Mux17.IN4
reg_input_mux[0] => Mux18.IN4
reg_input_mux[0] => Mux19.IN4
reg_input_mux[0] => Mux20.IN4
reg_input_mux[0] => Mux21.IN4
reg_input_mux[0] => Mux22.IN4
reg_input_mux[0] => Mux23.IN4
reg_input_mux[0] => Mux24.IN4
reg_input_mux[0] => Mux25.IN4
reg_input_mux[0] => Mux26.IN4
reg_input_mux[0] => Mux27.IN4
reg_input_mux[0] => Mux28.IN4
reg_input_mux[0] => Mux29.IN4
reg_input_mux[0] => Mux30.IN4
reg_input_mux[0] => Mux31.IN4
reg_input_mux[0] => Mux32.IN4
reg_input_mux[0] => Mux33.IN4
reg_input_mux[0] => Mux34.IN4
reg_input_mux[0] => Mux35.IN4
reg_input_mux[0] => Mux36.IN4
reg_input_mux[0] => Mux37.IN4
reg_input_mux[0] => Mux38.IN4
reg_input_mux[0] => Mux39.IN4
reg_input_mux[0] => Mux40.IN4
reg_input_mux[0] => Mux41.IN4
reg_input_mux[0] => Mux42.IN4
reg_input_mux[0] => Mux43.IN4
reg_input_mux[0] => Mux44.IN4
reg_input_mux[0] => Mux45.IN4
reg_input_mux[0] => Mux46.IN4
reg_input_mux[0] => Mux47.IN4
reg_input_mux[0] => Mux48.IN4
reg_input_mux[0] => Mux49.IN4
reg_input_mux[0] => Mux50.IN4
reg_input_mux[0] => Mux51.IN4
reg_input_mux[0] => Mux52.IN4
reg_input_mux[0] => Mux53.IN4
reg_input_mux[0] => Mux54.IN4
reg_input_mux[0] => Mux55.IN4
reg_input_mux[0] => Mux56.IN4
reg_input_mux[0] => Mux57.IN4
reg_input_mux[0] => Mux58.IN4
reg_input_mux[0] => Mux59.IN4
reg_input_mux[0] => Mux60.IN4
reg_input_mux[0] => Mux61.IN4
reg_input_mux[0] => Mux62.IN4
reg_input_mux[0] => Mux63.IN4
reg_input_mux[0] => Mux64.IN4
reg_input_mux[0] => Mux65.IN4
reg_input_mux[0] => Mux66.IN4
reg_input_mux[0] => Mux67.IN4
reg_input_mux[0] => Mux68.IN4
reg_input_mux[0] => Mux69.IN4
reg_input_mux[0] => Mux70.IN4
reg_input_mux[0] => Mux71.IN4
reg_input_mux[0] => Mux72.IN4
reg_input_mux[0] => Mux73.IN4
reg_input_mux[0] => Mux74.IN4
reg_input_mux[0] => Mux75.IN4
reg_input_mux[0] => Mux76.IN4
reg_input_mux[0] => Mux77.IN4
reg_input_mux[0] => Mux78.IN4
reg_input_mux[0] => Mux79.IN4
reg_input_mux[0] => Mux80.IN4
reg_input_mux[0] => Mux81.IN4
reg_input_mux[0] => Mux82.IN4
reg_input_mux[0] => Mux83.IN4
reg_input_mux[0] => Mux84.IN4
reg_input_mux[0] => Mux85.IN4
reg_input_mux[0] => Mux86.IN4
reg_input_mux[0] => Mux87.IN4
reg_input_mux[0] => Mux88.IN4
reg_input_mux[0] => Mux89.IN4
reg_input_mux[0] => Mux90.IN4
reg_input_mux[0] => Mux91.IN4
reg_input_mux[0] => Mux92.IN4
reg_input_mux[0] => Mux93.IN4
reg_input_mux[0] => Mux94.IN4
reg_input_mux[0] => Mux95.IN4
reg_input_mux[0] => Mux96.IN4
reg_input_mux[0] => Mux97.IN4
reg_input_mux[0] => Mux98.IN4
reg_input_mux[0] => Mux99.IN4
reg_input_mux[0] => Mux100.IN4
reg_input_mux[0] => Mux101.IN4
reg_input_mux[0] => Mux102.IN4
reg_input_mux[0] => Mux103.IN4
reg_input_mux[0] => Mux104.IN4
reg_input_mux[0] => Mux105.IN4
reg_input_mux[0] => Mux106.IN4
reg_input_mux[0] => Mux107.IN4
reg_input_mux[0] => Mux108.IN4
reg_input_mux[0] => Mux109.IN4
reg_input_mux[0] => Mux110.IN4
reg_input_mux[0] => Mux111.IN4
reg_input_mux[0] => Mux112.IN4
reg_input_mux[0] => Mux113.IN4
reg_input_mux[0] => Mux114.IN4
reg_input_mux[0] => Mux115.IN4
reg_input_mux[0] => Mux116.IN4
reg_input_mux[0] => Mux117.IN4
reg_input_mux[0] => Mux118.IN4
reg_input_mux[0] => Mux119.IN4
reg_input_mux[0] => Mux120.IN4
reg_input_mux[0] => Mux121.IN4
reg_input_mux[0] => Mux122.IN4
reg_input_mux[0] => Mux123.IN4
reg_input_mux[0] => Mux124.IN4
reg_input_mux[0] => Mux125.IN4
reg_input_mux[0] => Mux126.IN4
reg_input_mux[0] => Mux127.IN4
reg_input_mux[0] => Mux128.IN4
reg_input_mux[0] => Mux129.IN4
reg_input_mux[0] => Mux130.IN4
reg_input_mux[0] => Mux131.IN4
reg_input_mux[0] => Mux132.IN4
reg_input_mux[0] => Mux133.IN4
reg_input_mux[0] => Mux134.IN4
reg_input_mux[0] => Mux135.IN4
reg_input_mux[0] => Mux136.IN5
reg_input_mux[0] => Mux137.IN5
reg_input_mux[0] => Mux138.IN5
reg_input_mux[0] => Mux139.IN5
reg_input_mux[0] => Mux140.IN5
reg_input_mux[0] => Mux141.IN5
reg_input_mux[0] => Mux142.IN4
reg_input_mux[0] => Mux143.IN4
reg_input_mux[1] => Mux16.IN3
reg_input_mux[1] => Mux17.IN3
reg_input_mux[1] => Mux18.IN3
reg_input_mux[1] => Mux19.IN3
reg_input_mux[1] => Mux20.IN3
reg_input_mux[1] => Mux21.IN3
reg_input_mux[1] => Mux22.IN3
reg_input_mux[1] => Mux23.IN3
reg_input_mux[1] => Mux24.IN3
reg_input_mux[1] => Mux25.IN3
reg_input_mux[1] => Mux26.IN3
reg_input_mux[1] => Mux27.IN3
reg_input_mux[1] => Mux28.IN3
reg_input_mux[1] => Mux29.IN3
reg_input_mux[1] => Mux30.IN3
reg_input_mux[1] => Mux31.IN3
reg_input_mux[1] => Mux32.IN3
reg_input_mux[1] => Mux33.IN3
reg_input_mux[1] => Mux34.IN3
reg_input_mux[1] => Mux35.IN3
reg_input_mux[1] => Mux36.IN3
reg_input_mux[1] => Mux37.IN3
reg_input_mux[1] => Mux38.IN3
reg_input_mux[1] => Mux39.IN3
reg_input_mux[1] => Mux40.IN3
reg_input_mux[1] => Mux41.IN3
reg_input_mux[1] => Mux42.IN3
reg_input_mux[1] => Mux43.IN3
reg_input_mux[1] => Mux44.IN3
reg_input_mux[1] => Mux45.IN3
reg_input_mux[1] => Mux46.IN3
reg_input_mux[1] => Mux47.IN3
reg_input_mux[1] => Mux48.IN3
reg_input_mux[1] => Mux49.IN3
reg_input_mux[1] => Mux50.IN3
reg_input_mux[1] => Mux51.IN3
reg_input_mux[1] => Mux52.IN3
reg_input_mux[1] => Mux53.IN3
reg_input_mux[1] => Mux54.IN3
reg_input_mux[1] => Mux55.IN3
reg_input_mux[1] => Mux56.IN3
reg_input_mux[1] => Mux57.IN3
reg_input_mux[1] => Mux58.IN3
reg_input_mux[1] => Mux59.IN3
reg_input_mux[1] => Mux60.IN3
reg_input_mux[1] => Mux61.IN3
reg_input_mux[1] => Mux62.IN3
reg_input_mux[1] => Mux63.IN3
reg_input_mux[1] => Mux64.IN3
reg_input_mux[1] => Mux65.IN3
reg_input_mux[1] => Mux66.IN3
reg_input_mux[1] => Mux67.IN3
reg_input_mux[1] => Mux68.IN3
reg_input_mux[1] => Mux69.IN3
reg_input_mux[1] => Mux70.IN3
reg_input_mux[1] => Mux71.IN3
reg_input_mux[1] => Mux72.IN3
reg_input_mux[1] => Mux73.IN3
reg_input_mux[1] => Mux74.IN3
reg_input_mux[1] => Mux75.IN3
reg_input_mux[1] => Mux76.IN3
reg_input_mux[1] => Mux77.IN3
reg_input_mux[1] => Mux78.IN3
reg_input_mux[1] => Mux79.IN3
reg_input_mux[1] => Mux80.IN3
reg_input_mux[1] => Mux81.IN3
reg_input_mux[1] => Mux82.IN3
reg_input_mux[1] => Mux83.IN3
reg_input_mux[1] => Mux84.IN3
reg_input_mux[1] => Mux85.IN3
reg_input_mux[1] => Mux86.IN3
reg_input_mux[1] => Mux87.IN3
reg_input_mux[1] => Mux88.IN3
reg_input_mux[1] => Mux89.IN3
reg_input_mux[1] => Mux90.IN3
reg_input_mux[1] => Mux91.IN3
reg_input_mux[1] => Mux92.IN3
reg_input_mux[1] => Mux93.IN3
reg_input_mux[1] => Mux94.IN3
reg_input_mux[1] => Mux95.IN3
reg_input_mux[1] => Mux96.IN3
reg_input_mux[1] => Mux97.IN3
reg_input_mux[1] => Mux98.IN3
reg_input_mux[1] => Mux99.IN3
reg_input_mux[1] => Mux100.IN3
reg_input_mux[1] => Mux101.IN3
reg_input_mux[1] => Mux102.IN3
reg_input_mux[1] => Mux103.IN3
reg_input_mux[1] => Mux104.IN3
reg_input_mux[1] => Mux105.IN3
reg_input_mux[1] => Mux106.IN3
reg_input_mux[1] => Mux107.IN3
reg_input_mux[1] => Mux108.IN3
reg_input_mux[1] => Mux109.IN3
reg_input_mux[1] => Mux110.IN3
reg_input_mux[1] => Mux111.IN3
reg_input_mux[1] => Mux112.IN3
reg_input_mux[1] => Mux113.IN3
reg_input_mux[1] => Mux114.IN3
reg_input_mux[1] => Mux115.IN3
reg_input_mux[1] => Mux116.IN3
reg_input_mux[1] => Mux117.IN3
reg_input_mux[1] => Mux118.IN3
reg_input_mux[1] => Mux119.IN3
reg_input_mux[1] => Mux120.IN3
reg_input_mux[1] => Mux121.IN3
reg_input_mux[1] => Mux122.IN3
reg_input_mux[1] => Mux123.IN3
reg_input_mux[1] => Mux124.IN3
reg_input_mux[1] => Mux125.IN3
reg_input_mux[1] => Mux126.IN3
reg_input_mux[1] => Mux127.IN3
reg_input_mux[1] => Mux128.IN3
reg_input_mux[1] => Mux129.IN3
reg_input_mux[1] => Mux130.IN3
reg_input_mux[1] => Mux131.IN3
reg_input_mux[1] => Mux132.IN3
reg_input_mux[1] => Mux133.IN3
reg_input_mux[1] => Mux134.IN3
reg_input_mux[1] => Mux135.IN3
reg_input_mux[1] => Mux136.IN4
reg_input_mux[1] => Mux137.IN4
reg_input_mux[1] => Mux138.IN4
reg_input_mux[1] => Mux139.IN4
reg_input_mux[1] => Mux140.IN4
reg_input_mux[1] => Mux141.IN4
reg_input_mux[1] => Mux142.IN3
reg_input_mux[1] => Mux143.IN3
rs_address[0] => Mux8.IN3
rs_address[0] => Mux9.IN3
rs_address[0] => Mux10.IN3
rs_address[0] => Mux11.IN3
rs_address[0] => Mux12.IN3
rs_address[0] => Mux13.IN3
rs_address[0] => Mux14.IN3
rs_address[0] => Mux15.IN3
rs_address[1] => Mux8.IN2
rs_address[1] => Mux9.IN2
rs_address[1] => Mux10.IN2
rs_address[1] => Mux11.IN2
rs_address[1] => Mux12.IN2
rs_address[1] => Mux13.IN2
rs_address[1] => Mux14.IN2
rs_address[1] => Mux15.IN2
rs_address[2] => Mux8.IN1
rs_address[2] => Mux9.IN1
rs_address[2] => Mux10.IN1
rs_address[2] => Mux11.IN1
rs_address[2] => Mux12.IN1
rs_address[2] => Mux13.IN1
rs_address[2] => Mux14.IN1
rs_address[2] => Mux15.IN1
rs_address[3] => Mux8.IN0
rs_address[3] => Mux9.IN0
rs_address[3] => Mux10.IN0
rs_address[3] => Mux11.IN0
rs_address[3] => Mux12.IN0
rs_address[3] => Mux13.IN0
rs_address[3] => Mux14.IN0
rs_address[3] => Mux15.IN0
rt_address[0] => Mux0.IN3
rt_address[0] => Mux1.IN3
rt_address[0] => Mux2.IN3
rt_address[0] => Mux3.IN3
rt_address[0] => Mux4.IN3
rt_address[0] => Mux5.IN3
rt_address[0] => Mux6.IN3
rt_address[0] => Mux7.IN3
rt_address[1] => Mux0.IN2
rt_address[1] => Mux1.IN2
rt_address[1] => Mux2.IN2
rt_address[1] => Mux3.IN2
rt_address[1] => Mux4.IN2
rt_address[1] => Mux5.IN2
rt_address[1] => Mux6.IN2
rt_address[1] => Mux7.IN2
rt_address[2] => Mux0.IN1
rt_address[2] => Mux1.IN1
rt_address[2] => Mux2.IN1
rt_address[2] => Mux3.IN1
rt_address[2] => Mux4.IN1
rt_address[2] => Mux5.IN1
rt_address[2] => Mux6.IN1
rt_address[2] => Mux7.IN1
rt_address[3] => Mux0.IN0
rt_address[3] => Mux1.IN0
rt_address[3] => Mux2.IN0
rt_address[3] => Mux3.IN0
rt_address[3] => Mux4.IN0
rt_address[3] => Mux5.IN0
rt_address[3] => Mux6.IN0
rt_address[3] => Mux7.IN0
rd_address[0] => LessThan0.IN8
rd_address[0] => Decoder0.IN3
rd_address[1] => LessThan0.IN7
rd_address[1] => Decoder0.IN2
rd_address[2] => LessThan0.IN6
rd_address[2] => Decoder0.IN1
rd_address[3] => LessThan0.IN5
rd_address[3] => Decoder0.IN0
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux127.IN5
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux126.IN5
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux125.IN5
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux124.IN5
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux123.IN5
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux122.IN5
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux121.IN5
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux120.IN5
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => Mux143.IN5
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => Mux142.IN5
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
rs_data[0] <= rs_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[1] <= rs_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[2] <= rs_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[3] <= rs_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[4] <= rs_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[5] <= rs_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[6] <= rs_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[7] <= rs_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[0] <= rt_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[1] <= rt_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[2] <= rt_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[3] <= rt_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[4] <= rt_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[5] <= rt_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[6] <= rt_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[7] <= rt_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:2:thread|alu:alu_block
clock => alu_nzp[0]~reg0.CLK
clock => alu_nzp[1]~reg0.CLK
clock => alu_nzp[2]~reg0.CLK
clock => alu_out[0]~reg0.CLK
clock => alu_out[1]~reg0.CLK
clock => alu_out[2]~reg0.CLK
clock => alu_out[3]~reg0.CLK
clock => alu_out[4]~reg0.CLK
clock => alu_out[5]~reg0.CLK
clock => alu_out[6]~reg0.CLK
clock => alu_out[7]~reg0.CLK
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
operand_1[0] => LessThan0.IN8
operand_1[0] => Equal1.IN7
operand_1[0] => LessThan1.IN8
operand_1[0] => Add0.IN8
operand_1[0] => Add1.IN16
operand_1[0] => Mult0.IN7
operand_1[0] => Div0.IN7
operand_1[1] => LessThan0.IN7
operand_1[1] => Equal1.IN6
operand_1[1] => LessThan1.IN7
operand_1[1] => Add0.IN7
operand_1[1] => Add1.IN15
operand_1[1] => Mult0.IN6
operand_1[1] => Div0.IN6
operand_1[2] => LessThan0.IN6
operand_1[2] => Equal1.IN5
operand_1[2] => LessThan1.IN6
operand_1[2] => Add0.IN6
operand_1[2] => Add1.IN14
operand_1[2] => Mult0.IN5
operand_1[2] => Div0.IN5
operand_1[3] => LessThan0.IN5
operand_1[3] => Equal1.IN4
operand_1[3] => LessThan1.IN5
operand_1[3] => Add0.IN5
operand_1[3] => Add1.IN13
operand_1[3] => Mult0.IN4
operand_1[3] => Div0.IN4
operand_1[4] => LessThan0.IN4
operand_1[4] => Equal1.IN3
operand_1[4] => LessThan1.IN4
operand_1[4] => Add0.IN4
operand_1[4] => Add1.IN12
operand_1[4] => Mult0.IN3
operand_1[4] => Div0.IN3
operand_1[5] => LessThan0.IN3
operand_1[5] => Equal1.IN2
operand_1[5] => LessThan1.IN3
operand_1[5] => Add0.IN3
operand_1[5] => Add1.IN11
operand_1[5] => Mult0.IN2
operand_1[5] => Div0.IN2
operand_1[6] => LessThan0.IN2
operand_1[6] => Equal1.IN1
operand_1[6] => LessThan1.IN2
operand_1[6] => Add0.IN2
operand_1[6] => Add1.IN10
operand_1[6] => Mult0.IN1
operand_1[6] => Div0.IN1
operand_1[7] => LessThan0.IN1
operand_1[7] => Equal1.IN0
operand_1[7] => LessThan1.IN1
operand_1[7] => Add0.IN1
operand_1[7] => Add1.IN9
operand_1[7] => Mult0.IN0
operand_1[7] => Div0.IN0
operand_2[0] => LessThan0.IN16
operand_2[0] => Equal1.IN15
operand_2[0] => LessThan1.IN16
operand_2[0] => Add0.IN16
operand_2[0] => Mult0.IN15
operand_2[0] => Div0.IN15
operand_2[0] => Add1.IN8
operand_2[1] => LessThan0.IN15
operand_2[1] => Equal1.IN14
operand_2[1] => LessThan1.IN15
operand_2[1] => Add0.IN15
operand_2[1] => Mult0.IN14
operand_2[1] => Div0.IN14
operand_2[1] => Add1.IN7
operand_2[2] => LessThan0.IN14
operand_2[2] => Equal1.IN13
operand_2[2] => LessThan1.IN14
operand_2[2] => Add0.IN14
operand_2[2] => Mult0.IN13
operand_2[2] => Div0.IN13
operand_2[2] => Add1.IN6
operand_2[3] => LessThan0.IN13
operand_2[3] => Equal1.IN12
operand_2[3] => LessThan1.IN13
operand_2[3] => Add0.IN13
operand_2[3] => Mult0.IN12
operand_2[3] => Div0.IN12
operand_2[3] => Add1.IN5
operand_2[4] => LessThan0.IN12
operand_2[4] => Equal1.IN11
operand_2[4] => LessThan1.IN12
operand_2[4] => Add0.IN12
operand_2[4] => Mult0.IN11
operand_2[4] => Div0.IN11
operand_2[4] => Add1.IN4
operand_2[5] => LessThan0.IN11
operand_2[5] => Equal1.IN10
operand_2[5] => LessThan1.IN11
operand_2[5] => Add0.IN11
operand_2[5] => Mult0.IN10
operand_2[5] => Div0.IN10
operand_2[5] => Add1.IN3
operand_2[6] => LessThan0.IN10
operand_2[6] => Equal1.IN9
operand_2[6] => LessThan1.IN10
operand_2[6] => Add0.IN10
operand_2[6] => Mult0.IN9
operand_2[6] => Div0.IN9
operand_2[6] => Add1.IN2
operand_2[7] => LessThan0.IN9
operand_2[7] => Equal1.IN8
operand_2[7] => LessThan1.IN9
operand_2[7] => Add0.IN9
operand_2[7] => Mult0.IN8
operand_2[7] => Div0.IN8
operand_2[7] => Add1.IN1
alu_select[0] => Equal2.IN1
alu_select[0] => Equal3.IN1
alu_select[0] => Equal4.IN0
alu_select[0] => Equal5.IN1
alu_select[1] => Equal2.IN0
alu_select[1] => Equal3.IN0
alu_select[1] => Equal4.IN1
alu_select[1] => Equal5.IN0
core_state[0] => Equal0.IN2
core_state[1] => Equal0.IN0
core_state[2] => Equal0.IN1
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[0] <= alu_nzp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[1] <= alu_nzp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[2] <= alu_nzp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:2:thread|pc_nzp:pc_nzp_block
clock => new_pc[0]~reg0.CLK
clock => new_pc[1]~reg0.CLK
clock => new_pc[2]~reg0.CLK
clock => new_pc[3]~reg0.CLK
clock => new_pc[4]~reg0.CLK
clock => new_pc[5]~reg0.CLK
clock => new_pc[6]~reg0.CLK
clock => new_pc[7]~reg0.CLK
clock => nzp[0].CLK
clock => nzp[1].CLK
clock => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
core_state[0] => Equal0.IN0
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal1.IN0
core_state[2] => Equal0.IN1
core_state[2] => Equal1.IN1
nzp_instr[0] => Equal2.IN2
nzp_instr[1] => Equal2.IN1
nzp_instr[2] => Equal2.IN0
nzp_out[0] => nzp.DATAB
nzp_out[1] => nzp.DATAB
nzp_out[2] => nzp.DATAB
current_pc[0] => new_pc.DATAA
current_pc[0] => Add0.IN16
current_pc[1] => new_pc.DATAA
current_pc[1] => Add0.IN15
current_pc[2] => new_pc.DATAA
current_pc[2] => Add0.IN14
current_pc[3] => new_pc.DATAA
current_pc[3] => Add0.IN13
current_pc[4] => new_pc.DATAA
current_pc[4] => Add0.IN12
current_pc[5] => new_pc.DATAA
current_pc[5] => Add0.IN11
current_pc[6] => new_pc.DATAA
current_pc[6] => Add0.IN10
current_pc[7] => new_pc.DATAA
current_pc[7] => Add0.IN9
immediate[0] => new_pc.DATAB
immediate[1] => new_pc.DATAB
immediate[2] => new_pc.DATAB
immediate[3] => new_pc.DATAB
immediate[4] => new_pc.DATAB
immediate[5] => new_pc.DATAB
immediate[6] => new_pc.DATAB
immediate[7] => new_pc.DATAB
new_pc[0] <= new_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[1] <= new_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[2] <= new_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[3] <= new_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[4] <= new_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[5] <= new_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[6] <= new_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[7] <= new_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:2:thread|lsu:lsu_block
clock => mem_write_valid~reg0.CLK
clock => mem_write_data[0]~reg0.CLK
clock => mem_write_data[1]~reg0.CLK
clock => mem_write_data[2]~reg0.CLK
clock => mem_write_data[3]~reg0.CLK
clock => mem_write_data[4]~reg0.CLK
clock => mem_write_data[5]~reg0.CLK
clock => mem_write_data[6]~reg0.CLK
clock => mem_write_data[7]~reg0.CLK
clock => mem_write_addr[0]~reg0.CLK
clock => mem_write_addr[1]~reg0.CLK
clock => mem_write_addr[2]~reg0.CLK
clock => mem_write_addr[3]~reg0.CLK
clock => mem_write_addr[4]~reg0.CLK
clock => mem_write_addr[5]~reg0.CLK
clock => mem_write_addr[6]~reg0.CLK
clock => mem_write_addr[7]~reg0.CLK
clock => mem_read_addr[0]~reg0.CLK
clock => mem_read_addr[1]~reg0.CLK
clock => mem_read_addr[2]~reg0.CLK
clock => mem_read_addr[3]~reg0.CLK
clock => mem_read_addr[4]~reg0.CLK
clock => mem_read_addr[5]~reg0.CLK
clock => mem_read_addr[6]~reg0.CLK
clock => mem_read_addr[7]~reg0.CLK
clock => mem_read_valid~reg0.CLK
clock => lsu_out[0]~reg0.CLK
clock => lsu_out[1]~reg0.CLK
clock => lsu_out[2]~reg0.CLK
clock => lsu_out[3]~reg0.CLK
clock => lsu_out[4]~reg0.CLK
clock => lsu_out[5]~reg0.CLK
clock => lsu_out[6]~reg0.CLK
clock => lsu_out[7]~reg0.CLK
clock => lsu_state[0].CLK
clock => lsu_state[1].CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_valid~reg0.ENA
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_valid.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_valid.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal3.IN2
core_state[0] => Equal5.IN0
core_state[1] => Equal3.IN1
core_state[1] => Equal5.IN2
core_state[2] => Equal3.IN0
core_state[2] => Equal5.IN1
rs_out[0] => mem_read_addr.DATAB
rs_out[0] => mem_write_addr.DATAB
rs_out[1] => mem_read_addr.DATAB
rs_out[1] => mem_write_addr.DATAB
rs_out[2] => mem_read_addr.DATAB
rs_out[2] => mem_write_addr.DATAB
rs_out[3] => mem_read_addr.DATAB
rs_out[3] => mem_write_addr.DATAB
rs_out[4] => mem_read_addr.DATAB
rs_out[4] => mem_write_addr.DATAB
rs_out[5] => mem_read_addr.DATAB
rs_out[5] => mem_write_addr.DATAB
rs_out[6] => mem_read_addr.DATAB
rs_out[6] => mem_write_addr.DATAB
rs_out[7] => mem_read_addr.DATAB
rs_out[7] => mem_write_addr.DATAB
rt_out[0] => mem_write_data.DATAB
rt_out[1] => mem_write_data.DATAB
rt_out[2] => mem_write_data.DATAB
rt_out[3] => mem_write_data.DATAB
rt_out[4] => mem_write_data.DATAB
rt_out[5] => mem_write_data.DATAB
rt_out[6] => mem_write_data.DATAB
rt_out[7] => mem_write_data.DATAB
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[0] <= mem_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[1] <= mem_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[2] <= mem_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[3] <= mem_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[4] <= mem_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[5] <= mem_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[6] <= mem_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[7] <= mem_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[0] <= mem_write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[1] <= mem_write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[2] <= mem_write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[3] <= mem_write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[4] <= mem_write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[5] <= mem_write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[6] <= mem_write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[7] <= mem_write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[0] <= lsu_state[0].DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[1] <= lsu_state[1].DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:3:thread
clock => rf:rf_block.clock
clock => alu:alu_block.clock
clock => pc_nzp:pc_nzp_block.clock
clock => lsu:lsu_block.clock
reset => rf:rf_block.reset
reset => alu:alu_block.reset
reset => pc_nzp:pc_nzp_block.reset
reset => lsu:lsu_block.reset
enable => rf:rf_block.enable
enable => alu:alu_block.enable
enable => pc_nzp:pc_nzp_block.enable
enable => lsu:lsu_block.enable
core_state[0] => rf:rf_block.core_state[0]
core_state[0] => alu:alu_block.core_state[0]
core_state[0] => pc_nzp:pc_nzp_block.core_state[0]
core_state[0] => lsu:lsu_block.core_state[0]
core_state[1] => rf:rf_block.core_state[1]
core_state[1] => alu:alu_block.core_state[1]
core_state[1] => pc_nzp:pc_nzp_block.core_state[1]
core_state[1] => lsu:lsu_block.core_state[1]
core_state[2] => rf:rf_block.core_state[2]
core_state[2] => alu:alu_block.core_state[2]
core_state[2] => pc_nzp:pc_nzp_block.core_state[2]
core_state[2] => lsu:lsu_block.core_state[2]
alu_select[0] => alu:alu_block.alu_select[0]
alu_select[1] => alu:alu_block.alu_select[1]
rs_address[0] => rf:rf_block.rs_address[0]
rs_address[1] => rf:rf_block.rs_address[1]
rs_address[2] => rf:rf_block.rs_address[2]
rs_address[3] => rf:rf_block.rs_address[3]
rt_address[0] => rf:rf_block.rt_address[0]
rt_address[1] => rf:rf_block.rt_address[1]
rt_address[2] => rf:rf_block.rt_address[2]
rt_address[3] => rf:rf_block.rt_address[3]
rd_address[0] => rf:rf_block.rd_address[0]
rd_address[1] => rf:rf_block.rd_address[1]
rd_address[2] => rf:rf_block.rd_address[2]
rd_address[3] => rf:rf_block.rd_address[3]
immediate[0] => rf:rf_block.immediate[0]
immediate[0] => pc_nzp:pc_nzp_block.immediate[0]
immediate[1] => rf:rf_block.immediate[1]
immediate[1] => pc_nzp:pc_nzp_block.immediate[1]
immediate[2] => rf:rf_block.immediate[2]
immediate[2] => pc_nzp:pc_nzp_block.immediate[2]
immediate[3] => rf:rf_block.immediate[3]
immediate[3] => pc_nzp:pc_nzp_block.immediate[3]
immediate[4] => rf:rf_block.immediate[4]
immediate[4] => pc_nzp:pc_nzp_block.immediate[4]
immediate[5] => rf:rf_block.immediate[5]
immediate[5] => pc_nzp:pc_nzp_block.immediate[5]
immediate[6] => rf:rf_block.immediate[6]
immediate[6] => pc_nzp:pc_nzp_block.immediate[6]
immediate[7] => rf:rf_block.immediate[7]
immediate[7] => pc_nzp:pc_nzp_block.immediate[7]
current_pc[0] => pc_nzp:pc_nzp_block.current_pc[0]
current_pc[1] => pc_nzp:pc_nzp_block.current_pc[1]
current_pc[2] => pc_nzp:pc_nzp_block.current_pc[2]
current_pc[3] => pc_nzp:pc_nzp_block.current_pc[3]
current_pc[4] => pc_nzp:pc_nzp_block.current_pc[4]
current_pc[5] => pc_nzp:pc_nzp_block.current_pc[5]
current_pc[6] => pc_nzp:pc_nzp_block.current_pc[6]
current_pc[7] => pc_nzp:pc_nzp_block.current_pc[7]
block_id[0] => rf:rf_block.block_id[0]
block_id[1] => rf:rf_block.block_id[1]
block_id[2] => rf:rf_block.block_id[2]
block_id[3] => rf:rf_block.block_id[3]
block_id[4] => rf:rf_block.block_id[4]
block_id[5] => rf:rf_block.block_id[5]
block_id[6] => rf:rf_block.block_id[6]
block_id[7] => rf:rf_block.block_id[7]
thread_id[0] => rf:rf_block.thread_id[0]
thread_id[1] => rf:rf_block.thread_id[1]
nzp_write_enable => pc_nzp:pc_nzp_block.nzp_write_enable
reg_write_enable => rf:rf_block.reg_write_enable
pc_out_mux => pc_nzp:pc_nzp_block.pc_out_mux
mem_write_enable => lsu:lsu_block.mem_write_enable
mem_read_enable => lsu:lsu_block.mem_read_enable
nzp_instr[0] => pc_nzp:pc_nzp_block.nzp_instr[0]
nzp_instr[1] => pc_nzp:pc_nzp_block.nzp_instr[1]
nzp_instr[2] => pc_nzp:pc_nzp_block.nzp_instr[2]
reg_input_mux[0] => rf:rf_block.reg_input_mux[0]
reg_input_mux[1] => rf:rf_block.reg_input_mux[1]
mem_read_ready => lsu:lsu_block.mem_read_ready
mem_write_ready => lsu:lsu_block.mem_write_ready
mem_read_data[0] => lsu:lsu_block.mem_read_data[0]
mem_read_data[1] => lsu:lsu_block.mem_read_data[1]
mem_read_data[2] => lsu:lsu_block.mem_read_data[2]
mem_read_data[3] => lsu:lsu_block.mem_read_data[3]
mem_read_data[4] => lsu:lsu_block.mem_read_data[4]
mem_read_data[5] => lsu:lsu_block.mem_read_data[5]
mem_read_data[6] => lsu:lsu_block.mem_read_data[6]
mem_read_data[7] => lsu:lsu_block.mem_read_data[7]
mem_read_address[0] <= lsu:lsu_block.mem_read_addr[0]
mem_read_address[1] <= lsu:lsu_block.mem_read_addr[1]
mem_read_address[2] <= lsu:lsu_block.mem_read_addr[2]
mem_read_address[3] <= lsu:lsu_block.mem_read_addr[3]
mem_read_address[4] <= lsu:lsu_block.mem_read_addr[4]
mem_read_address[5] <= lsu:lsu_block.mem_read_addr[5]
mem_read_address[6] <= lsu:lsu_block.mem_read_addr[6]
mem_read_address[7] <= lsu:lsu_block.mem_read_addr[7]
mem_write_address[0] <= lsu:lsu_block.mem_write_addr[0]
mem_write_address[1] <= lsu:lsu_block.mem_write_addr[1]
mem_write_address[2] <= lsu:lsu_block.mem_write_addr[2]
mem_write_address[3] <= lsu:lsu_block.mem_write_addr[3]
mem_write_address[4] <= lsu:lsu_block.mem_write_addr[4]
mem_write_address[5] <= lsu:lsu_block.mem_write_addr[5]
mem_write_address[6] <= lsu:lsu_block.mem_write_addr[6]
mem_write_address[7] <= lsu:lsu_block.mem_write_addr[7]
lsu_mem_read_valid <= lsu:lsu_block.mem_read_valid
lsu_mem_write_valid <= lsu:lsu_block.mem_write_valid
mem_write_data[0] <= lsu:lsu_block.mem_write_data[0]
mem_write_data[1] <= lsu:lsu_block.mem_write_data[1]
mem_write_data[2] <= lsu:lsu_block.mem_write_data[2]
mem_write_data[3] <= lsu:lsu_block.mem_write_data[3]
mem_write_data[4] <= lsu:lsu_block.mem_write_data[4]
mem_write_data[5] <= lsu:lsu_block.mem_write_data[5]
mem_write_data[6] <= lsu:lsu_block.mem_write_data[6]
mem_write_data[7] <= lsu:lsu_block.mem_write_data[7]
new_pc[0] <= pc_nzp:pc_nzp_block.new_pc[0]
new_pc[1] <= pc_nzp:pc_nzp_block.new_pc[1]
new_pc[2] <= pc_nzp:pc_nzp_block.new_pc[2]
new_pc[3] <= pc_nzp:pc_nzp_block.new_pc[3]
new_pc[4] <= pc_nzp:pc_nzp_block.new_pc[4]
new_pc[5] <= pc_nzp:pc_nzp_block.new_pc[5]
new_pc[6] <= pc_nzp:pc_nzp_block.new_pc[6]
new_pc[7] <= pc_nzp:pc_nzp_block.new_pc[7]
thread_lsu_state[0] <= lsu:lsu_block.out_lsu_state[0]
thread_lsu_state[1] <= lsu:lsu_block.out_lsu_state[1]


|core_RAM_dut|core:core|thread_struct:\threads:3:thread|rf:rf_block
clock => rt_data[0]~reg0.CLK
clock => rt_data[1]~reg0.CLK
clock => rt_data[2]~reg0.CLK
clock => rt_data[3]~reg0.CLK
clock => rt_data[4]~reg0.CLK
clock => rt_data[5]~reg0.CLK
clock => rt_data[6]~reg0.CLK
clock => rt_data[7]~reg0.CLK
clock => rs_data[0]~reg0.CLK
clock => rs_data[1]~reg0.CLK
clock => rs_data[2]~reg0.CLK
clock => rs_data[3]~reg0.CLK
clock => rs_data[4]~reg0.CLK
clock => rs_data[5]~reg0.CLK
clock => rs_data[6]~reg0.CLK
clock => rs_data[7]~reg0.CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rs_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
reset => rt_data.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => registers.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rs_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
enable => rt_data.OUTPUTSELECT
core_state[0] => Equal0.IN2
core_state[0] => Equal1.IN0
core_state[1] => Equal0.IN1
core_state[1] => Equal1.IN2
core_state[2] => Equal0.IN0
core_state[2] => Equal1.IN1
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rt_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => rs_data.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
reg_write_enable => registers.OUTPUTSELECT
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[0] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[1] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[2] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[3] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[4] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[5] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[6] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
alu_out[7] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[0] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[1] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[2] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[3] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[4] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[5] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[6] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
lsu_out[7] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[0] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[1] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[2] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[3] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[4] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[5] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[6] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
immediate[7] => registers.DATAB
reg_input_mux[0] => Mux16.IN4
reg_input_mux[0] => Mux17.IN4
reg_input_mux[0] => Mux18.IN4
reg_input_mux[0] => Mux19.IN4
reg_input_mux[0] => Mux20.IN4
reg_input_mux[0] => Mux21.IN4
reg_input_mux[0] => Mux22.IN4
reg_input_mux[0] => Mux23.IN4
reg_input_mux[0] => Mux24.IN4
reg_input_mux[0] => Mux25.IN4
reg_input_mux[0] => Mux26.IN4
reg_input_mux[0] => Mux27.IN4
reg_input_mux[0] => Mux28.IN4
reg_input_mux[0] => Mux29.IN4
reg_input_mux[0] => Mux30.IN4
reg_input_mux[0] => Mux31.IN4
reg_input_mux[0] => Mux32.IN4
reg_input_mux[0] => Mux33.IN4
reg_input_mux[0] => Mux34.IN4
reg_input_mux[0] => Mux35.IN4
reg_input_mux[0] => Mux36.IN4
reg_input_mux[0] => Mux37.IN4
reg_input_mux[0] => Mux38.IN4
reg_input_mux[0] => Mux39.IN4
reg_input_mux[0] => Mux40.IN4
reg_input_mux[0] => Mux41.IN4
reg_input_mux[0] => Mux42.IN4
reg_input_mux[0] => Mux43.IN4
reg_input_mux[0] => Mux44.IN4
reg_input_mux[0] => Mux45.IN4
reg_input_mux[0] => Mux46.IN4
reg_input_mux[0] => Mux47.IN4
reg_input_mux[0] => Mux48.IN4
reg_input_mux[0] => Mux49.IN4
reg_input_mux[0] => Mux50.IN4
reg_input_mux[0] => Mux51.IN4
reg_input_mux[0] => Mux52.IN4
reg_input_mux[0] => Mux53.IN4
reg_input_mux[0] => Mux54.IN4
reg_input_mux[0] => Mux55.IN4
reg_input_mux[0] => Mux56.IN4
reg_input_mux[0] => Mux57.IN4
reg_input_mux[0] => Mux58.IN4
reg_input_mux[0] => Mux59.IN4
reg_input_mux[0] => Mux60.IN4
reg_input_mux[0] => Mux61.IN4
reg_input_mux[0] => Mux62.IN4
reg_input_mux[0] => Mux63.IN4
reg_input_mux[0] => Mux64.IN4
reg_input_mux[0] => Mux65.IN4
reg_input_mux[0] => Mux66.IN4
reg_input_mux[0] => Mux67.IN4
reg_input_mux[0] => Mux68.IN4
reg_input_mux[0] => Mux69.IN4
reg_input_mux[0] => Mux70.IN4
reg_input_mux[0] => Mux71.IN4
reg_input_mux[0] => Mux72.IN4
reg_input_mux[0] => Mux73.IN4
reg_input_mux[0] => Mux74.IN4
reg_input_mux[0] => Mux75.IN4
reg_input_mux[0] => Mux76.IN4
reg_input_mux[0] => Mux77.IN4
reg_input_mux[0] => Mux78.IN4
reg_input_mux[0] => Mux79.IN4
reg_input_mux[0] => Mux80.IN4
reg_input_mux[0] => Mux81.IN4
reg_input_mux[0] => Mux82.IN4
reg_input_mux[0] => Mux83.IN4
reg_input_mux[0] => Mux84.IN4
reg_input_mux[0] => Mux85.IN4
reg_input_mux[0] => Mux86.IN4
reg_input_mux[0] => Mux87.IN4
reg_input_mux[0] => Mux88.IN4
reg_input_mux[0] => Mux89.IN4
reg_input_mux[0] => Mux90.IN4
reg_input_mux[0] => Mux91.IN4
reg_input_mux[0] => Mux92.IN4
reg_input_mux[0] => Mux93.IN4
reg_input_mux[0] => Mux94.IN4
reg_input_mux[0] => Mux95.IN4
reg_input_mux[0] => Mux96.IN4
reg_input_mux[0] => Mux97.IN4
reg_input_mux[0] => Mux98.IN4
reg_input_mux[0] => Mux99.IN4
reg_input_mux[0] => Mux100.IN4
reg_input_mux[0] => Mux101.IN4
reg_input_mux[0] => Mux102.IN4
reg_input_mux[0] => Mux103.IN4
reg_input_mux[0] => Mux104.IN4
reg_input_mux[0] => Mux105.IN4
reg_input_mux[0] => Mux106.IN4
reg_input_mux[0] => Mux107.IN4
reg_input_mux[0] => Mux108.IN4
reg_input_mux[0] => Mux109.IN4
reg_input_mux[0] => Mux110.IN4
reg_input_mux[0] => Mux111.IN4
reg_input_mux[0] => Mux112.IN4
reg_input_mux[0] => Mux113.IN4
reg_input_mux[0] => Mux114.IN4
reg_input_mux[0] => Mux115.IN4
reg_input_mux[0] => Mux116.IN4
reg_input_mux[0] => Mux117.IN4
reg_input_mux[0] => Mux118.IN4
reg_input_mux[0] => Mux119.IN4
reg_input_mux[0] => Mux120.IN4
reg_input_mux[0] => Mux121.IN4
reg_input_mux[0] => Mux122.IN4
reg_input_mux[0] => Mux123.IN4
reg_input_mux[0] => Mux124.IN4
reg_input_mux[0] => Mux125.IN4
reg_input_mux[0] => Mux126.IN4
reg_input_mux[0] => Mux127.IN4
reg_input_mux[0] => Mux128.IN4
reg_input_mux[0] => Mux129.IN4
reg_input_mux[0] => Mux130.IN4
reg_input_mux[0] => Mux131.IN4
reg_input_mux[0] => Mux132.IN4
reg_input_mux[0] => Mux133.IN4
reg_input_mux[0] => Mux134.IN4
reg_input_mux[0] => Mux135.IN4
reg_input_mux[0] => Mux136.IN5
reg_input_mux[0] => Mux137.IN5
reg_input_mux[0] => Mux138.IN5
reg_input_mux[0] => Mux139.IN5
reg_input_mux[0] => Mux140.IN5
reg_input_mux[0] => Mux141.IN5
reg_input_mux[0] => Mux142.IN4
reg_input_mux[0] => Mux143.IN4
reg_input_mux[1] => Mux16.IN3
reg_input_mux[1] => Mux17.IN3
reg_input_mux[1] => Mux18.IN3
reg_input_mux[1] => Mux19.IN3
reg_input_mux[1] => Mux20.IN3
reg_input_mux[1] => Mux21.IN3
reg_input_mux[1] => Mux22.IN3
reg_input_mux[1] => Mux23.IN3
reg_input_mux[1] => Mux24.IN3
reg_input_mux[1] => Mux25.IN3
reg_input_mux[1] => Mux26.IN3
reg_input_mux[1] => Mux27.IN3
reg_input_mux[1] => Mux28.IN3
reg_input_mux[1] => Mux29.IN3
reg_input_mux[1] => Mux30.IN3
reg_input_mux[1] => Mux31.IN3
reg_input_mux[1] => Mux32.IN3
reg_input_mux[1] => Mux33.IN3
reg_input_mux[1] => Mux34.IN3
reg_input_mux[1] => Mux35.IN3
reg_input_mux[1] => Mux36.IN3
reg_input_mux[1] => Mux37.IN3
reg_input_mux[1] => Mux38.IN3
reg_input_mux[1] => Mux39.IN3
reg_input_mux[1] => Mux40.IN3
reg_input_mux[1] => Mux41.IN3
reg_input_mux[1] => Mux42.IN3
reg_input_mux[1] => Mux43.IN3
reg_input_mux[1] => Mux44.IN3
reg_input_mux[1] => Mux45.IN3
reg_input_mux[1] => Mux46.IN3
reg_input_mux[1] => Mux47.IN3
reg_input_mux[1] => Mux48.IN3
reg_input_mux[1] => Mux49.IN3
reg_input_mux[1] => Mux50.IN3
reg_input_mux[1] => Mux51.IN3
reg_input_mux[1] => Mux52.IN3
reg_input_mux[1] => Mux53.IN3
reg_input_mux[1] => Mux54.IN3
reg_input_mux[1] => Mux55.IN3
reg_input_mux[1] => Mux56.IN3
reg_input_mux[1] => Mux57.IN3
reg_input_mux[1] => Mux58.IN3
reg_input_mux[1] => Mux59.IN3
reg_input_mux[1] => Mux60.IN3
reg_input_mux[1] => Mux61.IN3
reg_input_mux[1] => Mux62.IN3
reg_input_mux[1] => Mux63.IN3
reg_input_mux[1] => Mux64.IN3
reg_input_mux[1] => Mux65.IN3
reg_input_mux[1] => Mux66.IN3
reg_input_mux[1] => Mux67.IN3
reg_input_mux[1] => Mux68.IN3
reg_input_mux[1] => Mux69.IN3
reg_input_mux[1] => Mux70.IN3
reg_input_mux[1] => Mux71.IN3
reg_input_mux[1] => Mux72.IN3
reg_input_mux[1] => Mux73.IN3
reg_input_mux[1] => Mux74.IN3
reg_input_mux[1] => Mux75.IN3
reg_input_mux[1] => Mux76.IN3
reg_input_mux[1] => Mux77.IN3
reg_input_mux[1] => Mux78.IN3
reg_input_mux[1] => Mux79.IN3
reg_input_mux[1] => Mux80.IN3
reg_input_mux[1] => Mux81.IN3
reg_input_mux[1] => Mux82.IN3
reg_input_mux[1] => Mux83.IN3
reg_input_mux[1] => Mux84.IN3
reg_input_mux[1] => Mux85.IN3
reg_input_mux[1] => Mux86.IN3
reg_input_mux[1] => Mux87.IN3
reg_input_mux[1] => Mux88.IN3
reg_input_mux[1] => Mux89.IN3
reg_input_mux[1] => Mux90.IN3
reg_input_mux[1] => Mux91.IN3
reg_input_mux[1] => Mux92.IN3
reg_input_mux[1] => Mux93.IN3
reg_input_mux[1] => Mux94.IN3
reg_input_mux[1] => Mux95.IN3
reg_input_mux[1] => Mux96.IN3
reg_input_mux[1] => Mux97.IN3
reg_input_mux[1] => Mux98.IN3
reg_input_mux[1] => Mux99.IN3
reg_input_mux[1] => Mux100.IN3
reg_input_mux[1] => Mux101.IN3
reg_input_mux[1] => Mux102.IN3
reg_input_mux[1] => Mux103.IN3
reg_input_mux[1] => Mux104.IN3
reg_input_mux[1] => Mux105.IN3
reg_input_mux[1] => Mux106.IN3
reg_input_mux[1] => Mux107.IN3
reg_input_mux[1] => Mux108.IN3
reg_input_mux[1] => Mux109.IN3
reg_input_mux[1] => Mux110.IN3
reg_input_mux[1] => Mux111.IN3
reg_input_mux[1] => Mux112.IN3
reg_input_mux[1] => Mux113.IN3
reg_input_mux[1] => Mux114.IN3
reg_input_mux[1] => Mux115.IN3
reg_input_mux[1] => Mux116.IN3
reg_input_mux[1] => Mux117.IN3
reg_input_mux[1] => Mux118.IN3
reg_input_mux[1] => Mux119.IN3
reg_input_mux[1] => Mux120.IN3
reg_input_mux[1] => Mux121.IN3
reg_input_mux[1] => Mux122.IN3
reg_input_mux[1] => Mux123.IN3
reg_input_mux[1] => Mux124.IN3
reg_input_mux[1] => Mux125.IN3
reg_input_mux[1] => Mux126.IN3
reg_input_mux[1] => Mux127.IN3
reg_input_mux[1] => Mux128.IN3
reg_input_mux[1] => Mux129.IN3
reg_input_mux[1] => Mux130.IN3
reg_input_mux[1] => Mux131.IN3
reg_input_mux[1] => Mux132.IN3
reg_input_mux[1] => Mux133.IN3
reg_input_mux[1] => Mux134.IN3
reg_input_mux[1] => Mux135.IN3
reg_input_mux[1] => Mux136.IN4
reg_input_mux[1] => Mux137.IN4
reg_input_mux[1] => Mux138.IN4
reg_input_mux[1] => Mux139.IN4
reg_input_mux[1] => Mux140.IN4
reg_input_mux[1] => Mux141.IN4
reg_input_mux[1] => Mux142.IN3
reg_input_mux[1] => Mux143.IN3
rs_address[0] => Mux8.IN3
rs_address[0] => Mux9.IN3
rs_address[0] => Mux10.IN3
rs_address[0] => Mux11.IN3
rs_address[0] => Mux12.IN3
rs_address[0] => Mux13.IN3
rs_address[0] => Mux14.IN3
rs_address[0] => Mux15.IN3
rs_address[1] => Mux8.IN2
rs_address[1] => Mux9.IN2
rs_address[1] => Mux10.IN2
rs_address[1] => Mux11.IN2
rs_address[1] => Mux12.IN2
rs_address[1] => Mux13.IN2
rs_address[1] => Mux14.IN2
rs_address[1] => Mux15.IN2
rs_address[2] => Mux8.IN1
rs_address[2] => Mux9.IN1
rs_address[2] => Mux10.IN1
rs_address[2] => Mux11.IN1
rs_address[2] => Mux12.IN1
rs_address[2] => Mux13.IN1
rs_address[2] => Mux14.IN1
rs_address[2] => Mux15.IN1
rs_address[3] => Mux8.IN0
rs_address[3] => Mux9.IN0
rs_address[3] => Mux10.IN0
rs_address[3] => Mux11.IN0
rs_address[3] => Mux12.IN0
rs_address[3] => Mux13.IN0
rs_address[3] => Mux14.IN0
rs_address[3] => Mux15.IN0
rt_address[0] => Mux0.IN3
rt_address[0] => Mux1.IN3
rt_address[0] => Mux2.IN3
rt_address[0] => Mux3.IN3
rt_address[0] => Mux4.IN3
rt_address[0] => Mux5.IN3
rt_address[0] => Mux6.IN3
rt_address[0] => Mux7.IN3
rt_address[1] => Mux0.IN2
rt_address[1] => Mux1.IN2
rt_address[1] => Mux2.IN2
rt_address[1] => Mux3.IN2
rt_address[1] => Mux4.IN2
rt_address[1] => Mux5.IN2
rt_address[1] => Mux6.IN2
rt_address[1] => Mux7.IN2
rt_address[2] => Mux0.IN1
rt_address[2] => Mux1.IN1
rt_address[2] => Mux2.IN1
rt_address[2] => Mux3.IN1
rt_address[2] => Mux4.IN1
rt_address[2] => Mux5.IN1
rt_address[2] => Mux6.IN1
rt_address[2] => Mux7.IN1
rt_address[3] => Mux0.IN0
rt_address[3] => Mux1.IN0
rt_address[3] => Mux2.IN0
rt_address[3] => Mux3.IN0
rt_address[3] => Mux4.IN0
rt_address[3] => Mux5.IN0
rt_address[3] => Mux6.IN0
rt_address[3] => Mux7.IN0
rd_address[0] => LessThan0.IN8
rd_address[0] => Decoder0.IN3
rd_address[1] => LessThan0.IN7
rd_address[1] => Decoder0.IN2
rd_address[2] => LessThan0.IN6
rd_address[2] => Decoder0.IN1
rd_address[3] => LessThan0.IN5
rd_address[3] => Decoder0.IN0
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => Mux127.IN5
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[0] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => Mux126.IN5
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[1] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => Mux125.IN5
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[2] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => Mux124.IN5
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[3] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => Mux123.IN5
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[4] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => Mux122.IN5
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[5] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => Mux121.IN5
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[6] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => Mux120.IN5
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
block_id[7] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => Mux143.IN5
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[0] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => Mux142.IN5
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
thread_id[1] => registers.DATAA
rs_data[0] <= rs_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[1] <= rs_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[2] <= rs_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[3] <= rs_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[4] <= rs_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[5] <= rs_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[6] <= rs_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_data[7] <= rs_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[0] <= rt_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[1] <= rt_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[2] <= rt_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[3] <= rt_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[4] <= rt_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[5] <= rt_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[6] <= rt_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_data[7] <= rt_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:3:thread|alu:alu_block
clock => alu_nzp[0]~reg0.CLK
clock => alu_nzp[1]~reg0.CLK
clock => alu_nzp[2]~reg0.CLK
clock => alu_out[0]~reg0.CLK
clock => alu_out[1]~reg0.CLK
clock => alu_out[2]~reg0.CLK
clock => alu_out[3]~reg0.CLK
clock => alu_out[4]~reg0.CLK
clock => alu_out[5]~reg0.CLK
clock => alu_out[6]~reg0.CLK
clock => alu_out[7]~reg0.CLK
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_out.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
reset => alu_nzp.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_out.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
enable => alu_nzp.OUTPUTSELECT
operand_1[0] => LessThan0.IN8
operand_1[0] => Equal1.IN7
operand_1[0] => LessThan1.IN8
operand_1[0] => Add0.IN8
operand_1[0] => Add1.IN16
operand_1[0] => Mult0.IN7
operand_1[0] => Div0.IN7
operand_1[1] => LessThan0.IN7
operand_1[1] => Equal1.IN6
operand_1[1] => LessThan1.IN7
operand_1[1] => Add0.IN7
operand_1[1] => Add1.IN15
operand_1[1] => Mult0.IN6
operand_1[1] => Div0.IN6
operand_1[2] => LessThan0.IN6
operand_1[2] => Equal1.IN5
operand_1[2] => LessThan1.IN6
operand_1[2] => Add0.IN6
operand_1[2] => Add1.IN14
operand_1[2] => Mult0.IN5
operand_1[2] => Div0.IN5
operand_1[3] => LessThan0.IN5
operand_1[3] => Equal1.IN4
operand_1[3] => LessThan1.IN5
operand_1[3] => Add0.IN5
operand_1[3] => Add1.IN13
operand_1[3] => Mult0.IN4
operand_1[3] => Div0.IN4
operand_1[4] => LessThan0.IN4
operand_1[4] => Equal1.IN3
operand_1[4] => LessThan1.IN4
operand_1[4] => Add0.IN4
operand_1[4] => Add1.IN12
operand_1[4] => Mult0.IN3
operand_1[4] => Div0.IN3
operand_1[5] => LessThan0.IN3
operand_1[5] => Equal1.IN2
operand_1[5] => LessThan1.IN3
operand_1[5] => Add0.IN3
operand_1[5] => Add1.IN11
operand_1[5] => Mult0.IN2
operand_1[5] => Div0.IN2
operand_1[6] => LessThan0.IN2
operand_1[6] => Equal1.IN1
operand_1[6] => LessThan1.IN2
operand_1[6] => Add0.IN2
operand_1[6] => Add1.IN10
operand_1[6] => Mult0.IN1
operand_1[6] => Div0.IN1
operand_1[7] => LessThan0.IN1
operand_1[7] => Equal1.IN0
operand_1[7] => LessThan1.IN1
operand_1[7] => Add0.IN1
operand_1[7] => Add1.IN9
operand_1[7] => Mult0.IN0
operand_1[7] => Div0.IN0
operand_2[0] => LessThan0.IN16
operand_2[0] => Equal1.IN15
operand_2[0] => LessThan1.IN16
operand_2[0] => Add0.IN16
operand_2[0] => Mult0.IN15
operand_2[0] => Div0.IN15
operand_2[0] => Add1.IN8
operand_2[1] => LessThan0.IN15
operand_2[1] => Equal1.IN14
operand_2[1] => LessThan1.IN15
operand_2[1] => Add0.IN15
operand_2[1] => Mult0.IN14
operand_2[1] => Div0.IN14
operand_2[1] => Add1.IN7
operand_2[2] => LessThan0.IN14
operand_2[2] => Equal1.IN13
operand_2[2] => LessThan1.IN14
operand_2[2] => Add0.IN14
operand_2[2] => Mult0.IN13
operand_2[2] => Div0.IN13
operand_2[2] => Add1.IN6
operand_2[3] => LessThan0.IN13
operand_2[3] => Equal1.IN12
operand_2[3] => LessThan1.IN13
operand_2[3] => Add0.IN13
operand_2[3] => Mult0.IN12
operand_2[3] => Div0.IN12
operand_2[3] => Add1.IN5
operand_2[4] => LessThan0.IN12
operand_2[4] => Equal1.IN11
operand_2[4] => LessThan1.IN12
operand_2[4] => Add0.IN12
operand_2[4] => Mult0.IN11
operand_2[4] => Div0.IN11
operand_2[4] => Add1.IN4
operand_2[5] => LessThan0.IN11
operand_2[5] => Equal1.IN10
operand_2[5] => LessThan1.IN11
operand_2[5] => Add0.IN11
operand_2[5] => Mult0.IN10
operand_2[5] => Div0.IN10
operand_2[5] => Add1.IN3
operand_2[6] => LessThan0.IN10
operand_2[6] => Equal1.IN9
operand_2[6] => LessThan1.IN10
operand_2[6] => Add0.IN10
operand_2[6] => Mult0.IN9
operand_2[6] => Div0.IN9
operand_2[6] => Add1.IN2
operand_2[7] => LessThan0.IN9
operand_2[7] => Equal1.IN8
operand_2[7] => LessThan1.IN9
operand_2[7] => Add0.IN9
operand_2[7] => Mult0.IN8
operand_2[7] => Div0.IN8
operand_2[7] => Add1.IN1
alu_select[0] => Equal2.IN1
alu_select[0] => Equal3.IN1
alu_select[0] => Equal4.IN0
alu_select[0] => Equal5.IN1
alu_select[1] => Equal2.IN0
alu_select[1] => Equal3.IN0
alu_select[1] => Equal4.IN1
alu_select[1] => Equal5.IN0
core_state[0] => Equal0.IN2
core_state[1] => Equal0.IN0
core_state[2] => Equal0.IN1
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[0] <= alu_nzp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[1] <= alu_nzp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_nzp[2] <= alu_nzp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:3:thread|pc_nzp:pc_nzp_block
clock => new_pc[0]~reg0.CLK
clock => new_pc[1]~reg0.CLK
clock => new_pc[2]~reg0.CLK
clock => new_pc[3]~reg0.CLK
clock => new_pc[4]~reg0.CLK
clock => new_pc[5]~reg0.CLK
clock => new_pc[6]~reg0.CLK
clock => new_pc[7]~reg0.CLK
clock => nzp[0].CLK
clock => nzp[1].CLK
clock => nzp[2].CLK
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => nzp.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
reset => new_pc.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => nzp.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
enable => new_pc.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
nzp_write_enable => nzp.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
pc_out_mux => new_pc.OUTPUTSELECT
core_state[0] => Equal0.IN0
core_state[0] => Equal1.IN2
core_state[1] => Equal0.IN2
core_state[1] => Equal1.IN0
core_state[2] => Equal0.IN1
core_state[2] => Equal1.IN1
nzp_instr[0] => Equal2.IN2
nzp_instr[1] => Equal2.IN1
nzp_instr[2] => Equal2.IN0
nzp_out[0] => nzp.DATAB
nzp_out[1] => nzp.DATAB
nzp_out[2] => nzp.DATAB
current_pc[0] => new_pc.DATAA
current_pc[0] => Add0.IN16
current_pc[1] => new_pc.DATAA
current_pc[1] => Add0.IN15
current_pc[2] => new_pc.DATAA
current_pc[2] => Add0.IN14
current_pc[3] => new_pc.DATAA
current_pc[3] => Add0.IN13
current_pc[4] => new_pc.DATAA
current_pc[4] => Add0.IN12
current_pc[5] => new_pc.DATAA
current_pc[5] => Add0.IN11
current_pc[6] => new_pc.DATAA
current_pc[6] => Add0.IN10
current_pc[7] => new_pc.DATAA
current_pc[7] => Add0.IN9
immediate[0] => new_pc.DATAB
immediate[1] => new_pc.DATAB
immediate[2] => new_pc.DATAB
immediate[3] => new_pc.DATAB
immediate[4] => new_pc.DATAB
immediate[5] => new_pc.DATAB
immediate[6] => new_pc.DATAB
immediate[7] => new_pc.DATAB
new_pc[0] <= new_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[1] <= new_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[2] <= new_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[3] <= new_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[4] <= new_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[5] <= new_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[6] <= new_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc[7] <= new_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|core_RAM_dut|core:core|thread_struct:\threads:3:thread|lsu:lsu_block
clock => mem_write_valid~reg0.CLK
clock => mem_write_data[0]~reg0.CLK
clock => mem_write_data[1]~reg0.CLK
clock => mem_write_data[2]~reg0.CLK
clock => mem_write_data[3]~reg0.CLK
clock => mem_write_data[4]~reg0.CLK
clock => mem_write_data[5]~reg0.CLK
clock => mem_write_data[6]~reg0.CLK
clock => mem_write_data[7]~reg0.CLK
clock => mem_write_addr[0]~reg0.CLK
clock => mem_write_addr[1]~reg0.CLK
clock => mem_write_addr[2]~reg0.CLK
clock => mem_write_addr[3]~reg0.CLK
clock => mem_write_addr[4]~reg0.CLK
clock => mem_write_addr[5]~reg0.CLK
clock => mem_write_addr[6]~reg0.CLK
clock => mem_write_addr[7]~reg0.CLK
clock => mem_read_addr[0]~reg0.CLK
clock => mem_read_addr[1]~reg0.CLK
clock => mem_read_addr[2]~reg0.CLK
clock => mem_read_addr[3]~reg0.CLK
clock => mem_read_addr[4]~reg0.CLK
clock => mem_read_addr[5]~reg0.CLK
clock => mem_read_addr[6]~reg0.CLK
clock => mem_read_addr[7]~reg0.CLK
clock => mem_read_valid~reg0.CLK
clock => lsu_out[0]~reg0.CLK
clock => lsu_out[1]~reg0.CLK
clock => lsu_out[2]~reg0.CLK
clock => lsu_out[3]~reg0.CLK
clock => lsu_out[4]~reg0.CLK
clock => lsu_out[5]~reg0.CLK
clock => lsu_out[6]~reg0.CLK
clock => lsu_out[7]~reg0.CLK
clock => lsu_state[0].CLK
clock => lsu_state[1].CLK
reset => lsu_state.OUTPUTSELECT
reset => lsu_state.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => lsu_out.OUTPUTSELECT
reset => mem_read_valid.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_read_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_addr.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_data.OUTPUTSELECT
reset => mem_write_valid~reg0.ENA
enable => lsu_state.OUTPUTSELECT
enable => lsu_state.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => lsu_out.OUTPUTSELECT
enable => mem_read_valid.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_read_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_addr.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_data.OUTPUTSELECT
enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => lsu_state.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_addr.OUTPUTSELECT
mem_read_enable => mem_read_valid.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => lsu_out.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_addr.OUTPUTSELECT
mem_read_enable => mem_write_valid.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_read_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => lsu_state.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_addr.OUTPUTSELECT
mem_write_enable => mem_write_valid.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
mem_write_enable => mem_write_data.OUTPUTSELECT
core_state[0] => Equal3.IN2
core_state[0] => Equal5.IN0
core_state[1] => Equal3.IN1
core_state[1] => Equal5.IN2
core_state[2] => Equal3.IN0
core_state[2] => Equal5.IN1
rs_out[0] => mem_read_addr.DATAB
rs_out[0] => mem_write_addr.DATAB
rs_out[1] => mem_read_addr.DATAB
rs_out[1] => mem_write_addr.DATAB
rs_out[2] => mem_read_addr.DATAB
rs_out[2] => mem_write_addr.DATAB
rs_out[3] => mem_read_addr.DATAB
rs_out[3] => mem_write_addr.DATAB
rs_out[4] => mem_read_addr.DATAB
rs_out[4] => mem_write_addr.DATAB
rs_out[5] => mem_read_addr.DATAB
rs_out[5] => mem_write_addr.DATAB
rs_out[6] => mem_read_addr.DATAB
rs_out[6] => mem_write_addr.DATAB
rs_out[7] => mem_read_addr.DATAB
rs_out[7] => mem_write_addr.DATAB
rt_out[0] => mem_write_data.DATAB
rt_out[1] => mem_write_data.DATAB
rt_out[2] => mem_write_data.DATAB
rt_out[3] => mem_write_data.DATAB
rt_out[4] => mem_write_data.DATAB
rt_out[5] => mem_write_data.DATAB
rt_out[6] => mem_write_data.DATAB
rt_out[7] => mem_write_data.DATAB
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_out.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => lsu_state.OUTPUTSELECT
mem_read_ready => mem_read_valid.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => lsu_state.OUTPUTSELECT
mem_write_ready => mem_write_valid.OUTPUTSELECT
mem_read_data[0] => lsu_out.DATAB
mem_read_data[1] => lsu_out.DATAB
mem_read_data[2] => lsu_out.DATAB
mem_read_data[3] => lsu_out.DATAB
mem_read_data[4] => lsu_out.DATAB
mem_read_data[5] => lsu_out.DATAB
mem_read_data[6] => lsu_out.DATAB
mem_read_data[7] => lsu_out.DATAB
mem_read_valid <= mem_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_valid <= mem_write_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[0] <= mem_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[1] <= mem_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[2] <= mem_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[3] <= mem_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[4] <= mem_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[5] <= mem_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[6] <= mem_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_addr[7] <= mem_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[0] <= mem_write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[1] <= mem_write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[2] <= mem_write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[3] <= mem_write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[4] <= mem_write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[5] <= mem_write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[6] <= mem_write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_addr[7] <= mem_write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[0] <= lsu_state[0].DB_MAX_OUTPUT_PORT_TYPE
out_lsu_state[1] <= lsu_state[1].DB_MAX_OUTPUT_PORT_TYPE
lsu_out[0] <= lsu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[1] <= lsu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[2] <= lsu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[3] <= lsu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[4] <= lsu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[5] <= lsu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[6] <= lsu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lsu_out[7] <= lsu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


