

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Paged Register</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics,Special Register">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Paged Register">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Paged Register" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="PagedRegister"
		  data-hnd-context="166"
		  data-hnd-title="Paged Register"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="SpecialQuirkyRegisters.html">Special / Quirky Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="SpecialQuirkyRegisters.html" title="Special / Quirky Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="LockRegister.html" title="Lock Register" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="PagedBlock.html" title="Paged Block" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Paged Register</h2>

            <div class="main-content">
                
<p class="rvps113"><span class="rvts710">Paged Register</span></p>
<p class="rvps2"><span class="rvts26">(Compatible with IDS Version 5.18.0 and above for SystemC RTL)</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Paged register is set of registers sharing same physical address and another selector register is used to decide which out of them is actually accessed.</span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 404px; height : 266px; padding : 1px;" src="lib/NewItem1259.png"></p>
<p class="rvps2"><span class="rvts58"><br/></span></p>
<p class="rvps2"><span class="rvts43">Following usage of page register is covered in the following section:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts43">Paged register in IDesignSpec™ (RTL point of view), </span><a class="rvts41" href="PagedRegister.html#Register_in_rtl">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts43">Paged register in UVM-RAL, </span><a class="rvts41" href="PagedRegister.html#Paged%20Register%20in%20UVM">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts43">Paged register in ARV™, </span><a class="rvts41" href="PagedRegister.html#ARV%20Output">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts43">Separate </span><span class="rvts14">read and write select for page register, </span><a class="rvts23" href="PagedRegister.html#ARV%20Output">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts14">Passing parameters in page_count, </span><a class="rvts23" href="PagedRegister.html#ParameterizedPage">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts14">Separate page select for both hardware and software, </span><a class="rvts23" href="PagedRegister.html#SeperatePage">refer here</a></li>
 <li class="rvps2 noindent"><span class="rvts14">Paged register across blocks, </span><a class="rvts23" href="PagedRegister.html#Registe_Enh">refer here</a></li>
</ul>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts427">Paged Regist</span></span><a name="Register_in_rtl"></a><span class="rvts0"><span class="rvts427">er in IDesignSpec™</span></span></h2>
<h3 class="rvps105"><span class="rvts0"><span class="rvts266">SystemRDL</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts385">property page_select { type = string; component = reg;};</span></p>
   <p class="rvps2"><span class="rvts385">property page_count { type = number; component = reg;};</span></p>
   <p class="rvps2"><span class="rvts356">addrmap SpecialReg{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;reg Page{</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp;page_count = 16;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp;page_select = "select.fld[3:0]";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;field{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;} fld[31:0]= 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;reg select{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;field{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;} fld[31:0]= 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;Page Page ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;select select ;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_count/page_count.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_count/page_count.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_count/page_count.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_count/page_count.rdl">SystemRDL</a></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts266">IDS-NG Register View</span></span></h3>
<h3 class="rvps254"><img alt="" style="width : 683px; height : 330px; padding : 1px;" src="lib/NewItem5029.png"></h3>
<h3 class="rvps105"><span class="rvts0"><span class="rvts266">IDS-NG Spreadsheet View</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 679px; height : 203px; padding : 1px;" src="lib/NewItem5030.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property page_count {type =number; component = reg ; };</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">property page_select {type =string; component = addrmap|reg ; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;addrmap SpecialReg {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;reg Page {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; page_count = 16 ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; page_select = "select.fld[3:0]" ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } fld[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;reg select {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } fld[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;Page Page;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;select select;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">// BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [31 : 0] Page_fld_q_0 ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [31 : 0] Page_fld_q_1 ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [31 : 0] Page_fld_q_14 ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [31 : 0] Page_fld_q_15 ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp;[31 : 0] Page_fld_q ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;begin&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; if (!reset_l)&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">case(select_fld_q[3:0])</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">0 &nbsp;: &nbsp;Page_fld_q_0 &nbsp;&lt;= 32'd0;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">1 &nbsp;: &nbsp;Page_fld_q_1 &nbsp;&lt;= 32’d0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">14 &nbsp;: &nbsp;Page_fld_q_14 &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">15 &nbsp;: &nbsp;Page_fld_q_15 &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">endcase</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;end &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (Page_fld_in_enb) &nbsp; // FLD : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; case(select_fld_q[3:0])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp;Page_fld_q_0 &lt;= Page_fld_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp;Page_fld_q_1 &lt;= Page_fld_in;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 14 &nbsp;: &nbsp;Page_fld_q_14 &lt;= Page_fld_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 15 &nbsp;: &nbsp;Page_fld_q_15 &lt;= Page_fld_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;endcase&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Page_wr_valid) &nbsp; // FLD : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; case(select_fld_q[3:0])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: Page_fld_q_0 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Page_fld_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp;. &nbsp;. &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 15 &nbsp;: Page_fld_q_15 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Page_fld_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;endcase</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;assign Page_fld_q &nbsp;= (select_fld_q[3:0] == 0) ? &nbsp;Page_fld_q_0 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (select_fld_q[3:0] == 1) ? &nbsp;Page_fld_q_1 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (select_fld_q[3:0] == 2) ? &nbsp;Page_fld_q_2 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (select_fld_q[3:0] == 3) ? &nbsp;Page_fld_q_3 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; &nbsp;.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (select_fld_q[3:0] == 13) ? &nbsp;Page_fld_q_13 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (select_fld_q[3:0] == 14) ? &nbsp;Page_fld_q_14 : Page_fld_q_15; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; &nbsp;.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span><a name="vhdl"></a><span class="rvts15">Generated VHDL Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">&nbsp;-- Error signal :PAGE</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal error_wor_Page</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal rd_data_Page</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- &nbsp;Read data signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal wr_valid_Page</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic; &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;Write valid signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_0</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_1</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_2</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_3</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_4</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_5</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_6</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_7</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_8</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_9</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_10</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_11</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_12</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_13</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_14</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; signal q_Page_fld_15</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">: &nbsp;std_logic_vector(31 downto 0) ; -- FIELD : fld signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><br/><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;Page_fld : &nbsp;process (clk)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if &nbsp;rising_edge (clk) then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_0</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_1</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_2</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_3</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_4</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_5</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_6</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_7</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_8</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_9</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_10</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_11</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_12</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_13</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_14</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_15</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= default_Page_fld;</span></p>
   <p class="rvps2"><span class="rvts35"><br/></span></p>
   <p class="rvps2"><span class="rvts35">Read data assignment :&nbsp;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Page_fld_9</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld; &nbsp;when &nbsp;"1010" =&gt;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_10</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld; &nbsp;when &nbsp;"1011" =&gt;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_11</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld; &nbsp;when &nbsp;"1100" =&gt;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_12</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld; &nbsp;when &nbsp;"1101" =&gt;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_13</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld; &nbsp;when &nbsp;"1110" =&gt;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_14</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld; &nbsp;when &nbsp;"1111" =&gt;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Page_fld_15</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&lt;= reg_in.Page_fld;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; when &nbsp;others =&gt; null; end case;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35">Note</span><span class="rvts34">: </span><span class="rvts128">Only supported at block level for VHDL output. </span><span class="rvts118">For generating the vhdl output, it is mandatory to use the </span><span class="rvts55">-fast_vhdl switch.</span></p>
<h2 class="rvps111"><a name="Paged Register in UVM"></a><span class="rvts0"><span class="rvts427">Paged Register in UVM RAL</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In UVM-RAL model we have to add the page register and its different context based on select register on different address map. In the above example we have two 32 bit registers, if page register is specified at 0x0 location, than &nbsp;Page[0] is mapped at 0x0 and all other context registers i.e Page[1], Page[2], Page[3] ..., Page[15] are outside the address space range specify in RTL. &nbsp;</span></p>
<p class="rvps2"><span class="rvts14">For verification point of view we have added the task called pagedWrite for verifying the page register based on the value in select register.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">class SpecialReg_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(SpecialReg_block)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">rand SpecialReg_Page Page[16];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand SpecialReg_select select;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; local uvm_reg_addr_t m_offset;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;covergroup cg_addr;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; `ifdef INCA</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; option.per_instance=1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; option.name="SpecialReg_block_cg_addr";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; `endif</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; Page : coverpoint m_offset</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; bins hit = &nbsp;{ 'h0};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; }</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select : coverpoint m_offset</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; bins hit = &nbsp;{ 'h4};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; }</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endgroup</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(string name = "SpecialReg_block");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, build_coverage(UVM_CVR_ADDR_MAP));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (has_coverage(UVM_CVR_ADDR_MAP)) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cg_addr = new();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; //PAGE</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; foreach (Page[Page_i])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Page[Page_i] = SpecialReg_Page::type_id::create($sformatf("Page[%0x]", Page_i));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Page[Page_i].configure(this, null, $sformatf("Page[%0x]", Page_i));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Page[Page_i].build();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; //SELECT</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select &nbsp; = &nbsp; SpecialReg_select::type_id::create("select");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select.configure(this, null, "select");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select.build();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; //define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; foreach (Page[Page_i])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">default_map.add_reg(Page[Page_i], 'h0|Page_i &lt;&lt; 3, "RW");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; default_map.add_reg( select, 'h4, "RW");</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; foreach (Page[Page_i])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Page[Page_i].clear_hdl_path();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Page[Page_i].add_hdl_path_slice($sformatf("Page_Fld_q", Page_i), 0, 32);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select.clear_hdl_path();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select.add_hdl_path_slice("select_Fld_q", 0, 32);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; lock_model();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; protected virtual function void sample(uvm_reg_addr_t offset, bit is_read, uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (get_coverage(UVM_CVR_ADDR_MAP)) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_offset &nbsp;= offset;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cg_addr.sample();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (this.get_parent() != null) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; this.get_parent().sample(m_offset+'h0,is_read,map);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">endclass : SpecialReg_block</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">. &nbsp; . &nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<h3 class="rvps105"><a name="ARV Output"></a><span class="rvts0"><span class="rvts266">Page Register for ARV™&nbsp;</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">If user select the ARV™ output then this sequence task is generated in RAL model .</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">task Page_pagedWrite(uvm_reg_data_t count,uvm_reg_sequence parent_seq);&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; select.Fld.write(status, count, .path(UVM_FRONTDOOR), .map(default_map), .parent(parent_seq));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; Page[count].write(status, 32'ha, .path(UVM_FRONTDOOR), .map(default_map), .parent(parent_seq));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; Page[count].mirror(status, UVM_CHECK, .path(UVM_FRONTDOOR), .map(default_map), .parent(parent_seq));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endtask</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">In seq_pkg file call Page_pagedWrite task as shown below:-&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">. &nbsp;. &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; foreach (block.Page[Page_i])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_map default_map;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_data_t wrdata, rddata;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; string seq_name;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; int bitwidth ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; int unsigned all1s = 2**bitwidth - 1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; seq_name = {"Page.",regs[j].get_full_name()};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; config_pkg::uvm_global_current_seq = seq_name;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; block.Page_pagedWrite(Page_i,this);&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; config_pkg::uvm_global_current_seq = "";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp;. &nbsp; .</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts14">We have shown how paged registers are described in IDesignSpec™ i.e IDS-Word &nbsp;or IDS-Excel, and &nbsp;their generated RTL and UVM Reg Model. UVM model is flexible enough to describe any quirky registers. We can change the model and the Register abstract layer according to verification needs.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts25">Note:</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps72 noindent"><span class="rvts521">Field definition of all the paged registers will be same.</span></li>
 <li class="rvps446 noindent"><span class="rvts521">Only one register among the paged registers is accessible at a &nbsp;time, both from hardware or software side, based on the selector value</span></li>
</ol>
<p class="rvps446"><a name="Enhancement in Page Register"></a><span class="rvts209">Separate read and write select for page register</span></p>
<p class="rvps446"><span class="rvts186">User can also control the read and write of a paged register using two separate registers. This is done by using “page_rd_select = &lt;regname&gt;.&lt;fieldname&gt;” and "page_wr_select = &lt;regname&gt;.&lt;fieldname&gt;" property. Also, the page_count can be a non 2^n number.&nbsp;</span></p>
<p class="rvps446"><span class="rvts186">As shown in the diagram given below, there are 3 registers and two multiplexers, one for read and one for wite, also there is a select line as &nbsp;“Sel_line[1:0]” which selects the register to be read or written.</span></p>
<p class="rvps447"><img alt="" style="width : 477px; height : 311px; padding : 1px;" src="lib/NewItem3450.png"></p>
<p class="rvps446"><span class="rvts209">Example: </span><a class="rvts950" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_rd_select/page_rd_select.zip">IDS-NG</a><span class="rvts949"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts950" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_rd_select/page_rd_select.docx">IDS-Word</a><span class="rvts949"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts950" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_rd_select/page_rd_select.xlsx">IDS-Excel</a><span class="rvts949"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts950" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_rd_select/page_rd_select.rdl">SystemRDL</a></p>
<p class="rvps446"><span class="rvts209">IDS-NG Register View</span></p>
<p class="rvps447"><img alt="" style="width : 564px; height : 345px; padding : 1px;" src="lib/NewItem5409.png"></p>
<p class="rvps446"><span class="rvts209">IDS-NG Spreadsheet View</span></p>
<p class="rvps447"><img alt="" style="width : 909px; height : 212px; padding : 1px;" src="lib/NewItem5410.png"></p>
<p class="rvps446"><span class="rvts209">SystemRDL</span></p>
<div class="rvps446">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts385">property page_rd_select {type = string ; component = reg; };&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">property page_wr_select {type = string ; component = reg; };&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">property page_count {type = number ; component = reg; };</span><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">addrmap chip_name { &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; addrmap Block1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;reg Reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;reg Reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; page_wr_select = "Reg1.F1[4:0]";</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; page_rd_select = "Reg3.F1[4:0]";</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; page_count = 12;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;reg Reg3 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;Reg1 Reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;Reg2 Reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;Reg3 Reg3 @0x8;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; Block1 &nbsp;Block1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps446"><span class="rvts209">Command line -</span><span class="rvts186">&nbsp;</span></p>
<div class="rvps446">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps446"><span class="rvts521">%% IDS-Batch &lt;input_filename.rdl &gt; -out &lt;outpus&gt; -bus &lt;busname&gt; -top chip:chip_name</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps446"><span class="rvts209">IDS-NG Register View</span></p>
<p class="rvps3"><img alt="" style="width : 685px; height : 410px; padding : 1px;" src="lib/NewItem5380.png"></p>
<p class="rvps446"><span class="rvts186"><br/></span></p>
<p class="rvps446"><span class="rvts209">IDS-Excel</span></p>
<p class="rvps447"><img alt="" style="padding : 1px;" src="lib/NewItem3283.png"></p>
<p class="rvps446"><span class="rvts209">Generated Verilog Output</span></p>
<div class="rvps446">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps448"><span class="rvts186">&nbsp;</span><span class="rvts469">// BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; reg [31 : 0] Reg2_F1_q_0 ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; reg [31 : 0] Reg2_F1_q_1 ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; . &nbsp; . &nbsp; &nbsp;. &nbsp; . &nbsp;&nbsp;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; reg [31 : 0] Reg2_F1_q_10 ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; reg [31 : 0] Reg2_F1_q_11 ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; wire &nbsp;[31 : 0] Reg2_F1_q ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; . &nbsp; . &nbsp; &nbsp;. &nbsp; .</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp;if (!reset_l)</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts850">case(Reg1_F1_q[4:0])</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp;Reg2_F1_q_0 &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp;Reg2_F1_q_1 &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp; . &nbsp; &nbsp;. &nbsp; . &nbsp;&nbsp;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 11 &nbsp;: &nbsp;Reg2_F1_q_11 &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts850">endcase</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (Reg2_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts850"> &nbsp;case(Reg1_F1_q[4:0])</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;0 &nbsp;: &nbsp;Reg2_F1_q_0 &lt;= Reg2_F1_in;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;1 &nbsp;: &nbsp;Reg2_F1_q_1 &lt;= Reg2_F1_in;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; &nbsp;. &nbsp; .</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;11 &nbsp;: &nbsp;Reg2_F1_q_11 &lt;= Reg2_F1_in;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts850"> endcase</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (Reg2_wr_valid) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts850"> case(Reg1_F1_q[4:0])</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp; Reg2_F1_q_0 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg2_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp; Reg2_F1_q_1 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg2_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp; . &nbsp; &nbsp;. &nbsp; . &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 11 &nbsp;: &nbsp; Reg2_F1_q_11 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg2_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts850">endcase</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp; . &nbsp; &nbsp;. &nbsp; . &nbsp;</span></p>
   <p class="rvps448"><span class="rvts850">&nbsp;assign Reg2_F1_q &nbsp;= (Reg3_F1_q[4:0] == 0) ? &nbsp;Reg2_F1_q_0 :</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; </span><span class="rvts850">(Reg3_F1_q[4:0] == 1) ? &nbsp;Reg2_F1_q_1 :</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; </span><span class="rvts850">(Reg3_F1_q[4:0] == 2) ? &nbsp;Reg2_F1_q_2 :</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; &nbsp;</span><span class="rvts850">. &nbsp; . &nbsp; &nbsp;. &nbsp; .&nbsp;</span><span class="rvts469"> &nbsp;</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; </span><span class="rvts850">(Reg3_F1_q[4:0] == 10) ? &nbsp;Reg2_F1_q_10 :</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; </span><span class="rvts850">(Reg3_F1_q[4:0] == 11) ? &nbsp;Reg2_F1_q_11 : 31'd0;</span><span class="rvts469"> &nbsp; &nbsp;// Field : F1</span></p>
   <p class="rvps448"><span class="rvts469">&nbsp; &nbsp; . &nbsp; . &nbsp; &nbsp;. &nbsp; . &nbsp;&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts31">VHD</span><a name="VHDL_page_74"></a><span class="rvts31">L output</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts36">&nbsp;&nbsp;&nbsp;</span><span class="rvts430">------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;-- signal declaration</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal q_Reg2_F1_0 :&nbsp; std_logic_vector(31 downto 0) ; -- (PAGED REG) FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal q_Reg2_F1_1 :&nbsp; std_logic_vector(31 downto 0) ; -- (PAGED REG) FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts373">…..</span></p>
   <p class="rvps2"><span class="rvts373">…..</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal q_Reg2_F1_10 :&nbsp; std_logic_vector(31 downto 0) ; -- (PAGED REG) FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal q_Reg2_F1_11 :&nbsp; std_logic_vector(31 downto 0) ; -- (PAGED REG) FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">….</span></p>
   <p class="rvps2"><span class="rvts430">….</span></p>
   <p class="rvps2"><span class="rvts430">….</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;Block1Block1_iReg2_F1 :&nbsp; process (clk)</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp; rising_edge (clk) then</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_0 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_1 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_2 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_3 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts430">…..</span></p>
   <p class="rvps2"><span class="rvts430">…..</span></p>
   <p class="rvps2"><span class="rvts430">…..</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_11 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;if (reg_in_enb.Block1(Block1_i).Reg2_F1 = '1' )&nbsp; then&nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; HW write</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;case q_Reg1_F1(4 downto 0)&nbsp; is</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when&nbsp; "0000000000000" =&gt;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_0 &lt;= reg_in.Block1(Block1_i).Reg2_F1;&nbsp; when&nbsp; "0000000000001" =&gt;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_1 &lt;=&nbsp; when&nbsp; "0000000000100" =&gt;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;when&nbsp; "0000000001001" =&gt;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_2 &lt;= reg_in.Block1(Block1_i).Reg2_F1;&nbsp; when&nbsp; "0000000001010" =&gt;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_3 &lt;= reg_in.Block1(Block1_i).Reg2_F1;&nbsp; when&nbsp; "0000000001011" =&gt;</span></p>
   <p class="rvps2"><span class="rvts373">…..</span></p>
   <p class="rvps2"><span class="rvts373">…..</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_11 &lt;= reg_in.Block1(Block1_i).Reg2_F1;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when&nbsp; others =&gt; null;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end case;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;if (wr_valid_Block1(Block1_i).Reg2 = '1'&nbsp; ) then&nbsp; </span><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--&nbsp; SW Write</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;case q_Reg1_F1(4 downto 0)&nbsp; is</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when "0000000000000" =&gt;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_0 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Block1(Block1_i).Reg2_F1_0 and (not(reg_enb(31 downto 0))));</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when "0000000000001" =&gt;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_1 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Block1(Block1_i).Reg2_F1_1 and (not(reg_enb(31 downto 0))));</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when "0000000000010" =&gt;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_2 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Block1(Block1_i).Reg2_F1_2 and (not(reg_enb(31 downto 0))));</span></p>
   <p class="rvps2"><span class="rvts430">……</span></p>
   <p class="rvps2"><span class="rvts430">…..</span></p>
   <p class="rvps2"><span class="rvts430">…..</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when "0000000001011" =&gt;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_11 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Block1(Block1_i).Reg2_F1_11 and (not(reg_enb(31 downto 0))));</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when others =&gt; null;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end case;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- reset</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- clock edge</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process Block1Block1_iReg2_F1;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- End BLOCK1BLOCK1_IREG2_F1 process</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- signal/output assignment</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data_Block1(Block1_i).Reg2 &lt;= q_Block1(Block1_i).Reg2_F1;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- Fields value concatenation of Reg2 register</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;with q_Reg3_F1(4 downto 0) select</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1 &lt;=</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_0 when "0000000000000",</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_1 when "0000000000001",</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_2 when "0000000000010",</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_3 when "0000000000011",</span></p>
   <p class="rvps2"><span class="rvts373">…..</span></p>
   <p class="rvps2"><span class="rvts373">….</span></p>
   <p class="rvps2"><span class="rvts373">….</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Block1(Block1_i).Reg2_F1_11 when "0000000000100",</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(others =&gt; '0') when&nbsp; others;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg_out.Block1(Block1_i).Reg2_F1 &lt;= q_Block1(Block1_i).Reg2_F1; -- HW output : F1 Read data</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg_out_enb.Block1(Block1_i).Reg2 &lt;= wr_valid_Block1(Block1_i).Reg2; -- HW output : REG2 enable</span><span class="rvts29">&nbsp;</span></p>
   <p class="rvps448"><span class="rvts469"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts36">&nbsp;&nbsp;</span></p>
<p class="rvps2"><a name="ParameterizedPage"></a><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts15">Passing parameters in page_count</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">Paramaeters can be passed in page_count property as well.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps446"><span class="rvts209">SystemRDL</span></p>
<p class="rvps6"><span class="rvts35">Case 1: With non parameterized select width</span></p>
<p class="rvps6"><span class="rvts35"><br/></span></p>
<div class="rvps6">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts34">property page_rd_select {type =string; component = reg ; };</span></p>
   <p class="rvps6"><span class="rvts34">property page_wr_select {type =string; component = reg ; };</span></p>
   <p class="rvps6"><span class="rvts34">property page_count {type =number; component = reg ; }; &nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">addrmap blockk </span><span class="rvts430">#(longint unsigned </span><span class="rvts373">$e1</span><span class="rvts430">=4) </span><span class="rvts34">{</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;name&nbsp; = "blockk Address Map";</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg page {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts346">&nbsp;page_count = </span><span class="rvts373">$e1</span><span class="rvts346"> ;</span></p>
   <p class="rvps6"><span class="rvts36">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;page_rd_select = "Select_2.fld[1:0]" ;</span></p>
   <p class="rvps6"><span class="rvts36">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;page_wr_select = "Select_1.fld[1:0]" ;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg Select_1 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg Select_2 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;page page @0x0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;Select_1 Select_1 @0x4;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;Select_2 Select_2 @0x8;</span></p>
   <p class="rvps6"><span class="rvts34">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts34"><br/></span></p>
<p class="rvps6"><span class="rvts35">Case 2: With parameterized select width</span></p>
<p class="rvps6"><span class="rvts29"><br/></span></p>
<div class="rvps6">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts34">property page_rd_select {type =string; component = reg ; };</span></p>
   <p class="rvps6"><span class="rvts34">property page_wr_select {type =string; component = reg ; };</span></p>
   <p class="rvps6"><span class="rvts34">property page_count {type =number; component = reg ; }; &nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">addrmap blockk </span><span class="rvts430">#(longint unsigned </span><span class="rvts373">$e1</span><span class="rvts430">=4, longint unsigned </span><span class="rvts373">$e2</span><span class="rvts430">=2) </span><span class="rvts34">{</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;name&nbsp; = "blockk Address Map";</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg page {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts346">&nbsp;page_count = </span><span class="rvts373">$e1</span><span class="rvts346"> ;</span></p>
   <p class="rvps6"><span class="rvts36">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;page_rd_select = "Select_2.fld[$e2:0]" ;</span></p>
   <p class="rvps6"><span class="rvts36">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;page_wr_select = "Select_1.fld[$e2:0]" ;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg Select_1 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg Select_2 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;page page @0x0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;Select_1 Select_1 @0x4;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;Select_2 Select_2 @0x8;</span></p>
   <p class="rvps6"><span class="rvts34">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts34"><br/></span></p>
<p class="rvps446"><span class="rvts209">IDSWord</span></p>
<p class="rvps6"><span class="rvts35">Case 1: With non parameterized select width</span></p>
<p class="rvps447"><img alt="" style="width : 592px; height : 485px; padding : 1px;" src="lib/NewItem3452.png"></p>
<p class="rvps6"><span class="rvts35">Case 2: With parameterized select width</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 545px; height : 473px; padding : 1px;" src="lib/NewItem3453.png"></p>
<p class="rvps446"><span class="rvts209"><br/></span></p>
<p class="rvps446"><span class="rvts209">Generated Verilog Output</span></p>
<div class="rvps449">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps57"><span class="rvts370">module blockk_IDS(&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">. . .</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;parameter&nbsp; page_page_count&nbsp; =&nbsp; e1 ;</span></p>
   <p class="rvps57"><span class="rvts373">&nbsp;reg [31 : 0] page_F1_q_page[page_page_count-1:0] ;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;generate</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar page_page_i;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for(page_page_i = 0; page_page_i &lt; page_page_count;page_page_i = page_page_i + 1)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : page_page_gen</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">page_F1_q_page[page_page_i]&nbsp; &lt;= 32'd0;</span><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;else</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (page_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;case(Select_1_fld_q[1:0])</span></p>
   <p class="rvps450"><span class="rvts373">page_page_i : page_F1_q_page[page_page_i] &lt;= page_F1_in; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endcase</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (page_wr_valid) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;case(Select_1_fld_q[1:0])</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">page_page_i : page_F1_q_page[page_page_i] &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) |</span><span class="rvts369">&nbsp;</span><span class="rvts369"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts369"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">(page_F1_q_page[page_page_i] &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endcase</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp; // sw_write_close</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end // always clk</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//----------------------------------------------------------------------------</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// ===================================================</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp; end //Reg1_gen</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endgenerate</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign page_F1_q&nbsp; = page_F1_q_page[Select_2_fld_q[1:0]];</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts370">. . .</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts370">endmodule</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts304">-&gt; With Select Width Parameterized</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts370">module blockk_IDS(&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">. . .</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;parameter&nbsp; page_page_count&nbsp; =&nbsp; e1 ;</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts373">reg [31 : 0] page_F1_q_page[page_page_count-1:0] ;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;generate</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar page_page_i;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for(page_page_i = 0; page_page_i &lt; page_page_count; page_page_i = page_page_i + 1)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : page_page_gen</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(page_page_count &lt;= 2 **e2)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;page_F1_q_page[page_page_i]&nbsp; &lt;= 32'd0;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (page_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">case(Select_1_fld_q[e2:0])&nbsp; &nbsp; page_page_i : page_F1_q_page[page_page_i] &lt;= page_F1_in;</span></p>
   <p class="rvps57"><span class="rvts369">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endcase</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (page_wr_valid) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;case(Select_1_fld_q[e2:0])</span></p>
   <p class="rvps451"><span class="rvts373">page_page_i : page_F1_q_page[page_page_i] &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (page_F1_q_page[page_page_i] &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endcase</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp; // sw_write_close</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end // always clk</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts373">&nbsp;assign page_F1_q&nbsp; = page_F1_q_page[Select_2_fld_q[e2:0]];</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; end&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">else&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">begin</span></p>
   <p class="rvps57"><span class="rvts370">initial&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">$display("Runtime error for invalid page count %d&nbsp; or&nbsp; selector width&nbsp; %d combination.Page count should be less than or equal&nbsp;</span><span class="rvts369"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">to 2 raise to the power of selector width",page_page_count,e2);</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$finish(1);</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">endgenerate&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts370">. . .</span></p>
   <p class="rvps57"><span class="rvts387"><br/></span></p>
   <p class="rvps57"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps57"><span class="rvts370"><br/></span></p>
<p class="rvps446"><a name="Enhancement in Page Register"></a><span class="rvts209">S</span><a name="SeperatePage"></a><span class="rvts209">eperate page select for Hardware &amp; Software</span></p>
<p class="rvps2"><span class="rvts34">Separate page select register&nbsp; for the hardware and software side have been supported. It can be used with the property 'page_select', 'page_wr_select' or 'page_rd_select'. The properties have been modified in the way:-</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts34">{page_select=&lt;Select_Reg1_Name.field_Name&gt;:hw,&lt;Select_Reg2_Name.field_Name&gt;:sw}</span></li>
 <li class="rvps2 noindent"><span class="rvts34">{page_wr_select=&lt;Select_Reg1_Name.field_Name&gt;:hw,&lt;Select_Reg2_Name.field_Name&gt;:sw}</span></li>
 <li class="rvps2 noindent"><span class="rvts34">{page_rd_select=&lt;Select_Reg1_Name.field_Name&gt;:hw,&lt;Select_Reg2_Name.field_Name&gt;:sw}</span></li>
</ul>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps446"><span class="rvts209">SystemRDL</span></p>
<div class="rvps446">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts34">property page_select {type =string; component = reg ; };</span></p>
   <p class="rvps6"><span class="rvts34">property page_count {type =number; component = reg ; }; &nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">addrmap blockk </span><span class="rvts430">#(longint unsigned $e1=4, longint unsigned $s1=2) </span><span class="rvts36">{</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;name&nbsp; = "blockk Address Map";</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg page {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts36">&nbsp;page_count = </span><span class="rvts430">$e1</span><span class="rvts36"> ;</span></p>
   <p class="rvps6"><span class="rvts36">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts346">page_select = "Select_1.fld[$s1:0]:hw,Select_2.fld[$s1:0]:sw" ;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg Select_1 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;reg Select_2 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;page page @0x0;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;Select_1 Select_1 @0x4;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts34">&nbsp;&nbsp;Select_2 Select_2 @0x8;</span></p>
   <p class="rvps6"><span class="rvts34">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps6"><span class="rvts29"><br/></span></p>
<p class="rvps446"><span class="rvts209">IDSWord</span></p>
<p class="rvps447"><img alt="" style="width : 666px; height : 514px; padding : 1px;" src="lib/NewItem3451.png"></p>
<p class="rvps446"><span class="rvts209">Generated Verilog Output</span></p>
<div class="rvps446">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps57"><span class="rvts370">module blockk_IDS(&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">. . .</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;</span><span class="rvts430">parameter&nbsp; page_page_count&nbsp; =&nbsp; e1 ;</span></p>
   <p class="rvps57"><span class="rvts430">&nbsp;reg [31 : 0] page_F1_q_page[page_page_count-1:0] ;</span></p>
   <p class="rvps57"><span class="rvts71"><br/></span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;generate</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;genvar page_page_i;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;for(page_page_i = 0; page_page_i &lt; page_page_count; page_page_i = page_page_i + 1)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;begin : page_page_gen</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp;if(page_page_count &lt;= 2 **s1) </span><span class="rvts1121">// Static check to check the parameters</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;page_F1_q_page[page_page_i]&nbsp; &lt;= 32'd0;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (page_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">case(Select_1_fld_q[s1:0])</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;page_page_i : page_F1_q_page[page_page_i] &lt;= page_F1_in;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endcase</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (page_wr_valid) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">case(Select_2_fld_q[s1:0])</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; page_page_i : page_F1_q_page[page_page_i] &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (page_F1_q_page[page_page_i] &amp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;(~reg_enb[31 : 0]));</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endcase</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp; // sw_write_close</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end // always clk</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; end&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; else&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp; begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp;initial&nbsp;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp; &nbsp;begin</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$display("Runtime error for invalid page count %d&nbsp; or&nbsp; selector width&nbsp; %d combination.Page count should be less than or equal &nbsp; &nbsp; &nbsp; &nbsp; to 2 raise to the power of selector width",page_page_count,s1);</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$finish(1);</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;endgenerate</span></p>
   <p class="rvps57"><span class="rvts71"></span><br/><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assign page_F1_q&nbsp; = page_F1_q_page[Select_2_fld_q[s1:0]];</span></p>
   <p class="rvps57"><span class="rvts373">&nbsp; &nbsp; &nbsp;assign page_rd_data = page_rd_valid ? {page_F1_q_page[Select_1_fld_q[s1:0]]} : 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps57"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps57"><span class="rvts71"><br/></span></p>
   <p class="rvps57"><span class="rvts370">. . .</span></p>
   <p class="rvps57"><span class="rvts71"><br/></span></p>
   <p class="rvps57"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><a name="Paged_enh"></a><span class="rvts58">Paged register</span><a name="Registe_Enh"></a><span class="rvts58"> across blocks</span></p>
<p class="rvps2"><span class="rvts1122"><br/></span></p>
<p class="rvps2"><span class="rvts36">A set of registers sharing the same physical address and another selector register is used to decide which out of them is accessed for inter-block in which the select register as well as the paged register lie in different blocks.</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 473px; height : 285px; padding : 1px;" src="lib/NewItem3533.png"></p>
<p class="rvps3"><span class="rvts515"><br/></span></p>
<p class="rvps3"><span class="rvts515">Block Diagram showing the Select register and Page register in two different blocks</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">As illustrated in the above block diagram, the select and page register lies in two separate blocks Block1 and Block2, respectively. The select register ‘SelReg’ controls which Page register from PageReg0, PageReg1, ……. PageRegn will get selected on which read/write operation will be performed either from the SW/HW side.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts15">Case 1: page_select property</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_select/page_select.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_select/page_select.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_select/page_select.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_select/page_select.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 603px; height : 353px; padding : 1px;" src="lib/NewItem5411.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 580px; height : 195px; padding : 1px;" src="lib/NewItem5412.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property page_count {type =number; component = reg ; };&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">property page_select {type =string; component = reg ; };</span></p>
   <p class="rvps2"><span class="rvts370">// chip : Chip1</span></p>
   <p class="rvps2"><span class="rvts370">addrmap Chip1 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;name = "Chip1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;addrmap Block1 {</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name = "Block1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg SelReg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> field { } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">SelReg SelReg @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;addrmap Block2 {</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name = "Block2 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg PageReg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">page_count = 16 ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">page_select = "Block1.SelReg.F1[3:0]" ;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">field { } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">PageReg PageReg @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;Block1&nbsp; Block1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;Block2&nbsp; Block2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts34">.</span><span class="rvts34"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts34">.</span><span class="rvts34"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts34">.</span></p>
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts367">//wire declaration in chip module</span></p>
   <p class="rvps2"><span class="rvts356">wire [31 : 0]Block1_IDSSelReg_F1_select;</span></p>
   <p class="rvps2"><span class="rvts367">// port mapping in chip module</span></p>
   <p class="rvps2"><span class="rvts356">Block1_IDS #(.addr_width(addr_width),.block_offset( Block1_IDS_offset)) Block1_IDSinst(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">.SelReg_F1_select(Block1_IDSSelReg_F1_select),</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">Block2_IDS #(.addr_width(addr_width),.block_offset( Block2_IDS_offset)) Block2_IDSinst(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">.SelReg_F1_select(Block1_IDSSelReg_F1_select),</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// output port from select block</span></p>
   <p class="rvps2"><span class="rvts356">output [31 : 0] SelReg_F1_select ;</span></p>
   <p class="rvps2"><span class="rvts367">// HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">assign SelReg_F1_r &nbsp;= &nbsp;SelReg_F1_q ;</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// input port to paged block</span></p>
   <p class="rvps2"><span class="rvts356">output [31 : 0] SelReg_F1_select ;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// Select line selecting the paged register field for write operation from hardware interface</span></p>
   <p class="rvps2"><span class="rvts356">case(SelReg_F1_select[3:0])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp;PageReg_F1_q_0 &lt;= PageReg_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp;PageReg_F1_q_1 &lt;= PageReg_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2 &nbsp;: &nbsp;PageReg_F1_q_2 &lt;= PageReg_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// Select line selecting the paged register field for write operation from software interface</span></p>
   <p class="rvps2"><span class="rvts356">case(SelReg_F1_select[3:0])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp; PageReg_F1_q_0 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (PageReg_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp; PageReg_F1_q_1 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (PageReg_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2 &nbsp;: &nbsp; PageReg_F1_q_2 &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (PageReg_F1_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// Hw Output Read Data for each field</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign PageReg_F1_q &nbsp;= (SelReg_F1_select[3:0] == 0) ? &nbsp;PageReg_F1_q_0 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (SelReg_F1_select[3:0] == 1) ? &nbsp;PageReg_F1_q_1 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (SelReg_F1_select[3:0] == 2) ? &nbsp;PageReg_F1_q_2 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (SelReg_F1_select[3:0] == 3) ? &nbsp;PageReg_F1_q_3 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (SelReg_F1_select[3:0] == 4) ? &nbsp;PageReg_F1_q_4 :</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">Case 2: page_rd_select &amp; page_wr_select property:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_wr_select/page_wr_select.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_wr_select/page_wr_select.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_wr_select/page_wr_select.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/page_wr_select/page_wr_select.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps3"><span class="rvts373"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 571px; height : 261px; padding : 1px;" src="lib/NewItem5413.png"></p>
<p class="rvps3"><img alt="" style="width : 571px; height : 240px; padding : 1px;" src="lib/NewItem5414.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 571px; height : 259px; padding : 1px;" src="lib/NewItem5415.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property page_count {type =number; component = reg ; };&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">property page_rd_select {type =string; component = reg ; };</span></p>
   <p class="rvps2"><span class="rvts373">property page_wr_select {type =string; component = reg ; };</span></p>
   <p class="rvps2"><span class="rvts370">// chip : Chip1</span></p>
   <p class="rvps2"><span class="rvts370">addrmap Chip1 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;name = "Chip1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;addrmap Block1 {</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name = "Block1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg SelReg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> field { } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">SelReg WrSelReg @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;addrmap Block2 {</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name = "Block2 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg PageReg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">page_count = 16 ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">page_wr_select = "Block1.WrSelReg.F1[3:0]" ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">page_rd_select = "Block3.RdSelReg.F1[3:0]" ;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">field { } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">PageReg PageReg @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; addrmap Block3 {</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name = "Block1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg SelReg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> field { } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
   <p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">SelReg RdSelReg @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;Block1&nbsp; Block1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;Block2&nbsp; Block2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; Block3&nbsp; Block3 @0x8;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts367">//wire declaration in chip module</span></p>
   <p class="rvps2"><span class="rvts356">wire [31 : 0] Block3_IDSRdSelReg_F1_rd_select;</span></p>
   <p class="rvps2"><span class="rvts356">wire [31 : 0] Block1_IDSWrSelReg_F1_wr_select;</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// port mapping in the instantiation of blocks inside chip module</span></p>
   <p class="rvps2"><span class="rvts356">Block1_IDS #(.addr_width(addr_width), .block_offset(Block1_IDS_offset)) Block1_IDSinst(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">.WrSelReg_F1_wr_select(Block1_IDSWrSelReg_F1_wr_select),</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts356">Block2_IDS #(.addr_width(addr_width), .block_offset(Block2_IDS_offset)) Block2_IDSinst(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">.WrSelReg_F1_wr_select(Block1_IDSWrSelReg_F1_wr_select),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">.RdSelReg_F1_rd_select(Block3_IDSRdSelReg_F1_rd_select),</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">Block3_IDS #(.addr_width(addr_width), .block_offset(Block3_IDS_offset)) Block3_IDSinst(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">.RdSelReg_F1_rd_select(Block3_IDSRdSelReg_F1_rd_select),</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// output port from select block</span></p>
   <p class="rvps2"><span class="rvts356">output [31 : 0] WrSelReg_F1_wr_select; &nbsp; &nbsp; &nbsp; // Block1 (for write)</span></p>
   <p class="rvps2"><span class="rvts356">output [31 : 0] RdSelReg_F1_rd_select; &nbsp; &nbsp; &nbsp; &nbsp;// Block3 (for read)</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">assign WrSelReg_F1_wr_select = WrSelReg_F1_q ; &nbsp; &nbsp; // Block1 (for write)</span></p>
   <p class="rvps2"><span class="rvts356">assign RdSelReg_F1_rd_select = RdSelReg_F1_q ; &nbsp; &nbsp; &nbsp; // Block3 (for read)</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// input port to paged block</span></p>
   <p class="rvps2"><span class="rvts356">input [31 : 0] RdSelReg_F1_rd_select; // READ SELECT&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">input [31 : 0] WrSelReg_F1_wr_select; // WRITE SELECT</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// Select line selecting the paged register field for write operation from hardware interface</span></p>
   <p class="rvps2"><span class="rvts356">case(WrSelReg_F1_wr_select[3:0])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp;PageReg_F1_q_0 &nbsp;&lt;= PageReg_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp;PageReg_F1_q_1 &nbsp;&lt;= PageReg_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2 &nbsp;: &nbsp;PageReg_F1_q_2 &nbsp;&lt;= PageReg_F1_in;</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// Select line selecting the paged register field for write operation from software interface</span></p>
   <p class="rvps2"><span class="rvts356">case(WrSelReg_F1_wr_select[3:0])</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0 &nbsp;: &nbsp;PageReg_F1_q_0 &nbsp;&lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (PageReg_F1_q_0 &amp; (~reg_enb [31 : 0] ) );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1 &nbsp;: &nbsp;PageReg_F1_q_1 &nbsp;&lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (PageReg_F1_q_1 &amp; (~reg_enb [31 : 0] ) );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2 &nbsp;: &nbsp;PageReg_F1_q_2 &nbsp;&lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (PageReg_F1_q_2 &amp; (~reg_enb [31 : 0] ) );</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts367">// Hw Output Read Data for each field</span></p>
   <p class="rvps2"><span class="rvts356">assign PageReg_F1_q =</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (RdSelReg_F1_rd_select[3:0] == 0) ? PageReg_F1_q_0 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (RdSelReg_F1_rd_select[3:0] == 1) ? PageReg_F1_q_1 :</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (RdSelReg_F1_rd_select[3:0] == 2) ? PageReg_F1_q_2 :</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/stunning-user-interface/">Revolutionize Your Documentation Output with HelpNDoc's Stunning User Interface</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

