{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680530899381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680530899387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 17:08:18 2023 " "Processing started: Mon Apr 03 17:08:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680530899387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530899387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FM -c FM " "Command: quartus_sta FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530899387 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1680530899568 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903264 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903264 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903264 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530903570 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n7u1 " "Entity dcfifo_n7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o7u1 " "Entity dcfifo_o7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680530906746 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530906985 ""}  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530906990 ""}  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530906992 ""}  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530906995 ""}  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906995 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_4/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_4/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530906995 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc " "Reading SDC File: 'fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 49 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(49): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 50 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(50): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907121 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 32 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(32): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907121 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907121 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907122 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 42 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(42): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907122 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 62 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(62): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 63 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(63): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907123 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 32 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(32): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907123 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907124 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907124 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 42 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(42): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907124 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907124 ""}
{ "Info" "ISTA_SDC_FOUND" "FM_FFT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FM_FFT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907128 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FFT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907133 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907137 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 49 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(49): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 50 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(50): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907184 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 32 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(32): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907185 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907185 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907185 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 42 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(42): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907186 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 62 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(62): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 63 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(63): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907186 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 32 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(32): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907187 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907187 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907187 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 42 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(42): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907188 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907188 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_TEST/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_TEST/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907191 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_150/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_150/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907195 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907200 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_2_fifo_decimation_2.sdc 49 inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at fifo_decimation_2_fifo_decimation_2.sdc(49): inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_2_fifo_decimation_2.sdc 50 inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_2_fifo_decimation_2.sdc(50): inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_2_fifo_decimation_2.sdc 30 Argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_2_fifo_decimation_2.sdc(30): Argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907246 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_2_fifo_decimation_2.sdc 30 Argument -to with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_2_fifo_decimation_2.sdc(30): Argument -to with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_2_fifo_decimation_2.sdc 32 argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_2_fifo_decimation_2.sdc(32): argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907247 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_2_fifo_decimation_2.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_2_fifo_decimation_2.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907247 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_2_fifo_decimation_2.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_2_fifo_decimation_2.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_2_fifo_decimation_2.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_2_fifo_decimation_2.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907247 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_2_fifo_decimation_2.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_2_fifo_decimation_2.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_2_fifo_decimation_2.sdc 42 argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_2_fifo_decimation_2.sdc(42): argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907248 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_2_fifo_decimation_2.sdc 62 inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at fifo_decimation_2_fifo_decimation_2.sdc(62): inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_2_fifo_decimation_2.sdc 63 inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_2_fifo_decimation_2.sdc(63): inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_2_fifo_decimation_2.sdc 30 Argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_2_fifo_decimation_2.sdc(30): Argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907249 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_2_fifo_decimation_2.sdc 30 Argument -to with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_2_fifo_decimation_2.sdc(30): Argument -to with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_2_fifo_decimation_2.sdc 32 argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_2_fifo_decimation_2.sdc(32): argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907249 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_2_fifo_decimation_2.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_2_fifo_decimation_2.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907249 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_2_fifo_decimation_2.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_2_fifo_decimation_2.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_2_fifo_decimation_2.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_2_fifo_decimation_2.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907250 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_2_fifo_decimation_2.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_2_fifo_decimation_2.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_2_fifo_decimation_2.sdc 42 argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_2_fifo_decimation_2.sdc(42): argument -from with value \[get_keepers \{inst20\|fifo_decimation_2\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907250 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907250 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907253 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_fifo_decimation.sdc 49 inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at fifo_decimation_fifo_decimation.sdc(49): inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_fifo_decimation.sdc 50 inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_fifo_decimation.sdc(50): inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_fifo_decimation.sdc 30 Argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_fifo_decimation.sdc(30): Argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907295 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_fifo_decimation.sdc 30 Argument -to with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_fifo_decimation.sdc(30): Argument -to with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_fifo_decimation.sdc 32 argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_fifo_decimation.sdc(32): argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907295 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_fifo_decimation.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_fifo_decimation.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907296 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_fifo_decimation.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_fifo_decimation.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_fifo_decimation.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_fifo_decimation.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907296 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_fifo_decimation.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_fifo_decimation.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_fifo_decimation.sdc 42 argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_fifo_decimation.sdc(42): argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907296 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_fifo_decimation.sdc 62 inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at fifo_decimation_fifo_decimation.sdc(62): inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_fifo_decimation.sdc 63 inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_fifo_decimation.sdc(63): inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_fifo_decimation.sdc 30 Argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_fifo_decimation.sdc(30): Argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907297 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_fifo_decimation.sdc 30 Argument -to with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_fifo_decimation.sdc(30): Argument -to with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_fifo_decimation.sdc 32 argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_fifo_decimation.sdc(32): argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907298 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_fifo_decimation.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_fifo_decimation.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907299 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_fifo_decimation.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_fifo_decimation.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_fifo_decimation.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_fifo_decimation.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907299 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_fifo_decimation.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_fifo_decimation.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_fifo_decimation.sdc 42 argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_fifo_decimation.sdc(42): argument -from with value \[get_keepers \{inst11\|fifo_decimation\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680530907300 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907300 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_IQ/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_IQ/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907303 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_Data/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_Data/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907310 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_FM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_FM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907316 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/elia yfrach/desktop/project/processing_unit/db/ip/ram_fft/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/elia yfrach/desktop/project/processing_unit/db/ip/ram_fft/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907324 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_UART:inst41\|tmp " "Node: Clock_Divider_UART:inst41\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 Clock_Divider_UART:inst41\|tmp " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 is being clocked by Clock_Divider_UART:inst41\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530907563 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907563 "|BDF_V2|Clock_Divider_UART:inst41|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 clk " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530907564 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907564 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530907564 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907564 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530907704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530910560 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1680530910637 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1680530910672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.309 " "Worst-case setup slack is 9.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.309               0.000 altera_reserved_tck  " "    9.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530910762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 altera_reserved_tck  " "    0.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530910778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.224 " "Worst-case recovery slack is 29.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.224               0.000 altera_reserved_tck  " "   29.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530910790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.892 " "Worst-case removal slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 altera_reserved_tck  " "    0.892               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530910805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.007 " "Worst-case minimum pulse width slack is 15.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.007               0.000 altera_reserved_tck  " "   15.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530910811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530910811 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1680530911028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530911131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530924473 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_UART:inst41\|tmp " "Node: Clock_Divider_UART:inst41\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 Clock_Divider_UART:inst41\|tmp " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 is being clocked by Clock_Divider_UART:inst41\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530925639 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530925639 "|BDF_V2|Clock_Divider_UART:inst41|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 clk " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530925640 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530925640 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530925640 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530925640 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530927883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.437 " "Worst-case setup slack is 9.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530927981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530927981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.437               0.000 altera_reserved_tck  " "    9.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530927981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530927981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530927998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530927998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 altera_reserved_tck  " "    0.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530927998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530927998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.383 " "Worst-case recovery slack is 29.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.383               0.000 altera_reserved_tck  " "   29.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530928009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.813 " "Worst-case removal slack is 0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 altera_reserved_tck  " "    0.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530928025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.973 " "Worst-case minimum pulse width slack is 14.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.973               0.000 altera_reserved_tck  " "   14.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530928029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530928029 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1680530928206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530928643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530939155 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_UART:inst41\|tmp " "Node: Clock_Divider_UART:inst41\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 Clock_Divider_UART:inst41\|tmp " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 is being clocked by Clock_Divider_UART:inst41\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530940196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530940196 "|BDF_V2|Clock_Divider_UART:inst41|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 clk " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530940196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530940196 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530940196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530940196 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530942341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.036 " "Worst-case setup slack is 13.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.036               0.000 altera_reserved_tck  " "   13.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530942406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 altera_reserved_tck  " "    0.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530942426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.692 " "Worst-case recovery slack is 30.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.692               0.000 altera_reserved_tck  " "   30.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530942439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 altera_reserved_tck  " "    0.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530942449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.925 " "Worst-case minimum pulse width slack is 14.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.925               0.000 altera_reserved_tck  " "   14.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530942455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530942455 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1680530942616 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_UART:inst41\|tmp " "Node: Clock_Divider_UART:inst41\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 Clock_Divider_UART:inst41\|tmp " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_B_DATA_IN_14 is being clocked by Clock_Divider_UART:inst41\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530943413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530943413 "|BDF_V2|Clock_Divider_UART:inst41|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 clk " "Register RAM_FFT:inst44\|RAM_FFT_Ram_FFT_Data:ram_fft_data\|altsyncram:the_altsyncram\|altsyncram_5a92:auto_generated\|ram_block1a0~PORT_A_DATA_IN_11 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530943414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530943414 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680530943414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530943414 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530945438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.422 " "Worst-case setup slack is 13.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.422               0.000 altera_reserved_tck  " "   13.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530945498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 altera_reserved_tck  " "    0.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530945516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.985 " "Worst-case recovery slack is 30.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.985               0.000 altera_reserved_tck  " "   30.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530945528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.290 " "Worst-case removal slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 altera_reserved_tck  " "    0.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530945540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.957 " "Worst-case minimum pulse width slack is 14.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.957               0.000 altera_reserved_tck  " "   14.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680530945545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530945545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530947271 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530947281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 111 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5516 " "Peak virtual memory: 5516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680530947673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 17:09:07 2023 " "Processing ended: Mon Apr 03 17:09:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680530947673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680530947673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680530947673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1680530947673 ""}
