signal PC: std_logic_vector(31 downto 0);

process(clk) is
begin	
	if rising_edge(clk) then
		PC <= PC + 4
	end if;
end process;

