<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/IPCore/ARM/PL011/vsf_pl011_uart_reg.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li class="current"><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>文件列表</span></a></li>
      <li><a href="globals.html"><span>全局定义</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_7c4af85b4b63a21df0419448cd05e964.html">IPCore</a></li><li class="navelem"><a class="el" href="dir_14da5590b4a4b84ca24402440e73776d.html">ARM</a></li><li class="navelem"><a class="el" href="dir_4bbab9326041326cf74edb2e3a98d3b9.html">PL011</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">vsf_pl011_uart_reg.h</div></div>
</div><!--header-->
<div class="contents">
<a href="vsf__pl011__uart__reg_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __VSF_PL011_USART_REG_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __VSF_PL011_USART_REG_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="____type_8h.html">utilities/compiler/__common/__type.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define structure member permissions : read only/write only/read write */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __IM</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">   38</a></span><span class="preprocessor">#   define __IM                                     const</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifndef __OM</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">   41</a></span><span class="preprocessor">#   define __OM</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifndef __IOM</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">   44</a></span><span class="preprocessor">#   define __IOM</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#ifndef VSF_DEF_REG</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="vsf__pl011__uart__reg_8h.html#a3407c9b9a32d71701e65ebd716645ad9">   50</a></span><span class="preprocessor">#   define VSF_DEF_REG(__NAME, __TOTAL_SIZE, ...)                               \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">    union {                                                                     \</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">        struct {                                                                \</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">            __VA_ARGS__                                                         \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">        };                                                                      \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">        reg##__TOTAL_SIZE##_t VALUE;                                            \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">    } __NAME</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// refer to: https://developer.arm.com/Processors/PL011</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html">   62</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__pl011__usart__reg__t.html">vsf_pl011_usart_reg_t</a> {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// 0x000 UARTDR</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a48e24ea69a45825c1696b098efafce74">   64</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a48e24ea69a45825c1696b098efafce74">VSF_DEF_REG</a>(UARTDR, 32,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DATA                        : 8;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FE                          : 1;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PE                          : 1;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BE                          : 1;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OE                          : 1;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    );</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        <span class="comment">// 0x004 UARTRSR/UARTECR</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a3407c9b9a32d71701e65ebd716645ad9">VSF_DEF_REG</a>(UARTRSR, 32,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FE                          : 1;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PE                          : 1;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BE                          : 1;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OE                          : 1;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>        );</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a3407c9b9a32d71701e65ebd716645ad9">VSF_DEF_REG</a>(UARTECR, 32,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FE                          : 1;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PE                          : 1;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BE                          : 1;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>            <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>   <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OE                          : 1;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        );</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    };</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// 0x008-0x014</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a97ef56a3179fce657d5bd0d602f23f39">   87</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a97ef56a3179fce657d5bd0d602f23f39">REG_RSVD_N</a>(32, 4);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// 0x018 UARTFR</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#ac007ec404745a5035e5f67ebda0eda8a">   89</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#ac007ec404745a5035e5f67ebda0eda8a">VSF_DEF_REG</a>(UARTFR, 32,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CTS                         : 1;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DSR                         : 1;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DCD                         : 1;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BUSY                        : 1;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXFE                        : 1;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXFF                        : 1;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXFF                        : 1;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXFE                        : 1;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RI                          : 1;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    );</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="comment">// 0x01C</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#adecee4b9a17639d525fe2cd97ca8bb8c">  101</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#adecee4b9a17639d525fe2cd97ca8bb8c">REG_RSVD_N</a>(32, 1);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// 0x020 UARTILPR</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#ada5a2aa0b6252c83d6f7920e0abd91c4">  103</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#ada5a2aa0b6252c83d6f7920e0abd91c4">VSF_DEF_REG</a>(UARTILPR, 32,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         ILPDVSR                     : 8;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    );</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// 0x024 UARTIBRD</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a97c4f2d074b8ce82d86450a441e0c46e">  107</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a97c4f2d074b8ce82d86450a441e0c46e">VSF_DEF_REG</a>(UARTIBRD, 32,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BAUD_DIVINT                 : 16;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    );</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// 0x028 UARTFBRD</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a2e779fb9e7bd595e35f5a417b616573f">  111</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a2e779fb9e7bd595e35f5a417b616573f">VSF_DEF_REG</a>(UARTFBRD, 32,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BAUD_DIVFRAC                : 5;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    );</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// 0x02C UARTLCR_H</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#af1c2776aa726f5c0e8cb48abea3848c7">  115</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#af1c2776aa726f5c0e8cb48abea3848c7">VSF_DEF_REG</a>(UARTLCR_H, 32,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BRK                         : 1;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PEN                         : 1;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         EPS                         : 1;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         STP2                        : 1;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FEN                         : 1;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         WLEN                        : 2;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         SPS                         : 1;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    );</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="comment">// 0x030 UARTCR</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a4f787db68364f15feaa3c7fbd096a846">  125</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a4f787db68364f15feaa3c7fbd096a846">VSF_DEF_REG</a>(UARTCR, 32,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         UARTEN                      : 1;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         SIREN                       : 1;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         SIRLP                       : 1;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RESERVED                    : 4;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         LBE                         : 1;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXE                         : 1;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXE                         : 1;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DTR                         : 1;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTS                         : 1;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OUT1                        : 1;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OUT2                        : 1;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTSEN                       : 1;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CTSEN                       : 1;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    );</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">// 0x034 UARTIFLS</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a87bc3d5850321711a2282f6f660c65f2">  141</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a87bc3d5850321711a2282f6f660c65f2">VSF_DEF_REG</a>(UARTIFLS, 32,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXIFLSEL                    : 3;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXIFLSEL                    : 3;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    );</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// 0x038 UARTIMSC</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a4019a984bc5a96a03a89aef56bd8cbfd">  146</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a4019a984bc5a96a03a89aef56bd8cbfd">VSF_DEF_REG</a>(UARTIMSC, 32,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RIMIM                       : 1;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CTSMIM                      : 1;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DCDMIM                      : 1;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DSRMIM                      : 1;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXIM                        : 1;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXIM                        : 1;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTIM                        : 1;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FEIM                        : 1;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PEIM                        : 1;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BEIM                        : 1;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OEIM                        : 1;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    );</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="comment">// 0x03C UARTRIS</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a986e4243dcfd0625b239be9bfe0430bf">  160</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a986e4243dcfd0625b239be9bfe0430bf">VSF_DEF_REG</a>(UARTRIS, 32,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RIRMIS                      : 1;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CTSRMIS                     : 1;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DCDRMIS                     : 1;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DSRRMIS                     : 1;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXRIS                       : 1;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXRIS                       : 1;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTRIS                       : 1;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FERIS                       : 1;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PERIS                       : 1;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BERIS                       : 1;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OERIS                       : 1;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    );</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">// 0x040 UARTMIS</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#a417b83aa10355ce8f3841b7a09ba7082">  174</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#a417b83aa10355ce8f3841b7a09ba7082">VSF_DEF_REG</a>(UARTMIS, 32,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RIMMIS                      : 1;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CTSMMIS                     : 1;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DCDMMIS                     : 1;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DSRMMIS                     : 1;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXMIS                       : 1;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXMIS                       : 1;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTMIS                       : 1;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FEMIS                       : 1;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PEMIS                       : 1;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BEMIS                       : 1;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OEMIS                       : 1;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    );</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="comment">// 0x044 UARTICR</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#aea4006c2cd197953d5efdb86a7d3f4be">  188</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#aea4006c2cd197953d5efdb86a7d3f4be">VSF_DEF_REG</a>(UARTICR, 32,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RIMIC                       : 1;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         CTSMIC                      : 1;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DCDMMIC                     : 1;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DSRMMIC                     : 1;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXIC                        : 1;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXIC                        : 1;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RTIC                        : 1;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         FEIC                        : 1;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         PEIC                        : 1;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         BEIC                        : 1;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         OEIC                        : 1;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    );</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="comment">// 0x048 UARTDMACR</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="structvsf__pl011__usart__reg__t.html#ac5b8546344cd9396d8590fe7e74d9c22">  202</a></span>    <a class="code hl_function" href="structvsf__pl011__usart__reg__t.html#ac5b8546344cd9396d8590fe7e74d9c22">VSF_DEF_REG</a>(UARTDMACR, 32,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         RXDMAE                      : 1;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         TXDMAE                      : 1;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>        <a class="code hl_define" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a>       <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>         DMAONERR                    : 1;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    );</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="vsf__pl011__uart__reg_8h.html#a314636a9896e769d05646c07b9fb15a8">  207</a></span>} <a class="code hl_struct" href="structvsf__pl011__usart__reg__t.html">vsf_pl011_usart_reg_t</a>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>}</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a____type_8h_html"><div class="ttname"><a href="____type_8h.html">__type.h</a></div></div>
<div class="ttc" id="ai__io__systick_8h_html_a0e1b07bbc5af28a654767bb3dfb132ad"><div class="ttname"><a href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a></div><div class="ttdeci">volatile uint32_t reg32_t</div><div class="ttdef"><b>Definition</b> i_io_systick.h:120</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html">vsf_pl011_usart_reg_t</a></div><div class="ttdef"><b>Definition</b> vsf_pl011_uart_reg.h:62</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a2e779fb9e7bd595e35f5a417b616573f"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a2e779fb9e7bd595e35f5a417b616573f">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTFBRD, 32, __IOM reg32_t BAUD_DIVFRAC :5;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a4019a984bc5a96a03a89aef56bd8cbfd"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a4019a984bc5a96a03a89aef56bd8cbfd">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTIMSC, 32, __IOM reg32_t RIMIM :1;__IOM reg32_t CTSMIM :1;__IOM reg32_t DCDMIM :1;__IOM reg32_t DSRMIM :1;__IOM reg32_t RXIM :1;__IOM reg32_t TXIM :1;__IOM reg32_t RTIM :1;__IOM reg32_t FEIM :1;__IOM reg32_t PEIM :1;__IOM reg32_t BEIM :1;__IOM reg32_t OEIM :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a417b83aa10355ce8f3841b7a09ba7082"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a417b83aa10355ce8f3841b7a09ba7082">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTMIS, 32, __IM reg32_t RIMMIS :1;__IM reg32_t CTSMMIS :1;__IM reg32_t DCDMMIS :1;__IM reg32_t DSRMMIS :1;__IM reg32_t RXMIS :1;__IM reg32_t TXMIS :1;__IM reg32_t RTMIS :1;__IM reg32_t FEMIS :1;__IM reg32_t PEMIS :1;__IM reg32_t BEMIS :1;__IM reg32_t OEMIS :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a48e24ea69a45825c1696b098efafce74"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a48e24ea69a45825c1696b098efafce74">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTDR, 32, __IOM reg32_t DATA :8;__IOM reg32_t FE :1;__IOM reg32_t PE :1;__IOM reg32_t BE :1;__IOM reg32_t OE :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a4f787db68364f15feaa3c7fbd096a846"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a4f787db68364f15feaa3c7fbd096a846">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTCR, 32, __IOM reg32_t UARTEN :1;__IOM reg32_t SIREN :1;__IOM reg32_t SIRLP :1;__IOM reg32_t RESERVED :4;__IOM reg32_t LBE :1;__IOM reg32_t TXE :1;__IOM reg32_t RXE :1;__IOM reg32_t DTR :1;__IOM reg32_t RTS :1;__IOM reg32_t OUT1 :1;__IOM reg32_t OUT2 :1;__IOM reg32_t RTSEN :1;__IOM reg32_t CTSEN :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a87bc3d5850321711a2282f6f660c65f2"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a87bc3d5850321711a2282f6f660c65f2">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTIFLS, 32, __IOM reg32_t TXIFLSEL :3;__IOM reg32_t RXIFLSEL :3;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a97c4f2d074b8ce82d86450a441e0c46e"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a97c4f2d074b8ce82d86450a441e0c46e">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTIBRD, 32, __IOM reg32_t BAUD_DIVINT :16;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a97ef56a3179fce657d5bd0d602f23f39"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a97ef56a3179fce657d5bd0d602f23f39">vsf_pl011_usart_reg_t::REG_RSVD_N</a></div><div class="ttdeci">REG_RSVD_N(32, 4)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_a986e4243dcfd0625b239be9bfe0430bf"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#a986e4243dcfd0625b239be9bfe0430bf">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTRIS, 32, __IM reg32_t RIRMIS :1;__IM reg32_t CTSRMIS :1;__IM reg32_t DCDRMIS :1;__IM reg32_t DSRRMIS :1;__IM reg32_t RXRIS :1;__IM reg32_t TXRIS :1;__IM reg32_t RTRIS :1;__IM reg32_t FERIS :1;__IM reg32_t PERIS :1;__IM reg32_t BERIS :1;__IM reg32_t OERIS :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_ac007ec404745a5035e5f67ebda0eda8a"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#ac007ec404745a5035e5f67ebda0eda8a">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTFR, 32, __IOM reg32_t CTS :1;__IOM reg32_t DSR :1;__IOM reg32_t DCD :1;__IOM reg32_t BUSY :1;__IOM reg32_t RXFE :1;__IOM reg32_t TXFF :1;__IOM reg32_t RXFF :1;__IOM reg32_t TXFE :1;__IOM reg32_t RI :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_ac5b8546344cd9396d8590fe7e74d9c22"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#ac5b8546344cd9396d8590fe7e74d9c22">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTDMACR, 32, __IOM reg32_t RXDMAE :1;__IOM reg32_t TXDMAE :1;__IOM reg32_t DMAONERR :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_ada5a2aa0b6252c83d6f7920e0abd91c4"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#ada5a2aa0b6252c83d6f7920e0abd91c4">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTILPR, 32, __IOM reg32_t ILPDVSR :8;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_adecee4b9a17639d525fe2cd97ca8bb8c"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#adecee4b9a17639d525fe2cd97ca8bb8c">vsf_pl011_usart_reg_t::REG_RSVD_N</a></div><div class="ttdeci">REG_RSVD_N(32, 1)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_aea4006c2cd197953d5efdb86a7d3f4be"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#aea4006c2cd197953d5efdb86a7d3f4be">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTICR, 32, __OM reg32_t RIMIC :1;__OM reg32_t CTSMIC :1;__OM reg32_t DCDMMIC :1;__OM reg32_t DSRMMIC :1;__OM reg32_t RXIC :1;__OM reg32_t TXIC :1;__OM reg32_t RTIC :1;__OM reg32_t FEIC :1;__OM reg32_t PEIC :1;__OM reg32_t BEIC :1;__OM reg32_t OEIC :1;)</div></div>
<div class="ttc" id="astructvsf__pl011__usart__reg__t_html_af1c2776aa726f5c0e8cb48abea3848c7"><div class="ttname"><a href="structvsf__pl011__usart__reg__t.html#af1c2776aa726f5c0e8cb48abea3848c7">vsf_pl011_usart_reg_t::VSF_DEF_REG</a></div><div class="ttdeci">VSF_DEF_REG(UARTLCR_H, 32, __IOM reg32_t BRK :1;__IOM reg32_t PEN :1;__IOM reg32_t EPS :1;__IOM reg32_t STP2 :1;__IOM reg32_t FEN :1;__IOM reg32_t WLEN :2;__IOM reg32_t SPS :1;)</div></div>
<div class="ttc" id="avsf__pl011__uart__reg_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition</b> vsf_pl011_uart_reg.h:41</div></div>
<div class="ttc" id="avsf__pl011__uart__reg_8h_html_a3407c9b9a32d71701e65ebd716645ad9"><div class="ttname"><a href="vsf__pl011__uart__reg_8h.html#a3407c9b9a32d71701e65ebd716645ad9">VSF_DEF_REG</a></div><div class="ttdeci">#define VSF_DEF_REG(__NAME, __TOTAL_SIZE,...)</div><div class="ttdef"><b>Definition</b> vsf_pl011_uart_reg.h:50</div></div>
<div class="ttc" id="avsf__pl011__uart__reg_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition</b> vsf_pl011_uart_reg.h:38</div></div>
<div class="ttc" id="avsf__pl011__uart__reg_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition</b> vsf_pl011_uart_reg.h:44</div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  由提交
  <a href="https://github.com/vsfteam/vsf/commit/0b59261377e2875fc06cebab4e14a0df1c31b32e" target="_blank">vsfteam/vsf@0b59261</a>
  生成
</div>