
---------- Begin Simulation Statistics ----------
final_tick                               168949706000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281385                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711132                       # Number of bytes of host memory used
host_op_rate                                   281947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   355.38                       # Real time elapsed on the host
host_tick_rate                              475399553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168950                       # Number of seconds simulated
sim_ticks                                168949706000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.689497                       # CPI: cycles per instruction
system.cpu.discardedOps                        197617                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35730825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591892                       # IPC: instructions per cycle
system.cpu.numCycles                        168949706                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       133218881                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       279331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        567281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       876710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1754371                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4378                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397383                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642738                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112904                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110708                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896067                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51240820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51240820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51241289                       # number of overall hits
system.cpu.dcache.overall_hits::total        51241289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       921886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         921886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       929836                       # number of overall misses
system.cpu.dcache.overall_misses::total        929836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48298458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48298458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48298458000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48298458000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52162706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52162706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52171125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52171125                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017823                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52390.922522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52390.922522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51942.985645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51942.985645                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97091                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3454                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.109728                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       779611                       # number of writebacks
system.cpu.dcache.writebacks::total            779611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52944                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       868942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       868942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       876886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       876886                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44948728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44948728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45754482999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45754482999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016808                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51728.110737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51728.110737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52178.370962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52178.370962                       # average overall mshr miss latency
system.cpu.dcache.replacements                 876377                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40658402                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40658402                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       527249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22178237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22178237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41185651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41185651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42064.066504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42064.066504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       527206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       527206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21121899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21121899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40063.844114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40063.844114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10582418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10582418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26120221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26120221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66187.967677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66187.967677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23826829000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23826829000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69722.911838                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69722.911838                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          469                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           469                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7950                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7950                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    805754999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    805754999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943580                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943580                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101429.380539                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101429.380539                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       561000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       561000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       140250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       140250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       138250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       138250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.414658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52118250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            876889                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.435402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.414658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105219291                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105219291                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703755                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555183                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057205                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235880                       # number of overall hits
system.cpu.icache.overall_hits::total        10235880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72731000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72731000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72731000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72731000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94089.262613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94089.262613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94089.262613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94089.262613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71185000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71185000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92089.262613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92089.262613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92089.262613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92089.262613                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72731000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72731000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94089.262613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94089.262613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92089.262613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92089.262613                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.784274                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13242.759379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.784274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20474079                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20474079                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168949706000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               589595                       # number of demand (read+write) hits
system.l2.demand_hits::total                   589692                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              589595                       # number of overall hits
system.l2.overall_hits::total                  589692                       # number of overall hits
system.l2.demand_misses::.cpu.inst                676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             287295                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287971                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               676                       # number of overall misses
system.l2.overall_misses::.cpu.data            287295                       # number of overall misses
system.l2.overall_misses::total                287971                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30714960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30781754000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30714960000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30781754000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           876890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               877663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          876890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              877663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.874515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.327629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.874515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.327629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328111                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98807.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106910.875581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106891.853694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98807.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106910.875581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106891.853694                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200162                       # number of writebacks
system.l2.writebacks::total                    200162                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        287290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       287290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287966                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24968677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25021951000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24968677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25021951000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.874515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.327624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328105                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.874515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.327624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328105                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78807.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86911.055032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86892.032393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78807.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86911.055032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86892.032393                       # average overall mshr miss latency
system.l2.replacements                         283400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       779611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           779611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       779611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       779611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          293                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           293                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19328224000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19328224000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.518187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109147.823337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109147.823337                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15786584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15786584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.518187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89147.936278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89147.936278                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.874515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98807.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98807.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.874515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78807.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78807.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        424942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            424942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       110212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11386736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11386736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       535154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103316.662432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103316.662432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       110207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9182093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9182093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83316.785685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83316.785685                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8084.891795                       # Cycle average of tags in use
system.l2.tags.total_refs                     1753692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    291592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.014198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.461129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.771661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8009.659005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986925                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          561                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3799574                       # Number of tag accesses
system.l2.tags.data_accesses                  3799574                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    200149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    286431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005836228500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11734                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11734                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              804990                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200162                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287966                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200162                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    859                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287966                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               200162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.466422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.062653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.153032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11505     98.05%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          175      1.49%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.10%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11734                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.054883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.021705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5752     49.02%     49.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              189      1.61%     50.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5203     44.34%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              577      4.92%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11734                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   54976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18429824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12810368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    109.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168949675000                       # Total gap between requests
system.mem_ctrls.avgGap                     346117.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18331584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12807808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 256076.207673306024                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 108503201.538569107652                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75808406.556209102273                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       287290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       200162                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18575500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10185045250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4001475022250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27478.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35452.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19991182.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18386496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18429760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12810368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12810368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       287289                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287965                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       200162                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        200162                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       256076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    108828221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        109084298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       256076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       256076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     75823559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        75823559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     75823559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       256076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    108828221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       184907857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               287107                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              200122                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12049                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4820364500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1435535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10203620750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16789.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35539.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145821                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101997                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.250435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.078060                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.545219                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184566     77.10%     77.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29730     12.42%     89.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5882      2.46%     91.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1593      0.67%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9325      3.90%     96.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          625      0.26%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          534      0.22%     97.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          665      0.28%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6479      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18374848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12807808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              108.759278                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.808407                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       873800340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       464420715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1031001720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     529417620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13336458720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41367874830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30040582080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87643556025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.755304                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77667512500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5641480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85640713500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       835594200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       444098490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1018942260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     515219220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13336458720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  42590954610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29010620160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87751887660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.396510                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  74983689000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5641480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  88324537000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200162                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79153                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       855246                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 855246                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31240128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31240128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287966                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1367929000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1567742250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            535927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       979773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          180004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2630156                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2632033                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106016000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              106086656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          283400                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12810368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1161063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064038                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1156303     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4753      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1161063                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168949706000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3314255000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2630671995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
