// Seed: 923541492
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input wor module_0,
    input supply1 id_3,
    output tri0 id_4,
    output uwire id_5,
    output wor id_6,
    output supply0 id_7,
    input supply0 id_8
);
  logic id_10;
  assign module_1.id_3 = 0;
  generate
    always @(1 * (id_2) or negedge -1 == 1) {id_8 & 1, id_0} = id_2 == 1;
  endgenerate
endmodule
module module_0 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri   module_1,
    output uwire id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  tri0  id_7,
    input  tri0  id_8
);
  assign id_4 = !id_1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_4,
      id_4,
      id_6,
      id_6,
      id_7
  );
endmodule
