use pgc_defs;
//use pgc_IOB_TILES_input_inc,pgc_WLSR2_input_inc,pgc_PLL_input_inc;
use pgc_USCM_input_inc,pgc_IOCK_input_inc,pgc_PLL_input_inc;
use pgc_CLKDLYT_input_inc,pgc_CLKDLYB_input_inc;


package pgc4k_funcs_connect_clk
{

function connect_uscm_input
(
    int tx,
    int ty, 
    int tx_ckeb2,
    int ty_ckeb2,
    int tx_ckeb2d,
    int ty_ckeb2d,
    int ty_clkdlyt,
    int ty_clkdlyb
)
{
    int sx = tx * NUM_GRID_X;
    int sy = ty * NUM_GRID_Y;
    int sx_ckeb2 = tx_ckeb2 * NUM_GRID_X;
    int sy_ckeb2 = ty_ckeb2 * NUM_GRID_Y;
    int sx_ckeb2d = tx_ckeb2d * NUM_GRID_X;
    int sy_ckeb2d = ty_ckeb2d * NUM_GRID_Y;
    int sy_clkdlyt= ty_clkdlyt * NUM_GRID_Y;
    int sy_clkdlyb= ty_clkdlyb * NUM_GRID_Y;

    connect
      (
       <pin CLK_IN[0]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[0]     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[10]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV0_OUT[0]    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[11]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV0_OUT[1]    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[12]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV1_OUT[0]    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[13]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV1_OUT[1]    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[14]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV0_OUT[0]    of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IN[15]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV0_OUT[1]    of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IN[16]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV1_OUT[0]    of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IN[17]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_DIV1_OUT[1]    of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IN[18]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[19]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[1]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[1]     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[20]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS2_PLL0_OUT    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[21]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS3_PLL0_OUT    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[22]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[23]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[24]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS2_PLL1_OUT    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[25]           of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS3_PLL1_OUT    of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[26]           of <device USCM_TILE @ [sx,sy]>> => <wire CLK_CFGS_OUT       of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN[2]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT            of <device CLKDLYT_TILE @ [sx,sy_clkdlyt]>>,
       <pin CLK_IN[3]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_L          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_IN[4]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_M          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_IN[5]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_R          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_IN[6]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[0]     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IN[7]            of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[1]     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IN[8]            of <device USCM_TILE @ [sx,sy]>> => <wire TIEHI              of <device USCM_TILE    @ [sx,sy]>>,
       <pin CLK_IN[9]            of <device USCM_TILE @ [sx,sy]>> => <wire TIEHI              of <device USCM_TILE    @ [sx,sy]>>,
       <pin CLK_IN_CKEB[0]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[0] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[10]      of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[2] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[11]      of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[3] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[12]      of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[4] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[13]      of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[5] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[14]      of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[6] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[15]      of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[7] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[1]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[1] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[2]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[2] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[3]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[3] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[4]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[4] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[5]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[5] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[6]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[6] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[7]       of <device USCM_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[7] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[8]       of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[0] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IN_CKEB[9]       of <device USCM_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[1] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L0[1] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L0[2] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L0[3] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[0]     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L0[4] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT            of <device CLKDLYT_TILE @ [sx,sy_clkdlyt]>>,
       <pin CLK_IOCKBRGMUX_L0[5] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[0] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOCKBRGMUX_L0[6] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[0] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L1[1] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L1[2] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L1[3] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[1]     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_L1[4] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT            of <device CLKDLYT_TILE @ [sx,sy_clkdlyt]>>,
       <pin CLK_IOCKBRGMUX_L1[5] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[1] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOCKBRGMUX_L1[6] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[1] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_R0[1] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_R0[2] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_R0[3] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[0]     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOCKBRGMUX_R0[4] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_L          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_IOCKBRGMUX_R0[5] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[0] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOCKBRGMUX_R0[6] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[0] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_R1[1] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_R1[2] of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOCKBRGMUX_R1[3] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_PIO_OUT[1]     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOCKBRGMUX_R1[4] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_M          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_IOCKBRGMUX_R1[5] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[1] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOCKBRGMUX_R1[6] of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRG_O[1] of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOMUX2PLL_R[0]   of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_O[0] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_IOMUX2PLL_R[1]   of <device USCM_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_O[1] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLKOP_PLL_D          of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLKOP_PLL_U          of <device USCM_TILE @ [sx,sy]>> => <wire CLKOP_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLKOS_PLL_D          of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL0_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLKOS_PLL_U          of <device USCM_TILE @ [sx,sy]>> => <wire CLKOS_PLL1_OUT     of <device CKEB2_TILE   @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_P_BL             of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_L          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_P_BM             of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_M          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_P_BR             of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT_R          of <device CLKDLYB_TILE @ [sx,sy_clkdlyb]>>,
       <pin CLK_P_TM             of <device USCM_TILE @ [sx,sy]>> => <wire CLK_OUT            of <device CLKDLYT_TILE @ [sx,sy_clkdlyt]>>,

       <pin CLK_P_TL             of <device USCM_TILE @ [sx,sy]>> => <wire TIEHI              of <device USCM_TILE    @ [sx,sy]>>,
       <pin CLK_P_TR             of <device USCM_TILE @ [sx,sy]>> => <wire TIEHI              of <device USCM_TILE    @ [sx,sy]>>
      );

    

}//end of function connect_uscm_input
/****************************************************************************************************
*****************************************************************************************************/
function connect_iock_input
(
    int tx,
    int ty, 
    int tx_ckeb2,
    int ty_ckeb2,
    int tx_ckeb2d,
    int ty_ckeb2d,
    int ty_analog,
    int tx_iob0,
    int ty_iob0,
    int tx_iob2,
    int ty_iob2,
    int ty_plld,
    int ty_pllt,
    int tx_uscm
)
{
    int sx = tx * NUM_GRID_X + 3;
    int sy = ty * NUM_GRID_Y;
    int sx_ckeb2 = tx_ckeb2 * NUM_GRID_X;
    int sy_ckeb2 = ty_ckeb2 * NUM_GRID_Y;
    int sx_ckeb2d = tx_ckeb2d * NUM_GRID_X;
    int sy_ckeb2d = ty_ckeb2d * NUM_GRID_Y;

    int sy_analog = ty_analog * NUM_GRID_Y;
    int sy_plld = ty_plld * NUM_GRID_Y;
    int sy_pllt = ty_pllt * NUM_GRID_Y;

    int sx_iob0 = tx_iob0 * NUM_GRID_X;
    int sy_iob0 = ty_iob0 * NUM_GRID_Y;

    int sx_iob2 = tx_iob2 * NUM_GRID_X;
    int sy_iob2 = ty_iob2 * NUM_GRID_Y;

    int sx_dll=tx * NUM_GRID_X + 3 ;
    int sy_dll= (tx>tx_uscm) ? 2 * NUM_GRID_Y : 30 * NUM_GRID_Y;

    if(tx>tx_uscm)
    {
    connect
      (
       <pin CLKOP_PLL0        of <device IOCK_TILE @ [sx,sy]>> => <wire CLKOP_PLL0_OUT     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLKOP_PLL1        of <device IOCK_TILE @ [sx,sy]>> => <wire CLKOP_PLL1_OUT     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLKOS_PLL0        of <device IOCK_TILE @ [sx,sy]>> => <wire CLKOS_PLL0_OUT     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLKOS_PLL1        of <device IOCK_TILE @ [sx,sy]>> => <wire CLKOS_PLL1_OUT     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_FR_IOCKBRG[1] of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_BRG_OUT[1]     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_FR_IOCKBRG[0] of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_BRG_OUT[0]     of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin PCLKTB_0          of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_DLY_L_OUT      of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin PCLKTB_1          of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_DLY_M_OUT      of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin PCLKTB_2          of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_DLY_R_OUT      of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[15]   of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[7] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[14]   of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[6] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[13]   of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[5] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[12]   of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[4] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[11]   of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[3] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[10]   of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[2] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[9]    of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[1] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[8]    of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[0] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[7]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[7] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[6]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[6] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[5]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[5] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[4]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[4] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[3]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[3] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[2]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[2] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[1]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[1] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin CLK_CKEB_IN[0]    of <device IOCK_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[0] of <device CKEB2_TILE  @ [sx_ckeb2d,sy_ckeb2d]>>,
       <pin PCLKLR_1          of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_OUT[1]         of <device IOCK_TILE    @ [sx,sy]>>,
       <pin PCLKLR_0          of <device IOCK_TILE @ [sx,sy]>> => <wire CLK_OUT[0]         of <device IOCK_TILE    @ [sx,sy]>>,
       <pin DLL_STEP          of <device IOCK_TILE @ [sx,sy]>> => <wire CTRL_CODE_T        of <device DLL_TILE     @ [sx_dll,sy_dll]>>,
       <pin PCLK[1]           of <device IOCK_TILE @ [sx,sy]>> => <wire DIN[31]            of <device IOB2_4K_TILE @ [sx_iob2,sy_iob2]>>,
       <pin PCLK[0]           of <device IOCK_TILE @ [sx,sy]>> => <wire DIN[43]            of <device IOB2_4K_TILE @ [sx_iob2,sy_iob2]>>,
       <pin CLK_CFGS          of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLK_GLOBAL        of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOP_PLLD        of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOP_PLLU        of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOS2_PLLD       of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOS2_PLLU       of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOS3_PLLD       of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOS3_PLLU       of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOS_PLLD        of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLKOS_PLLU        of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLK_IOMUX2PLL_R[1]   of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLK_IOMUX2PLL_R[0]   of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLK_PIO2PLL_R[1]     of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>,
       <pin CLK_PIO2PLL_R[0]     of <device IOCK_TILE @ [sx,sy]>> => <wire TIEH              of <device IOCK_TILE    @ [sx,sy]>>
      );
     }
     else
     {
      connect
      (
       <pin CLK_FR_IOCKBRG[1]  of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_BRG_OUT[1]     of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_FR_IOCKBRG[0]  of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_BRG_OUT[0]     of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin PCLKTB_0           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_DLY_L_OUT      of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin PCLKTB_1           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_DLY_M_OUT      of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin PCLKTB_2           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_DLY_R_OUT      of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[15]    of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[7] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_GLOBAL         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[7] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[14]    of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[6] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[13]    of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[5] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[12]    of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[4] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[11]    of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[3] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[10]    of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[2] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[9]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[1] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[8]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTL[0] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOMUX2PLL_R[1] of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_O[1] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_IOMUX2PLL_R[0] of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_O[0] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_PIO2PLL_R[1]   of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_PIO2PLL_OUT[1] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_PIO2PLL_R[0]   of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_PIO2PLL_OUT[0] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[7]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[7] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[6]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[6] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[5]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[5] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[4]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[4] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[3]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[3] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[2]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[2] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[1]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[1] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLK_CKEB_IN[0]     of <device IOCK_7K_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTL[0] of <device CKEB2_TILE     @ [sx_ckeb2,sy_ckeb2]>>,
       <pin CLKOP_PLL0         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOP_PLLD_BUF     of <device IOCK_7K_TILE      @ [sx,sy]>>,
       <pin CLKOP_PLL1         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOP_PLLU_BUF     of <device IOCK_7K_TILE      @ [sx,sy]>>,
       <pin CLKOS_PLL0         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS_PLLD_BUF     of <device IOCK_7K_TILE      @ [sx,sy]>>,
       <pin CLKOS_PLL1         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS_PLLU_BUF     of <device IOCK_7K_TILE      @ [sx,sy]>>,
       <pin PCLKLR_1           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_OUT[1]         of <device IOCK_7K_TILE      @ [sx,sy]>>,
       <pin PCLKLR_0           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_OUT[0]         of <device IOCK_7K_TILE      @ [sx,sy]>>,
       <pin PCLK[1]            of <device IOCK_7K_TILE @ [sx,sy]>> => <wire DIN[43]            of <device IOB0_4K_TILE   @ [sx_iob0,sy_iob0]>>,
       <pin PCLK[0]            of <device IOCK_7K_TILE @ [sx,sy]>> => <wire DIN[33]            of <device IOB0_4K_TILE   @ [sx_iob0,sy_iob0]>>,
       <pin CLK_CFGS           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLK_USER_O           of <device ANALOG_4K_TILE @ [sx,sy_analog]>>,
       <pin CLKOP_PLLD         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOP              of <device PLL_TILE       @ [sx,sy_plld]>>,
       <pin CLKOP_PLLU         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOP              of <device PLL_TILE       @ [sx,sy_pllt]>>,
       <pin CLKOS2_PLLD        of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS2             of <device PLL_TILE       @ [sx,sy_plld]>>,
       <pin CLKOS2_PLLU        of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS2             of <device PLL_TILE       @ [sx,sy_pllt]>>,
       <pin CLKOS3_PLLD        of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS3             of <device PLL_TILE       @ [sx,sy_plld]>>,
       <pin CLKOS3_PLLU        of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS3             of <device PLL_TILE       @ [sx,sy_pllt]>>,
       <pin CLKOS_PLLD         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS              of <device PLL_TILE       @ [sx,sy_plld]>>,
       <pin CLKOS_PLLU         of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CLKOS              of <device PLL_TILE       @ [sx,sy_pllt]>>,
       <pin DLL_STEP           of <device IOCK_7K_TILE @ [sx,sy]>> => <wire CTRL_CODE_B        of <device DLL_TILE       @ [sx,sy_dll]>>
      );
     }


}//end of connect_iock_input
/****************************************************************************************************
*****************************************************************************************************/
function connect_ckeb2_input
(
    int tx,
    int ty, 
    int ty_iock, 
    int tx_uscm,
    int ty_uscm
)
{
    int sx = tx * NUM_GRID_X;
    int sy = ty * NUM_GRID_Y;
    int sy_iock = ty_iock * NUM_GRID_Y;
    int sx_uscm = tx_uscm * NUM_GRID_X;
    int sy_uscm = ty_uscm * NUM_GRID_Y;
    int sx_iock = (tx < tx_uscm) ? 1 * NUM_GRID_X + 3 : 20 * NUM_GRID_X + 3;

    if(tx<tx_uscm)
    {
    connect
      (
       <pin CLK_IN[15]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[7]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[14]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[6]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[13]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[5]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[12]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[4]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[11]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[3]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[10]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[2]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[9]          of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[1]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[8]          of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[0]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[7]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[7]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[6]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[6]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[5]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[5]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[4]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[4]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[3]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[3]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[2]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[2]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[1]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[1]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLK_IN[0]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[0]     of <device CKEB2_TILE @ [sx,sy]>>,
       <pin CLKOP_PLL0_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOP_PLLD_BUF         of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOP_PLL1_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOP_PLLU_BUF         of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOS2_PLL0_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS2_PLLD_BUF        of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOS2_PLL1_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS2_PLLU_BUF        of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOS3_PLL0_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS3_PLLD_BUF        of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOS3_PLL1_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS3_PLLU_BUF        of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOS_PLL0_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS_PLLD_BUF         of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLKOS_PLL1_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS_PLLU_BUF         of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_CFGS_IN        of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_CFGS_BUF           of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_DIV0_IN[1]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_0[1]           of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_DIV0_IN[0]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_0[0]           of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_DIV1_IN[1]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_1[1]           of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_DIV1_IN[0]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_1[0]           of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_IOPRE2BRG_I[1] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRGMUX[1]    of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_IOPRE2BRG_I[0] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRGMUX[0]    of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_PIO_IN[1]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_OUT[1]             of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_PIO_IN[0]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_OUT[0]             of <device IOCK_7K_TILE  @ [sx_iock,sy_iock]>>,
       <pin CLK_BRG_IN[0]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_BRG_L0             of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_BRG_IN[1]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_BRG_L1             of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[7]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[7]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[6]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[6]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[5]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[5]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[4]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[4]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[3]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[3]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[2]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[2]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[1]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[1]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_GLOBAL_IN[0]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_L[0]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_IOMUX2PLL_I[1] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_R_BUF[1] of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_IOMUX2PLL_I[0] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_R_BUF[0] of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_PIO2PLL_IN[1]  of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_PIO2PLL_R[1]       of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_PIO2PLL_IN[0]  of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_PIO2PLL_R[0]       of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_DLY_L_IN       of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_P_TL_BUF           of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_DLY_M_IN       of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_P_TM_BUF           of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin CLK_DLY_R_IN       of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_P_TR_BUF           of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[7]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[7]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[6]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[6]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[5]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[5]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[4]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[4]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[3]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[3]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[2]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[2]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[1]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[1]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>,
       <pin SIG_GLOBAL_IN[0]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_L[0]        of <device USCM_TILE  @ [sx_uscm,sy_uscm]>>
      );
   }
   else
   {
    connect
      (
        <pin CLK_IN[15]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[7]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[14]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[6]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[13]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[5]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[12]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[4]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[11]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[3]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[10]         of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[2]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[9]          of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[1]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[8]          of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_OUTR[0]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[7]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[7]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[6]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[6]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[5]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[5]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[4]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[4]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[3]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[3]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[2]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[2]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[1]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[1]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_IN[0]          of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_OUTR[0]   of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_DIV0_IN[1]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_0[1]         of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_DIV0_IN[0]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_0[0]         of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_DIV1_IN[1]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_1[1]         of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_DIV1_IN[0]     of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_DIV_1[0]         of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_IOMUX2PLL_I[1] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_BUF[1] of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_IOMUX2PLL_I[0] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOMUX2PLL_BUF[0] of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_IOPRE2BRG_I[1] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRGMUX[1]  of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_IOPRE2BRG_I[0] of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_IOPRE2BRGMUX[0]  of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_PIO_IN[1]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_OUT[1]           of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLK_PIO_IN[0]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_OUT[0]           of <device IOCK_TILE   @ [sx_iock,sy_iock]>>,
        <pin CLKOP_PLL0_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOP_PLL_D_BUF      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLKOP_PLL1_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOP_PLL_U_BUF      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLKOS_PLL0_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS_PLL_D_BUF      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLKOS_PLL1_IN      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLKOS_PLL_U_BUF      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_BRG_IN[0]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_BRG_R0           of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_BRG_IN[1]      of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_BRG_R1           of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[7]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[7]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[6]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[6]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[5]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[5]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[4]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[4]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[3]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[3]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[2]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[2]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[1]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[1]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_GLOBAL_IN[0]   of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_GLOBAL_R[0]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_DLY_L_IN       of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_P_BL_BUF         of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_DLY_M_IN       of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_P_BM_BUF         of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_DLY_R_IN       of <device CKEB2_TILE @ [sx,sy]>> => <wire CLK_P_BR_BUF         of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[7]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[7]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[6]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[6]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[5]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[5]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[4]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[4]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[3]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[3]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[2]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[2]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[1]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[1]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin SIG_GLOBAL_IN[0]   of <device CKEB2_TILE @ [sx,sy]>> => <wire SIG_GLOBAL_R[0]      of <device USCM_TILE   @ [sx_uscm,sy_uscm]>>,
        <pin CLK_PIO2PLL_IN[1]     of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_PIO2PLL_IN[0]     of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLK_CFGS_IN        of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLKOS2_PLL0_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLKOS2_PLL1_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLKOS3_PLL0_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>,
        <pin CLKOS3_PLL1_IN     of <device CKEB2_TILE @ [sx,sy]>> => <wire TIEHI                of <device CKEB2_TILE @ [sx,sy]>>
      );
   }

}//end of function connect_ckeb2_input
/****************************************************************************************************
*****************************************************************************************************/
function connect_clkdly_4k_input
(
    int tx,
    int ty, 
    int tx_iob3, 
    int ty_iob3, 
    int tx_iob4, 
    int tx_iob5, 
    int tx_iob1, 
    int ty_iob1,
    int tx_uscm,
    int ty_uscm 
)
{
    int sx = tx * NUM_GRID_X;
    int sy = ty * NUM_GRID_Y;
    int tx_dll = (ty<ty_uscm) ? 20 : 1;
    int ty_dll = (ty<ty_uscm) ? 2 : 30;
    int sx_dll = tx_dll * NUM_GRID_X + 3;
    int sy_dll = ty_dll * NUM_GRID_Y;
    int sx_iob3 = tx_iob3 * NUM_GRID_X;
    int sy_iob3 = ty_iob3 * NUM_GRID_Y;
    int sx_iob4 = tx_iob4 * NUM_GRID_X;
    int sx_iob5 = tx_iob5 * NUM_GRID_X;
    int sx_iob1 = tx_iob1 * NUM_GRID_X;
    int sy_iob1 = ty_iob1 * NUM_GRID_Y;

    if(ty<ty_uscm)
    {
    connect
      (
       <pin CLK_IN_R       of <device CLKDLYB_TILE @ [sx,sy]>> => <wire DIN[8]     of <device IOB3_4K_TILE @ [sx_iob3,sy_iob3]>>,
       <pin CLK_IN_M       of <device CLKDLYB_TILE @ [sx,sy]>> => <wire DIN[6]     of <device IOB4_4K_TILE @ [sx_iob4,sy_iob3]>>,
       <pin CLK_IN_L       of <device CLKDLYB_TILE @ [sx,sy]>> => <wire DIN[16]     of <device IOB5_4K_TILE @ [sx_iob5,sy_iob3]>>,
       <pin DLL_INDLY_STEP of <device CLKDLYB_TILE @ [sx,sy]>> => <wire CTRL_CODE_B of <device DLL_TILE     @ [sx_dll,sy_dll]>>
      );
    }
    else
    { 
    connect
      (
       <pin CLK_IN       of <device CLKDLYT_TILE @ [sx,sy]>> => <wire DIN[32]     of <device IOB1_4K_TILE @ [sx_iob1,sy_iob1]>>,
       <pin DLL_INDLY_STEP of <device CLKDLYT_TILE @ [sx,sy]>> => <wire CTRL_CODE_T of <device DLL_TILE     @ [sx_dll,sy_dll]>>
      );
    }
}//end of function connect_CLKDLY_4k_input

/****************************************************************************************************
*****************************************************************************************************/
function connect_IOLCLK_4K_input
(
    int tx,
    int ty, 
    int ty_iock
)
{
    string iol = (tx==1) ? "IOLL_TILE" : "IOLR_TILE";
    int sx = tx * NUM_GRID_X + 3;
    int sy = ty * NUM_GRID_Y;
    int sy_iock = ty_iock * NUM_GRID_Y;
    string iock = (tx==1) ? "IOCK_7K_TILE" : "IOCK_TILE" ;
    string clk_iol =  (ty<11) ? "CLK_IOL_DD" 
                    : (ty>27) ? "CLK_IOL_UU"
                    : (ty<18) ? "CLK_IOL_DU"
                    : "CLK_IOL_UD" ;
    connect
      (
        <pin CLK_IN of <device *iol@[sx,sy]>> => <wire *clk_iol of <device *iock @[sx,sy_iock]>>
      );

    

}//end of function connect_IOLCLK_4K_input

/****************************************************************************************************
*****************************************************************************************************/
function connect_CKEB_4k_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_ckeb2,
    unsigned int ty_ckeb2,
    unsigned int tx_ckeb2d,
    unsigned int ty_ckeb2d,
    unsigned int tx_uscm,
    unsigned int ty_uscm
)
{
    unsigned int sx, sy;

    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_uscm = tx_uscm * NUM_GRID_X;
    int sy_uscm = ty_uscm * NUM_GRID_Y;
    int sx_ckeb2 = tx_ckeb2 * NUM_GRID_X;
    int sy_ckeb2 = ty_ckeb2 * NUM_GRID_Y;
    int sx_ckeb2d = tx_ckeb2d * NUM_GRID_X;
    int sy_ckeb2d = ty_ckeb2d * NUM_GRID_Y;
    
    if(tx<tx_uscm)
    {
      connect 
        (
           <pin CLK_IN[15:8] of <device CKEB_TILE @ [sx,sy]>> => (tx<tx_ckeb2) ? <wire CLK_GLOBAL_OUTL of <device CKEB2_TILE @ [sx_ckeb2,sy_ckeb2]>>
                                                                              : <wire CLK_GLOBAL_OUTR of <device CKEB2_TILE @ [sx_ckeb2,sy_ckeb2]>>,

           <pin CLK_IN[7:0] of <device CKEB_TILE @ [sx,sy]>> => (tx<tx_ckeb2) ? <wire SIG_GLOBAL_OUTL of <device CKEB2_TILE @ [sx_ckeb2,sy_ckeb2]>>
                                                                             : <wire SIG_GLOBAL_OUTR of <device CKEB2_TILE @ [sx_ckeb2,sy_ckeb2]>>
        );
    }
    else
    {
     connect 
       (
          <pin CLK_IN[15:8] of <device CKEB_TILE @ [sx,sy]>> => (tx<tx_ckeb2d) ? <wire CLK_GLOBAL_OUTL of <device CKEB2_TILE @ [sx_ckeb2d,sy_ckeb2d]>>
                                                                             : <wire CLK_GLOBAL_OUTR of <device CKEB2_TILE @ [sx_ckeb2d,sy_ckeb2d]>>,

          <pin CLK_IN[7:0] of <device CKEB_TILE @ [sx,sy]>> => (tx<tx_ckeb2d) ? <wire SIG_GLOBAL_OUTL of <device CKEB2_TILE @ [sx_ckeb2d,sy_ckeb2d]>>
                                                                            : <wire SIG_GLOBAL_OUTR of <device CKEB2_TILE @ [sx_ckeb2d,sy_ckeb2d]>>
       );
     }
} //end of connect_CKEB_4k_input

/****************************************************************************************************
*****************************************************************************************************/
function connect_SRB_CLK_4k_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_uscm,
    unsigned int ty_uscm,
    unsigned int ty_blank,
    unsigned int tx_ckeb2,
    unsigned int tx_ckeb2d,
    unsigned int num_tx
)
{
    int sx,sy;
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_uscm,sy_uscm;
    sx_uscm = tx_uscm * NUM_GRID_X;
    sy_uscm = ty_uscm * NUM_GRID_Y;

    string ckeb;
    ckeb = (tx==1) ? "IOCK_7K_TILE" : (tx==num_tx-2) ? "IOCK_TILE" :(tx==tx_uscm-1) ? "USCM_TILE" : (tx==tx_ckeb2) ? "CKEB2_TILE" : (tx==tx_ckeb2d) ? "CKEB2_TILE":"CKEB_TILE";
    int sx_ckeb = ((tx==1)||(tx==num_tx-2)) ? sx+3 : (tx==tx_uscm-1) ? sx_uscm : sx;
    int sy_ckeb = ((tx==1)||(tx==num_tx-2)) ? (ty_blank-1)*NUM_GRID_Y : (tx==tx_uscm-1) ? sy_uscm : ty_blank*NUM_GRID_Y;

    connect
      (
          <pin G0 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[0] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[0] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G1 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[1] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[1] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G2 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[2] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[2] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G3 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[3] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[3] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G4 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[4] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[4] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G5 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[5] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[5] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G6 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[6] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[6] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G7 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[7] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[7] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,

          <pin G8 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[8] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[8] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G9 of <device SRB_TILE @ [sx,sy]>>   => (ty>ty_blank) ? <wire CLK_OUTT[9] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[9] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G10 of <device SRB_TILE @ [sx,sy]>>  => (ty>ty_blank) ? <wire CLK_OUTT[10] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[10] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G11 of <device SRB_TILE @ [sx,sy]>>  => (ty>ty_blank) ? <wire CLK_OUTT[11] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[11] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G12 of <device SRB_TILE @ [sx,sy]>>  => (ty>ty_blank) ? <wire CLK_OUTT[12] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[12] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G13 of <device SRB_TILE @ [sx,sy]>>  => (ty>ty_blank) ? <wire CLK_OUTT[13] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[13] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G14 of <device SRB_TILE @ [sx,sy]>>  => (ty>ty_blank) ? <wire CLK_OUTT[14] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[14] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>,
          <pin G15 of <device SRB_TILE @ [sx,sy]>>  => (ty>ty_blank) ? <wire CLK_OUTT[15] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
                                                                     : <wire CLK_OUTB[15] of <device *ckeb @ [sx_ckeb,sy_ckeb]>>
      );   
 
}//end of function connect_SRB_CLK_4k_input

/****************************************************************************************************
*****************************************************************************************************/
function connect_DLLCLK_4K_input
(
    int tx,
    int ty, 
    int ty_iock
)
{

    int sx = tx * NUM_GRID_X + 3;
    int sy = ty * NUM_GRID_Y;
    int sy_iock = ty_iock * NUM_GRID_Y;
    connect
      (
        <pin CLK_IO of <device DLL_TILE@[sx,sy]>> => (ty>ty_iock) ? <wire CLK_IOL_UU of <device IOCK_7K_TILE @[sx,sy_iock]>>
                                                                  : <wire CLK_IOL_DD of <device IOCK_TILE @[sx,sy_iock]>>
      );

    

}//end of function connect_DLLCLK_4K_input

} //end of package pgc4k_funcs_connect_clk
