// File: add_mul.v
// Generated by MyHDL 0.9dev
// Date: Sat Jun 28 21:00:49 2014


`timescale 1ns/10ps

module add_mul (
    d3,
    a2,
    clk,
    x2,
    x3,
    x4,
    x5,
    p,
    even_odd
);


output signed [23:0] d3;
reg signed [23:0] d3;
output signed [23:0] a2;
reg signed [23:0] a2;
input clk;
input signed [23:0] x2;
input signed [23:0] x3;
input signed [23:0] x4;
input signed [23:0] x5;
input p;
input even_odd;





