m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1
vfreq_divider
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z0 !s110 1685062201
!i10b 1
!s100 8WXVTdnAmCWIHHLCWcT;n1
I9HFY]`LSeR1Z_LmmJg8Ti1
Z1 VDg1SIo80bB@j0V0VzS_@n1
!s105 freq_divider_sv_unit
S1
Z2 dC:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/simulation/modelsim
w1685061984
8C:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/freq_divider.sv
FC:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/freq_divider.sv
L0 11
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1685062201.000000
!s107 C:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/freq_divider.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/freq_divider.sv|
!i113 1
o-work work -sv
Z5 tCvgOpt 0
vfreq_divider_vlg_vec_tst
R0
!i10b 1
!s100 Ebai?CEh4;Ef^1Tb?C[oJ0
IXC21a1SJiZM8]eQ_33?A`2
R1
R2
w1685061453
8C:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/simulation/modelsim/Waveform.vwf.vt
FC:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/simulation/modelsim/Waveform.vwf.vt
L0 29
R3
r1
!s85 0
31
R4
!s107 C:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/simulation/modelsim/Waveform.vwf.vt|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/beako/Documents/cpen311/cpen311-lab1/component_projects/frequency_divider/simulation/modelsim/Waveform.vwf.vt|
!i113 1
o-work work
R5
