Fitter report for I-O-Guard-NEORV32
Sun Mar 10 17:41:32 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Sun Mar 10 17:41:32 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; I-O-Guard-NEORV32                              ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CEBA4F23C7                                    ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 6,705 / 18,480 ( 36 % )                        ;
; Total registers                 ; 7145                                           ;
; Total pins                      ; 160 / 224 ( 71 % )                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,394,112 / 3,153,920 ( 76 % )                 ;
; Total RAM Blocks                ; 294 / 308 ( 95 % )                             ;
; Total DSP Blocks                ; 0 / 66 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0 / 4 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.9%      ;
;     Processor 3            ;   8.4%      ;
;     Processor 4            ;   8.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                               ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_i~inputCLKENA0                                                                                                                                                                                 ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|clk_div[1]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|clk_div[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|clk_div[6]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|clk_div[6]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|clk_div[11]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|clk_div[11]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.pending                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.pending~DUPLICATE                                                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.timeout[0]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.timeout[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.timeout[2]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.timeout[2]~DUPLICATE                                                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.B_BUSY                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.B_BUSY~DUPLICATE                                                                                                    ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.B_RETIRE                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.B_RETIRE~DUPLICATE                                                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][8]                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][8]~DUPLICATE                                                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][17]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][17]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][23]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][23]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][28]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][28]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][6]                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][6]~DUPLICATE                                                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][10]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][10]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][17]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][17]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][25]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][25]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][26]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][26]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][27]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][27]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|CURRENT_STATE.IDLE                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|CURRENT_STATE.IDLE~DUPLICATE                                   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[11]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[11]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[18]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[18]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[23]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[23]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[1]                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[1]~DUPLICATE                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[3]                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[3]~DUPLICATE                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[4]                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[4]~DUPLICATE                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[9]                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[9]~DUPLICATE                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[14]                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[14]~DUPLICATE                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[17]                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_ROUND_COUNTER[17]~DUPLICATE                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][4]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][4]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][6]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][18]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][18]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][24]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][24]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][25]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][25]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][27]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][27]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][29]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][29]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][31]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][31]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][1]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][1]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][5]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][6]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][13]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][13]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][19]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][19]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][25]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][25]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][5]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][7]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][7]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][8]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][8]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][13]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][13]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][22]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][22]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][24]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][24]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][31]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[2][31]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][6]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][7]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][7]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][9]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][9]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][16]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][16]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][22]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][22]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][23]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][23]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][25]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][25]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][29]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][29]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][30]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][30]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][7]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][7]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][16]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][16]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[4][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][5]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][6]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][8]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][8]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][17]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][17]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][5]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][8]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][8]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][19]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][19]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][23]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][23]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][27]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][27]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][31]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[6][31]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][1]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][1]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][17]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][17]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][18]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][18]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][30]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[7][30]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][2]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][10]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][10]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][11]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][11]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][12]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][12]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][13]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][13]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][20]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][20]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][22]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][22]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][25]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][25]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][26]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][26]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][27]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][27]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][2]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][3]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][3]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][4]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][5]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][5]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][6]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][6]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][7]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][7]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][8]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][8]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][11]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][11]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][17]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][17]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][19]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][19]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][21]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][21]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][24]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[1][24]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][1]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][1]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][2]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][3]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][3]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][4]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][5]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][5]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][7]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][7]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][13]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][13]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][15]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][15]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][16]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[2][16]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][1]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][1]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][4]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][6]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][6]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][11]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][11]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][13]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][13]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][16]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][16]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][22]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[3][22]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][1]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][1]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][8]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][8]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][11]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][11]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][14]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[4][14]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][0]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][0]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][1]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][1]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][2]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][4]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][5]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][5]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][6]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][6]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][8]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][8]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][9]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][9]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][10]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][10]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][11]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][11]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][13]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][13]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][18]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][18]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][20]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][20]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][28]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[5][28]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][1]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][1]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][13]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][13]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][14]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][14]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][17]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][17]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][21]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][21]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][25]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][25]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][28]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][28]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][29]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[6][29]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][0]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][0]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][2]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][7]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][7]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][11]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][11]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][12]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][12]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][16]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][16]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][18]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][18]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][22]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][22]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][24]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][24]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][25]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][25]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][26]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][26]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][27]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][27]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][28]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][28]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][31]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[7][31]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][0]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][0]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][10]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][10]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][13]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][13]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][21]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[8][21]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][1]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][1]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][2]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][4]~DUPLICATE                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][10]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][10]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][12]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][12]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][14]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][14]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][20]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][20]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][21]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][21]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][22]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][22]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][23]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][23]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][24]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][24]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][27]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][27]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][28]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][28]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][29]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][29]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][30]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][30]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][31]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[9][31]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][1]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][1]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][4]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][4]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][13]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][13]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][16]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][16]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][17]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][17]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][18]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][18]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][20]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][20]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][23]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][23]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][24]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][24]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][25]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][25]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][27]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][27]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][30]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[10][30]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][1]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][1]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][4]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][4]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][5]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][6]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][7]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][7]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][9]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][9]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][16]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][16]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][22]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][22]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][23]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][23]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][24]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][24]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][25]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][25]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][27]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][27]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][29]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][29]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][30]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][30]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][31]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[11][31]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][1]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][1]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][2]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][4]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][4]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][5]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][6]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][7]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][7]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][9]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][9]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][13]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][13]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][16]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][16]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][17]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][17]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][20]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][20]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][22]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][22]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][23]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][23]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][24]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][24]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][27]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][27]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][29]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][29]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][30]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][30]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][31]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[12][31]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][0]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][0]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][3]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][8]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][8]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][9]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][9]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][12]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][12]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][13]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][13]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][16]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][16]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][19]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][19]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][20]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][20]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][21]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][21]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][22]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][22]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][23]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][23]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][24]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][24]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][25]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][25]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][26]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][26]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][27]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][27]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][28]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][28]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][29]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][29]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][30]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[13][30]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][11]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][11]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][14]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][14]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][18]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][18]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][19]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][19]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][20]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[14][20]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][9]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][9]~DUPLICATE                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][10]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][10]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][15]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][15]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][17]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][17]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][19]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][19]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][20]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[15][20]~DUPLICATE                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[4]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[4]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[5]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[5]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[8]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[8]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[9]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[9]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[12]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[12]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[17]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[17]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[19]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[19]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[24]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[24]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[2]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[2]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[3]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[3]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[6]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[6]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[7]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[7]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[8]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[8]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[9]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[9]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[10]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[10]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[15]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[15]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[16]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[16]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[27]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[27]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[28]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[28]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[29]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|b[29]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[5]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[5]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[6]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[6]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[7]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[7]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[8]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[8]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[11]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[11]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[17]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[17]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[19]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[19]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[21]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[21]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[26]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|c[26]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|d[14]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|d[14]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[2]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[2]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[6]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[6]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[8]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[8]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[14]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|e[14]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[0]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[0]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[4]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[4]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[5]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[5]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[6]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[6]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[7]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[7]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[10]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[10]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[12]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[12]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[20]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[20]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[21]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[21]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[22]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[22]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[24]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[24]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[29]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[29]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[30]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[30]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[31]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|f[31]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[1]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[1]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[2]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[2]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[3]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[3]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[4]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[4]~DUPLICATE                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[10]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[10]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[12]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[12]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[13]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[13]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[15]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[15]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[17]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[17]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[19]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[19]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[21]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[21]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[31]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|g[31]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|h[26]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|h[26]~DUPLICATE                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.cnt[0]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.cnt[0]~DUPLICATE       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_BUSY ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_BUSY~DUPLICATE ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[2]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[2]~DUPLICATE   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[3]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[3]~DUPLICATE   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[7]   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[7]~DUPLICATE   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[10]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[10]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[13]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[13]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[20]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[20]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[21]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[21]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[24]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[24]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[25]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[25]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[26]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[26]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[27]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[27]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[1]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[1]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[3]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[3]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[5]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[5]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[7]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[7]~DUPLICATE  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[12] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[12]~DUPLICATE ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[13] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[13]~DUPLICATE ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[27] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[27]~DUPLICATE ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[1]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[1]~DUPLICATE       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[2]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[2]~DUPLICATE       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[3]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[3]~DUPLICATE       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[8]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[8]~DUPLICATE       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[12]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[12]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[24]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[24]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[26]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[26]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[30]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[30]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[33]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[33]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[35]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[35]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[37]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[37]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[38]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[38]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[39]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[39]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[44]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[44]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[47]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[47]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[49]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[49]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[51]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[51]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[52]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[52]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[54]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[54]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[57]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[57]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[58]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[58]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[59]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[59]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[60]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[60]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[63]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[63]~DUPLICATE      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]~DUPLICATE                                   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[4]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[4]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[5]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[5]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[6]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[6]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[8]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[8]~DUPLICATE                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[13]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[13]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[19]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[19]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[22]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[22]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[24]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[24]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[25]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[25]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[28]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[28]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[29]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[29]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[30]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[30]~DUPLICATE                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|d_bus_ben_o[0]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|d_bus_ben_o[0]~DUPLICATE                                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|d_bus_ben_o[3]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|d_bus_ben_o[3]~DUPLICATE                                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|mar[22]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|mar[22]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|misaligned                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|misaligned~DUPLICATE                                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][3]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][3]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][4]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][4]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][5]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][5]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][6]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][6]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][7]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][7]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][10]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][10]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][13]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][13]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][15]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][15]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][18]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][18]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][22]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][22]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][23]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][23]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][26]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][26]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][29]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][29]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][30]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][30]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][31]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[0][31]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][1]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][1]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][2]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][2]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][5]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][5]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][7]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][7]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][9]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][9]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][10]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][10]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][11]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][11]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][18]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][18]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][24]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][24]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][31]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.hi[2][31]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][0]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][0]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][1]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][1]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][2]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][2]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][4]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][4]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][5]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][5]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][6]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][6]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][7]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][7]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][9]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][9]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][12]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][12]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][13]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][13]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][15]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][15]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][17]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][17]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][18]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[0][18]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][0]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][0]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][1]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][1]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][3]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][3]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][5]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][5]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][6]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][6]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][7]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][7]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][11]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][11]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][12]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][12]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][16]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][16]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][23]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][23]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][25]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.lo[2][25]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[5]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[5]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[17]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[17]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[2]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[2]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[10]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[10]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[27]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[27]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[29]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[29]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_op[1]                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_op[1]~DUPLICATE                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state.DEBUG_OFFLINE                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state.DEBUG_OFFLINE~DUPLICATE                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[24]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[24]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[26]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[26]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[31]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[31]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[1]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[1]~DUPLICATE                                                                   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[3]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[3]~DUPLICATE                                                                   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[6]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[6]~DUPLICATE                                                                   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[11]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[11]~DUPLICATE                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[12]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[12]~DUPLICATE                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[13]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[13]~DUPLICATE                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[15]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[15]~DUPLICATE                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[26]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[26]~DUPLICATE                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[10]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[10]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.ALU_WAIT                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.ALU_WAIT~DUPLICATE                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.DISPATCH                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.DISPATCH~DUPLICATE                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_WAIT                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_WAIT~DUPLICATE                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.TRAP_ENTER                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.TRAP_ENTER~DUPLICATE                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.TRAP_EXECUTE                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.TRAP_EXECUTE~DUPLICATE                                                           ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[7]                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[7]~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[8]                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[8]~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[9]                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[9]~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[11]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[11]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[14]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[14]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[17]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[17]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[21]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[21]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[22]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[22]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[26]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[26]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[31]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[31]~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart~DUPLICATE                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state.IF_REQUEST                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state.IF_REQUEST~DUPLICATE                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.align                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.align~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]~DUPLICATE                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[1][13]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[1][13]~DUPLICATE                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[0]                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[0]~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5]                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5]~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]~DUPLICATE                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[1]                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[1]~DUPLICATE                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[7]                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[7]~DUPLICATE                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[20]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[20]~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[3]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[3]~DUPLICATE                                                                                     ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[16]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[16]~DUPLICATE                                                                                    ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[17]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[17]~DUPLICATE                                                                                    ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[18]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[18]~DUPLICATE                                                                                    ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[30]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[30]~DUPLICATE                                                                                    ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.resume_ack                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.resume_ack~DUPLICATE                                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[1]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[1]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.hart_halted                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.hart_halted~DUPLICATE                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[1]                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[1]~DUPLICATE                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.dmihardreset                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.dmihardreset~DUPLICATE                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.state.DMI_IDLE                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.state.DMI_IDLE~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.state.DMI_WRITE                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.state.DMI_WRITE~DUPLICATE                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[12]                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[12]~DUPLICATE                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[13]                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[13]~DUPLICATE                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[16]                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[16]~DUPLICATE                                                                            ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.IR_EXIT1                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.IR_EXIT1~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.IR_SHIFT                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.IR_SHIFT~DUPLICATE                                                                       ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.IR_UPDATE                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.IR_UPDATE~DUPLICATE                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.LOGIC_RESET                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.LOGIC_RESET~DUPLICATE                                                                    ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[0]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[0]~DUPLICATE                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[10]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[10]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[22]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[22]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[25]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[25]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[34]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[34]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[35]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[35]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[16]                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[16]~DUPLICATE                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[0]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[0]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[4]                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[4]~DUPLICATE                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rden                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rden~DUPLICATE                                                                                                   ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[3]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[3]~DUPLICATE                                                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[4]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[4]~DUPLICATE                                                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[5]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[5]~DUPLICATE                                                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[6]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[6]~DUPLICATE                                                                                                        ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|ctrl[1]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|ctrl[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|ctrl[2]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|ctrl[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[2]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[2]~DUPLICATE                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[3]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[3]~DUPLICATE                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[4]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[4]~DUPLICATE                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[7]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[7]~DUPLICATE                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[11]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[11]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[12]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[12]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[13]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[13]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[14]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[14]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[16]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[16]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[19]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[19]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[21]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[21]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[22]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[22]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[24]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[24]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[25]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[25]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[27]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[27]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[30]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[30]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[0]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[2]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[2]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[3]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[5]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[5]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[10]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[10]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[11]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[11]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[15]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[15]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[21]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[21]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[23]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[23]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[24]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[24]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[25]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[25]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[26]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi[26]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[0]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[1]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[2]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[2]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[3]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[4]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[4]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[10]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[10]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[11]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[11]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[12]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[12]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[15]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[15]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[16]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[16]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[18]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[18]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[21]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[21]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[25]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[25]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[26]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[26]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[27]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo[27]~DUPLICATE                                                                                                ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[9]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[9]~DUPLICATE                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[17]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[17]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[22]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[22]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[24]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[24]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[26]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[26]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[8]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[8]~DUPLICATE                                                                                              ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[12]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[12]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[25]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[25]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[27]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[27]~DUPLICATE                                                                                             ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|bus_rsp_o.data[25]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|bus_rsp_o.data[25]~DUPLICATE                                                                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[3]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.enable                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.enable~DUPLICATE                                                                                                  ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o~DUPLICATE                                                                     ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.r_pnt[0]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.r_pnt[0]~DUPLICATE                                                               ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|free_o                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|free_o~DUPLICATE                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o~DUPLICATE                                                                     ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[3]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[3]~DUPLICATE                                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[1]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[1]~DUPLICATE                                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[0]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[0]~DUPLICATE                                                                                         ;                  ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[0]~DUPLICATE                                                                                          ;                  ;                       ;
; neorv32_top:neorv32_top_inst|rstn_ext_sreg[0]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|rstn_ext_sreg[0]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|rstn_ext_sreg[1]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|rstn_ext_sreg[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; neorv32_top:neorv32_top_inst|rstn_ext_sreg[2]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; neorv32_top:neorv32_top_inst|rstn_ext_sreg[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 17868 ) ; 0.00 % ( 0 / 17868 )       ; 0.00 % ( 0 / 17868 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 17868 ) ; 0.00 % ( 0 / 17868 )       ; 0.00 % ( 0 / 17868 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 17868 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/output_files/I-O-Guard-NEORV32.pin.


+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+-----------------------+------+
; Resource                                                    ; Usage                 ; %    ;
+-------------------------------------------------------------+-----------------------+------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,705 / 18,480        ; 36 % ;
; ALMs needed [=A-B+C]                                        ; 6,705                 ;      ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,250 / 18,480        ; 39 % ;
;         [a] ALMs used for LUT logic and registers           ; 1,915                 ;      ;
;         [b] ALMs used for LUT logic                         ; 4,042                 ;      ;
;         [c] ALMs used for registers                         ; 1,293                 ;      ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;      ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 981 / 18,480          ; 5 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 436 / 18,480          ; 2 %  ;
;         [a] Due to location constrained logic               ; 0                     ;      ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;      ;
;         [c] Due to LAB input limits                         ; 434                   ;      ;
;         [d] Due to virtual I/Os                             ; 0                     ;      ;
;                                                             ;                       ;      ;
; Difficulty packing design                                   ; Low                   ;      ;
;                                                             ;                       ;      ;
; Total LABs:  partially or completely used                   ; 1,037 / 1,848         ; 56 % ;
;     -- Logic LABs                                           ; 1,037                 ;      ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;      ;
;                                                             ;                       ;      ;
; Combinational ALUT usage for logic                          ; 10,665                ;      ;
;     -- 7 input functions                                    ; 54                    ;      ;
;     -- 6 input functions                                    ; 1,355                 ;      ;
;     -- 5 input functions                                    ; 723                   ;      ;
;     -- 4 input functions                                    ; 665                   ;      ;
;     -- <=3 input functions                                  ; 7,868                 ;      ;
; Combinational ALUT usage for route-throughs                 ; 1,244                 ;      ;
;                                                             ;                       ;      ;
; Dedicated logic registers                                   ; 7,145                 ;      ;
;     -- By type:                                             ;                       ;      ;
;         -- Primary logic registers                          ; 6,415 / 36,960        ; 17 % ;
;         -- Secondary logic registers                        ; 730 / 36,960          ; 2 %  ;
;     -- By function:                                         ;                       ;      ;
;         -- Design implementation registers                  ; 6,503                 ;      ;
;         -- Routing optimization registers                   ; 642                   ;      ;
;                                                             ;                       ;      ;
; Virtual pins                                                ; 0                     ;      ;
; I/O pins                                                    ; 160 / 224             ; 71 % ;
;     -- Clock pins                                           ; 8 / 9                 ; 89 % ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %  ;
;                                                             ;                       ;      ;
; M10K blocks                                                 ; 294 / 308             ; 95 % ;
; Total MLAB memory bits                                      ; 0                     ;      ;
; Total block memory bits                                     ; 2,394,112 / 3,153,920 ; 76 % ;
; Total block memory implementation bits                      ; 3,010,560 / 3,153,920 ; 95 % ;
;                                                             ;                       ;      ;
; Total DSP Blocks                                            ; 0 / 66                ; 0 %  ;
;                                                             ;                       ;      ;
; Fractional PLLs                                             ; 0 / 4                 ; 0 %  ;
; Global signals                                              ; 1                     ;      ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %  ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %  ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %  ;
; JTAGs                                                       ; 0 / 1                 ; 0 %  ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %  ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %  ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %  ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %  ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %  ;
; Average interconnect usage (total/H/V)                      ; 28.0% / 26.9% / 31.5% ;      ;
; Peak interconnect usage (total/H/V)                         ; 68.8% / 65.8% / 78.2% ;      ;
; Maximum fan-out                                             ; 7439                  ;      ;
; Highest non-global fan-out                                  ; 2318                  ;      ;
; Total fan-out                                               ; 70903                 ;      ;
; Average fan-out                                             ; 3.60                  ;      ;
+-------------------------------------------------------------+-----------------------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6705 / 18480 ( 36 % ) ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6705                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7250 / 18480 ( 39 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1915                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4042                  ; 0                              ;
;         [c] ALMs used for registers                         ; 1293                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 981 / 18480 ( 5 % )   ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 436 / 18480 ( 2 % )   ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 434                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 1037 / 1848 ( 56 % )  ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 1037                  ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 10665                 ; 0                              ;
;     -- 7 input functions                                    ; 54                    ; 0                              ;
;     -- 6 input functions                                    ; 1355                  ; 0                              ;
;     -- 5 input functions                                    ; 723                   ; 0                              ;
;     -- 4 input functions                                    ; 665                   ; 0                              ;
;     -- <=3 input functions                                  ; 7868                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1244                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 6415 / 36960 ( 17 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 730 / 36960 ( 2 % )   ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 6503                  ; 0                              ;
;         -- Routing optimization registers                   ; 642                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 160                   ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2394112               ; 0                              ;
; Total block memory implementation bits                      ; 3010560               ; 0                              ;
; M10K block                                                  ; 294 / 308 ( 95 % )    ; 0 / 308 ( 0 % )                ;
; Clock enable block                                          ; 1 / 104 ( < 1 % )     ; 0 / 104 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 80650                 ; 0                              ;
;     -- Registered Connections                               ; 26378                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 54                    ; 0                              ;
;     -- Output Ports                                         ; 106                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; SW0          ; U13   ; 4A       ; 33           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW1          ; V13   ; 4A       ; 33           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW2          ; T13   ; 4A       ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW3          ; T12   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW4          ; AA15  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW5          ; AB15  ; 4A       ; 36           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW6          ; AA14  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW7          ; AA13  ; 4A       ; 34           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW8          ; AB13  ; 4A       ; 33           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW9          ; AB12  ; 4A       ; 33           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; clk_i        ; M9    ; 3B       ; 22           ; 0            ; 0            ; 7439                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; gpio_1_i[0]  ; R14   ; 4A       ; 50           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[10] ; B6    ; 8A       ; 14           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[11] ; E7    ; 8A       ; 8            ; 45           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[12] ; D7    ; 8A       ; 10           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[13] ; T18   ; 5A       ; 54           ; 14           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[14] ; T19   ; 5A       ; 54           ; 14           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[15] ; W8    ; 3A       ; 11           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[16] ; T9    ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[17] ; H8    ; 8A       ; 20           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[18] ; G6    ; 8A       ; 8            ; 45           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[19] ; V10   ; 3B       ; 16           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[1]  ; V15   ; 4A       ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[20] ; V6    ; 3A       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[21] ; B5    ; 8A       ; 16           ; 45           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[22] ; C6    ; 8A       ; 12           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[23] ; L22   ; 5B       ; 54           ; 19           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[24] ; N6    ; 3A       ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[25] ; T20   ; 5A       ; 54           ; 14           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[26] ; L8    ; 7A       ; 34           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[27] ; P8    ; 3B       ; 18           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[28] ; C15   ; 7A       ; 43           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[29] ; G10   ; 8A       ; 22           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[2]  ; N20   ; 5B       ; 54           ; 18           ; 77           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[30] ; R11   ; 3B       ; 25           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[31] ; H18   ; 7A       ; 48           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[3]  ; T17   ; 5A       ; 54           ; 14           ; 60           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[4]  ; Y11   ; 3B       ; 29           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[5]  ; P17   ; 5A       ; 54           ; 17           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[6]  ; P19   ; 5A       ; 54           ; 17           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[7]  ; P18   ; 5A       ; 54           ; 17           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[8]  ; J18   ; 7A       ; 48           ; 45           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; gpio_1_i[9]  ; A5    ; 8A       ; 16           ; 45           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; jtag_tck_i   ; H16   ; 7A       ; 44           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; jtag_tdi_i   ; B12   ; 7A       ; 36           ; 45           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; jtag_tms_i   ; A13   ; 7A       ; 42           ; 45           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; jtag_trst_i  ; A12   ; 7A       ; 36           ; 45           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key0         ; U7    ; 3A       ; 10           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key1         ; W9    ; 3A       ; 11           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key2         ; M7    ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key3         ; M6    ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; rstn_i       ; P22   ; 5A       ; 54           ; 16           ; 54           ; 13                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; spi_dat_i    ; B11   ; 7A       ; 32           ; 45           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; uart0_rxd_i  ; F13   ; 7A       ; 40           ; 45           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX00        ; U21   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX01        ; V21   ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX02        ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX03        ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX04        ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX05        ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX06        ; AA22  ; 4A       ; 46           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX10        ; AA20  ; 4A       ; 44           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX11        ; AB20  ; 4A       ; 40           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX12        ; AA19  ; 4A       ; 44           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX13        ; AA18  ; 4A       ; 43           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX14        ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX15        ; AA17  ; 4A       ; 43           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX16        ; U22   ; 4A       ; 51           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX20        ; Y19   ; 4A       ; 48           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX21        ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX22        ; AA10  ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX23        ; Y14   ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX24        ; V14   ; 4A       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX25        ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX26        ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX30        ; Y16   ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX31        ; W16   ; 4A       ; 46           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX32        ; Y17   ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX33        ; V16   ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX34        ; U17   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX35        ; V18   ; 4A       ; 51           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX36        ; V19   ; 4A       ; 51           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX40        ; U20   ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX41        ; Y20   ; 4A       ; 48           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX42        ; V20   ; 4A       ; 44           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX43        ; U16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX44        ; U15   ; 4A       ; 43           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX45        ; Y15   ; 4A       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX46        ; P9    ; 3B       ; 29           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX50        ; N9    ; 3B       ; 29           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX51        ; M8    ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX52        ; T14   ; 4A       ; 43           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX53        ; P14   ; 4A       ; 50           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX54        ; C1    ; 2A       ; 0            ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX55        ; C2    ; 2A       ; 0            ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX56        ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_0_o[0]  ; R21   ; 5A       ; 54           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[10] ; Y10   ; 3B       ; 23           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[11] ; G8    ; 8A       ; 20           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[12] ; A15   ; 7A       ; 46           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[13] ; J9    ; 8A       ; 18           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[14] ; H6    ; 8A       ; 8            ; 45           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[15] ; C8    ; 8A       ; 10           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[16] ; AB10  ; 3B       ; 25           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[17] ; J13   ; 7A       ; 42           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[18] ; AA8   ; 3B       ; 19           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[19] ; B10   ; 8A       ; 16           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[1]  ; P16   ; 5A       ; 54           ; 17           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[20] ; J19   ; 7A       ; 48           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[21] ; G18   ; 7A       ; 48           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[22] ; AA12  ; 3B       ; 29           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[23] ; A10   ; 8A       ; 18           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[24] ; E2    ; 2A       ; 0            ; 20           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[25] ; R10   ; 3B       ; 25           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[26] ; E16   ; 7A       ; 50           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[27] ; L7    ; 8A       ; 22           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[28] ; H15   ; 7A       ; 44           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[29] ; E10   ; 8A       ; 14           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[2]  ; N21   ; 5B       ; 54           ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[30] ; K17   ; 5B       ; 54           ; 20           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[31] ; D13   ; 7A       ; 36           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[3]  ; N19   ; 5B       ; 54           ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[4]  ; M18   ; 5B       ; 54           ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[5]  ; L17   ; 5B       ; 54           ; 20           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[6]  ; M20   ; 5B       ; 54           ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[7]  ; M21   ; 5B       ; 54           ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[8]  ; E14   ; 7A       ; 40           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_0_o[9]  ; J8    ; 8A       ; 20           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_o[0]    ; N16   ; 5B       ; 54           ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[1]    ; B16   ; 7A       ; 52           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[2]    ; M16   ; 5B       ; 54           ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[3]    ; C16   ; 7A       ; 52           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[4]    ; D17   ; 7A       ; 50           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[5]    ; K20   ; 7A       ; 52           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[6]    ; K21   ; 5B       ; 54           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[7]    ; K22   ; 5B       ; 54           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_o[8]    ; N8    ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; gpio_o[9]    ; J7    ; 8A       ; 20           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; jtag_tdo_o   ; B13   ; 7A       ; 42           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[0]       ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[1]       ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[2]       ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[3]       ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[4]       ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[5]       ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[6]       ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[7]       ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[8]       ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[9]       ; L1    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_clk_o    ; H11   ; 7A       ; 34           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_csn_o[0] ; C11   ; 7A       ; 32           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_csn_o[1] ; AB7   ; 3B       ; 18           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_csn_o[2] ; G12   ; 7A       ; 34           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_csn_o[3] ; D6    ; 8A       ; 12           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_csn_o[4] ; M22   ; 5B       ; 54           ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_csn_o[5] ; E15   ; 7A       ; 46           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_csn_o[6] ; A14   ; 7A       ; 46           ; 45           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_csn_o[7] ; H14   ; 7A       ; 42           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; spi_dat_o    ; K9    ; 7A       ; 34           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart0_txd_o  ; F12   ; 7A       ; 38           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 13 / 16 ( 81 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 7 / 16 ( 44 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 17 / 32 ( 53 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 48 / 48 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 14 / 16 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 31 / 48 ( 65 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 20 / 32 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; gpio_1_i[9]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; gpio_0_o[23]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; jtag_trst_i                     ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 230        ; 7A       ; jtag_tms_i                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 218        ; 7A       ; spi_csn_o[6]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A15      ; 216        ; 7A       ; gpio_0_o[12]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; led[1]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; led[0]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; gpio_0_o[18]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; HEX22                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; gpio_0_o[22]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; SW7                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 111        ; 4A       ; SW6                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 116        ; 4A       ; SW4                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; HEX15                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA18     ; 129        ; 4A       ; HEX13                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 130        ; 4A       ; HEX12                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; HEX10                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; HEX06                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; spi_csn_o[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; gpio_0_o[16]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; SW9                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; SW8                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; SW5                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; HEX21                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; HEX14                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; HEX11                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB21     ; 124        ; 4A       ; HEX26                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; HEX25                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; gpio_1_i[21]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B6       ; 268        ; 8A       ; gpio_1_i[10]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; gpio_0_o[19]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; spi_dat_i                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 240        ; 7A       ; jtag_tdi_i                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 228        ; 7A       ; jtag_tdo_o                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; gpio_o[1]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; HEX54                           ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C2       ; 18         ; 2A       ; HEX55                           ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; gpio_1_i[22]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; gpio_0_o[15]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; spi_csn_o[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; gpio_1_i[28]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C16      ; 206        ; 7A       ; gpio_o[3]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; spi_csn_o[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 276        ; 8A       ; gpio_1_i[12]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; gpio_0_o[31]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; gpio_o[4]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; gpio_0_o[24]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; gpio_1_i[11]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; gpio_0_o[29]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; gpio_0_o[8]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E15      ; 215        ; 7A       ; spi_csn_o[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E16      ; 209        ; 7A       ; gpio_0_o[26]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; uart0_txd_o                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F13      ; 233        ; 7A       ; uart0_rxd_i                     ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; gpio_1_i[18]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; gpio_0_o[11]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; gpio_1_i[29]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; spi_csn_o[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; gpio_0_o[21]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; gpio_0_o[14]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; gpio_1_i[17]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; spi_clk_o                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; spi_csn_o[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H15      ; 221        ; 7A       ; gpio_0_o[28]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ; 219        ; 7A       ; jtag_tck_i                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; gpio_1_i[31]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; gpio_o[9]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; gpio_0_o[9]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; gpio_0_o[13]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; gpio_0_o[17]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; gpio_1_i[8]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J19      ; 212        ; 7A       ; gpio_0_o[20]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; spi_dat_o                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; gpio_0_o[30]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; gpio_o[5]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K21      ; 183        ; 5B       ; gpio_o[6]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K22      ; 185        ; 5B       ; gpio_o[7]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L1       ; 21         ; 2A       ; led[9]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; led[8]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; gpio_0_o[27]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; gpio_1_i[26]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; gpio_0_o[5]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; gpio_1_i[23]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; key3                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 72         ; 3A       ; key2                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 86         ; 3B       ; HEX51                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M9       ; 88         ; 3B       ; clk_i                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; gpio_o[2]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; gpio_0_o[4]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; gpio_0_o[6]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M21      ; 181        ; 5B       ; gpio_0_o[7]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M22      ; 175        ; 5B       ; spi_csn_o[4]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 24         ; 2A       ; led[5]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; led[4]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; gpio_1_i[24]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; gpio_o[8]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N9       ; 104        ; 3B       ; HEX50                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; gpio_o[0]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; gpio_0_o[3]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N20      ; 171        ; 5B       ; gpio_1_i[2]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 173        ; 5B       ; gpio_0_o[2]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; gpio_1_i[27]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; HEX46                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; HEX53                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; gpio_0_o[1]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P17      ; 169        ; 5A       ; gpio_1_i[5]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P18      ; 168        ; 5A       ; gpio_1_i[7]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P19      ; 166        ; 5A       ; gpio_1_i[6]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; rstn_i                          ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; gpio_0_o[25]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; gpio_1_i[30]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; gpio_1_i[0]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; gpio_0_o[0]                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; gpio_1_i[16]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; SW3                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 112        ; 4A       ; SW2                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 126        ; 4A       ; HEX52                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; gpio_1_i[3]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T18      ; 155        ; 5A       ; gpio_1_i[13]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; gpio_1_i[14]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 156        ; 5A       ; gpio_1_i[25]                    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; led[7]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; led[6]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; key0                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; SW0                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; HEX44                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U16      ; 150        ; 4A       ; HEX43                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U17      ; 152        ; 4A       ; HEX34                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; HEX40                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U21      ; 151        ; 4A       ; HEX00                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U22      ; 146        ; 4A       ; HEX16                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; gpio_1_i[20]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; gpio_1_i[19]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; SW1                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 118        ; 4A       ; HEX24                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 120        ; 4A       ; gpio_1_i[1]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V16      ; 134        ; 4A       ; HEX33                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; HEX35                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ; 147        ; 4A       ; HEX36                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V20      ; 131        ; 4A       ; HEX42                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V21      ; 148        ; 4A       ; HEX01                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; led[2]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; gpio_1_i[15]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W9       ; 65         ; 3A       ; key1                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; HEX31                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; HEX56                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; HEX03                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; HEX02                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; led[3]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; gpio_0_o[10]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; gpio_1_i[4]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; HEX23                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; HEX45                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 123        ; 4A       ; HEX30                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; HEX32                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; HEX20                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; HEX41                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y21      ; 143        ; 4A       ; HEX05                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; HEX04                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; gpio_o[0]    ; Incomplete set of assignments ;
; gpio_o[1]    ; Incomplete set of assignments ;
; gpio_o[2]    ; Incomplete set of assignments ;
; gpio_o[3]    ; Incomplete set of assignments ;
; gpio_o[4]    ; Incomplete set of assignments ;
; gpio_o[5]    ; Incomplete set of assignments ;
; gpio_o[6]    ; Incomplete set of assignments ;
; gpio_o[7]    ; Incomplete set of assignments ;
; gpio_0_o[0]  ; Incomplete set of assignments ;
; gpio_0_o[1]  ; Incomplete set of assignments ;
; gpio_0_o[2]  ; Incomplete set of assignments ;
; gpio_0_o[3]  ; Incomplete set of assignments ;
; gpio_0_o[4]  ; Incomplete set of assignments ;
; gpio_0_o[5]  ; Incomplete set of assignments ;
; gpio_0_o[6]  ; Incomplete set of assignments ;
; gpio_0_o[7]  ; Incomplete set of assignments ;
; jtag_tdo_o   ; Incomplete set of assignments ;
; uart0_txd_o  ; Incomplete set of assignments ;
; SW8          ; Incomplete set of assignments ;
; HEX00        ; Incomplete set of assignments ;
; HEX01        ; Incomplete set of assignments ;
; HEX02        ; Incomplete set of assignments ;
; HEX03        ; Incomplete set of assignments ;
; HEX04        ; Incomplete set of assignments ;
; HEX05        ; Incomplete set of assignments ;
; HEX06        ; Incomplete set of assignments ;
; HEX10        ; Incomplete set of assignments ;
; HEX11        ; Incomplete set of assignments ;
; HEX12        ; Incomplete set of assignments ;
; HEX13        ; Incomplete set of assignments ;
; HEX14        ; Incomplete set of assignments ;
; HEX15        ; Incomplete set of assignments ;
; HEX16        ; Incomplete set of assignments ;
; HEX20        ; Incomplete set of assignments ;
; HEX21        ; Incomplete set of assignments ;
; HEX22        ; Incomplete set of assignments ;
; HEX23        ; Incomplete set of assignments ;
; HEX24        ; Incomplete set of assignments ;
; HEX25        ; Incomplete set of assignments ;
; HEX26        ; Incomplete set of assignments ;
; HEX30        ; Incomplete set of assignments ;
; HEX31        ; Incomplete set of assignments ;
; HEX32        ; Incomplete set of assignments ;
; HEX33        ; Incomplete set of assignments ;
; HEX34        ; Incomplete set of assignments ;
; HEX35        ; Incomplete set of assignments ;
; HEX36        ; Incomplete set of assignments ;
; HEX40        ; Incomplete set of assignments ;
; HEX41        ; Incomplete set of assignments ;
; HEX42        ; Incomplete set of assignments ;
; HEX43        ; Incomplete set of assignments ;
; HEX44        ; Incomplete set of assignments ;
; HEX45        ; Incomplete set of assignments ;
; HEX46        ; Incomplete set of assignments ;
; HEX50        ; Incomplete set of assignments ;
; HEX51        ; Incomplete set of assignments ;
; HEX52        ; Incomplete set of assignments ;
; HEX53        ; Incomplete set of assignments ;
; HEX54        ; Incomplete set of assignments ;
; HEX55        ; Incomplete set of assignments ;
; HEX56        ; Incomplete set of assignments ;
; gpio_o[8]    ; Incomplete set of assignments ;
; gpio_o[9]    ; Incomplete set of assignments ;
; gpio_1_i[8]  ; Incomplete set of assignments ;
; gpio_1_i[9]  ; Incomplete set of assignments ;
; gpio_1_i[10] ; Incomplete set of assignments ;
; gpio_1_i[11] ; Incomplete set of assignments ;
; gpio_1_i[12] ; Incomplete set of assignments ;
; gpio_1_i[13] ; Incomplete set of assignments ;
; gpio_1_i[14] ; Incomplete set of assignments ;
; gpio_1_i[15] ; Incomplete set of assignments ;
; gpio_1_i[16] ; Incomplete set of assignments ;
; gpio_1_i[17] ; Incomplete set of assignments ;
; gpio_1_i[18] ; Incomplete set of assignments ;
; gpio_1_i[19] ; Incomplete set of assignments ;
; gpio_1_i[20] ; Incomplete set of assignments ;
; gpio_1_i[21] ; Incomplete set of assignments ;
; gpio_1_i[22] ; Incomplete set of assignments ;
; gpio_1_i[23] ; Incomplete set of assignments ;
; gpio_1_i[24] ; Incomplete set of assignments ;
; gpio_1_i[25] ; Incomplete set of assignments ;
; gpio_1_i[26] ; Incomplete set of assignments ;
; gpio_1_i[27] ; Incomplete set of assignments ;
; gpio_1_i[28] ; Incomplete set of assignments ;
; gpio_1_i[29] ; Incomplete set of assignments ;
; gpio_1_i[30] ; Incomplete set of assignments ;
; gpio_1_i[31] ; Incomplete set of assignments ;
; gpio_0_o[8]  ; Incomplete set of assignments ;
; gpio_0_o[9]  ; Incomplete set of assignments ;
; gpio_0_o[10] ; Incomplete set of assignments ;
; gpio_0_o[11] ; Incomplete set of assignments ;
; gpio_0_o[12] ; Incomplete set of assignments ;
; gpio_0_o[13] ; Incomplete set of assignments ;
; gpio_0_o[14] ; Incomplete set of assignments ;
; gpio_0_o[15] ; Incomplete set of assignments ;
; gpio_0_o[16] ; Incomplete set of assignments ;
; gpio_0_o[17] ; Incomplete set of assignments ;
; gpio_0_o[18] ; Incomplete set of assignments ;
; gpio_0_o[19] ; Incomplete set of assignments ;
; gpio_0_o[20] ; Incomplete set of assignments ;
; gpio_0_o[21] ; Incomplete set of assignments ;
; gpio_0_o[22] ; Incomplete set of assignments ;
; gpio_0_o[23] ; Incomplete set of assignments ;
; gpio_0_o[24] ; Incomplete set of assignments ;
; gpio_0_o[25] ; Incomplete set of assignments ;
; gpio_0_o[26] ; Incomplete set of assignments ;
; gpio_0_o[27] ; Incomplete set of assignments ;
; gpio_0_o[28] ; Incomplete set of assignments ;
; gpio_0_o[29] ; Incomplete set of assignments ;
; gpio_0_o[30] ; Incomplete set of assignments ;
; gpio_0_o[31] ; Incomplete set of assignments ;
; spi_clk_o    ; Incomplete set of assignments ;
; spi_dat_o    ; Incomplete set of assignments ;
; spi_dat_i    ; Incomplete set of assignments ;
; spi_csn_o[0] ; Incomplete set of assignments ;
; spi_csn_o[1] ; Incomplete set of assignments ;
; spi_csn_o[2] ; Incomplete set of assignments ;
; spi_csn_o[3] ; Incomplete set of assignments ;
; spi_csn_o[4] ; Incomplete set of assignments ;
; spi_csn_o[5] ; Incomplete set of assignments ;
; spi_csn_o[6] ; Incomplete set of assignments ;
; spi_csn_o[7] ; Incomplete set of assignments ;
; key0         ; Incomplete set of assignments ;
; key1         ; Incomplete set of assignments ;
; key2         ; Incomplete set of assignments ;
; key3         ; Incomplete set of assignments ;
; led[0]       ; Incomplete set of assignments ;
; led[1]       ; Incomplete set of assignments ;
; led[2]       ; Incomplete set of assignments ;
; led[3]       ; Incomplete set of assignments ;
; led[4]       ; Incomplete set of assignments ;
; led[5]       ; Incomplete set of assignments ;
; led[6]       ; Incomplete set of assignments ;
; led[7]       ; Incomplete set of assignments ;
; led[8]       ; Incomplete set of assignments ;
; led[9]       ; Incomplete set of assignments ;
; SW0          ; Incomplete set of assignments ;
; SW1          ; Incomplete set of assignments ;
; SW2          ; Incomplete set of assignments ;
; SW3          ; Incomplete set of assignments ;
; SW4          ; Incomplete set of assignments ;
; SW5          ; Incomplete set of assignments ;
; SW6          ; Incomplete set of assignments ;
; SW7          ; Incomplete set of assignments ;
; clk_i        ; Incomplete set of assignments ;
; rstn_i       ; Incomplete set of assignments ;
; jtag_tck_i   ; Incomplete set of assignments ;
; jtag_trst_i  ; Incomplete set of assignments ;
; gpio_1_i[1]  ; Incomplete set of assignments ;
; gpio_1_i[0]  ; Incomplete set of assignments ;
; jtag_tms_i   ; Incomplete set of assignments ;
; jtag_tdi_i   ; Incomplete set of assignments ;
; SW9          ; Incomplete set of assignments ;
; gpio_1_i[6]  ; Incomplete set of assignments ;
; gpio_1_i[5]  ; Incomplete set of assignments ;
; gpio_1_i[4]  ; Incomplete set of assignments ;
; gpio_1_i[3]  ; Incomplete set of assignments ;
; gpio_1_i[2]  ; Incomplete set of assignments ;
; gpio_1_i[7]  ; Incomplete set of assignments ;
; uart0_rxd_i  ; Incomplete set of assignments ;
; gpio_0_o[0]  ; Missing location assignment   ;
; gpio_0_o[1]  ; Missing location assignment   ;
; gpio_0_o[2]  ; Missing location assignment   ;
; gpio_0_o[3]  ; Missing location assignment   ;
; gpio_0_o[4]  ; Missing location assignment   ;
; gpio_0_o[5]  ; Missing location assignment   ;
; gpio_0_o[6]  ; Missing location assignment   ;
; gpio_0_o[7]  ; Missing location assignment   ;
; gpio_o[8]    ; Missing location assignment   ;
; gpio_o[9]    ; Missing location assignment   ;
; gpio_1_i[8]  ; Missing location assignment   ;
; gpio_1_i[9]  ; Missing location assignment   ;
; gpio_1_i[10] ; Missing location assignment   ;
; gpio_1_i[11] ; Missing location assignment   ;
; gpio_1_i[12] ; Missing location assignment   ;
; gpio_1_i[13] ; Missing location assignment   ;
; gpio_1_i[14] ; Missing location assignment   ;
; gpio_1_i[15] ; Missing location assignment   ;
; gpio_1_i[16] ; Missing location assignment   ;
; gpio_1_i[17] ; Missing location assignment   ;
; gpio_1_i[18] ; Missing location assignment   ;
; gpio_1_i[19] ; Missing location assignment   ;
; gpio_1_i[20] ; Missing location assignment   ;
; gpio_1_i[21] ; Missing location assignment   ;
; gpio_1_i[22] ; Missing location assignment   ;
; gpio_1_i[23] ; Missing location assignment   ;
; gpio_1_i[24] ; Missing location assignment   ;
; gpio_1_i[25] ; Missing location assignment   ;
; gpio_1_i[26] ; Missing location assignment   ;
; gpio_1_i[27] ; Missing location assignment   ;
; gpio_1_i[28] ; Missing location assignment   ;
; gpio_1_i[29] ; Missing location assignment   ;
; gpio_1_i[30] ; Missing location assignment   ;
; gpio_1_i[31] ; Missing location assignment   ;
; gpio_0_o[8]  ; Missing location assignment   ;
; gpio_0_o[9]  ; Missing location assignment   ;
; gpio_0_o[10] ; Missing location assignment   ;
; gpio_0_o[11] ; Missing location assignment   ;
; gpio_0_o[12] ; Missing location assignment   ;
; gpio_0_o[13] ; Missing location assignment   ;
; gpio_0_o[14] ; Missing location assignment   ;
; gpio_0_o[15] ; Missing location assignment   ;
; gpio_0_o[16] ; Missing location assignment   ;
; gpio_0_o[17] ; Missing location assignment   ;
; gpio_0_o[18] ; Missing location assignment   ;
; gpio_0_o[19] ; Missing location assignment   ;
; gpio_0_o[20] ; Missing location assignment   ;
; gpio_0_o[21] ; Missing location assignment   ;
; gpio_0_o[22] ; Missing location assignment   ;
; gpio_0_o[23] ; Missing location assignment   ;
; gpio_0_o[24] ; Missing location assignment   ;
; gpio_0_o[25] ; Missing location assignment   ;
; gpio_0_o[26] ; Missing location assignment   ;
; gpio_0_o[27] ; Missing location assignment   ;
; gpio_0_o[28] ; Missing location assignment   ;
; gpio_0_o[29] ; Missing location assignment   ;
; gpio_0_o[30] ; Missing location assignment   ;
; gpio_0_o[31] ; Missing location assignment   ;
; spi_csn_o[1] ; Missing location assignment   ;
; spi_csn_o[2] ; Missing location assignment   ;
; spi_csn_o[3] ; Missing location assignment   ;
; spi_csn_o[4] ; Missing location assignment   ;
; spi_csn_o[5] ; Missing location assignment   ;
; spi_csn_o[6] ; Missing location assignment   ;
; spi_csn_o[7] ; Missing location assignment   ;
; gpio_1_i[1]  ; Missing location assignment   ;
; gpio_1_i[0]  ; Missing location assignment   ;
; gpio_1_i[6]  ; Missing location assignment   ;
; gpio_1_i[5]  ; Missing location assignment   ;
; gpio_1_i[4]  ; Missing location assignment   ;
; gpio_1_i[3]  ; Missing location assignment   ;
; gpio_1_i[2]  ; Missing location assignment   ;
; gpio_1_i[7]  ; Missing location assignment   ;
+--------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                    ; Entity Name              ; Library Name ;
+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |top                                                                                                     ; 6704.9 (0.5)         ; 7249.5 (0.5)                     ; 980.5 (0.0)                                       ; 436.0 (0.0)                      ; 0.0 (0.0)            ; 10665 (1)           ; 7145 (0)                  ; 0 (0)         ; 2394112           ; 294   ; 0          ; 160  ; 0            ; |top                                                                                                                                                                                                   ; top                      ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 6704.4 (80.2)        ; 7249.0 (89.0)                    ; 980.5 (13.8)                                      ; 436.0 (4.9)                      ; 0.0 (0.0)            ; 10664 (143)         ; 7145 (37)                 ; 0 (0)         ; 2394112           ; 294   ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                      ; neorv32_top              ; work         ;
;       |neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                               ; 6.9 (6.9)            ; 7.7 (7.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 2 (2)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                   ; neorv32_boot_rom         ; work         ;
;          |altsyncram:Mux17_rtl_0|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux17_rtl_0                                                                            ; altsyncram               ; work         ;
;             |altsyncram_a371:auto_generated|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux17_rtl_0|altsyncram_a371:auto_generated                                             ; altsyncram_a371          ; work         ;
;       |neorv32_bus_keeper:neorv32_bus_keeper_inst|                                                       ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst                                                                                                                           ; neorv32_bus_keeper       ; work         ;
;       |neorv32_busswitch:neorv32_core_busswitch_inst|                                                    ; 21.4 (21.4)          ; 22.8 (22.8)                      ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 44 (44)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst                                                                                                                        ; neorv32_busswitch        ; work         ;
;       |neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|                                              ; 4877.4 (282.6)       ; 5209.0 (701.2)                   ; 701.7 (420.4)                                     ; 370.0 (1.8)                      ; 0.0 (0.0)            ; 7829 (301)          ; 4836 (1263)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst                                                                                                                  ; neorv32_cfs              ; work         ;
;          |neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|                                  ; 4594.8 (4594.8)      ; 4507.9 (4507.9)                  ; 281.3 (281.3)                                     ; 368.2 (368.2)                    ; 0.0 (0.0)            ; 7528 (7528)         ; 3573 (3573)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256                                                     ; neorv32_sha_256_core     ; work         ;
;       |neorv32_cpu:neorv32_cpu_inst|                                                                     ; 1156.4 (0.0)         ; 1215.8 (0.0)                     ; 111.1 (0.0)                                       ; 51.7 (0.0)                       ; 0.0 (0.0)            ; 1870 (0)            ; 1224 (0)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst                                                                                                                                         ; neorv32_cpu              ; work         ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 263.0 (51.0)         ; 273.3 (54.6)                     ; 16.8 (5.1)                                        ; 6.5 (1.5)                        ; 0.0 (0.0)            ; 472 (110)           ; 280 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                    ; neorv32_cpu_alu          ; work         ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 189.5 (189.5)        ; 196.0 (196.0)                    ; 11.5 (11.5)                                       ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 319 (319)           ; 217 (217)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                  ; neorv32_cpu_cp_muldiv    ; work         ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 22.5 (22.5)          ; 22.8 (22.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                 ; neorv32_cpu_cp_shifter   ; work         ;
;          |neorv32_cpu_bus:neorv32_cpu_bus_inst|                                                          ; 50.8 (50.8)          ; 55.8 (55.8)                      ; 7.6 (7.6)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 39 (39)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst                                                                                                    ; neorv32_cpu_bus          ; work         ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 732.0 (660.7)        ; 773.1 (698.3)                    ; 77.3 (69.6)                                       ; 36.2 (31.9)                      ; 0.0 (0.0)            ; 1201 (1120)         ; 836 (758)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                            ; neorv32_cpu_control      ; work         ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 35.1 (35.1)          ; 37.5 (37.5)                      ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ; neorv32_cpu_decompressor ; work         ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 18.1 (18.1)          ; 18.8 (18.8)                      ; 2.7 (2.7)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 12 (12)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                       ; neorv32_fifo             ; work         ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 18.2 (18.2)          ; 18.4 (18.4)                      ; 2.4 (2.4)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                       ; neorv32_fifo             ; work         ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 110.5 (110.5)        ; 113.5 (113.5)                    ; 9.3 (9.3)                                         ; 6.4 (6.4)                        ; 0.0 (0.0)            ; 158 (158)           ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                            ; neorv32_cpu_regfile      ; work         ;
;             |altsyncram:reg_file[0][31]__1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                                              ; altsyncram               ; work         ;
;                |altsyncram_u2n1:auto_generated|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated                               ; altsyncram_u2n1          ; work         ;
;             |altsyncram:reg_file[0][31]__2|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                                              ; altsyncram               ; work         ;
;                |altsyncram_u2n1:auto_generated|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated                               ; altsyncram_u2n1          ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|                            ; 143.2 (143.2)        ; 178.7 (178.7)                    ; 37.2 (37.2)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 216 (216)           ; 250 (250)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst                                                                                                ; neorv32_debug_dm         ; work         ;
;       |neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|                          ; 59.8 (59.8)          ; 115.0 (115.0)                    ; 55.4 (55.4)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 60 (60)             ; 240 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst                                                                                              ; neorv32_debug_dtm        ; work         ;
;       |neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                                   ; 7.5 (7.5)            ; 8.6 (8.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 3 (3)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                       ; neorv32_dmem             ; work         ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_0an1:auto_generated|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0an1:auto_generated                                            ; altsyncram_0an1          ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_0an1:auto_generated|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0an1:auto_generated                                            ; altsyncram_0an1          ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_0an1:auto_generated|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0an1:auto_generated                                            ; altsyncram_0an1          ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_0an1:auto_generated|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0an1:auto_generated                                            ; altsyncram_0an1          ; work         ;
;       |neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|                                           ; 7.6 (7.6)            ; 14.5 (14.5)                      ; 7.0 (7.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                               ; neorv32_gpio             ; work         ;
;       |neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|                                        ; 55.7 (55.7)          ; 62.5 (62.5)                      ; 7.3 (7.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 64 (64)             ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst                                                                                                            ; neorv32_gptmr            ; work         ;
;       |neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|                                   ; 100.1 (13.8)         ; 98.0 (13.0)                      ; 4.0 (0.9)                                         ; 6.1 (1.7)                        ; 0.0 (0.0)            ; 122 (26)            ; 14 (2)                    ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                       ; neorv32_imem             ; work         ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 21.4 (0.0)           ; 21.5 (0.0)                       ; 1.2 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 21.4 (1.3)           ; 21.5 (1.5)                       ; 1.2 (0.5)                                         ; 1.1 (0.3)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (3)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1          ; work         ;
;                |decode_dla:decode2|                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2                         ; decode_dla               ; work         ;
;                |mux_tfb:mux3|                                                                            ; 16.2 (16.2)          ; 16.0 (16.0)                      ; 0.7 (0.7)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|mux_tfb:mux3                               ; mux_tfb                  ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 21.4 (0.0)           ; 21.0 (0.0)                       ; 0.8 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 21.4 (1.0)           ; 21.0 (1.3)                       ; 0.8 (0.3)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (3)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1          ; work         ;
;                |decode_dla:decode2|                                                                      ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2                         ; decode_dla               ; work         ;
;                |mux_tfb:mux3|                                                                            ; 16.5 (16.5)          ; 16.0 (16.0)                      ; 0.7 (0.7)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|mux_tfb:mux3                               ; mux_tfb                  ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 21.5 (0.0)           ; 21.0 (0.0)                       ; 0.7 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 21.5 (1.2)           ; 21.0 (1.3)                       ; 0.7 (0.3)                                         ; 1.1 (0.2)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (3)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1          ; work         ;
;                |decode_dla:decode2|                                                                      ; 4.1 (4.1)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2                         ; decode_dla               ; work         ;
;                |mux_tfb:mux3|                                                                            ; 16.2 (16.2)          ; 15.7 (15.7)                      ; 0.3 (0.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|mux_tfb:mux3                               ; mux_tfb                  ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 22.0 (0.0)           ; 21.5 (0.0)                       ; 0.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 22.0 (1.0)           ; 21.5 (1.5)                       ; 0.5 (0.5)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (3)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1          ; work         ;
;                |decode_dla:decode2|                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2                         ; decode_dla               ; work         ;
;                |mux_tfb:mux3|                                                                            ; 17.0 (17.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|mux_tfb:mux3                               ; mux_tfb                  ; work         ;
;       |neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|                                        ; 116.8 (116.8)        ; 129.3 (129.3)                    ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 174 (174)           ; 202 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                            ; neorv32_mtime            ; work         ;
;       |neorv32_sysinfo:neorv32_sysinfo_inst|                                                             ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst                                                                                                                                 ; neorv32_sysinfo          ; work         ;
;       |neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|                                         ; 63.8 (54.8)          ; 89.8 (68.5)                      ; 26.8 (14.3)                                       ; 0.7 (0.6)                        ; 0.0 (0.0)            ; 95 (81)             ; 156 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                             ; neorv32_uart             ; work         ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 5.2 (5.2)            ; 9.2 (9.2)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                            ; neorv32_fifo             ; work         ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 3.8 (3.8)            ; 12.2 (12.2)                      ; 8.4 (8.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                            ; neorv32_fifo             ; work         ;
+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; gpio_o[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; jtag_tdo_o   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart0_txd_o  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW8          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HEX00        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX01        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX02        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX03        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX04        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX05        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX06        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX10        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX11        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX12        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX13        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX14        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX15        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX16        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX20        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX21        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX22        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX23        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX24        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX25        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX26        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX30        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX31        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX32        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX33        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX34        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX35        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX36        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX40        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX41        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX42        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX43        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX44        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX45        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX46        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX50        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX51        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX52        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX53        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX54        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX55        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX56        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_o[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_1_i[8]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[9]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[10] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[11] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[12] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[13] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[14] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[15] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[16] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[17] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[18] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[19] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[20] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[21] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[22] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[23] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[24] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[25] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[26] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[27] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[28] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[29] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[30] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[31] ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_0_o[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_0_o[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_clk_o    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_dat_o    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_dat_i    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; spi_csn_o[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spi_csn_o[7] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; key0         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key1         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key2         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key3         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; led[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW0          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW1          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW2          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW3          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW4          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW5          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW6          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW7          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk_i        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rstn_i       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; jtag_tck_i   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; jtag_trst_i  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[1]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[0]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; jtag_tms_i   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; jtag_tdi_i   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW9          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[6]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[5]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[4]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[3]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[2]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_1_i[7]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; uart0_rxd_i  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW8                                                                                                                                    ;                   ;         ;
; gpio_1_i[8]                                                                                                                            ;                   ;         ;
; gpio_1_i[9]                                                                                                                            ;                   ;         ;
; gpio_1_i[10]                                                                                                                           ;                   ;         ;
; gpio_1_i[11]                                                                                                                           ;                   ;         ;
; gpio_1_i[12]                                                                                                                           ;                   ;         ;
; gpio_1_i[13]                                                                                                                           ;                   ;         ;
; gpio_1_i[14]                                                                                                                           ;                   ;         ;
; gpio_1_i[15]                                                                                                                           ;                   ;         ;
; gpio_1_i[16]                                                                                                                           ;                   ;         ;
; gpio_1_i[17]                                                                                                                           ;                   ;         ;
; gpio_1_i[18]                                                                                                                           ;                   ;         ;
; gpio_1_i[19]                                                                                                                           ;                   ;         ;
; gpio_1_i[20]                                                                                                                           ;                   ;         ;
; gpio_1_i[21]                                                                                                                           ;                   ;         ;
; gpio_1_i[22]                                                                                                                           ;                   ;         ;
; gpio_1_i[23]                                                                                                                           ;                   ;         ;
; gpio_1_i[24]                                                                                                                           ;                   ;         ;
; gpio_1_i[25]                                                                                                                           ;                   ;         ;
; gpio_1_i[26]                                                                                                                           ;                   ;         ;
; gpio_1_i[27]                                                                                                                           ;                   ;         ;
; gpio_1_i[28]                                                                                                                           ;                   ;         ;
; gpio_1_i[29]                                                                                                                           ;                   ;         ;
; gpio_1_i[30]                                                                                                                           ;                   ;         ;
; gpio_1_i[31]                                                                                                                           ;                   ;         ;
; spi_dat_i                                                                                                                              ;                   ;         ;
; key0                                                                                                                                   ;                   ;         ;
; key1                                                                                                                                   ;                   ;         ;
; key2                                                                                                                                   ;                   ;         ;
; key3                                                                                                                                   ;                   ;         ;
; SW0                                                                                                                                    ;                   ;         ;
; SW1                                                                                                                                    ;                   ;         ;
; SW2                                                                                                                                    ;                   ;         ;
; SW3                                                                                                                                    ;                   ;         ;
; SW4                                                                                                                                    ;                   ;         ;
; SW5                                                                                                                                    ;                   ;         ;
; SW6                                                                                                                                    ;                   ;         ;
; SW7                                                                                                                                    ;                   ;         ;
; clk_i                                                                                                                                  ;                   ;         ;
; rstn_i                                                                                                                                 ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|rstn_int                                                                                           ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_int_sreg[0]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_int_sreg[1]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_int_sreg[2]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_int_sreg[3]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext                                                                                           ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[3]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[2]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[1]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[0]                                                                                   ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[2]~DUPLICATE                                                                         ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[1]~DUPLICATE                                                                         ; 1                 ; 0       ;
;      - neorv32_top:neorv32_top_inst|rstn_ext_sreg[0]~DUPLICATE                                                                         ; 1                 ; 0       ;
; jtag_tck_i                                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.tck_ff[0]         ; 1                 ; 0       ;
; jtag_trst_i                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.trst_ff[0]~feeder ; 1                 ; 0       ;
; gpio_1_i[1]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[1]~feeder                               ; 1                 ; 0       ;
; gpio_1_i[0]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[0]~feeder                               ; 0                 ; 0       ;
; jtag_tms_i                                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.tms_ff[0]~feeder  ; 1                 ; 0       ;
; jtag_tdi_i                                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.tdi_ff[0]         ; 0                 ; 0       ;
; SW9                                                                                                                                    ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|irq_cfs                                        ; 0                 ; 0       ;
; gpio_1_i[6]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[6]~feeder                               ; 1                 ; 0       ;
; gpio_1_i[5]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[5]~feeder                               ; 1                 ; 0       ;
; gpio_1_i[4]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[4]                                      ; 1                 ; 0       ;
; gpio_1_i[3]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[3]                                      ; 1                 ; 0       ;
; gpio_1_i[2]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[2]~feeder                               ; 1                 ; 0       ;
; gpio_1_i[7]                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din[7]~feeder                               ; 1                 ; 0       ;
; uart0_rxd_i                                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sync[2]~feeder                  ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                 ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk_i                                                                                                                                                                                                ; PIN_M9               ; 7439    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; neorv32_top:neorv32_top_inst|clk_gen_en_ff                                                                                                                                                           ; FF_X37_Y17_N40       ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Equal0~9                                                                                             ; LABCELL_X41_Y18_N12  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[2]~1                                                                                                         ; MLABCELL_X37_Y16_N27 ; 483     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[3]~2                                                                                                         ; MLABCELL_X37_Y16_N42 ; 510     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[7]~7                                                                                                         ; LABCELL_X35_Y18_N51  ; 423     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|bus_rsp_o.data[10]~3                                                                                                ; LABCELL_X35_Y15_N24  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_rd[48][31]~0                                                                                                ; MLABCELL_X28_Y18_N21 ; 256     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[0][31]~7                                                                                                 ; LABCELL_X31_Y15_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[11][30]~24                                                                                               ; LABCELL_X32_Y18_N18  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[12][31]~21                                                                                               ; LABCELL_X35_Y17_N27  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[16][31]~26                                                                                               ; LABCELL_X35_Y18_N9   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[17][31]~31                                                                                               ; LABCELL_X35_Y17_N21  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[18][31]~35                                                                                               ; LABCELL_X32_Y18_N27  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[19][31]~37                                                                                               ; LABCELL_X35_Y18_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[1][31]~8                                                                                                 ; LABCELL_X35_Y17_N30  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[20][31]~29                                                                                               ; LABCELL_X35_Y18_N27  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[21][31]~33                                                                                               ; LABCELL_X36_Y18_N36  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[22][31]~39                                                                                               ; MLABCELL_X34_Y17_N39 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[23][31]~41                                                                                               ; MLABCELL_X34_Y17_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[24][31]~27                                                                                               ; LABCELL_X35_Y18_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[25][31]~32                                                                                               ; LABCELL_X32_Y20_N39  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[26][31]~36                                                                                               ; LABCELL_X32_Y18_N33  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[27][31]~38                                                                                               ; LABCELL_X35_Y18_N21  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[28][31]~30                                                                                               ; LABCELL_X35_Y18_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[29][31]~34                                                                                               ; MLABCELL_X34_Y17_N33 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[2][31]~14                                                                                                ; LABCELL_X32_Y18_N30  ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[30][31]~40                                                                                               ; MLABCELL_X34_Y17_N42 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[31][31]~42                                                                                               ; MLABCELL_X34_Y17_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[3][31]~16                                                                                                ; LABCELL_X31_Y15_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[4][31]~9                                                                                                 ; LABCELL_X31_Y15_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[5][31]~11                                                                                                ; MLABCELL_X34_Y17_N48 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[6][31]~19                                                                                                ; MLABCELL_X34_Y17_N57 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[7][31]~20                                                                                                ; MLABCELL_X34_Y17_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[8][31]~4                                                                                                 ; LABCELL_X35_Y17_N9   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|cfs_reg_wr[9][31]~6                                                                                                 ; LABCELL_X35_Y17_N51  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|CURRENT_STATE.HASH_02b                                 ; FF_X23_Y18_N29       ; 319     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|CURRENT_STATE.HASH_02c                                 ; FF_X23_Y18_N44       ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|CURRENT_STATE.HASH_03                                  ; FF_X23_Y18_N14       ; 347     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HASH_02_COUNTER[0]~0                                   ; MLABCELL_X23_Y18_N51 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[0][31]~0                                            ; MLABCELL_X28_Y18_N0  ; 343     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][1]~0                                              ; MLABCELL_X28_Y18_N39 ; 716     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|T1[31]~1                                               ; MLABCELL_X23_Y18_N36 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[0][18]~0                                             ; MLABCELL_X23_Y18_N57 ; 512     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[16][31]~1                                            ; MLABCELL_X23_Y18_N54 ; 512     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[32][31]~2                                            ; MLABCELL_X23_Y18_N18 ; 512     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[48][31]~3                                            ; MLABCELL_X23_Y18_N21 ; 512     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|WideOr1~0                                              ; MLABCELL_X28_Y18_N9  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|a[31]~0                                                ; MLABCELL_X23_Y18_N30 ; 317     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|cp_monitor.run                                                                                        ; FF_X48_Y7_N29        ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|Add5~1              ; LABCELL_X43_Y3_N36   ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|Selector1~0         ; LABCELL_X44_Y3_N12   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|coprocessor_ctrl~0  ; LABCELL_X47_Y8_N51   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_DONE   ; FF_X45_Y9_N44        ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_IDLE   ; FF_X48_Y7_N59        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[20]~0 ; LABCELL_X44_Y3_N30   ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.start           ; LABCELL_X44_Y3_N21   ; 72      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[20]~0      ; MLABCELL_X45_Y6_N21  ; 87      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.start           ; LABCELL_X44_Y3_N18   ; 89      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]~2                                   ; MLABCELL_X45_Y9_N21  ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|Mux9~0                                                                                                ; MLABCELL_X34_Y11_N39 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|arbiter.pend_rd                                                                                       ; FF_X39_Y10_N56       ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux24~1                                                                                       ; MLABCELL_X42_Y9_N15  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector78~1                                                                                  ; LABCELL_X39_Y11_N57  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|WideNor0                                                                                      ; MLABCELL_X42_Y10_N51 ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[0]~4                                                                                ; MLABCELL_X28_Y7_N48  ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[2]~3                                                                                ; MLABCELL_X28_Y7_N9   ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[0]~2                                                                                ; MLABCELL_X28_Y7_N18  ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[2]~1                                                                                ; MLABCELL_X28_Y7_N39  ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreakm~0                                                                            ; LABCELL_X32_Y10_N21  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dscratch0[31]~0                                                                           ; LABCELL_X32_Y9_N54   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcounteren[2]~0                                                                           ; MLABCELL_X28_Y9_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcountinhibit[2]~0                                                                        ; MLABCELL_X28_Y9_N45  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mie_msi~0                                                                                 ; MLABCELL_X34_Y6_N9   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mip_firq_nclr[8]~0                                                                        ; MLABCELL_X34_Y6_N42  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[31]~0                                                                            ; LABCELL_X32_Y10_N3   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw~0                                                                              ; LABCELL_X32_Y11_N48  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[31]~0                                                                               ; LABCELL_X32_Y11_N3   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[4]~1                                                                                ; LABCELL_X35_Y10_N6   ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[31]~0                                                                               ; MLABCELL_X34_Y6_N21  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.tdata1_exe~0                                                                              ; MLABCELL_X28_Y9_N12  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.tdata2[31]~0                                                                              ; MLABCELL_X34_Y8_N12  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.we                                                                                        ; FF_X37_Y9_N14        ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~11                                                                                        ; LABCELL_X32_Y11_N36  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~12                                                                                        ; LABCELL_X31_Y10_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~14                                                                                        ; LABCELL_X32_Y10_N54  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~15                                                                                        ; LABCELL_X32_Y11_N54  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~8                                                                                         ; LABCELL_X32_Y11_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_cp_trig[0]                                                                           ; FF_X43_Y10_N29       ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.bus_mo_we                                                                                ; FF_X43_Y10_N35       ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[13]                                                                         ; FF_X42_Y12_N26       ; 99      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[31]~0                                                                       ; MLABCELL_X42_Y10_N39 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.BRANCH                                                                   ; FF_X42_Y10_N47       ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.BRANCHED                                                                 ; FF_X41_Y12_N8        ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.EXECUTE                                                                  ; FF_X42_Y10_N8        ; 58      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[22]~0                                                                         ; LABCELL_X36_Y11_N57  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state.IF_PENDING                                                                 ; FF_X37_Y12_N41       ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[13]~0                                                                                   ; LABCELL_X43_Y10_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[0][0]~1                        ; LABCELL_X41_Y11_N42  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[1][3]~2                        ; LABCELL_X41_Y11_N45  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]~0                          ; MLABCELL_X42_Y11_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[1]~0                          ; LABCELL_X41_Y11_N33  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[0][0]~0                        ; MLABCELL_X45_Y13_N15 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[1][3]~1                        ; MLABCELL_X45_Y13_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[0]~0                          ; MLABCELL_X42_Y11_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[0]~0                          ; LABCELL_X41_Y11_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_we~1                                                                                       ; MLABCELL_X42_Y6_N15  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|Equal12~1                                                                                         ; LABCELL_X48_Y20_N51  ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[18]~9                                                                              ; LABCELL_X41_Y18_N9   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[20]~0                                                                              ; LABCELL_X41_Y18_N36  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|data_buf[7]~0                                                                                     ; LABCELL_X41_Y18_N48  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.data_we                                                                                       ; MLABCELL_X45_Y20_N18 ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[27]~0                                                                        ; LABCELL_X41_Y21_N51  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl~10                                                                                        ; LABCELL_X48_Y19_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.abstractauto_autoexecdata~1                                                                ; LABCELL_X48_Y20_N36  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.command[31]~1                                                                              ; LABCELL_X47_Y21_N3   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.dmcontrol_dmactive                                                                         ; FF_X42_Y20_N53       ; 24      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.dmcontrol_ndmreset~1                                                                       ; LABCELL_X47_Y20_N15  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][31]~2                                                                           ; MLABCELL_X45_Y19_N45 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][31]~3                                                                           ; MLABCELL_X45_Y19_N15 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|Equal2~0                                                                                        ; MLABCELL_X49_Y22_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[5]                                                                                ; FF_X48_Y20_N2        ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.rdata[31]~0                                                                            ; MLABCELL_X45_Y22_N57 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.wdata[31]~0                                                                            ; LABCELL_X43_Y21_N48  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state.DR_CAPTURE                                                                       ; FF_X45_Y24_N44       ; 116     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[1]~0                                                                               ; MLABCELL_X49_Y22_N27 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg~10                                                                                      ; MLABCELL_X49_Y22_N36 ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg~7                                                                                       ; MLABCELL_X49_Y22_N51 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg~9                                                                                       ; LABCELL_X48_Y22_N39  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~1                                                                                             ; LABCELL_X48_Y19_N21  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~2                                                                                             ; LABCELL_X48_Y19_N15  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~3                                                                                             ; LABCELL_X48_Y19_N12  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~4                                                                                             ; LABCELL_X48_Y19_N24  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[0]~0                                                                                              ; LABCELL_X47_Y17_N42  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout[0]~0                                                                                                        ; LABCELL_X47_Y17_N24  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|bus_rsp_o.data[2]~1                                                                                           ; LABCELL_X39_Y15_N0   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|ctrl[4]~0                                                                                                     ; MLABCELL_X37_Y20_N36 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.cnt_we                                                                                                  ; FF_X36_Y18_N53       ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[16]~0                                                                                             ; MLABCELL_X37_Y17_N54 ; 48      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[16]~1                                                                                             ; LABCELL_X39_Y17_N42  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.thres[31]~0                                                                                             ; MLABCELL_X37_Y20_N57 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode543w[3]~0           ; LABCELL_X26_Y19_N33  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode560w[3]~0           ; LABCELL_X26_Y19_N24  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode570w[3]~0           ; LABCELL_X26_Y19_N21  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode580w[3]~0           ; LABCELL_X26_Y19_N36  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode590w[3]~0           ; LABCELL_X26_Y19_N9   ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode600w[3]~0           ; LABCELL_X26_Y19_N12  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode610w[3]~0           ; LABCELL_X26_Y19_N42  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode620w[3]~0           ; LABCELL_X26_Y19_N3   ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode543w[3]~0           ; LABCELL_X40_Y20_N42  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode560w[3]~0           ; MLABCELL_X42_Y18_N21 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode570w[3]~0           ; LABCELL_X40_Y20_N24  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode580w[3]~0           ; MLABCELL_X42_Y18_N39 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode590w[3]~0           ; LABCELL_X40_Y20_N51  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode600w[3]~0           ; LABCELL_X40_Y20_N30  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode610w[3]~0           ; LABCELL_X40_Y20_N39  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode620w[3]~0           ; MLABCELL_X42_Y18_N18 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode543w[3]~0           ; MLABCELL_X23_Y12_N39 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode560w[3]~0           ; MLABCELL_X23_Y12_N18 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode570w[3]~0           ; MLABCELL_X23_Y12_N30 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode580w[3]~0           ; MLABCELL_X23_Y12_N24 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode590w[3]~0           ; MLABCELL_X42_Y18_N27 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode600w[3]~0           ; MLABCELL_X42_Y18_N24 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode610w[3]~0           ; MLABCELL_X42_Y18_N54 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode620w[3]~0           ; MLABCELL_X42_Y18_N57 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode543w[3]~0           ; MLABCELL_X23_Y12_N48 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode560w[3]~0           ; MLABCELL_X23_Y12_N51 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode570w[3]~0           ; MLABCELL_X23_Y12_N54 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode580w[3]~0           ; MLABCELL_X23_Y12_N57 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode590w[3]~0           ; MLABCELL_X23_Y12_N45 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode600w[3]~0           ; MLABCELL_X23_Y12_N12 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode610w[3]~0           ; MLABCELL_X23_Y12_N3  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode620w[3]~0           ; MLABCELL_X23_Y12_N6  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi_we                                                                                                   ; FF_X43_Y15_N56       ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_lo_we                                                                                                   ; FF_X43_Y15_N23       ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[31]~0                                                                                             ; LABCELL_X43_Y15_N42  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[31]~0                                                                                             ; LABCELL_X43_Y15_N0   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|rden                                                                                                          ; LABCELL_X43_Y15_N18  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|Mux0~0                                                                                                         ; LABCELL_X43_Y17_N12  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|Mux35~0                                                                                                        ; LABCELL_X48_Y25_N57  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|Mux3~0                                                                                                         ; MLABCELL_X45_Y17_N42 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[31]~0                                                                                           ; MLABCELL_X45_Y17_N0  ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.sim_mode~0                                                                                                ; MLABCELL_X45_Y17_N21 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.we                                                                       ; MLABCELL_X42_Y16_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|fifo.we~0                                                                     ; MLABCELL_X45_Y17_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rden                                                                                                           ; MLABCELL_X45_Y17_N18 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[4]~0                                                                                         ; LABCELL_X48_Y25_N45  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[3]~0                                                                                          ; LABCELL_X48_Y25_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[0]                                                                                             ; FF_X48_Y25_N2        ; 20      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[1]                                                                                             ; FF_X39_Y17_N11       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[9]~0                                                                                         ; LABCELL_X44_Y19_N51  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[9]~1                                                                                         ; LABCELL_X44_Y19_N54  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[2]~0                                                                                          ; MLABCELL_X45_Y18_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[1]                                                                                             ; FF_X45_Y18_N35       ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_ext                                                                                                                                                                ; FF_X48_Y21_N14       ; 394     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_int                                                                                                                                                                ; FF_X37_Y20_N20       ; 2318    ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; rstn_i                                                                                                                                                                                               ; PIN_P22              ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; clk_i ; PIN_M9   ; 7439    ; Global Clock         ; GCLK6            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; neorv32_top:neorv32_top_inst|rstn_int                                                                                                                     ; 2318    ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[3]~2                                                              ; 798     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[2]~1                                                              ; 771     ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|M[0][1]~0   ; 716     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[7]~7                                                              ; 711     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[4]~6                                                              ; 696     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[6]~5                                                              ; 655     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[5]~4                                                              ; 632     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[8]~3                                                              ; 589     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[10]~13                                                            ; 581     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[11]~14                                                            ; 581     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[9]~16                                                             ; 580     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[13]~12                                                            ; 577     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[12]~15                                                            ; 577     ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|x_req_o.addr[14]~17                                                            ; 576     ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[32][31]~2 ; 512     ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[48][31]~3 ; 512     ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[0][18]~0  ; 512     ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|W[16][31]~1 ; 512     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                            ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux17_rtl_0|altsyncram_a371:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4           ; 0     ; I-O-Guard-NEORV32.top0.rtl.mif ; M10K_X38_Y17_N0, M10K_X38_Y18_N0, M10K_X46_Y17_N0, M10K_X46_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                           ; M10K_X38_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                           ; M10K_X46_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0     ; None                           ; M10K_X22_Y17_N0, M10K_X11_Y17_N0, M10K_X38_Y20_N0, M10K_X22_Y20_N0, M10K_X46_Y20_N0, M10K_X46_Y18_N0, M10K_X38_Y16_N0, M10K_X38_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0     ; None                           ; M10K_X51_Y24_N0, M10K_X30_Y30_N0, M10K_X38_Y27_N0, M10K_X38_Y28_N0, M10K_X38_Y24_N0, M10K_X46_Y30_N0, M10K_X38_Y22_N0, M10K_X38_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0     ; None                           ; M10K_X51_Y21_N0, M10K_X38_Y21_N0, M10K_X30_Y24_N0, M10K_X30_Y22_N0, M10K_X30_Y26_N0, M10K_X38_Y26_N0, M10K_X38_Y25_N0, M10K_X51_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0     ; None                           ; M10K_X38_Y23_N0, M10K_X30_Y27_N0, M10K_X46_Y23_N0, M10K_X30_Y28_N0, M10K_X30_Y18_N0, M10K_X30_Y20_N0, M10K_X30_Y17_N0, M10K_X46_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None                           ; M10K_X22_Y29_N0, M10K_X22_Y36_N0, M10K_X30_Y33_N0, M10K_X22_Y35_N0, M10K_X30_Y32_N0, M10K_X30_Y25_N0, M10K_X30_Y21_N0, M10K_X22_Y24_N0, M10K_X22_Y26_N0, M10K_X22_Y34_N0, M10K_X22_Y30_N0, M10K_X3_Y26_N0, M10K_X3_Y29_N0, M10K_X3_Y30_N0, M10K_X11_Y22_N0, M10K_X3_Y24_N0, M10K_X11_Y33_N0, M10K_X11_Y35_N0, M10K_X11_Y38_N0, M10K_X22_Y39_N0, M10K_X11_Y37_N0, M10K_X11_Y34_N0, M10K_X11_Y25_N0, M10K_X11_Y39_N0, M10K_X11_Y29_N0, M10K_X11_Y32_N0, M10K_X11_Y30_N0, M10K_X11_Y28_N0, M10K_X11_Y31_N0, M10K_X30_Y19_N0, M10K_X22_Y19_N0, M10K_X22_Y31_N0, M10K_X22_Y33_N0, M10K_X3_Y32_N0, M10K_X3_Y25_N0, M10K_X11_Y26_N0, M10K_X30_Y29_N0, M10K_X22_Y32_N0, M10K_X22_Y25_N0, M10K_X22_Y21_N0, M10K_X3_Y33_N0, M10K_X3_Y35_N0, M10K_X22_Y38_N0, M10K_X22_Y41_N0, M10K_X11_Y36_N0, M10K_X22_Y42_N0, M10K_X11_Y24_N0, M10K_X11_Y41_N0, M10K_X3_Y21_N0, M10K_X22_Y37_N0, M10K_X22_Y40_N0, M10K_X11_Y40_N0, M10K_X30_Y37_N0, M10K_X30_Y35_N0, M10K_X11_Y21_N0, M10K_X3_Y37_N0, M10K_X3_Y19_N0, M10K_X11_Y18_N0, M10K_X3_Y20_N0, M10K_X11_Y20_N0, M10K_X3_Y31_N0, M10K_X11_Y19_N0, M10K_X30_Y23_N0, M10K_X3_Y34_N0               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None                           ; M10K_X51_Y31_N0, M10K_X38_Y31_N0, M10K_X38_Y34_N0, M10K_X46_Y33_N0, M10K_X38_Y33_N0, M10K_X51_Y34_N0, M10K_X46_Y32_N0, M10K_X46_Y34_N0, M10K_X46_Y27_N0, M10K_X46_Y25_N0, M10K_X30_Y34_N0, M10K_X30_Y31_N0, M10K_X51_Y30_N0, M10K_X51_Y29_N0, M10K_X51_Y26_N0, M10K_X46_Y26_N0, M10K_X51_Y39_N0, M10K_X30_Y39_N0, M10K_X30_Y38_N0, M10K_X46_Y39_N0, M10K_X51_Y28_N0, M10K_X38_Y39_N0, M10K_X46_Y35_N0, M10K_X46_Y31_N0, M10K_X38_Y38_N0, M10K_X46_Y44_N0, M10K_X38_Y44_N0, M10K_X30_Y44_N0, M10K_X51_Y41_N0, M10K_X46_Y42_N0, M10K_X51_Y37_N0, M10K_X30_Y40_N0, M10K_X46_Y40_N0, M10K_X38_Y40_N0, M10K_X51_Y42_N0, M10K_X51_Y40_N0, M10K_X46_Y38_N0, M10K_X38_Y42_N0, M10K_X46_Y36_N0, M10K_X38_Y36_N0, M10K_X38_Y41_N0, M10K_X30_Y42_N0, M10K_X46_Y41_N0, M10K_X30_Y43_N0, M10K_X51_Y38_N0, M10K_X51_Y43_N0, M10K_X51_Y35_N0, M10K_X46_Y37_N0, M10K_X51_Y27_N0, M10K_X51_Y25_N0, M10K_X46_Y24_N0, M10K_X46_Y29_N0, M10K_X51_Y32_N0, M10K_X38_Y32_N0, M10K_X38_Y30_N0, M10K_X51_Y33_N0, M10K_X38_Y37_N0, M10K_X38_Y43_N0, M10K_X22_Y43_N0, M10K_X30_Y41_N0, M10K_X51_Y36_N0, M10K_X46_Y43_N0, M10K_X38_Y35_N0, M10K_X30_Y36_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None                           ; M10K_X51_Y6_N0, M10K_X38_Y15_N0, M10K_X51_Y16_N0, M10K_X30_Y4_N0, M10K_X30_Y5_N0, M10K_X22_Y3_N0, M10K_X51_Y3_N0, M10K_X22_Y5_N0, M10K_X38_Y9_N0, M10K_X46_Y9_N0, M10K_X51_Y9_N0, M10K_X51_Y19_N0, M10K_X38_Y8_N0, M10K_X51_Y11_N0, M10K_X51_Y8_N0, M10K_X46_Y8_N0, M10K_X51_Y7_N0, M10K_X38_Y7_N0, M10K_X51_Y5_N0, M10K_X51_Y1_N0, M10K_X38_Y1_N0, M10K_X30_Y1_N0, M10K_X46_Y1_N0, M10K_X30_Y2_N0, M10K_X51_Y14_N0, M10K_X51_Y20_N0, M10K_X46_Y14_N0, M10K_X46_Y16_N0, M10K_X38_Y10_N0, M10K_X51_Y12_N0, M10K_X51_Y10_N0, M10K_X46_Y10_N0, M10K_X46_Y3_N0, M10K_X38_Y3_N0, M10K_X46_Y5_N0, M10K_X46_Y2_N0, M10K_X30_Y6_N0, M10K_X51_Y2_N0, M10K_X30_Y3_N0, M10K_X38_Y2_N0, M10K_X51_Y15_N0, M10K_X51_Y22_N0, M10K_X51_Y18_N0, M10K_X30_Y15_N0, M10K_X38_Y11_N0, M10K_X30_Y11_N0, M10K_X46_Y12_N0, M10K_X46_Y11_N0, M10K_X38_Y14_N0, M10K_X46_Y22_N0, M10K_X46_Y15_N0, M10K_X51_Y4_N0, M10K_X46_Y7_N0, M10K_X38_Y5_N0, M10K_X46_Y4_N0, M10K_X38_Y4_N0, M10K_X51_Y17_N0, M10K_X46_Y21_N0, M10K_X51_Y13_N0, M10K_X30_Y16_N0, M10K_X46_Y13_N0, M10K_X38_Y12_N0, M10K_X38_Y13_N0, M10K_X30_Y13_N0                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None                           ; M10K_X11_Y7_N0, M10K_X22_Y15_N0, M10K_X22_Y27_N0, M10K_X22_Y6_N0, M10K_X22_Y9_N0, M10K_X11_Y8_N0, M10K_X11_Y6_N0, M10K_X22_Y14_N0, M10K_X30_Y12_N0, M10K_X30_Y14_N0, M10K_X22_Y22_N0, M10K_X22_Y10_N0, M10K_X22_Y12_N0, M10K_X22_Y23_N0, M10K_X30_Y9_N0, M10K_X22_Y13_N0, M10K_X3_Y8_N0, M10K_X3_Y17_N0, M10K_X11_Y27_N0, M10K_X3_Y7_N0, M10K_X3_Y11_N0, M10K_X3_Y22_N0, M10K_X11_Y9_N0, M10K_X11_Y14_N0, M10K_X3_Y12_N0, M10K_X11_Y16_N0, M10K_X3_Y28_N0, M10K_X11_Y12_N0, M10K_X3_Y9_N0, M10K_X11_Y15_N0, M10K_X3_Y10_N0, M10K_X11_Y10_N0, M10K_X11_Y11_N0, M10K_X3_Y15_N0, M10K_X3_Y14_N0, M10K_X11_Y1_N0, M10K_X22_Y2_N0, M10K_X11_Y4_N0, M10K_X3_Y2_N0, M10K_X22_Y1_N0, M10K_X22_Y4_N0, M10K_X3_Y13_N0, M10K_X3_Y18_N0, M10K_X11_Y2_N0, M10K_X11_Y3_N0, M10K_X11_Y23_N0, M10K_X3_Y3_N0, M10K_X11_Y13_N0, M10K_X30_Y8_N0, M10K_X22_Y16_N0, M10K_X22_Y28_N0, M10K_X22_Y7_N0, M10K_X22_Y8_N0, M10K_X22_Y18_N0, M10K_X30_Y10_N0, M10K_X22_Y11_N0, M10K_X30_Y7_N0, M10K_X3_Y16_N0, M10K_X3_Y27_N0, M10K_X3_Y6_N0, M10K_X3_Y5_N0, M10K_X3_Y23_N0, M10K_X3_Y4_N0, M10K_X11_Y5_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 31,951 / 140,056 ( 23 % ) ;
; C12 interconnects            ; 1,727 / 6,048 ( 29 % )    ;
; C2 interconnects             ; 14,688 / 54,648 ( 27 % )  ;
; C4 interconnects             ; 8,200 / 25,920 ( 32 % )   ;
; DQS bus muxes                ; 0 / 17 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )            ;
; Direct links                 ; 2,008 / 140,056 ( 1 % )   ;
; Global clocks                ; 1 / 16 ( 6 % )            ;
; Local interconnects          ; 3,479 / 36,960 ( 9 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 1,673 / 5,984 ( 28 % )    ;
; R14/C12 interconnect drivers ; 3,165 / 9,504 ( 33 % )    ;
; R3 interconnects             ; 17,009 / 60,192 ( 28 % )  ;
; R6 interconnects             ; 27,913 / 127,072 ( 22 % ) ;
; Spine clocks                 ; 4 / 120 ( 3 % )           ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 87           ; 0            ; 87           ; 0            ; 0            ; 160       ; 87           ; 0            ; 160       ; 160       ; 0            ; 106          ; 0            ; 0            ; 0            ; 0            ; 106          ; 0            ; 0            ; 0            ; 0            ; 106          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 73           ; 160          ; 73           ; 160          ; 160          ; 0         ; 73           ; 160          ; 0         ; 0         ; 160          ; 54           ; 160          ; 160          ; 160          ; 160          ; 54           ; 160          ; 160          ; 160          ; 160          ; 54           ; 160          ; 160          ; 160          ; 160          ; 160          ; 160          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; gpio_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; jtag_tdo_o         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart0_txd_o        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW8                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX00              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX01              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX02              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX03              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX04              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX05              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX06              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX11              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX12              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX13              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX14              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX15              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX16              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX20              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX21              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX22              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX23              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX24              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX25              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX26              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX30              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX31              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX32              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX33              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX34              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX35              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX36              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX40              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX41              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX42              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX43              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX44              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX45              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX46              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX50              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX51              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX52              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX53              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX54              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX55              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX56              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_o[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_0_o[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_clk_o          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_dat_o          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_dat_i          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_csn_o[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW5                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW6                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW7                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_i              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rstn_i             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; jtag_tck_i         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; jtag_trst_i        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; jtag_tms_i         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; jtag_tdi_i         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW9                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; gpio_1_i[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart0_rxd_i        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_i           ; clk_i                ; 328.1             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                               ; Destination Register                                                                                                                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.ack                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.516             ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.ack                                                                                             ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.459             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[4]                              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 1.429             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.ack                                                                              ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.383             ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst|bus_rsp_o.ack                                                                                                               ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.383             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.ack                                                                                           ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.383             ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|bus_rsp_o.ack                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.383             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[1]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.378             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[1]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.378             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.378             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[0]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.378             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[1]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.377             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[0]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.377             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[1]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.377             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[0]                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.377             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[2]                              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 1.372             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[3]                              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 1.369             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]                              ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 1.353             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state.IF_REQUEST                                                          ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 1.185             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[5]                                                                         ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.resume_req                                                                          ; 1.101             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.align                                                                     ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 1.074             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[3]                                                                         ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.resume_req                                                                          ; 1.032             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][7]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.971             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][27]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.970             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][1]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.969             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][21]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.964             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][9]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.964             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][20]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.963             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][19]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.962             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][0]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.962             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][20]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.955             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][12]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.954             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][19]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.952             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][29]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.949             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][21]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.948             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][20]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.948             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][15]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.948             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][9]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.948             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][1]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.948             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][0]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.947             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][12]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.946             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][5]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.926             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][8]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.924             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][22]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.923             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][3]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.919             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][6]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.917             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][24]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.916             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][8]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.916             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][5]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.916             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][25]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.910             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][6]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.909             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][25]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.908             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][28]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.907             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[47] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[63] ; 0.906             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][23]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.903             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][28]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.903             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][6]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.901             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][24]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.899             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][28]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.898             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][23]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.895             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][24]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.893             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][26]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.892             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][25]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.888             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][23]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.887             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][26]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.885             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|bus_rsp_o.ack                                                                                                ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|bus_rsp_o.ack                                                                                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|bus_rsp_o.ack                                                                                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|b_rd_req_buf                                                                                                       ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.B_BUSY                                                                                               ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.A_BUSY                                                                                               ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|a_rd_req_buf                                                                                                       ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|misaligned                                                                                     ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.bus_req_rd                                                                        ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.B_RETIRE                                                                                             ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|a_wr_req_buf                                                                                                       ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|rden                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|ctrl.bus_err                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.bus_req_wr                                                                        ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.A_RETIRE                                                                                             ; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_core_busswitch_inst|arbiter.state.IDLE                                                                                                 ; 0.884             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[48] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[63] ; 0.883             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[45] ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[63] ; 0.863             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][2]                                        ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.831             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][22]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.817             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][26]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.813             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][17]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.806             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][29]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.788             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][22]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.783             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][14]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.780             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][10]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.770             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][30]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[3][31]                                       ; 0.763             ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[0]                                                                          ; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state.CMD_EXE_ERROR                                                                ; 0.761             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][30]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[5][31]                                       ; 0.749             ;
; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][29]                                       ; neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256|HV[1][31]                                       ; 0.745             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.wakeup                                                                       ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 0.744             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[0][1]                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 0.744             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.TRAP_EXECUTE                                                      ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 0.744             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[0][1]                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 0.744             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[8]                                                                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                           ; 0.744             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "I-O-Guard-NEORV32"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 73 pins of 160 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clk_i~inputCLKENA0 with 6887 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I-O-Guard-NEORV32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:55
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 22% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:11
Info (11888): Total time spent on timing analysis during the Fitter is 32.65 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:38
Info (144001): Generated suppressed messages file C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/output_files/I-O-Guard-NEORV32.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 6442 megabytes
    Info: Processing ended: Sun Mar 10 17:41:36 2024
    Info: Elapsed time: 00:05:27
    Info: Total CPU time (on all processors): 00:11:51


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/output_files/I-O-Guard-NEORV32.fit.smsg.


