
*** Running vivado
    with args -log fifo_temperature.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_temperature.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_temperature.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 292.434 ; gain = 83.133
INFO: [Synth 8-638] synthesizing module 'fifo_temperature' [c:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/ip/fifo_temperature/synth/fifo_temperature.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'fifo_temperature' (27#1) [c:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/ip/fifo_temperature/synth/fifo_temperature.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 504.039 ; gain = 294.738
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 504.039 ; gain = 294.738
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 573.313 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 573.313 ; gain = 364.012
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 573.313 ; gain = 364.012
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 573.313 ; gain = 364.012
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 573.313 ; gain = 364.012
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 573.313 ; gain = 364.012
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 581.582 ; gain = 372.281
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 582.527 ; gain = 373.227
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 601.969 ; gain = 392.668
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    31|
|3     |LUT3     |    10|
|4     |LUT4     |    32|
|5     |LUT5     |    13|
|6     |LUT6     |    11|
|7     |MUXCY    |    20|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   130|
|10    |FDPE     |    27|
|11    |FDRE     |    24|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 601.969 ; gain = 392.668
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 997.023 ; gain = 785.730
