INFO-FLOW: Workspace /home/reon/work/xilinx/cnnlite_ip/solution1 opened at Mon Feb 27 10:36:39 JST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.66 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.76 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.82 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 753.375 MB.
INFO: [HLS 200-10] Analyzing design file 'cnnlite_ip/src/cnn.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnnlite_ip/src/cnn.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang cnnlite_ip/src/cnn.c -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.c.clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.c.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.15 sec.
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[28][28]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2787:6)
INFO: [HLS 207-4414] passing argument to parameter 'x' here (cnnlite_ip/src/cnn.c:2783:23)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [4][1][3][3]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2896:15)
INFO: [HLS 207-4414] passing argument to parameter 'weight' here (cnnlite_ip/src/cnn.c:2790:42)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [8][4][3][3]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2901:16)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [32][392]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2906:16)
INFO: [HLS 207-4414] passing argument to parameter 'weight' here (cnnlite_ip/src/cnn.c:2833:42)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [10][32]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2910:16)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  -directive=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  -directive=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.clang-tidy.loop-label.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.16 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.pp.0.c.clang.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.69 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.08 seconds; current allocated memory: 753.512 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn.g.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.94 sec.
Execute       run_link_or_opt -opt -out /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.72 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.72 sec.
Execute       run_link_or_opt -out /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_top -mllvm -hls-db-dir -mllvm /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.63 sec.
INFO: [HLS 214-131] Inlining function 'cnn' into 'cnn_top' (cnnlite_ip/src/cnn.c:2787:2)
INFO: [HLS 214-178] Inlining function 'relu' into 'cnn_top' (cnnlite_ip/src/cnn.c:2786:0)
INFO: [HLS 214-178] Inlining function 'linear' into 'cnn_top' (cnnlite_ip/src/cnn.c:2786:0)
WARNING: [HLS 214-167] The program may have out of bound array access (cnnlite_ip/src/cnn.c:2840:27)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.5 seconds; current allocated memory: 754.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.359 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.0.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.66 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.67 seconds; current allocated memory: 770.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.1.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.78 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 771.348 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.g.1.bc to /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.1.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2852_3' (cnnlite_ip/src/cnn.c:2852) in function 'maxpool2d.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2852_3' (cnnlite_ip/src/cnn.c:2852) in function 'maxpool2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2797_3' (cnnlite_ip/src/cnn.c:2797) in function 'conv2d.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2797_3' (cnnlite_ip/src/cnn.c:2797) in function 'conv2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2872_1' (cnnlite_ip/src/cnn.c:2872) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2872_1' (cnnlite_ip/src/cnn.c:2872) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2838_2' (cnnlite_ip/src/cnn.c:2837) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2872_1' (cnnlite_ip/src/cnn.c:2872) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2835_1' (cnnlite_ip/src/cnn.c:2835) in function 'cnn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2835_1' (cnnlite_ip/src/cnn.c:2835) in function 'cnn_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2797_3' (cnnlite_ip/src/cnn.c:2797) in function 'conv2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2852_3' (cnnlite_ip/src/cnn.c:2852) in function 'maxpool2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2852_3' (cnnlite_ip/src/cnn.c:2852) in function 'maxpool2d.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2797_3' (cnnlite_ip/src/cnn.c:2797) in function 'conv2d.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2838_2' (cnnlite_ip/src/cnn.c:2837) in function 'cnn_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2801_4' (cnnlite_ip/src/cnn.c:2799) in function 'conv2d' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2803_5' (cnnlite_ip/src/cnn.c:2799) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2805_6' (cnnlite_ip/src/cnn.c:2799) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2856_4' (cnnlite_ip/src/cnn.c:2854) in function 'maxpool2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2858_5' (cnnlite_ip/src/cnn.c:2854) in function 'maxpool2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2856_4' (cnnlite_ip/src/cnn.c:2854) in function 'maxpool2d.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2858_5' (cnnlite_ip/src/cnn.c:2854) in function 'maxpool2d.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2801_4' (cnnlite_ip/src/cnn.c:2799) in function 'conv2d.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2803_5' (cnnlite_ip/src/cnn.c:2799) in function 'conv2d.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2805_6' (cnnlite_ip/src/cnn.c:2799) in function 'conv2d.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'weight0' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias0' in dimension 1 completely.
Command         transform done; 2.1 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnnlite_ip/src/cnn.c:2797:45) to (cnnlite_ip/src/cnn.c:2797:32) in function 'conv2d.1'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnnlite_ip/src/cnn.c:2797:45) to (cnnlite_ip/src/cnn.c:2797:32) in function 'conv2d'... converting 65 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'conv2d.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.17 seconds. CPU system time: 0 seconds. Elapsed time: 2.18 seconds; current allocated memory: 790.766 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.2.bc -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2850_2' (cnnlite_ip/src/cnn.c:2850:41) in function 'maxpool2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2848_1' (cnnlite_ip/src/cnn.c:2848:33) in function 'maxpool2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2850_2' (cnnlite_ip/src/cnn.c:2850:41) in function 'maxpool2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2848_1' (cnnlite_ip/src/cnn.c:2848:33) in function 'maxpool2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2795_2' (cnnlite_ip/src/cnn.c:2795:41) in function 'conv2d.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_2793_1' (cnnlite_ip/src/cnn.c:2793:37) in function 'conv2d.1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2795_2' (cnnlite_ip/src/cnn.c:2795:41) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2793_1' (cnnlite_ip/src/cnn.c:2793:37) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2835_1' (cnnlite_ip/src/cnn.c:2835:37) in function 'cnn_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'y' (cnnlite_ip/src/cnn.c:2864:92)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (cnnlite_ip/src/cnn.c:2827:51)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42.i' (cnnlite_ip/src/cnn.c:2874:14)
INFO: [HLS 200-472] Inferring partial write operation for 'x.assign' (cnnlite_ip/src/cnn.c:2842:14)
Command         transform done; 1.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 879.285 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.83 sec.
Command     elaborate done; 11.42 sec.
Execute     ap_eval exec zip -j /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
Execute       ap_set_top_model cnn_top 
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' to 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1' to 'conv2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxpool2d.1' to 'maxpool2d_1'.
Execute       get_model_list cnn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn_top 
Execute       preproc_iomode -model cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       preproc_iomode -model cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       preproc_iomode -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       preproc_iomode -model maxpool2d 
Execute       preproc_iomode -model cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       preproc_iomode -model conv2d 
Execute       preproc_iomode -model maxpool2d.1 
Execute       preproc_iomode -model cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       preproc_iomode -model conv2d.1 
Execute       preproc_iomode -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       get_model_list cnn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 conv2d.1 cnn_top_Pipeline_VITIS_LOOP_2872_1 maxpool2d.1 conv2d cnn_top_Pipeline_VITIS_LOOP_2872_14 maxpool2d cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 cnn_top_Pipeline_VITIS_LOOP_2872_15 cnn_top_Pipeline_VITIS_LOOP_2835_1 cnn_top
INFO-FLOW: Configuring Module : conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 ...
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       apply_spec_resource_limit conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
INFO-FLOW: Configuring Module : conv2d.1 ...
Execute       set_default_model conv2d.1 
Execute       apply_spec_resource_limit conv2d.1 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_VITIS_LOOP_2872_1 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       apply_spec_resource_limit cnn_top_Pipeline_VITIS_LOOP_2872_1 
INFO-FLOW: Configuring Module : maxpool2d.1 ...
Execute       set_default_model maxpool2d.1 
Execute       apply_spec_resource_limit maxpool2d.1 
INFO-FLOW: Configuring Module : conv2d ...
Execute       set_default_model conv2d 
Execute       apply_spec_resource_limit conv2d 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_VITIS_LOOP_2872_14 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       apply_spec_resource_limit cnn_top_Pipeline_VITIS_LOOP_2872_14 
INFO-FLOW: Configuring Module : maxpool2d ...
Execute       set_default_model maxpool2d 
Execute       apply_spec_resource_limit maxpool2d 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       apply_spec_resource_limit cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_VITIS_LOOP_2872_15 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       apply_spec_resource_limit cnn_top_Pipeline_VITIS_LOOP_2872_15 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_VITIS_LOOP_2835_1 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       apply_spec_resource_limit cnn_top_Pipeline_VITIS_LOOP_2835_1 
INFO-FLOW: Configuring Module : cnn_top ...
Execute       set_default_model cnn_top 
Execute       apply_spec_resource_limit cnn_top 
INFO-FLOW: Model list for preprocess: conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 conv2d.1 cnn_top_Pipeline_VITIS_LOOP_2872_1 maxpool2d.1 conv2d cnn_top_Pipeline_VITIS_LOOP_2872_14 maxpool2d cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 cnn_top_Pipeline_VITIS_LOOP_2872_15 cnn_top_Pipeline_VITIS_LOOP_2835_1 cnn_top
INFO-FLOW: Preprocessing Module: conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 ...
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       cdfg_preprocess -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       rtl_gen_preprocess conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
INFO-FLOW: Preprocessing Module: conv2d.1 ...
Execute       set_default_model conv2d.1 
Execute       cdfg_preprocess -model conv2d.1 
Execute       rtl_gen_preprocess conv2d.1 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_VITIS_LOOP_2872_1 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       cdfg_preprocess -model cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2872_1 
INFO-FLOW: Preprocessing Module: maxpool2d.1 ...
Execute       set_default_model maxpool2d.1 
Execute       cdfg_preprocess -model maxpool2d.1 
Execute       rtl_gen_preprocess maxpool2d.1 
INFO-FLOW: Preprocessing Module: conv2d ...
Execute       set_default_model conv2d 
Execute       cdfg_preprocess -model conv2d 
Execute       rtl_gen_preprocess conv2d 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_VITIS_LOOP_2872_14 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       cdfg_preprocess -model cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2872_14 
INFO-FLOW: Preprocessing Module: maxpool2d ...
Execute       set_default_model maxpool2d 
Execute       cdfg_preprocess -model maxpool2d 
Execute       rtl_gen_preprocess maxpool2d 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       cdfg_preprocess -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_VITIS_LOOP_2872_15 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       cdfg_preprocess -model cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2872_15 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_VITIS_LOOP_2835_1 ...
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       cdfg_preprocess -model cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2835_1 
INFO-FLOW: Preprocessing Module: cnn_top ...
Execute       set_default_model cnn_top 
Execute       cdfg_preprocess -model cnn_top 
Execute       rtl_gen_preprocess cnn_top 
INFO-FLOW: Model list for synthesis: conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 conv2d.1 cnn_top_Pipeline_VITIS_LOOP_2872_1 maxpool2d.1 conv2d cnn_top_Pipeline_VITIS_LOOP_2872_14 maxpool2d cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 cnn_top_Pipeline_VITIS_LOOP_2872_15 cnn_top_Pipeline_VITIS_LOOP_2835_1 cnn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       schedule -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' (loop 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'): Unable to schedule 'load' operation ('x_load_7', cnnlite_ip/src/cnn.c:2819) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' (loop 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'): Unable to schedule 'load' operation ('x_load_9', cnnlite_ip/src/cnn.c:2819) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' (loop 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'): Unable to schedule 'load' operation ('x_load_11', cnnlite_ip/src/cnn.c:2819) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' (loop 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'): Unable to schedule 'load' operation ('x_load_13', cnnlite_ip/src/cnn.c:2819) on array 'x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 66, loop 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 883.188 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.
Execute       set_default_model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       bind -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 883.188 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.bind.adb -f 
INFO-FLOW: Finish binding conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.1 
Execute       schedule -model conv2d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 883.246 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.1.
Execute       set_default_model conv2d.1 
Execute       bind -model conv2d.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 883.246 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.bind.adb -f 
INFO-FLOW: Finish binding conv2d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_2872_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       schedule -model cnn_top_Pipeline_VITIS_LOOP_2872_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'vla42_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2872_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_2872_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 883.695 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top_Pipeline_VITIS_LOOP_2872_1.
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       bind -model cnn_top_Pipeline_VITIS_LOOP_2872_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 883.695 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.bind.adb -f 
INFO-FLOW: Finish binding cnn_top_Pipeline_VITIS_LOOP_2872_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model maxpool2d.1 
Execute       schedule -model maxpool2d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 886.480 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.sched.adb -f 
INFO-FLOW: Finish scheduling maxpool2d.1.
Execute       set_default_model maxpool2d.1 
Execute       bind -model maxpool2d.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 886.480 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.bind.adb -f 
INFO-FLOW: Finish binding maxpool2d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d 
Execute       schedule -model conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'): Unable to schedule 'load' operation ('x_load_30', cnnlite_ip/src/cnn.c:2819) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'): Unable to schedule 'load' operation ('x_load_47', cnnlite_ip/src/cnn.c:2819) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 229, loop 'VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.15 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.
Execute       set_default_model conv2d 
Execute       bind -model conv2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.18 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.bind.adb -f 
INFO-FLOW: Finish binding conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_2872_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       schedule -model cnn_top_Pipeline_VITIS_LOOP_2872_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'vla135_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2872_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_2872_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top_Pipeline_VITIS_LOOP_2872_14.
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       bind -model cnn_top_Pipeline_VITIS_LOOP_2872_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.bind.adb -f 
INFO-FLOW: Finish binding cnn_top_Pipeline_VITIS_LOOP_2872_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model maxpool2d 
Execute       schedule -model maxpool2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.sched.adb -f 
INFO-FLOW: Finish scheduling maxpool2d.
Execute       set_default_model maxpool2d 
Execute       bind -model maxpool2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.bind.adb -f 
INFO-FLOW: Finish binding maxpool2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       schedule -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2835) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' (loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2840) and 'select' operation ('select_ln2835_1', cnnlite_ip/src/cnn.c:2835).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' (loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2840) and 'select' operation ('select_ln2835_1', cnnlite_ip/src/cnn.c:2835).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' (loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2840) and 'select' operation ('select_ln2835_1', cnnlite_ip/src/cnn.c:2835).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' (loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2840) and 'select' operation ('select_ln2835_1', cnnlite_ip/src/cnn.c:2835).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' (loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2840) and 'select' operation ('select_ln2835_1', cnnlite_ip/src/cnn.c:2835).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       bind -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.bind.adb -f 
INFO-FLOW: Finish binding cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_2872_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       schedule -model cnn_top_Pipeline_VITIS_LOOP_2872_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2872_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_2872_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top_Pipeline_VITIS_LOOP_2872_15.
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       bind -model cnn_top_Pipeline_VITIS_LOOP_2872_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.bind.adb -f 
INFO-FLOW: Finish binding cnn_top_Pipeline_VITIS_LOOP_2872_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_2835_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       schedule -model cnn_top_Pipeline_VITIS_LOOP_2835_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2835_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 172, loop 'VITIS_LOOP_2835_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.54 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top_Pipeline_VITIS_LOOP_2835_1.
Execute       set_default_model cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       bind -model cnn_top_Pipeline_VITIS_LOOP_2835_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 898.762 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.52 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.bind.adb -f 
INFO-FLOW: Finish binding cnn_top_Pipeline_VITIS_LOOP_2835_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top 
Execute       schedule -model cnn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 899.176 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top.
Execute       set_default_model cnn_top 
Execute       bind -model cnn_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 899.176 MB.
Execute       syn_report -verbosereport -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.53 sec.
Execute       db_write -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.bind.adb -f 
INFO-FLOW: Finish binding cnn_top.
Execute       get_model_list cnn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       rtl_gen_preprocess conv2d.1 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       rtl_gen_preprocess maxpool2d.1 
Execute       rtl_gen_preprocess conv2d 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       rtl_gen_preprocess maxpool2d 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       rtl_gen_preprocess cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       rtl_gen_preprocess cnn_top 
INFO-FLOW: Model list for RTL generation: conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 conv2d.1 cnn_top_Pipeline_VITIS_LOOP_2872_1 maxpool2d.1 conv2d cnn_top_Pipeline_VITIS_LOOP_2872_14 maxpool2d cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 cnn_top_Pipeline_VITIS_LOOP_2872_15 cnn_top_Pipeline_VITIS_LOOP_2835_1 cnn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' pipeline 'VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 901.453 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       gen_rtl conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
Execute       syn_report -csynth -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_csynth.xml 
Execute       syn_report -verbosereport -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.33 sec.
Execute       db_write -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.adb 
Execute       db_write -model conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_1/grp_fu_837_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_1/grp_fu_841_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_1'.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 905.648 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.1 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_conv2d_1 
Execute       gen_rtl conv2d.1 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_conv2d_1 
Execute       syn_report -csynth -model conv2d.1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/conv2d_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model conv2d.1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/conv2d_1_csynth.xml 
Execute       syn_report -verbosereport -model conv2d.1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -model conv2d.1 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.adb 
Execute       db_write -model conv2d.1 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.1 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_2872_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top_Pipeline_VITIS_LOOP_2872_1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_2872_1' pipeline 'VITIS_LOOP_2872_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top_Pipeline_VITIS_LOOP_2872_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 907.453 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2872_1 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2872_1 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_1 
Execute       syn_report -csynth -model cnn_top_Pipeline_VITIS_LOOP_2872_1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2872_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_top_Pipeline_VITIS_LOOP_2872_1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2872_1_csynth.xml 
Execute       syn_report -verbosereport -model cnn_top_Pipeline_VITIS_LOOP_2872_1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2872_1 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.adb 
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2872_1 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top_Pipeline_VITIS_LOOP_2872_1 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model maxpool2d.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxpool2d_1' pipeline 'VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool2d_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 909.801 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl maxpool2d.1 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_maxpool2d_1 
Execute       gen_rtl maxpool2d.1 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_maxpool2d_1 
Execute       syn_report -csynth -model maxpool2d.1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/maxpool2d_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model maxpool2d.1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/maxpool2d_1_csynth.xml 
Execute       syn_report -verbosereport -model maxpool2d.1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -model maxpool2d.1 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.adb 
Execute       db_write -model maxpool2d.1 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info maxpool2d.1 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d' pipeline 'VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 18752 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_conv2d_bias1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_conv2d_weight1_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 925.672 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_conv2d 
Execute       gen_rtl conv2d -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_conv2d 
Execute       syn_report -csynth -model conv2d -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/conv2d_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.57 sec.
Execute       syn_report -rtlxml -model conv2d -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/conv2d_csynth.xml 
Command       syn_report done; 0.24 sec.
Execute       syn_report -verbosereport -model conv2d -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.35 sec.
Execute       db_write -model conv2d -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.adb 
Command       db_write done; 0.27 sec.
Execute       db_write -model conv2d -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_2872_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top_Pipeline_VITIS_LOOP_2872_14 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_2872_14' pipeline 'VITIS_LOOP_2872_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top_Pipeline_VITIS_LOOP_2872_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.68 seconds; current allocated memory: 941.504 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2872_14 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2872_14 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_14 
Execute       syn_report -csynth -model cnn_top_Pipeline_VITIS_LOOP_2872_14 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2872_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_top_Pipeline_VITIS_LOOP_2872_14 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2872_14_csynth.xml 
Execute       syn_report -verbosereport -model cnn_top_Pipeline_VITIS_LOOP_2872_14 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2872_14 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.adb 
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2872_14 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top_Pipeline_VITIS_LOOP_2872_14 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model maxpool2d -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxpool2d' pipeline 'VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 941.504 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl maxpool2d -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_maxpool2d 
Execute       gen_rtl maxpool2d -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_maxpool2d 
Execute       syn_report -csynth -model maxpool2d -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/maxpool2d_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model maxpool2d -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/maxpool2d_csynth.xml 
Execute       syn_report -verbosereport -model maxpool2d -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -model maxpool2d -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.adb 
Execute       db_write -model maxpool2d -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info maxpool2d -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' pipeline 'VITIS_LOOP_2835_1_VITIS_LOOP_2838_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9ns_9ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2'.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 949.324 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
Execute       syn_report -csynth -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_csynth.xml 
Execute       syn_report -verbosereport -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.adb 
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_2872_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top_Pipeline_VITIS_LOOP_2872_15 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_2872_15' pipeline 'VITIS_LOOP_2872_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top_Pipeline_VITIS_LOOP_2872_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 949.324 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2872_15 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2872_15 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_15 
Execute       syn_report -csynth -model cnn_top_Pipeline_VITIS_LOOP_2872_15 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2872_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_top_Pipeline_VITIS_LOOP_2872_15 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2872_15_csynth.xml 
Execute       syn_report -verbosereport -model cnn_top_Pipeline_VITIS_LOOP_2872_15 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2872_15 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.adb 
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2872_15 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top_Pipeline_VITIS_LOOP_2872_15 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_2835_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top_Pipeline_VITIS_LOOP_2835_1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_2835_1' pipeline 'VITIS_LOOP_2835_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top_Pipeline_VITIS_LOOP_2835_1'.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 959.133 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2835_1 -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       gen_rtl cnn_top_Pipeline_VITIS_LOOP_2835_1 -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1 
Execute       syn_report -csynth -model cnn_top_Pipeline_VITIS_LOOP_2835_1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2835_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model cnn_top_Pipeline_VITIS_LOOP_2835_1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_Pipeline_VITIS_LOOP_2835_1_csynth.xml 
Execute       syn_report -verbosereport -model cnn_top_Pipeline_VITIS_LOOP_2835_1 -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.63 sec.
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2835_1 -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model cnn_top_Pipeline_VITIS_LOOP_2835_1 -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top_Pipeline_VITIS_LOOP_2835_1 -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top -top_prefix  -sub_prefix cnn_top_ -mg_file /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_vla1_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_vla104_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_vla166_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_x_assign_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_x_assign_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 967.219 MB.
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top -istop -style xilinx -f -lang vhdl -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/vhdl/cnn_top 
Execute       gen_rtl cnn_top -istop -style xilinx -f -lang vlog -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/verilog/cnn_top 
Execute       syn_report -csynth -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/cnn_top_csynth.xml 
Execute       syn_report -verbosereport -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.51 sec.
Execute       db_write -model cnn_top -f -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.adb 
Execute       db_write -model cnn_top -bindview -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top -p /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top 
Execute       export_constraint_db -f -tool general -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.constraint.tcl 
Execute       syn_report -designview -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.design.xml 
Command       syn_report done; 1.12 sec.
Execute       syn_report -csynthDesign -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.protoinst 
Execute       sc_get_clocks cnn_top 
Execute       sc_get_portdomain cnn_top 
INFO-FLOW: Model list for RTL component generation: conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 conv2d.1 cnn_top_Pipeline_VITIS_LOOP_2872_1 maxpool2d.1 conv2d cnn_top_Pipeline_VITIS_LOOP_2872_14 maxpool2d cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 cnn_top_Pipeline_VITIS_LOOP_2872_15 cnn_top_Pipeline_VITIS_LOOP_2835_1 cnn_top
INFO-FLOW: Handling components in module [conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d_1] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R
INFO-FLOW: Handling components in module [cnn_top_Pipeline_VITIS_LOOP_2872_1] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [maxpool2d_1] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.compgen.tcl 
INFO-FLOW: Found component cnn_top_conv2d_bias1_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_conv2d_bias1_ROM_AUTO_1R
INFO-FLOW: Found component cnn_top_conv2d_weight1_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_conv2d_weight1_ROM_AUTO_1R
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_top_Pipeline_VITIS_LOOP_2872_14] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [maxpool2d] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.compgen.tcl 
INFO-FLOW: Found component cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1.
INFO-FLOW: Append model cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1
INFO-FLOW: Found component cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R
INFO-FLOW: Found component cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_top_Pipeline_VITIS_LOOP_2872_15] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_top_Pipeline_VITIS_LOOP_2835_1] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R
INFO-FLOW: Found component cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_top] ... 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.compgen.tcl 
INFO-FLOW: Found component cnn_top_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component cnn_top_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component cnn_top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cnn_top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cnn_top_vla1_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_vla1_i_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component cnn_top_vla104_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_vla104_i_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component cnn_top_vla166_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_vla166_i_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_x_assign_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_x_assign_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_x_assign_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_x_assign_2_RAM_AUTO_1R1W
INFO-FLOW: Append model conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3
INFO-FLOW: Append model conv2d_1
INFO-FLOW: Append model cnn_top_Pipeline_VITIS_LOOP_2872_1
INFO-FLOW: Append model maxpool2d_1
INFO-FLOW: Append model conv2d
INFO-FLOW: Append model cnn_top_Pipeline_VITIS_LOOP_2872_14
INFO-FLOW: Append model maxpool2d
INFO-FLOW: Append model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2
INFO-FLOW: Append model cnn_top_Pipeline_VITIS_LOOP_2872_15
INFO-FLOW: Append model cnn_top_Pipeline_VITIS_LOOP_2835_1
INFO-FLOW: Append model cnn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_top_flow_control_loop_pipe_sequential_init cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_conv2d_bias1_ROM_AUTO_1R cnn_top_conv2d_weight1_ROM_AUTO_1R cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1 cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R cnn_top_flow_control_loop_pipe_sequential_init cnn_top_fadd_32ns_32ns_32_5_full_dsp_1 cnn_top_fadd_32ns_32ns_32_5_full_dsp_1 cnn_top_fmul_32ns_32ns_32_4_max_dsp_1 cnn_top_fmul_32ns_32ns_32_4_max_dsp_1 cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_top_vla1_i_RAM_AUTO_1R1W cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W cnn_top_vla104_i_RAM_AUTO_1R1W cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W cnn_top_vla166_i_RAM_AUTO_1R1W cnn_top_x_assign_RAM_AUTO_1R1W cnn_top_x_assign_2_RAM_AUTO_1R1W conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 conv2d_1 cnn_top_Pipeline_VITIS_LOOP_2872_1 maxpool2d_1 conv2d cnn_top_Pipeline_VITIS_LOOP_2872_14 maxpool2d cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 cnn_top_Pipeline_VITIS_LOOP_2872_15 cnn_top_Pipeline_VITIS_LOOP_2835_1 cnn_top
INFO-FLOW: Generating /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_conv2d_bias1_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_conv2d_weight1_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1
INFO-FLOW: To file: write model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cnn_top_vla1_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_vla104_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_vla166_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_x_assign_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_x_assign_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3
INFO-FLOW: To file: write model conv2d_1
INFO-FLOW: To file: write model cnn_top_Pipeline_VITIS_LOOP_2872_1
INFO-FLOW: To file: write model maxpool2d_1
INFO-FLOW: To file: write model conv2d
INFO-FLOW: To file: write model cnn_top_Pipeline_VITIS_LOOP_2872_14
INFO-FLOW: To file: write model maxpool2d
INFO-FLOW: To file: write model cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2
INFO-FLOW: To file: write model cnn_top_Pipeline_VITIS_LOOP_2872_15
INFO-FLOW: To file: write model cnn_top_Pipeline_VITIS_LOOP_2835_1
INFO-FLOW: To file: write model cnn_top
INFO-FLOW: Generating /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/vhdl' dstVlogDir='/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/vlog' tclDir='/home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db' modelList='cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_conv2d_bias1_ROM_AUTO_1R
cnn_top_conv2d_weight1_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_top_vla1_i_RAM_AUTO_1R1W
cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla104_i_RAM_AUTO_1R1W
cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla166_i_RAM_AUTO_1R1W
cnn_top_x_assign_RAM_AUTO_1R1W
cnn_top_x_assign_2_RAM_AUTO_1R1W
conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3
conv2d_1
cnn_top_Pipeline_VITIS_LOOP_2872_1
maxpool2d_1
conv2d
cnn_top_Pipeline_VITIS_LOOP_2872_14
maxpool2d
cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2
cnn_top_Pipeline_VITIS_LOOP_2872_15
cnn_top_Pipeline_VITIS_LOOP_2835_1
cnn_top
' expOnly='0'
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.compgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.09 seconds; current allocated memory: 972.418 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/reon/work/xilinx/cnnlite_ip/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_conv2d_bias1_ROM_AUTO_1R
cnn_top_conv2d_weight1_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_top_vla1_i_RAM_AUTO_1R1W
cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla104_i_RAM_AUTO_1R1W
cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla166_i_RAM_AUTO_1R1W
cnn_top_x_assign_RAM_AUTO_1R1W
cnn_top_x_assign_2_RAM_AUTO_1R1W
conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3
conv2d_1
cnn_top_Pipeline_VITIS_LOOP_2872_1
maxpool2d_1
conv2d
cnn_top_Pipeline_VITIS_LOOP_2872_14
maxpool2d
cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2
cnn_top_Pipeline_VITIS_LOOP_2872_15
cnn_top_Pipeline_VITIS_LOOP_2835_1
cnn_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.constraint.tcl 
Execute       sc_get_clocks cnn_top 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/impl/misc/cnn_top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/impl/misc/cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/reon/work/xilinx/cnnlite_ip/solution1/impl/misc/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST cnn_top MODULE2INSTS {cnn_top cnn_top conv2d_1 grp_conv2d_1_fu_413 conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 cnn_top_Pipeline_VITIS_LOOP_2872_1 grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423 maxpool2d_1 grp_maxpool2d_1_fu_429 conv2d grp_conv2d_fu_435 cnn_top_Pipeline_VITIS_LOOP_2872_14 grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445 maxpool2d grp_maxpool2d_fu_451 cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457 cnn_top_Pipeline_VITIS_LOOP_2872_15 grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467 cnn_top_Pipeline_VITIS_LOOP_2835_1 grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473} INST2MODULE {cnn_top cnn_top grp_conv2d_1_fu_413 conv2d_1 grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423 cnn_top_Pipeline_VITIS_LOOP_2872_1 grp_maxpool2d_1_fu_429 maxpool2d_1 grp_conv2d_fu_435 conv2d grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445 cnn_top_Pipeline_VITIS_LOOP_2872_14 grp_maxpool2d_fu_451 maxpool2d grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457 cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467 cnn_top_Pipeline_VITIS_LOOP_2872_15 grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473 cnn_top_Pipeline_VITIS_LOOP_2835_1} INSTDATA {cnn_top {DEPTH 1 CHILDREN {grp_conv2d_1_fu_413 grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423 grp_maxpool2d_1_fu_429 grp_conv2d_fu_435 grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445 grp_maxpool2d_fu_451 grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457 grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467 grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473}} grp_conv2d_1_fu_413 {DEPTH 2 CHILDREN grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179} grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179 {DEPTH 3 CHILDREN {}} grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423 {DEPTH 2 CHILDREN {}} grp_maxpool2d_1_fu_429 {DEPTH 2 CHILDREN {}} grp_conv2d_fu_435 {DEPTH 2 CHILDREN {}} grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445 {DEPTH 2 CHILDREN {}} grp_maxpool2d_fu_451 {DEPTH 2 CHILDREN {}} grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457 {DEPTH 2 CHILDREN {}} grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467 {DEPTH 2 CHILDREN {}} grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_839_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_59 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_61_fu_868_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_61 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_327_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_62 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_64_fu_357_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_64 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_65_fu_482_p2 SOURCE {} VARIABLE empty_65 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_363_p2 SOURCE {} VARIABLE empty_66 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_67_fu_506_p2 SOURCE {} VARIABLE empty_67 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2795_fu_681_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE add_ln2795 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_877_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid1 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid19_fu_906_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid19 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid111_fu_404_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid111 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid115_fu_434_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid115 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid119_fu_595_p2 SOURCE {} VARIABLE p_mid119 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid121_fu_626_p2 SOURCE {} VARIABLE p_mid121 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2808_fu_518_p2 SOURCE cnnlite_ip/src/cnn.c:2808 VARIABLE add_ln2808 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_fu_528_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_1_fu_538_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_1 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2808_1_fu_561_p2 SOURCE cnnlite_ip/src/cnn.c:2808 VARIABLE add_ln2808_1 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_2_fu_570_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_2 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_3_fu_580_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_3 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_4_fu_648_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_4 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_5_fu_657_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_5 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_6_fu_666_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_6 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_7_fu_671_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_7 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2816_8_fu_676_p2 SOURCE cnnlite_ip/src/cnn.c:2816 VARIABLE add_ln2816_8 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2827_fu_933_p2 SOURCE cnnlite_ip/src/cnn.c:2827 VARIABLE add_ln2827 LOOP VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_fu_221_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_72_fu_422_p2 SOURCE {} VARIABLE empty_72 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_74_fu_247_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE empty_74 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_76_fu_269_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE empty_76 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_275_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE empty_77 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_79_fu_297_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE empty_79 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2817_2_fu_344_p2 SOURCE cnnlite_ip/src/cnn.c:2817 VARIABLE add_ln2817_2 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_303_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE empty_80 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_82_fu_325_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE empty_82 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2817_5_fu_358_p2 SOURCE cnnlite_ip/src/cnn.c:2817 VARIABLE add_ln2817_5 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2817_4_fu_368_p2 SOURCE cnnlite_ip/src/cnn.c:2817 VARIABLE add_ln2817_4 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2817_3_fu_378_p2 SOURCE cnnlite_ip/src/cnn.c:2817 VARIABLE add_ln2817_3 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2817_1_fu_388_p2 SOURCE cnnlite_ip/src/cnn.c:2817 VARIABLE add_ln2817_1 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2817_fu_398_p2 SOURCE cnnlite_ip/src/cnn.c:2817 VARIABLE add_ln2817 LOOP VITIS_LOOP_2793_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME weight0_0_U SOURCE {} VARIABLE weight0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 10 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 10 URAM 0}} cnn_top_Pipeline_VITIS_LOOP_2872_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_91_p2 SOURCE cnnlite_ip/src/cnn.c:2872 VARIABLE i_5 LOOP VITIS_LOOP_2872_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} maxpool2d_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_17_fu_294_p2 SOURCE {} VARIABLE empty_17 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_19_fu_322_p2 SOURCE {} VARIABLE empty_19 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_20_fu_346_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_20 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_22_fu_376_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_22 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_382_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_23 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_25_fu_668_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_25 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_28_fu_703_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_28 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2848_1_fu_221_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE add_ln2848_1 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2848_fu_395_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE add_ln2848 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid129_fu_443_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid129 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid131_fu_478_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid131 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid151_fu_515_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid151 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid165_fu_732_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid165 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid179_fu_774_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid179 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2850_fu_543_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE add_ln2850 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid18_fu_575_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid18 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid110_fu_605_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid110 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid112_fu_611_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid112 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid114_fu_811_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid114 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid118_fu_853_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid118 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2860_fu_869_p2 SOURCE cnnlite_ip/src/cnn.c:2860 VARIABLE add_ln2860 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2860_1_fu_891_p2 SOURCE cnnlite_ip/src/cnn.c:2860 VARIABLE add_ln2860_1 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2864_fu_926_p2 SOURCE cnnlite_ip/src/cnn.c:2864 VARIABLE add_ln2864 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2852_fu_629_p2 SOURCE cnnlite_ip/src/cnn.c:2852 VARIABLE add_ln2852 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2850_1_fu_236_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE add_ln2850_1 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_84_fu_1677_p2 SOURCE {} VARIABLE empty_84 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_85_fu_1080_p2 SOURCE {} VARIABLE empty_85 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_87_fu_1102_p2 SOURCE {} VARIABLE empty_87 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_90_fu_1130_p2 SOURCE {} VARIABLE empty_90 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_93_fu_1158_p2 SOURCE {} VARIABLE empty_93 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_95_fu_1186_p2 SOURCE {} VARIABLE empty_95 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_97_fu_1208_p2 SOURCE {} VARIABLE empty_97 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_1682_p2 SOURCE {} VARIABLE empty_98 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_100_fu_1703_p2 SOURCE {} VARIABLE empty_100 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_1709_p2 SOURCE {} VARIABLE empty_101 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_103_fu_1730_p2 SOURCE {} VARIABLE empty_103 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_105_fu_1757_p2 SOURCE {} VARIABLE empty_105 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_107_fu_1779_p2 SOURCE {} VARIABLE empty_107 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_110_fu_1807_p2 SOURCE {} VARIABLE empty_110 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_1813_p2 SOURCE {} VARIABLE empty_111 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_113_fu_1835_p2 SOURCE {} VARIABLE empty_113 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_115_fu_2776_p2 SOURCE {} VARIABLE empty_115 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_117_fu_2798_p2 SOURCE {} VARIABLE empty_117 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_2804_p2 SOURCE {} VARIABLE empty_118 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_120_fu_2826_p2 SOURCE {} VARIABLE empty_120 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_2832_p2 SOURCE {} VARIABLE empty_121 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_123_fu_2854_p2 SOURCE {} VARIABLE empty_123 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_1847_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_124 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_126_fu_1877_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_126 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_1883_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_127 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_128_fu_1909_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_128 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_129_fu_1238_p2 SOURCE {} VARIABLE empty_129 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_1244_p2 SOURCE {} VARIABLE empty_130 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_131_fu_1280_p2 SOURCE {} VARIABLE empty_131 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_1915_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_132 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_133_fu_1941_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_133 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_1947_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_134 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_135_fu_1973_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_135 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_1979_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_136 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_137_fu_2005_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_137 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_2863_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_138 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_139_fu_2889_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_139 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_2895_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_140 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_141_fu_2921_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_141 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_2927_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_142 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_143_fu_2953_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_143 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_2959_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_144 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_145_fu_2985_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_145 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_3569_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_146 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_147_fu_3594_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_147 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_3600_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_148 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_149_fu_3625_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE empty_149 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_20_fu_2991_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_20 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_fu_1298_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1152_fu_2028_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1152 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1154_fu_1346_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1154 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1156_fu_1368_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1156 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1160_fu_1396_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1160 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_1_fu_2040_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_1 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1164_fu_1432_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1164 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1168_fu_1460_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1168 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1170_fu_1482_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1170 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1172_fu_2050_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1172 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1174_fu_2071_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1174 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_2_fu_3001_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_2 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1176_fu_2084_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1176 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1178_fu_2105_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1178 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1182_fu_2132_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1182 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1184_fu_2154_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1184 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1188_fu_2182_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1188 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_3_fu_3011_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_3 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1190_fu_2195_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1190 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1192_fu_2217_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1192 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1196_fu_3042_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1196 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1198_fu_3064_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1198 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1200_fu_3070_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1200 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1202_fu_3092_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1202 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_4_fu_3631_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_4 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1204_fu_3105_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1204 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1206_fu_3127_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1206 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_5_fu_3641_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_5 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_6_fu_3651_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_6 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_7_fu_3665_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_7 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_8_fu_3679_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_8 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_9_fu_3689_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_9 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_10_fu_3703_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_10 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_11_fu_3147_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_11 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_12_fu_3161_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_12 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_13_fu_3185_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_13 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_14_fu_3195_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_14 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_15_fu_3209_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_15 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_16_fu_2244_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_16 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_17_fu_2254_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_17 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_18_fu_2268_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_18 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2793_19_fu_2292_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE add_ln2793_19 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1226_fu_2354_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid1226 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_dup7_fu_1552_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_dup7 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_2413_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid1 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid127_fu_2443_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid127 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid129_fu_2456_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid129 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid133_fu_2489_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid133 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid135_fu_1596_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid135 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid137_fu_1610_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid137 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid139_fu_1654_p2 SOURCE cnnlite_ip/src/cnn.c:2793 VARIABLE p_mid139 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid141_fu_2502_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid141 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid143_fu_2528_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid143 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid145_fu_2541_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid145 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid147_fu_2567_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid147 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid149_fu_2580_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid149 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid151_fu_2606_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid151 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid153_fu_3254_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid153 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid155_fu_3280_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid155 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid157_fu_3293_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid157 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid159_fu_3319_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid159 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid161_fu_3332_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid161 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid163_fu_3358_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid163 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid165_fu_3371_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid165 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid167_fu_3397_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid167 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid169_fu_3741_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid169 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid171_fu_3766_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid171 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid173_fu_3779_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid173 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid175_fu_3804_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE p_mid175 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2808_fu_2643_p2 SOURCE cnnlite_ip/src/cnn.c:2808 VARIABLE add_ln2808 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_fu_3415_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_1_fu_3424_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_1 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2808_2_fu_2667_p2 SOURCE cnnlite_ip/src/cnn.c:2808 VARIABLE add_ln2808_2 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_2_fu_3438_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_2 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_3_fu_2684_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_3 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_4_fu_2694_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_4 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_5_fu_2704_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_5 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_6_fu_2714_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_6 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_7_fu_2724_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_7 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_8_fu_2734_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_8 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_9_fu_3456_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_9 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_10_fu_3465_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_10 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_11_fu_3474_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_11 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_12_fu_3483_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_12 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_13_fu_3492_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_13 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_14_fu_3501_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_14 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_15_fu_3510_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_15 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_16_fu_3519_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_16 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_17_fu_3528_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_17 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_18_fu_3830_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_18 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_19_fu_3840_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_19 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_20_fu_3850_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_20 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_21_fu_3860_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_21 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_22_fu_3870_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_22 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_23_fu_3880_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_23 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_24_fu_3890_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_24 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_25_fu_3900_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_25 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_26_fu_3910_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_26 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_27_fu_3920_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_27 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_28_fu_3930_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_28 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_29_fu_3940_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_29 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_30_fu_3950_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_30 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_31_fu_3959_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_31 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_32_fu_3968_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_32 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_33_fu_3977_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_33 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_34_fu_3986_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_34 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2819_35_fu_3995_p2 SOURCE cnnlite_ip/src/cnn.c:2819 VARIABLE add_ln2819_35 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2827_fu_2744_p2 SOURCE cnnlite_ip/src/cnn.c:2827 VARIABLE add_ln2827 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2795_fu_3537_p2 SOURCE cnnlite_ip/src/cnn.c:2795 VARIABLE add_ln2795 LOOP VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bias1_U SOURCE {} VARIABLE bias1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME weight1_U SOURCE {} VARIABLE weight1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 12 URAM 0}} cnn_top_Pipeline_VITIS_LOOP_2872_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_91_p2 SOURCE cnnlite_ip/src/cnn.c:2872 VARIABLE i_3 LOOP VITIS_LOOP_2872_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} maxpool2d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_39_fu_247_p2 SOURCE {} VARIABLE empty_39 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_40_fu_265_p2 SOURCE {} VARIABLE empty_40 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_289_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_41 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_43_fu_311_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_43 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_317_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_44 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_46_fu_616_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_46 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_49_fu_651_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE empty_49 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2848_2_fu_333_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE add_ln2848_2 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2848_fu_345_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE add_ln2848 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid129_fu_395_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid129 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid131_fu_421_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid131 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid145_fu_451_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid145 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid159_fu_680_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid159 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid173_fu_722_p2 SOURCE cnnlite_ip/src/cnn.c:2848 VARIABLE p_mid173 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2850_fu_487_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE add_ln2850 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid18_fu_525_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid18 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid110_fu_745_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid110 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid112_fu_535_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid112 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid114_fu_776_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid114 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid118_fu_818_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE p_mid118 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2860_fu_834_p2 SOURCE cnnlite_ip/src/cnn.c:2860 VARIABLE add_ln2860 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2860_2_fu_856_p2 SOURCE cnnlite_ip/src/cnn.c:2860 VARIABLE add_ln2860_2 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2864_fu_891_p2 SOURCE cnnlite_ip/src/cnn.c:2864 VARIABLE add_ln2864 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2852_fu_553_p2 SOURCE cnnlite_ip/src/cnn.c:2852 VARIABLE add_ln2852 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2850_2_fu_559_p2 SOURCE cnnlite_ip/src/cnn.c:2850 VARIABLE add_ln2850_2 LOOP VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln2835_fu_161_p2 SOURCE cnnlite_ip/src/cnn.c:2835 VARIABLE add_ln2835 LOOP VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_173_p2 SOURCE cnnlite_ip/src/cnn.c:2835 VARIABLE i LOOP VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_9ns_9ns_14_4_1_U74 SOURCE cnnlite_ip/src/cnn.c:2835 VARIABLE mul_ln2835 LOOP VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_9ns_9ns_14_4_1_U74 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE add_ln2840 LOOP VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_217_p2 SOURCE cnnlite_ip/src/cnn.c:2838 VARIABLE j_1 LOOP VITIS_LOOP_2835_1_VITIS_LOOP_2838_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME weight2_U SOURCE {} VARIABLE weight2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bias2_U SOURCE {} VARIABLE bias2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 33 URAM 0}} cnn_top_Pipeline_VITIS_LOOP_2872_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_91_p2 SOURCE cnnlite_ip/src/cnn.c:2872 VARIABLE i_2 LOOP VITIS_LOOP_2872_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_top_Pipeline_VITIS_LOOP_2835_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_1054_p2 SOURCE cnnlite_ip/src/cnn.c:2835 VARIABLE i_7 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_2 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_3 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U120 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_4 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U121 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_5 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U122 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_6 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U123 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_7 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U124 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_8 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U125 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_9 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U126 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_s LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U127 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_10 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U128 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_11 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U129 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_12 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U96 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_12 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U130 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_13 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U97 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_13 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U131 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_14 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U98 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_14 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U132 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_15 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U99 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_15 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U133 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_16 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U100 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_16 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U134 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_17 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U101 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_17 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U135 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_18 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U102 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_18 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U136 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_19 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U103 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_19 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U137 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE mul6_i1_20 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U104 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_20 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U105 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_21 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U106 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_22 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U107 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_23 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U108 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_24 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U109 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_25 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U110 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_26 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U111 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_27 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U112 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_28 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U113 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_29 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U114 SOURCE cnnlite_ip/src/cnn.c:2840 VARIABLE sum_12_30 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U115 SOURCE cnnlite_ip/src/cnn.c:2842 VARIABLE add9_i1 LOOP VITIS_LOOP_2835_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME weight3_U SOURCE {} VARIABLE weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bias3_U SOURCE {} VARIABLE bias3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 100 BRAM 32 URAM 0}} cnn_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vla1_i_U SOURCE cnnlite_ip/src/cnn.c:2886 VARIABLE vla1_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME vla42_i_U SOURCE cnnlite_ip/src/cnn.c:2887 VARIABLE vla42_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME vla73_i_U SOURCE cnnlite_ip/src/cnn.c:2888 VARIABLE vla73_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vla104_i_U SOURCE cnnlite_ip/src/cnn.c:2889 VARIABLE vla104_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME vla135_i_U SOURCE cnnlite_ip/src/cnn.c:2890 VARIABLE vla135_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vla166_i_U SOURCE cnnlite_ip/src/cnn.c:2891 VARIABLE vla166_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_assign_U SOURCE cnnlite_ip/src/cnn.c:2892 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_assign_2_U SOURCE cnnlite_ip/src/cnn.c:2893 VARIABLE x_assign_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 163 BRAM 161 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 985.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_top.
Execute       syn_report -model cnn_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
Command     autosyn done; 22.73 sec.
Command   csynth_design done; 34.19 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 1.14 seconds. Elapsed time: 34.19 seconds; current allocated memory: 233.199 MB.
Command ap_source done; 46.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/reon/work/xilinx/cnnlite_ip/solution1 opened at Mon Feb 27 10:38:26 JST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.88 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.97 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.03 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cnn_top xml_exists=0
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cnn_top
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=41 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_conv2d_bias1_ROM_AUTO_1R
cnn_top_conv2d_weight1_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R
cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_top_vla1_i_RAM_AUTO_1R1W
cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla104_i_RAM_AUTO_1R1W
cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
cnn_top_vla166_i_RAM_AUTO_1R1W
cnn_top_x_assign_RAM_AUTO_1R1W
cnn_top_x_assign_2_RAM_AUTO_1R1W
conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3
conv2d_1
cnn_top_Pipeline_VITIS_LOOP_2872_1
maxpool2d_1
conv2d
cnn_top_Pipeline_VITIS_LOOP_2872_14
maxpool2d
cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2
cnn_top_Pipeline_VITIS_LOOP_2872_15
cnn_top_Pipeline_VITIS_LOOP_2835_1
cnn_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d_1.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_1.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d_1.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/conv2d.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_14.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/maxpool2d.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2872_15.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top_Pipeline_VITIS_LOOP_2835_1.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.constraint.tcl 
Execute     sc_get_clocks cnn_top 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/impl/misc/cnn_top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/impl/misc/cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/impl/misc/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cnn_top
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=cnn_top
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.constraint.tcl 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/cnn_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/reon/work/xilinx/cnnlite_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/reon/work/xilinx/cnnlite_ip/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/reon/work/xilinx/cnnlite_ip/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s cnnlite_ip/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnnlite_ip/solution1/impl/export.zip
Command   export_design done; 20.99 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.55 seconds. CPU system time: 1.05 seconds. Elapsed time: 20.99 seconds; current allocated memory: 7.570 MB.
Command ap_source done; 33.19 sec.
Execute cleanup_all 
