`timescale 1ns/1ps

module and_gate_tb;

reg a;
reg b;
wire y;

// Instantiate the AND gate
and_gate uut (
    .a(a),
    .b(b),
    .y(y)
);

initial begin
    $display("Time\ta\tb\ty");
    $monitor("%0t\t%b\t%b\t%b", $time, a, b, y);

    a = 0; b = 0;
    #10;

    a = 0; b = 1;
    #10;

    a = 1; b = 0;
    #10;

    a = 1; b = 1;
    #10;

    $finish;
end

endmodule
