;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <101
	SUB #107, -105
	SUB <-7, <-124
	JMP @100, 11
	JMP <101
	JMP <101
	ADD 10, 0
	MOV -1, <-20
	ADD <-30, @9
	ADD <-30, @9
	ADD 210, 60
	SLT -1, <-20
	SUB 100, -100
	CMP @121, 101
	SUB 1, -25
	JMP @304, 90
	ADD -707, -10
	ADD -707, -10
	DJN -1, @-20
	JMP <101
	SUB @127, 106
	SUB #4, -17
	SUB #4, -17
	JMZ 0, <332
	SUB @127, 106
	ADD <-30, 9
	ADD <-30, 9
	SUB #4, -17
	JMZ @304, 90
	SUB @0, @3
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SLT 132, <20
	CMP -207, <-120
	MOV -1, <-20
	SLT 132, <20
	ADD 210, 30
	SLT 132, <20
	ADD 210, 30
	MOV -1, <-20
	JMP <300, 90
	MOV -1, <-20
	JMP <300, 90
