{
	"inputtext" : ["<NAME>", "<CLOCK>", "<RESET>", "<INPUT>", "<OUTPUT>", "<NUMBER_OF_BITS>"],
	"selects" : 
	[
    		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] },
        	{ "name" : "<RESET_TYPE>", "options" : [ "Synchronous ", "Asynchronous"] }
	],
	"moduleName" : "SIPO Shift Register",
	"moduleCode" : "-- VHDL Configurator\n-- SIPO Shift Register \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( <CLOCK> : in STD_LOGIC;\n\t<RESET> : in STD_LOGIC;\n\t<INPUT> : in STD_LOGIC;\n\t--\n\t<OUTPUT> : out STD_LOGIC_VECTOR (<NUMBER_OF_BITS_MINUS_1> downto 0));\nend <NAME>;\n\narchitecture Behavioral of <NAME> is \n\nsignal Q: STD_LOGIC_VECTOR(<NUMBER_OF_BITS_MINUS_1> downto 0);\n\nbegin\n\n\tSIPO_REGISTER: process(<CLOCK>)\n\tbegin\n\t\tif <EDGE_TYPE>(<CLOCK>) then\n\t\t\tif <RESET> = '1' then\n\t\t\t\tQ_signal <= (others => '0');\n\t\t\telse\n\t\t\t\tQ_signal((<NUMBER_OF_BITS_MINUS_1>) downto (<MIDDLE_BIT_MINUS_1>)) <= Q_signal((<MIDDLE_BIT>) downto 0);\n\t\t\t\tQ_signal(0) <= <INPUT>;\n\t\t\tend if;\n\t\tend if;\n\tend process;\n\t<OUTPUT> <= Q(<NUMBER_OF_BITS_MINUS_1>);\nend Behavioral;",
  	"moduleCode2" : "-- VHDL Configurator\n-- SIPO Shift Register \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( <CLOCK> : in STD_LOGIC;\n\t<RESET> : in STD_LOGIC;\n\t<INPUT> : in STD_LOGIC;\n\t--\n\t<OUTPUT> : out STD_LOGIC_VECTOR (<NUMBER_OF_BITS_MINUS_1> downto 0));\nend <NAME>;\n\narchitecture Behavioral of <NAME> is \n\nsignal Q: STD_LOGIC_VECTOR(<NUMBER_OF_BITS_MINUS_1> downto 0);\n\nbegin\n\n\tSIPO_REGISTER: process(<CLOCK>)\n\tbegin\n\t\tif <RESET> = '1' then\n\t\t\tQ_signal <= (others => '0');\n\t\telse\n\t\t\tQ_signal((<NUMBER_OF_BITS_MINUS_1>) downto (<MIDDLE_BIT_MINUS_1>)) <= Q_signal((<MIDDLE_BIT>) downto 0);\n\t\t\tQ_signal(0) <= <INPUT>;\n\t\tend if\n\tend process;\n\t<OUTPUT> <= Q(<NUMBER_OF_BITS_MINUS_1>);\nend Behavioral;"
}
