;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP @-0, -5
	CMP @-0, -5
	ADD 30, 9
	SPL -207, @-120
	ADD 30, 509
	SPL 0, <402
	SUB @121, 105
	CMP -247, <-725
	SLT 0, @12
	CMP -7, <-122
	SPL -207, @-120
	JMP -1, @-20
	JMP -1, @-20
	SUB #72, @200
	JMP -1, @-20
	CMP #720, <17
	JMP 300, 120
	JMP -1, @-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	DJN 0, <402
	ADD 30, 9
	ADD 30, 9
	SUB @-127, 100
	DJN 0, <402
	ADD 3, 21
	SLT 0, @12
	DJN @-125, 101
	SUB <-125, 101
	DJN @-125, 101
	DJN @-125, 101
	SUB #270, 1
	SPL @300, 90
	SUB #80, -0
	SPL @300, 90
	SPL 70, #-12
	DJN 0, <402
	SPL @300, 90
	SPL 70, #-12
	SPL 0, <402
	SPL 70, #-12
	MOV -4, <-20
	JMP -1, @-20
	MOV -1, <-20
	MOV -4, <-20
