Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:08:40 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : LU32PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[865]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[865]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.081ns (49.390%)  route 0.083ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.336ns (routing 0.452ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.511ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X90Y60         net (fo=21202, routed)       1.336     1.896    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.977    compBlock/leftWriteData1Reg0_reg[865]/Q
    SLICE_X90Y58         net (fo=1, unset)            0.083     2.060    compBlock/leftWriteData1Reg0[865]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X90Y58         net (fo=21202, routed)       1.562     2.291    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.063    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.075     2.138    compBlock/leftWriteData1Reg1_reg[865]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay5_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[117]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.095ns (56.548%)  route 0.073ns (43.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.338ns (routing 0.452ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.511ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X91Y118        net (fo=21202, routed)       1.338     1.898    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y118        FDRE (Prop_FDRE_C_Q)         0.080     1.978    compBlock/conBlock/writeByteEnDelay5_reg[117]/Q
    SLICE_X91Y120        net (fo=1, unset)            0.073     2.051    compBlock/conBlock/writeByteEnDelay5[117]
    SLICE_X91Y120        LUT3 (Prop_LUT3_I2_O)        0.015     2.066    compBlock/conBlock/writeByteEnDelay4[117]_i_1/O
    SLICE_X91Y120        net (fo=1, routed)           0.000     2.066    compBlock/conBlock/p_0_in1_in__0[117]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X91Y120        net (fo=21202, routed)       1.558     2.287    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.059    
    SLICE_X91Y120        FDSE (Hold_FDSE_C_D)         0.074     2.133    compBlock/conBlock/writeByteEnDelay4_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 compBlock/leftWriteByteEn1Reg0_reg[115]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteByteEn1Reg1_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.335ns (routing 0.452ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.511ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X89Y60         net (fo=21202, routed)       1.335     1.895    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDSE (Prop_FDSE_C_Q)         0.081     1.976    compBlock/leftWriteByteEn1Reg0_reg[115]/Q
    SLICE_X89Y58         net (fo=1, unset)            0.096     2.072    compBlock/n_0_leftWriteByteEn1Reg0_reg[115]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X89Y58         net (fo=21202, routed)       1.560     2.289    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.061    
    SLICE_X89Y58         FDRE (Hold_FDRE_C_D)         0.078     2.139    compBlock/leftWriteByteEn1Reg1_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[892]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[892]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.080ns (50.633%)  route 0.078ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.349ns (routing 0.452ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.511ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X90Y59         net (fo=21202, routed)       1.349     1.909    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.989    compBlock/curWriteData1Reg0_reg[892]/Q
    SLICE_X90Y60         net (fo=1, unset)            0.078     2.067    compBlock/n_0_curWriteData1Reg0_reg[892]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X90Y60         net (fo=21202, routed)       1.541     2.270    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.042    
    SLICE_X90Y60         FDRE (Hold_FDRE_C_D)         0.075     2.117    compBlock/curWriteData1Reg1_reg[892]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[886]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[886]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.081ns (40.703%)  route 0.118ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.333ns (routing 0.452ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.511ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X91Y60         net (fo=21202, routed)       1.333     1.893    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.974    compBlock/leftWriteData1Reg0_reg[886]/Q
    SLICE_X92Y58         net (fo=1, unset)            0.118     2.092    compBlock/leftWriteData1Reg0[886]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X92Y58         net (fo=21202, routed)       1.552     2.281    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.053    
    SLICE_X92Y58         FDRE (Hold_FDRE_C_D)         0.078     2.131    compBlock/leftWriteData1Reg1_reg[886]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 compBlock/leftWriteByteEn0Reg0_reg[59]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteByteEn0Reg1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.080ns (39.024%)  route 0.125ns (60.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.220ns (routing 0.452ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.511ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X63Y60         net (fo=21202, routed)       1.220     1.780    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDSE (Prop_FDSE_C_Q)         0.080     1.860    compBlock/leftWriteByteEn0Reg0_reg[59]/Q
    SLICE_X62Y59         net (fo=1, unset)            0.125     1.985    compBlock/n_0_leftWriteByteEn0Reg0_reg[59]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X62Y59         net (fo=21202, routed)       1.440     2.169    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     1.941    
    SLICE_X62Y59         FDRE (Hold_FDRE_C_D)         0.077     2.018    compBlock/leftWriteByteEn0Reg1_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[127]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.095ns (39.916%)  route 0.143ns (60.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.333ns (routing 0.452ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.511ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X93Y117        net (fo=21202, routed)       1.333     1.893    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDSE (Prop_FDSE_C_Q)         0.080     1.973    compBlock/conBlock/byteEn_reg[127]/Q
    SLICE_X93Y124        net (fo=12, unset)           0.143     2.116    compBlock/conBlock/byteEn[127]
    SLICE_X93Y124        LUT3 (Prop_LUT3_I0_O)        0.015     2.131    compBlock/conBlock/writeByteEnDelay4[126]_i_1/O
    SLICE_X93Y124        net (fo=1, routed)           0.000     2.131    compBlock/conBlock/p_0_in1_in__0[126]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X93Y124        net (fo=21202, routed)       1.583     2.312    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.084    
    SLICE_X93Y124        FDSE (Hold_FDSE_C_D)         0.078     2.162    compBlock/conBlock/writeByteEnDelay4_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.368%)  route 0.090ns (52.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.198ns (routing 0.452ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.511ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X52Y19         net (fo=21202, routed)       1.198     1.758    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_FDRE_C_Q)         0.081     1.839    DTU/mem_addr5_reg[11]/Q
    SLICE_X52Y17         net (fo=2, unset)            0.090     1.929    DTU/mem_addr5_reg[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X52Y17         net (fo=21202, routed)       1.389     2.118    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.322     1.796    
    SLICE_X52Y17         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.955    DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.198ns (routing 0.452ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.511ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X52Y19         net (fo=21202, routed)       1.198     1.758    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_FDRE_C_Q)         0.080     1.838    DTU/mem_addr5_reg[10]/Q
    SLICE_X52Y17         net (fo=2, unset)            0.093     1.931    DTU/mem_addr5_reg[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X52Y17         net (fo=21202, routed)       1.389     2.118    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.322     1.796    
    SLICE_X52Y17         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.955    DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[864]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[864]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.335ns (routing 0.452ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.511ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X90Y60         net (fo=21202, routed)       1.335     1.895    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.975    compBlock/leftWriteData1Reg0_reg[864]/Q
    SLICE_X90Y58         net (fo=1, unset)            0.147     2.122    compBlock/leftWriteData1Reg0[864]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X90Y58         net (fo=21202, routed)       1.562     2.291    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.063    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.078     2.141    compBlock/leftWriteData1Reg1_reg[864]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.016ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[103]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.097ns (38.645%)  route 0.154ns (61.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.333ns (routing 0.452ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.511ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X93Y117        net (fo=21202, routed)       1.333     1.893    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDSE (Prop_FDSE_C_Q)         0.081     1.974    compBlock/conBlock/byteEn_reg[103]/Q
    SLICE_X94Y121        net (fo=12, unset)           0.154     2.128    compBlock/conBlock/byteEn[103]
    SLICE_X94Y121        LUT3 (Prop_LUT3_I0_O)        0.016     2.144    compBlock/conBlock/writeByteEnDelay4[103]_i_1/O
    SLICE_X94Y121        net (fo=1, routed)           0.000     2.144    compBlock/conBlock/p_0_in1_in__0[103]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X94Y121        net (fo=21202, routed)       1.585     2.314    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.086    
    SLICE_X94Y121        FDSE (Hold_FDSE_C_D)         0.074     2.160    compBlock/conBlock/writeByteEnDelay4_reg[103]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[885]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[885]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.335%)  route 0.153ns (65.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.335ns (routing 0.452ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.511ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X89Y61         net (fo=21202, routed)       1.335     1.895    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.975    compBlock/leftWriteData1Reg0_reg[885]/Q
    SLICE_X90Y58         net (fo=1, unset)            0.153     2.128    compBlock/leftWriteData1Reg0[885]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X90Y58         net (fo=21202, routed)       1.564     2.293    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.065    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.078     2.143    compBlock/leftWriteData1Reg1_reg[885]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[111]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[111]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.096ns (38.247%)  route 0.155ns (61.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.333ns (routing 0.452ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.511ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X93Y117        net (fo=21202, routed)       1.333     1.893    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDSE (Prop_FDSE_C_Q)         0.080     1.973    compBlock/conBlock/byteEn_reg[111]/Q
    SLICE_X94Y121        net (fo=12, unset)           0.155     2.128    compBlock/conBlock/byteEn[111]
    SLICE_X94Y121        LUT3 (Prop_LUT3_I0_O)        0.016     2.144    compBlock/conBlock/writeByteEnDelay4[111]_i_1/O
    SLICE_X94Y121        net (fo=1, routed)           0.000     2.144    compBlock/conBlock/p_0_in1_in__0[111]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X94Y121        net (fo=21202, routed)       1.584     2.313    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.085    
    SLICE_X94Y121        FDSE (Hold_FDSE_C_D)         0.073     2.158    compBlock/conBlock/writeByteEnDelay4_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 compBlock/conBlock/topWriteAddrDelay0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/topWriteAddrReg1_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.080ns (33.473%)  route 0.159ns (66.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.258ns (routing 0.452ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.511ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X67Y3          net (fo=21202, routed)       1.258     1.818    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y3          FDRE (Prop_FDRE_C_Q)         0.080     1.898    compBlock/conBlock/topWriteAddrDelay0_reg[7]/Q
    SLICE_X64Y3          net (fo=1, unset)            0.159     2.057    compBlock/n_608_conBlock
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X64Y3          net (fo=21202, routed)       1.440     2.169    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.294     1.874    
    SLICE_X64Y3          SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     2.067    compBlock/topWriteAddrReg1_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay10_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay9_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.081ns (45.251%)  route 0.098ns (54.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.373ns (routing 0.452ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.511ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X92Y121        net (fo=21202, routed)       1.373     1.933    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDRE (Prop_FDRE_C_Q)         0.081     2.014    compBlock/conBlock/writeByteEnDelay10_reg[115]/Q
    SLICE_X92Y119        net (fo=1, unset)            0.098     2.112    compBlock/conBlock/writeByteEnDelay10[115]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X92Y119        net (fo=21202, routed)       1.538     2.267    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.039    
    SLICE_X92Y119        FDRE (Hold_FDRE_C_D)         0.078     2.117    compBlock/conBlock/writeByteEnDelay9_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay21_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay20_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.081ns (42.857%)  route 0.108ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.262ns (routing 0.452ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.511ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X75Y136        net (fo=21202, routed)       1.262     1.822    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_FDRE_C_Q)         0.081     1.903    compBlock/conBlock/writeByteEnDelay21_reg[36]/Q
    SLICE_X76Y136        net (fo=1, unset)            0.108     2.011    compBlock/conBlock/writeByteEnDelay21[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X76Y136        net (fo=21202, routed)       1.507     2.236    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.296     1.940    
    SLICE_X76Y136        FDRE (Hold_FDRE_C_D)         0.075     2.015    compBlock/conBlock/writeByteEnDelay20_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 compBlock/curWriteByteEn1Reg0_reg[124]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteByteEn1Reg1_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.081ns (43.315%)  route 0.106ns (56.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.238ns (routing 0.452ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.511ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X75Y70         net (fo=21202, routed)       1.238     1.798    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDSE (Prop_FDSE_C_Q)         0.081     1.879    compBlock/curWriteByteEn1Reg0_reg[124]/Q
    SLICE_X76Y70         net (fo=1, unset)            0.106     1.985    compBlock/curWriteByteEn1Reg0[124]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X76Y70         net (fo=21202, routed)       1.480     2.209    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.294     1.915    
    SLICE_X76Y70         FDRE (Hold_FDRE_C_D)         0.073     1.988    compBlock/curWriteByteEn1Reg1_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[880]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[880]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.081ns (35.841%)  route 0.145ns (64.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.334ns (routing 0.452ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.511ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X89Y61         net (fo=21202, routed)       1.334     1.894    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.975    compBlock/leftWriteData0Reg0_reg[880]/Q
    SLICE_X89Y54         net (fo=1, unset)            0.145     2.120    compBlock/leftWriteData0Reg0[880]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X89Y54         net (fo=21202, routed)       1.545     2.274    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.046    
    SLICE_X89Y54         FDRE (Hold_FDRE_C_D)         0.077     2.123    compBlock/leftWriteData0Reg1_reg[880]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[891]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[891]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.081ns (35.526%)  route 0.147ns (64.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.335ns (routing 0.452ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.511ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X89Y61         net (fo=21202, routed)       1.335     1.895    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.976    compBlock/leftWriteData0Reg0_reg[891]/Q
    SLICE_X89Y54         net (fo=1, unset)            0.147     2.123    compBlock/leftWriteData0Reg0[891]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X89Y54         net (fo=21202, routed)       1.545     2.274    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.046    
    SLICE_X89Y54         FDRE (Hold_FDRE_C_D)         0.080     2.126    compBlock/leftWriteData0Reg1_reg[891]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[872]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[872]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.080ns (32.922%)  route 0.163ns (67.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.334ns (routing 0.452ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.511ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X89Y61         net (fo=21202, routed)       1.334     1.894    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.974    compBlock/leftWriteData1Reg0_reg[872]/Q
    SLICE_X89Y55         net (fo=1, unset)            0.163     2.137    compBlock/leftWriteData1Reg0[872]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X89Y55         net (fo=21202, routed)       1.561     2.290    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.062    
    SLICE_X89Y55         FDRE (Hold_FDRE_C_D)         0.077     2.139    compBlock/leftWriteData1Reg1_reg[872]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[891]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[891]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.081ns (31.034%)  route 0.180ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.322ns (routing 0.452ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.511ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X88Y60         net (fo=21202, routed)       1.322     1.882    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.963    compBlock/curWriteData0Reg0_reg[891]/Q
    SLICE_X90Y58         net (fo=1, unset)            0.180     2.143    compBlock/n_0_curWriteData0Reg0_reg[891]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X90Y58         net (fo=21202, routed)       1.562     2.291    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.063    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.078     2.141    compBlock/curWriteData0Reg1_reg[891]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[932]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[932]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.299ns (routing 0.452ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.511ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X84Y65         net (fo=21202, routed)       1.299     1.859    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_FDRE_C_Q)         0.080     1.939    compBlock/leftWriteData0Reg0_reg[932]/Q
    SLICE_X84Y59         net (fo=1, unset)            0.168     2.107    compBlock/leftWriteData0Reg0[932]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X84Y59         net (fo=21202, routed)       1.526     2.255    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.027    
    SLICE_X84Y59         FDRE (Hold_FDRE_C_D)         0.078     2.105    compBlock/leftWriteData0Reg1_reg[932]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[21]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.081ns (34.914%)  route 0.151ns (65.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.196ns (routing 0.452ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.511ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X52Y20         net (fo=21202, routed)       1.196     1.756    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_FDRE_C_Q)         0.081     1.837    DTU/mem_addr5_reg[21]/Q
    SLICE_X50Y19         net (fo=2, unset)            0.151     1.988    DTU/mem_addr5_reg[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y19         net (fo=21202, routed)       1.390     2.119    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.295     1.823    
    SLICE_X50Y19         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.982    DTU/mem_addr2_reg[21]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.081ns (50.311%)  route 0.080ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      1.027ns (routing 0.452ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.511ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y84         net (fo=21202, routed)       1.027     1.587    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_FDRE_C_Q)         0.081     1.668    compBlock/curWriteData1Reg0_reg[166]/Q
    SLICE_X22Y84         net (fo=1, unset)            0.080     1.748    compBlock/n_0_curWriteData1Reg0_reg[166]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X22Y84         net (fo=21202, routed)       1.210     1.939    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.275     1.664    
    SLICE_X22Y84         FDRE (Hold_FDRE_C_D)         0.078     1.742    compBlock/curWriteData1Reg1_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[17]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.081ns (34.914%)  route 0.151ns (65.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.197ns (routing 0.452ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.511ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X52Y20         net (fo=21202, routed)       1.197     1.757    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_FDRE_C_Q)         0.081     1.838    DTU/mem_addr5_reg[17]/Q
    SLICE_X50Y19         net (fo=2, unset)            0.151     1.989    DTU/mem_addr5_reg[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y19         net (fo=21202, routed)       1.390     2.119    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.295     1.823    
    SLICE_X50Y19         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.982    DTU/mem_addr2_reg[17]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[12]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.081ns (39.512%)  route 0.124ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.197ns (routing 0.452ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.511ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X52Y19         net (fo=21202, routed)       1.197     1.757    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_FDRE_C_Q)         0.081     1.838    DTU/mem_addr5_reg[12]/Q
    SLICE_X52Y17         net (fo=2, unset)            0.124     1.962    DTU/mem_addr5_reg[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X52Y17         net (fo=21202, routed)       1.389     2.118    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.322     1.796    
    SLICE_X52Y17         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.955    DTU/mem_addr2_reg[12]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 DTU/fifo_write_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/fifo_write_reg_reg[2]_srl2___DTU_fifo_write_reg_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.081ns (37.500%)  route 0.135ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.205ns (routing 0.452ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.511ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X56Y22         net (fo=21202, routed)       1.205     1.765    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_FDRE_C_Q)         0.081     1.846    DTU/fifo_write_reg_reg[4]/Q
    SLICE_X55Y21         net (fo=1, unset)            0.135     1.981    DTU/n_0_fifo_write_reg_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X55Y21         net (fo=21202, routed)       1.405     2.134    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.321     1.813    
    SLICE_X55Y21         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.972    DTU/fifo_write_reg_reg[2]_srl2___DTU_fifo_write_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay7_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay6_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.080ns (50.000%)  route 0.080ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      1.363ns (routing 0.452ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.511ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X91Y124        net (fo=21202, routed)       1.363     1.923    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDRE (Prop_FDRE_C_Q)         0.080     2.003    compBlock/conBlock/writeByteEnDelay7_reg[101]/Q
    SLICE_X92Y124        net (fo=1, unset)            0.080     2.083    compBlock/conBlock/writeByteEnDelay7[101]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X92Y124        net (fo=21202, routed)       1.581     2.310    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.314     1.996    
    SLICE_X92Y124        FDRE (Hold_FDRE_C_D)         0.078     2.074    compBlock/conBlock/writeByteEnDelay6_reg[101]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[880]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[880]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.081ns (31.890%)  route 0.173ns (68.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.335ns (routing 0.452ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.511ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X90Y63         net (fo=21202, routed)       1.335     1.895    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_FDRE_C_Q)         0.081     1.976    compBlock/leftWriteData1Reg0_reg[880]/Q
    SLICE_X90Y58         net (fo=1, unset)            0.173     2.149    compBlock/leftWriteData1Reg0[880]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X90Y58         net (fo=21202, routed)       1.562     2.291    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.063    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.077     2.140    compBlock/leftWriteData1Reg1_reg[880]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[101]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.096ns (35.036%)  route 0.178ns (64.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.333ns (routing 0.452ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.511ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X93Y117        net (fo=21202, routed)       1.333     1.893    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDSE (Prop_FDSE_C_Q)         0.081     1.974    compBlock/conBlock/byteEn_reg[103]/Q
    SLICE_X93Y124        net (fo=12, unset)           0.178     2.152    compBlock/conBlock/byteEn[103]
    SLICE_X93Y124        LUT3 (Prop_LUT3_I0_O)        0.015     2.167    compBlock/conBlock/writeByteEnDelay4[101]_i_1/O
    SLICE_X93Y124        net (fo=1, routed)           0.000     2.167    compBlock/conBlock/p_0_in1_in__0[101]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X93Y124        net (fo=21202, routed)       1.583     2.312    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.228     2.084    
    SLICE_X93Y124        FDSE (Hold_FDSE_C_D)         0.074     2.158    compBlock/conBlock/writeByteEnDelay4_reg[101]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.009    




