Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Eduardo\Documents\UFBA\2023.1\ENGG57\25.06.23\ransac-ransac_v2_review\ransac-ransac_v2_review\hardware\Quartus\RANSAC_NIOS.qsys --block-symbol-file --output-directory=C:\Users\Eduardo\Documents\UFBA\2023.1\ENGG57\25.06.23\ransac-ransac_v2_review\ransac-ransac_v2_review\hardware\Quartus\RANSAC_NIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Quartus/RANSAC_NIOS.qsys
Progress: Reading input file
Progress: Adding MedidorDesempenho [MedidorDesempenho 1.0]
Progress: Parameterizing module MedidorDesempenho
Progress: Adding Processador [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processador
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Adding memoria_dados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria_dados
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: RANSAC_NIOS.Processador: Nios II Classic cores are no longer recommended for new projects
Info: RANSAC_NIOS.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Eduardo\Documents\UFBA\2023.1\ENGG57\25.06.23\ransac-ransac_v2_review\ransac-ransac_v2_review\hardware\Quartus\RANSAC_NIOS.qsys --synthesis=VERILOG --output-directory=C:\Users\Eduardo\Documents\UFBA\2023.1\ENGG57\25.06.23\ransac-ransac_v2_review\ransac-ransac_v2_review\hardware\Quartus\RANSAC_NIOS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Quartus/RANSAC_NIOS.qsys
Progress: Reading input file
Progress: Adding MedidorDesempenho [MedidorDesempenho 1.0]
Progress: Parameterizing module MedidorDesempenho
Progress: Adding Processador [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processador
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Adding memoria_dados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria_dados
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: RANSAC_NIOS.Processador: Nios II Classic cores are no longer recommended for new projects
Info: RANSAC_NIOS.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: RANSAC_NIOS: Generating RANSAC_NIOS "RANSAC_NIOS" for QUARTUS_SYNTH
Info: MedidorDesempenho: "RANSAC_NIOS" instantiated MedidorDesempenho "MedidorDesempenho"
Info: Processador: Starting RTL generation for module 'RANSAC_NIOS_Processador'
Info: Processador:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=RANSAC_NIOS_Processador --dir=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0034_Processador_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0034_Processador_gen//RANSAC_NIOS_Processador_processor_configuration.pl  --do_build_sim=0  ]
Info: Processador: # 2023.06.26 14:01:53 (*) Starting Nios II generation
Info: Processador: # 2023.06.26 14:01:53 (*)   Checking for plaintext license.
Info: Processador: # 2023.06.26 14:01:55 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: Processador: # 2023.06.26 14:01:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Processador: # 2023.06.26 14:01:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: Processador: # 2023.06.26 14:01:55 (*)   Plaintext license not found.
Info: Processador: # 2023.06.26 14:01:55 (*)   No license required to generate encrypted Nios II/e.
Info: Processador: # 2023.06.26 14:01:55 (*)   Elaborating CPU configuration settings
Info: Processador: # 2023.06.26 14:01:55 (*)   Creating all objects for CPU
Info: Processador: # 2023.06.26 14:01:58 (*)   Generating RTL from CPU objects
Info: Processador: # 2023.06.26 14:01:58 (*)   Creating plain-text RTL
Info: Processador: # 2023.06.26 14:02:02 (*) Done Nios II generation
Info: Processador: Done RTL generation for module 'RANSAC_NIOS_Processador'
Info: Processador: "RANSAC_NIOS" instantiated altera_nios2_qsys "Processador"
Info: jtag: Starting RTL generation for module 'RANSAC_NIOS_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=RANSAC_NIOS_jtag --dir=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0035_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0035_jtag_gen//RANSAC_NIOS_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'RANSAC_NIOS_jtag'
Info: jtag: "RANSAC_NIOS" instantiated altera_avalon_jtag_uart "jtag"
Info: memoria: Starting RTL generation for module 'RANSAC_NIOS_memoria'
Info: memoria:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RANSAC_NIOS_memoria --dir=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0036_memoria_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0036_memoria_gen//RANSAC_NIOS_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'RANSAC_NIOS_memoria'
Info: memoria: "RANSAC_NIOS" instantiated altera_avalon_onchip_memory2 "memoria"
Info: memoria_dados: Starting RTL generation for module 'RANSAC_NIOS_memoria_dados'
Info: memoria_dados:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RANSAC_NIOS_memoria_dados --dir=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0037_memoria_dados_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eduardo/AppData/Local/Temp/alt9534_5321991021872985547.dir/0037_memoria_dados_gen//RANSAC_NIOS_memoria_dados_component_configuration.pl  --do_build_sim=0  ]
Info: memoria_dados: Done RTL generation for module 'RANSAC_NIOS_memoria_dados'
Info: memoria_dados: "RANSAC_NIOS" instantiated altera_avalon_onchip_memory2 "memoria_dados"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "RANSAC_NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "RANSAC_NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "RANSAC_NIOS" instantiated altera_reset_controller "rst_controller"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: MedidorDesempenho_Escrita_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MedidorDesempenho_Escrita_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: MedidorDesempenho_Escrita_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "MedidorDesempenho_Escrita_agent"
Info: MedidorDesempenho_Escrita_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "MedidorDesempenho_Escrita_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/25.06.23/ransac-ransac_v2_review/ransac-ransac_v2_review/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/25.06.23/ransac-ransac_v2_review/ransac-ransac_v2_review/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/25.06.23/ransac-ransac_v2_review/ransac-ransac_v2_review/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: RANSAC_NIOS: Done "RANSAC_NIOS" with 27 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
