Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at GameLogic.sv(42): always construct contains both blocking and non-blocking assignments File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/GameLogic.sv Line: 42
Warning (10268): Verilog HDL information at next_Block.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/next_Block.sv Line: 10
Warning (10268): Verilog HDL information at block_actions.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_actions.sv Line: 14
Warning (10268): Verilog HDL information at centerTracker.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/centerTracker.sv Line: 15
Warning (10268): Verilog HDL information at scoreKeeper.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/scoreKeeper.sv Line: 19
