{"vcs1":{"timestamp_begin":1682267319.763320076, "rt":0.85, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1682267320.652096910, "rt":1.03, "ut":0.24, "st":0.24}}
{"link":{"timestamp_begin":1682267321.705681517, "rt":1.62, "ut":0.07, "st":1.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682267319.454842745}
{"VCS_COMP_START_TIME": 1682267319.454842745}
{"VCS_COMP_END_TIME": 1682306054.910583473}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340832}}
{"stitch_vcselab": {"peak_mem": 222600}}
