#ifndef __AW882XX_PID_2071_REG_H__
#define __AW882XX_PID_2071_REG_H__

#define AW_PID_2071_MONITOR_FILE	"aw882xx_pid_2071_monitor.bin"

/* registers list */
#define AW_PID_2071_ID_REG		(0x00)
#define AW_PID_2071_SYSST_REG		(0x01)
#define AW_PID_2071_SYSINT_REG		(0x02)
#define AW_PID_2071_SYSINTM_REG		(0x03)
#define AW_PID_2071_SYSCTRL_REG		(0x04)
#define AW_PID_2071_SYSCTRL2_REG	(0x05)
#define AW_PID_2071_I2SCTRL_REG		(0x06)
#define AW_PID_2071_I2SCFG1_REG		(0x07)
#define AW_PID_2071_I2SCFG2_REG		(0x08)
#define AW_PID_2071_HAGCCFG1_REG	(0x09)
#define AW_PID_2071_HAGCCFG2_REG	(0x0A)
#define AW_PID_2071_HAGCCFG3_REG	(0x0B)
#define AW_PID_2071_HAGCCFG4_REG	(0x0C)
#define AW_PID_2071_HAGCCFG5_REG	(0x0D)
#define AW_PID_2071_HAGCCFG6_REG	(0x0E)
#define AW_PID_2071_HAGCCFG7_REG	(0x0F)
#define AW_PID_2071_HAGCST_REG		(0x10)
#define AW_PID_2071_PRODID_REG		(0x11)
#define AW_PID_2071_VBAT_REG		(0x12)
#define AW_PID_2071_TEMP_REG		(0x13)
#define AW_PID_2071_PVDD_REG		(0x14)
#define AW_PID_2071_HAGCCFG8_REG	(0x15)
#define AW_PID_2071_DBGCTRL_REG		(0x20)
#define AW_PID_2071_I2SINT_REG		(0x21)
#define AW_PID_2071_I2SCAPCNT_REG	(0x22)
#define AW_PID_2071_ANASTA1_REG		(0x23)
#define AW_PID_2071_ANASTA2_REG		(0x24)
#define AW_PID_2071_ANASTA3_REG		(0x25)
#define AW_PID_2071_ANASTA4_REG		(0x26)
#define AW_PID_2071_DSMCFG8_REG		(0x37)
#define AW_PID_2071_TESTIN_REG		(0x38)
#define AW_PID_2071_TESTOUT_REG		(0x39)
#define AW_PID_2071_SADCCTRL2_REG	(0x3A)
#define AW_PID_2071_SADCCTRL3_REG	(0x3B)
#define AW_PID_2071_SADCCTRL4_REG	(0x3C)
#define AW_PID_2071_VSNCTRL1_REG	(0x50)
#define AW_PID_2071_ISNCTRL1_REG	(0x52)
#define AW_PID_2071_ISNCTRL2_REG	(0x53)
#define AW_PID_2071_VTMCTRL1_REG	(0x54)
#define AW_PID_2071_VTMCTRL2_REG	(0x55)
#define AW_PID_2071_VTMCTRL3_REG	(0x56)
#define AW_PID_2071_ISNDAT_REG		(0x57)
#define AW_PID_2071_VSNDAT_REG		(0x58)
#define AW_PID_2071_PWMCTRL_REG		(0x59)
#define AW_PID_2071_PWMCTRL2_REG	(0x5A)
#define AW_PID_2071_PWMCTRL3_REG	(0x5B)
#define AW_PID_2071_VCALDAT_REG		(0x5C)
#define AW_PID_2071_BSTCTRL1_REG	(0x60)
#define AW_PID_2071_BSTCTRL2_REG	(0x61)
#define AW_PID_2071_BSTCTRL3_REG	(0x62)
#define AW_PID_2071_BSTDBG1_REG		(0x63)
#define AW_PID_2071_BSTDBG2_REG		(0x64)
#define AW_PID_2071_BSTDBG3_REG		(0x65)
#define AW_PID_2071_PLLCTRL1_REG	(0x66)
#define AW_PID_2071_PLLCTRL2_REG	(0x67)
#define AW_PID_2071_PLLCTRL3_REG	(0x68)
#define AW_PID_2071_CDACTRL1_REG	(0x69)
#define AW_PID_2071_CDACTRL2_REG	(0x6A)
#define AW_PID_2071_SADCCTRL_REG	(0x6B)
#define AW_PID_2071_BSTCTRL8_REG	(0x6C)
#define AW_PID_2071_DITHERCFG1_REG	(0x6D)
#define AW_PID_2071_TESTCTRL1_REG	(0x70)
#define AW_PID_2071_TESTCTRL2_REG	(0x71)
#define AW_PID_2071_EFCTRL1_REG		(0x72)
#define AW_PID_2071_EFCTRL2_REG		(0x73)
#define AW_PID_2071_EFWH_REG		(0x74)
#define AW_PID_2071_EFWM2_REG		(0x75)
#define AW_PID_2071_EFWM1_REG		(0x76)
#define AW_PID_2071_EFWL_REG		(0x77)
#define AW_PID_2071_EFRH_REG		(0x78)
#define AW_PID_2071_EFRM2_REG		(0x79)
#define AW_PID_2071_EFRM1_REG		(0x7A)
#define AW_PID_2071_EFRL_REG		(0x7B)
#define AW_PID_2071_TESTDET_REG		(0x7C)
#define AW_PID_2071_TM_REG		(0x7D)

/********************************************
 * Register Access
 *******************************************/
#define AW_PID_2071_REG_MAX	(0x7E)

#define AW_PID_2071_REG_NONE_ACCESS			(0)
#define AW_PID_2071_REG_RD_ACCESS			(1 << 0)
#define AW_PID_2071_REG_WR_ACCESS					(1 << 1)

const unsigned char aw_pid_2071_reg_access[AW_PID_2071_REG_MAX] = {
	[AW_PID_2071_ID_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SYSST_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SYSINT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SYSINTM_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SYSCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SYSCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SCFG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SCFG2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG4_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG5_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG6_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCCFG7_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_HAGCST_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_PRODID_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_VBAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_TEMP_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_PVDD_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_HAGCCFG8_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_DBGCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_I2SINT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_I2SCAPCNT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA1_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA2_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA3_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_ANASTA4_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_DSMCFG8_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTIN_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTOUT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_SADCCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SADCCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SADCCTRL4_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VSNCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_ISNCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_ISNCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VTMCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VTMCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VTMCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_ISNDAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_VSNDAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_PWMCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PWMCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PWMCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_VCALDAT_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_BSTCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTDBG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTDBG2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTDBG3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PLLCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PLLCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_PLLCTRL3_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_CDACTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_CDACTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_SADCCTRL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_BSTCTRL8_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_DITHERCFG1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_TESTCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFCTRL1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFCTRL2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWH_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWM2_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWM1_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFWL_REG]	= (AW_PID_2071_REG_RD_ACCESS | AW_PID_2071_REG_WR_ACCESS),
	[AW_PID_2071_EFRH_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_EFRM2_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_EFRM1_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_EFRL_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_TESTDET_REG]	= (AW_PID_2071_REG_RD_ACCESS),
	[AW_PID_2071_TM_REG]	= (AW_PID_2071_REG_NONE_ACCESS),
};

/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2071_IDCODE_START_BIT	(0)
#define AW_PID_2071_IDCODE_BITS_LEN	(16)
#define AW_PID_2071_IDCODE_MASK	\
	(~(((1<<AW_PID_2071_IDCODE_BITS_LEN)-1) << AW_PID_2071_IDCODE_START_BIT))

#define AW_PID_2071_IDCODE_DEFAULT_VALUE	(0x2071)
#define AW_PID_2071_IDCODE_DEFAULT	\
	(AW_PID_2071_IDCODE_DEFAULT_VALUE << AW_PID_2071_IDCODE_START_BIT)

/* default value of ID (0x00) */
/* #define AW_PID_2071_ID_DEFAULT		(0x2071) */

/* SYSST (0x01) detail */
/* OVP2S bit 15 (SYSST 0x01) */
#define AW_PID_2071_OVP2S_START_BIT	(15)
#define AW_PID_2071_OVP2S_BITS_LEN	(1)
#define AW_PID_2071_OVP2S_MASK	\
	(~(((1<<AW_PID_2071_OVP2S_BITS_LEN)-1) << AW_PID_2071_OVP2S_START_BIT))

#define AW_PID_2071_OVP2S_NORMAL	(0)
#define AW_PID_2071_OVP2S_NORMAL_VALUE	\
	(AW_PID_2071_OVP2S_NORMAL << AW_PID_2071_OVP2S_START_BIT)

#define AW_PID_2071_OVP2S_OVP	(1)
#define AW_PID_2071_OVP2S_OVP_VALUE	\
	(AW_PID_2071_OVP2S_OVP << AW_PID_2071_OVP2S_START_BIT)

#define AW_PID_2071_OVP2S_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVP2S_DEFAULT	\
	(AW_PID_2071_OVP2S_DEFAULT_VALUE << AW_PID_2071_OVP2S_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2071_UVLS_START_BIT	(14)
#define AW_PID_2071_UVLS_BITS_LEN	(1)
#define AW_PID_2071_UVLS_MASK	\
	(~(((1<<AW_PID_2071_UVLS_BITS_LEN)-1) << AW_PID_2071_UVLS_START_BIT))

#define AW_PID_2071_UVLS_VDD_ABOVE_2P8V	(0)
#define AW_PID_2071_UVLS_VDD_ABOVE_2P8V_VALUE	\
	(AW_PID_2071_UVLS_VDD_ABOVE_2P8V << AW_PID_2071_UVLS_START_BIT)

#define AW_PID_2071_UVLS_VDD_BELOW_2P8V	(1)
#define AW_PID_2071_UVLS_VDD_BELOW_2P8V_VALUE	\
	(AW_PID_2071_UVLS_VDD_BELOW_2P8V << AW_PID_2071_UVLS_START_BIT)

#define AW_PID_2071_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2071_UVLS_DEFAULT	\
	(AW_PID_2071_UVLS_DEFAULT_VALUE << AW_PID_2071_UVLS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2071_ADPS_START_BIT	(13)
#define AW_PID_2071_ADPS_BITS_LEN	(1)
#define AW_PID_2071_ADPS_MASK	\
	(~(((1<<AW_PID_2071_ADPS_BITS_LEN)-1) << AW_PID_2071_ADPS_START_BIT))

#define AW_PID_2071_ADPS_TRANSPARENT	(0)
#define AW_PID_2071_ADPS_TRANSPARENT_VALUE	\
	(AW_PID_2071_ADPS_TRANSPARENT << AW_PID_2071_ADPS_START_BIT)

#define AW_PID_2071_ADPS_BOOST	(1)
#define AW_PID_2071_ADPS_BOOST_VALUE	\
	(AW_PID_2071_ADPS_BOOST << AW_PID_2071_ADPS_START_BIT)

#define AW_PID_2071_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_ADPS_DEFAULT	\
	(AW_PID_2071_ADPS_DEFAULT_VALUE << AW_PID_2071_ADPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2071_BSTOCS_START_BIT	(11)
#define AW_PID_2071_BSTOCS_BITS_LEN	(1)
#define AW_PID_2071_BSTOCS_MASK	\
	(~(((1<<AW_PID_2071_BSTOCS_BITS_LEN)-1) << AW_PID_2071_BSTOCS_START_BIT))

#define AW_PID_2071_BSTOCS_NORMAL	(0)
#define AW_PID_2071_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2071_BSTOCS_NORMAL << AW_PID_2071_BSTOCS_START_BIT)

#define AW_PID_2071_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2071_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2071_BSTOCS_OVER_CURRENT << AW_PID_2071_BSTOCS_START_BIT)

#define AW_PID_2071_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTOCS_DEFAULT	\
	(AW_PID_2071_BSTOCS_DEFAULT_VALUE << AW_PID_2071_BSTOCS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2071_OVPS_START_BIT	(10)
#define AW_PID_2071_OVPS_BITS_LEN	(1)
#define AW_PID_2071_OVPS_MASK	\
	(~(((1<<AW_PID_2071_OVPS_BITS_LEN)-1) << AW_PID_2071_OVPS_START_BIT))

#define AW_PID_2071_OVPS_NORMAL	(0)
#define AW_PID_2071_OVPS_NORMAL_VALUE	\
	(AW_PID_2071_OVPS_NORMAL << AW_PID_2071_OVPS_START_BIT)

#define AW_PID_2071_OVPS_OVP	(1)
#define AW_PID_2071_OVPS_OVP_VALUE	\
	(AW_PID_2071_OVPS_OVP << AW_PID_2071_OVPS_START_BIT)

#define AW_PID_2071_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVPS_DEFAULT	\
	(AW_PID_2071_OVPS_DEFAULT_VALUE << AW_PID_2071_OVPS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2071_BSTS_START_BIT	(9)
#define AW_PID_2071_BSTS_BITS_LEN	(1)
#define AW_PID_2071_BSTS_MASK	\
	(~(((1<<AW_PID_2071_BSTS_BITS_LEN)-1) << AW_PID_2071_BSTS_START_BIT))

#define AW_PID_2071_BSTS_NOT_FINISHED	(0)
#define AW_PID_2071_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2071_BSTS_NOT_FINISHED << AW_PID_2071_BSTS_START_BIT)

#define AW_PID_2071_BSTS_FINISHED	(1)
#define AW_PID_2071_BSTS_FINISHED_VALUE	\
	(AW_PID_2071_BSTS_FINISHED << AW_PID_2071_BSTS_START_BIT)

#define AW_PID_2071_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTS_DEFAULT	\
	(AW_PID_2071_BSTS_DEFAULT_VALUE << AW_PID_2071_BSTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2071_SWS_START_BIT	(8)
#define AW_PID_2071_SWS_BITS_LEN	(1)
#define AW_PID_2071_SWS_MASK	\
	(~(((1<<AW_PID_2071_SWS_BITS_LEN)-1) << AW_PID_2071_SWS_START_BIT))

#define AW_PID_2071_SWS_NOT_SWITCHING	(0)
#define AW_PID_2071_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2071_SWS_NOT_SWITCHING << AW_PID_2071_SWS_START_BIT)

#define AW_PID_2071_SWS_SWITCHING	(1)
#define AW_PID_2071_SWS_SWITCHING_VALUE	\
	(AW_PID_2071_SWS_SWITCHING << AW_PID_2071_SWS_START_BIT)

#define AW_PID_2071_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2071_SWS_DEFAULT	\
	(AW_PID_2071_SWS_DEFAULT_VALUE << AW_PID_2071_SWS_START_BIT)

/* CLIPS bit 7 (SYSST 0x01) */
#define AW_PID_2071_CLIPS_START_BIT	(7)
#define AW_PID_2071_CLIPS_BITS_LEN	(1)
#define AW_PID_2071_CLIPS_MASK	\
	(~(((1<<AW_PID_2071_CLIPS_BITS_LEN)-1) << AW_PID_2071_CLIPS_START_BIT))

#define AW_PID_2071_CLIPS_NOT_CLIPPING	(0)
#define AW_PID_2071_CLIPS_NOT_CLIPPING_VALUE	\
	(AW_PID_2071_CLIPS_NOT_CLIPPING << AW_PID_2071_CLIPS_START_BIT)

#define AW_PID_2071_CLIPS_CLIPPING	(1)
#define AW_PID_2071_CLIPS_CLIPPING_VALUE	\
	(AW_PID_2071_CLIPS_CLIPPING << AW_PID_2071_CLIPS_START_BIT)

#define AW_PID_2071_CLIPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLIPS_DEFAULT	\
	(AW_PID_2071_CLIPS_DEFAULT_VALUE << AW_PID_2071_CLIPS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2071_NOCLKS_START_BIT	(5)
#define AW_PID_2071_NOCLKS_BITS_LEN	(1)
#define AW_PID_2071_NOCLKS_MASK	\
	(~(((1<<AW_PID_2071_NOCLKS_BITS_LEN)-1) << AW_PID_2071_NOCLKS_START_BIT))

#define AW_PID_2071_NOCLKS_CLOCK_OK	(0)
#define AW_PID_2071_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2071_NOCLKS_CLOCK_OK << AW_PID_2071_NOCLKS_START_BIT)

#define AW_PID_2071_NOCLKS_NO_CLOCK	(1)
#define AW_PID_2071_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2071_NOCLKS_NO_CLOCK << AW_PID_2071_NOCLKS_START_BIT)

#define AW_PID_2071_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2071_NOCLKS_DEFAULT	\
	(AW_PID_2071_NOCLKS_DEFAULT_VALUE << AW_PID_2071_NOCLKS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2071_CLKS_START_BIT	(4)
#define AW_PID_2071_CLKS_BITS_LEN	(1)
#define AW_PID_2071_CLKS_MASK	\
	(~(((1<<AW_PID_2071_CLKS_BITS_LEN)-1) << AW_PID_2071_CLKS_START_BIT))

#define AW_PID_2071_CLKS_NOT_STABLE	(0)
#define AW_PID_2071_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2071_CLKS_NOT_STABLE << AW_PID_2071_CLKS_START_BIT)

#define AW_PID_2071_CLKS_STABLE	(1)
#define AW_PID_2071_CLKS_STABLE_VALUE	\
	(AW_PID_2071_CLKS_STABLE << AW_PID_2071_CLKS_START_BIT)

#define AW_PID_2071_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLKS_DEFAULT	\
	(AW_PID_2071_CLKS_DEFAULT_VALUE << AW_PID_2071_CLKS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2071_OCDS_START_BIT	(3)
#define AW_PID_2071_OCDS_BITS_LEN	(1)
#define AW_PID_2071_OCDS_MASK	\
	(~(((1<<AW_PID_2071_OCDS_BITS_LEN)-1) << AW_PID_2071_OCDS_START_BIT))

#define AW_PID_2071_OCDS_NORAML	(0)
#define AW_PID_2071_OCDS_NORAML_VALUE	\
	(AW_PID_2071_OCDS_NORAML << AW_PID_2071_OCDS_START_BIT)

#define AW_PID_2071_OCDS_OC	(1)
#define AW_PID_2071_OCDS_OC_VALUE	\
	(AW_PID_2071_OCDS_OC << AW_PID_2071_OCDS_START_BIT)

#define AW_PID_2071_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2071_OCDS_DEFAULT	\
	(AW_PID_2071_OCDS_DEFAULT_VALUE << AW_PID_2071_OCDS_START_BIT)

/* BOPS bit 2 (SYSST 0x01) */
#define AW_PID_2071_BOPS_START_BIT	(2)
#define AW_PID_2071_BOPS_BITS_LEN	(1)
#define AW_PID_2071_BOPS_MASK	\
	(~(((1<<AW_PID_2071_BOPS_BITS_LEN)-1) << AW_PID_2071_BOPS_START_BIT))

#define AW_PID_2071_BOPS_NORMAL	(0)
#define AW_PID_2071_BOPS_NORMAL_VALUE	\
	(AW_PID_2071_BOPS_NORMAL << AW_PID_2071_BOPS_START_BIT)

#define AW_PID_2071_BOPS_TRIGGERED	(1)
#define AW_PID_2071_BOPS_TRIGGERED_VALUE	\
	(AW_PID_2071_BOPS_TRIGGERED << AW_PID_2071_BOPS_START_BIT)

#define AW_PID_2071_BOPS_DEFAULT_VALUE	(0)
#define AW_PID_2071_BOPS_DEFAULT	\
	(AW_PID_2071_BOPS_DEFAULT_VALUE << AW_PID_2071_BOPS_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2071_OTHS_START_BIT	(1)
#define AW_PID_2071_OTHS_BITS_LEN	(1)
#define AW_PID_2071_OTHS_MASK	\
	(~(((1<<AW_PID_2071_OTHS_BITS_LEN)-1) << AW_PID_2071_OTHS_START_BIT))

#define AW_PID_2071_OTHS_NORMAL	(0)
#define AW_PID_2071_OTHS_NORMAL_VALUE	\
	(AW_PID_2071_OTHS_NORMAL << AW_PID_2071_OTHS_START_BIT)

#define AW_PID_2071_OTHS_OT	(1)
#define AW_PID_2071_OTHS_OT_VALUE	\
	(AW_PID_2071_OTHS_OT << AW_PID_2071_OTHS_START_BIT)

#define AW_PID_2071_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2071_OTHS_DEFAULT	\
	(AW_PID_2071_OTHS_DEFAULT_VALUE << AW_PID_2071_OTHS_START_BIT)

/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2071_PLLS_START_BIT	(0)
#define AW_PID_2071_PLLS_BITS_LEN	(1)
#define AW_PID_2071_PLLS_MASK	\
	(~(((1<<AW_PID_2071_PLLS_BITS_LEN)-1) << AW_PID_2071_PLLS_START_BIT))

#define AW_PID_2071_PLLS_UNLOCKED	(0)
#define AW_PID_2071_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2071_PLLS_UNLOCKED << AW_PID_2071_PLLS_START_BIT)

#define AW_PID_2071_PLLS_LOCKED	(1)
#define AW_PID_2071_PLLS_LOCKED_VALUE	\
	(AW_PID_2071_PLLS_LOCKED << AW_PID_2071_PLLS_START_BIT)

#define AW_PID_2071_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLLS_DEFAULT	\
	(AW_PID_2071_PLLS_DEFAULT_VALUE << AW_PID_2071_PLLS_START_BIT)

#define AW_PID_2071_SYSST_CHECK_MASK \
	(~(AW_PID_2071_UVLS_VDD_BELOW_2P8V_VALUE | \
	AW_PID_2071_BSTOCS_OVER_CURRENT_VALUE | \
	AW_PID_2071_BSTS_FINISHED_VALUE | \
	AW_PID_2071_SWS_SWITCHING_VALUE | \
	AW_PID_2071_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_OCDS_OC_VALUE | \
	AW_PID_2071_OTHS_OT_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE))

#define AW_PID_2071_SYSST_CHECK \
	(AW_PID_2071_BSTS_FINISHED_VALUE | \
	AW_PID_2071_SWS_SWITCHING_VALUE | \
	AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE)

#define AW_PID_2071_IIS_CHECK_MASK \
	(~(AW_PID_2071_UVLS_VDD_BELOW_2P8V_VALUE | \
	AW_PID_2071_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_OCDS_OC_VALUE | \
	AW_PID_2071_OTHS_OT_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE))

#define AW_PID_2071_IIS_CHECK \
	(AW_PID_2071_CLKS_STABLE_VALUE | \
	AW_PID_2071_PLLS_LOCKED_VALUE)

/* default value of SYSST (0x01) */
/* #define AW_PID_2071_SYSST_DEFAULT		(0x0000) */

/* SYSINT (0x02) detail */
/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2071_OVP2I_START_BIT	(15)
#define AW_PID_2071_OVP2I_BITS_LEN	(1)
#define AW_PID_2071_OVP2I_MASK	\
	(~(((1<<AW_PID_2071_OVP2I_BITS_LEN)-1) << AW_PID_2071_OVP2I_START_BIT))

#define AW_PID_2071_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVP2I_DEFAULT	\
	(AW_PID_2071_OVP2I_DEFAULT_VALUE << AW_PID_2071_OVP2I_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2071_UVLI_START_BIT	(14)
#define AW_PID_2071_UVLI_BITS_LEN	(1)
#define AW_PID_2071_UVLI_MASK	\
	(~(((1<<AW_PID_2071_UVLI_BITS_LEN)-1) << AW_PID_2071_UVLI_START_BIT))

#define AW_PID_2071_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2071_UVLI_DEFAULT	\
	(AW_PID_2071_UVLI_DEFAULT_VALUE << AW_PID_2071_UVLI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2071_ADPI_START_BIT	(13)
#define AW_PID_2071_ADPI_BITS_LEN	(1)
#define AW_PID_2071_ADPI_MASK	\
	(~(((1<<AW_PID_2071_ADPI_BITS_LEN)-1) << AW_PID_2071_ADPI_START_BIT))

#define AW_PID_2071_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_ADPI_DEFAULT	\
	(AW_PID_2071_ADPI_DEFAULT_VALUE << AW_PID_2071_ADPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2071_BSTOCI_START_BIT	(11)
#define AW_PID_2071_BSTOCI_BITS_LEN	(1)
#define AW_PID_2071_BSTOCI_MASK	\
	(~(((1<<AW_PID_2071_BSTOCI_BITS_LEN)-1) << AW_PID_2071_BSTOCI_START_BIT))

#define AW_PID_2071_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTOCI_DEFAULT	\
	(AW_PID_2071_BSTOCI_DEFAULT_VALUE << AW_PID_2071_BSTOCI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2071_OVPI_START_BIT	(10)
#define AW_PID_2071_OVPI_BITS_LEN	(1)
#define AW_PID_2071_OVPI_MASK	\
	(~(((1<<AW_PID_2071_OVPI_BITS_LEN)-1) << AW_PID_2071_OVPI_START_BIT))

#define AW_PID_2071_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_OVPI_DEFAULT	\
	(AW_PID_2071_OVPI_DEFAULT_VALUE << AW_PID_2071_OVPI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2071_BSTI_START_BIT	(9)
#define AW_PID_2071_BSTI_BITS_LEN	(1)
#define AW_PID_2071_BSTI_MASK	\
	(~(((1<<AW_PID_2071_BSTI_BITS_LEN)-1) << AW_PID_2071_BSTI_START_BIT))

#define AW_PID_2071_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTI_DEFAULT	\
	(AW_PID_2071_BSTI_DEFAULT_VALUE << AW_PID_2071_BSTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2071_SWI_START_BIT	(8)
#define AW_PID_2071_SWI_BITS_LEN	(1)
#define AW_PID_2071_SWI_MASK	\
	(~(((1<<AW_PID_2071_SWI_BITS_LEN)-1) << AW_PID_2071_SWI_START_BIT))

#define AW_PID_2071_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2071_SWI_DEFAULT	\
	(AW_PID_2071_SWI_DEFAULT_VALUE << AW_PID_2071_SWI_START_BIT)

/* CLIPI bit 7 (SYSINT 0x02) */
#define AW_PID_2071_CLIPI_START_BIT	(7)
#define AW_PID_2071_CLIPI_BITS_LEN	(1)
#define AW_PID_2071_CLIPI_MASK	\
	(~(((1<<AW_PID_2071_CLIPI_BITS_LEN)-1) << AW_PID_2071_CLIPI_START_BIT))

#define AW_PID_2071_CLIPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLIPI_DEFAULT	\
	(AW_PID_2071_CLIPI_DEFAULT_VALUE << AW_PID_2071_CLIPI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2071_NOCLKI_START_BIT	(5)
#define AW_PID_2071_NOCLKI_BITS_LEN	(1)
#define AW_PID_2071_NOCLKI_MASK	\
	(~(((1<<AW_PID_2071_NOCLKI_BITS_LEN)-1) << AW_PID_2071_NOCLKI_START_BIT))

#define AW_PID_2071_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2071_NOCLKI_DEFAULT	\
	(AW_PID_2071_NOCLKI_DEFAULT_VALUE << AW_PID_2071_NOCLKI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2071_CLKI_START_BIT	(4)
#define AW_PID_2071_CLKI_BITS_LEN	(1)
#define AW_PID_2071_CLKI_MASK	\
	(~(((1<<AW_PID_2071_CLKI_BITS_LEN)-1) << AW_PID_2071_CLKI_START_BIT))

#define AW_PID_2071_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2071_CLKI_DEFAULT	\
	(AW_PID_2071_CLKI_DEFAULT_VALUE << AW_PID_2071_CLKI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2071_OCDI_START_BIT	(3)
#define AW_PID_2071_OCDI_BITS_LEN	(1)
#define AW_PID_2071_OCDI_MASK	\
	(~(((1<<AW_PID_2071_OCDI_BITS_LEN)-1) << AW_PID_2071_OCDI_START_BIT))

#define AW_PID_2071_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2071_OCDI_DEFAULT	\
	(AW_PID_2071_OCDI_DEFAULT_VALUE << AW_PID_2071_OCDI_START_BIT)

/* BOPI bit 2 (SYSINT 0x02) */
#define AW_PID_2071_BOPI_START_BIT	(2)
#define AW_PID_2071_BOPI_BITS_LEN	(1)
#define AW_PID_2071_BOPI_MASK	\
	(~(((1<<AW_PID_2071_BOPI_BITS_LEN)-1) << AW_PID_2071_BOPI_START_BIT))

#define AW_PID_2071_BOPI_DEFAULT_VALUE	(0)
#define AW_PID_2071_BOPI_DEFAULT	\
	(AW_PID_2071_BOPI_DEFAULT_VALUE << AW_PID_2071_BOPI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2071_OTHI_START_BIT	(1)
#define AW_PID_2071_OTHI_BITS_LEN	(1)
#define AW_PID_2071_OTHI_MASK	\
	(~(((1<<AW_PID_2071_OTHI_BITS_LEN)-1) << AW_PID_2071_OTHI_START_BIT))

#define AW_PID_2071_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2071_OTHI_DEFAULT	\
	(AW_PID_2071_OTHI_DEFAULT_VALUE << AW_PID_2071_OTHI_START_BIT)

/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2071_PLLI_START_BIT	(0)
#define AW_PID_2071_PLLI_BITS_LEN	(1)
#define AW_PID_2071_PLLI_MASK	\
	(~(((1<<AW_PID_2071_PLLI_BITS_LEN)-1) << AW_PID_2071_PLLI_START_BIT))

#define AW_PID_2071_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2071_PLLI_DEFAULT	\
	(AW_PID_2071_PLLI_DEFAULT_VALUE << AW_PID_2071_PLLI_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2071_SYSINT_DEFAULT		(0x0000) */

/* SYSINTM (0x03) detail */
/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2071_OVP2M_START_BIT	(15)
#define AW_PID_2071_OVP2M_BITS_LEN	(1)
#define AW_PID_2071_OVP2M_MASK	\
	(~(((1<<AW_PID_2071_OVP2M_BITS_LEN)-1) << AW_PID_2071_OVP2M_START_BIT))

#define AW_PID_2071_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2071_OVP2M_DEFAULT	\
	(AW_PID_2071_OVP2M_DEFAULT_VALUE << AW_PID_2071_OVP2M_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2071_UVLM_START_BIT	(14)
#define AW_PID_2071_UVLM_BITS_LEN	(1)
#define AW_PID_2071_UVLM_MASK	\
	(~(((1<<AW_PID_2071_UVLM_BITS_LEN)-1) << AW_PID_2071_UVLM_START_BIT))

#define AW_PID_2071_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2071_UVLM_DEFAULT	\
	(AW_PID_2071_UVLM_DEFAULT_VALUE << AW_PID_2071_UVLM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2071_ADPM_START_BIT	(13)
#define AW_PID_2071_ADPM_BITS_LEN	(1)
#define AW_PID_2071_ADPM_MASK	\
	(~(((1<<AW_PID_2071_ADPM_BITS_LEN)-1) << AW_PID_2071_ADPM_START_BIT))

#define AW_PID_2071_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_ADPM_DEFAULT	\
	(AW_PID_2071_ADPM_DEFAULT_VALUE << AW_PID_2071_ADPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2071_BSTOCM_START_BIT	(11)
#define AW_PID_2071_BSTOCM_BITS_LEN	(1)
#define AW_PID_2071_BSTOCM_MASK	\
	(~(((1<<AW_PID_2071_BSTOCM_BITS_LEN)-1) << AW_PID_2071_BSTOCM_START_BIT))

#define AW_PID_2071_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BSTOCM_DEFAULT	\
	(AW_PID_2071_BSTOCM_DEFAULT_VALUE << AW_PID_2071_BSTOCM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2071_OVPM_START_BIT	(10)
#define AW_PID_2071_OVPM_BITS_LEN	(1)
#define AW_PID_2071_OVPM_MASK	\
	(~(((1<<AW_PID_2071_OVPM_BITS_LEN)-1) << AW_PID_2071_OVPM_START_BIT))

#define AW_PID_2071_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_OVPM_DEFAULT	\
	(AW_PID_2071_OVPM_DEFAULT_VALUE << AW_PID_2071_OVPM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2071_BSTM_START_BIT	(9)
#define AW_PID_2071_BSTM_BITS_LEN	(1)
#define AW_PID_2071_BSTM_MASK	\
	(~(((1<<AW_PID_2071_BSTM_BITS_LEN)-1) << AW_PID_2071_BSTM_START_BIT))

#define AW_PID_2071_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BSTM_DEFAULT	\
	(AW_PID_2071_BSTM_DEFAULT_VALUE << AW_PID_2071_BSTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2071_SWM_START_BIT	(8)
#define AW_PID_2071_SWM_BITS_LEN	(1)
#define AW_PID_2071_SWM_MASK	\
	(~(((1<<AW_PID_2071_SWM_BITS_LEN)-1) << AW_PID_2071_SWM_START_BIT))

#define AW_PID_2071_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2071_SWM_DEFAULT	\
	(AW_PID_2071_SWM_DEFAULT_VALUE << AW_PID_2071_SWM_START_BIT)

/* CLIPM bit 7 (SYSINTM 0x03) */
#define AW_PID_2071_CLIPM_START_BIT	(7)
#define AW_PID_2071_CLIPM_BITS_LEN	(1)
#define AW_PID_2071_CLIPM_MASK	\
	(~(((1<<AW_PID_2071_CLIPM_BITS_LEN)-1) << AW_PID_2071_CLIPM_START_BIT))

#define AW_PID_2071_CLIPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_CLIPM_DEFAULT	\
	(AW_PID_2071_CLIPM_DEFAULT_VALUE << AW_PID_2071_CLIPM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2071_NOCLKM_START_BIT	(5)
#define AW_PID_2071_NOCLKM_BITS_LEN	(1)
#define AW_PID_2071_NOCLKM_MASK	\
	(~(((1<<AW_PID_2071_NOCLKM_BITS_LEN)-1) << AW_PID_2071_NOCLKM_START_BIT))

#define AW_PID_2071_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2071_NOCLKM_DEFAULT	\
	(AW_PID_2071_NOCLKM_DEFAULT_VALUE << AW_PID_2071_NOCLKM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2071_CLKM_START_BIT	(4)
#define AW_PID_2071_CLKM_BITS_LEN	(1)
#define AW_PID_2071_CLKM_MASK	\
	(~(((1<<AW_PID_2071_CLKM_BITS_LEN)-1) << AW_PID_2071_CLKM_START_BIT))

#define AW_PID_2071_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2071_CLKM_DEFAULT	\
	(AW_PID_2071_CLKM_DEFAULT_VALUE << AW_PID_2071_CLKM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2071_OCDM_START_BIT	(3)
#define AW_PID_2071_OCDM_BITS_LEN	(1)
#define AW_PID_2071_OCDM_MASK	\
	(~(((1<<AW_PID_2071_OCDM_BITS_LEN)-1) << AW_PID_2071_OCDM_START_BIT))

#define AW_PID_2071_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2071_OCDM_DEFAULT	\
	(AW_PID_2071_OCDM_DEFAULT_VALUE << AW_PID_2071_OCDM_START_BIT)

/* BOPM bit 2 (SYSINTM 0x03) */
#define AW_PID_2071_BOPM_START_BIT	(2)
#define AW_PID_2071_BOPM_BITS_LEN	(1)
#define AW_PID_2071_BOPM_MASK	\
	(~(((1<<AW_PID_2071_BOPM_BITS_LEN)-1) << AW_PID_2071_BOPM_START_BIT))

#define AW_PID_2071_BOPM_DEFAULT_VALUE	(1)
#define AW_PID_2071_BOPM_DEFAULT	\
	(AW_PID_2071_BOPM_DEFAULT_VALUE << AW_PID_2071_BOPM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2071_OTHM_START_BIT	(1)
#define AW_PID_2071_OTHM_BITS_LEN	(1)
#define AW_PID_2071_OTHM_MASK	\
	(~(((1<<AW_PID_2071_OTHM_BITS_LEN)-1) << AW_PID_2071_OTHM_START_BIT))

#define AW_PID_2071_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2071_OTHM_DEFAULT	\
	(AW_PID_2071_OTHM_DEFAULT_VALUE << AW_PID_2071_OTHM_START_BIT)

/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2071_PLLM_START_BIT	(0)
#define AW_PID_2071_PLLM_BITS_LEN	(1)
#define AW_PID_2071_PLLM_MASK	\
	(~(((1<<AW_PID_2071_PLLM_BITS_LEN)-1) << AW_PID_2071_PLLM_START_BIT))

#define AW_PID_2071_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2071_PLLM_DEFAULT	\
	(AW_PID_2071_PLLM_DEFAULT_VALUE << AW_PID_2071_PLLM_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2071_SYSINTM_DEFAULT		(0xEFBF)

/* SYSCTRL (0x04) detail */
/* ULS_MODE bit 15 (SYSCTRL 0x04) */
#define AW_PID_2071_ULS_MODE_START_BIT	(15)
#define AW_PID_2071_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2071_ULS_MODE_MASK	\
	(~(((1<<AW_PID_2071_ULS_MODE_BITS_LEN)-1) << AW_PID_2071_ULS_MODE_START_BIT))

#define AW_PID_2071_ULS_MODE_LEGACY	(0)
#define AW_PID_2071_ULS_MODE_LEGACY_VALUE	\
	(AW_PID_2071_ULS_MODE_LEGACY << AW_PID_2071_ULS_MODE_START_BIT)

#define AW_PID_2071_ULS_MODE_TDM	(1)
#define AW_PID_2071_ULS_MODE_TDM_VALUE	\
	(AW_PID_2071_ULS_MODE_TDM << AW_PID_2071_ULS_MODE_START_BIT)

#define AW_PID_2071_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2071_ULS_MODE_DEFAULT	\
	(AW_PID_2071_ULS_MODE_DEFAULT_VALUE << AW_PID_2071_ULS_MODE_START_BIT)

/* SPK_GAIN bit 14:12 (SYSCTRL 0x04) */
#define AW_PID_2071_SPK_GAIN_START_BIT	(12)
#define AW_PID_2071_SPK_GAIN_BITS_LEN	(3)
#define AW_PID_2071_SPK_GAIN_MASK	\
	(~(((1<<AW_PID_2071_SPK_GAIN_BITS_LEN)-1) << AW_PID_2071_SPK_GAIN_START_BIT))

#define AW_PID_2071_SPK_GAIN_6	(0)
#define AW_PID_2071_SPK_GAIN_6_VALUE	\
	(AW_PID_2071_SPK_GAIN_6 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_7	(1)
#define AW_PID_2071_SPK_GAIN_7_VALUE	\
	(AW_PID_2071_SPK_GAIN_7 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_10P6	(2)
#define AW_PID_2071_SPK_GAIN_10P6_VALUE	\
	(AW_PID_2071_SPK_GAIN_10P6 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_12	(3)
#define AW_PID_2071_SPK_GAIN_12_VALUE	\
	(AW_PID_2071_SPK_GAIN_12 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_14	(4)
#define AW_PID_2071_SPK_GAIN_14_VALUE	\
	(AW_PID_2071_SPK_GAIN_14 << AW_PID_2071_SPK_GAIN_START_BIT)

#define AW_PID_2071_SPK_GAIN_DEFAULT_VALUE	(0x4)
#define AW_PID_2071_SPK_GAIN_DEFAULT	\
	(AW_PID_2071_SPK_GAIN_DEFAULT_VALUE << AW_PID_2071_SPK_GAIN_START_BIT)

/* RCV_GAIN bit 10 (SYSCTRL 0x04) */
#define AW_PID_2071_RCV_GAIN_START_BIT	(10)
#define AW_PID_2071_RCV_GAIN_BITS_LEN	(1)
#define AW_PID_2071_RCV_GAIN_MASK	\
	(~(((1<<AW_PID_2071_RCV_GAIN_BITS_LEN)-1) << AW_PID_2071_RCV_GAIN_START_BIT))

#define AW_PID_2071_RCV_GAIN_4P5	(0)
#define AW_PID_2071_RCV_GAIN_4P5_VALUE	\
	(AW_PID_2071_RCV_GAIN_4P5 << AW_PID_2071_RCV_GAIN_START_BIT)

#define AW_PID_2071_RCV_GAIN_5P0	(1)
#define AW_PID_2071_RCV_GAIN_5P0_VALUE	\
	(AW_PID_2071_RCV_GAIN_5P0 << AW_PID_2071_RCV_GAIN_START_BIT)

#define AW_PID_2071_RCV_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2071_RCV_GAIN_DEFAULT	\
	(AW_PID_2071_RCV_GAIN_DEFAULT_VALUE << AW_PID_2071_RCV_GAIN_START_BIT)

/* INTMODE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2071_INTMODE_START_BIT	(9)
#define AW_PID_2071_INTMODE_BITS_LEN	(1)
#define AW_PID_2071_INTMODE_MASK	\
	(~(((1<<AW_PID_2071_INTMODE_BITS_LEN)-1) << AW_PID_2071_INTMODE_START_BIT))

#define AW_PID_2071_INTMODE_OPENMINUS_DRAIN	(0)
#define AW_PID_2071_INTMODE_OPENMINUS_DRAIN_VALUE	\
	(AW_PID_2071_INTMODE_OPENMINUS_DRAIN << AW_PID_2071_INTMODE_START_BIT)

#define AW_PID_2071_INTMODE_PUSHPULL	(1)
#define AW_PID_2071_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2071_INTMODE_PUSHPULL << AW_PID_2071_INTMODE_START_BIT)

#define AW_PID_2071_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2071_INTMODE_DEFAULT	\
	(AW_PID_2071_INTMODE_DEFAULT_VALUE << AW_PID_2071_INTMODE_START_BIT)

/* INTN bit 8 (SYSCTRL 0x04) */
#define AW_PID_2071_INTN_START_BIT	(8)
#define AW_PID_2071_INTN_BITS_LEN	(1)
#define AW_PID_2071_INTN_MASK	\
	(~(((1<<AW_PID_2071_INTN_BITS_LEN)-1) << AW_PID_2071_INTN_START_BIT))

#define AW_PID_2071_INTN_SYSINT	(0)
#define AW_PID_2071_INTN_SYSINT_VALUE	\
	(AW_PID_2071_INTN_SYSINT << AW_PID_2071_INTN_START_BIT)

#define AW_PID_2071_INTN_SYSST	(1)
#define AW_PID_2071_INTN_SYSST_VALUE	\
	(AW_PID_2071_INTN_SYSST << AW_PID_2071_INTN_START_BIT)

#define AW_PID_2071_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2071_INTN_DEFAULT	\
	(AW_PID_2071_INTN_DEFAULT_VALUE << AW_PID_2071_INTN_START_BIT)

/* RCV_MODE bit 7 (SYSCTRL 0x04) */
#define AW_PID_2071_RCV_MODE_START_BIT	(7)
#define AW_PID_2071_RCV_MODE_BITS_LEN	(1)
#define AW_PID_2071_RCV_MODE_MASK	\
	(~(((1<<AW_PID_2071_RCV_MODE_BITS_LEN)-1) << AW_PID_2071_RCV_MODE_START_BIT))

#define AW_PID_2071_RCV_MODE_SPEAKER	(0)
#define AW_PID_2071_RCV_MODE_SPEAKER_VALUE	\
	(AW_PID_2071_RCV_MODE_SPEAKER << AW_PID_2071_RCV_MODE_START_BIT)

#define AW_PID_2071_RCV_MODE_RECEIVER	(1)
#define AW_PID_2071_RCV_MODE_RECEIVER_VALUE	\
	(AW_PID_2071_RCV_MODE_RECEIVER << AW_PID_2071_RCV_MODE_START_BIT)

#define AW_PID_2071_RCV_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2071_RCV_MODE_DEFAULT	\
	(AW_PID_2071_RCV_MODE_DEFAULT_VALUE << AW_PID_2071_RCV_MODE_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2071_I2SEN_START_BIT	(6)
#define AW_PID_2071_I2SEN_BITS_LEN	(1)
#define AW_PID_2071_I2SEN_MASK	\
	(~(((1<<AW_PID_2071_I2SEN_BITS_LEN)-1) << AW_PID_2071_I2SEN_START_BIT))

#define AW_PID_2071_I2SEN_DISABLE	(0)
#define AW_PID_2071_I2SEN_DISABLE_VALUE	\
	(AW_PID_2071_I2SEN_DISABLE << AW_PID_2071_I2SEN_START_BIT)

#define AW_PID_2071_I2SEN_ENABLE	(1)
#define AW_PID_2071_I2SEN_ENABLE_VALUE	\
	(AW_PID_2071_I2SEN_ENABLE << AW_PID_2071_I2SEN_START_BIT)

#define AW_PID_2071_I2SEN_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SEN_DEFAULT	\
	(AW_PID_2071_I2SEN_DEFAULT_VALUE << AW_PID_2071_I2SEN_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2071_WSINV_START_BIT	(5)
#define AW_PID_2071_WSINV_BITS_LEN	(1)
#define AW_PID_2071_WSINV_MASK	\
	(~(((1<<AW_PID_2071_WSINV_BITS_LEN)-1) << AW_PID_2071_WSINV_START_BIT))

#define AW_PID_2071_WSINV_NOT_SWITCH	(0)
#define AW_PID_2071_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2071_WSINV_NOT_SWITCH << AW_PID_2071_WSINV_START_BIT)

#define AW_PID_2071_WSINV_SWITCH	(1)
#define AW_PID_2071_WSINV_SWITCH_VALUE	\
	(AW_PID_2071_WSINV_SWITCH << AW_PID_2071_WSINV_START_BIT)

#define AW_PID_2071_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2071_WSINV_DEFAULT	\
	(AW_PID_2071_WSINV_DEFAULT_VALUE << AW_PID_2071_WSINV_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2071_BCKINV_START_BIT	(4)
#define AW_PID_2071_BCKINV_BITS_LEN	(1)
#define AW_PID_2071_BCKINV_MASK	\
	(~(((1<<AW_PID_2071_BCKINV_BITS_LEN)-1) << AW_PID_2071_BCKINV_START_BIT))

#define AW_PID_2071_BCKINV_NOT_INVERT	(0)
#define AW_PID_2071_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2071_BCKINV_NOT_INVERT << AW_PID_2071_BCKINV_START_BIT)

#define AW_PID_2071_BCKINV_INVERTED	(1)
#define AW_PID_2071_BCKINV_INVERTED_VALUE	\
	(AW_PID_2071_BCKINV_INVERTED << AW_PID_2071_BCKINV_START_BIT)

#define AW_PID_2071_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2071_BCKINV_DEFAULT	\
	(AW_PID_2071_BCKINV_DEFAULT_VALUE << AW_PID_2071_BCKINV_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2071_IPLL_START_BIT	(3)
#define AW_PID_2071_IPLL_BITS_LEN	(1)
#define AW_PID_2071_IPLL_MASK	\
	(~(((1<<AW_PID_2071_IPLL_BITS_LEN)-1) << AW_PID_2071_IPLL_START_BIT))

#define AW_PID_2071_IPLL_BCK	(0)
#define AW_PID_2071_IPLL_BCK_VALUE	\
	(AW_PID_2071_IPLL_BCK << AW_PID_2071_IPLL_START_BIT)

#define AW_PID_2071_IPLL_WCK	(1)
#define AW_PID_2071_IPLL_WCK_VALUE	\
	(AW_PID_2071_IPLL_WCK << AW_PID_2071_IPLL_START_BIT)

#define AW_PID_2071_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2071_IPLL_DEFAULT	\
	(AW_PID_2071_IPLL_DEFAULT_VALUE << AW_PID_2071_IPLL_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2071_AMPPD_START_BIT	(1)
#define AW_PID_2071_AMPPD_BITS_LEN	(1)
#define AW_PID_2071_AMPPD_MASK	\
	(~(((1<<AW_PID_2071_AMPPD_BITS_LEN)-1) << AW_PID_2071_AMPPD_START_BIT))

#define AW_PID_2071_AMPPD_WORKING	(0)
#define AW_PID_2071_AMPPD_WORKING_VALUE	\
	(AW_PID_2071_AMPPD_WORKING << AW_PID_2071_AMPPD_START_BIT)

#define AW_PID_2071_AMPPD_POWER_DOWN	(1)
#define AW_PID_2071_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2071_AMPPD_POWER_DOWN << AW_PID_2071_AMPPD_START_BIT)

#define AW_PID_2071_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2071_AMPPD_DEFAULT	\
	(AW_PID_2071_AMPPD_DEFAULT_VALUE << AW_PID_2071_AMPPD_START_BIT)

/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2071_PWDN_START_BIT	(0)
#define AW_PID_2071_PWDN_BITS_LEN	(1)
#define AW_PID_2071_PWDN_MASK	\
	(~(((1<<AW_PID_2071_PWDN_BITS_LEN)-1) << AW_PID_2071_PWDN_START_BIT))

#define AW_PID_2071_PWDN_WORKING	(0)
#define AW_PID_2071_PWDN_WORKING_VALUE	\
	(AW_PID_2071_PWDN_WORKING << AW_PID_2071_PWDN_START_BIT)

#define AW_PID_2071_PWDN_POWER_DOWN	(1)
#define AW_PID_2071_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2071_PWDN_POWER_DOWN << AW_PID_2071_PWDN_START_BIT)

#define AW_PID_2071_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2071_PWDN_DEFAULT	\
	(AW_PID_2071_PWDN_DEFAULT_VALUE << AW_PID_2071_PWDN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2071_SYSCTRL_DEFAULT		(0x4003) */

/* SYSCTRL2 (0x05) detail */
/* VOL bit 15:6 (SYSCTRL2 0x05) */
#define AW_PID_2071_VOL_START_BIT	(6)
#define AW_PID_2071_VOL_BITS_LEN	(10)
#define AW_PID_2071_VOL_MASK	\
	(~(((1<<AW_PID_2071_VOL_BITS_LEN)-1) << AW_PID_2071_VOL_START_BIT))

#define AW_PID_2071_MUTE_VOL	(90 * 8)
#define AW_PID_2071_VOL_STEP_DB	(6 * 8)

#define AW_PID_2071_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2071_VOL_DEFAULT	\
	(AW_PID_2071_VOL_DEFAULT_VALUE << AW_PID_2071_VOL_START_BIT)

/* HDCCE bit 5 (SYSCTRL2 0x05) */
#define AW_PID_2071_HDCCE_START_BIT	(5)
#define AW_PID_2071_HDCCE_BITS_LEN	(1)
#define AW_PID_2071_HDCCE_MASK	\
	(~(((1<<AW_PID_2071_HDCCE_BITS_LEN)-1) << AW_PID_2071_HDCCE_START_BIT))

#define AW_PID_2071_HDCCE_DISABLE	(0)
#define AW_PID_2071_HDCCE_DISABLE_VALUE	\
	(AW_PID_2071_HDCCE_DISABLE << AW_PID_2071_HDCCE_START_BIT)

#define AW_PID_2071_HDCCE_ENABLE	(1)
#define AW_PID_2071_HDCCE_ENABLE_VALUE	\
	(AW_PID_2071_HDCCE_ENABLE << AW_PID_2071_HDCCE_START_BIT)

#define AW_PID_2071_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2071_HDCCE_DEFAULT	\
	(AW_PID_2071_HDCCE_DEFAULT_VALUE << AW_PID_2071_HDCCE_START_BIT)

/* HMUTE bit 4 (SYSCTRL2 0x05) */
#define AW_PID_2071_HMUTE_START_BIT	(4)
#define AW_PID_2071_HMUTE_BITS_LEN	(1)
#define AW_PID_2071_HMUTE_MASK	\
	(~(((1<<AW_PID_2071_HMUTE_BITS_LEN)-1) << AW_PID_2071_HMUTE_START_BIT))

#define AW_PID_2071_HMUTE_DISABLE	(0)
#define AW_PID_2071_HMUTE_DISABLE_VALUE	\
	(AW_PID_2071_HMUTE_DISABLE << AW_PID_2071_HMUTE_START_BIT)

#define AW_PID_2071_HMUTE_ENABLE	(1)
#define AW_PID_2071_HMUTE_ENABLE_VALUE	\
	(AW_PID_2071_HMUTE_ENABLE << AW_PID_2071_HMUTE_START_BIT)

#define AW_PID_2071_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2071_HMUTE_DEFAULT	\
	(AW_PID_2071_HMUTE_DEFAULT_VALUE << AW_PID_2071_HMUTE_START_BIT)

/* BST_IPEAK bit 3:0 (SYSCTRL2 0x05) */
#define AW_PID_2071_BST_IPEAK_START_BIT	(0)
#define AW_PID_2071_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2071_BST_IPEAK_MASK	\
	(~(((1<<AW_PID_2071_BST_IPEAK_BITS_LEN)-1) << AW_PID_2071_BST_IPEAK_START_BIT))

#define AW_PID_2071_BST_IPEAK_1P50A	(0)
#define AW_PID_2071_BST_IPEAK_1P50A_VALUE	\
	(AW_PID_2071_BST_IPEAK_1P50A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_1P75A	(1)
#define AW_PID_2071_BST_IPEAK_1P75A_VALUE	\
	(AW_PID_2071_BST_IPEAK_1P75A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P00A	(2)
#define AW_PID_2071_BST_IPEAK_2P00A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P00A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P25A	(3)
#define AW_PID_2071_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P25A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P50A	(4)
#define AW_PID_2071_BST_IPEAK_2P50A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P50A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_2P75A	(5)
#define AW_PID_2071_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2071_BST_IPEAK_2P75A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P00A	(6)
#define AW_PID_2071_BST_IPEAK_3P00A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P00A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P25A	(7)
#define AW_PID_2071_BST_IPEAK_3P25A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P25A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P50A	(8)
#define AW_PID_2071_BST_IPEAK_3P50A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P50A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_3P75A	(9)
#define AW_PID_2071_BST_IPEAK_3P75A_VALUE	\
	(AW_PID_2071_BST_IPEAK_3P75A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_4P00A	(10)
#define AW_PID_2071_BST_IPEAK_4P00A_VALUE	\
	(AW_PID_2071_BST_IPEAK_4P00A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_4P25A	(11)
#define AW_PID_2071_BST_IPEAK_4P25A_VALUE	\
	(AW_PID_2071_BST_IPEAK_4P25A << AW_PID_2071_BST_IPEAK_START_BIT)

#define AW_PID_2071_BST_IPEAK_DEFAULT_VALUE	(8)
#define AW_PID_2071_BST_IPEAK_DEFAULT	\
	(AW_PID_2071_BST_IPEAK_DEFAULT_VALUE << AW_PID_2071_BST_IPEAK_START_BIT)

/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2071_SYSCTRL2_DEFAULT		(0x0038) */

/* I2SCTRL (0x06) detail */
/* RX_THRS bit 15:14 (I2SCTRL 0x06) */
#define AW_PID_2071_RX_THRS_START_BIT	(14)
#define AW_PID_2071_RX_THRS_BITS_LEN	(2)
#define AW_PID_2071_RX_THRS_MASK	\
	(~(((1<<AW_PID_2071_RX_THRS_BITS_LEN)-1) << AW_PID_2071_RX_THRS_START_BIT))

#define AW_PID_2071_RX_THRS_DEFAULT_VALUE	(2)
#define AW_PID_2071_RX_THRS_DEFAULT	\
	(AW_PID_2071_RX_THRS_DEFAULT_VALUE << AW_PID_2071_RX_THRS_START_BIT)

/* INPLEV bit 13 (I2SCTRL 0x06) */
#define AW_PID_2071_INPLEV_START_BIT	(13)
#define AW_PID_2071_INPLEV_BITS_LEN	(1)
#define AW_PID_2071_INPLEV_MASK	\
	(~(((1<<AW_PID_2071_INPLEV_BITS_LEN)-1) << AW_PID_2071_INPLEV_START_BIT))

#define AW_PID_2071_INPLEV_NOT_ATTENUATED	(0)
#define AW_PID_2071_INPLEV_NOT_ATTENUATED_VALUE	\
	(AW_PID_2071_INPLEV_NOT_ATTENUATED << AW_PID_2071_INPLEV_START_BIT)

#define AW_PID_2071_INPLEV_ATTENUATED	(1)
#define AW_PID_2071_INPLEV_ATTENUATED_VALUE	\
	(AW_PID_2071_INPLEV_ATTENUATED << AW_PID_2071_INPLEV_START_BIT)

#define AW_PID_2071_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2071_INPLEV_DEFAULT	\
	(AW_PID_2071_INPLEV_DEFAULT_VALUE << AW_PID_2071_INPLEV_START_BIT)

/* I2SRXEN bit 12 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SRXEN_START_BIT	(12)
#define AW_PID_2071_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2071_I2SRXEN_MASK	\
	(~(((1<<AW_PID_2071_I2SRXEN_BITS_LEN)-1) << AW_PID_2071_I2SRXEN_START_BIT))

#define AW_PID_2071_I2SRXEN_DISABLE	(0)
#define AW_PID_2071_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2071_I2SRXEN_DISABLE << AW_PID_2071_I2SRXEN_START_BIT)

#define AW_PID_2071_I2SRXEN_ENABLE	(1)
#define AW_PID_2071_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2071_I2SRXEN_ENABLE << AW_PID_2071_I2SRXEN_START_BIT)

#define AW_PID_2071_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2071_I2SRXEN_DEFAULT	\
	(AW_PID_2071_I2SRXEN_DEFAULT_VALUE << AW_PID_2071_I2SRXEN_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL 0x06) */
#define AW_PID_2071_CHSEL_START_BIT	(10)
#define AW_PID_2071_CHSEL_BITS_LEN	(2)
#define AW_PID_2071_CHSEL_MASK	\
	(~(((1<<AW_PID_2071_CHSEL_BITS_LEN)-1) << AW_PID_2071_CHSEL_START_BIT))

#define AW_PID_2071_CHSEL_RESERVED	(0)
#define AW_PID_2071_CHSEL_RESERVED_VALUE	\
	(AW_PID_2071_CHSEL_RESERVED << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_LEFT	(1)
#define AW_PID_2071_CHSEL_LEFT_VALUE	\
	(AW_PID_2071_CHSEL_LEFT << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_RIGHT	(2)
#define AW_PID_2071_CHSEL_RIGHT_VALUE	\
	(AW_PID_2071_CHSEL_RIGHT << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_MONO	(3)
#define AW_PID_2071_CHSEL_MONO_VALUE	\
	(AW_PID_2071_CHSEL_MONO << AW_PID_2071_CHSEL_START_BIT)

#define AW_PID_2071_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2071_CHSEL_DEFAULT	\
	(AW_PID_2071_CHSEL_DEFAULT_VALUE << AW_PID_2071_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SMD_START_BIT	(8)
#define AW_PID_2071_I2SMD_BITS_LEN	(2)
#define AW_PID_2071_I2SMD_MASK	\
	(~(((1<<AW_PID_2071_I2SMD_BITS_LEN)-1) << AW_PID_2071_I2SMD_START_BIT))

#define AW_PID_2071_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2071_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2071_I2SMD_PHILIP_STANDARD << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2071_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2071_I2SMD_MSB_JUSTIFIED << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2071_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2071_I2SMD_LSB_JUSTIFIED << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_RESERVED	(3)
#define AW_PID_2071_I2SMD_RESERVED_VALUE	\
	(AW_PID_2071_I2SMD_RESERVED << AW_PID_2071_I2SMD_START_BIT)

#define AW_PID_2071_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SMD_DEFAULT	\
	(AW_PID_2071_I2SMD_DEFAULT_VALUE << AW_PID_2071_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SFS_START_BIT	(6)
#define AW_PID_2071_I2SFS_BITS_LEN	(2)
#define AW_PID_2071_I2SFS_MASK	\
	(~(((1<<AW_PID_2071_I2SFS_BITS_LEN)-1) << AW_PID_2071_I2SFS_START_BIT))

#define AW_PID_2071_I2SFS_16_BITS	(0)
#define AW_PID_2071_I2SFS_16_BITS_VALUE	\
	(AW_PID_2071_I2SFS_16_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_20_BITS	(1)
#define AW_PID_2071_I2SFS_20_BITS_VALUE	\
	(AW_PID_2071_I2SFS_20_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_24_BITS	(2)
#define AW_PID_2071_I2SFS_24_BITS_VALUE	\
	(AW_PID_2071_I2SFS_24_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_32_BITS	(3)
#define AW_PID_2071_I2SFS_32_BITS_VALUE	\
	(AW_PID_2071_I2SFS_32_BITS << AW_PID_2071_I2SFS_START_BIT)

#define AW_PID_2071_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2071_I2SFS_DEFAULT	\
	(AW_PID_2071_I2SFS_DEFAULT_VALUE << AW_PID_2071_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SBCK_START_BIT	(4)
#define AW_PID_2071_I2SBCK_BITS_LEN	(2)
#define AW_PID_2071_I2SBCK_MASK	\
	(~(((1<<AW_PID_2071_I2SBCK_BITS_LEN)-1) << AW_PID_2071_I2SBCK_START_BIT))

#define AW_PID_2071_I2SBCK_32FS	(0)
#define AW_PID_2071_I2SBCK_32FS_VALUE	\
	(AW_PID_2071_I2SBCK_32FS << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_48FS	(1)
#define AW_PID_2071_I2SBCK_48FS_VALUE	\
	(AW_PID_2071_I2SBCK_48FS << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_64FS	(2)
#define AW_PID_2071_I2SBCK_64FS_VALUE	\
	(AW_PID_2071_I2SBCK_64FS << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_RESERVED	(3)
#define AW_PID_2071_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2071_I2SBCK_RESERVED << AW_PID_2071_I2SBCK_START_BIT)

#define AW_PID_2071_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2071_I2SBCK_DEFAULT	\
	(AW_PID_2071_I2SBCK_DEFAULT_VALUE << AW_PID_2071_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL 0x06) */
#define AW_PID_2071_I2SSR_START_BIT	(0)
#define AW_PID_2071_I2SSR_BITS_LEN	(4)
#define AW_PID_2071_I2SSR_MASK	\
	(~(((1<<AW_PID_2071_I2SSR_BITS_LEN)-1) << AW_PID_2071_I2SSR_START_BIT))

#define AW_PID_2071_I2SSR_8_KHZ	(0)
#define AW_PID_2071_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_8_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_11_KHZ	(1)
#define AW_PID_2071_I2SSR_11_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_11_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_12_KHZ	(2)
#define AW_PID_2071_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_12_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_16_KHZ	(3)
#define AW_PID_2071_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_16_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_22_KHZ	(4)
#define AW_PID_2071_I2SSR_22_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_22_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_24_KHZ	(5)
#define AW_PID_2071_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_24_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_32_KHZ	(6)
#define AW_PID_2071_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_32_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_44_KHZ	(7)
#define AW_PID_2071_I2SSR_44_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_44_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_48_KHZ	(8)
#define AW_PID_2071_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_48_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_96_KHZ	(9)
#define AW_PID_2071_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2071_I2SSR_96_KHZ << AW_PID_2071_I2SSR_START_BIT)

#define AW_PID_2071_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2071_I2SSR_DEFAULT	\
	(AW_PID_2071_I2SSR_DEFAULT_VALUE << AW_PID_2071_I2SSR_START_BIT)

/* default value of I2SCTRL (0x06) */
/* #define AW_PID_2071_I2SCTRL_DEFAULT		(0x94E8) */

/* I2SCFG1 (0x07) detail */
/* I2S_TX_SLOTVLD bit 15:12 (I2SCFG1 0x07) */
#define AW_PID_2071_I2S_TX_SLOTVLD_START_BIT	(12)
#define AW_PID_2071_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2071_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2071_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_4	(4)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_4 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_5	(5)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_5 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_6	(6)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_6 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_7	(7)
#define AW_PID_2071_I2S_TX_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2071_I2S_TX_SLOTVLD_SLOT_7 << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2071_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2071_I2S_TX_SLOTVLD_START_BIT)

/* I2S_RXL_SLOTVLD bit 11:8 (I2SCFG1 0x07) */
#define AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT	(8)
#define AW_PID_2071_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2071_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2071_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_4	(4)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_4 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_5	(5)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_5 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_6	(6)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_6 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_7	(7)
#define AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_SLOT_7 << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2071_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2071_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2071_I2S_RXL_SLOTVLD_START_BIT)

/* CFSEL bit 7:6 (I2SCFG1 0x07) */
#define AW_PID_2071_CFSEL_START_BIT	(6)
#define AW_PID_2071_CFSEL_BITS_LEN	(2)
#define AW_PID_2071_CFSEL_MASK	\
	(~(((1<<AW_PID_2071_CFSEL_BITS_LEN)-1) << AW_PID_2071_CFSEL_START_BIT))

#define AW_PID_2071_CFSEL_HAGC	(0)
#define AW_PID_2071_CFSEL_HAGC_VALUE	\
	(AW_PID_2071_CFSEL_HAGC << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_IV_TXDOUT	(1)
#define AW_PID_2071_CFSEL_IV_TXDOUT_VALUE	\
	(AW_PID_2071_CFSEL_IV_TXDOUT << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_IVBT_TXDOUT	(2)
#define AW_PID_2071_CFSEL_IVBT_TXDOUT_VALUE	\
	(AW_PID_2071_CFSEL_IVBT_TXDOUT << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_RESERVED_FOR_IV_TXDOUT	(3)
#define AW_PID_2071_CFSEL_RESERVED_FOR_IV_TXDOUT_VALUE	\
	(AW_PID_2071_CFSEL_RESERVED_FOR_IV_TXDOUT << AW_PID_2071_CFSEL_START_BIT)

#define AW_PID_2071_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2071_CFSEL_DEFAULT	\
	(AW_PID_2071_CFSEL_DEFAULT_VALUE << AW_PID_2071_CFSEL_START_BIT)

/* DRVSTREN bit 5 (I2SCFG1 0x07) */
#define AW_PID_2071_DRVSTREN_START_BIT	(5)
#define AW_PID_2071_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2071_DRVSTREN_MASK	\
	(~(((1<<AW_PID_2071_DRVSTREN_BITS_LEN)-1) << AW_PID_2071_DRVSTREN_START_BIT))

#define AW_PID_2071_DRVSTREN_2MA	(0)
#define AW_PID_2071_DRVSTREN_2MA_VALUE	\
	(AW_PID_2071_DRVSTREN_2MA << AW_PID_2071_DRVSTREN_START_BIT)

#define AW_PID_2071_DRVSTREN_8MA	(1)
#define AW_PID_2071_DRVSTREN_8MA_VALUE	\
	(AW_PID_2071_DRVSTREN_8MA << AW_PID_2071_DRVSTREN_START_BIT)

#define AW_PID_2071_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2071_DRVSTREN_DEFAULT	\
	(AW_PID_2071_DRVSTREN_DEFAULT_VALUE << AW_PID_2071_DRVSTREN_START_BIT)

/* DOHZ bit 4 (I2SCFG1 0x07) */
#define AW_PID_2071_DOHZ_START_BIT	(4)
#define AW_PID_2071_DOHZ_BITS_LEN	(1)
#define AW_PID_2071_DOHZ_MASK	\
	(~(((1<<AW_PID_2071_DOHZ_BITS_LEN)-1) << AW_PID_2071_DOHZ_START_BIT))

#define AW_PID_2071_DOHZ_ALL	(0)
#define AW_PID_2071_DOHZ_ALL_VALUE	\
	(AW_PID_2071_DOHZ_ALL << AW_PID_2071_DOHZ_START_BIT)

#define AW_PID_2071_DOHZ_HIZ	(1)
#define AW_PID_2071_DOHZ_HIZ_VALUE	\
	(AW_PID_2071_DOHZ_HIZ << AW_PID_2071_DOHZ_START_BIT)

#define AW_PID_2071_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2071_DOHZ_DEFAULT	\
	(AW_PID_2071_DOHZ_DEFAULT_VALUE << AW_PID_2071_DOHZ_START_BIT)

/* FSYNC_TYPE bit 3 (I2SCFG1 0x07) */
#define AW_PID_2071_FSYNC_TYPE_START_BIT	(3)
#define AW_PID_2071_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2071_FSYNC_TYPE_MASK	\
	(~(((1<<AW_PID_2071_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2071_FSYNC_TYPE_START_BIT))

#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_SLOT	(0)
#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_SLOT_VALUE	\
	(AW_PID_2071_FSYNC_TYPE_ONEMINUS_SLOT << AW_PID_2071_FSYNC_TYPE_START_BIT)

#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_BCK	(1)
#define AW_PID_2071_FSYNC_TYPE_ONEMINUS_BCK_VALUE	\
	(AW_PID_2071_FSYNC_TYPE_ONEMINUS_BCK << AW_PID_2071_FSYNC_TYPE_START_BIT)

#define AW_PID_2071_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2071_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2071_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2071_FSYNC_TYPE_START_BIT)

/* I2SDOSEL bit 2 (I2SCFG1 0x07) */
#define AW_PID_2071_I2SDOSEL_START_BIT	(2)
#define AW_PID_2071_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2071_I2SDOSEL_MASK	\
	(~(((1<<AW_PID_2071_I2SDOSEL_BITS_LEN)-1) << AW_PID_2071_I2SDOSEL_START_BIT))

#define AW_PID_2071_I2SDOSEL_0	(0)
#define AW_PID_2071_I2SDOSEL_0_VALUE	\
	(AW_PID_2071_I2SDOSEL_0 << AW_PID_2071_I2SDOSEL_START_BIT)

#define AW_PID_2071_I2SDOSEL_NORMAL_DATA	(1)
#define AW_PID_2071_I2SDOSEL_NORMAL_DATA_VALUE	\
	(AW_PID_2071_I2SDOSEL_NORMAL_DATA << AW_PID_2071_I2SDOSEL_START_BIT)

#define AW_PID_2071_I2SDOSEL_DEFAULT_VALUE	(1)
#define AW_PID_2071_I2SDOSEL_DEFAULT	\
	(AW_PID_2071_I2SDOSEL_DEFAULT_VALUE << AW_PID_2071_I2SDOSEL_START_BIT)

/* I2SCHS bit 1 (I2SCFG1 0x07) */
#define AW_PID_2071_I2SCHS_START_BIT	(1)
#define AW_PID_2071_I2SCHS_BITS_LEN	(1)
#define AW_PID_2071_I2SCHS_MASK	\
	(~(((1<<AW_PID_2071_I2SCHS_BITS_LEN)-1) << AW_PID_2071_I2SCHS_START_BIT))

#define AW_PID_2071_I2SCHS_LEFT	(0)
#define AW_PID_2071_I2SCHS_LEFT_VALUE	\
	(AW_PID_2071_I2SCHS_LEFT << AW_PID_2071_I2SCHS_START_BIT)

#define AW_PID_2071_I2SCHS_RIGHT	(1)
#define AW_PID_2071_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2071_I2SCHS_RIGHT << AW_PID_2071_I2SCHS_START_BIT)

#define AW_PID_2071_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2SCHS_DEFAULT	\
	(AW_PID_2071_I2SCHS_DEFAULT_VALUE << AW_PID_2071_I2SCHS_START_BIT)

/* I2STXEN bit 0 (I2SCFG1 0x07) */
#define AW_PID_2071_I2STXEN_START_BIT	(0)
#define AW_PID_2071_I2STXEN_BITS_LEN	(1)
#define AW_PID_2071_I2STXEN_MASK	\
	(~(((1<<AW_PID_2071_I2STXEN_BITS_LEN)-1) << AW_PID_2071_I2STXEN_START_BIT))

#define AW_PID_2071_I2STXEN_DISABLE	(0)
#define AW_PID_2071_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2071_I2STXEN_DISABLE << AW_PID_2071_I2STXEN_START_BIT)

#define AW_PID_2071_I2STXEN_ENABLE	(1)
#define AW_PID_2071_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2071_I2STXEN_ENABLE << AW_PID_2071_I2STXEN_START_BIT)

#define AW_PID_2071_I2STXEN_DEFAULT_VALUE	(0)
#define AW_PID_2071_I2STXEN_DEFAULT	\
	(AW_PID_2071_I2STXEN_DEFAULT_VALUE << AW_PID_2071_I2STXEN_START_BIT)

/* default value of I2SCFG1 (0x07) */
/* #define AW_PID_2071_I2SCFG1_DEFAULT		(0x0034) */

/* HAGCCFG1 (0x09) detail */
/* RVTH bit 15:8 (HAGCCFG1 0x09) */
#define AW_PID_2071_RVTH_START_BIT	(8)
#define AW_PID_2071_RVTH_BITS_LEN	(8)
#define AW_PID_2071_RVTH_MASK	\
	(~(((1<<AW_PID_2071_RVTH_BITS_LEN)-1) << AW_PID_2071_RVTH_START_BIT))

#define AW_PID_2071_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2071_RVTH_DEFAULT	\
	(AW_PID_2071_RVTH_DEFAULT_VALUE << AW_PID_2071_RVTH_START_BIT)

/* AVTH bit 7:0 (HAGCCFG1 0x09) */
#define AW_PID_2071_AVTH_START_BIT	(0)
#define AW_PID_2071_AVTH_BITS_LEN	(8)
#define AW_PID_2071_AVTH_MASK	\
	(~(((1<<AW_PID_2071_AVTH_BITS_LEN)-1) << AW_PID_2071_AVTH_START_BIT))

#define AW_PID_2071_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2071_AVTH_DEFAULT	\
	(AW_PID_2071_AVTH_DEFAULT_VALUE << AW_PID_2071_AVTH_START_BIT)

/* default value of HAGCCFG1 (0x09) */
/* #define AW_PID_2071_HAGCCFG1_DEFAULT		(0x3940) */

/* HAGCCFG2 (0x0A) detail */
/* ATTH bit 15:0 (HAGCCFG2 0x0A) */
#define AW_PID_2071_ATTH_START_BIT	(0)
#define AW_PID_2071_ATTH_BITS_LEN	(16)
#define AW_PID_2071_ATTH_MASK	\
	(~(((1<<AW_PID_2071_ATTH_BITS_LEN)-1) << AW_PID_2071_ATTH_START_BIT))

#define AW_PID_2071_ATTH_RESERVED	(0)
#define AW_PID_2071_ATTH_RESERVED_VALUE	\
	(AW_PID_2071_ATTH_RESERVED << AW_PID_2071_ATTH_START_BIT)

#define AW_PID_2071_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2071_ATTH_DEFAULT	\
	(AW_PID_2071_ATTH_DEFAULT_VALUE << AW_PID_2071_ATTH_START_BIT)

/* default value of HAGCCFG2 (0x0A) */
/* #define AW_PID_2071_HAGCCFG2_DEFAULT		(0x0030) */

/* HAGCCFG3 (0x0B) detail */
/* RTTH bit 15:0 (HAGCCFG3 0x0B) */
#define AW_PID_2071_RTTH_START_BIT	(0)
#define AW_PID_2071_RTTH_BITS_LEN	(16)
#define AW_PID_2071_RTTH_MASK	\
	(~(((1<<AW_PID_2071_RTTH_BITS_LEN)-1) << AW_PID_2071_RTTH_START_BIT))

#define AW_PID_2071_RTTH_RESERVED	(0)
#define AW_PID_2071_RTTH_RESERVED_VALUE	\
	(AW_PID_2071_RTTH_RESERVED << AW_PID_2071_RTTH_START_BIT)

#define AW_PID_2071_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2071_RTTH_DEFAULT	\
	(AW_PID_2071_RTTH_DEFAULT_VALUE << AW_PID_2071_RTTH_START_BIT)

/* default value of HAGCCFG3 (0x0B) */
/* #define AW_PID_2071_HAGCCFG3_DEFAULT		(0x01E0) */

/* HAGCCFG4 (0x0C) detail */
/* MPD_DSMO_ZCNT bit 13:10 (HAGCCFG4 0x0C) */
#define AW_PID_2071_MPD_DSMO_ZCNT_START_BIT	(10)
#define AW_PID_2071_MPD_DSMO_ZCNT_BITS_LEN	(4)
#define AW_PID_2071_MPD_DSMO_ZCNT_MASK	\
	(~(((1<<AW_PID_2071_MPD_DSMO_ZCNT_BITS_LEN)-1) << AW_PID_2071_MPD_DSMO_ZCNT_START_BIT))

#define AW_PID_2071_MPD_DSMO_ZCNT_DEFAULT_VALUE	(0)
#define AW_PID_2071_MPD_DSMO_ZCNT_DEFAULT	\
	(AW_PID_2071_MPD_DSMO_ZCNT_DEFAULT_VALUE << AW_PID_2071_MPD_DSMO_ZCNT_START_BIT)

/* DSM_MPD_BYP bit 9 (HAGCCFG4 0x0C) */
#define AW_PID_2071_DSM_MPD_BYP_START_BIT	(9)
#define AW_PID_2071_DSM_MPD_BYP_BITS_LEN	(1)
#define AW_PID_2071_DSM_MPD_BYP_MASK	\
	(~(((1<<AW_PID_2071_DSM_MPD_BYP_BITS_LEN)-1) << AW_PID_2071_DSM_MPD_BYP_START_BIT))

#define AW_PID_2071_DSM_MPD_BYP_WORK	(0)
#define AW_PID_2071_DSM_MPD_BYP_WORK_VALUE	\
	(AW_PID_2071_DSM_MPD_BYP_WORK << AW_PID_2071_DSM_MPD_BYP_START_BIT)

#define AW_PID_2071_DSM_MPD_BYP_BYPASS	(1)
#define AW_PID_2071_DSM_MPD_BYP_BYPASS_VALUE	\
	(AW_PID_2071_DSM_MPD_BYP_BYPASS << AW_PID_2071_DSM_MPD_BYP_START_BIT)

#define AW_PID_2071_DSM_MPD_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2071_DSM_MPD_BYP_DEFAULT	\
	(AW_PID_2071_DSM_MPD_BYP_DEFAULT_VALUE << AW_PID_2071_DSM_MPD_BYP_START_BIT)

/* AGC_MPD_BYP bit 8 (HAGCCFG4 0x0C) */
#define AW_PID_2071_AGC_MPD_BYP_START_BIT	(8)
#define AW_PID_2071_AGC_MPD_BYP_BITS_LEN	(1)
#define AW_PID_2071_AGC_MPD_BYP_MASK	\
	(~(((1<<AW_PID_2071_AGC_MPD_BYP_BITS_LEN)-1) << AW_PID_2071_AGC_MPD_BYP_START_BIT))

#define AW_PID_2071_AGC_MPD_BYP_WORK	(0)
#define AW_PID_2071_AGC_MPD_BYP_WORK_VALUE	\
	(AW_PID_2071_AGC_MPD_BYP_WORK << AW_PID_2071_AGC_MPD_BYP_START_BIT)

#define AW_PID_2071_AGC_MPD_BYP_BYPASS	(1)
#define AW_PID_2071_AGC_MPD_BYP_BYPASS_VALUE	\
	(AW_PID_2071_AGC_MPD_BYP_BYPASS << AW_PID_2071_AGC_MPD_BYP_START_BIT)

#define AW_PID_2071_AGC_MPD_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2071_AGC_MPD_BYP_DEFAULT	\
	(AW_PID_2071_AGC_MPD_BYP_DEFAULT_VALUE << AW_PID_2071_AGC_MPD_BYP_START_BIT)

/* HOLDTH bit 7:0 (HAGCCFG4 0x0C) */
#define AW_PID_2071_HOLDTH_START_BIT	(0)
#define AW_PID_2071_HOLDTH_BITS_LEN	(8)
#define AW_PID_2071_HOLDTH_MASK	\
	(~(((1<<AW_PID_2071_HOLDTH_BITS_LEN)-1) << AW_PID_2071_HOLDTH_START_BIT))

#define AW_PID_2071_HOLDTH_RESERVED	(0)
#define AW_PID_2071_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2071_HOLDTH_RESERVED << AW_PID_2071_HOLDTH_START_BIT)

#define AW_PID_2071_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2071_HOLDTH_DEFAULT	\
	(AW_PID_2071_HOLDTH_DEFAULT_VALUE << AW_PID_2071_HOLDTH_START_BIT)

/* default value of HAGCCFG4 (0x0C) */
/* #define AW_PID_2071_HAGCCFG4_DEFAULT		(0x0364) */

/* HAGCST (0x10) detail */
/* SPK_GAIN_ST bit 10:8 (HAGCST 0x10) */
#define AW_PID_2071_SPK_GAIN_ST_START_BIT	(8)
#define AW_PID_2071_SPK_GAIN_ST_BITS_LEN	(3)
#define AW_PID_2071_SPK_GAIN_ST_MASK	\
	(~(((1<<AW_PID_2071_SPK_GAIN_ST_BITS_LEN)-1) << AW_PID_2071_SPK_GAIN_ST_START_BIT))

#define AW_PID_2071_SPK_GAIN_ST_6	(0)
#define AW_PID_2071_SPK_GAIN_ST_6_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_6 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_7	(1)
#define AW_PID_2071_SPK_GAIN_ST_7_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_7 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_10P6	(2)
#define AW_PID_2071_SPK_GAIN_ST_10P6_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_10P6 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_12	(3)
#define AW_PID_2071_SPK_GAIN_ST_12_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_12 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_14	(4)
#define AW_PID_2071_SPK_GAIN_ST_14_VALUE	\
	(AW_PID_2071_SPK_GAIN_ST_14 << AW_PID_2071_SPK_GAIN_ST_START_BIT)

#define AW_PID_2071_SPK_GAIN_ST_DEFAULT_VALUE	(0x4)
#define AW_PID_2071_SPK_GAIN_ST_DEFAULT	\
	(AW_PID_2071_SPK_GAIN_ST_DEFAULT_VALUE << AW_PID_2071_SPK_GAIN_ST_START_BIT)

/* BSTVOUT_ST bit 5:0 (HAGCST 0x10) */
#define AW_PID_2071_BSTVOUT_ST_START_BIT	(0)
#define AW_PID_2071_BSTVOUT_ST_BITS_LEN	(6)
#define AW_PID_2071_BSTVOUT_ST_MASK	\
	(~(((1<<AW_PID_2071_BSTVOUT_ST_BITS_LEN)-1) << AW_PID_2071_BSTVOUT_ST_START_BIT))

#define AW_PID_2071_BSTVOUT_ST_3P125V	(0)
#define AW_PID_2071_BSTVOUT_ST_3P125V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P125V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_3P25V	(1)
#define AW_PID_2071_BSTVOUT_ST_3P25V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P25V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_3P375V	(2)
#define AW_PID_2071_BSTVOUT_ST_3P375V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P375V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_3P5V	(3)
#define AW_PID_2071_BSTVOUT_ST_3P5V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_3P5V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_10P25V	(57)
#define AW_PID_2071_BSTVOUT_ST_10P25V_VALUE	\
	(AW_PID_2071_BSTVOUT_ST_10P25V << AW_PID_2071_BSTVOUT_ST_START_BIT)

#define AW_PID_2071_BSTVOUT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2071_BSTVOUT_ST_DEFAULT	\
	(AW_PID_2071_BSTVOUT_ST_DEFAULT_VALUE << AW_PID_2071_BSTVOUT_ST_START_BIT)

/* default value of HAGCST (0x10) */
/* #define AW_PID_2071_HAGCST_DEFAULT		(0x0400) */

/* VBAT (0x12) detail */
/* VBAT_DET bit 9:0 (VBAT 0x12) */
#define AW_PID_2071_VBAT_DET_START_BIT	(0)
#define AW_PID_2071_VBAT_DET_BITS_LEN	(10)
#define AW_PID_2071_VBAT_DET_MASK	\
	(~(((1<<AW_PID_2071_VBAT_DET_BITS_LEN)-1) << AW_PID_2071_VBAT_DET_START_BIT))

#define AW_PID_2071_VBAT_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2071_VBAT_DET_DEFAULT	\
	(AW_PID_2071_VBAT_DET_DEFAULT_VALUE << AW_PID_2071_VBAT_DET_START_BIT)

/* default value of VBAT (0x12) */
/* #define AW_PID_2071_VBAT_DEFAULT		(0x0263) */

/* TEMP (0x13) detail */
/* TEMP_DET bit 9:0 (TEMP 0x13) */
#define AW_PID_2071_TEMP_DET_START_BIT	(0)
#define AW_PID_2071_TEMP_DET_BITS_LEN	(10)
#define AW_PID_2071_TEMP_DET_MASK	\
	(~(((1<<AW_PID_2071_TEMP_DET_BITS_LEN)-1) << AW_PID_2071_TEMP_DET_START_BIT))

#define AW_PID_2071_TEMP_DET_MINUS_40_DEGREE	(0x3D8)
#define AW_PID_2071_TEMP_DET_MINUS_40_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_MINUS_40_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_0_DEGREE	(0x00)
#define AW_PID_2071_TEMP_DET_0_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_0_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_1_DEGREE	(0x01)
#define AW_PID_2071_TEMP_DET_1_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_1_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_25_DEGREE	(0x19)
#define AW_PID_2071_TEMP_DET_25_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_25_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_55_DEGREE	(0x37)
#define AW_PID_2071_TEMP_DET_55_DEGREE_VALUE	\
	(AW_PID_2071_TEMP_DET_55_DEGREE << AW_PID_2071_TEMP_DET_START_BIT)

#define AW_PID_2071_TEMP_DET_DEFAULT_VALUE	(0x019)
#define AW_PID_2071_TEMP_DET_DEFAULT	\
	(AW_PID_2071_TEMP_DET_DEFAULT_VALUE << AW_PID_2071_TEMP_DET_START_BIT)

/* default value of TEMP (0x13) */
/* #define AW_PID_2071_TEMP_DEFAULT		(0x0019) */

/* PVDD (0x14) detail */
/* PVDD_DET bit 9:0 (PVDD 0x14) */
#define AW_PID_2071_PVDD_DET_START_BIT	(0)
#define AW_PID_2071_PVDD_DET_BITS_LEN	(10)
#define AW_PID_2071_PVDD_DET_MASK	\
	(~(((1<<AW_PID_2071_PVDD_DET_BITS_LEN)-1) << AW_PID_2071_PVDD_DET_START_BIT))

#define AW_PID_2071_PVDD_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2071_PVDD_DET_DEFAULT	\
	(AW_PID_2071_PVDD_DET_DEFAULT_VALUE << AW_PID_2071_PVDD_DET_START_BIT)

/* default value of PVDD (0x14) */
/* #define AW_PID_2071_PVDD_DEFAULT		(0x0263) */

/* BSTCTRL1 (0x60) detail */
/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2071_BST_RTH_START_BIT	(8)
#define AW_PID_2071_BST_RTH_BITS_LEN	(6)
#define AW_PID_2071_BST_RTH_MASK	\
	(~(((1<<AW_PID_2071_BST_RTH_BITS_LEN)-1) << AW_PID_2071_BST_RTH_START_BIT))

#define AW_PID_2071_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2071_BST_RTH_DEFAULT	\
	(AW_PID_2071_BST_RTH_DEFAULT_VALUE << AW_PID_2071_BST_RTH_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2071_BST_ATH_START_BIT	(0)
#define AW_PID_2071_BST_ATH_BITS_LEN	(6)
#define AW_PID_2071_BST_ATH_MASK	\
	(~(((1<<AW_PID_2071_BST_ATH_BITS_LEN)-1) << AW_PID_2071_BST_ATH_START_BIT))

#define AW_PID_2071_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2071_BST_ATH_DEFAULT	\
	(AW_PID_2071_BST_ATH_DEFAULT_VALUE << AW_PID_2071_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2071_BSTCTRL1_DEFAULT		(0x0402) */

/* BSTCTRL2 (0x61) detail */
/* VOUT_CTMD bit 15 (BSTCTRL2 0x61) */
#define AW_PID_2071_VOUT_CTMD_START_BIT	(15)
#define AW_PID_2071_VOUT_CTMD_BITS_LEN	(1)
#define AW_PID_2071_VOUT_CTMD_MASK	\
	(~(((1<<AW_PID_2071_VOUT_CTMD_BITS_LEN)-1) << AW_PID_2071_VOUT_CTMD_START_BIT))

#define AW_PID_2071_VOUT_CTMD_VREF	(0)
#define AW_PID_2071_VOUT_CTMD_VREF_VALUE	\
	(AW_PID_2071_VOUT_CTMD_VREF << AW_PID_2071_VOUT_CTMD_START_BIT)

#define AW_PID_2071_VOUT_CTMD_VFB	(1)
#define AW_PID_2071_VOUT_CTMD_VFB_VALUE	\
	(AW_PID_2071_VOUT_CTMD_VFB << AW_PID_2071_VOUT_CTMD_START_BIT)

#define AW_PID_2071_VOUT_CTMD_DEFAULT_VALUE	(0)
#define AW_PID_2071_VOUT_CTMD_DEFAULT	\
	(AW_PID_2071_VOUT_CTMD_DEFAULT_VALUE << AW_PID_2071_VOUT_CTMD_START_BIT)

/* BST_MODE bit 14:13 (BSTCTRL2 0x61) */
#define AW_PID_2071_BST_MODE_START_BIT	(13)
#define AW_PID_2071_BST_MODE_BITS_LEN	(2)
#define AW_PID_2071_BST_MODE_MASK	\
	(~(((1<<AW_PID_2071_BST_MODE_BITS_LEN)-1) << AW_PID_2071_BST_MODE_START_BIT))

#define AW_PID_2071_BST_MODE_TRANSPARENT	(0)
#define AW_PID_2071_BST_MODE_TRANSPARENT_VALUE	\
	(AW_PID_2071_BST_MODE_TRANSPARENT << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2071_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2071_BST_MODE_FORCE_BOOST << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_SMART_BOOST1	(2)
#define AW_PID_2071_BST_MODE_SMART_BOOST1_VALUE	\
	(AW_PID_2071_BST_MODE_SMART_BOOST1 << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_SMART_BOOST2	(3)
#define AW_PID_2071_BST_MODE_SMART_BOOST2_VALUE	\
	(AW_PID_2071_BST_MODE_SMART_BOOST2 << AW_PID_2071_BST_MODE_START_BIT)

#define AW_PID_2071_BST_MODE_DEFAULT_VALUE	(0x3)
#define AW_PID_2071_BST_MODE_DEFAULT	\
	(AW_PID_2071_BST_MODE_DEFAULT_VALUE << AW_PID_2071_BST_MODE_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2071_BST_TDEG_START_BIT	(8)
#define AW_PID_2071_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2071_BST_TDEG_MASK	\
	(~(((1<<AW_PID_2071_BST_TDEG_BITS_LEN)-1) << AW_PID_2071_BST_TDEG_START_BIT))

#define AW_PID_2071_BST_TDEG_0P50_MS	(0)
#define AW_PID_2071_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_0P50_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_1P00_MS	(1)
#define AW_PID_2071_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_1P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_2P00_MS	(2)
#define AW_PID_2071_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_2P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_4P00_MS	(3)
#define AW_PID_2071_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_4P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_8P00_MS	(4)
#define AW_PID_2071_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_8P00_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_10P7_MS	(5)
#define AW_PID_2071_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_10P7_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_13P3_MS	(6)
#define AW_PID_2071_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_13P3_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_16P0_MS	(7)
#define AW_PID_2071_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_16P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_18P6_MS	(8)
#define AW_PID_2071_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_18P6_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_21P3_MS	(9)
#define AW_PID_2071_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_21P3_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_24P0_MS	(10)
#define AW_PID_2071_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_24P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_32P0_MS	(11)
#define AW_PID_2071_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_32P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_64P0_MS	(12)
#define AW_PID_2071_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_64P0_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_128_MS	(13)
#define AW_PID_2071_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_128_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_256_MS	(14)
#define AW_PID_2071_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_256_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_1200_MS	(15)
#define AW_PID_2071_BST_TDEG_1200_MS_VALUE	\
	(AW_PID_2071_BST_TDEG_1200_MS << AW_PID_2071_BST_TDEG_START_BIT)

#define AW_PID_2071_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2071_BST_TDEG_DEFAULT	\
	(AW_PID_2071_BST_TDEG_DEFAULT_VALUE << AW_PID_2071_BST_TDEG_START_BIT)

/* VOUT_VFBSET bit 7:6 (BSTCTRL2 0x61) */
#define AW_PID_2071_VOUT_VFBSET_START_BIT	(6)
#define AW_PID_2071_VOUT_VFBSET_BITS_LEN	(2)
#define AW_PID_2071_VOUT_VFBSET_MASK	\
	(~(((1<<AW_PID_2071_VOUT_VFBSET_BITS_LEN)-1) << AW_PID_2071_VOUT_VFBSET_START_BIT))

#define AW_PID_2071_VOUT_VFBSET_8P5V	(0)
#define AW_PID_2071_VOUT_VFBSET_8P5V_VALUE	\
	(AW_PID_2071_VOUT_VFBSET_8P5V << AW_PID_2071_VOUT_VFBSET_START_BIT)

#define AW_PID_2071_VOUT_VFBSET_9P5V	(1)
#define AW_PID_2071_VOUT_VFBSET_9P5V_VALUE	\
	(AW_PID_2071_VOUT_VFBSET_9P5V << AW_PID_2071_VOUT_VFBSET_START_BIT)

#define AW_PID_2071_VOUT_VFBSET_10P5V	(2)
#define AW_PID_2071_VOUT_VFBSET_10P5V_VALUE	\
	(AW_PID_2071_VOUT_VFBSET_10P5V << AW_PID_2071_VOUT_VFBSET_START_BIT)

#define AW_PID_2071_VOUT_VFBSET_DEFAULT_VALUE	(1)
#define AW_PID_2071_VOUT_VFBSET_DEFAULT	\
	(AW_PID_2071_VOUT_VFBSET_DEFAULT_VALUE << AW_PID_2071_VOUT_VFBSET_START_BIT)

/* VOUT_VREFSET bit 5:0 (BSTCTRL2 0x61) */
#define AW_PID_2071_VOUT_VREFSET_START_BIT	(0)
#define AW_PID_2071_VOUT_VREFSET_BITS_LEN	(6)
#define AW_PID_2071_VOUT_VREFSET_MASK	\
	(~(((1<<AW_PID_2071_VOUT_VREFSET_BITS_LEN)-1) << AW_PID_2071_VOUT_VREFSET_START_BIT))

#define AW_PID_2071_VOUT_VREFSET_3P125V	(0)
#define AW_PID_2071_VOUT_VREFSET_3P125V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P125V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_3P25V	(1)
#define AW_PID_2071_VOUT_VREFSET_3P25V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P25V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_3P375V	(2)
#define AW_PID_2071_VOUT_VREFSET_3P375V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P375V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_3P5V	(3)
#define AW_PID_2071_VOUT_VREFSET_3P5V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_3P5V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_10P25V	(57)
#define AW_PID_2071_VOUT_VREFSET_10P25V_VALUE	\
	(AW_PID_2071_VOUT_VREFSET_10P25V << AW_PID_2071_VOUT_VREFSET_START_BIT)

#define AW_PID_2071_VOUT_VREFSET_DEFAULT_VALUE	(0x33)
#define AW_PID_2071_VOUT_VREFSET_DEFAULT	\
	(AW_PID_2071_VOUT_VREFSET_DEFAULT_VALUE << AW_PID_2071_VOUT_VREFSET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2071_BSTCTRL2_DEFAULT		(0x6B73) */

/* EF_VSN_GESLP bit 9:0 (EFRH 0x78) */
#define AW_PID_2071_EF_VSN_GESLP_START_BIT	(0)
#define AW_PID_2071_EF_VSN_GESLP_BITS_LEN	(10)
#define AW_PID_2071_EF_VSN_GESLP_MASK	\
	(~(((1<<AW_PID_2071_EF_VSN_GESLP_BITS_LEN)-1) << AW_PID_2071_EF_VSN_GESLP_START_BIT))

/* CCO_MUX bit 14 (PLLCTRL1 0x66) */
#define AW_PID_2071_CCO_MUX_START_BIT	(14)
#define AW_PID_2071_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2071_CCO_MUX_MASK		\
	(~(((1<<AW_PID_2071_CCO_MUX_BITS_LEN)-1) << AW_PID_2071_CCO_MUX_START_BIT))

#define AW_PID_2071_CCO_MUX_DIVIDED		(0)
#define AW_PID_2071_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2071_CCO_MUX_DIVIDED << AW_PID_2071_CCO_MUX_START_BIT)

#define AW_PID_2071_CCO_MUX_BYPASS		(1)
#define AW_PID_2071_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2071_CCO_MUX_BYPASS << AW_PID_2071_CCO_MUX_START_BIT)

/* EF_VSN_OFFSET bit 14:10 (EFRH 0x78) */
#define AW_PID_2071_EF_VSN_OFFSET_START_BIT	(10)
#define AW_PID_2071_EF_VSN_OFFSET_BITS_LEN	(5)
#define AW_PID_2071_EF_VSN_OFFSET_MASK	\
	(~(((1<<AW_PID_2071_EF_VSN_OFFSET_BITS_LEN)-1) << AW_PID_2071_EF_VSN_OFFSET_START_BIT))

/* EF_ISN_OFFSET bit 14:10 (EFRM1 0x7A) */
#define AW_PID_2071_EF_ISN_OFFSET_START_BIT	(10)
#define AW_PID_2071_EF_ISN_OFFSET_BITS_LEN	(5)
#define AW_PID_2071_EF_ISN_OFFSET_MASK	\
	(~(((1<<AW_PID_2071_EF_ISN_OFFSET_BITS_LEN)-1) << AW_PID_2071_EF_ISN_OFFSET_START_BIT))
/* detail information of registers end */
/********************************************
 * Volume Coefficient
 *******************************************/
#define AW_PID_2071_VOL_STEP		(6 * 8)

/********************************************
 * Vcalb
 *******************************************/
#define AW_PID_2071_EF_VSN_GESLP_SIGN_MASK	(~0x0200)
#define AW_PID_2071_EF_VSN_GESLP_NEG		(~0xfc00)

#define AW_PID_2071_EF_ISN_GESLP_SIGN_MASK	(~0x0200)
#define AW_PID_2071_EF_ISN_GESLP_NEG		(~0xfc00)

#define AW_PID_2071_CABL_BASE_VALUE		(1000)
#define AW_PID_2071_ICABLK_FACTOR		(1)
#define AW_PID_2071_VCABLK_FACTOR		(1)

#define AW_PID_2071_VCAL_FACTOR			(1<<13)

#define AW_PID_2071_ICALK_SHIFT			(5)
#define AW_PID_2071_ICALKL_SHIFT		(10)
#define AW_PID_2071_HIGH_MASK			(0x03E0)
#define AW_PID_2071_LOW_MASK			(0x001F)

#define AW_PID_2071_MONITOR_VBAT_RANGE		(6025)
#define AW_PID_2071_MONITOR_INT_10BIT		(1023)
#define AW_PID_2071_MONITOR_TEMP_SIGN_MASK	(~(1<<9))
#define AW_PID_2071_MONITOR_TEMP_NEG_MASK	(0XFC00)
/********************************************
 * Dither
 *******************************************/
#define AW_PID_2071_DITHER_START_BIT	(13)
#define AW_PID_2071_DITHER_BITS_LEN	(1)
#define AW_PID_2071_DITHER_MASK	\
	(~(((1<<AW_PID_2071_DITHER_BITS_LEN)-1) << AW_PID_2071_DITHER_START_BIT))

#define AW_PID_2071_DITHER_DISABLE	(0)
#define AW_PID_2071_DITHER_DISABLE_VALUE	\
	(AW_PID_2071_DITHER_DISABLE << AW_PID_2071_DITHER_START_BIT)

#define AW_PID_2071_DITHER_ENABLE	(1)
#define AW_PID_2071_DITHER_ENABLE_VALUE	\
	(AW_PID_2071_DITHER_ENABLE << AW_PID_2071_DITHER_START_BIT)
#endif  /* #ifndef  __AW_PID_2071_REG_H__ */