

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80'
================================================================
* Date:           Thu Jan 27 12:43:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_BFLYs_LOOP  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %p_fftInData_reOrdered, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln151 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 12 'br' 'br_ln151' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void, i1 1, void"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k1 = phi i32 0, void, i32 %k, void, i32 0, void"   --->   Operation 14 'phi' 'k1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void, void %rewind_init"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln151 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 18 'br' 'br_ln151' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %p_fftInData_reOrdered, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 22 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%k_4 = add i32 %k1, i32 4294967295" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 23 'add' 'k_4' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln155 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 24 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 25 [1/1] (1.14ns)   --->   "%p_fftInData_reOrdered_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %p_fftInData_reOrdered" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'p_fftInData_reOrdered_read' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i256 %p_fftInData_reOrdered_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_2 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 128, i32 149" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'X_of_ns_M_real_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_2 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 160, i32 181" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'X_of_ns_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_3 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 192, i32 213" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'X_of_ns_M_real_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_3 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 224, i32 245" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'X_of_ns_M_imag_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i32 %k1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 34 'trunc' 'trunc_ln151' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k1, void, i32 %k_4, void"   --->   Operation 36 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 37 'add' 'k' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %k, i32 2, i32 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 38 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.83ns)   --->   "%icmp_ln151 = icmp_slt  i30 %tmp_98, i30 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 39 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 40 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln189 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 41 'br' 'br_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i22 %X_of_ns_M_real_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 42 'sext' 'sext_ln717' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i22 %X_of_ns_M_imag_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 43 'sext' 'sext_ln717_7' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln717_8 = sext i22 %X_of_ns_M_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 44 'sext' 'sext_ln717_8' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%r_V_66 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_imag_V_1, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 45 'bitconcatenate' 'r_V_66' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i38 %r_V_66" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 46 'sext' 'sext_ln1168' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln717_9 = sext i22 %X_of_ns_M_imag_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 47 'sext' 'sext_ln717_9' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.82ns)   --->   "%add_ln712 = add i23 %sext_ln717_8, i23 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 48 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.82ns)   --->   "%add_ln712_47 = add i23 %sext_ln717_9, i23 %sext_ln717_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 49 'add' 'add_ln712_47' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i22 %X_of_ns_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 50 'sext' 'sext_ln1245' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i22 %X_of_ns_M_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 51 'sext' 'sext_ln1245_7' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.82ns)   --->   "%add_ln712_48 = add i23 %sext_ln1245, i23 %sext_ln1245_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 52 'add' 'add_ln712_48' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i22 %X_of_ns_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 53 'sext' 'sext_ln1245_8' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i22 %X_of_ns_M_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 54 'sext' 'sext_ln1245_9' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.82ns)   --->   "%add_ln712_49 = add i23 %sext_ln1245_8, i23 %sext_ln1245_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 55 'add' 'add_ln712_49' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i23 %add_ln712_48" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 56 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i23 %add_ln712" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 57 'sext' 'sext_ln712_45' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.82ns)   --->   "%bflyOutData_M_real_V_0 = add i24 %sext_ln712, i24 %sext_ln712_45" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 58 'add' 'bflyOutData_M_real_V_0' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i23 %add_ln712_49" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 59 'sext' 'sext_ln712_46' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i23 %add_ln712_47" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 60 'sext' 'sext_ln712_47' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.82ns)   --->   "%bflyOutData_M_imag_V_0 = add i24 %sext_ln712_46, i24 %sext_ln712_47" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.94ns)   --->   "%r_V_67 = sub i39 0, i39 %sext_ln1168" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'sub' 'r_V_67' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_real_V_1, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i38 %shl_ln" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.94ns)   --->   "%r_V = sub i39 0, i39 %sext_ln1171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'sub' 'r_V' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_val_V_38 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V, i32 16, i32 38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'partselect' 'p_val_V_38' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_real_V_2, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'bitconcatenate' 'shl_ln1171_9' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i38 %shl_ln1171_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'sext' 'sext_ln1171_35' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.94ns)   --->   "%r_V_61 = sub i39 0, i39 %sext_ln1171_35" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'sub' 'r_V_61' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_val_V_39 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_61, i32 16, i32 38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'partselect' 'p_val_V_39' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_imag_V_2, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 71 'bitconcatenate' 'shl_ln1171_s' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i38 %shl_ln1171_s" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 72 'sext' 'sext_ln1171_36' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.94ns)   --->   "%r_V_62 = sub i39 0, i39 %sext_ln1171_36" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 73 'sub' 'r_V_62' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_val_V_40 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_62, i32 16, i32 38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 74 'partselect' 'p_val_V_40' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_68 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_imag_V_3, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 75 'bitconcatenate' 'r_V_68' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1168_3 = sext i38 %r_V_68" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 76 'sext' 'sext_ln1168_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.94ns)   --->   "%ret_V = sub i39 0, i39 %sext_ln1168_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 77 'sub' 'ret_V' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_val_V_41 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %ret_V, i32 16, i32 38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 78 'partselect' 'p_val_V_41' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.82ns)   --->   "%add_ln712_52 = add i23 %sext_ln717_9, i23 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 79 'add' 'add_ln712_52' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln712_53 = add i23 %p_val_V_38, i23 %sext_ln717_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 80 'add' 'add_ln712_53' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.82ns)   --->   "%add_ln712_54 = add i23 %p_val_V_41, i23 %p_val_V_39" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 81 'add' 'add_ln712_54' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.82ns)   --->   "%add_ln712_55 = add i23 %p_val_V_40, i23 %sext_ln1245" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 82 'add' 'add_ln712_55' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i23 %add_ln712_54" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 83 'sext' 'sext_ln712_48' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i23 %add_ln712_52" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 84 'sext' 'sext_ln712_49' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.82ns)   --->   "%bflyOutData_M_real_V_1 = add i24 %sext_ln712_48, i24 %sext_ln712_49" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 85 'add' 'bflyOutData_M_real_V_1' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i23 %add_ln712_55" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 86 'sext' 'sext_ln712_50' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i23 %add_ln712_53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 87 'sext' 'sext_ln712_51' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.82ns)   --->   "%bflyOutData_M_imag_V_1 = add i24 %sext_ln712_50, i24 %sext_ln712_51" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 88 'add' 'bflyOutData_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_val_V_42 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_67, i32 16, i32 38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 89 'partselect' 'p_val_V_42' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_real_V_3, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 90 'bitconcatenate' 'shl_ln1171_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i38 %shl_ln1171_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 91 'sext' 'sext_ln1171_37' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.94ns)   --->   "%r_V_64 = sub i39 0, i39 %sext_ln1171_37" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 92 'sub' 'r_V_64' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_val_V_43 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_64, i32 16, i32 38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 93 'partselect' 'p_val_V_43' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.82ns)   --->   "%add_ln712_58 = add i23 %p_val_V_38, i23 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 94 'add' 'add_ln712_58' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.82ns)   --->   "%add_ln712_59 = add i23 %p_val_V_42, i23 %sext_ln717_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 95 'add' 'add_ln712_59' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.82ns)   --->   "%add_ln712_60 = add i23 %p_val_V_43, i23 %sext_ln1245_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 96 'add' 'add_ln712_60' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.82ns)   --->   "%add_ln712_61 = add i23 %p_val_V_41, i23 %sext_ln1245_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 97 'add' 'add_ln712_61' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i23 %add_ln712_60" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 98 'sext' 'sext_ln712_52' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i23 %add_ln712_58" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 99 'sext' 'sext_ln712_53' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.82ns)   --->   "%bflyOutData_M_real_V_2 = add i24 %sext_ln712_52, i24 %sext_ln712_53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 100 'add' 'bflyOutData_M_real_V_2' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i23 %add_ln712_61" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 101 'sext' 'sext_ln712_54' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i23 %add_ln712_59" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 102 'sext' 'sext_ln712_55' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.82ns)   --->   "%bflyOutData_M_imag_V_2 = add i24 %sext_ln712_54, i24 %sext_ln712_55" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 103 'add' 'bflyOutData_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.82ns)   --->   "%add_ln712_64 = add i23 %p_val_V_42, i23 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 104 'add' 'add_ln712_64' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.82ns)   --->   "%add_ln712_65 = add i23 %sext_ln717_8, i23 %sext_ln717_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 105 'add' 'add_ln712_65' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.82ns)   --->   "%add_ln712_66 = add i23 %p_val_V_39, i23 %sext_ln1245_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 106 'add' 'add_ln712_66' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.82ns)   --->   "%add_ln712_67 = add i23 %p_val_V_43, i23 %p_val_V_40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 107 'add' 'add_ln712_67' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i23 %add_ln712_66" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 108 'sext' 'sext_ln712_56' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i23 %add_ln712_64" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 109 'sext' 'sext_ln712_57' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.82ns)   --->   "%bflyOutData_M_real_V_3 = add i24 %sext_ln712_56, i24 %sext_ln712_57" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 110 'add' 'bflyOutData_M_real_V_3' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i23 %add_ln712_67" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 111 'sext' 'sext_ln712_58' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i23 %add_ln712_65" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 112 'sext' 'sext_ln712_59' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.82ns)   --->   "%bflyOutData_M_imag_V_3 = add i24 %sext_ln712_58, i24 %sext_ln712_59" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 113 'add' 'bflyOutData_M_imag_V_3' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 114 [6/6] (2.82ns)   --->   "%call_ret3 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_2, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 114 'call' 'call_ret3' <Predicate = (tmp)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 115 [5/6] (2.91ns)   --->   "%call_ret3 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_2, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 115 'call' 'call_ret3' <Predicate = (tmp)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 116 [4/6] (2.91ns)   --->   "%call_ret3 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_2, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 116 'call' 'call_ret3' <Predicate = (tmp)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 117 [3/6] (2.91ns)   --->   "%call_ret3 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_2, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 117 'call' 'call_ret3' <Predicate = (tmp)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 118 [2/6] (2.91ns)   --->   "%call_ret3 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_2, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 118 'call' 'call_ret3' <Predicate = (tmp)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.78>
ST_9 : Operation 119 [1/6] (0.64ns)   --->   "%call_ret3 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_2, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 119 'call' 'call_ret3' <Predicate = (tmp)> <Delay = 0.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_0 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 120 'extractvalue' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_1 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 121 'extractvalue' 'complexExpMulOut_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_2 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 122 'extractvalue' 'complexExpMulOut_M_real_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_3 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 123 'extractvalue' 'complexExpMulOut_M_real_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_0 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 124 'extractvalue' 'complexExpMulOut_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_1 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 125 'extractvalue' 'complexExpMulOut_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_2 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 126 'extractvalue' 'complexExpMulOut_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_3 = extractvalue i200 %call_ret3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 127 'extractvalue' 'complexExpMulOut_M_imag_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i249 @_ssdm_op_BitConcatenate.i249.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25, i25 %complexExpMulOut_M_imag_V_3, i7 0, i25 %complexExpMulOut_M_real_V_3, i7 0, i25 %complexExpMulOut_M_imag_V_2, i7 0, i25 %complexExpMulOut_M_real_V_2, i7 0, i25 %complexExpMulOut_M_imag_V_1, i7 0, i25 %complexExpMulOut_M_real_V_1, i7 0, i25 %complexExpMulOut_M_imag_V_0, i7 0, i25 %complexExpMulOut_M_real_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'bitconcatenate' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i249 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%return_ln189 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 131 'return' 'return_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [8]  (0.387 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [9]  (0 ns)
	'add' operation ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154) [21]  (0.88 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [120]  (0.387 ns)
	'phi' operation ('k') with incoming values : ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [120]  (0 ns)
	'add' operation ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [121]  (0.88 ns)
	'icmp' operation ('icmp_ln151', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [123]  (0.836 ns)

 <State 3>: 2.6ns
The critical path consists of the following:
	'sub' operation ('r.V', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174) [60]  (0.943 ns)
	'add' operation ('add_ln712_54', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174) [72]  (0.827 ns)
	'add' operation ('p_bflyOutdata._M_real.V[1]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174) [76]  (0.827 ns)

 <State 4>: 2.83ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >' [106]  (2.83 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >' [106]  (2.91 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >' [106]  (2.91 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >' [106]  (2.91 ns)

 <State 8>: 2.91ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >' [106]  (2.91 ns)

 <State 9>: 1.79ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >' [106]  (0.645 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftOutData_local' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [117]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
