{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752168665698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752168665698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 14:31:05 2025 " "Processing started: Thu Jul 10 14:31:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752168665698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168665698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3_6 -c PBL3_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3_6 -c PBL3_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168665698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752168665802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752168665802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cofre.v 1 1 " "Found 1 design units, including 1 entities, in source file cofre.v" { { "Info" "ISGN_ENTITY_NAME" "1 cofre " "Found entity 1: cofre" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spn_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file spn_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 spn_logic " "Found entity 1: spn_logic" {  } { { "spn_logic.v" "" { Text "/home/aluno/Documentos/PBL_3.7/spn_logic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file error_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_counter " "Found entity 1: error_counter" {  } { { "error_counter.v" "" { Text "/home/aluno/Documentos/PBL_3.7/error_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "/home/aluno/Documentos/PBL_3.7/display_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senha_validator.v 1 1 " "Found 1 design units, including 1 entities, in source file senha_validator.v" { { "Info" "ISGN_ENTITY_NAME" "1 senha_validator " "Found entity 1: senha_validator" {  } { { "senha_validator.v" "" { Text "/home/aluno/Documentos/PBL_3.7/senha_validator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "/home/aluno/Documentos/PBL_3.7/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_OUT clk_out divisor_clk_17x.v(4) " "Verilog HDL Declaration information at divisor_clk_17x.v(4): object \"clk_OUT\" differs only in case from object \"clk_out\" in the same scope" {  } { { "divisor_clk_17x.v" "" { Text "/home/aluno/Documentos/PBL_3.7/divisor_clk_17x.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752168669377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk_17x.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk_17x.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk_17x " "Found entity 1: divisor_clk_17x" {  } { { "divisor_clk_17x.v" "" { Text "/home/aluno/Documentos/PBL_3.7/divisor_clk_17x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/aluno/Documentos/PBL_3.7/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669378 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dff " "Found entity 2: my_dff" {  } { { "debounce.v" "" { Text "/home/aluno/Documentos/PBL_3.7/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752168669378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofre " "Elaborating entity \"cofre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752168669397 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state cofre.v(103) " "Verilog HDL Always Construct warning at cofre.v(103): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752168669398 "|cofre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PF cofre.v(103) " "Inferred latch for \"next_state.PF\" at cofre.v(103)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 "|cofre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FE cofre.v(103) " "Inferred latch for \"next_state.FE\" at cofre.v(103)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 "|cofre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.AB cofre.v(103) " "Inferred latch for \"next_state.AB\" at cofre.v(103)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 "|cofre"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.AB cofre.v(114) " "Can't resolve multiple constant drivers for net \"next_state.AB\" at cofre.v(114)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 114 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cofre.v(103) " "Constant driver at cofre.v(103)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 103 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.FE cofre.v(114) " "Can't resolve multiple constant drivers for net \"next_state.FE\" at cofre.v(114)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 114 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.PF cofre.v(114) " "Can't resolve multiple constant drivers for net \"next_state.PF\" at cofre.v(114)" {  } { { "cofre.v" "" { Text "/home/aluno/Documentos/PBL_3.7/cofre.v" 114 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752168669399 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752168669421 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 10 14:31:09 2025 " "Processing ended: Thu Jul 10 14:31:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752168669421 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752168669421 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752168669421 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168669421 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752168670067 ""}
