# Device file info: $Id: PIC16CR620A.dev,v 1.29 2006/08/04 20:16:13 nairnj Exp $
# Macro file info: $Id: 16macro.dev,v 1.4 2006/08/04 20:16:11 nairnj Exp $

format=0.1

#device=PIC16CR620A

vpp (range=12.750-13.250  dflt=13.000)
vdd (range=2.500-5.500  dfltrange=3.000-5.500  nominal=5.000)

pgming (memtech=rom)
pgmmem (region=0x00-0x1FF)
cfgmem (region=0x2007-0x2007)
testmem (region=0x2000-0x20FF)
userid (region=0x2000-0x2003)


NumBanks=2
MirrorRegs (0x0-0x0 0x80-0x80)
MirrorRegs (0x02-0x04 0x82-0x84)
MirrorRegs (0x0a-0x0b 0x8a-0x8b)
MirrorRegs (0x70-0x7f 0xf0-0xff)
UnusedRegs (0x7-0x9)
UnusedRegs (0xd-0x1e)
UnusedRegs (0x87-0x89)
UnusedRegs (0x8d-0x8d)
UnusedRegs (0x8f-0x9e)
UnusedRegs (0xa0-0xef)


sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=STATUS addr=0x3 size=1 access='r r rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')

sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=PORTA addr=0x5 size=1 access='u u u rw rw rw rw rw')
# These reset values may be incorrect due to inconsistencies in the Data Sheet
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - RA4 RA3 RA2 RA1 RA0')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PORTB addr=0x6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)

sfr (key=PCLATH addr=0xA size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=INTCON addr=0xB size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE RBIE TMR0IF INTF RBIF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR1 addr=0xC size=1 access='u rw u u u u u u')
    reset (por='-0------' mclr='-0------')
    bit (names='- CMIF - - - - - -')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=CMCON addr=0x1F size=1 access='r r u u rw rw rw rw')
    reset (por='00--0000' mclr='00--0000')
    bit (names='C2OUT C1OUT - - CIS CM' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)

sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)

sfr (key=TRISA addr=0x85 size=1 access='u u u rw rw rw rw rw')
    reset (por='---11111' mclr='---11111')
    bit (names='- - - TRISA4 TRISA3 TRISA2 TRISA1 TRISA0')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=TRISB addr=0x86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=PIE1 addr=0x8C size=1 access='u rw u u u u u u')
    reset (por='-0------' mclr='-0------')
    bit (names='- CMIE - - - - - -')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=PCON addr=0x8E size=1 access='u u u u u u rw rw')
    reset (por='------0x' mclr='------uq')
    bit (names='- - - - - - nPOR nBOR')
    stimulus (scl=rwb regfiles=w)
sfr (key=VRCON addr=0x9F size=1 access='rw rw rw u rw rw rw rw')
    reset (por='000-0000' mclr='000-0000')
    bit (names='VREN VROE VRR - VR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)


                               # -------------------#
#------------------------------# Configuration Bits #------------------------------------#
                               # -------------------#

cfgbits (key=CONFIG addr=0x2007 unused=0x80)
    field (key=OSC mask=0x3 desc="Oscillator")
        setting (req=0x3 value=0x3 desc="RC")
        setting (req=0x3 value=0x0 desc="LP")
        setting (req=0x3 value=0x1 desc="XT")
        setting (req=0x3 value=0x2 desc="HS")
    field (key=WDT mask=0x4 desc="Watchdog Timer")
        setting (req=0x4 value=0x4 desc="On")
        setting (req=0x4 value=0x0 desc="Off")
    field (key=PUT mask=0x8 desc="Power Up Timer")
        setting (req=0x8 value=0x8 desc="Off")
	    conflict (addr=0x2007 mask=0x40 value=0x40 cfmsg=2)
        setting (req=0x8 value=0x0 desc="On")
    field (key=BODEN mask=0x40 desc="Brown Out Detect")
        setting (req=0x40 value=0x40 desc="On")
	    conflict (addr=0x2007 mask=0x08 value=0x08 cfmsg=2)
        setting (req=0x40 value=0x0 desc="Off")
    field (key=CP mask=0x3F30 desc="Code Protect")
        setting (req=0x3F30 value=0x3F30 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x3F30 value=0x0 desc="On")
            checksum (type=0x20 protregion=0x0-0x1FF)

                               # ------------#
#------------------------------# Peripherals #------------------------------------#
                               # ------------#
#--------------------------------------------------------------------------------
# 				PORTA
#--------------------------------------------------------------------------------
peripheral (key=PORTA sfrs='TRISA PORTA' type=port)
    iopin (key=RA0 dir=inout)
        cnpin (key=C1INN notify=CM)
    iopin (key=RA1 dir=inout)
        cnpin (key=C2INN notify=CM)
    iopin (key=RA2 dir=inout)
        cnpin (key=C2INP notify=CM)
    iopin (key=RA3 dir=inout)
        cnpin (key=C1INP notify=CM)
    iopin (key=RA4 dir=inout)

#--------------------------------------------------------------------------------
# 				PORTB
#--------------------------------------------------------------------------------
peripheral (key=PORTB sfrs='TRISB PORTB' type=port)
    iopin (key=RB0 dir=inout)
        extint (key=INT0 enreg=INTCON enmask=0x10 flgreg=INTCON flgmask=0x02 prireg=NONE primask=0x00)
    iopin (key=RB1 dir=inout)
    iopin (key=RB2 dir=inout)
    iopin (key=RB3 dir=inout)
    iopin (key=RB4 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=PORTIOC0)
    iopin (key=RB5 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=PORTIOC0)
    iopin (key=RB6 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=PORTIOC0)
    iopin (key=RB7 dir=inout)
        cnint (key=PORTIRQ enreg=INTCON enmask=0x08 flgreg=INTCON flgmask=0x01 prireg=NONE primask=0x01 cnkey=PORTIOC0)


#--------------------------------------------------------------------------------
# 				TIMERs
#--------------------------------------------------------------------------------
peripheral (key=TMR0 sfrs='TMR0')
    pinfunc (key=T0CKI port=RA4 dir=in)
    interrupt (name=TMR0INT enreg=INTCON enmask=0x20 flgreg=INTCON flgmask=0x04 prireg=NONE primask=0x00)


    
#--------------------------------------------------------------------------------
# 				CM
#--------------------------------------------------------------------------------

peripheral (key=CM sfrs='CMCON VRCON')
    pinfunc (key=C1INP port=RA3 dir=in)
    pinfunc (key=C1INN port=RA0 dir=in)
    pinfunc (key=C1OUT port=RA3 dir=inout)
    pinfunc (key=C2INP port=RA2 dir=in)
    pinfunc (key=C2INN port=RA1 dir=in)
    pinfunc (key=C2OUT port=RA4 dir=out)
    interrupt (name=CMINT enreg=PIE1 enmask=0x40 flgreg=PIR1 flgmask=0x40 prireg=NONE primask=0x00)


#--------------------------------------------------------------------------------
# 				CORE
#--------------------------------------------------------------------------------
peripheral (key=CORE sfrs='PCON')
