<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcBaseDpath.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcBaseDpath.v<span style="font-size: 80%;"> (source / <a href="ProcBaseDpath.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">82.8&nbsp;%</td>
            <td class="headerCovTableEntry">64</td>
            <td class="headerCovTableEntry">53</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-10-17 14:36:14</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : `ifndef LAB2_PROC_PROC_BASE_DPATH_V</span>
<span id="L2"><span class="lineNum">       2</span>              : `define LAB2_PROC_PROC_BASE_DPATH_V</span>
<span id="L3"><span class="lineNum">       3</span>              : </span>
<span id="L4"><span class="lineNum">       4</span>              : `include &quot;vc/arithmetic.v&quot;</span>
<span id="L5"><span class="lineNum">       5</span>              : `include &quot;vc/mem-msgs.v&quot;</span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;vc/muxes.v&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : `include &quot;vc/regs.v&quot;</span>
<span id="L8"><span class="lineNum">       8</span>              : `include &quot;vc/regfiles.v&quot;</span>
<span id="L9"><span class="lineNum">       9</span>              : `include &quot;tinyrv2_encoding.v&quot;</span>
<span id="L10"><span class="lineNum">      10</span>              : `include &quot;ProcDpathImmGen.v&quot;</span>
<span id="L11"><span class="lineNum">      11</span>              : `include &quot;ProcDpathAlu.v&quot;</span>
<span id="L12"><span class="lineNum">      12</span>              : </span>
<span id="L13"><span class="lineNum">      13</span>              : </span>
<span id="L14"><span class="lineNum">      14</span>              : module lab2_proc_ProcBaseDpath</span>
<span id="L15"><span class="lineNum">      15</span>              : #(</span>
<span id="L16"><span class="lineNum">      16</span>              :   parameter p_num_cores = 1</span>
<span id="L17"><span class="lineNum">      17</span>              : )</span>
<span id="L18"><span class="lineNum">      18</span>              : (</span>
<span id="L19"><span class="lineNum">      19</span> <span class="tlaGNC tlaBgGNC">       37362 :   input  logic         clk,</span></span>
<span id="L20"><span class="lineNum">      20</span> <span class="tlaGNC">          42 :   input  logic         reset,</span></span>
<span id="L21"><span class="lineNum">      21</span>              : </span>
<span id="L22"><span class="lineNum">      22</span>              : // Instruction Memory Port</span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaUNC tlaBgUNC">           0 :   output logic [31:0]  imem_reqstream_msg_addr,               // Address of Instruction</span></span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaUNC">           0 :   input  mem_resp_4B_t imem_respstream_msg,                   // Next Instruction Fetched</span></span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              : // Data Memory Port</span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaGNC tlaBgGNC">         772 :   output logic [31:0]  dmem_reqstream_msg_addr,               // Address of data</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC">         158 :   output logic [31:0]  dmem_reqstream_msg_data,               // Data sent to memory</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">           2 :   input  logic [31:0]  dmem_respstream_msg_data,              // Data received from memory</span></span>
<span id="L30"><span class="lineNum">      30</span>              : </span>
<span id="L31"><span class="lineNum">      31</span>              : // mngr communication ports</span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC">          12 :   input  logic [31:0]  mngr2proc_data,                        // Message received from mngr</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">         766 :   output logic [31:0]  proc2mngr_data,                        // Message sent to mngr</span></span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span>              : // Multiplier Port</span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">          16 :   output logic [63:0]  IntMulAlt_reqstream_msg,               // Data sent to multiplier</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">           2 :   input  logic [31:0]  IntMulAlt_respstream_msg,              // Data received from multiplier</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span>              : // control signals (ctrl-&gt;dpath)</span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">        1862 :   input  logic         imem_respstream_drop,                  // Drop Unit message</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">       11593 :   input  logic         reg_en_F,                              // Register Enable of F Stage</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC">           8 :   input  logic [1:0]   pc_sel_F,                              // PC redirection Select Mux Signal</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC">        4260 :   input  logic         reg_en_D,                              // Register Enable of D Stage</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">           2 :   input  logic         op1_sel_D,                             // Operand 1 Select Mux Signal</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">         188 :   input  logic [1:0]   op2_sel_D,                             // Operand 2 Select Mux Signal</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic [1:0]   csrr_sel_D,                            // CSRR Select Signal</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC tlaBgGNC">          10 :   input  logic [2:0]   imm_type_D,                            // Immediate Type</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">         396 :   input  logic         reg_en_X,                              // Register Enable of X Stage</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">         230 :   input  logic [3:0]   alu_fn_X,                              // Alu Function Signal</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">           2 :   input  logic [1:0]   ex_result_sel_X,                       // Execuation Result Select Mux Signal </span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC">         896 :   input  logic         reg_en_M,                              // Register Enable of M Stage</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">         368 :   input  logic         wb_result_sel_M,                       // Register File Write Result Select</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic         reg_en_W,                              // Register Enable of W Stage</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC tlaBgGNC">        1022 :   input  logic [4:0]   rf_waddr_W,                            // Register File Write Address</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">        5368 :   input  logic         rf_wen_W,                              // Register File Write Enable</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic         stats_en_wen_W,                        // Execuation Result Select Mux Signal</span></span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span>              : // status signals (dpath-&gt;ctrl)</span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC tlaBgGNC">           4 :   output logic [31:0]  inst_D,                                // Instruction to Decode</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC">        5956 :   output logic         br_cond_eq_X,                          // Branch conition equal signal</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">        2286 :   output logic         br_cond_lt_X,                          // Branch conition less than signal</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">        2538 :   output logic         br_cond_ltu_X,                         // Branch conition less than unsigned int signal</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              : // extra ports</span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic [31:0]  core_id,</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :   output logic         stats_en</span></span>
<span id="L68"><span class="lineNum">      68</span>              : );</span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span>              :   localparam c_reset_vector = 32'h200;                        // Reset Vector</span>
<span id="L71"><span class="lineNum">      71</span>              :   localparam c_reset_inst   = 32'h00000000;                   // Reset Instruction</span>
<span id="L72"><span class="lineNum">      72</span>              : </span>
<span id="L73"><span class="lineNum">      73</span>              :   // Fetch address</span>
<span id="L74"><span class="lineNum">      74</span>              :   assign imem_reqstream_msg_addr = pc_next_F;</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              : //--------------------------------------------------------------------</span>
<span id="L77"><span class="lineNum">      77</span>              : // F stage</span>
<span id="L78"><span class="lineNum">      78</span>              : //--------------------------------------------------------------------</span>
<span id="L79"><span class="lineNum">      79</span>              : </span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC tlaBgGNC">          42 :   logic [31:0] pc_F;                                          // Current Fetched Instruction PC</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [31:0] pc_next_F;                                     // Next to Fetch Instruction PC</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :   logic [31:0] pc_plus4_F;                                    // PC Plus 4</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC tlaBgGNC">        1364 :   logic [31:0] br_target_X;                                   // Branch Target Address</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC">        1364 :   logic [31:0] jal_target_D;                                  // JUMP Target Address</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC">         772 :   logic [31:0] jalr_target_X;                                 // JUMP Target Address</span></span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span>              : // Internal Register to store current PC</span>
<span id="L88"><span class="lineNum">      88</span>              :   vc_EnResetReg#(32, c_reset_vector - 32'd4) pc_reg_F</span>
<span id="L89"><span class="lineNum">      89</span>              :   (</span>
<span id="L90"><span class="lineNum">      90</span>              :     .clk    (clk),</span>
<span id="L91"><span class="lineNum">      91</span>              :     .reset  (reset),</span>
<span id="L92"><span class="lineNum">      92</span>              :     .en     (reg_en_F),</span>
<span id="L93"><span class="lineNum">      93</span>              :     .d      (pc_next_F),</span>
<span id="L94"><span class="lineNum">      94</span>              :     .q      (pc_F)</span>
<span id="L95"><span class="lineNum">      95</span>              :   );</span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              : // Internal Module to increment PC</span>
<span id="L98"><span class="lineNum">      98</span>              :   vc_Incrementer#(32, 4) pc_incr_F</span>
<span id="L99"><span class="lineNum">      99</span>              :   (</span>
<span id="L100"><span class="lineNum">     100</span>              :     .in   (pc_F),</span>
<span id="L101"><span class="lineNum">     101</span>              :     .out  (pc_plus4_F)</span>
<span id="L102"><span class="lineNum">     102</span>              :   );</span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              : // PC redirection Select Mux</span>
<span id="L105"><span class="lineNum">     105</span>              :   vc_Mux4#(32) pc_sel_mux_F</span>
<span id="L106"><span class="lineNum">     106</span>              :   (</span>
<span id="L107"><span class="lineNum">     107</span>              :     .in0  (pc_plus4_F),</span>
<span id="L108"><span class="lineNum">     108</span>              :     .in1  (br_target_X),</span>
<span id="L109"><span class="lineNum">     109</span>              :     .in2  (jal_target_D),</span>
<span id="L110"><span class="lineNum">     110</span>              :     .in3  (jalr_target_X),</span>
<span id="L111"><span class="lineNum">     111</span>              :     .sel  (pc_sel_F),</span>
<span id="L112"><span class="lineNum">     112</span>              :     .out  (pc_next_F)</span>
<span id="L113"><span class="lineNum">     113</span>              :   );</span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              : //--------------------------------------------------------------------</span>
<span id="L116"><span class="lineNum">     116</span>              : // D stage</span>
<span id="L117"><span class="lineNum">     117</span>              : //--------------------------------------------------------------------</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">          42 :   logic [31:0] pc_D;                                          // Current Decoding Instruction PC</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">        1022 :   logic [ 4:0] inst_rd_D;                                     // Destination Register Address</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">        1432 :   logic [ 4:0] inst_rs1_D;                                    // Read Register 1 Address</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC">         950 :   logic [ 4:0] inst_rs2_D;                                    // Read Register 2 Address</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC">         390 :   logic [31:0] imm_D;                                         // Immediate Value</span></span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : // Registers to Store Current Decoding Instruction PC</span>
<span id="L126"><span class="lineNum">     126</span>              :   vc_EnResetReg#(32) pc_reg_D</span>
<span id="L127"><span class="lineNum">     127</span>              :   (</span>
<span id="L128"><span class="lineNum">     128</span>              :     .clk    (clk),</span>
<span id="L129"><span class="lineNum">     129</span>              :     .reset  (reset),</span>
<span id="L130"><span class="lineNum">     130</span>              :     .en     (reg_en_D),</span>
<span id="L131"><span class="lineNum">     131</span>              :     .d      (pc_F),</span>
<span id="L132"><span class="lineNum">     132</span>              :     .q      (pc_D)</span>
<span id="L133"><span class="lineNum">     133</span>              :   );</span>
<span id="L134"><span class="lineNum">     134</span>              : </span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              : // Registers to Store Current Decoding Instruction</span>
<span id="L137"><span class="lineNum">     137</span>              :   vc_EnResetReg#(32, c_reset_inst) inst_D_reg</span>
<span id="L138"><span class="lineNum">     138</span>              :   (</span>
<span id="L139"><span class="lineNum">     139</span>              :     .clk    (clk),</span>
<span id="L140"><span class="lineNum">     140</span>              :     .reset  (reset),</span>
<span id="L141"><span class="lineNum">     141</span>              :     .en     (reg_en_D),</span>
<span id="L142"><span class="lineNum">     142</span>              :     .d      (imem_respstream_msg.data),</span>
<span id="L143"><span class="lineNum">     143</span>              :     .q      (inst_D)</span>
<span id="L144"><span class="lineNum">     144</span>              :   );</span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              : // Instruction unpack module</span>
<span id="L147"><span class="lineNum">     147</span>              :   lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</span>
<span id="L148"><span class="lineNum">     148</span>              :   (</span>
<span id="L149"><span class="lineNum">     149</span>              :     .opcode   (),</span>
<span id="L150"><span class="lineNum">     150</span>              :     .inst     (inst_D),</span>
<span id="L151"><span class="lineNum">     151</span>              :     .rs1      (inst_rs1_D),</span>
<span id="L152"><span class="lineNum">     152</span>              :     .rs2      (inst_rs2_D),</span>
<span id="L153"><span class="lineNum">     153</span>              :     .rd       (inst_rd_D),</span>
<span id="L154"><span class="lineNum">     154</span>              :     .funct3   (),</span>
<span id="L155"><span class="lineNum">     155</span>              :     .funct7   (),</span>
<span id="L156"><span class="lineNum">     156</span>              :     .csr      ()</span>
<span id="L157"><span class="lineNum">     157</span>              :   );</span>
<span id="L158"><span class="lineNum">     158</span>              : </span>
<span id="L159"><span class="lineNum">     159</span>              : // Immediate Generation module</span>
<span id="L160"><span class="lineNum">     160</span>              :   lab2_proc_ProcDpathImmGen imm_gen_D</span>
<span id="L161"><span class="lineNum">     161</span>              :   (</span>
<span id="L162"><span class="lineNum">     162</span>              :     .imm_type (imm_type_D),</span>
<span id="L163"><span class="lineNum">     163</span>              :     .inst     (inst_D),</span>
<span id="L164"><span class="lineNum">     164</span>              :     .imm      (imm_D)</span>
<span id="L165"><span class="lineNum">     165</span>              :   );</span>
<span id="L166"><span class="lineNum">     166</span>              : </span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaGNC">          16 :   logic [31:0] rf_rdata0_D;                                       // Read Register 1 Data</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC">         158 :   logic [31:0] rf_rdata1_D;                                       // Read Register 2 Data</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaGNC">         766 :   logic [31:0] rf_wdata_W;                                        // Data to Write to Register </span></span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span>              : // Register File Read/Write module</span>
<span id="L172"><span class="lineNum">     172</span>              :   vc_Regfile_2r1w_zero rf</span>
<span id="L173"><span class="lineNum">     173</span>              :   (</span>
<span id="L174"><span class="lineNum">     174</span>              :     .clk      (clk),</span>
<span id="L175"><span class="lineNum">     175</span>              :     .reset    (reset),</span>
<span id="L176"><span class="lineNum">     176</span>              :     .rd_addr0 (inst_rs1_D),</span>
<span id="L177"><span class="lineNum">     177</span>              :     .rd_data0 (rf_rdata0_D),</span>
<span id="L178"><span class="lineNum">     178</span>              :     .rd_addr1 (inst_rs2_D),</span>
<span id="L179"><span class="lineNum">     179</span>              :     .rd_data1 (rf_rdata1_D),</span>
<span id="L180"><span class="lineNum">     180</span>              :     .wr_en    (rf_wen_W),</span>
<span id="L181"><span class="lineNum">     181</span>              :     .wr_addr  (rf_waddr_W),</span>
<span id="L182"><span class="lineNum">     182</span>              :     .wr_data  (rf_wdata_W)</span>
<span id="L183"><span class="lineNum">     183</span>              :   );</span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span>              : </span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaGNC">          16 :   logic [31:0] op1_D;                                           // ALU Operand 1</span></span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaGNC">         268 :   logic [31:0] op2_D;                                           // ALU Operand 2</span></span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaGNC">          12 :   logic [31:0] csrr_data_D;                                     // CSRR Data</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [31:0] num_cores;                                       // number of cores</span></span>
<span id="L190"><span class="lineNum">     190</span>              : </span>
<span id="L191"><span class="lineNum">     191</span>              :   assign num_cores = p_num_cores;</span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span>              :   // CSRR Data Select Mux</span>
<span id="L194"><span class="lineNum">     194</span>              :   vc_Mux3#(32) csrr_sel_mux_D</span>
<span id="L195"><span class="lineNum">     195</span>              :   (</span>
<span id="L196"><span class="lineNum">     196</span>              :    .in0  (mngr2proc_data),</span>
<span id="L197"><span class="lineNum">     197</span>              :    .in1  (num_cores),</span>
<span id="L198"><span class="lineNum">     198</span>              :    .in2  (core_id),</span>
<span id="L199"><span class="lineNum">     199</span>              :    .sel  (csrr_sel_D),</span>
<span id="L200"><span class="lineNum">     200</span>              :    .out  (csrr_data_D)</span>
<span id="L201"><span class="lineNum">     201</span>              :   );</span>
<span id="L202"><span class="lineNum">     202</span>              : </span>
<span id="L203"><span class="lineNum">     203</span>              :   // Operand 1 Select Mux</span>
<span id="L204"><span class="lineNum">     204</span>              :   vc_Mux2#(32) op1_sel_mux_D</span>
<span id="L205"><span class="lineNum">     205</span>              :   (</span>
<span id="L206"><span class="lineNum">     206</span>              :     .in0  (rf_rdata0_D),</span>
<span id="L207"><span class="lineNum">     207</span>              :     .in1  (pc_D),</span>
<span id="L208"><span class="lineNum">     208</span>              :     .sel  (op1_sel_D),</span>
<span id="L209"><span class="lineNum">     209</span>              :     .out  (op1_D)</span>
<span id="L210"><span class="lineNum">     210</span>              :   );</span>
<span id="L211"><span class="lineNum">     211</span>              : </span>
<span id="L212"><span class="lineNum">     212</span>              :   // Operand 2 Select Mux</span>
<span id="L213"><span class="lineNum">     213</span>              :   vc_Mux3#(32) op2_sel_mux_D</span>
<span id="L214"><span class="lineNum">     214</span>              :   (</span>
<span id="L215"><span class="lineNum">     215</span>              :     .in0  (rf_rdata1_D),</span>
<span id="L216"><span class="lineNum">     216</span>              :     .in1  (imm_D),</span>
<span id="L217"><span class="lineNum">     217</span>              :     .in2  (csrr_data_D),</span>
<span id="L218"><span class="lineNum">     218</span>              :     .sel  (op2_sel_D),</span>
<span id="L219"><span class="lineNum">     219</span>              :     .out  (op2_D)</span>
<span id="L220"><span class="lineNum">     220</span>              :   );</span>
<span id="L221"><span class="lineNum">     221</span>              : </span>
<span id="L222"><span class="lineNum">     222</span>              :   // Generate Multiplier Request Message</span>
<span id="L223"><span class="lineNum">     223</span>              :   assign IntMulAlt_reqstream_msg = {op1_D, op2_D};</span>
<span id="L224"><span class="lineNum">     224</span>              : </span>
<span id="L225"><span class="lineNum">     225</span>              :   // Module for Calculating Jal Target Address</span>
<span id="L226"><span class="lineNum">     226</span>              :   vc_Adder#(32) pc_plus_imm_D</span>
<span id="L227"><span class="lineNum">     227</span>              :   (</span>
<span id="L228"><span class="lineNum">     228</span>              :     .in0  (pc_D),</span>
<span id="L229"><span class="lineNum">     229</span>              :     .in1  (imm_D),</span>
<span id="L230"><span class="lineNum">     230</span>              :     .cin  (1'b0),</span>
<span id="L231"><span class="lineNum">     231</span>              :     .out  (jal_target_D),</span>
<span id="L232"><span class="lineNum">     232</span>              :     .cout ()</span>
<span id="L233"><span class="lineNum">     233</span>              :   );</span>
<span id="L234"><span class="lineNum">     234</span>              : </span>
<span id="L235"><span class="lineNum">     235</span>              : //--------------------------------------------------------------------</span>
<span id="L236"><span class="lineNum">     236</span>              : // X stage</span>
<span id="L237"><span class="lineNum">     237</span>              : //--------------------------------------------------------------------</span>
<span id="L238"><span class="lineNum">     238</span>              : </span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaGNC tlaBgGNC">          16 :   logic [31:0] op1_X;                                           // Execuation Operand 1</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaGNC">         268 :   logic [31:0] op2_X;                                           // Execuation Operand 2</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">          42 :   logic [31:0] pc_X;                                            // PC of Instruction in X stage</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">           5 :   logic [31:0] pc_plus4_X;                                      // PC plus 4</span></span>
<span id="L243"><span class="lineNum">     243</span>              : </span>
<span id="L244"><span class="lineNum">     244</span>              : </span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              : // Register to Store Operand 1</span>
<span id="L247"><span class="lineNum">     247</span>              :   vc_EnResetReg#(32, 0) op1_reg_X</span>
<span id="L248"><span class="lineNum">     248</span>              :   (</span>
<span id="L249"><span class="lineNum">     249</span>              :     .clk   (clk),</span>
<span id="L250"><span class="lineNum">     250</span>              :     .reset (reset),</span>
<span id="L251"><span class="lineNum">     251</span>              :     .en    (reg_en_X),</span>
<span id="L252"><span class="lineNum">     252</span>              :     .d     (op1_D),</span>
<span id="L253"><span class="lineNum">     253</span>              :     .q     (op1_X)</span>
<span id="L254"><span class="lineNum">     254</span>              :   );</span>
<span id="L255"><span class="lineNum">     255</span>              : </span>
<span id="L256"><span class="lineNum">     256</span>              : // Register to Store Operand 2</span>
<span id="L257"><span class="lineNum">     257</span>              :   vc_EnResetReg#(32, 0) op2_reg_X</span>
<span id="L258"><span class="lineNum">     258</span>              :   (</span>
<span id="L259"><span class="lineNum">     259</span>              :     .clk   (clk),</span>
<span id="L260"><span class="lineNum">     260</span>              :     .reset (reset),</span>
<span id="L261"><span class="lineNum">     261</span>              :     .en    (reg_en_X),</span>
<span id="L262"><span class="lineNum">     262</span>              :     .d     (op2_D),</span>
<span id="L263"><span class="lineNum">     263</span>              :     .q     (op2_X)</span>
<span id="L264"><span class="lineNum">     264</span>              :   );</span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span>              : // Register to Branch Target Address</span>
<span id="L267"><span class="lineNum">     267</span>              :   vc_EnResetReg#(32, 0) br_target_reg_X</span>
<span id="L268"><span class="lineNum">     268</span>              :   (</span>
<span id="L269"><span class="lineNum">     269</span>              :     .clk   (clk),</span>
<span id="L270"><span class="lineNum">     270</span>              :     .reset (reset),</span>
<span id="L271"><span class="lineNum">     271</span>              :     .en    (reg_en_X),</span>
<span id="L272"><span class="lineNum">     272</span>              :     .d     (jal_target_D),</span>
<span id="L273"><span class="lineNum">     273</span>              :     .q     (br_target_X)</span>
<span id="L274"><span class="lineNum">     274</span>              :   );</span>
<span id="L275"><span class="lineNum">     275</span>              : </span>
<span id="L276"><span class="lineNum">     276</span>              : // Registers to Store Current Execuating Instruction PC</span>
<span id="L277"><span class="lineNum">     277</span>              :   vc_EnResetReg#(32, 0) pc_reg_X</span>
<span id="L278"><span class="lineNum">     278</span>              :   (</span>
<span id="L279"><span class="lineNum">     279</span>              :     .clk   (clk),</span>
<span id="L280"><span class="lineNum">     280</span>              :     .reset (reset),</span>
<span id="L281"><span class="lineNum">     281</span>              :     .en    (reg_en_X),</span>
<span id="L282"><span class="lineNum">     282</span>              :     .d     (pc_D),</span>
<span id="L283"><span class="lineNum">     283</span>              :     .q     (pc_X)</span>
<span id="L284"><span class="lineNum">     284</span>              :   );</span>
<span id="L285"><span class="lineNum">     285</span>              : </span>
<span id="L286"><span class="lineNum">     286</span>              : // Module to Increment Current Execuating Instruction PC by 4</span>
<span id="L287"><span class="lineNum">     287</span>              :   vc_Incrementer#(32, 4) pc_incr_X</span>
<span id="L288"><span class="lineNum">     288</span>              :   (</span>
<span id="L289"><span class="lineNum">     289</span>              :     .in   (pc_X),</span>
<span id="L290"><span class="lineNum">     290</span>              :     .out  (pc_plus4_X)</span>
<span id="L291"><span class="lineNum">     291</span>              :   );</span>
<span id="L292"><span class="lineNum">     292</span>              : </span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC">         158 :   logic [31:0] rf_rdata1_X;                                   // Read Register 2 Data to Write to Memory</span></span>
<span id="L294"><span class="lineNum">     294</span>              : </span>
<span id="L295"><span class="lineNum">     295</span>              : // Registers to Store Read Register 2 Data for Later Memory Writing</span>
<span id="L296"><span class="lineNum">     296</span>              :   vc_EnResetReg#(32, 0) dmem_write_data_reg_X</span>
<span id="L297"><span class="lineNum">     297</span>              :   (</span>
<span id="L298"><span class="lineNum">     298</span>              :     .clk   (clk),</span>
<span id="L299"><span class="lineNum">     299</span>              :     .reset (reset),</span>
<span id="L300"><span class="lineNum">     300</span>              :     .en    (reg_en_X),</span>
<span id="L301"><span class="lineNum">     301</span>              :     .d     (rf_rdata1_D),</span>
<span id="L302"><span class="lineNum">     302</span>              :     .q     (rf_rdata1_X)</span>
<span id="L303"><span class="lineNum">     303</span>              :   );</span>
<span id="L304"><span class="lineNum">     304</span>              : </span>
<span id="L305"><span class="lineNum">     305</span>              : // Write Register 2 Data to Data Memory Request Message Data Part</span>
<span id="L306"><span class="lineNum">     306</span>              :   assign dmem_reqstream_msg_data = rf_rdata1_X;</span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span>              : </span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC">         772 :   logic [31:0] alu_result_X;                                // Alu Execuation Result </span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">         774 :   logic [31:0] ex_result_X;                                 // Actual Execuation Result of X stage</span></span>
<span id="L311"><span class="lineNum">     311</span>              : </span>
<span id="L312"><span class="lineNum">     312</span>              : // Connect Alu module</span>
<span id="L313"><span class="lineNum">     313</span>              :   lab2_proc_ProcDpathAlu alu</span>
<span id="L314"><span class="lineNum">     314</span>              :   (</span>
<span id="L315"><span class="lineNum">     315</span>              :     .in0      (op1_X),</span>
<span id="L316"><span class="lineNum">     316</span>              :     .in1      (op2_X),</span>
<span id="L317"><span class="lineNum">     317</span>              :     .fn       (alu_fn_X),</span>
<span id="L318"><span class="lineNum">     318</span>              :     .out      (alu_result_X),</span>
<span id="L319"><span class="lineNum">     319</span>              :     .ops_eq   (br_cond_eq_X),</span>
<span id="L320"><span class="lineNum">     320</span>              :     .ops_lt   (br_cond_lt_X),</span>
<span id="L321"><span class="lineNum">     321</span>              :     .ops_ltu  (br_cond_ltu_X)</span>
<span id="L322"><span class="lineNum">     322</span>              :   );</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              : // Write Alu Execuation Result to Data Memory Request Message Address Part</span>
<span id="L325"><span class="lineNum">     325</span>              :   assign dmem_reqstream_msg_addr = alu_result_X; </span>
<span id="L326"><span class="lineNum">     326</span>              : </span>
<span id="L327"><span class="lineNum">     327</span>              : // Assign Alu Execuation Result to Jalr Target Address</span>
<span id="L328"><span class="lineNum">     328</span>              :   assign jalr_target_X = alu_result_X;</span>
<span id="L329"><span class="lineNum">     329</span>              : </span>
<span id="L330"><span class="lineNum">     330</span>              : // Actual Execuation Result Select Mux</span>
<span id="L331"><span class="lineNum">     331</span>              :   vc_Mux3#(32) ex_result_sel_mux_X</span>
<span id="L332"><span class="lineNum">     332</span>              :   (</span>
<span id="L333"><span class="lineNum">     333</span>              :     .in0  (alu_result_X),</span>
<span id="L334"><span class="lineNum">     334</span>              :     .in1  (IntMulAlt_respstream_msg),</span>
<span id="L335"><span class="lineNum">     335</span>              :     .in2  (pc_plus4_X),</span>
<span id="L336"><span class="lineNum">     336</span>              :     .sel  (ex_result_sel_X),</span>
<span id="L337"><span class="lineNum">     337</span>              :     .out  (ex_result_X)</span>
<span id="L338"><span class="lineNum">     338</span>              :   );</span>
<span id="L339"><span class="lineNum">     339</span>              : </span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span>              : </span>
<span id="L342"><span class="lineNum">     342</span>              : //--------------------------------------------------------------------</span>
<span id="L343"><span class="lineNum">     343</span>              : // M stage</span>
<span id="L344"><span class="lineNum">     344</span>              : //--------------------------------------------------------------------</span>
<span id="L345"><span class="lineNum">     345</span>              : </span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">         764 :   logic [31:0] ex_result_M;                                 // Actual Execuation Result recevied in M stage</span></span>
<span id="L347"><span class="lineNum">     347</span>              : </span>
<span id="L348"><span class="lineNum">     348</span>              : // Rregisters to Store Actual Execuation Result</span>
<span id="L349"><span class="lineNum">     349</span>              :   vc_EnResetReg#(32, 0) ex_result_reg_M</span>
<span id="L350"><span class="lineNum">     350</span>              :   (</span>
<span id="L351"><span class="lineNum">     351</span>              :     .clk    (clk),</span>
<span id="L352"><span class="lineNum">     352</span>              :     .reset  (reset),</span>
<span id="L353"><span class="lineNum">     353</span>              :     .en     (reg_en_M),</span>
<span id="L354"><span class="lineNum">     354</span>              :     .d      (ex_result_X),   </span>
<span id="L355"><span class="lineNum">     355</span>              :     .q      (ex_result_M)</span>
<span id="L356"><span class="lineNum">     356</span>              :   );</span>
<span id="L357"><span class="lineNum">     357</span>              : </span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">           2 :   logic [31:0] dmem_result_M;                              // Data get from Data Memory Response</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">         766 :   logic [31:0] wb_result_M;                                // Writing Result Select Mux Signal</span></span>
<span id="L360"><span class="lineNum">     360</span>              : </span>
<span id="L361"><span class="lineNum">     361</span>              : // Assign the Data Part of Data Memory Response Message to Data Memory Result</span>
<span id="L362"><span class="lineNum">     362</span>              :   assign dmem_result_M = dmem_respstream_msg_data;</span>
<span id="L363"><span class="lineNum">     363</span>              : </span>
<span id="L364"><span class="lineNum">     364</span>              : // Writing Result Select Mux</span>
<span id="L365"><span class="lineNum">     365</span>              :   vc_Mux2#(32) wb_result_sel_mux_M</span>
<span id="L366"><span class="lineNum">     366</span>              :   (</span>
<span id="L367"><span class="lineNum">     367</span>              :     .in0    (ex_result_M),</span>
<span id="L368"><span class="lineNum">     368</span>              :     .in1    (dmem_result_M),</span>
<span id="L369"><span class="lineNum">     369</span>              :     .sel    (wb_result_sel_M),</span>
<span id="L370"><span class="lineNum">     370</span>              :     .out    (wb_result_M)</span>
<span id="L371"><span class="lineNum">     371</span>              :   );</span>
<span id="L372"><span class="lineNum">     372</span>              : </span>
<span id="L373"><span class="lineNum">     373</span>              : //--------------------------------------------------------------------</span>
<span id="L374"><span class="lineNum">     374</span>              : // W stage</span>
<span id="L375"><span class="lineNum">     375</span>              : //--------------------------------------------------------------------</span>
<span id="L376"><span class="lineNum">     376</span>              : </span>
<span id="L377"><span class="lineNum">     377</span> <span class="tlaGNC">         766 :   logic [31:0] wb_result_W;                                // Selected Writing Result recevied in W stage</span></span>
<span id="L378"><span class="lineNum">     378</span>              : </span>
<span id="L379"><span class="lineNum">     379</span>              : // Register to Store Selected Writing Result</span>
<span id="L380"><span class="lineNum">     380</span>              :   vc_EnResetReg#(32, 0) wb_result_reg_W</span>
<span id="L381"><span class="lineNum">     381</span>              :   (</span>
<span id="L382"><span class="lineNum">     382</span>              :     .clk    (clk),</span>
<span id="L383"><span class="lineNum">     383</span>              :     .reset  (reset),</span>
<span id="L384"><span class="lineNum">     384</span>              :     .en     (reg_en_W),</span>
<span id="L385"><span class="lineNum">     385</span>              :     .d      (wb_result_M),</span>
<span id="L386"><span class="lineNum">     386</span>              :     .q      (wb_result_W)</span>
<span id="L387"><span class="lineNum">     387</span>              :   );</span>
<span id="L388"><span class="lineNum">     388</span>              : </span>
<span id="L389"><span class="lineNum">     389</span>              : // Assign Selected Writing Result to Mngr Communication Portion</span>
<span id="L390"><span class="lineNum">     390</span>              :   assign proc2mngr_data = wb_result_W;</span>
<span id="L391"><span class="lineNum">     391</span>              : </span>
<span id="L392"><span class="lineNum">     392</span>              : // Assign Selected Writing Result to Register Writing Data</span>
<span id="L393"><span class="lineNum">     393</span>              :   assign rf_wdata_W = wb_result_W;</span>
<span id="L394"><span class="lineNum">     394</span>              : </span>
<span id="L395"><span class="lineNum">     395</span>              : </span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [31:0] stats_en_W;                                // State Register Enable Signal</span></span>
<span id="L398"><span class="lineNum">     398</span>              : </span>
<span id="L399"><span class="lineNum">     399</span>              : // Assign State Register Enable Signal</span>
<span id="L400"><span class="lineNum">     400</span>              :   assign stats_en = | stats_en_W;</span>
<span id="L401"><span class="lineNum">     401</span>              : </span>
<span id="L402"><span class="lineNum">     402</span>              : // Register to Store States</span>
<span id="L403"><span class="lineNum">     403</span>              :   vc_EnResetReg#(32, 0) stats_en_reg_W</span>
<span id="L404"><span class="lineNum">     404</span>              :   (</span>
<span id="L405"><span class="lineNum">     405</span>              :    .clk    (clk),</span>
<span id="L406"><span class="lineNum">     406</span>              :    .reset  (reset),</span>
<span id="L407"><span class="lineNum">     407</span>              :    .en     (stats_en_wen_W),</span>
<span id="L408"><span class="lineNum">     408</span>              :    .d      (wb_result_W),</span>
<span id="L409"><span class="lineNum">     409</span>              :    .q      (stats_en_W)</span>
<span id="L410"><span class="lineNum">     410</span>              :   );</span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span>              : endmodule</span>
<span id="L413"><span class="lineNum">     413</span>              : </span>
<span id="L414"><span class="lineNum">     414</span>              : `endif </span>
<span id="L415"><span class="lineNum">     415</span>              : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
