PPA Report for cascadable_divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 9
IO Count: 3
Cell Count: 30

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 230.57 MHz
Reg-to-Reg Critical Path Delay: 3.637 ns

POWER METRICS:
-------------
Total Power Consumption: 0.596 W
