/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2021 ASPEED Technology Inc.
 */

#include <arm/armv7-m.dtsi>
#include <mem.h>
#include <dt-bindings/i2c/i2c.h>
#include <aspeed/ast10x0-irq.h>
#include <dt-bindings/clock/ast1030_clock.h>
#include <dt-bindings/reset/ast1030_reset.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};
	};

	sram0: memory@0 {
		compatible = "mmio-sram";
	};

	flash0: flash@20000000 {
		compatible = "serial-flash";
		label = "FLASH_ASPEED";
		erase-block-size = <4096>;
		write-block-size = <1>;
	};

	soc {
		syscon: syscon@7e6e2000 {
			reg = <0x7e6e2000 0x1000>;
			sysclk: sysclk {
				compatible = "aspeed,ast1030-clk";
				#clock-cells = <1>;
				label = "SYSCLK";
			};

			sysrst: sysrst {
				compatible = "aspeed,ast1030-rst";
				#reset-cells = <1>;
				label = "SYSRST";
			};
			pinmux: pinmux {
				compatible = "aspeed,ast1030-pinmux";
			};
		};

		pwm_tach: pwm_tach@7e610000 {
			reg = <0x7e610000 0x100>;
			pwm: pwm {
				compatible = "aspeed,ast1030-pwm";
				#pwm-cells = <3>;
				npwms = <16>;
				clocks = <&sysclk ASPEED_CLK_HCLK>;
				resets = <&sysrst ASPEED_RESET_PWM_TACH>;
				label = "PWM";
				status = "disabled";
			};
		};
		gpio0: gpio@7e780000 {
			reg = <0x7e780000 0x400>;
			interrupts = <11 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			gpio0_0: gpio0_0 {
					compatible = "aspeed,ast1030-gpio";
					#gpio-cells = <2>;
					gpio-controller;
					ngpios = <32>;
					interrupt-controller;
					#interrupt-cells = <2>;
					gpio-reserved = <0>;
					label = "GPIO0_0";
					pin-offset = <0>;
			};

			gpio0_32: gpio0_32 {
					compatible = "aspeed,ast1030-gpio";
					#gpio-cells = <2>;
					gpio-controller;
					ngpios = <32>;
					interrupt-controller;
					#interrupt-cells = <2>;
					gpio-reserved = <0>;
					label = "GPIO0_32";
					pin-offset = <32>;
			};

			gpio0_64: gpio0_64 {
					compatible = "aspeed,ast1030-gpio";
					#gpio-cells = <2>;
					gpio-controller;
					ngpios = <32>;
					interrupt-controller;
					#interrupt-cells = <2>;
					gpio-reserved = <0>;
					label = "GPIO0_64";
					pin-offset = <64>;
			};

			gpio0_96: gpio0_96 {
					compatible = "aspeed,ast1030-gpio";
					#gpio-cells = <2>;
					gpio-controller;
					ngpios = <32>;
					gpio-reserved-ranges = <7 2>;
					interrupt-controller;
					#interrupt-cells = <2>;
					gpio-reserved = <0>;
					label = "GPIO0_96";
					pin-offset = <96>;
			};

			gpio0_128: gpio0_128 {
					compatible = "aspeed,ast1030-gpio";
					#gpio-cells = <2>;
					gpio-controller;
					ngpios = <32>;
					gpio-reserved = <0x1f3e7c0>;
					interrupt-controller;
					#interrupt-cells = <2>;
					label = "GPIO0_128";
					pin-offset = <128>;
			};

			gpio0_160: gpio0_160 {
					compatible = "aspeed,ast1030-gpio";
					#gpio-cells = <2>;
					gpio-controller;
					ngpios = <8>;
					interrupt-controller;
					#interrupt-cells = <2>;
					gpio-reserved = <0>;
					label = "GPIO0_160";
					pin-offset = <160>;
			};
		};

		peci: peci@7e78b000 {
			compatible = "aspeed,ast1030-peci";
			reg = <0x7e78b000 0x100>;
			interrupts = <38 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_HCLK>;
			resets = <&sysrst ASPEED_RESET_PECI>;
			label = "PECI";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		uart0: serial@7e783000 {
			compatible = "aspeed,uart";
			reg = <0x7e783000 0x1000>;
			interrupts = <INTR_UART1 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART1>;
			dma = <0>;
			dma,channel = <0>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_0";
		};

		uart1: serial@7e78d000 {
			compatible = "aspeed,uart";
			reg = <0x7e78d000 0x100>;
			interrupts = <INTR_UART2 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART2>;
			dma = <0>;
			dma,channel = <1>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_1";
		};

		uart2: serial@7e78e000 {
			compatible = "aspeed,uart";
			reg = <0x7e78e000 0x100>;
			interrupts = <INTR_UART3 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART3>;
			dma = <0>;
			dma,channel = <2>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_2";
		};

		uart3: serial@7e78f000 {
			compatible = "aspeed,uart";
			reg = <0x7e78f000 0x100>;
			interrupts = <INTR_UART4 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART4>;
			dma = <0>;
			dma,channel = <3>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_3";
		};

		uart4: serial@7e784000 {
			compatible = "aspeed,uart";
			reg = <0x7e784000 0x1000>;
			interrupts = <INTR_UART5 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART5>;
			dma = <0>;
			dma,channel = <4>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_4";
		};

		uart5: serial@7e790000 {
			compatible = "aspeed,uart";
			reg = <0x7e790000 0x100>;
			interrupts = <INTR_UART6 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART6>;
			dma = <0>;
			dma,channel = <5>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_5";
		};

		uart6: serial@7e790100 {
			compatible = "aspeed,uart";
			reg = <0x7e790100 0x100>;
			interrupts = <INTR_UART7 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART7>;
			dma = <0>;
			dma,channel = <6>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_6";
		};

		uart7: serial@7e790200 {
			compatible = "aspeed,uart";
			reg = <0x7e790200 0x100>;
			interrupts = <INTR_UART8 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART8>;
			dma = <0>;
			dma,channel = <7>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_7";
		};

		uart8: serial@7e790300 {
			compatible = "aspeed,uart";
			reg = <0x7e790300 0x100>;
			interrupts = <INTR_UART9 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART9>;
			dma = <0>;
			dma,channel = <8>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_8";
		};

		uart9: serial@7e790400 {
			compatible = "aspeed,uart";
			reg = <0x7e790400 0x100>;
			interrupts = <INTR_UART10 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART10>;
			dma = <0>;
			dma,channel = <9>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_9";
		};

		uart10: serial@7e790500 {
			compatible = "aspeed,uart";
			reg = <0x7e790500 0x100>;
			interrupts = <INTR_UART11 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART11>;
			dma = <0>;
			dma,channel = <10>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_10";
		};

		uart11: serial@7e790600 {
			compatible = "aspeed,uart";
			reg = <0x7e790600 0x100>;
			interrupts = <INTR_UART12 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART12>;
			dma = <0>;
			dma,channel = <11>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_11";
		};

		uart12: serial@7e790700 {
			compatible = "aspeed,uart";
			reg = <0x7e790700 0x100>;
			interrupts = <INTR_UART13 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_UART13>;
			dma = <0>;
			dma,channel = <31>;
			virtual = <0>;
			virtual,port = <0>;
			virtual,sirq = <0>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "UART_12";
		};

		vuart0: serial@7e787000 {
			compatible = "aspeed,uart";
			reg = <0x7e787000 0x100>;
			interrupts = <INTR_VUART1 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_APB1>;
			dma = <0>;
			dma,channel = <12>;
			virtual = <1>;
			virtual,port = <0x3f8>;
			virtual,sirq = <4>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "VUART_0";
		};

		vuart1: serial@7e788000 {
			compatible = "aspeed,uart";
			reg = <0x7e788000 0x100>;
			interrupts = <INTR_VUART2 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_APB1>;
			dma = <0>;
			dma,channel = <13>;
			virtual = <1>;
			virtual,port = <0x2f8>;
			virtual,sirq = <3>;
			virtual,sirq-polarity = <0>;
			status = "disabled";
			label = "VUART_1";
		};

		i2c_gr: i2c-global-regs@7e7b0000 {
			compatible = "aspeed,i2c-global";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0000 0x20>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			resets = <&sysrst ASPEED_RESET_I2C>;
			label = "I2C_GLOBAL";
		};

		i2c0: i2c@7e7b0080 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0080 0x80>;
			interrupts = <110 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_0";
		};

		i2c1: i2c@7e7b0100 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0100 0x80>;
			interrupts = <111 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_1";
		};

		i2c2: i2c@7e7b0180 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0180 0x80>;
			interrupts = <112 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_2";
		};

		i2c3: i2c@7e7b0200 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0200 0x80>;
			interrupts = <113 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_3";
		};

		i2c4: i2c@7e7b0280 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0280 0x80>;
			interrupts = <114 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_4";
		};

		i2c5: i2c@7e7b0300 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0300 0x80>;
			interrupts = <115 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_5";
		};

		i2c6: i2c@7e7b0380 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0380 0x80>;
			interrupts = <116 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_6";
		};

		i2c7: i2c@7e7b0400 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0400 0x80>;
			interrupts = <117 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_7";
		};

		i2c8: i2c@7e7b0480 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0480 0x80>;
			interrupts = <118 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_8";
		};

		i2c9: i2c@7e7b0500 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0500 0x80>;
			interrupts = <119 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_9";
		};

		i2c10: i2c@7e7b0580 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0580 0x80>;
			interrupts = <120 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_10";
		};

		i2c11: i2c@7e7b0600 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0600 0x80>;
			interrupts = <121 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_11";
		};

		i2c12: i2c@7e7b0680 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0680 0x80>;
			interrupts = <122 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_12";
		};

		i2c13: i2c@7e7b0700 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0700 0x80>;
			interrupts = <123 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_13";
		};

		i2c14: i2c@7e7b0780 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0780 0x80>;
			interrupts = <124 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_14";
		};

		i2c15: i2c@7e7b0800 {
			compatible = "aspeed,i2c";
			clock-frequency = <I2C_BITRATE_FAST>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x7e7b0800 0x80>;
			interrupts = <125 0>;
			clocks = <&sysclk ASPEED_CLK_PCLK>;
			status = "disabled";
			label = "I2C_15";
		};

		espi: espi@7e6ee000 {
			compatible = "aspeed,espi";
			reg = <0x7e6ee000 0x800>;
			interrupts = <INTR_ESPI AST10X0_IRQ_DEFAULT_PRIORITY>;
			status = "disabled";
			label = "ESPI";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
