
---------- Begin Simulation Statistics ----------
final_tick                                27071012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846268                       # Number of bytes of host memory used
host_op_rate                                    90859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   628.17                       # Real time elapsed on the host
host_tick_rate                               43095284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      57074778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027071                       # Number of seconds simulated
sim_ticks                                 27071012000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  34967336                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22051818                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      57074778                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.804734                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.804734                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2506177                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2003771                       # number of floating regfile writes
system.cpu.idleCycles                         4839951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               691383                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7400287                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.415005                       # Inst execution rate
system.cpu.iew.exec_refs                     18524029                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7521637                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3534103                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11847325                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6526                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             52048                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8155106                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82988126                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              11002392                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1026397                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              76611261                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17742                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1392743                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 656193                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1406142                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          14031                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       502101                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         189282                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  80173691                       # num instructions consuming a value
system.cpu.iew.wb_count                      75180993                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648453                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51988875                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.388588                       # insts written-back per cycle
system.cpu.iew.wb_sent                       76252427                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                110024308                       # number of integer regfile reads
system.cpu.int_regfile_writes                57580697                       # number of integer regfile writes
system.cpu.ipc                               0.554098                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.554098                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1875882      2.42%      2.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              56545955     72.83%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                48955      0.06%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11265      0.01%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               44960      0.06%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6572      0.01%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                71383      0.09%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                37084      0.05%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              130272      0.17%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4389      0.01%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             100      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             570      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              63      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            174      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9499503     12.24%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5682230      7.32%     95.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1722981      2.22%     97.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1955110      2.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               77637658                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4505796                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8525862                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3944394                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7291862                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1615005                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020802                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  741125     45.89%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     19      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2381      0.15%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    431      0.03%     46.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   204      0.01%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 109234      6.76%     52.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                273871     16.96%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            415311     25.72%     95.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            72365      4.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               72870985                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          197770985                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     71236599                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         101622905                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82964874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  77637658                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23252                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25913266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            104452                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14371                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22647166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      49302074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.574734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.244028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27963305     56.72%     56.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3888062      7.89%     64.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3661835      7.43%     72.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3412245      6.92%     78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3329913      6.75%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2483964      5.04%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2336018      4.74%     95.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1380245      2.80%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              846487      1.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        49302074                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.433963                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            581871                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           792275                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11847325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8155106                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                35466317                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         54142025                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          427640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1257229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2516617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1057                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9681748                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7349068                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            697184                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4269780                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3778826                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.501656                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  534072                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1213                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          572694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             163039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           409655                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       106395                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24642432                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            574745                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     45748992                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.247564                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.264682                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        29750940     65.03%     65.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4489296      9.81%     74.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2292923      5.01%     79.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3329631      7.28%     87.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1363631      2.98%     90.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          711008      1.55%     91.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          525027      1.15%     92.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          441271      0.96%     93.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2845265      6.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     45748992                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074778                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256849                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281250                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264785     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074778                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2845265                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13968952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13968952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14366164                       # number of overall hits
system.cpu.dcache.overall_hits::total        14366164                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       433233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         433233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       439341                       # number of overall misses
system.cpu.dcache.overall_misses::total        439341                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11025219487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11025219487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11025219487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11025219487                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14402185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14402185                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14805505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14805505                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25448.706555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25448.706555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25094.902336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25094.902336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63837                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          580                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.498661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          145                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       210264                       # number of writebacks
system.cpu.dcache.writebacks::total            210264                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       136022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       136022                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136022                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       297211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       301319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       301319                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7380224989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7380224989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7483745989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7483745989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020352                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24831.601081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24831.601081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24836.621617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24836.621617                       # average overall mshr miss latency
system.cpu.dcache.replacements                 300158                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9502403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9502403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7449887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7449887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9856812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9856812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21020.592028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21020.592028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       133079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       133079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       221330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       221330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3937884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3937884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17791.914788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17791.914788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4466549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4466549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3575332487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3575332487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017342                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017342                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45358.424934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45358.424934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3442340489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3442340489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45364.985820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45364.985820                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       397212                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        397212                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6108                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6108                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       403320                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       403320                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015144                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015144                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    103521000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103521000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25199.853944                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25199.853944                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.368168                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14668033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            300670                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.784491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.368168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29911680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29911680                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 23912286                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10959140                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  13054369                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                720086                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 656193                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3701935                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                127391                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               88501684                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                561003                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    11010863                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7523466                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         59549                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         34406                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           25444719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       48356798                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9681748                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4475937                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      23042415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1563318                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4045                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         28583                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          638                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7514026                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                386109                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           49302074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.914496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.144525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 34093444     69.15%     69.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   666830      1.35%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1121701      2.28%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   986212      2.00%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1141221      2.31%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1160399      2.35%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1011068      2.05%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   883129      1.79%     83.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8238070     16.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             49302074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.178821                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.893147                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6494847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6494847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6494847                       # number of overall hits
system.cpu.icache.overall_hits::total         6494847                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1019171                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1019171                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1019171                       # number of overall misses
system.cpu.icache.overall_misses::total       1019171                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15673499981                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15673499981                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15673499981                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15673499981                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7514018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7514018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7514018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7514018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135636                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135636                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135636                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135636                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15378.675395                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15378.675395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15378.675395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15378.675395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11783                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               495                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.804040                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       957012                       # number of writebacks
system.cpu.icache.writebacks::total            957012                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        61043                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        61043                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        61043                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        61043                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       958128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       958128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       958128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       958128                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13931662487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13931662487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13931662487                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13931662487                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127512                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127512                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14540.502404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14540.502404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14540.502404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14540.502404                       # average overall mshr miss latency
system.cpu.icache.replacements                 957012                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6494847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6494847                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1019171                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1019171                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15673499981                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15673499981                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7514018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7514018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15378.675395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15378.675395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        61043                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        61043                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       958128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       958128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13931662487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13931662487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14540.502404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14540.502404                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.101455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7452974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            958127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.778691                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.101455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15986163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15986163                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7520181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        102791                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      701701                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4439997                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4203                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               14031                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3610622                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                24047                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  27071012000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 656193                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24433125                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5656561                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5055                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  13132983                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5418157                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               86168956                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 47546                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 401789                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  60840                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4844111                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            92788889                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   212086834                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                126962426                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2680178                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900064                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 28888731                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     120                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  93                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3242783                       # count of insts added to the skid buffer
system.cpu.rob.reads                        123717775                       # The number of ROB reads
system.cpu.rob.writes                       167002173                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074778                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               920953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               238790                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1159743                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              920953                       # number of overall hits
system.l2.overall_hits::.cpu.data              238790                       # number of overall hits
system.l2.overall_hits::total                 1159743                       # number of overall hits
system.l2.demand_misses::.cpu.inst              36491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61881                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98372                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             36491                       # number of overall misses
system.l2.overall_misses::.cpu.data             61881                       # number of overall misses
system.l2.overall_misses::total                 98372                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2735423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4483049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7218473000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2735423500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4483049500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7218473000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           957444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           300671                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1258115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          957444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          300671                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1258115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.205810                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.205810                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74961.593270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72446.300157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73379.345749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74961.593270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72446.300157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73379.345749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45811                       # number of writebacks
system.l2.writebacks::total                     45811                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         36491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        36491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2363350250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3851400250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6214750500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2363350250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3851400250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6214750500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.205806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.205806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078189                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64765.291442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62239.823045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63176.652672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64765.291442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62239.823045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63176.652672                       # average overall mshr miss latency
system.l2.replacements                          90947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       210264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           210264                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       210264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       210264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       956666                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           956666                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       956666                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       956666                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              648                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  648                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          648                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              648                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             32757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32757                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2973572500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2973572500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.565200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69833.317677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69833.317677                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2538232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2538232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.565200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.565200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59609.508936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59609.508936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         920953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             920953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        36491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2735423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2735423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       957444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         957444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74961.593270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74961.593270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        36491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2363350250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2363350250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038113                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038113                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64765.291442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64765.291442                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        206033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            206033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1509477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1509477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       225333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        225333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.085651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78211.243523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78211.243523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1313167750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1313167750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68043.305353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68043.305353                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8112.724486                       # Cycle average of tags in use
system.l2.tags.total_refs                     2515342                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.371872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.357868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3721.221529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4291.145089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.454251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.523821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20222787                       # Number of tag accesses
system.l2.tags.data_accesses                 20222787                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     36491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000951013500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2732                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2732                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45811                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98371                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45811                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    128                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45811                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   84650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.958272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.918732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.310744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2728     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2732                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.760615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.730972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1711     62.63%     62.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.39%     64.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              918     33.60%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      2.16%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2732                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6295744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2931904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    232.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   27070201500                       # Total gap between requests
system.mem_ctrls.avgGap                     187750.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2335424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3952128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2930560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 86270287.937517821789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 145991143.589312434196                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 108254541.795482203364                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        36491                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        61880                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45811                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1159121500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1810527500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 637749536500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31764.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29258.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13921318.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2335424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3960320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6295744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2335424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2335424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2931904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2931904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        36491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        61880                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          98371                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45811                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45811                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     86270288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    146293755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        232564043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     86270288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     86270288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    108304189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       108304189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    108304189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     86270288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    146293755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       340868232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                98243                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45790                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2852                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1127592750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             491215000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2969649000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11477.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30227.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               70469                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27765                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   201.280021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.952241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   237.931397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22048     48.15%     48.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12818     27.99%     76.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4145      9.05%     85.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1964      4.29%     89.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1234      2.69%     92.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          753      1.64%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          497      1.09%     94.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          382      0.83%     95.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1952      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6287552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2930560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              232.261432                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              108.254542                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.66                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       166690440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        88586685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      359784600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     120529800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2136488640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8142803400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3538171200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   14553054765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.588132                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9113550750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    903760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17053701250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       160314420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        85197750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      341670420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     118494000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2136488640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8129809680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3549113280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   14521088190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.407290                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9142424000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    903760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17024828000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45811                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44365                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42581                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55790                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       286918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       286918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 286918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9227648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9227648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9227648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98371                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            92947750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          122963750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1183459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       256075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       957012                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        958128                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       225333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2872583                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       902795                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3775378                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    122525120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32699776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              155224896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           91631                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2975680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1350394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1345903     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4490      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1350394                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  27071012000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2425584500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1437531317                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         451522113                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
