Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config_minimal }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config_minimal/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config_minimal/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11003: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11012: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11073: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11114: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11257: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11288: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11316: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11347: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11375: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11406: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11434: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11465: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11493: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11524: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11552: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11583: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11611: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11642: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11670: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11701: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11729: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11760: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11788: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11819: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11847: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11878: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11906: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11937: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11965: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11996: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12024: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12055: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12083: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12114: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12142: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12173: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12201: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12227: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12415: Port I_LOCK_O is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 37: Using initial value of soc_basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 103: Using initial value of soc_basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 116: Using initial value of soc_basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 162: Using initial value of soc_basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 173: Using initial value of soc_basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 179: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 281: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 294: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 295: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 335: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 336: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 352: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 389: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 417: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 455: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 614: Using initial value of soc_basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 630: Using initial value of soc_basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 646: Using initial value of soc_basesoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 662: Using initial value of soc_basesoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 804: Using initial value of soc_basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 818: Using initial value of soc_basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 832: Using initial value of soc_basesoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 846: Using initial value of soc_basesoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 923: Using initial value of soc_basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 939: Using initial value of soc_basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 955: Using initial value of soc_basesoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 971: Using initial value of soc_basesoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 986: Using initial value of soc_basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 987: Using initial value of soc_basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1034: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1035: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1051: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1123: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1124: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1140: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1212: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1213: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1229: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1301: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1302: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1318: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1390: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1391: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1407: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1479: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1480: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1496: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1568: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1569: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1585: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1657: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1658: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1674: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1726: Using initial value of soc_basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1727: Using initial value of soc_basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1728: Using initial value of soc_basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1746: Using initial value of soc_basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1747: Using initial value of soc_basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1762: Using initial value of soc_basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1763: Using initial value of soc_basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1768: Using initial value of soc_basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1769: Using initial value of soc_basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1770: Using initial value of soc_basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1771: Using initial value of soc_basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1772: Using initial value of soc_basesoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1773: Using initial value of soc_basesoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1774: Using initial value of soc_basesoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1775: Using initial value of soc_basesoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1801: Using initial value of soc_basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1806: Using initial value of soc_basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1830: Using initial value of soc_basesoc_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1831: Using initial value of soc_basesoc_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1870: Using initial value of soc_basesoc_wdata_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1871: Using initial value of soc_basesoc_wdata_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1981: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1982: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1983: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1984: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1985: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1986: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1987: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 1988: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 10963: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 10983: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 2870: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 2885: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 2899: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 2939: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 2944: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3162: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3163: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3167: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3213: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3238: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3239: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3243: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3293: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3380: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3381: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3384: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3385: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3408: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3440: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3456: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3476: Assignment to soc_basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3492: Assignment to soc_basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3508: Assignment to soc_basesoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3524: Assignment to soc_basesoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3897: Assignment to soc_basesoc_sdram_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 3902: Assignment to soc_basesoc_sdram_zqcs_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4013: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4014: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4015: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4175: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4176: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4177: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4337: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4338: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4339: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4499: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4500: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4501: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4661: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4662: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4663: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4823: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4824: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4825: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4985: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4986: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 4987: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5147: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5148: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5149: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5283: Assignment to soc_basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5320: Assignment to soc_basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5510: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5511: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5515: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5516: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5520: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5521: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5525: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5526: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5530: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5531: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5535: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5536: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5540: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5541: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5545: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5546: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5613: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5614: Assignment to soc_basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5684: Assignment to soc_basesoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5686: Assignment to soc_basesoc_port_wdata_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5687: Assignment to soc_basesoc_port_wdata_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5691: Assignment to soc_basesoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5717: Assignment to soc_basesoc_wdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5724: Assignment to soc_basesoc_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5725: Assignment to soc_basesoc_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5738: Assignment to soc_basesoc_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5764: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5787: Assignment to soc_basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5788: Assignment to soc_basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5792: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5818: Assignment to soc_basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5819: Assignment to soc_basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5821: Assignment to soc_basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5822: Assignment to soc_basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5823: Assignment to soc_basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5829: Assignment to soc_basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5830: Assignment to soc_basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5833: Assignment to soc_basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5836: Assignment to soc_basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5837: Assignment to soc_basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5839: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5840: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5842: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5843: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5844: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5873: Assignment to soc_basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5875: Assignment to soc_basesoc_ctrl_reset_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5878: Assignment to vns_basesoc_csrbankarray_csrbank0_scratch3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5881: Assignment to vns_basesoc_csrbankarray_csrbank0_scratch2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5884: Assignment to vns_basesoc_csrbankarray_csrbank0_scratch1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5887: Assignment to vns_basesoc_csrbankarray_csrbank0_scratch0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5888: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5889: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5890: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5891: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5892: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5893: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5894: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5895: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5896: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5897: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5898: Assignment to vns_basesoc_csrbankarray_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5908: Assignment to soc_basesoc_ctrl_bus_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5910: Assignment to vns_basesoc_csrbankarray_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5911: Assignment to vns_basesoc_csrbankarray_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5915: Assignment to vns_basesoc_csrbankarray_csrbank1_leds_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5917: Assignment to soc_front_panel_switches_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5928: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5929: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5930: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5931: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5932: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5933: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5934: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5935: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5936: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5937: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5938: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5939: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5940: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5941: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5942: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5943: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5944: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5945: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5946: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5947: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5948: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5949: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5950: Assignment to vns_basesoc_csrbankarray_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5952: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5953: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5954: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit19_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5955: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5956: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5957: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit18_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5958: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5959: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5960: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit17_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5961: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5962: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5963: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit16_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5964: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5965: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5966: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit15_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5967: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5968: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5969: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit14_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5970: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5971: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5972: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit13_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5973: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5974: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5975: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit12_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5976: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5977: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5978: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit11_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5979: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5980: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5981: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit10_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5982: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5983: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5984: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit9_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5985: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5986: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5987: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit8_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5988: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5989: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5990: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5991: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5992: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5993: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5994: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5995: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5996: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5997: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5998: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 5999: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6000: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6001: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6002: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6003: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6004: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6005: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6006: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6007: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6008: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6009: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6010: Assignment to vns_basesoc_csrbankarray_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6012: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6013: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6014: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6015: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6016: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6017: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6018: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6019: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6020: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6021: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6022: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6023: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6024: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6025: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6026: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6027: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6028: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6029: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6030: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6031: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6032: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6033: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6034: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6036: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6037: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6038: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6039: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6040: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6041: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6042: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6043: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6044: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6045: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6046: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6047: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6048: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6049: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6050: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6051: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6052: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6053: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6054: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6055: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6056: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6057: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6058: Assignment to vns_basesoc_csrbankarray_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6068: Assignment to soc_dna_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6089: Assignment to soc_git_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6098: Assignment to soc_platform_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6107: Assignment to soc_target_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6111: Assignment to vns_basesoc_csrbankarray_csrbank3_master_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6112: Assignment to vns_basesoc_csrbankarray_csrbank3_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6113: Assignment to vns_basesoc_csrbankarray_csrbank3_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6117: Assignment to vns_basesoc_csrbankarray_csrbank3_fx2_reset_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6120: Assignment to vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6123: Assignment to vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6126: Assignment to vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6129: Assignment to vns_basesoc_csrbankarray_csrbank3_mux_sel0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6132: Assignment to soc_opsis_i2c_master_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6141: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_control0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6144: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6145: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6147: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6150: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6153: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6156: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6159: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6162: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6165: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6168: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6169: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6170: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6171: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6172: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6173: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6174: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6175: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6176: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6177: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6178: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6179: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6183: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6184: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6186: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6189: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6192: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6195: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6198: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6201: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6204: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6207: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6208: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6209: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6210: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6211: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6212: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6213: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6214: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6215: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6216: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6217: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6218: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6222: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6223: Assignment to soc_basesoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6225: Assignment to soc_basesoc_sdram_phaseinjector2_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6228: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6231: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6234: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6237: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6240: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6243: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6246: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6247: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6248: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6249: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6250: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6251: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6252: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6253: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6254: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6255: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6256: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6257: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6261: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6262: Assignment to soc_basesoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6264: Assignment to soc_basesoc_sdram_phaseinjector3_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6267: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6270: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6273: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6276: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6279: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6282: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6285: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6286: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6287: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6288: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6289: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6290: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6291: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6292: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6293: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6294: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6295: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6296: Assignment to vns_basesoc_csrbankarray_csrbank4_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6298: Assignment to soc_basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6300: Assignment to soc_basesoc_sdram_bandwidth_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6301: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6302: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6303: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6304: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6305: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6306: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6307: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6308: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6310: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6311: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6312: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6313: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6314: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6315: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6316: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6317: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6319: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6320: Assignment to vns_basesoc_csrbankarray_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6335: Assignment to soc_basesoc_sdram_phaseinjector0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6348: Assignment to soc_basesoc_sdram_phaseinjector1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6361: Assignment to soc_basesoc_sdram_phaseinjector2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6374: Assignment to soc_basesoc_sdram_phaseinjector3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6378: Assignment to soc_basesoc_sdram_bandwidth_nreads_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6382: Assignment to soc_basesoc_sdram_bandwidth_nwrites_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6384: Assignment to soc_basesoc_sdram_bandwidth_data_width_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6388: Assignment to vns_basesoc_csrbankarray_csrbank5_bitbang0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6389: Assignment to vns_basesoc_csrbankarray_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6390: Assignment to vns_basesoc_csrbankarray_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6394: Assignment to vns_basesoc_csrbankarray_csrbank5_bitbang_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6397: Assignment to soc_spiflash_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6402: Assignment to vns_basesoc_csrbankarray_csrbank6_load3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6405: Assignment to vns_basesoc_csrbankarray_csrbank6_load2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6408: Assignment to vns_basesoc_csrbankarray_csrbank6_load1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6411: Assignment to vns_basesoc_csrbankarray_csrbank6_load0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6414: Assignment to vns_basesoc_csrbankarray_csrbank6_reload3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6417: Assignment to vns_basesoc_csrbankarray_csrbank6_reload2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6420: Assignment to vns_basesoc_csrbankarray_csrbank6_reload1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6423: Assignment to vns_basesoc_csrbankarray_csrbank6_reload0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6426: Assignment to vns_basesoc_csrbankarray_csrbank6_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6429: Assignment to vns_basesoc_csrbankarray_csrbank6_update_value0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6430: Assignment to vns_basesoc_csrbankarray_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6431: Assignment to vns_basesoc_csrbankarray_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6432: Assignment to vns_basesoc_csrbankarray_csrbank6_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6433: Assignment to vns_basesoc_csrbankarray_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6434: Assignment to vns_basesoc_csrbankarray_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6435: Assignment to vns_basesoc_csrbankarray_csrbank6_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6436: Assignment to vns_basesoc_csrbankarray_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6437: Assignment to vns_basesoc_csrbankarray_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6438: Assignment to vns_basesoc_csrbankarray_csrbank6_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6439: Assignment to vns_basesoc_csrbankarray_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6440: Assignment to vns_basesoc_csrbankarray_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6442: Assignment to soc_basesoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6443: Assignment to soc_basesoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6444: Assignment to soc_basesoc_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6447: Assignment to soc_basesoc_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6450: Assignment to vns_basesoc_csrbankarray_csrbank6_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6465: Assignment to soc_basesoc_value_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6470: Assignment to soc_suart_rxtx_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6471: Assignment to vns_basesoc_csrbankarray_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6472: Assignment to vns_basesoc_csrbankarray_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6474: Assignment to vns_basesoc_csrbankarray_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6475: Assignment to vns_basesoc_csrbankarray_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6477: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6478: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6479: Assignment to soc_suart_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6482: Assignment to soc_suart_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6485: Assignment to vns_basesoc_csrbankarray_csrbank7_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6487: Assignment to soc_suart_txfull_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6489: Assignment to soc_suart_rxempty_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6512: Assignment to vns_basesoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 6521: Assignment to vns_basesoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 8077: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 8078: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 8043: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 8151: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 8348: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 9675: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 8114: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11046: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11049: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11144: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11160: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 11177: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12264: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12278: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12292: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12306: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12320: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12334: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12348: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12362: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 890. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 406: Assignment to shift ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12530: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" Line 12550: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" line 12417: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" line 12417: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" line 12417: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" line 12417: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" line 12417: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32.minimal/gateware/top.v" line 12417: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_basesoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_sram_bus_ack>.
    Found 32-bit register for signal <soc_basesoc_value>.
    Found 32-bit register for signal <soc_basesoc_value_status>.
    Found 1-bit register for signal <soc_basesoc_zero_pending>.
    Found 1-bit register for signal <soc_basesoc_zero_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_bus_wishbone_ack>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_basesoc_sdram_timer_count1>.
    Found 1-bit register for signal <soc_basesoc_sdram_postponer_req_o>.
    Found 1-bit register for signal <soc_basesoc_sdram_postponer_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_sequencer_count>.
    Found 14-bit register for signal <soc_basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_basesoc_sdram_sequencer_done1>.
    Found 6-bit register for signal <soc_basesoc_sdram_sequencer_counter>.
    Found 26-bit register for signal <soc_basesoc_sdram_zqcs_timer_count1>.
    Found 1-bit register for signal <soc_basesoc_sdram_zqcs_executer_done>.
    Found 5-bit register for signal <soc_basesoc_sdram_zqcs_executer_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_basesoc_sdram_time0>.
    Found 4-bit register for signal <soc_basesoc_sdram_time1>.
    Found 3-bit register for signal <soc_basesoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_basesoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_basesoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_basesoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_basesoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_basesoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_basesoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_basesoc_count>.
    Found 1-bit register for signal <vns_basesoc_grant>.
    Found 5-bit register for signal <vns_basesoc_slave_sel_r>.
    Found 20-bit register for signal <vns_basesoc_count>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage<0>>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage>.
    Found 1-bit register for signal <vns_basesoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_basesoc_sdram_storage>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector0_command_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector0_baddress_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector1_command_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector1_baddress_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector2_command_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector2_baddress_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector3_command_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector3_baddress_storage>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage<0>>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_load_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_load_storage<0>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<31>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<30>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<29>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<28>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<27>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<26>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<25>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<24>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<23>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<22>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<21>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<20>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<19>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<18>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<17>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<16>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<15>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<14>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<13>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<12>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<11>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<10>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<9>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<8>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<7>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<6>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<5>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<4>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<3>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<2>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<1>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage<0>>.
    Found 1-bit register for signal <soc_basesoc_en_storage>.
    Found 1-bit register for signal <soc_basesoc_update_value_storage>.
    Found 1-bit register for signal <soc_basesoc_update_value_re>.
    Found 1-bit register for signal <soc_basesoc_eventmanager_storage>.
    Found 8-bit register for signal <vns_basesoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 32-bit register for signal <memdat>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memdat_2>.
    Found 10-bit register for signal <memdat_4>.
    Found 9-bit register for signal <memadr_2>.
    Found 11-bit register for signal <soc_crg_por>.
    Found finite state machine <FSM_0> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <soc_basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <soc_basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1763_OUT> created at line 8036.
    Found 32-bit subtractor for signal <soc_basesoc_value[31]_GND_1_o_sub_1785_OUT> created at line 8132.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_1845_OUT> created at line 8306.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_1854_OUT> created at line 8328.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_1878_OUT> created at line 8375.
    Found 9-bit subtractor for signal <soc_basesoc_sdram_timer_count1[8]_GND_1_o_sub_1885_OUT> created at line 8402.
    Found 26-bit subtractor for signal <soc_basesoc_sdram_zqcs_timer_count1[25]_GND_1_o_sub_1903_OUT> created at line 8463.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1925_OUT> created at line 8522.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1929_OUT> created at line 8545.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_1933_OUT> created at line 8560.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_1937_OUT> created at line 8575.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1949_OUT> created at line 8602.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1953_OUT> created at line 8625.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_1957_OUT> created at line 8640.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_1961_OUT> created at line 8655.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1973_OUT> created at line 8682.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1977_OUT> created at line 8705.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_1981_OUT> created at line 8720.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_1985_OUT> created at line 8735.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1997_OUT> created at line 8762.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2001_OUT> created at line 8785.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_2005_OUT> created at line 8800.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_2009_OUT> created at line 8815.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2021_OUT> created at line 8842.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2025_OUT> created at line 8865.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_2029_OUT> created at line 8880.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_2033_OUT> created at line 8895.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2045_OUT> created at line 8922.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2049_OUT> created at line 8945.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_2053_OUT> created at line 8960.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_2057_OUT> created at line 8975.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2069_OUT> created at line 9002.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2073_OUT> created at line 9025.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_2077_OUT> created at line 9040.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_2081_OUT> created at line 9055.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2093_OUT> created at line 9082.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2097_OUT> created at line 9105.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_2101_OUT> created at line 9120.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_2105_OUT> created at line 9135.
    Found 5-bit subtractor for signal <soc_basesoc_sdram_time0[4]_GND_1_o_sub_2109_OUT> created at line 9146.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_time1[3]_GND_1_o_sub_2112_OUT> created at line 9153.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_twtrcon_count[2]_GND_1_o_sub_2236_OUT> created at line 9707.
    Found 20-bit subtractor for signal <vns_basesoc_count[19]_GND_1_o_sub_2301_OUT> created at line 9818.
    Found 2-bit adder for signal <n6221> created at line 5424.
    Found 2-bit adder for signal <soc_basesoc_sdram_tfawcon_count> created at line 5424.
    Found 30-bit adder for signal <soc_basesoc_adr[29]_GND_1_o_add_873_OUT> created at line 5764.
    Found 1-bit adder for signal <soc_basesoc_count_PWR_1_o_add_875_OUT<0>> created at line 5766.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_1768_OUT<0>> created at line 8047.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_1769_OUT<0>> created at line 8049.
    Found 32-bit adder for signal <soc_basesoc_ctrl_bus_errors[31]_GND_1_o_add_1780_OUT> created at line 8117.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1789_OUT> created at line 8149.
    Found 4-bit adder for signal <n6238> created at line 8156.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_1796_OUT> created at line 8170.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_1810_OUT> created at line 8221.
    Found 33-bit adder for signal <n6244> created at line 8237.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_1822_OUT> created at line 8250.
    Found 33-bit adder for signal <n6248> created at line 8269.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_1838_OUT> created at line 8295.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_1840_OUT> created at line 8298.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_1842_OUT> created at line 8302.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_1847_OUT> created at line 8317.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_1849_OUT> created at line 8320.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_1851_OUT> created at line 8324.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_1859_OUT> created at line 8340.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_1872_OUT> created at line 8366.
    Found 1-bit adder for signal <soc_basesoc_sdram_postponer_count_GND_1_o_add_1886_OUT<0>> created at line 8409.
    Found 1-bit adder for signal <soc_basesoc_sdram_sequencer_count_GND_1_o_add_1889_OUT<0>> created at line 8418.
    Found 6-bit adder for signal <soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_add_1898_OUT> created at line 8455.
    Found 5-bit adder for signal <soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_add_1912_OUT> created at line 8494.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1918_OUT> created at line 8511.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1920_OUT> created at line 8514.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1922_OUT> created at line 8518.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1942_OUT> created at line 8591.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1944_OUT> created at line 8594.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1946_OUT> created at line 8598.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1966_OUT> created at line 8671.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1968_OUT> created at line 8674.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1970_OUT> created at line 8678.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1990_OUT> created at line 8751.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1992_OUT> created at line 8754.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1994_OUT> created at line 8758.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2014_OUT> created at line 8831.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2016_OUT> created at line 8834.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2018_OUT> created at line 8838.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2038_OUT> created at line 8911.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2040_OUT> created at line 8914.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2042_OUT> created at line 8918.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2062_OUT> created at line 8991.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2064_OUT> created at line 8994.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2066_OUT> created at line 8998.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2086_OUT> created at line 9071.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2088_OUT> created at line 9074.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2090_OUT> created at line 9078.
    Found 1-bit adder for signal <soc_basesoc_sdram_trrdcon_count_GND_1_o_add_2230_OUT<0>> created at line 9668.
    Found 25-bit adder for signal <n6326> created at line 9718.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2240_OUT> created at line 9727.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2242_OUT> created at line 9730.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_2684_OUT> created at line 10924.
    Found 1-bit 4-to-1 multiplexer for signal <soc_basesoc_sdram_cmd_valid> created at line 3910.
    Found 1-bit 3-to-1 multiplexer for signal <soc_basesoc_sdram_cmd_last> created at line 3910.
    Found 32-bit 4-to-1 multiplexer for signal <soc_basesoc_interface0_wb_sdram_dat_r> created at line 5594.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 6597.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 6626.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 6684.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 6713.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 6771.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 6800.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 6829.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 6858.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 6887.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 6945.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 6974.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 7032.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 7061.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 7090.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 7551.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 7568.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 7585.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 7602.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 7619.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 7636.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 7670.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 7687.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 7704.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 7721.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 7738.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 7755.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 7772.
    Found 8-bit 12-to-1 multiplexer for signal <vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2303_OUT> created at line 9825.
    Found 8-bit 8-to-1 multiplexer for signal <vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_GND_1_o_wide_mux_2310_OUT> created at line 10023.
    Found 8-bit 63-to-1 multiplexer for signal <vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_2318_OUT> created at line 10079.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2329_OUT> created at line 10383.
    Found 8-bit 21-to-1 multiplexer for signal <vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT> created at line 10405.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2334_OUT> created at line 10499.
    Found 1-bit 8-to-1 multiplexer for signal <_n11097> created at line 8185.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 11143
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11180
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11180
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11180
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11180
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 12447
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 12450
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o> created at line 2975
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_row_hit> created at line 3960
    Found 14-bit comparator not equal for signal <n0527> created at line 3976
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_row_hit> created at line 4122
    Found 14-bit comparator not equal for signal <n0619> created at line 4138
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_row_hit> created at line 4284
    Found 14-bit comparator not equal for signal <n0706> created at line 4300
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_row_hit> created at line 4446
    Found 14-bit comparator not equal for signal <n0793> created at line 4462
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_row_hit> created at line 4608
    Found 14-bit comparator not equal for signal <n0880> created at line 4624
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_row_hit> created at line 4770
    Found 14-bit comparator not equal for signal <n0967> created at line 4786
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_row_hit> created at line 4932
    Found 14-bit comparator not equal for signal <n1054> created at line 4948
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_row_hit> created at line 5094
    Found 14-bit comparator not equal for signal <n1141> created at line 5110
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_610_o> created at line 5305
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_611_o> created at line 5305
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_612_o> created at line 5306
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_613_o> created at line 5306
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_614_o> created at line 5307
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_615_o> created at line 5307
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_616_o> created at line 5308
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_617_o> created at line 5308
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_618_o> created at line 5309
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_619_o> created at line 5309
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_620_o> created at line 5310
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_621_o> created at line 5310
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_622_o> created at line 5311
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_623_o> created at line 5311
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_624_o> created at line 5312
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_625_o> created at line 5312
    Found 23-bit comparator equal for signal <soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o> created at line 5629
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1759_o> created at line 8026
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_1768_o> created at line 8044
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o> created at line 8148
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_2683_o> created at line 10909
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_2747_o> created at line 11138
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred  88 Adder/Subtractor(s).
	inferred 2225 D-type flip-flop(s).
	inferred  39 Comparator(s).
	inferred 1057 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred  15 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 512
        icache_bytes_per_line = 16
        icache_base_address = 0
        icache_limit = 0
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_22_o_add_184_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 374 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <valid_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <wb_data_f>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_23_o_add_6_OUT> created at line 565.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 251 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  22 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_27_o_GND_27_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_29_o_sub_54_OUT> created at line 302.
    Found 32-bit adder for signal <p[31]_a[31]_add_40_OUT> created at line 278.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 98
 1-bit adder                                           : 6
 11-bit subtractor                                     : 1
 2-bit adder                                           : 3
 2-bit subtractor                                      : 16
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 2
 3-bit adder                                           : 16
 3-bit subtractor                                      : 9
 30-bit adder                                          : 3
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 9
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 510
 1-bit register                                        : 273
 10-bit register                                       : 2
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 11
 15-bit register                                       : 3
 2-bit register                                        : 25
 20-bit register                                       : 1
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 2
 3-bit register                                        : 38
 30-bit register                                       : 8
 32-bit register                                       : 36
 33-bit register                                       : 2
 4-bit register                                        : 26
 5-bit register                                        : 9
 57-bit register                                       : 1
 6-bit register                                        : 8
 7-bit register                                        : 2
 8-bit register                                        : 43
 9-bit register                                        : 2
# Comparators                                          : 47
 1-bit comparator equal                                : 19
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1181
 1-bit 2-to-1 multiplexer                              : 946
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 8-to-1 multiplexer                              : 14
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 17
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 14
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 54
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_basesoc_sdram_timer_count1>: 1 register on signal <soc_basesoc_sdram_timer_count1>.
The following registers are absorbed into counter <soc_basesoc_sdram_zqcs_timer_count1>: 1 register on signal <soc_basesoc_sdram_zqcs_timer_count1>.
The following registers are absorbed into counter <soc_basesoc_ctrl_bus_errors>: 1 register on signal <soc_basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_basesoc_sdram_postponer_count>: 1 register on signal <soc_basesoc_sdram_postponer_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_sequencer_count>: 1 register on signal <soc_basesoc_sdram_sequencer_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_twtrcon_count>: 1 register on signal <soc_basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nreads>: 1 register on signal <soc_basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_time1>: 1 register on signal <soc_basesoc_sdram_time1>.
The following registers are absorbed into counter <soc_basesoc_sdram_time0>: 1 register on signal <soc_basesoc_sdram_time0>.
The following registers are absorbed into counter <soc_basesoc_sdram_trrdcon_count>: 1 register on signal <soc_basesoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_basesoc_count>: 1 register on signal <vns_basesoc_count>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <soc_basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(soc_basesoc_tag_di_dirty,"0000",vns_rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",vns_rhs_array_muxed45<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <memdat_4_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_4_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port distributed RAM                   : 2
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 19
 1-bit adder                                           : 1
 2-bit adder carry in                                  : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 76
 1-bit up counter                                      : 5
 11-bit down counter                                   : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 1
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 2
 3-bit down counter                                    : 9
 3-bit up counter                                      : 16
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Registers                                            : 2748
 Flip-Flops                                            : 2748
# Comparators                                          : 47
 1-bit comparator equal                                : 19
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1306
 1-bit 2-to-1 multiplexer                              : 1079
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 70
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 14
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 15
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 5
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <i_lock_o> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_refresher_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <vns_litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <soc_basesoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <soc_basesoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_15> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 001   | 001
 100   | 100
 101   | 101
-------------------
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_txen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_rxen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_postponer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> <soc_half_rate_phy_record3_wrdata_mask_0> <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/pc_w_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_sequencer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_opsis_i2c_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_basesoc_sdram_bandwidth_counter_0> <soc_opsis_i2c_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 23.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_13_BRB1> <lm32_cpu/load_store_unit/store_data_m_21_BRB0> <lm32_cpu/load_store_unit/store_data_m_29_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/logic_op_x_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_10_BRB1> <lm32_cpu/load_store_unit/store_data_m_18_BRB0> <lm32_cpu/load_store_unit/store_data_m_26_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_15_BRB1> <lm32_cpu/load_store_unit/store_data_m_23_BRB0> <lm32_cpu/load_store_unit/store_data_m_31_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_12_BRB1> <lm32_cpu/load_store_unit/store_data_m_20_BRB0> <lm32_cpu/load_store_unit/store_data_m_28_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_9_BRB1> <lm32_cpu/load_store_unit/store_data_m_17_BRB0> <lm32_cpu/load_store_unit/store_data_m_25_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/size_m_1> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_15_BRB0> <lm32_cpu/load_store_unit/store_data_m_14_BRB0> <lm32_cpu/load_store_unit/store_data_m_13_BRB0> <lm32_cpu/load_store_unit/store_data_m_12_BRB0> <lm32_cpu/load_store_unit/store_data_m_11_BRB0> <lm32_cpu/load_store_unit/store_data_m_10_BRB0> <lm32_cpu/load_store_unit/store_data_m_9_BRB0> <lm32_cpu/load_store_unit/store_data_m_8_BRB0> <lm32_cpu/load_store_unit/store_data_m_31_BRB0> <lm32_cpu/load_store_unit/store_data_m_30_BRB0> <lm32_cpu/load_store_unit/store_data_m_29_BRB0> <lm32_cpu/load_store_unit/store_data_m_28_BRB0> <lm32_cpu/load_store_unit/store_data_m_27_BRB0> <lm32_cpu/load_store_unit/store_data_m_26_BRB0> <lm32_cpu/load_store_unit/store_data_m_25_BRB0> <lm32_cpu/load_store_unit/store_data_m_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_14_BRB1> <lm32_cpu/load_store_unit/store_data_m_22_BRB0> <lm32_cpu/load_store_unit/store_data_m_30_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_11_BRB1> <lm32_cpu/load_store_unit/store_data_m_19_BRB0> <lm32_cpu/load_store_unit/store_data_m_27_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/store_data_m_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <lm32_cpu/load_store_unit/store_data_m_8_BRB1> <lm32_cpu/load_store_unit/store_data_m_16_BRB0> <lm32_cpu/load_store_unit/store_data_m_24_BRB4> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB4 ddram_cas_n_BRB5 ddram_cas_n_BRB6 ddram_cas_n_BRB10 .
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB1 ddram_ras_n_BRB2 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB8 ddram_ras_n_BRB10 ddram_ras_n_BRB11 ddram_ras_n_BRB12 ddram_ras_n_BRB14 ddram_ras_n_BRB15 ddram_ras_n_BRB18 ddram_ras_n_BRB19 ddram_ras_n_BRB23 ddram_ras_n_BRB27 ddram_ras_n_BRB28 ddram_ras_n_BRB31 ddram_ras_n_BRB32 ddram_ras_n_BRB34 ddram_ras_n_BRB35 ddram_ras_n_BRB36 ddram_ras_n_BRB37 ddram_ras_n_BRB38 ddram_ras_n_BRB39 ddram_ras_n_BRB41 ddram_ras_n_BRB42 ddram_ras_n_BRB56 .
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB4 ddram_we_n_BRB5 ddram_we_n_BRB6 ddram_we_n_BRB10 .
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 lm32_cpu/branch_x_BRB2 lm32_cpu/branch_x_BRB3 lm32_cpu/branch_x_BRB4 .
	Register(s) lm32_cpu/load_store_unit/byte_enable_m_1 has(ve) been backward balanced into : lm32_cpu/load_store_unit/byte_enable_m_1_BRB1 .
	Register(s) lm32_cpu/load_store_unit/byte_enable_m_3 has(ve) been backward balanced into : lm32_cpu/load_store_unit/byte_enable_m_3_BRB0 lm32_cpu/load_store_unit/byte_enable_m_3_BRB1 lm32_cpu/load_store_unit/byte_enable_m_3_BRB2 lm32_cpu/load_store_unit/byte_enable_m_3_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_10 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_10_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_11 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_11_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_12 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_12_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_13 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_13_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_14 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_14_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_15 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_15_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_16 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_16_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_17 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_17_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_18 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_18_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_19 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_19_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_20 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_20_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_21 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_21_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_22 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_22_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_23 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_23_BRB3.
	Register(s) lm32_cpu/load_store_unit/store_data_m_24 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_24_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_25 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_25_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_26 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_26_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_27 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_27_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_28 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_28_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_29 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_29_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_30 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_30_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_31 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_31_BRB2 lm32_cpu/load_store_unit/store_data_m_31_BRB3 .
	Register(s) lm32_cpu/load_store_unit/store_data_m_8 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_8_BRB2.
	Register(s) lm32_cpu/load_store_unit/store_data_m_9 has(ve) been backward balanced into : lm32_cpu/load_store_unit/store_data_m_9_BRB2.
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB2 lm32_cpu/m_bypass_enable_x_BRB5.
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB0 lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_r_drive_dq_0 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_0_BRB0 soc_half_rate_phy_r_drive_dq_0_BRB2 soc_half_rate_phy_r_drive_dq_0_BRB3 soc_half_rate_phy_r_drive_dq_0_BRB5 soc_half_rate_phy_r_drive_dq_0_BRB8 .
	Register(s) soc_half_rate_phy_r_drive_dq_1 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_1_BRB0 soc_half_rate_phy_r_drive_dq_1_BRB2 soc_half_rate_phy_r_drive_dq_1_BRB3 soc_half_rate_phy_r_drive_dq_1_BRB5 soc_half_rate_phy_r_drive_dq_1_BRB8 .
	Register(s) soc_half_rate_phy_r_drive_dq_2 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_2_BRB0 soc_half_rate_phy_r_drive_dq_2_BRB1 soc_half_rate_phy_r_drive_dq_2_BRB2 soc_half_rate_phy_r_drive_dq_2_BRB3 soc_half_rate_phy_r_drive_dq_2_BRB4 soc_half_rate_phy_r_drive_dq_2_BRB5.
	Register(s) soc_half_rate_phy_r_drive_dq_3 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_3_BRB0 soc_half_rate_phy_r_drive_dq_3_BRB1 soc_half_rate_phy_r_drive_dq_3_BRB2 soc_half_rate_phy_r_drive_dq_3_BRB3 soc_half_rate_phy_r_drive_dq_3_BRB4 soc_half_rate_phy_r_drive_dq_3_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4 soc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB10 soc_half_rate_phy_rddata_sr_2_BRB11 soc_half_rate_phy_rddata_sr_2_BRB12.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB9 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB11 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15 soc_half_rate_phy_rddata_sr_3_BRB16 soc_half_rate_phy_rddata_sr_3_BRB17 soc_half_rate_phy_rddata_sr_3_BRB18 soc_half_rate_phy_rddata_sr_3_BRB19 soc_half_rate_phy_rddata_sr_3_BRB20.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB9 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB11 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16 soc_half_rate_phy_rddata_sr_4_BRB18 soc_half_rate_phy_rddata_sr_4_BRB19 soc_half_rate_phy_rddata_sr_4_BRB20 soc_half_rate_phy_rddata_sr_4_BRB21 soc_half_rate_phy_rddata_sr_4_BRB22 soc_half_rate_phy_rddata_sr_4_BRB23 soc_half_rate_phy_rddata_sr_4_BRB24 soc_half_rate_phy_rddata_sr_4_BRB25.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB5 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB9 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16 soc_half_rate_phy_rddata_sr_5_BRB18 soc_half_rate_phy_rddata_sr_5_BRB19 soc_half_rate_phy_rddata_sr_5_BRB20 soc_half_rate_phy_rddata_sr_5_BRB21 soc_half_rate_phy_rddata_sr_5_BRB22 soc_half_rate_phy_rddata_sr_5_BRB23 soc_half_rate_phy_rddata_sr_5_BRB24 soc_half_rate_phy_rddata_sr_5_BRB25.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB8 soc_half_rate_phy_record0_cas_n_BRB9.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 soc_half_rate_phy_record0_odt_BRB1.
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB0 soc_half_rate_phy_record0_ras_n_BRB1 soc_half_rate_phy_record0_ras_n_BRB3 soc_half_rate_phy_record0_ras_n_BRB8 soc_half_rate_phy_record0_ras_n_BRB10 soc_half_rate_phy_record0_ras_n_BRB13 soc_half_rate_phy_record0_ras_n_BRB14 soc_half_rate_phy_record0_ras_n_BRB15 soc_half_rate_phy_record0_ras_n_BRB20 soc_half_rate_phy_record0_ras_n_BRB21 soc_half_rate_phy_record0_ras_n_BRB22 soc_half_rate_phy_record0_ras_n_BRB23 soc_half_rate_phy_record0_ras_n_BRB27 soc_half_rate_phy_record0_ras_n_BRB28 soc_half_rate_phy_record0_ras_n_BRB33 soc_half_rate_phy_record0_ras_n_BRB44 soc_half_rate_phy_record0_ras_n_BRB45.
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 .
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB1 soc_half_rate_phy_record0_we_n_BRB8 soc_half_rate_phy_record0_we_n_BRB9.
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB0 soc_half_rate_phy_record1_ras_n_BRB1 soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB4 soc_half_rate_phy_record1_ras_n_BRB5 soc_half_rate_phy_record1_ras_n_BRB6 soc_half_rate_phy_record1_ras_n_BRB8 soc_half_rate_phy_record1_ras_n_BRB12 soc_half_rate_phy_record1_ras_n_BRB13 soc_half_rate_phy_record1_ras_n_BRB22 soc_half_rate_phy_record1_ras_n_BRB23 soc_half_rate_phy_record1_ras_n_BRB24.
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB1 soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB4.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop soc_basesoc_sdram_storage_0 has been replicated 3 time(s)
FlipFlop soc_phase_sel has been replicated 3 time(s)
FlipFlop vns_basesoc_grant has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB3>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB8>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB2>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB12>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB14>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB15>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB27>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB34>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB37>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB42>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB0>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB1>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB2>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB3>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB4>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB5>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB23>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_1_BRB8>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB12>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB9>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB20>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB6>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB21>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB22>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB23>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB24>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB25>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3142
 Flip-Flops                                            : 3142
# Shift Registers                                      : 95
 2-bit shift register                                  : 48
 3-bit shift register                                  : 34
 4-bit shift register                                  : 8
 5-bit shift register                                  : 4
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5467
#      GND                         : 1
#      INV                         : 149
#      LUT1                        : 162
#      LUT2                        : 418
#      LUT3                        : 574
#      LUT4                        : 393
#      LUT5                        : 729
#      LUT6                        : 1788
#      MUXCY                       : 593
#      MUXF7                       : 94
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 533
# FlipFlops/Latches                : 3248
#      FD                          : 151
#      FDE                         : 144
#      FDP                         : 8
#      FDPE                        : 2
#      FDR                         : 792
#      FDRE                        : 1997
#      FDS                         : 63
#      FDSE                        : 86
#      ODDR2                       : 5
# RAMS                             : 293
#      RAM16X1D                    : 192
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 37
# Shift Registers                  : 95
#      SRLC16E                     : 95
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 62
#      BUFIO2                      : 1
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 31
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3248  out of  54576     5%  
 Number of Slice LUTs:                 4820  out of  27288    17%  
    Number used as Logic:              4213  out of  27288    15%  
    Number used as Memory:              607  out of   6408     9%  
       Number used as RAM:              512
       Number used as SRL:               95

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6126
   Number with an unused Flip Flop:    2878  out of   6126    46%  
   Number with an unused LUT:          1306  out of   6126    21%  
   Number of fully used LUT-FF pairs:  1942  out of   6126    31%  
   Number of unique control sets:       181

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    296    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               37  out of    116    31%  
    Number using Block RAM only:         37
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3266  |
clk100                             | PLL_ADV:CLKOUT2        | 166   |
clk100                             | PLL_ADV:CLKOUT4        | 203   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.902ns (Maximum Frequency: 112.328MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 8.194ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.902ns (frequency: 112.328MHz)
  Total number of paths / destination ports: 3368791 / 11747
-------------------------------------------------------------------------
Delay:               2.844ns (Levels of Logic = 2)
  Source:            lm32_cpu/load_store_unit/d_adr_o_26 (FF)
  Destination:       soc_half_rate_phy_record1_ras_n_BRB1 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: lm32_cpu/load_store_unit/d_adr_o_26 to soc_half_rate_phy_record1_ras_n_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.808  lm32_cpu/load_store_unit/d_adr_o_26 (lm32_cpu/load_store_unit/d_adr_o_26)
     LUT3:I0->O            5   0.205   1.079  Mmux_vns_rhs_array_muxed44171 (vns_rhs_array_muxed44<24>)
     LUT6:I0->O            1   0.203   0.000  vns_basesoc_slave_sel<2><28>1_1 (vns_basesoc_slave_sel<2><28>1)
     FD:D                      0.102          soc_half_rate_phy_record1_ras_n_BRB1
    ----------------------------------------
    Total                      2.844ns (0.957ns logic, 1.887ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 544 / 193
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_1 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n11990_inv1 (_n11990_inv)
     FDRE:CE                   0.322          soc_front_panel_count_1
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 512 / 191
-------------------------------------------------------------------------
Offset:              8.194ns (Levels of Logic = 5)
  Source:            ddram_ras_n_BRB4 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB4 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.277  ddram_ras_n_BRB4 (ddram_ras_n_BRB4)
     LUT6:I1->O            4   0.203   1.028  vns_basesoc_csrbankarray_csrbank4_sel<13>1 (N1987)
     LUT6:I1->O            3   0.203   0.898  soc_basesoc_sdram_phaseinjector3_command_issue_re1 (N1843)
     LUT5:I1->O            1   0.203   0.580  soc_half_rate_phy_record1_ras_n_glue_set (N1649)
     LUT3:I2->O            1   0.205   0.579  Mmux_vns_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      8.194ns (3.832ns logic, 4.362ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.214|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   16.697|         |    1.919|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 55.58 secs
 
--> 


Total memory usage is 487852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  740 (   0 filtered)
Number of infos    :   48 (   0 filtered)

