****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: DFF_266/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U1800/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U1943/Y (AND2X1_RVT)                     0.10       3.36 f
  U1791/Y (NBUFFX2_RVT)                    0.09       3.45 f
  U1736/Y (AND2X1_RVT)                     0.10       3.55 f
  U1944/Y (AND4X1_RVT)                     0.12       3.67 f
  U2936/Y (NAND4X0_RVT)                    0.05       3.72 r
  U2937/Y (NAND2X0_RVT)                    0.05       3.76 f
  U2597/Y (NAND4X0_RVT)                    0.06       3.82 r
  U2944/Y (AND4X1_RVT)                     0.12       3.94 r
  U2589/Y (NAND4X0_RVT)                    0.09       4.03 f
  U2585/Y (INVX0_RVT)                      0.10       4.13 r
  U1727/Y (INVX0_RVT)                      0.17       4.30 f
  U1663/Y (INVX0_RVT)                      0.31       4.61 r
  U2203/Y (MUX21X1_RVT)                    0.58       5.19 f
  U3404/Y (XOR2X1_RVT)                     0.19       5.38 r
  U3405/Y (MUX21X1_RVT)                    0.09       5.47 r
  DFF_266/q_reg/D (DFFX1_RVT)              0.01       5.48 r
  data arrival time                                   5.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_266/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.48
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.18


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_317/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1972/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U3009/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_317/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_317/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_454/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1972/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U2957/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_454/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_454/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_365/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1972/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U2990/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_365/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_365/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_106/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1971/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U3084/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_106/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_106/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_148/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1971/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U3074/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_148/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_148/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_181/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1971/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U3062/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_181/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_181/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_408/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1973/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U2978/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_408/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_408/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_312/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1973/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U3010/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_312/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_312/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: DFF_351/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1563/Y (NAND3X0_RVT)                    0.28       2.37 f
  U2083/Y (INVX0_RVT)                      0.09       2.46 r
  U1553/Y (AND3X2_RVT)                     0.19       2.66 r
  U2721/Y (NAND3X0_RVT)                    0.07       2.73 f
  U2219/Y (OA21X1_RVT)                     0.12       2.85 f
  U2084/Y (AND2X1_RVT)                     0.10       2.94 f
  U2077/Y (AND3X1_RVT)                     0.11       3.05 f
  U1583/Y (NAND3X0_RVT)                    0.09       3.14 r
  U1800/Y (NBUFFX2_RVT)                    0.10       3.24 r
  U1943/Y (AND2X1_RVT)                     0.10       3.34 r
  U1791/Y (NBUFFX2_RVT)                    0.09       3.43 r
  U1736/Y (AND2X1_RVT)                     0.10       3.53 r
  U1944/Y (AND4X1_RVT)                     0.12       3.65 r
  U2936/Y (NAND4X0_RVT)                    0.06       3.71 f
  U2937/Y (NAND2X0_RVT)                    0.06       3.77 r
  U2597/Y (NAND4X0_RVT)                    0.07       3.84 f
  U1797/Y (AND4X1_RVT)                     0.15       3.99 f
  U1824/Y (NAND4X0_RVT)                    0.19       4.18 r
  U2587/Y (NAND3X0_RVT)                    0.27       4.45 f
  U2586/Y (INVX0_RVT)                      0.11       4.56 r
  U1974/Y (AND3X1_RVT)                     0.36       4.92 r
  U1973/Y (NBUFFX2_RVT)                    0.18       5.10 r
  U2992/Y (MUX21X1_RVT)                    0.32       5.43 r
  DFF_351/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_351/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_144/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3469/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_144/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_144/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_192/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3439/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_192/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_192/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_73/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3103/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_73/q_reg/D (DFFX1_RVT)               0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_73/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_482/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3280/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_482/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_482/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_495/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3268/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_495/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_495/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_260/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3409/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_260/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_260/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_435/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1718/Y (INVX0_RVT)                      0.10       2.67 f
  U2656/Y (IBUFFX2_RVT)                    0.37       3.04 r
  U3303/Y (MUX21X1_RVT)                    2.39       5.43 r
  DFF_435/q_reg/D (DFFX1_RVT)              0.01       5.44 r
  data arrival time                                   5.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_435/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.44
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.14


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: DFF_263/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U1800/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U1943/Y (AND2X1_RVT)                     0.10       3.36 f
  U1791/Y (NBUFFX2_RVT)                    0.09       3.45 f
  U1736/Y (AND2X1_RVT)                     0.10       3.55 f
  U1944/Y (AND4X1_RVT)                     0.12       3.67 f
  U2936/Y (NAND4X0_RVT)                    0.05       3.72 r
  U2937/Y (NAND2X0_RVT)                    0.05       3.76 f
  U2597/Y (NAND4X0_RVT)                    0.06       3.82 r
  U2944/Y (AND4X1_RVT)                     0.12       3.94 r
  U2589/Y (NAND4X0_RVT)                    0.09       4.03 f
  U2585/Y (INVX0_RVT)                      0.10       4.13 r
  U1727/Y (INVX0_RVT)                      0.17       4.30 f
  U1663/Y (INVX0_RVT)                      0.31       4.61 r
  U2203/Y (MUX21X1_RVT)                    0.56       5.17 r
  U2575/Y (MUX21X1_RVT)                    0.15       5.33 r
  U2192/Y (MUX21X1_RVT)                    0.09       5.42 r
  DFF_263/q_reg/D (DFFX1_RVT)              0.01       5.43 r
  data arrival time                                   5.43

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_263/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.43
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.13


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_413/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1720/Y (INVX0_RVT)                      0.09       2.66 f
  U1721/Y (IBUFFX2_RVT)                    0.23       2.88 r
  U3324/Y (MUX21X1_RVT)                    2.52       5.41 r
  DFF_413/q_reg/D (DFFX1_RVT)              0.01       5.42 r
  data arrival time                                   5.42

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_413/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.12


  Startpoint: g1696 (input port clocked by ideal_clock1)
  Endpoint: DFF_167/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g1696 (in)                               0.00       2.00 f
  U2762/Y (INVX0_RVT)                      0.13       2.13 r
  U2763/Y (NAND2X0_RVT)                    0.16       2.30 f
  U2655/Y (INVX0_RVT)                      0.27       2.57 r
  U1720/Y (INVX0_RVT)                      0.09       2.66 f
  U1721/Y (IBUFFX2_RVT)                    0.23       2.88 r
  U3461/Y (MUX21X1_RVT)                    2.52       5.41 r
  DFF_167/q_reg/D (DFFX1_RVT)              0.01       5.42 r
  data arrival time                                   5.42

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_167/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.42
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.12


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_212/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U3166/Y (INVX0_RVT)                      0.17       0.74 f
  U2367/Y (NAND2X0_RVT)                    0.71       1.45 r
  U3184/Y (INVX0_RVT)                      0.08       1.52 f
  U3185/Y (NAND2X0_RVT)                    0.09       1.61 r
  U1761/Y (INVX0_RVT)                      0.07       1.68 f
  U1987/Y (AND3X2_RVT)                     0.09       1.77 f
  U2107/Y (AND2X1_RVT)                     0.07       1.84 f
  U2318/Y (AO21X1_RVT)                     0.10       1.94 f
  U1596/Y (INVX1_RVT)                      0.10       2.04 r
  U1597/Y (NAND2X0_RVT)                    1.25       3.29 f
  U1979/Y (IBUFFX2_RVT)                    1.20       4.49 r
  U2317/Y (AOI221X1_RVT)                   0.34       4.83 f
  U2017/Y (XOR2X1_RVT)                     0.13       4.96 r
  U56/Y (AO21X2_RVT)                       0.10       5.06 r
  DFF_212/q_reg/D (DFFX1_RVT)              0.01       5.08 r
  data arrival time                                   5.08

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_212/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.78


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_300/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U3166/Y (INVX0_RVT)                      0.17       0.74 f
  U2367/Y (NAND2X0_RVT)                    0.71       1.45 r
  U3184/Y (INVX0_RVT)                      0.08       1.52 f
  U3185/Y (NAND2X0_RVT)                    0.09       1.61 r
  U1761/Y (INVX0_RVT)                      0.07       1.68 f
  U1987/Y (AND3X2_RVT)                     0.09       1.77 f
  U2107/Y (AND2X1_RVT)                     0.07       1.84 f
  U2318/Y (AO21X1_RVT)                     0.10       1.94 f
  U1596/Y (INVX1_RVT)                      0.10       2.04 r
  U1597/Y (NAND2X0_RVT)                    1.25       3.29 f
  U1979/Y (IBUFFX2_RVT)                    1.20       4.49 r
  U2341/Y (NOR2X0_RVT)                     0.32       4.81 f
  U2018/Y (XOR2X1_RVT)                     0.13       4.94 r
  U71/Y (AO21X2_RVT)                       0.10       5.04 r
  DFF_300/q_reg/D (DFFX1_RVT)              0.01       5.05 r
  data arrival time                                   5.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_300/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.05
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_449/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U3166/Y (INVX0_RVT)                      0.17       0.74 f
  U2367/Y (NAND2X0_RVT)                    0.71       1.45 r
  U3184/Y (INVX0_RVT)                      0.08       1.52 f
  U3185/Y (NAND2X0_RVT)                    0.09       1.61 r
  U1761/Y (INVX0_RVT)                      0.07       1.68 f
  U1987/Y (AND3X2_RVT)                     0.09       1.77 f
  U2107/Y (AND2X1_RVT)                     0.07       1.84 f
  U2318/Y (AO21X1_RVT)                     0.10       1.94 f
  U1596/Y (INVX1_RVT)                      0.10       2.04 r
  U1597/Y (NAND2X0_RVT)                    1.25       3.29 f
  U1979/Y (IBUFFX2_RVT)                    1.20       4.49 r
  U2346/Y (OA21X1_RVT)                     0.32       4.80 r
  U2345/Y (OR2X1_RVT)                      0.07       4.87 r
  U110/Y (AO21X2_RVT)                      0.10       4.96 r
  DFF_449/q_reg/D (DFFX1_RVT)              0.01       4.98 r
  data arrival time                                   4.98

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_449/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.98
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.68


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U3166/Y (INVX0_RVT)                      0.17       0.74 f
  U2367/Y (NAND2X0_RVT)                    0.71       1.45 r
  U3184/Y (INVX0_RVT)                      0.08       1.52 f
  U3185/Y (NAND2X0_RVT)                    0.09       1.61 r
  U1761/Y (INVX0_RVT)                      0.07       1.68 f
  U1987/Y (AND3X2_RVT)                     0.09       1.77 f
  U2107/Y (AND2X1_RVT)                     0.07       1.84 f
  U2318/Y (AO21X1_RVT)                     0.10       1.94 f
  U1596/Y (INVX1_RVT)                      0.10       2.04 r
  U1597/Y (NAND2X0_RVT)                    1.25       3.29 f
  U1979/Y (IBUFFX2_RVT)                    1.20       4.49 r
  U2343/Y (OA21X1_RVT)                     0.32       4.80 r
  U2342/Y (OR2X1_RVT)                      0.07       4.87 r
  U60/Y (AO21X2_RVT)                       0.10       4.96 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       4.98 r
  data arrival time                                   4.98

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.98
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.68


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_359/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U95/Y (AO21X2_RVT)                       1.61       4.92 r
  DFF_359/q_reg/D (DFFX1_RVT)              0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_359/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_381/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U103/Y (AO21X2_RVT)                      1.61       4.92 r
  DFF_381/q_reg/D (DFFX1_RVT)              0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_381/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_395/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U46/Y (AO21X2_RVT)                       1.61       4.92 r
  DFF_395/q_reg/D (DFFX1_RVT)              0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_395/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_450/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U157/Y (AO21X2_RVT)                      1.61       4.92 r
  DFF_450/q_reg/D (DFFX1_RVT)              0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_450/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_286/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U99/Y (AO21X2_RVT)                       1.61       4.92 r
  DFF_286/q_reg/D (DFFX1_RVT)              0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_286/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_57/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U140/Y (AO21X2_RVT)                      1.61       4.92 r
  DFF_57/q_reg/D (DFFX1_RVT)               0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_57/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_316/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U150/Y (AO21X2_RVT)                      1.61       4.92 r
  DFF_316/q_reg/D (DFFX1_RVT)              0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_316/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_11/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U146/Y (AO21X2_RVT)                      1.61       4.92 r
  DFF_11/q_reg/D (DFFX1_RVT)               0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_11/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_6/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U1960/Y (AND3X4_RVT)                     1.66       3.20 r
  U2117/Y (AND3X1_RVT)                     0.11       3.30 r
  U136/Y (AO21X2_RVT)                      1.61       4.92 r
  DFF_6/q_reg/D (DFFX1_RVT)                0.01       4.93 r
  data arrival time                                   4.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_6/q_reg/CLK (DFFX1_RVT)                         2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.93
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.63


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_271/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U3166/Y (INVX0_RVT)                      0.17       0.75 r
  U3188/Y (NAND3X0_RVT)                    0.77       1.51 f
  U2132/Y (NAND3X0_RVT)                    0.67       2.18 r
  U2433/Y (NAND3X0_RVT)                    0.45       2.63 f
  U2455/Y (OA22X1_RVT)                     0.13       2.75 f
  U2454/Y (OR2X2_RVT)                      0.07       2.82 f
  U2139/Y (NAND2X0_RVT)                    0.26       3.08 r
  U2064/Y (INVX1_RVT)                      0.11       3.20 f
  U52/Y (AO21X2_RVT)                       1.68       4.88 f
  DFF_271/q_reg/D (DFFX1_RVT)              0.01       4.89 f
  data arrival time                                   4.89

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_271/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  ---------------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -4.89
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_354/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U3166/Y (INVX0_RVT)                      0.17       0.75 r
  U3188/Y (NAND3X0_RVT)                    0.77       1.51 f
  U2132/Y (NAND3X0_RVT)                    0.67       2.18 r
  U2433/Y (NAND3X0_RVT)                    0.45       2.63 f
  U2455/Y (OA22X1_RVT)                     0.13       2.75 f
  U2454/Y (OR2X2_RVT)                      0.07       2.82 f
  U2139/Y (NAND2X0_RVT)                    0.26       3.08 r
  U2064/Y (INVX1_RVT)                      0.11       3.20 f
  U88/Y (AO21X2_RVT)                       1.68       4.88 f
  DFF_354/q_reg/D (DFFX1_RVT)              0.01       4.89 f
  data arrival time                                   4.89

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_354/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  ---------------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -4.89
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_461/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U3166/Y (INVX0_RVT)                      0.17       0.75 r
  U3188/Y (NAND3X0_RVT)                    0.77       1.51 f
  U2132/Y (NAND3X0_RVT)                    0.67       2.18 r
  U2433/Y (NAND3X0_RVT)                    0.45       2.63 f
  U2455/Y (OA22X1_RVT)                     0.13       2.75 f
  U2454/Y (OR2X2_RVT)                      0.07       2.82 f
  U2139/Y (NAND2X0_RVT)                    0.26       3.08 r
  U2064/Y (INVX1_RVT)                      0.11       3.20 f
  U77/Y (AO21X2_RVT)                       1.68       4.88 f
  DFF_461/q_reg/D (DFFX1_RVT)              0.01       4.89 f
  data arrival time                                   4.89

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_461/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  ---------------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -4.89
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_44/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U3166/Y (INVX0_RVT)                      0.17       0.75 r
  U3188/Y (NAND3X0_RVT)                    0.77       1.51 f
  U2132/Y (NAND3X0_RVT)                    0.67       2.18 r
  U2433/Y (NAND3X0_RVT)                    0.45       2.63 f
  U2455/Y (OA22X1_RVT)                     0.13       2.75 f
  U2454/Y (OR2X2_RVT)                      0.07       2.82 f
  U2139/Y (NAND2X0_RVT)                    0.26       3.08 r
  U2064/Y (INVX1_RVT)                      0.11       3.20 f
  U67/Y (AO21X2_RVT)                       1.68       4.88 f
  DFF_44/q_reg/D (DFFX1_RVT)               0.01       4.89 f
  data arrival time                                   4.89

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_44/q_reg/CLK (DFFX1_RVT)                        2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  ---------------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -4.89
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_333/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U3166/Y (INVX0_RVT)                      0.17       0.75 r
  U3188/Y (NAND3X0_RVT)                    0.77       1.51 f
  U2132/Y (NAND3X0_RVT)                    0.67       2.18 r
  U2433/Y (NAND3X0_RVT)                    0.45       2.63 f
  U2455/Y (OA22X1_RVT)                     0.13       2.75 f
  U2454/Y (OR2X2_RVT)                      0.07       2.82 f
  U2139/Y (NAND2X0_RVT)                    0.26       3.08 r
  U2064/Y (INVX1_RVT)                      0.11       3.20 f
  U81/Y (AO21X2_RVT)                       1.68       4.88 f
  DFF_333/q_reg/D (DFFX1_RVT)              0.01       4.89 f
  data arrival time                                   4.89

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_333/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  ---------------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -4.89
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_427/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U2130/Y (AND2X1_RVT)                     1.63       3.17 r
  U2416/Y (AO22X1_RVT)                     1.27       4.44 r
  DFF_427/q_reg/D (DFFX1_RVT)              0.01       4.45 r
  data arrival time                                   4.45

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_427/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.45
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.15


  Startpoint: DFF_362/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_488/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_362/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_362/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2314/Y (INVX0_RVT)                      0.27       0.85 f
  U2120/Y (NAND2X0_RVT)                    0.55       1.40 r
  U2396/Y (OR3X2_RVT)                      0.14       1.54 r
  U2130/Y (AND2X1_RVT)                     1.63       3.17 r
  U2421/Y (AO22X1_RVT)                     1.27       4.44 r
  DFF_488/q_reg/D (DFFX1_RVT)              0.01       4.45 r
  data arrival time                                   4.45

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_488/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.45
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.15


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************


  Startpoint: DFF_323/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g11163 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_323/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_323/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  U1656/Y (AND2X1_RVT)                     0.56       1.15 f
  U3219/Y (NAND2X0_RVT)                    0.74       1.89 r
  U1739/Y (OA22X1_RVT)                     0.13       2.01 r
  U2085/Y (OA221X1_RVT)                    0.08       2.10 r
  U1834/Y (XOR3X2_RVT)                     0.22       2.31 f
  g11163 (out)                             0.01       2.32 f
  data arrival time                                   2.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.32
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.37


  Startpoint: DFF_323/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g11206 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_323/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_323/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  U1656/Y (AND2X1_RVT)                     0.56       1.15 f
  U3219/Y (NAND2X0_RVT)                    0.74       1.89 r
  U1739/Y (OA22X1_RVT)                     0.13       2.01 r
  U2085/Y (OA221X1_RVT)                    0.08       2.10 r
  U3221/Y (AND2X1_RVT)                     0.12       2.21 r
  g11206 (out)                             0.01       2.22 r
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.22
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.27


  Startpoint: DFF_52/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10801 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_52/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_52/q_reg/Q (DFFX1_RVT)               0.18       0.58 f
  U2788/Y (INVX0_RVT)                      0.30       0.88 r
  U2793/Y (OA221X1_RVT)                    0.09       0.97 r
  U1942/Y (AND4X1_RVT)                     0.14       1.11 r
  U2614/Y (XNOR2X1_RVT)                    0.22       1.33 r
  U2240/Y (OA22X1_RVT)                     0.12       1.45 r
  U1841/Y (XOR3X2_RVT)                     0.17       1.62 f
  U2057/Y (OR2X1_RVT)                      0.11       1.73 f
  g10801 (out)                             0.01       1.74 f
  data arrival time                                   1.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.74
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: DFF_470/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10628 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_470/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_470/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  U2691/Y (INVX0_RVT)                      0.30       0.89 r
  U1819/Y (OA222X1_RVT)                    0.09       0.98 r
  U1952/Y (AND3X1_RVT)                     0.07       1.05 r
  U1943/Y (AND2X1_RVT)                     0.10       1.16 r
  U1791/Y (NBUFFX2_RVT)                    0.09       1.25 r
  U1736/Y (AND2X1_RVT)                     0.10       1.35 r
  U2608/Y (NBUFFX2_RVT)                    0.09       1.44 r
  U1781/Y (OA22X1_RVT)                     0.12       1.56 r
  U2607/Y (AND2X1_RVT)                     0.06       1.62 r
  g10628 (out)                             0.04       1.67 r
  data arrival time                                   1.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.67
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.72


  Startpoint: DFF_470/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10457 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_470/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_470/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  U2691/Y (INVX0_RVT)                      0.30       0.89 r
  U1819/Y (OA222X1_RVT)                    0.09       0.98 r
  U1952/Y (AND3X1_RVT)                     0.07       1.05 r
  U1943/Y (AND2X1_RVT)                     0.10       1.16 r
  U1791/Y (NBUFFX2_RVT)                    0.09       1.25 r
  U1736/Y (AND2X1_RVT)                     0.10       1.35 r
  U2608/Y (NBUFFX2_RVT)                    0.09       1.44 r
  U1735/Y (NBUFFX2_RVT)                    0.09       1.54 r
  U3226/Y (NAND2X0_RVT)                    0.07       1.60 f
  g10457 (out)                             0.01       1.61 f
  data arrival time                                   1.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.61
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.66


  Startpoint: DFF_133/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10377 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_133/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_133/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2752/Y (INVX0_RVT)                      0.07       0.64 f
  U2755/Y (OA222X1_RVT)                    0.11       0.74 f
  U2197/Y (AND4X1_RVT)                     0.12       0.86 f
  U2081/Y (AND3X1_RVT)                     0.08       0.94 f
  U2760/Y (NAND2X0_RVT)                    0.10       1.04 r
  U2058/Y (INVX0_RVT)                      0.11       1.15 f
  U1565/Y (NAND2X0_RVT)                    0.24       1.39 r
  U1564/Y (OR2X1_RVT)                      0.06       1.46 r
  g10377 (out)                             0.01       1.47 r
  data arrival time                                   1.47

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.47
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: DFF_344/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10455 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_344/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_344/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  U2880/Y (INVX0_RVT)                      0.31       0.89 r
  U1606/Y (OA22X1_RVT)                     0.08       0.97 r
  U2884/Y (AND4X1_RVT)                     0.10       1.07 r
  U1580/Y (AND3X1_RVT)                     0.12       1.19 r
  U1581/Y (AND2X1_RVT)                     0.07       1.26 r
  U1812/Y (NBUFFX2_RVT)                    0.12       1.38 r
  U3227/Y (NAND2X0_RVT)                    0.07       1.45 f
  g10455 (out)                             0.01       1.46 f
  data arrival time                                   1.46

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.46
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: DFF_293/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10461 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_293/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_293/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2854/Y (INVX0_RVT)                      0.14       0.71 f
  U2856/Y (OA22X1_RVT)                     0.08       0.79 f
  U1783/Y (OA221X1_RVT)                    0.07       0.86 f
  U1782/Y (OA221X1_RVT)                    0.08       0.94 f
  U1951/Y (AND4X1_RVT)                     0.13       1.08 f
  U2873/Y (NAND2X0_RVT)                    0.06       1.14 r
  U2580/Y (INVX0_RVT)                      0.16       1.30 f
  U3224/Y (NAND2X0_RVT)                    0.15       1.44 r
  g10461 (out)                             0.01       1.45 r
  data arrival time                                   1.45

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.45
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.50


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6920 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2146/Y (INVX1_RVT)                      0.21       0.82 r
  U2467/Y (MUX21X1_RVT)                    0.49       1.31 f
  g6920 (out)                              0.03       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6932 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2146/Y (INVX1_RVT)                      0.21       0.82 r
  U2466/Y (MUX21X1_RVT)                    0.49       1.31 f
  g6932 (out)                              0.03       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g8561 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2146/Y (INVX1_RVT)                      0.21       0.82 r
  U2467/Y (MUX21X1_RVT)                    0.49       1.31 f
  g8561 (out)                              0.03       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g8563 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2146/Y (INVX1_RVT)                      0.21       0.82 r
  U2466/Y (MUX21X1_RVT)                    0.49       1.31 f
  g8563 (out)                              0.03       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_198/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10459 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_198/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_198/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  U2794/Y (INVX0_RVT)                      0.30       0.87 f
  U2803/Y (OA221X1_RVT)                    0.10       0.98 f
  U2076/Y (AND4X1_RVT)                     0.13       1.11 f
  U2809/Y (NAND2X0_RVT)                    0.06       1.17 r
  U2624/Y (INVX0_RVT)                      0.08       1.25 f
  U3225/Y (NAND2X0_RVT)                    0.08       1.33 r
  g10459 (out)                             0.01       1.34 r
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_195/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10463 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_195/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_195/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2927/Y (AOI222X1_RVT)                   0.15       0.72 f
  U2928/Y (OA221X1_RVT)                    0.07       0.79 f
  U2072/Y (AND4X1_RVT)                     0.13       0.93 f
  U3095/Y (NAND2X0_RVT)                    0.07       1.00 r
  U2629/Y (INVX0_RVT)                      0.12       1.12 f
  U3223/Y (NAND2X0_RVT)                    0.14       1.26 r
  g10463 (out)                             0.01       1.27 r
  data arrival time                                   1.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.27
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.32


  Startpoint: DFF_181/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g10465 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_181/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_181/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  U2836/Y (INVX0_RVT)                      0.07       0.65 r
  U1768/Y (OA22X1_RVT)                     0.07       0.71 r
  U2837/Y (OA221X1_RVT)                    0.08       0.79 r
  U1872/Y (AND4X1_RVT)                     0.13       0.92 r
  U1570/Y (AND3X1_RVT)                     0.12       1.04 r
  U3222/Y (NAND2X0_RVT)                    0.14       1.18 f
  g10465 (out)                             0.01       1.19 f
  data arrival time                                   1.19

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.19
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6942 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2147/Y (INVX1_RVT)                      0.21       0.82 r
  U2476/Y (MUX21X1_RVT)                    0.34       1.15 f
  g6942 (out)                              0.03       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.23


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6949 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2147/Y (INVX1_RVT)                      0.21       0.82 r
  U2475/Y (MUX21X1_RVT)                    0.34       1.15 f
  g6949 (out)                              0.03       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.23


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6955 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2147/Y (INVX1_RVT)                      0.21       0.82 r
  U2474/Y (MUX21X1_RVT)                    0.34       1.15 f
  g6955 (out)                              0.03       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.23


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g8564 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2147/Y (INVX1_RVT)                      0.21       0.82 r
  U2476/Y (MUX21X1_RVT)                    0.34       1.15 f
  g8564 (out)                              0.03       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.23


  Startpoint: DFF_276/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g8565 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_276/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_276/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2045/Y (INVX1_RVT)                      0.04       0.61 f
  U2147/Y (INVX1_RVT)                      0.21       0.82 r
  U2475/Y (MUX21X1_RVT)                    0.34       1.15 f
  g8565 (out)                              0.03       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.23


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g11163 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U1800/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U2873/Y (NAND2X0_RVT)                    0.09       3.36 r
  U2580/Y (INVX0_RVT)                      0.16       3.51 f
  U1739/Y (OA22X1_RVT)                     0.18       3.69 f
  U2085/Y (OA221X1_RVT)                    0.08       3.78 f
  U1834/Y (XOR3X2_RVT)                     0.22       4.00 f
  g11163 (out)                             0.01       4.00 f
  data arrival time                                   4.00

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -4.00
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -4.05


  Startpoint: g48 (input port clocked by ideal_clock1)
  Endpoint: g10801 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g48 (in)                                 0.00       2.00 r
  U1858/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1830/Y (AND3X1_RVT)                     0.29       2.38 r
  U1921/Y (NBUFFX2_RVT)                    0.10       2.48 r
  U2859/Y (NAND2X0_RVT)                    0.25       2.73 f
  U1747/Y (NBUFFX2_RVT)                    0.17       2.90 f
  U2792/Y (OA222X1_RVT)                    0.21       3.11 f
  U2793/Y (OA221X1_RVT)                    0.08       3.19 f
  U1942/Y (AND4X1_RVT)                     0.15       3.34 f
  U2614/Y (XNOR2X1_RVT)                    0.22       3.56 r
  U2240/Y (OA22X1_RVT)                     0.12       3.68 r
  U1841/Y (XOR3X2_RVT)                     0.17       3.85 f
  U2057/Y (OR2X1_RVT)                      0.11       3.96 f
  g10801 (out)                             0.01       3.96 f
  data arrival time                                   3.96

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.96
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -4.01


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g11206 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U2610/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U2809/Y (NAND2X0_RVT)                    0.16       3.42 r
  U1734/Y (AND2X1_RVT)                     0.11       3.53 r
  U2598/Y (INVX0_RVT)                      0.08       3.61 f
  U2622/Y (OA222X1_RVT)                    0.14       3.75 f
  U2607/Y (AND2X1_RVT)                     0.07       3.82 f
  U3221/Y (AND2X1_RVT)                     0.09       3.91 f
  g11206 (out)                             0.01       3.91 f
  data arrival time                                   3.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.91
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.96


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10628 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U2610/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U2809/Y (NAND2X0_RVT)                    0.16       3.42 r
  U1734/Y (AND2X1_RVT)                     0.11       3.53 r
  U2598/Y (INVX0_RVT)                      0.08       3.61 f
  U2622/Y (OA222X1_RVT)                    0.14       3.75 f
  U2607/Y (AND2X1_RVT)                     0.07       3.82 f
  g10628 (out)                             0.04       3.86 f
  data arrival time                                   3.86

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.86
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.91


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10457 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U1800/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U1943/Y (AND2X1_RVT)                     0.10       3.36 f
  U1791/Y (NBUFFX2_RVT)                    0.09       3.45 f
  U1736/Y (AND2X1_RVT)                     0.10       3.55 f
  U2608/Y (NBUFFX2_RVT)                    0.09       3.64 f
  U1735/Y (NBUFFX2_RVT)                    0.09       3.72 f
  U3226/Y (NAND2X0_RVT)                    0.07       3.79 r
  g10457 (out)                             0.01       3.80 r
  data arrival time                                   3.80

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.80
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.85


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10377 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g46 (in)                                 0.00       2.00 f
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 f
  U1738/Y (NOR3X0_RVT)                     0.31       2.39 r
  U2070/Y (AND2X1_RVT)                     0.10       2.50 r
  U1818/Y (NBUFFX2_RVT)                    0.10       2.59 r
  U1751/Y (AND2X1_RVT)                     0.10       2.69 r
  U1900/Y (NBUFFX2_RVT)                    0.10       2.79 r
  U1559/Y (NBUFFX2_RVT)                    0.10       2.88 r
  U1785/Y (AOI222X1_RVT)                   0.19       3.08 f
  U2081/Y (AND3X1_RVT)                     0.12       3.19 f
  U2760/Y (NAND2X0_RVT)                    0.10       3.29 r
  U2058/Y (INVX0_RVT)                      0.11       3.40 f
  U1565/Y (NAND2X0_RVT)                    0.24       3.64 r
  U1564/Y (OR2X1_RVT)                      0.06       3.71 r
  g10377 (out)                             0.01       3.72 r
  data arrival time                                   3.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.77


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10461 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U1800/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U2873/Y (NAND2X0_RVT)                    0.09       3.36 r
  U2580/Y (INVX0_RVT)                      0.16       3.51 f
  U3224/Y (NAND2X0_RVT)                    0.15       3.66 r
  g10461 (out)                             0.01       3.66 r
  data arrival time                                   3.66

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.66
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.71


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10455 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U2610/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U1581/Y (AND2X1_RVT)                     0.17       3.43 f
  U1812/Y (NBUFFX2_RVT)                    0.12       3.55 f
  U3227/Y (NAND2X0_RVT)                    0.08       3.63 r
  g10455 (out)                             0.01       3.63 r
  data arrival time                                   3.63

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.63
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.68


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10459 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.10       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.09       2.60 f
  U2059/Y (AND2X1_RVT)                     0.09       2.69 f
  U2591/Y (INVX0_RVT)                      0.08       2.77 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.94 r
  U1778/Y (AND2X1_RVT)                     0.06       3.00 r
  U1777/Y (AND2X1_RVT)                     0.06       3.06 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.15 f
  U2610/Y (NBUFFX2_RVT)                    0.11       3.26 f
  U2809/Y (NAND2X0_RVT)                    0.16       3.42 r
  U2624/Y (INVX0_RVT)                      0.08       3.51 f
  U3225/Y (NAND2X0_RVT)                    0.08       3.59 r
  g10459 (out)                             0.01       3.60 r
  data arrival time                                   3.60

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.60
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.65


  Startpoint: g42 (input port clocked by ideal_clock1)
  Endpoint: g10463 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g42 (in)                                 0.00       2.00 f
  U1865/Y (INVX0_RVT)                      0.07       2.07 r
  U1756/Y (NBUFFX2_RVT)                    0.09       2.16 r
  U1864/Y (INVX0_RVT)                      0.08       2.24 f
  U1861/Y (INVX0_RVT)                      0.08       2.31 r
  U2695/Y (NAND2X0_RVT)                    0.08       2.39 f
  U2581/Y (INVX0_RVT)                      0.09       2.48 r
  U1769/Y (NBUFFX2_RVT)                    0.09       2.57 r
  U2078/Y (AND2X1_RVT)                     0.10       2.67 r
  U2757/Y (NAND2X0_RVT)                    0.08       2.76 f
  U2053/Y (INVX0_RVT)                      0.09       2.85 r
  U2917/Y (AOI222X1_RVT)                   0.25       3.10 f
  U2072/Y (AND4X1_RVT)                     0.12       3.22 f
  U3095/Y (NAND2X0_RVT)                    0.07       3.29 r
  U2629/Y (INVX0_RVT)                      0.12       3.41 f
  U3223/Y (NAND2X0_RVT)                    0.14       3.55 r
  g10463 (out)                             0.01       3.56 r
  data arrival time                                   3.56

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.56
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.61


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g10465 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g46 (in)                                 0.00       2.00 f
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 f
  U1738/Y (NOR3X0_RVT)                     0.31       2.39 r
  U2070/Y (AND2X1_RVT)                     0.10       2.50 r
  U1818/Y (NBUFFX2_RVT)                    0.10       2.59 r
  U1574/Y (NAND4X1_RVT)                    0.16       2.76 f
  U1930/Y (INVX0_RVT)                      0.08       2.84 r
  U1929/Y (INVX0_RVT)                      0.08       2.92 f
  U2831/Y (OA222X1_RVT)                    0.21       3.13 f
  U1872/Y (AND4X1_RVT)                     0.13       3.26 f
  U1570/Y (AND3X1_RVT)                     0.12       3.38 f
  U3222/Y (NAND2X0_RVT)                    0.15       3.53 r
  g10465 (out)                             0.01       3.54 r
  data arrival time                                   3.54

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.54
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.59


  Startpoint: g42 (input port clocked by ideal_clock1)
  Endpoint: g10379 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g42 (in)                                 0.00       2.00 f
  U1865/Y (INVX0_RVT)                      0.07       2.07 r
  U1756/Y (NBUFFX2_RVT)                    0.09       2.16 r
  U1864/Y (INVX0_RVT)                      0.08       2.24 f
  U1742/Y (NBUFFX2_RVT)                    0.09       2.33 f
  U2180/Y (AND4X1_RVT)                     0.12       2.45 f
  U1771/Y (NBUFFX2_RVT)                    0.10       2.55 f
  U2783/Y (NAND2X0_RVT)                    0.15       2.71 r
  U1806/Y (INVX0_RVT)                      0.08       2.78 f
  U1558/Y (NBUFFX2_RVT)                    0.10       2.88 f
  U1576/Y (INVX0_RVT)                      0.07       2.95 r
  U2908/Y (OA22X1_RVT)                     0.12       3.07 r
  U2910/Y (NAND4X0_RVT)                    0.06       3.13 f
  U2176/Y (INVX0_RVT)                      0.05       3.18 r
  U3091/Y (NAND2X0_RVT)                    0.09       3.28 f
  U2625/Y (INVX0_RVT)                      0.11       3.38 r
  U3228/Y (NAND2X0_RVT)                    0.08       3.46 f
  g10379 (out)                             0.01       3.46 f
  data arrival time                                   3.46

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.46
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.51


  Startpoint: g18 (input port clocked by ideal_clock1)
  Endpoint: g2355 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g18 (in)                                 0.00       2.00 r
  U2248/Y (INVX0_RVT)                      0.09       2.09 f
  U1788/Y (INVX0_RVT)                      0.88       2.97 r
  g2355 (out)                              0.20       3.18 r
  data arrival time                                   3.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.18
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.23


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: g5658 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1846/Y (INVX0_RVT)                      0.15       2.15 f
  U1845/Y (INVX0_RVT)                      0.08       2.23 r
  U1904/Y (INVX0_RVT)                      0.16       2.39 f
  U1621/Y (INVX0_RVT)                      0.17       2.56 r
  U3213/Y (AND3X1_RVT)                     0.45       3.01 r
  g5658 (out)                              0.01       3.01 r
  data arrival time                                   3.01

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.01
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -3.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: g5659 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1846/Y (INVX0_RVT)                      0.15       2.15 f
  U1842/Y (INVX0_RVT)                      0.08       2.22 r
  U1903/Y (INVX0_RVT)                      0.09       2.31 f
  U1715/Y (INVX0_RVT)                      0.29       2.59 r
  U3212/Y (AND3X1_RVT)                     0.30       2.89 r
  g5659 (out)                              0.01       2.90 r
  data arrival time                                   2.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.90
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.95


  Startpoint: g85 (input port clocked by ideal_clock1)
  Endpoint: g6267 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g85 (in)                                 0.00       2.00 r
  U1879/Y (INVX0_RVT)                      0.07       2.07 f
  U1880/Y (INVX0_RVT)                      0.09       2.16 r
  g6267 (out)                              0.57       2.73 r
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.73
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.78


  Startpoint: g45 (input port clocked by ideal_clock1)
  Endpoint: g6260 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g45 (in)                                 0.00       2.00 r
  U1897/Y (NBUFFX2_RVT)                    0.16       2.16 r
  U1748/Y (NBUFFX2_RVT)                    0.15       2.31 r
  U1871/Y (NBUFFX2_RVT)                    0.09       2.41 r
  g6260 (out)                              0.19       2.60 r
  data arrival time                                   2.60

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.60
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.65


  Startpoint: g42 (input port clocked by ideal_clock1)
  Endpoint: g6257 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g42 (in)                                 0.00       2.00 r
  U1941/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1780/Y (NBUFFX2_RVT)                    0.26       2.35 r
  g6257 (out)                              0.20       2.55 r
  data arrival time                                   2.55

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.55
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.60


  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g6261 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1867/Y (NBUFFX2_RVT)                    0.27       2.36 r
  g6261 (out)                              0.19       2.55 r
  data arrival time                                   2.55

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.55
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.60


  Startpoint: g82 (input port clocked by ideal_clock1)
  Endpoint: g8313 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g82 (in)                                 0.00       2.00 r
  U3191/Y (INVX0_RVT)                      0.06       2.06 f
  U2040/Y (INVX1_RVT)                      0.04       2.09 r
  U2122/Y (INVX1_RVT)                      0.20       2.29 f
  U3208/Y (NAND2X0_RVT)                    0.24       2.53 r
  g8313 (out)                              0.01       2.54 r
  data arrival time                                   2.54

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.54
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.59


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_212/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U3166/Y (INVX0_RVT)                      0.17       0.74 f
  U2367/Y (NAND2X0_RVT)                    0.71       1.45 r
  U3184/Y (INVX0_RVT)                      0.08       1.52 f
  U3185/Y (NAND2X0_RVT)                    0.09       1.61 r
  U1761/Y (INVX0_RVT)                      0.07       1.68 f
  U1987/Y (AND3X2_RVT)                     0.09       1.77 f
  U2107/Y (AND2X1_RVT)                     0.07       1.84 f
  U2318/Y (AO21X1_RVT)                     0.10       1.94 f
  U1596/Y (INVX1_RVT)                      0.10       2.04 r
  U1597/Y (NAND2X0_RVT)                    1.25       3.29 f
  U1979/Y (IBUFFX2_RVT)                    1.20       4.49 r
  U2317/Y (AOI221X1_RVT)                   0.34       4.83 f
  U2017/Y (XOR2X1_RVT)                     0.13       4.96 r
  U56/Y (AO21X2_RVT)                       0.10       5.06 r
  DFF_212/q_reg/D (DFFX1_RVT)              0.01       5.08 r
  data arrival time                                   5.08

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_212/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -5.08
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.78


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: DFF_526/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_126/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_526/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_526/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  DFF_126/q_reg/D (DFFX1_RVT)              0.01       0.58 f
  data arrival time                                   0.58

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock reconvergence pessimism            0.00       0.40
  clock uncertainty                        0.05       0.45
  DFF_126/q_reg/CLK (DFFX1_RVT)                       0.45 r
  library hold time                        0.00       0.45
  data required time                                  0.45
  ---------------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.58
  ---------------------------------------------------------------
  slack (MET)                                         0.13


1
