      <component_modes>
        <component_mode name="spi_flash_n" display_name="Spi flash">
          <interfaces>
            <interface name="spi_flash" order="0"/>
          </interfaces>
        </component_mode>
        <component_mode name="spi_flash_start" display_name="SPI Flash with STARTUP Primitive">
          <interfaces>
            <interface name="spi_flash_startup" order="0"/>
          </interfaces>
        </component_mode>	
      </component_modes>






 <interface mode="master" name="spi_flash_startup" type="xilinx.com:interface:startup_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_startup_preset">
   <description>Quad SPI Flash</description>
	<port_maps>
          <port_map logical_port="di" physical_port="qspi_db_i" dir="in"  left="3" right="0"  >
            <pin_maps>
	      <pin_map port_index="0" component_pin="qspi_db0"/>
	      <pin_map port_index="1" component_pin="qspi_db1"/>
	      <pin_map port_index="2" component_pin="qspi_db2"/>
	      <pin_map port_index="3" component_pin="qspi_db3"/>
	    </pin_maps>	    
          </port_map>
          <port_map logical_port="do" physical_port="qspi_db_o" dir="out"  left="3" right="0" >
            <pin_maps>
	      <pin_map port_index="0" component_pin="qspi_db0"/>
	      <pin_map port_index="1" component_pin="qspi_db1"/>
	      <pin_map port_index="2" component_pin="qspi_db2"/>
	      <pin_map port_index="3" component_pin="qspi_db3"/>
	    </pin_maps>	    
          </port_map>
          <port_map logical_port="dts" physical_port="qspi_db_t" dir="out"  left="3" right="0" >
            <pin_maps>
	      <pin_map port_index="0" component_pin="qspi_db0"/>
	      <pin_map port_index="1" component_pin="qspi_db1"/>
	      <pin_map port_index="2" component_pin="qspi_db2"/>
	      <pin_map port_index="3" component_pin="qspi_db3"/>
	    </pin_maps>
          </port_map>
          <port_map logical_port="fcsbts" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="fcsbo" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/>     
            </pin_maps>
          </port_map>
          <port_map logical_port="cfgclk" physical_port="qspi_sck" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sck"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>     
    </interfaces>
  </component>