git clone --depth 1 --no-tags https://github.com/soham-t/8-bit-Basic-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101205958
git clone --depth 1 --no-tags https://github.com/yossy3459/CSUEB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101213797
git clone --depth 1 --no-tags https://github.com/XtraIce/Verilog---HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108354549
git clone --depth 1 --no-tags https://github.com/wohlleby/5-Stage-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101240166
git clone --depth 1 --no-tags https://github.com/bbushnell95/ECE369_Lab1-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102024236
git clone --depth 1 --no-tags https://github.com/McDeggy/openMIPS_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101829102
git clone --depth 1 --no-tags https://github.com/HuLuHuLuHu/Computer-Architecture-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102495029
git clone --depth 1 --no-tags https://github.com/efecankocuklu/VerilogExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102655301
git clone --depth 1 --no-tags https://github.com/dpiedra1/Laboratorio_digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102524302
git clone --depth 1 --no-tags https://github.com/jpakkane/lm32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101169946
git clone --depth 1 --no-tags https://github.com/ligongren/h_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102823688
git clone --depth 1 --no-tags https://github.com/tmatos/mat566.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102878192
git clone --depth 1 --no-tags https://github.com/brozagoza/Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102536277
git clone --depth 1 --no-tags https://github.com/jonsonxp/ip-aes128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103238511
git clone --depth 1 --no-tags https://github.com/HBxxxx/OpenMIPS_Learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102110727
git clone --depth 1 --no-tags https://github.com/beihunshenlu/CPU_assembly_line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102059892
git clone --depth 1 --no-tags https://github.com/Nicholas-Chew/NTU-Assigments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102428749
git clone --depth 1 --no-tags https://github.com/Dayof/OAC172.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103966725
git clone --depth 1 --no-tags https://github.com/Grayhu07/mini-CPU-with-pipelining-implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103347527
git clone --depth 1 --no-tags https://github.com/EasonIp/DE2_BookCodeYouJing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102959255
git clone --depth 1 --no-tags https://github.com/aiamateur/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103263776
git clone --depth 1 --no-tags https://github.com/zachmorris/C311_Lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104505927
git clone --depth 1 --no-tags https://github.com/bisraelwalter/FourBitSynchronousUpCounterTFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104606881
git clone --depth 1 --no-tags https://github.com/jodfedlet/TrabalhosDeSistemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105090390
git clone --depth 1 --no-tags https://github.com/juanmard/screen-heart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106112684
git clone --depth 1 --no-tags https://github.com/chses9440611/Dlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106529272
git clone --depth 1 --no-tags https://github.com/khleedavid/EE2026-Audio-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106843126
git clone --depth 1 --no-tags https://github.com/yunpengn/EE2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107007139
git clone --depth 1 --no-tags https://github.com/fishnyips/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106984484
git clone --depth 1 --no-tags https://github.com/samvidbpandya/VLSI_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107527075
git clone --depth 1 --no-tags https://github.com/kumonk/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107516929
git clone --depth 1 --no-tags https://github.com/chanharabomber/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107154826
git clone --depth 1 --no-tags https://github.com/ZachaRuba/CPEN-311-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105736085
git clone --depth 1 --no-tags https://github.com/bbushnell95/ECE369_Lab8-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104814717
git clone --depth 1 --no-tags https://github.com/abc95007/Verilog_Source_code_DDT_to_RGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105616827
git clone --depth 1 --no-tags https://github.com/javierdvo/MicroprocessorArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105709246
git clone --depth 1 --no-tags https://github.com/luke-pritch/imp-use-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105455601
git clone --depth 1 --no-tags https://github.com/bc28290/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105949316
git clone --depth 1 --no-tags https://github.com/buttghost/32bit_risc_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107477137
git clone --depth 1 --no-tags https://github.com/yanjiuntw/FPGA-class-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105985938
git clone --depth 1 --no-tags https://github.com/Vincent-Hoo/computer-organization-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106181483
git clone --depth 1 --no-tags https://github.com/BaylorComputerEngineering/digital-logic-lab-07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105706252
git clone --depth 1 --no-tags https://github.com/harshitha123/vlsi-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105205156
git clone --depth 1 --no-tags https://github.com/davidpd2690/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107034038
git clone --depth 1 --no-tags https://github.com/dav1d-wright/EmbHardw_lab3ParPortAndTimers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106919314
git clone --depth 1 --no-tags https://github.com/Jangles16/ECE473-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108497611
git clone --depth 1 --no-tags https://github.com/quasiNES/quasi6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107824712
git clone --depth 1 --no-tags https://github.com/patou01/Veri_snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105754418
git clone --depth 1 --no-tags https://github.com/Avislux/digital-control-system-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108519046
git clone --depth 1 --no-tags https://github.com/CSE-Projects/Assignment2COA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108650584
git clone --depth 1 --no-tags https://github.com/frankie-eight-days/VerilogTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104604057
git clone --depth 1 --no-tags https://github.com/veghm/Temporary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104457285
git clone --depth 1 --no-tags https://github.com/PBudgie/Firework-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102796121
git clone --depth 1 --no-tags https://github.com/cyrilakaluka/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102645438
git clone --depth 1 --no-tags https://github.com/SabrinaMoczk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103298816
git clone --depth 1 --no-tags https://github.com/anisaqazi/VLSI1_WISHBONE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104025859
git clone --depth 1 --no-tags https://github.com/nishantmathur1990/My-Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104269513
git clone --depth 1 --no-tags https://github.com/AbdoA2/MIPS8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104368517
git clone --depth 1 --no-tags https://github.com/sUtomorrow/hust_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102331276
git clone --depth 1 --no-tags https://github.com/kavisha725/processor_fpga_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105434858
git clone --depth 1 --no-tags https://github.com/kris0403/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105604245
git clone --depth 1 --no-tags https://github.com/zwm/v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105610119
git clone --depth 1 --no-tags https://github.com/Liiiyang/50-002-Mini-Hardware-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106010631
git clone --depth 1 --no-tags https://github.com/lmxyy/Computer-Architecture-Task-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108149474
git clone --depth 1 --no-tags https://github.com/gihanjayatilaka/CO221_DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108010001
git clone --depth 1 --no-tags https://github.com/laboox/Pipelined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108195533
git clone --depth 1 --no-tags https://github.com/maguerreberry/practico_arquitectura_de_computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104657612
git clone --depth 1 --no-tags https://github.com/benghaun/8bitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106544000
git clone --depth 1 --no-tags https://github.com/John-JT/Proyecto1_Micros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102218961
git clone --depth 1 --no-tags https://github.com/jens-na/MuraxToplevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102261675
git clone --depth 1 --no-tags https://github.com/abigail-climacosa/cpen311_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103685354
git clone --depth 1 --no-tags https://github.com/andyalva/UCR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101102894
git clone --depth 1 --no-tags https://github.com/david810113/123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101474208
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/lighter_traffic_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101069330
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/alu_gatelevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101067211
git clone --depth 1 --no-tags https://github.com/blinky-lite-archive/toshiba-fast-interlock-mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101881328
git clone --depth 1 --no-tags https://github.com/srtlg/comm-fpga-fx2-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104741583
git clone --depth 1 --no-tags https://github.com/angelialau/50002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107146319
git clone --depth 1 --no-tags https://github.com/redwan-mahmud/Cpen311-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108190457
git clone --depth 1 --no-tags https://github.com/younesfr/-openMSP-430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108663344
git clone --depth 1 --no-tags https://github.com/Martin-coldfire/NVDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108608235
git clone --depth 1 --no-tags https://github.com/CompArchFA17/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106005695
git clone --depth 1 --no-tags https://github.com/jhou98/CPEN211-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107910564
git clone --depth 1 --no-tags https://github.com/HEATHlabs/de0-nano-amber.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108221050
git clone --depth 1 --no-tags https://github.com/tkygtr6/micro_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108090294
git clone --depth 1 --no-tags https://github.com/maralla/verihappy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104041453
git clone --depth 1 --no-tags https://github.com/QFP-ZJT/poco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104200652
git clone --depth 1 --no-tags https://github.com/CGUSystemCourses/Computer_Org-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103846824
git clone --depth 1 --no-tags https://github.com/Chanartip/CECS360.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103784451
git clone --depth 1 --no-tags https://github.com/Nicholas-Chew/MIPS-uP16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102426834
git clone --depth 1 --no-tags https://github.com/CompArchFA17/Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104077993
git clone --depth 1 --no-tags https://github.com/18-341/Matrix_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102609453
git clone --depth 1 --no-tags https://github.com/abhnav/single-cycle-verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103521714
git clone --depth 1 --no-tags https://github.com/henry-ns/PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106192714
git clone --depth 1 --no-tags https://github.com/fhboswell/Altera-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106494561
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f17/lecture11-100917-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106282210
git clone --depth 1 --no-tags https://github.com/miguel100398/FPGA-LCD-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106616416
git clone --depth 1 --no-tags https://github.com/captainreed/ECE-2700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106644633
git clone --depth 1 --no-tags https://github.com/sasha8313/SingleMaccInterpolator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105567872
