TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfd097b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;browsemenu_extr:
                               96 ; 1    |#include "types.h"
                               97 
                               99 
                              100 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              101 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              102 ; 3    |//
                              103 ; 4    |// Filename: types.h
                              104 ; 5    |// Description: Standard data types
                              105 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              106 ; 7    |
                              107 ; 8    |#ifndef _TYPES_H
                              108 ; 9    |#define _TYPES_H
                              109 ; 10   |
                              110 ; 11   |// TODO:  move this outta here!
                              111 ; 12   |#if !defined(NOERROR)
                              112 ; 13   |#define NOERROR 0
                              113 ; 14   |#define SUCCESS 0
                              114 ; 15   |#endif 
                              115 ; 16   |#if !defined(SUCCESS)
                              116 ; 17   |#define SUCCESS  0
                              117 ; 18   |#endif
                              118 ; 19   |#if !defined(ERROR)
                              119 ; 20   |#define ERROR   -1
                              120 ; 21   |#endif
                              121 ; 22   |#if !defined(FALSE)
                              122 ; 23   |#define FALSE 0
                              123 ; 24   |#endif
                              124 ; 25   |#if !defined(TRUE)
                              125 ; 26   |#define TRUE  1
                              126 ; 27   |#endif
                              127 ; 28   |
                              128 ; 29   |#if !defined(NULL)
                              129 ; 30   |#define NULL 0
                              130 ; 31   |#endif
                              131 ; 32   |
                              132 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              134 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              135 ; 36   |#define MAX_ULONG   (-1) 
                              136 ; 37   |
                              137 ; 38   |#define WORD_SIZE   24              // word size in bits
                              138 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              139 ; 40   |
                              140 ; 41   |
                              141 ; 42   |#define BYTE    unsigned char       // btVarName
                              142 ; 43   |#define CHAR    signed char         // cVarName
                              143 ; 44   |#define USHORT  unsigned short      // usVarName
                              144 ; 45   |#define SHORT   unsigned short      // sVarName
                              145 ; 46   |#define WORD    unsigned int        // wVarName
                              146 ; 47   |#define INT     signed int          // iVarName
                              147 ; 48   |#define DWORD   unsigned long       // dwVarName
                              148 ; 49   |#define LONG    signed long         // lVarName
                              149 ; 50   |#define BOOL    unsigned int        // bVarName
                              150 ; 51   |#define FRACT   _fract              // frVarName
                              151 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              152 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              153 ; 54   |#define FLOAT   float               // fVarName
                              154 ; 55   |#define DBL     double              // dVarName
                              155 ; 56   |#define ENUM    enum                // eVarName
                              156 ; 57   |#define CMX     _complex            // cmxVarName
                              157 ; 58   |typedef WORD UCS3;                   // 
                              158 ; 59   |
                              159 ; 60   |#define UINT16  unsigned short
                              160 ; 61   |#define UINT8   unsigned char   
                              161 ; 62   |#define UINT32  unsigned long
                              162 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              163 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              164 ; 65   |#define WCHAR   UINT16
                              165 ; 66   |
                              166 ; 67   |//UINT128 is 16 bytes or 6 words
                              167 ; 68   |typedef struct UINT128_3500 {   
                              168 ; 69   |    int val[6];     
                              169 ; 70   |} UINT128_3500;
                              170 ; 71   |
                              171 ; 72   |#define UINT128   UINT128_3500
                              172 ; 73   |
                              173 ; 74   |// Little endian word packed byte strings:   
                              174 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              175 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              176 ; 77   |// Little endian word packed byte strings:   
                              177 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              178 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              179 ; 80   |
                              180 ; 81   |// Declare Memory Spaces To Use When Coding
                              181 ; 82   |// A. Sector Buffers
                              182 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              183 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              184 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              185 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              186 
                              188 
                              189 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              190 ; 88   |// B. Media DDI Memory
                              191 ; 89   |#define MEDIA_DDI_MEM _Y
                              192 ; 90   |
                              193 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 92   |
                              195 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              196 ; 94   |// Examples of circular pointers:
                              197 ; 95   |//    INT CIRC cpiVarName
                              198 ; 96   |//    DWORD CIRC cpdwVarName
                              199 ; 97   |
                              200 ; 98   |#define RETCODE INT                 // rcVarName
                              201 ; 99   |
                              202 ; 100  |// generic bitfield structure
                              203 ; 101  |struct Bitfield {
                              204 ; 102  |    unsigned int B0  :1;
                              205 ; 103  |    unsigned int B1  :1;
                              206 ; 104  |    unsigned int B2  :1;
                              207 ; 105  |    unsigned int B3  :1;
                              208 ; 106  |    unsigned int B4  :1;
                              209 ; 107  |    unsigned int B5  :1;
                              210 ; 108  |    unsigned int B6  :1;
                              211 ; 109  |    unsigned int B7  :1;
                              212 ; 110  |    unsigned int B8  :1;
                              213 ; 111  |    unsigned int B9  :1;
                              214 ; 112  |    unsigned int B10 :1;
                              215 ; 113  |    unsigned int B11 :1;
                              216 ; 114  |    unsigned int B12 :1;
                              217 ; 115  |    unsigned int B13 :1;
                              218 ; 116  |    unsigned int B14 :1;
                              219 ; 117  |    unsigned int B15 :1;
                              220 ; 118  |    unsigned int B16 :1;
                              221 ; 119  |    unsigned int B17 :1;
                              222 ; 120  |    unsigned int B18 :1;
                              223 ; 121  |    unsigned int B19 :1;
                              224 ; 122  |    unsigned int B20 :1;
                              225 ; 123  |    unsigned int B21 :1;
                              226 ; 124  |    unsigned int B22 :1;
                              227 ; 125  |    unsigned int B23 :1;
                              228 ; 126  |};
                              229 ; 127  |
                              230 ; 128  |union BitInt {
                              231 ; 129  |        struct Bitfield B;
                              232 ; 130  |        int        I;
                              233 ; 131  |};
                              234 ; 132  |
                              235 ; 133  |#define MAX_MSG_LENGTH 10
                              236 ; 134  |struct CMessage
                              237 ; 135  |{
                              238 ; 136  |        unsigned int m_uLength;
                              239 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              240 ; 138  |};
                              241 ; 139  |
                              242 ; 140  |typedef struct {
                              243 ; 141  |    WORD m_wLength;
                              244 ; 142  |    WORD m_wMessage;
                              245 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              246 ; 144  |} Message;
                              247 ; 145  |
                              248 ; 146  |struct MessageQueueDescriptor
                              249 ; 147  |{
                              250 ; 148  |        int *m_pBase;
                              251 ; 149  |        int m_iModulo;
                              252 ; 150  |        int m_iSize;
                              253 ; 151  |        int *m_pHead;
                              254 ; 152  |        int *m_pTail;
                              255 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 154  |
                              257 ; 155  |struct ModuleEntry
                              258 ; 156  |{
                              259 ; 157  |    int m_iSignaledEventMask;
                              260 ; 158  |    int m_iWaitEventMask;
                              261 ; 159  |    int m_iResourceOfCode;
                              262 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              263 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              264 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              265 ; 163  |    int m_uTimeOutHigh;
                              266 ; 164  |    int m_uTimeOutLow;
                              267 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              268 ; 166  |};
                              269 ; 167  |
                              270 ; 168  |union WaitMask{
                              271 ; 169  |    struct B{
                              272 ; 170  |        unsigned int m_bNone     :1;
                              273 ; 171  |        unsigned int m_bMessage  :1;
                              274 ; 172  |        unsigned int m_bTimer    :1;
                              275 ; 173  |        unsigned int m_bButton   :1;
                              276 ; 174  |    } B;
                              277 ; 175  |    int I;
                              278 ; 176  |} ;
                              279 ; 177  |
                              280 ; 178  |
                              281 ; 179  |struct Button {
                              282 ; 180  |        WORD wButtonEvent;
                              283 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              284 ; 182  |};
                              285 ; 183  |
                              286 ; 184  |struct Message {
                              287 ; 185  |        WORD wMsgLength;
                              288 ; 186  |        WORD wMsgCommand;
                              289 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              290 ; 188  |};
                              291 ; 189  |
                              292 ; 190  |union EventTypes {
                              293 ; 191  |        struct CMessage msg;
                              294 ; 192  |        struct Button Button ;
                              295 ; 193  |        struct Message Message;
                              296 ; 194  |};
                              297 ; 195  |
                              298 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              299 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              300 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              301 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              302 ; 200  |
                              303 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              304 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              305 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              306 ; 204  |
                              307 ; 205  |#if DEBUG
                              308 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              309 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              310 ; 208  |#else 
                              311 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              312 ; 210  |#define DebugBuildAssert(x)    
                              313 ; 211  |#endif
                              314 ; 212  |
                              315 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 214  |//  #pragma asm
                              317 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              318 ; 216  |//  #pragma endasm
                              319 ; 217  |
                              320 ; 218  |
                              321 ; 219  |#ifdef COLOR_262K
                              322 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              323 ; 221  |#elif defined(COLOR_65K)
                              324 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              325 ; 223  |#else
                              326 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              327 ; 225  |#endif
                              328 ; 226  |    
                              329 ; 227  |#endif // #ifndef _TYPES_H
                              330 
                              332 
                              333 ; 2    |#include "resource.h"
                              334 
                              336 
                              337 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                              338 ; 2    |//  Do not edit it directly.
                              339 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                              340 ; 4    |
                              341 ; 5    |
                              342 ; 6    |
                              343 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                              344 ; 8    |//  Do not edit it directly.
                              345 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                              346 ; 10   |
                              347 ; 11   |
                              348 ; 12   |
                              349 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                              350 ; 14   |//  Do not edit it directly.
                              351 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                              352 ; 16   |
                              353 ; 17   |
                              354 ; 18   |
                              355 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                              356 ; 20   |//  Do not edit it directly.
                              357 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                              358 ; 22   |
                              359 ; 23   |
                              360 ; 24   |
                              361 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                              362 ; 26   |//  Do not edit it directly.
                              363 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                              364 ; 28   |
                              365 ; 29   |
                              366 ; 30   |
                              367 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                              368 ; 32   |//  Do not edit it directly.
                              369 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                              370 ; 34   |
                              371 ; 35   |
                              372 ; 36   |
                              373 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                              374 ; 38   |//  Do not edit it directly.
                              375 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                              376 ; 40   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              377 ; 41   |
                              378 ; 42   |
                              379 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                              380 ; 44   |//  Do not edit it directly.
                              381 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                              382 ; 46   |
                              383 ; 47   |
                              384 ; 48   |
                              385 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                              386 ; 50   |//  Do not edit it directly.
                              387 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                              388 ; 52   |
                              389 ; 53   |
                              390 ; 54   |
                              391 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                              392 ; 56   |//  Do not edit it directly.
                              393 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                              394 ; 58   |
                              395 ; 59   |
                              396 ; 60   |
                              397 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                              398 ; 62   |//  Do not edit it directly.
                              399 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                              400 ; 64   |
                              401 ; 65   |
                              402 ; 66   |
                              403 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                              404 ; 68   |//  Do not edit it directly.
                              405 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                              406 ; 70   |
                              407 ; 71   |
                              408 ; 72   |
                              409 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                              410 ; 74   |//  Do not edit it directly.
                              411 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                              412 ; 76   |
                              413 ; 77   |
                              414 ; 78   |
                              415 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                              416 ; 80   |//  Do not edit it directly.
                              417 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                              418 ; 82   |
                              419 ; 83   |
                              420 ; 84   |
                              421 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                              422 ; 86   |//  Do not edit it directly.
                              423 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                              424 ; 88   |
                              425 ; 89   |
                              426 ; 90   |
                              427 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                              428 ; 92   |//  Do not edit it directly.
                              429 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                              430 ; 94   |
                              431 ; 95   |
                              432 ; 96   |
                              433 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                              434 ; 98   |//  Do not edit it directly.
                              435 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                              436 ; 100  |
                              437 ; 101  |
                              438 ; 102  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              439 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                              440 ; 104  |//  Do not edit it directly.
                              441 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                              442 ; 106  |
                              443 ; 107  |
                              444 ; 108  |
                              445 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                              446 ; 110  |//  Do not edit it directly.
                              447 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                              448 ; 112  |
                              449 ; 113  |
                              450 ; 114  |
                              451 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                              452 ; 116  |//  Do not edit it directly.
                              453 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                              454 ; 118  |
                              455 ; 119  |
                              456 ; 120  |
                              457 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                              458 ; 122  |//  Do not edit it directly.
                              459 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                              460 ; 124  |
                              461 ; 125  |
                              462 ; 126  |
                              463 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                              464 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                              465 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                              466 ; 130  |// LCD example resource listing
                              467 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                              468 ; 132  |
                              469 ; 133  |#if (!defined(resources))
                              470 ; 134  |#define resources 1
                              471 ; 135  |
                              472 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                              473 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                              474 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                              475 ; 139  |
                              476 ; 140  |#define VERSION_MAJOR 3
                              477 ; 141  |#define VERSION_MIDDLE 200
                              478 ; 142  |#define VERSION_MINOR 910
                              479 ; 143  |
                              480 ; 144  |#define LCD_SEG_OFFSET 0x000000
                              481 ; 145  |#define NUMBER_OF_PRESETS 10
                              482 ; 146  |
                              483 ; 147  |
                              484 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                              485 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                              486 ; 150  |//  the resource index cache if it was added.
                              487 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                              488 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                              489 ; 153  |
                              490 ; 154  |//$FILENAME searchdirectory.src
                              491 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                              492 ; 156  |//$FILENAME shortdirmatch.src
                              493 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                              494 ; 158  |//$FILENAME fopen.src
                              495 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                              496 ; 160  |//$FILENAME musicmenu.src
                              497 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                              498 ; 162  |//$FILENAME changepath.src
                              499 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                              500 ; 164  |//$FILENAME _openandverifyslot.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              501 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                              502 ; 166  |//$FILENAME _loadslot.src
                              503 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                              504 ; 168  |//$FILENAME getname.src
                              505 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                              506 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                              507 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                              508 ; 172  |//$FILENAME sethandleforsearch.src
                              509 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                              510 ; 174  |//$FILENAME wmaWrap.src
                              511 ; 175  |#define RSRC_WMADEC_CODE 11    
                              512 ; 176  |//$FILENAME extractfilename.src
                              513 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                              514 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                              515 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                              516 ; 180  |//$FILENAME SoftTimerMod.src
                              517 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                              518 ; 182  |//$FILENAME GetShortfilename.src
                              519 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                              520 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                              521 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                              522 ; 186  |//$FILENAME playerstatemachine.src
                              523 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                              524 ; 188  |//$FILENAME SysMod.src
                              525 ; 189  |#define RSRC_SYSMOD_CODE 18    
                              526 ; 190  |//$FILENAME drm_b64_decodew.src
                              527 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                              528 ; 192  |//$FILENAME discardtrailigperiods.src
                              529 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                              530 ; 194  |//$FILENAME uppercase.src
                              531 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                              532 ; 196  |//$FILENAME strlength.src
                              533 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                              534 ; 198  |//$FILENAME ConverToShortname.src
                              535 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                              536 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                              537 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                              538 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                              539 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                              540 ; 204  |//$FILENAME drm_sst_closekey.src
                              541 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                              542 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                              543 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                              544 ; 208  |//$FILENAME freehandle.src
                              545 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                              546 ; 210  |//$FILENAME searchfreehandleallocate.src
                              547 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                              548 ; 212  |//$FILENAME _parselicenseattributes.src
                              549 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                              550 ; 214  |//$FILENAME variablesecstategetorset.src
                              551 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                              552 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                              553 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                              554 ; 218  |//$FILENAME drm_mgr_initialize.src
                              555 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                              556 ; 220  |//$FILENAME display.src
                              557 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                              558 ; 222  |//$FILENAME DisplayModule.src
                              559 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                              560 ; 224  |//$FILENAME extractpath.src
                              561 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                              562 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              563 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                              564 ; 228  |//$FILENAME _getprivatekey.src
                              565 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                              566 ; 230  |//$FILENAME drm_hds_opennamespace.src
                              567 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                              568 ; 232  |//$FILENAME drm_hds_openslot.src
                              569 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                              570 ; 234  |//$FILENAME fclose.src
                              571 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                              572 ; 236  |//$FILENAME drm_cphr_init.src
                              573 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                              574 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                              575 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                              576 ; 240  |//$FILENAME drm_mgr_bind.src
                              577 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                              578 ; 242  |//$FILENAME _decryptcontentkey.src
                              579 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                              580 ; 244  |//$FILENAME drm_mac_inv32.src
                              581 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                              582 ; 246  |//$FILENAME drm_lic_getattribute.src
                              583 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                              584 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                              585 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                              586 ; 250  |//$FILENAME drm_dcp_getattribute.src
                              587 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                              588 ; 252  |//$FILENAME effectsmodules.src
                              589 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                              590 ; 254  |//$FILENAME janusx.src
                              591 ; 255  |#define RSRC_JANUSX_CODE 51    
                              592 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                              593 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                              594 ; 258  |//$FILENAME eval.src
                              595 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                              596 ; 260  |//$FILENAME _verifyslothash.src
                              597 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                              598 ; 262  |//$FILENAME januscommon.src
                              599 ; 263  |#define RSRC_JANUS_COMMON 55    
                              600 ; 264  |//$FILENAME changecase.src
                              601 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                              602 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                              603 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                              604 ; 268  |//$FILENAME _loadlicenseattributes.src
                              605 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                              606 ; 270  |//$FILENAME drm_hds_slotseek.src
                              607 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                              608 ; 272  |//$FILENAME drm_hds_slotwrite.src
                              609 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                              610 ; 274  |//$FILENAME drm_levl_performoperations.src
                              611 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                              612 ; 276  |//$FILENAME drm_lic_verifysignature.src
                              613 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                              614 ; 278  |//$FILENAME drm_lst_getlicense.src
                              615 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                              616 ; 280  |//$FILENAME drm_utl_numbertostring.src
                              617 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                              618 ; 282  |//$FILENAME oem_writefile.src
                              619 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                              620 ; 284  |//$FILENAME drm_sst_getdata.src
                              621 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                              622 ; 286  |//$FILENAME updatehandlemode.src
                              623 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                              624 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              625 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                              626 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                              627 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                              628 ; 292  |//$FILENAME doplay_p.src
                              629 ; 293  |#define RSRC_DOPLAY_P 70    
                              630 ; 294  |//$FILENAME fatwritep.src
                              631 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                              632 ; 296  |//$FILENAME findfirst.src
                              633 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                              634 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                              635 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                              636 ; 300  |//$FILENAME changetorootdirectory.src
                              637 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                              638 ; 302  |//$FILENAME _findkeypair.src
                              639 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                              640 ; 304  |//$FILENAME variablemachinegetorset.src
                              641 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                              642 ; 306  |//$FILENAME _hdsslotenumnext.src
                              643 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                              644 ; 308  |//$FILENAME getlspubkey.src
                              645 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                              646 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                              647 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                              648 ; 312  |//$FILENAME drm_utl_decodekid.src
                              649 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                              650 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                              651 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                              652 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                              653 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                              654 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                              655 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                              656 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                              657 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                              658 ; 322  |//$FILENAME aes_enc.src
                              659 ; 323  |#define RSRC_AES_ENC 85    
                              660 ; 324  |//$FILENAME getprivkey.src
                              661 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                              662 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                              663 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                              664 ; 328  |//$FILENAME playlist_codebank.src
                              665 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                              666 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                              667 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                              668 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                              669 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                              670 ; 334  |//$FILENAME _getdevicecert.src
                              671 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                              672 ; 336  |//$FILENAME drm_lic_reportactions.src
                              673 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                              674 ; 338  |//$FILENAME drmcrt_wcsntol.src
                              675 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                              676 ; 340  |//$FILENAME _basicheaderchecks.src
                              677 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                              678 ; 342  |//$FILENAME drm_hdr_getattribute.src
                              679 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                              680 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                              681 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                              682 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                              683 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                              684 ; 348  |//$FILENAME drm_lst_open.src
                              685 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                              686 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              687 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                              688 ; 352  |//$FILENAME _verifysymmerticsignature.src
                              689 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                              690 ; 354  |//$FILENAME oem_openfile.src
                              691 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                              692 ; 356  |//$FILENAME _getdrmfullpathname.src
                              693 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                              694 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                              695 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                              696 ; 360  |//$FILENAME _applydiffstostore.src
                              697 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                              698 ; 362  |//$FILENAME drm_sst_setdata.src
                              699 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                              700 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                              701 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                              702 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                              703 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                              704 ; 368  |//$FILENAME playerlib_extra.src
                              705 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                              706 ; 370  |//$FILENAME wmaCommon.src
                              707 ; 371  |#define RSRC_WMA_COMMON 109    
                              708 ; 372  |//$FILENAME wmainit.src
                              709 ; 373  |#define RSRC_WMA_INIT 110    
                              710 ; 374  |//$FILENAME playlist2traverse_codebank.src
                              711 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                              712 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                              713 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                              714 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                              715 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                              716 ; 380  |//$FILENAME drm_hds_closestore.src
                              717 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                              718 ; 382  |//$FILENAME _hdsloadsrn.src
                              719 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                              720 ; 384  |//$FILENAME _loadproritizedlist.src
                              721 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                              722 ; 386  |//$FILENAME drm_lst_initenum.src
                              723 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                              724 ; 388  |//$FILENAME _loadattributesintocache.src
                              725 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                              726 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                              727 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                              728 ; 392  |
                              729 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                              730 ; 394  |//  Menu Modules (codebanks)
                              731 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                              732 ; 396  |//$FILENAME mainmenu.src
                              733 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                              734 ; 398  |//$FILENAME displaylists.src
                              735 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                              736 ; 400  |
                              737 ; 401  |//$FILENAME voicemenu.src
                              738 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                              739 ; 403  |//$FILENAME fmtunermenu.src
                              740 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                              741 ; 405  |//$FILENAME recorderstatemachine.src
                              742 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                              743 ; 407  |
                              744 ; 408  |//$FILENAME eqmenu.src
                              745 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                              746 ; 410  |//$FILENAME playmodemenu.src
                              747 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                              748 ; 412  |//$FILENAME contrastmenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              749 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                              750 ; 414  |//$FILENAME pwrsettingsmenu.src
                              751 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                              752 ; 416  |//$FILENAME timedatemenu.src
                              753 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                              754 ; 418  |//$FILENAME settimemenu.src
                              755 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                              756 ; 420  |//$FILENAME setdatemenu.src
                              757 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                              758 ; 422  |//$FILENAME settingsmenu.src
                              759 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                              760 ; 424  |//$FILENAME string_system_menu.src
                              761 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                              762 ; 426  |//$FILENAME deletemenu.src
                              763 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                              764 ; 428  |//$FILENAME aboutmenu.src
                              765 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                              766 ; 430  |
                              767 ; 431  |//$FILENAME spectrogram.src
                              768 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                              769 ; 433  |
                              770 ; 434  |//$FILENAME motionvideomenu.src
                              771 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                              772 ; 436  |//$FILENAME motionvideomenuinitstate.src
                              773 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                              774 ; 438  |//$FILENAME jpegdisplaymenu.src
                              775 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                              776 ; 440  |//$FILENAME jpegmanualmenu.src
                              777 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                              778 ; 442  |//$FILENAME jpegthumbnailmenu.src
                              779 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                              780 ; 444  |//$FILENAME jpegslideshowmenu.src
                              781 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                              782 ; 446  |//$FILENAME albumartmenu.src
                              783 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                              784 ; 448  |//$FILENAME jpegfileutilextra.src
                              785 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                              786 ; 450  |
                              787 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              788 ; 452  |// General Modules
                              789 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              790 ; 454  |//$FILENAME MixMod.src
                              791 ; 455  |#define RSRC_MIXMOD_CODE 145    
                              792 ; 456  |//$FILENAME TunerModule.src
                              793 ; 457  |#define RSRC_TUNER_MODULE 146    
                              794 ; 458  |//$FILENAME geqoverlay.src
                              795 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                              796 ; 460  |
                              797 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              798 ; 462  |// Decoders/Encoders
                              799 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              800 ; 464  |//$FILENAME DecMod.src
                              801 ; 465  |#define RSRC_DECMOD_CODE 148    
                              802 ; 466  |//$FILENAME mp3p.src
                              803 ; 467  |#define RSRC_MP3P_CODE 149    
                              804 ; 468  |//$FILENAME mp3x.src
                              805 ; 469  |#define RSRC_MP3X_CODE 150    
                              806 ; 470  |//$FILENAME mp3y.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              807 ; 471  |#define RSRC_MP3Y_CODE 151    
                              808 ; 472  |//$FILENAME janusp.src
                              809 ; 473  |#define RSRC_JANUSP_CODE 152    
                              810 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                              811 ; 475  |
                              812 ; 476  |//$FILENAME decadpcmimamod.src
                              813 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                              814 ; 478  |//$FILENAME dec_adpcmp.src
                              815 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                              816 ; 480  |//$FILENAME dec_adpcmx.src
                              817 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                              818 ; 482  |//$FILENAME dec_adpcmy.src
                              819 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                              820 ; 484  |
                              821 ; 485  |//$FILENAME decadpcmsmvmod.src
                              822 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                              823 ; 487  |//$FILENAME dec_smvadpcmp.src
                              824 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                              825 ; 489  |//$FILENAME dec_smvadpcmx.src
                              826 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                              827 ; 491  |//$FILENAME dec_smvadpcmy.src
                              828 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                              829 ; 493  |
                              830 ; 494  |//$FILENAME encadpcmimamod.src
                              831 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                              832 ; 496  |//$FILENAME enc_adpcmp.src
                              833 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                              834 ; 498  |//$FILENAME enc_adpcmx.src
                              835 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                              836 ; 500  |//$FILENAME enc_adpcmy.src
                              837 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                              838 ; 502  |
                              839 ; 503  |//$FILENAME jpeg_p.src
                              840 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                              841 ; 505  |//$FILENAME jpeg_x.src
                              842 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                              843 ; 507  |//$FILENAME jpeg_y.src
                              844 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                              845 ; 509  |//$FILENAME jpeg2_y.src
                              846 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                              847 ; 511  |//$FILENAME bmp2_y.src
                              848 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                              849 ; 513  |//$FILENAME bmp_p.src
                              850 ; 514  |#define RSRC_BMP_DECODER_P 170    
                              851 ; 515  |
                              852 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                              853 ; 517  |//$FILENAME smvjpeg_x.src
                              854 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                              855 ; 519  |//$FILENAME smvjpeg_y.src
                              856 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                              857 ; 521  |
                              858 ; 522  |
                              859 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              860 ; 524  |// System Settings
                              861 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              862 ; 526  |//$FILENAME settings.src
                              863 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                              864 ; 528  |
                              865 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              866 ; 530  |// Media Device Drivers
                              867 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              868 ; 532  |//This resource is filled with garbage unless it is the MMC build
                              869 ; 533  |//$FILENAME null.src
                              870 ; 534  |#define RSRC_MMCDD_CODE 174    
                              871 ; 535  |//$FILENAME null.src
                              872 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                              873 ; 537  |
                              874 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                              875 ; 539  |//  PlayState resources
                              876 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                              877 ; 541  |//$FILENAME play_icon_with_border.src
                              878 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                              879 ; 543  |//$FILENAME pause_icon_with_border.src
                              880 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                              881 ; 545  |//$FILENAME stop_icon_with_border.src
                              882 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                              883 ; 547  |//$FILENAME record_icon_with_border.src
                              884 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                              885 ; 549  |//$FILENAME paused_record_icon_with_border.src
                              886 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                              887 ; 551  |//$FILENAME ffwd_icon_with_border.src
                              888 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                              889 ; 553  |//$FILENAME rwnd_icon_with_border.src
                              890 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                              891 ; 555  |
                              892 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                              893 ; 557  |//  PlayMode resources
                              894 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                              895 ; 559  |//$FILENAME repeatall_icon.src
                              896 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                              897 ; 561  |//$FILENAME repeatsong_icon.src
                              898 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                              899 ; 563  |//$FILENAME shuffle_icon.src
                              900 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                              901 ; 565  |//$FILENAME random_icon.src
                              902 ; 566  |#define RSRC_RANDOM_ICON 186    
                              903 ; 567  |//$FILENAME repeatallclear_icon.src
                              904 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                              905 ; 569  |//$FILENAME repeatsongclear_icon.src
                              906 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                              907 ; 571  |//$FILENAME shuffleclear_icon.src
                              908 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                              909 ; 573  |
                              910 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                              911 ; 575  |//  Battery Status
                              912 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                              913 ; 577  |//$FILENAME battery_00.src
                              914 ; 578  |#define RSRC_BATTERY_00 190    
                              915 ; 579  |//$FILENAME battery_01.src
                              916 ; 580  |#define RSRC_BATTERY_01 191    
                              917 ; 581  |//$FILENAME battery_02.src
                              918 ; 582  |#define RSRC_BATTERY_02 192    
                              919 ; 583  |//$FILENAME battery_03.src
                              920 ; 584  |#define RSRC_BATTERY_03 193    
                              921 ; 585  |//$FILENAME battery_04.src
                              922 ; 586  |#define RSRC_BATTERY_04 194    
                              923 ; 587  |//$FILENAME battery_05.src
                              924 ; 588  |#define RSRC_BATTERY_05 195    
                              925 ; 589  |//$FILENAME battery_06.src
                              926 ; 590  |#define RSRC_BATTERY_06 196    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              927 ; 591  |//$FILENAME battery_07.src
                              928 ; 592  |#define RSRC_BATTERY_07 197    
                              929 ; 593  |//$FILENAME battery_08.src
                              930 ; 594  |#define RSRC_BATTERY_08 198    
                              931 ; 595  |//$FILENAME battery_09.src
                              932 ; 596  |#define RSRC_BATTERY_09 199    
                              933 ; 597  |//$FILENAME battery_10.src
                              934 ; 598  |#define RSRC_BATTERY_10 200    
                              935 ; 599  |
                              936 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                              937 ; 601  |//  System Icons
                              938 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                              939 ; 603  |//$FILENAME disk_small.src
                              940 ; 604  |#define RSRC_DISK_ICON 201    
                              941 ; 605  |//$FILENAME lock_small.src
                              942 ; 606  |#define RSRC_LOCK_ICON 202    
                              943 ; 607  |//$FILENAME icon_music_mode.src
                              944 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                              945 ; 609  |//$FILENAME icon_voice_mode.src
                              946 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                              947 ; 611  |
                              948 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              949 ; 613  |// Volume Bitmaps
                              950 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                              951 ; 615  |//$FILENAME icon_vol_00.src
                              952 ; 616  |#define RSRC_ICON_VOL_00 205    
                              953 ; 617  |//$FILENAME icon_vol_01.src
                              954 ; 618  |#define RSRC_ICON_VOL_01 206    
                              955 ; 619  |//$FILENAME icon_vol_02.src
                              956 ; 620  |#define RSRC_ICON_VOL_02 207    
                              957 ; 621  |//$FILENAME icon_vol_03.src
                              958 ; 622  |#define RSRC_ICON_VOL_03 208    
                              959 ; 623  |//$FILENAME icon_vol_04.src
                              960 ; 624  |#define RSRC_ICON_VOL_04 209    
                              961 ; 625  |//$FILENAME icon_vol_05.src
                              962 ; 626  |#define RSRC_ICON_VOL_05 210    
                              963 ; 627  |//$FILENAME icon_vol_06.src
                              964 ; 628  |#define RSRC_ICON_VOL_06 211    
                              965 ; 629  |//$FILENAME icon_vol_07.src
                              966 ; 630  |#define RSRC_ICON_VOL_07 212    
                              967 ; 631  |//$FILENAME icon_vol_08.src
                              968 ; 632  |#define RSRC_ICON_VOL_08 213    
                              969 ; 633  |//$FILENAME icon_vol_09.src
                              970 ; 634  |#define RSRC_ICON_VOL_09 214    
                              971 ; 635  |//$FILENAME icon_vol_10.src
                              972 ; 636  |#define RSRC_ICON_VOL_10 215    
                              973 ; 637  |//$FILENAME icon_vol_11.src
                              974 ; 638  |#define RSRC_ICON_VOL_11 216    
                              975 ; 639  |//$FILENAME icon_vol_12.src
                              976 ; 640  |#define RSRC_ICON_VOL_12 217    
                              977 ; 641  |//$FILENAME icon_vol_13.src
                              978 ; 642  |#define RSRC_ICON_VOL_13 218    
                              979 ; 643  |//$FILENAME icon_vol_14.src
                              980 ; 644  |#define RSRC_ICON_VOL_14 219    
                              981 ; 645  |//$FILENAME icon_vol_15.src
                              982 ; 646  |#define RSRC_ICON_VOL_15 220    
                              983 ; 647  |//$FILENAME icon_vol_16.src
                              984 ; 648  |#define RSRC_ICON_VOL_16 221    
                              985 ; 649  |//$FILENAME icon_vol_17.src
                              986 ; 650  |#define RSRC_ICON_VOL_17 222    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              987 ; 651  |//$FILENAME icon_vol_18.src
                              988 ; 652  |#define RSRC_ICON_VOL_18 223    
                              989 ; 653  |//$FILENAME icon_vol_19.src
                              990 ; 654  |#define RSRC_ICON_VOL_19 224    
                              991 ; 655  |//$FILENAME icon_vol_20.src
                              992 ; 656  |#define RSRC_ICON_VOL_20 225    
                              993 ; 657  |//$FILENAME icon_vol_21.src
                              994 ; 658  |#define RSRC_ICON_VOL_21 226    
                              995 ; 659  |//$FILENAME icon_vol_22.src
                              996 ; 660  |#define RSRC_ICON_VOL_22 227    
                              997 ; 661  |//$FILENAME icon_vol_23.src
                              998 ; 662  |#define RSRC_ICON_VOL_23 228    
                              999 ; 663  |//$FILENAME icon_vol_24.src
                             1000 ; 664  |#define RSRC_ICON_VOL_24 229    
                             1001 ; 665  |//$FILENAME icon_vol_25.src
                             1002 ; 666  |#define RSRC_ICON_VOL_25 230    
                             1003 ; 667  |//$FILENAME icon_vol_26.src
                             1004 ; 668  |#define RSRC_ICON_VOL_26 231    
                             1005 ; 669  |//$FILENAME icon_vol_27.src
                             1006 ; 670  |#define RSRC_ICON_VOL_27 232    
                             1007 ; 671  |//$FILENAME icon_vol_28.src
                             1008 ; 672  |#define RSRC_ICON_VOL_28 233    
                             1009 ; 673  |//$FILENAME icon_vol_29.src
                             1010 ; 674  |#define RSRC_ICON_VOL_29 234    
                             1011 ; 675  |//$FILENAME icon_vol_30.src
                             1012 ; 676  |#define RSRC_ICON_VOL_30 235    
                             1013 ; 677  |//$FILENAME icon_vol_31.src
                             1014 ; 678  |#define RSRC_ICON_VOL_31 236    
                             1015 ; 679  |
                             1016 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1017 ; 681  |// Splash Screen Stuff
                             1018 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1019 ; 683  |//$FILENAME st_bw1.src
                             1020 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             1021 ; 685  |//$FILENAME siglogo1.src
                             1022 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             1023 ; 687  |//$FILENAME siglogo2.src
                             1024 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             1025 ; 689  |//$FILENAME siglogo3.src
                             1026 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             1027 ; 691  |//$FILENAME siglogo4.src
                             1028 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             1029 ; 693  |//$FILENAME siglogo5.src
                             1030 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             1031 ; 695  |//$FILENAME siglogo6.src
                             1032 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             1033 ; 697  |//$FILENAME siglogo7.src
                             1034 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             1035 ; 699  |//$FILENAME siglogo8.src
                             1036 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             1037 ; 701  |//$FILENAME siglogo9.src
                             1038 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             1039 ; 703  |//$FILENAME siglogo10.src
                             1040 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             1041 ; 705  |//$FILENAME siglogo11.src
                             1042 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             1043 ; 707  |//$FILENAME siglogo12.src
                             1044 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             1045 ; 709  |//$FILENAME siglogo13.src
                             1046 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1047 ; 711  |//$FILENAME siglogo.src
                             1048 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             1049 ; 713  |
                             1050 ; 714  |//$FILENAME locked.src
                             1051 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             1052 ; 716  |
                             1053 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             1054 ; 718  |//  Shutdown
                             1055 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             1056 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             1057 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             1058 ; 722  |//$FILENAME status_16_6_steps_0.src
                             1059 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             1060 ; 724  |//$FILENAME status_16_6_steps_1.src
                             1061 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             1062 ; 726  |//$FILENAME status_16_6_steps_2.src
                             1063 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             1064 ; 728  |//$FILENAME status_16_6_steps_3.src
                             1065 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             1066 ; 730  |//$FILENAME status_16_6_steps_4.src
                             1067 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             1068 ; 732  |//$FILENAME status_16_6_steps_5.src
                             1069 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             1070 ; 734  |//$FILENAME status_16_6_steps_6.src
                             1071 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             1072 ; 736  |
                             1073 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1074 ; 738  |// EQ
                             1075 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1076 ; 740  |//$FILENAME eq_clear_icon.src
                             1077 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             1078 ; 742  |//$FILENAME rock_icon.src
                             1079 ; 743  |#define RSRC_ROCK_ICON 262    
                             1080 ; 744  |//$FILENAME jazz_icon.src
                             1081 ; 745  |#define RSRC_JAZZ_ICON 263    
                             1082 ; 746  |//$FILENAME classic_icon.src
                             1083 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             1084 ; 748  |//$FILENAME pop_icon.src
                             1085 ; 749  |#define RSRC_POP_ICON 265    
                             1086 ; 750  |//$FILENAME custom_icon.src
                             1087 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             1088 ; 752  |
                             1089 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1090 ; 754  |// AB
                             1091 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1092 ; 756  |//$FILENAME ab_mark_a.src
                             1093 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             1094 ; 758  |//$FILENAME ab_mark_b.src
                             1095 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             1096 ; 760  |
                             1097 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1098 ; 762  |// Menu Display Resources
                             1099 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             1100 ; 764  |//$FILENAME string_music_menu.src
                             1101 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             1102 ; 766  |//$FILENAME string_mvideo_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1103 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             1104 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             1105 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             1106 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             1107 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             1108 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             1109 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             1110 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             1111 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             1112 ; 776  |//$FILENAME string_voice_menu.src
                             1113 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             1114 ; 778  |//$FILENAME string_audible_menu.src
                             1115 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             1116 ; 780  |//$FILENAME string_fmtuner_menu.src
                             1117 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             1118 ; 782  |//$FILENAME string_settings_menu.src
                             1119 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             1120 ; 784  |//$FILENAME string_eq_menu.src
                             1121 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             1122 ; 786  |//$FILENAME string_playmode_menu.src
                             1123 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             1124 ; 788  |//$FILENAME string_contrast_menu.src
                             1125 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             1126 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             1127 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             1128 ; 792  |//$FILENAME string_time_date_menu.src
                             1129 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             1130 ; 794  |//$FILENAME string_set_time_menu.src
                             1131 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             1132 ; 796  |//$FILENAME string_set_date_menu.src
                             1133 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             1134 ; 798  |//$FILENAME string_exit_menu.src
                             1135 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             1136 ; 800  |//$FILENAME string_rock_menu.src
                             1137 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             1138 ; 802  |//$FILENAME string_pop_menu.src
                             1139 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             1140 ; 804  |//$FILENAME string_classic_menu.src
                             1141 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             1142 ; 806  |//$FILENAME string_normal_menu.src
                             1143 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             1144 ; 808  |//$FILENAME string_jazz_menu.src
                             1145 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             1146 ; 810  |//$FILENAME string_repeat1_menu.src
                             1147 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             1148 ; 812  |//$FILENAME string_repeatall_menu.src
                             1149 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             1150 ; 814  |//$FILENAME string_shuffle_menu.src
                             1151 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             1152 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             1153 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             1154 ; 818  |//$FILENAME string_disable_menu.src
                             1155 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             1156 ; 820  |//$FILENAME string_1min_menu.src
                             1157 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             1158 ; 822  |//$FILENAME string_2min_menu.src
                             1159 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             1160 ; 824  |//$FILENAME string_5min_menu.src
                             1161 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             1162 ; 826  |//$FILENAME string_10min_menu.src
                             1163 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             1164 ; 828  |//$FILENAME string_system_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1165 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             1166 ; 830  |//$FILENAME string_about_menu.src
                             1167 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             1168 ; 832  |//$FILENAME string_delete_menu.src
                             1169 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             1170 ; 834  |//$FILENAME string_record_menu.src
                             1171 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             1172 ; 836  |//$FILENAME string_spectrogram_menu.src
                             1173 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             1174 ; 838  |
                             1175 ; 839  |//$FILENAME string_end_of_slide_show.src
                             1176 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             1177 ; 841  |
                             1178 ; 842  |//$FILENAME string_mb.src
                             1179 ; 843  |#define RSRC_STRING_MB 307    
                             1180 ; 844  |
                             1181 ; 845  |//$FILENAME internal_media.src
                             1182 ; 846  |#define RSRC_INT_MEDIA 308    
                             1183 ; 847  |//$FILENAME external_media.src
                             1184 ; 848  |#define RSRC_EXT_MEDIA 309    
                             1185 ; 849  |
                             1186 ; 850  |//$FILENAME about_title.src
                             1187 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             1188 ; 852  |//$FILENAME player_name.src
                             1189 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             1190 ; 854  |
                             1191 ; 855  |//$FILENAME settings_title.src
                             1192 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             1193 ; 857  |//$FILENAME jpeg_display_title.src
                             1194 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             1195 ; 859  |//$FILENAME erase_title.src
                             1196 ; 860  |#define RSRC_ERASE_TITLE 314    
                             1197 ; 861  |
                             1198 ; 862  |//$FILENAME del_warning_no.src
                             1199 ; 863  |#define RSRC_DELETE_NO 315    
                             1200 ; 864  |//$FILENAME del_warning_yes.src
                             1201 ; 865  |#define RSRC_DELETE_YES 316    
                             1202 ; 866  |//$FILENAME del_warning_line1.src
                             1203 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             1204 ; 868  |//$FILENAME del_warning_line2.src
                             1205 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             1206 ; 870  |//$FILENAME lowbattery.src
                             1207 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             1208 ; 872  |//$FILENAME vbr.src
                             1209 ; 873  |#define RSRC_VBR_BITMAP 320    
                             1210 ; 874  |
                             1211 ; 875  |//$FILENAME string_song.src
                             1212 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             1213 ; 877  |//$FILENAME string_voice.src
                             1214 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             1215 ; 879  |
                             1216 ; 880  |//$FILENAME time_date_title.src
                             1217 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             1218 ; 882  |//$FILENAME set_time_title.src
                             1219 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             1220 ; 884  |//$FILENAME set_date_title.src
                             1221 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             1222 ; 886  |//$FILENAME string_searching.src
                             1223 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             1224 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             1225 ; 889  |//  Save Changes
                             1226 ; 890  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1227 ; 891  |//$FILENAME save_changes_yes.src
                             1228 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             1229 ; 893  |//$FILENAME save_changes_no.src
                             1230 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             1231 ; 895  |//$FILENAME save_changes_cancel.src
                             1232 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             1233 ; 897  |//$FILENAME save_changes_clear.src
                             1234 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             1235 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             1236 ; 900  |//  Contrast
                             1237 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             1238 ; 902  |//$FILENAME contrast_title.src
                             1239 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             1240 ; 904  |//$FILENAME contrast_frame.src
                             1241 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             1242 ; 906  |//$FILENAME contrast_level0.src
                             1243 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             1244 ; 908  |//$FILENAME contrast_level1.src
                             1245 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             1246 ; 910  |//$FILENAME contrast_level2.src
                             1247 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             1248 ; 912  |//$FILENAME contrast_level3.src
                             1249 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             1250 ; 914  |//$FILENAME contrast_level4.src
                             1251 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             1252 ; 916  |//$FILENAME contrast_level5.src
                             1253 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             1254 ; 918  |//$FILENAME contrast_level6.src
                             1255 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             1256 ; 920  |//$FILENAME contrast_level7.src
                             1257 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             1258 ; 922  |//$FILENAME contrast_level8.src
                             1259 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             1260 ; 924  |//$FILENAME contrast_level9.src
                             1261 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             1262 ; 926  |//$FILENAME contrast_level10.src
                             1263 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             1264 ; 928  |
                             1265 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             1266 ; 930  |// Funclets
                             1267 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             1268 ; 932  |//$FILENAME Funclet_SetRTC.src
                             1269 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             1270 ; 934  |//$FILENAME Funclet_InitRTC.src
                             1271 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             1272 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             1273 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             1274 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             1275 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             1276 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             1277 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             1278 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             1279 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             1280 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             1281 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             1282 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             1283 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             1284 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             1285 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             1286 ; 950  |//$FILENAME Funclet_ButtonInit.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1287 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             1288 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             1289 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             1290 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             1291 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             1292 ; 956  |//$FILENAME Funclet_StartProject.src
                             1293 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             1294 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             1295 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             1296 ; 960  |//$FILENAME null.src
                             1297 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             1298 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             1299 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             1300 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             1301 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             1302 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             1303 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             1304 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             1305 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             1306 ; 970  |//$FILENAME null.src
                             1307 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             1308 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             1309 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             1310 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             1311 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             1312 ; 976  |//$FILENAME null.src
                             1313 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             1314 ; 978  |//$FILENAME null.src
                             1315 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             1316 ; 980  |//$FILENAME null.src
                             1317 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             1318 ; 982  |//$FILENAME null.src
                             1319 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             1320 ; 984  |//$FILENAME null.src
                             1321 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             1322 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             1323 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             1324 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             1325 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             1326 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             1327 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             1328 ; 992  |//$FILENAME null.src
                             1329 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             1330 ; 994  |//$FILENAME null.src
                             1331 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             1332 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             1333 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             1334 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             1335 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             1336 ; 1000 |///////////////////////////////////////////////////////////////
                             1337 ; 1001 |// Sanyo FM Tuner Fuclet
                             1338 ; 1002 |///////////////////////////////////////////////////////////////
                             1339 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             1340 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             1341 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             1342 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             1343 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1344 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             1345 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             1346 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             1347 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             1348 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             1349 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                             1350 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             1351 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             1352 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             1353 ; 1017 |
                             1354 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             1355 ; 1019 |// WMA Resources
                             1356 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             1357 ; 1021 |//$FILENAME wmaCore.src
                             1358 ; 1022 |#define RSRC_WMA_CORE 378    
                             1359 ; 1023 |//$FILENAME wmaMidLow.src
                             1360 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             1361 ; 1025 |//$FILENAME wmaHigh.src
                             1362 ; 1026 |#define RSRC_WMA_HIGH 380    
                             1363 ; 1027 |//$FILENAME wmaHighMid.src
                             1364 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             1365 ; 1029 |//$FILENAME wmaMid.src
                             1366 ; 1030 |#define RSRC_WMA_MID 382    
                             1367 ; 1031 |//$FILENAME wmaLow.src
                             1368 ; 1032 |#define RSRC_WMA_LOW 383    
                             1369 ; 1033 |//$FILENAME wmaX1mem.src
                             1370 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             1371 ; 1035 |//$FILENAME wmaYmem.src
                             1372 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             1373 ; 1037 |//$FILENAME wmaLXmem.src
                             1374 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             1375 ; 1039 |//$FILENAME wmaLYmem.src
                             1376 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             1377 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             1378 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             1379 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             1380 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             1381 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             1382 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             1383 ; 1047 |//$FILENAME drmpdcommon.src
                             1384 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             1385 ; 1049 |//$FILENAME januswmasupport.src
                             1386 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             1387 ; 1051 |//$FILENAME wmalicenseinit.src
                             1388 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             1389 ; 1053 |//$FILENAME wma_tables.src
                             1390 ; 1054 |#define RSRC_WMA_TABLES 394    
                             1391 ; 1055 |//$FILENAME janus_tables.src
                             1392 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             1393 ; 1057 |//$FILENAME wma_constants.src
                             1394 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             1395 ; 1059 |//$FILENAME janus_constants.src
                             1396 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             1397 ; 1061 |//$FILENAME janus_xmem.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1398 ; 1062 |#define RSRC_JANUS_X 398    
                             1399 ; 1063 |//$FILENAME janusy_data.src
                             1400 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             1401 ; 1065 |
                             1402 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             1403 ; 1067 |// Fonts -- these are last because they are very large
                             1404 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             1405 ; 1069 |//$FILENAME font_table.src
                             1406 ; 1070 |#define RSRC_FONT_TABLE 400    
                             1407 ; 1071 |//$FILENAME font_PGM.src
                             1408 ; 1072 |#define RSRC_PGM_8 401    
                             1409 ; 1073 |//$FILENAME font_SGMs.src
                             1410 ; 1074 |#define RSRC_SGMS_8 402    
                             1411 ; 1075 |//$FILENAME font_script_00.src
                             1412 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             1413 ; 1077 |//$FILENAME font_scripts.src
                             1414 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             1415 ; 1079 |//$FILENAME font_PDM.src
                             1416 ; 1080 |#define RSRC_PDM 405    
                             1417 ; 1081 |//$FILENAME font_SDMs.src
                             1418 ; 1082 |#define RSRC_SDMS 406    
                             1419 ; 1083 |//$FILENAME bitmap_warning.src
                             1420 ; 1084 |#define RSRC_WARNING 407    
                             1421 ; 1085 |//$FILENAME bitmap_device_full.src
                             1422 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             1423 ; 1087 |
                             1424 ; 1088 |
                             1425 ; 1089 |//$FILENAME lcd_controller_init.src
                             1426 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             1427 ; 1091 |
                             1428 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             1429 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             1430 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             1431 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             1432 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             1433 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             1434 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             1435 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             1436 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             1437 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             1438 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             1439 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             1440 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             1441 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             1442 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             1443 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             1444 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             1445 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             1446 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             1447 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             1448 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             1449 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             1450 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             1451 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             1452 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             1453 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             1454 ; 1118 |
                             1455 ; 1119 |
                             1456 ; 1120 |//$FILENAME sysrecord.src
                             1457 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1458 ; 1122 |
                             1459 ; 1123 |//$FILENAME string_record_settings.src
                             1460 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             1461 ; 1125 |//$FILENAME string_sample_rate.src
                             1462 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             1463 ; 1127 |//$FILENAME string_encoder.src
                             1464 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             1465 ; 1129 |//$FILENAME string_adpcm.src
                             1466 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             1467 ; 1131 |//$FILENAME string_msadpcm.src
                             1468 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             1469 ; 1133 |//$FILENAME string_imadpcm.src
                             1470 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             1471 ; 1135 |//$FILENAME string_pcm.src
                             1472 ; 1136 |#define RSRC_STRING_PCM 430    
                             1473 ; 1137 |//$FILENAME string_internal.src
                             1474 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             1475 ; 1139 |//$FILENAME string_external.src
                             1476 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             1477 ; 1141 |//$FILENAME string_device.src
                             1478 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             1479 ; 1143 |//$FILENAME string_source.src
                             1480 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             1481 ; 1145 |//$FILENAME string_microphone.src
                             1482 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             1483 ; 1147 |//$FILENAME string_linein.src
                             1484 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             1485 ; 1149 |//$FILENAME string_bits.src
                             1486 ; 1150 |#define RSRC_STRING_BITS 437    
                             1487 ; 1151 |//$FILENAME string_4.src
                             1488 ; 1152 |#define RSRC_STRING_4 438    
                             1489 ; 1153 |//$FILENAME string_8.src
                             1490 ; 1154 |#define RSRC_STRING_8 439    
                             1491 ; 1155 |//$FILENAME string_16.src
                             1492 ; 1156 |#define RSRC_STRING_16 440    
                             1493 ; 1157 |//$FILENAME string_24.src
                             1494 ; 1158 |#define RSRC_STRING_24 441    
                             1495 ; 1159 |//$FILENAME string_fm.src
                             1496 ; 1160 |#define RSRC_STRING_FM 442    
                             1497 ; 1161 |//$FILENAME string_mono.src
                             1498 ; 1162 |#define RSRC_STRING_MONO 443    
                             1499 ; 1163 |//$FILENAME string_stereo.src
                             1500 ; 1164 |#define RSRC_STRING_STEREO 444    
                             1501 ; 1165 |//$FILENAME string_8000hz.src
                             1502 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             1503 ; 1167 |//$FILENAME string_11025hz.src
                             1504 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             1505 ; 1169 |//$FILENAME string_16000hz.src
                             1506 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             1507 ; 1171 |//$FILENAME string_22050hz.src
                             1508 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             1509 ; 1173 |//$FILENAME string_32000hz.src
                             1510 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             1511 ; 1175 |//$FILENAME string_44100hz.src
                             1512 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             1513 ; 1177 |//$FILENAME string_48000hz.src
                             1514 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             1515 ; 1179 |//$FILENAME string_channels.src
                             1516 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             1517 ; 1181 |//$FILENAME string_spaces.src
                             1518 ; 1182 |#define RSRC_STRING_SPACES 453    
                             1519 ; 1183 |//$FILENAME slider_bar.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1520 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             1521 ; 1185 |//$FILENAME slider_bar_inv.src
                             1522 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             1523 ; 1187 |//$FILENAME slider_track.src
                             1524 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             1525 ; 1189 |//$FILENAME string_no_files.src
                             1526 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             1527 ; 1191 |
                             1528 ; 1192 |/////////////////////////////////////////////////////////////////////
                             1529 ; 1193 |//  Time and Date Resource Strings
                             1530 ; 1194 |/////////////////////////////////////////////////////////////////////
                             1531 ; 1195 |//$FILENAME string_sunday.src
                             1532 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             1533 ; 1197 |//$FILENAME string_monday.src
                             1534 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             1535 ; 1199 |//$FILENAME string_tuesday.src
                             1536 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             1537 ; 1201 |//$FILENAME string_wednesday.src
                             1538 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             1539 ; 1203 |//$FILENAME string_thursday.src
                             1540 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             1541 ; 1205 |//$FILENAME string_friday.src
                             1542 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             1543 ; 1207 |//$FILENAME string_saturday.src
                             1544 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             1545 ; 1209 |//$FILENAME string_am.src
                             1546 ; 1210 |#define RSRC_STRING_AM 465    
                             1547 ; 1211 |//$FILENAME string_pm.src
                             1548 ; 1212 |#define RSRC_STRING_PM 466    
                             1549 ; 1213 |//$FILENAME string_amclear.src
                             1550 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             1551 ; 1215 |//$FILENAME string_slash.src
                             1552 ; 1216 |#define RSRC_STRING_SLASH 468    
                             1553 ; 1217 |//$FILENAME string_colon.src
                             1554 ; 1218 |#define RSRC_STRING_COLON 469    
                             1555 ; 1219 |//$FILENAME string_12hour.src
                             1556 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             1557 ; 1221 |//$FILENAME string_24hour.src
                             1558 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             1559 ; 1223 |//$FILENAME string_format.src
                             1560 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             1561 ; 1225 |//$FILENAME string_mmddyyyy.src
                             1562 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             1563 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             1564 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             1565 ; 1229 |//$FILENAME string_yyyymmdd.src
                             1566 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             1567 ; 1231 |//$FILENAME string_ok.src
                             1568 ; 1232 |#define RSRC_STRING_OK 476    
                             1569 ; 1233 |//$FILENAME string_cancel.src
                             1570 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             1571 ; 1235 |//$FILENAME negative_sign.src
                             1572 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             1573 ; 1237 |//$FILENAME string_dec_pt5.src
                             1574 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             1575 ; 1239 |//$FILENAME string_dec_pt0.src
                             1576 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             1577 ; 1241 |//$FILENAME string_db.src
                             1578 ; 1242 |#define RSRC_DB_STRING 481    
                             1579 ; 1243 |//$FILENAME string_hz2.src
                             1580 ; 1244 |#define RSRC_HZ2_STRING 482    
                             1581 ; 1245 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1582 ; 1246 |
                             1583 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             1584 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             1585 ; 1249 |//$FILENAME metadata_codebank.src
                             1586 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             1587 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             1588 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             1589 ; 1253 |//$FILENAME wmametadata_codebank.src
                             1590 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             1591 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             1592 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             1593 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             1594 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             1595 ; 1259 |//$FILENAME playlist2init_codebank.src
                             1596 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             1597 ; 1261 |
                             1598 ; 1262 |//$FILENAME delete_successful.src
                             1599 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             1600 ; 1264 |//$FILENAME delete_error.src
                             1601 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             1602 ; 1266 |//$FILENAME lic_expired.src
                             1603 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             1604 ; 1268 |//$FILENAME id3v2_codebank.src
                             1605 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             1606 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             1607 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             1608 ; 1272 |//$FILENAME lyrics3_codebank.src
                             1609 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             1610 ; 1274 |//$FILENAME lrc_codebank.src
                             1611 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             1612 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             1613 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             1614 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             1615 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             1616 ; 1280 |//$FILENAME apicframe_codebank.src
                             1617 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             1618 ; 1282 |
                             1619 ; 1283 |//$FILENAME exmediaerror1.src
                             1620 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             1621 ; 1285 |//$FILENAME exmediaerror2.src
                             1622 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             1623 ; 1287 |//$FILENAME inmediaerror1.src
                             1624 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             1625 ; 1289 |
                             1626 ; 1290 |//$FILENAME backlight_title.src
                             1627 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             1628 ; 1292 |//$FILENAME backlight_state_on.src
                             1629 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             1630 ; 1294 |//$FILENAME backlight_state_off.src
                             1631 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             1632 ; 1296 |//$FILENAME backlightmenu.src
                             1633 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             1634 ; 1298 |//$FILENAME string_backlight_menu.src
                             1635 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             1636 ; 1300 |
                             1637 ; 1301 |//$FILENAME enc_mp3mod.src
                             1638 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             1639 ; 1303 |//$FILENAME enc_mp3p.src
                             1640 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             1641 ; 1305 |//$FILENAME enc_mp3x.src
                             1642 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             1643 ; 1307 |//$FILENAME enc_mp3y.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1644 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             1645 ; 1309 |//$FILENAME mp3_implementation.src
                             1646 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             1647 ; 1311 |//$FILENAME string_mp3.src
                             1648 ; 1312 |#define RSRC_STRING_MP3 513    
                             1649 ; 1313 |//$FILENAME string_all.src
                             1650 ; 1314 |#define RSRC_STRING_ALL 514    
                             1651 ; 1315 |
                             1652 ; 1316 |//$FILENAME mediastartup.src
                             1653 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             1654 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             1655 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             1656 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             1657 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             1658 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             1659 ; 1323 |
                             1660 ; 1324 |//$FILENAME nanddatadriveinit.src
                             1661 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             1662 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             1663 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             1664 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             1665 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             1666 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             1667 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             1668 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             1669 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             1670 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             1671 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             1672 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             1673 ; 1337 |
                             1674 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             1675 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             1676 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             1677 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             1678 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             1679 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             1680 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             1681 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             1682 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             1683 ; 1347 |
                             1684 ; 1348 |//$FILENAME vbr_codebank.src
                             1685 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             1686 ; 1350 |
                             1687 ; 1351 |//$FILENAME string_recordtest_menu.src
                             1688 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             1689 ; 1353 |//$FILENAME string_recordtest_duration.src
                             1690 ; 1354 |#define RSRC_STRING_DURATION 520    
                             1691 ; 1355 |//$FILENAME string_recordtest_time5.src
                             1692 ; 1356 |#define RSRC_STRING_TIME5 521    
                             1693 ; 1357 |//$FILENAME string_recordtest_time10.src
                             1694 ; 1358 |#define RSRC_STRING_TIME10 522    
                             1695 ; 1359 |//$FILENAME string_recordtest_time30.src
                             1696 ; 1360 |#define RSRC_STRING_TIME30 523    
                             1697 ; 1361 |//$FILENAME string_recordtest_time60.src
                             1698 ; 1362 |#define RSRC_STRING_TIME60 524    
                             1699 ; 1363 |//$FILENAME string_recordtest_time300.src
                             1700 ; 1364 |#define RSRC_STRING_TIME300 525    
                             1701 ; 1365 |//$FILENAME string_recordtest_time600.src
                             1702 ; 1366 |#define RSRC_STRING_TIME600 526    
                             1703 ; 1367 |
                             1704 ; 1368 |//$FILENAME test_title.src
                             1705 ; 1369 |#define RSRC_TEST_TITLE 527    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1706 ; 1370 |//$FILENAME testmenu.src
                             1707 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             1708 ; 1372 |
                             1709 ; 1373 |
                             1710 ; 1374 |//$FILENAME mmcmediastartup.src
                             1711 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             1712 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             1713 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             1714 ; 1378 |//$FILENAME mmcinfo.src
                             1715 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             1716 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             1717 ; 1381 |//$FILENAME mmcerase.src
                             1718 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             1719 ; 1383 |
                             1720 ; 1384 |
                             1721 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             1722 ; 1386 |
                             1723 ; 1387 |//$FILENAME mmcenumerate.src
                             1724 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             1725 ; 1389 |//$FILENAME mmcresetdevice.src
                             1726 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             1727 ; 1391 |//$FILENAME mmcprocesscsd.src
                             1728 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             1729 ; 1393 |//$FILENAME mmcprocesscid.src
                             1730 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             1731 ; 1395 |//$FILENAME mmcprocesscid2.src
                             1732 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             1733 ; 1397 |//$FILENAME mmcdetectpresence.src
                             1734 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             1735 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             1736 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             1737 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             1738 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             1739 ; 1403 |
                             1740 ; 1404 |//$FILENAME mmcread.src
                             1741 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             1742 ; 1406 |//$FILENAME mmcmediainit.src
                             1743 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             1744 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             1745 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             1746 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             1747 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             1748 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             1749 ; 1413 |
                             1750 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             1751 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             1752 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             1753 ; 1417 |
                             1754 ; 1418 |
                             1755 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             1756 ; 1420 |//  File system
                             1757 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             1758 ; 1422 |//$FILENAME arrangefilename.src
                             1759 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             1760 ; 1424 |//$FILENAME clearcluster.src
                             1761 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             1762 ; 1426 |//$FILENAME createdirectory.src
                             1763 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             1764 ; 1428 |//$FILENAME deletecontent.src
                             1765 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             1766 ; 1430 |//$FILENAME deleterecord.src
                             1767 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1768 ; 1432 |//$FILENAME fastopen.src
                             1769 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             1770 ; 1434 |//$FILENAME fcreate.src
                             1771 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             1772 ; 1436 |//$FILENAME filegetattrib.src
                             1773 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             1774 ; 1438 |//$FILENAME filegetdate.src
                             1775 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             1776 ; 1440 |//$FILENAME filesetattrib.src
                             1777 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             1778 ; 1442 |//$FILENAME filesetdate.src
                             1779 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             1780 ; 1444 |//$FILENAME fsinit.src
                             1781 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             1782 ; 1446 |//$FILENAME fsshutdown.src
                             1783 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             1784 ; 1448 |//$FILENAME readdevicerecord.src
                             1785 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             1786 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             1787 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             1788 ; 1452 |//$FILENAME setcwdhandle.src
                             1789 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             1790 ; 1454 |//$FILENAME fsdriveinit.src
                             1791 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             1792 ; 1456 |//$FILENAME fsclearBuf.src
                             1793 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             1794 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             1795 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             1796 ; 1460 |//$FILENAME fgetfasthandle.src
                             1797 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             1798 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             1799 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             1800 ; 1464 |//$FILENAME isfileopen.src
                             1801 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             1802 ; 1466 |//$FILENAME iscurrworkdir.src
                             1803 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             1804 ; 1468 |//$FILENAME chdir.src
                             1805 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             1806 ; 1470 |//$FILENAME chdirFromOffset.src
                             1807 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             1808 ; 1472 |//$FILENAME deletetree.src
                             1809 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             1810 ; 1474 |//$FILENAME deleteallrecords.src
                             1811 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             1812 ; 1476 |//$FILENAME cleardata.src
                             1813 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             1814 ; 1478 |//$FILENAME changetolowleveldir.src
                             1815 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             1816 ; 1480 |//$FILENAME getrecordnumber.src
                             1817 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             1818 ; 1482 |//$FILENAME fileremove.src
                             1819 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             1820 ; 1484 |//$FILENAME charactersearch.src
                             1821 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             1822 ; 1486 |//$FILENAME stringcompare.src
                             1823 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             1824 ; 1488 |//$FILENAME fopenw.src
                             1825 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             1826 ; 1490 |//$FILENAME fremove.src
                             1827 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             1828 ; 1492 |//$FILENAME fremovew.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1829 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             1830 ; 1494 |//$FILENAME mkdir.src
                             1831 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             1832 ; 1496 |//$FILENAME mkdirw.src
                             1833 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             1834 ; 1498 |//$FILENAME rmdir.src
                             1835 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             1836 ; 1500 |//$FILENAME rmdirw.src
                             1837 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             1838 ; 1502 |//$FILENAME fgetc.src
                             1839 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             1840 ; 1504 |//$FILENAME fgets.src
                             1841 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             1842 ; 1506 |//$FILENAME fputc.src
                             1843 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             1844 ; 1508 |//$FILENAME fputs.src
                             1845 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             1846 ; 1510 |//$FILENAME arrangelongfilename.src
                             1847 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             1848 ; 1512 |//$FILENAME convert_itoa.src
                             1849 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             1850 ; 1514 |//$FILENAME createdirrecord.src
                             1851 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             1852 ; 1516 |//$FILENAME chksum.src
                             1853 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             1854 ; 1518 |//$FILENAME createshortdirrecord.src
                             1855 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             1856 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             1857 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             1858 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             1859 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             1860 ; 1524 |//$FILENAME extractfilenamew.src
                             1861 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             1862 ; 1526 |//$FILENAME extractpathw.src
                             1863 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             1864 ; 1528 |//$FILENAME findfreerecord.src
                             1865 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             1866 ; 1530 |//$FILENAME getnamew.src
                             1867 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             1868 ; 1532 |//$FILENAME isdirectoryempty.src
                             1869 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             1870 ; 1534 |//$FILENAME isshortnamevalid.src
                             1871 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             1872 ; 1536 |//$FILENAME longdirmatch.src
                             1873 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             1874 ; 1538 |//$FILENAME unicodetooem.src
                             1875 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             1876 ; 1540 |//$FILENAME matchdirrecordw.src
                             1877 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             1878 ; 1542 |//$FILENAME setcwd.src
                             1879 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             1880 ; 1544 |//$FILENAME setshortfilename.src
                             1881 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             1882 ; 1546 |//$FILENAME generatefilenametail.src
                             1883 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             1884 ; 1548 |//$FILENAME dbcstounicode.src
                             1885 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             1886 ; 1550 |//$FILENAME strcpy.src
                             1887 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             1888 ; 1552 |//$FILENAME strcpyw.src
                             1889 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             1890 ; 1554 |//$FILENAME strlengthw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1891 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             1892 ; 1556 |//$FILENAME filesystempresent.src
                             1893 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             1894 ; 1558 |//$FILENAME DataDriveInit.src
                             1895 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             1896 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             1897 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             1898 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             1899 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             1900 ; 1564 |//$FILENAME DataDriveGetSize.src
                             1901 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             1902 ; 1566 |//$FILENAME ConstructLongFileName.src
                             1903 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             1904 ; 1568 |//$FILENAME strcpyucs3_2.src
                             1905 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             1906 ; 1570 |//$FILENAME getvolumelabel.src
                             1907 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             1908 ; 1572 |//$FILENAME setvolumelabel.src
                             1909 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             1910 ; 1574 |//$FILENAME disk_full.src
                             1911 ; 1575 |#define RSRC_DISK_FULL 619    
                             1912 ; 1576 |//$FILENAME chkdskstartup.src
                             1913 ; 1577 |#define RSRC_CHECKDISK 620    
                             1914 ; 1578 |//$FILENAME chkdskstartupy.src
                             1915 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             1916 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             1917 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             1918 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             1919 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             1920 ; 1584 |//$FILENAME string_bit_rate.src
                             1921 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             1922 ; 1586 |//$FILENAME string_96000hz.src
                             1923 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             1924 ; 1588 |//$FILENAME string_112000hz.src
                             1925 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             1926 ; 1590 |//$FILENAME string_128000hz.src
                             1927 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             1928 ; 1592 |//$FILENAME string_160000hz.src
                             1929 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             1930 ; 1594 |//$FILENAME string_192000hz.src
                             1931 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             1932 ; 1596 |//$FILENAME string_224000hz.src
                             1933 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             1934 ; 1598 |//$FILENAME string_256000hz.src
                             1935 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             1936 ; 1600 |//$FILENAME string_320000hz.src
                             1937 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             1938 ; 1602 |//$FILENAME string_hz.src
                             1939 ; 1603 |#define RSRC_STRING_HZ 633    
                             1940 ; 1604 |//$FILENAME EncCommonp.src
                             1941 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             1942 ; 1606 |//$FILENAME adc_adcx.src
                             1943 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             1944 ; 1608 |//$FILENAME adc_adcy.src
                             1945 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             1946 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             1947 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             1948 ; 1612 |//$FILENAME string_album.src
                             1949 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             1950 ; 1614 |//$FILENAME string_encoder_song.src
                             1951 ; 1615 |#define RSRC_STRING_SONG 639    
                             1952 ; 1616 |//$FILENAME string_mode.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1953 ; 1617 |#define RSRC_STRING_MODE 640    
                             1954 ; 1618 |
                             1955 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             1956 ; 1620 |// display related
                             1957 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             1958 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             1959 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             1960 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             1961 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             1962 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             1963 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             1964 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             1965 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             1966 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             1967 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             1968 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             1969 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             1970 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             1971 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             1972 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             1973 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             1974 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             1975 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             1976 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             1977 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             1978 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             1979 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             1980 ; 1644 |
                             1981 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             1982 ; 1646 |//WMDRM Related
                             1983 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             1984 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             1985 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             1986 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             1987 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             1988 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             1989 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             1990 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             1991 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             1992 ; 1656 |//$FILENAME verifychecksum.src
                             1993 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             1994 ; 1658 |//$FILENAME drm_b64_encodew.src
                             1995 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             1996 ; 1660 |//$FILENAME _performactions.src
                             1997 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             1998 ; 1662 |//$FILENAME _processendofchain.src
                             1999 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             2000 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             2001 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             2002 ; 1666 |//$FILENAME drmcrt_towlower.src
                             2003 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             2004 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             2005 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             2006 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             2007 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             2008 ; 1672 |//$FILENAME drmcrt_memmove.src
                             2009 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             2010 ; 1674 |//$FILENAME performoperation_part1.src
                             2011 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             2012 ; 1676 |//$FILENAME performoperation_part2.src
                             2013 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             2014 ; 1678 |//$FILENAME performoperation_part3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2015 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             2016 ; 1680 |//$FILENAME performoperation_part4.src
                             2017 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             2018 ; 1682 |//$FILENAME performoperation_part5.src
                             2019 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             2020 ; 1684 |//$FILENAME performoperation_part6.src
                             2021 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             2022 ; 1686 |//$FILENAME isvalidfunction.src
                             2023 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             2024 ; 1688 |//$FILENAME functiongetvalue.src
                             2025 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             2026 ; 1690 |//$FILENAME globalsetvariable.src
                             2027 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             2028 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             2029 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             2030 ; 1694 |//$FILENAME variabledrmgetorset.src
                             2031 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             2032 ; 1696 |//$FILENAME variableappgetorset.src
                             2033 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             2034 ; 1698 |//$FILENAME variablelicensegetorset.src
                             2035 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             2036 ; 1700 |//$FILENAME variablecontentgetorset.src
                             2037 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             2038 ; 1702 |//$FILENAME variabledevicegetorset.src
                             2039 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             2040 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             2041 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             2042 ; 1706 |//$FILENAME drm_hds_createstore.src
                             2043 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             2044 ; 1708 |//$FILENAME drm_hds_init.src
                             2045 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             2046 ; 1710 |//$FILENAME drm_hds_uninit.src
                             2047 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             2048 ; 1712 |//$FILENAME drm_hds_openstore.src
                             2049 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             2050 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             2051 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             2052 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             2053 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             2054 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             2055 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             2056 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             2057 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             2058 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             2059 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             2060 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             2061 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             2062 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             2063 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             2064 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             2065 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             2066 ; 1730 |//$FILENAME _hdscleanupstore.src
                             2067 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             2068 ; 1732 |//$FILENAME drm_lst_clean.src
                             2069 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             2070 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             2071 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             2072 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             2073 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             2074 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             2075 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             2076 ; 1740 |//$FILENAME _hdscreatenamespace.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2077 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             2078 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             2079 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             2080 ; 1744 |//$FILENAME _writesrn.src
                             2081 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             2082 ; 1746 |//$FILENAME _writecommonblockheader.src
                             2083 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             2084 ; 1748 |//$FILENAME _writechildblockheader.src
                             2085 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             2086 ; 1750 |//$FILENAME _readdatablockheader.src
                             2087 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             2088 ; 1752 |//$FILENAME _writedatablockheader.src
                             2089 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             2090 ; 1754 |//$FILENAME _hdsexpandstore.src
                             2091 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             2092 ; 1756 |//$FILENAME _hdsallocblock.src
                             2093 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             2094 ; 1758 |//$FILENAME _hdsfreeblock.src
                             2095 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             2096 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             2097 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             2098 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             2099 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             2100 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             2101 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             2102 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             2103 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             2104 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             2105 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             2106 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             2107 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             2108 ; 1772 |//$FILENAME _hdsremoveslot.src
                             2109 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             2110 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             2111 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             2112 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             2113 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             2114 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             2115 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             2116 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             2117 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             2118 ; 1782 |//$FILENAME _hdsslotresize.src
                             2119 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             2120 ; 1784 |//$FILENAME _isnull.src
                             2121 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             2122 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             2123 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             2124 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             2125 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             2126 ; 1790 |//$FILENAME _readsrn.src
                             2127 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             2128 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             2129 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             2130 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             2131 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             2132 ; 1796 |//$FILENAME _hdsslotwrite.src
                             2133 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             2134 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             2135 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             2136 ; 1800 |//$FILENAME drm_lst_close.src
                             2137 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             2138 ; 1802 |//$FILENAME drm_lst_enumnext.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2139 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             2140 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             2141 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             2142 ; 1806 |//$FILENAME _processextensions.src
                             2143 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             2144 ; 1808 |//$FILENAME _processidlist.src
                             2145 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             2146 ; 1810 |//$FILENAME _processexclusions.src
                             2147 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             2148 ; 1812 |//$FILENAME _processinclusions.src
                             2149 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             2150 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             2151 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             2152 ; 1816 |//$FILENAME _getopllevel.src
                             2153 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             2154 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             2155 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             2156 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             2157 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             2158 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             2159 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             2160 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             2161 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             2162 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             2163 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             2164 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             2165 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             2166 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             2167 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             2168 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             2169 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             2170 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             2171 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             2172 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             2173 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             2174 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             2175 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             2176 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             2177 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             2178 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             2179 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             2180 ; 1844 |//$FILENAME overlappingdates.src
                             2181 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             2182 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             2183 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             2184 ; 1848 |//$FILENAME neginfdate.src
                             2185 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             2186 ; 1850 |//$FILENAME infdate.src
                             2187 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             2188 ; 1852 |//$FILENAME isexpired.src
                             2189 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             2190 ; 1854 |//$FILENAME getsecstateattr.src
                             2191 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             2192 ; 1856 |//$FILENAME setexpirycategory.src
                             2193 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             2194 ; 1858 |//$FILENAME getv2licenseinfo.src
                             2195 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             2196 ; 1860 |//$FILENAME getnextlicense.src
                             2197 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             2198 ; 1862 |//$FILENAME aggregate.src
                             2199 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             2200 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2201 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             2202 ; 1866 |//$FILENAME _scannodeforattributew.src
                             2203 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             2204 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             2205 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             2206 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             2207 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             2208 ; 1872 |//$FILENAME _createdevicestore.src
                             2209 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             2210 ; 1874 |//$FILENAME _mapdrmerror.src
                             2211 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             2212 ; 1876 |//$FILENAME _comparemachineid.src
                             2213 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             2214 ; 1878 |//$FILENAME initmgrcontext.src
                             2215 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             2216 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             2217 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             2218 ; 1882 |//$FILENAME drm_mgr_commit.src
                             2219 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             2220 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             2221 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             2222 ; 1886 |//$FILENAME januscleandatastore.src
                             2223 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             2224 ; 1888 |//$FILENAME drm_mtr_openid.src
                             2225 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             2226 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             2227 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             2228 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             2229 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             2230 ; 1894 |//$FILENAME oem_setendoffile.src
                             2231 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             2232 ; 1896 |//$FILENAME oem_genrandombytes.src
                             2233 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             2234 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             2235 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             2236 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             2237 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             2238 ; 1902 |//$FILENAME oem_setdevicecert.src
                             2239 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             2240 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             2241 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             2242 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             2243 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             2244 ; 1908 |//$FILENAME oem_getuniqueid.src
                             2245 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             2246 ; 1910 |//$FILENAME oem_getdevicecert.src
                             2247 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             2248 ; 1912 |//$FILENAME drm_snc_openstore.src
                             2249 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             2250 ; 1914 |//$FILENAME drm_snc_closestore.src
                             2251 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             2252 ; 1916 |//$FILENAME _setkidstoredata.src
                             2253 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             2254 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             2255 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             2256 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             2257 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             2258 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             2259 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             2260 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             2261 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             2262 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2263 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             2264 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             2265 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             2266 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             2267 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             2268 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             2269 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             2270 ; 1934 |//$FILENAME _hdsprealloc.src
                             2271 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             2272 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             2273 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             2274 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             2275 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             2276 ; 1940 |//$FILENAME gendevicecertificate.src
                             2277 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             2278 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             2279 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             2280 ; 1944 |//$FILENAME copyhdsdtore.src
                             2281 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             2282 ; 1946 |//$FILENAME generatedevicecert.src
                             2283 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             2284 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             2285 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             2286 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             2287 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             2288 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             2289 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             2290 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             2291 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             2292 ; 1956 |//$FILENAME _checksecureclock.src
                             2293 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             2294 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             2295 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             2296 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             2297 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             2298 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             2299 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             2300 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             2301 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             2302 ; 1966 |//$FILENAME strtol.src
                             2303 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             2304 ; 1968 |//$FILENAME mktime.src
                             2305 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             2306 ; 1970 |//$FILENAME gmtime.src
                             2307 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             2308 ; 1972 |//$FILENAME localtime.src
                             2309 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             2310 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             2311 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             2312 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             2313 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             2314 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             2315 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             2316 ; 1980 |//$FILENAME oem_setsystemtime.src
                             2317 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             2318 ; 1982 |//$FILENAME const_pkcrypto.src
                             2319 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             2320 ; 1984 |//$FILENAME const_y.src
                             2321 ; 1985 |#define RSRC_CONST_Y 820    
                             2322 ; 1986 |//$FILENAME aes_dec_table.src
                             2323 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             2324 ; 1988 |//$FILENAME aes_key_table.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2325 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             2326 ; 1990 |//$FILENAME aes_enc_table.src
                             2327 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             2328 ; 1992 |//$FILENAME device_cert.src
                             2329 ; 1993 |#define RSRC_DEVCERT 824    
                             2330 ; 1994 |//$FILENAME devcert_template.src
                             2331 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             2332 ; 1996 |//$FILENAME getbase64decodedkey.src
                             2333 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             2334 ; 1998 |//$FILENAME _initslot.src
                             2335 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             2336 ; 2000 |//$FILENAME hdsimplcommon.src
                             2337 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             2338 ; 2002 |//$FILENAME hdsimpl_p.src
                             2339 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             2340 ; 2004 |
                             2341 ; 2005 |
                             2342 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             2343 ; 2007 |//pkcrypto Related
                             2344 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             2345 ; 2009 |//$FILENAME two_adic_inverse.src
                             2346 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             2347 ; 2011 |//$FILENAME mp_shift.src
                             2348 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             2349 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             2350 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             2351 ; 2015 |//$FILENAME set_immediate.src
                             2352 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             2353 ; 2017 |//$FILENAME multiply_immediate.src
                             2354 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             2355 ; 2019 |//$FILENAME multiply.src
                             2356 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             2357 ; 2021 |//$FILENAME divide_precondition_1.src
                             2358 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             2359 ; 2023 |//$FILENAME divide_immediate.src
                             2360 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             2361 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             2362 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             2363 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             2364 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             2365 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             2366 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             2367 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             2368 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             2369 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             2370 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             2371 ; 2035 |//$FILENAME ecaffine_addition.src
                             2372 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             2373 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             2374 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             2375 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             2376 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             2377 ; 2041 |//$FILENAME kfdesc_initialize.src
                             2378 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             2379 ; 2043 |//$FILENAME kimmediate.src
                             2380 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             2381 ; 2045 |//$FILENAME kprime_immediater.src
                             2382 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             2383 ; 2047 |//$FILENAME kprime_sqrter.src
                             2384 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             2385 ; 2049 |//$FILENAME kinitialize_prime.src
                             2386 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2387 ; 2051 |//$FILENAME mod_lucasuv.src
                             2388 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             2389 ; 2053 |//$FILENAME mod_lucas.src
                             2390 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             2391 ; 2055 |//$FILENAME bucket_multiply.src
                             2392 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             2393 ; 2057 |//$FILENAME mod_exp2000.src
                             2394 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             2395 ; 2059 |//$FILENAME mod_exp.src
                             2396 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             2397 ; 2061 |//$FILENAME modmul_choices1.src
                             2398 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             2399 ; 2063 |//$FILENAME mod_sqrt.src
                             2400 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             2401 ; 2065 |//$FILENAME create_modulus.src
                             2402 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             2403 ; 2067 |//$FILENAME from_modular.src
                             2404 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             2405 ; 2069 |//$FILENAME add_immediate.src
                             2406 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             2407 ; 2071 |//$FILENAME add_diff.src
                             2408 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             2409 ; 2073 |//$FILENAME add_full.src
                             2410 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             2411 ; 2075 |//$FILENAME compare_sum_same.src
                             2412 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             2413 ; 2077 |//$FILENAME sub_immediate.src
                             2414 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             2415 ; 2079 |//$FILENAME mp_initialization.src
                             2416 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             2417 ; 2081 |//$FILENAME new_random_bytes.src
                             2418 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             2419 ; 2083 |//$FILENAME new_random_dword_interval.src
                             2420 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             2421 ; 2085 |//$FILENAME new_random_digit_interval.src
                             2422 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             2423 ; 2087 |//$FILENAME new_random_mod.src
                             2424 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             2425 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             2426 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             2427 ; 2091 |//$FILENAME new_random_digits.src
                             2428 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             2429 ; 2093 |//$FILENAME words_to_ecaffine.src
                             2430 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             2431 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             2432 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             2433 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             2434 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             2435 ; 2099 |//$FILENAME pkinit.src
                             2436 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             2437 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             2438 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             2439 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             2440 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             2441 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             2442 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             2443 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             2444 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             2445 ; 2109 |//$FILENAME fe2ipmod.src
                             2446 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             2447 ; 2111 |//$FILENAME drm_pk_sign.src
                             2448 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2449 ; 2113 |//$FILENAME drm_pk_verify.src
                             2450 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             2451 ; 2115 |//$FILENAME random_bytes.src
                             2452 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             2453 ; 2117 |//$FILENAME mp_gcdex.src
                             2454 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             2455 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             2456 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             2457 ; 2121 |//$FILENAME pkcrypto_p.src
                             2458 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             2459 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             2460 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             2461 ; 2125 |//$FILENAME del_all_warning_line2.src
                             2462 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             2463 ; 2127 |//$FILENAME del_all_file_star.src
                             2464 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             2465 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             2466 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             2467 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             2468 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             2469 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             2470 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             2471 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             2472 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             2473 ; 2137 |
                             2474 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             2475 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             2476 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             2477 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             2478 ; 2142 |
                             2479 ; 2143 |
                             2480 ; 2144 |// Added to allow rechargeable battery configurations to build
                             2481 ; 2145 |//$FILENAME battery_charging.src
                             2482 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             2483 ; 2147 |//$FILENAME batterychargecodebank.src
                             2484 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             2485 ; 2149 |//$FILENAME updatevolume.src
                             2486 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             2487 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             2488 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             2489 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             2490 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             2491 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             2492 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             2493 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             2494 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             2495 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             2496 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             2497 ; 2161 |//$FILENAME _iscachedevent.src
                             2498 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             2499 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             2500 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             2501 ; 2165 |//$FILENAME oem_data.src
                             2502 ; 2166 |#define RSRC_OEM_DATA 906    
                             2503 ; 2167 |//$FILENAME gpk_p.src
                             2504 ; 2168 |#define RSRC_GPK_P 907    
                             2505 ; 2169 |//$FILENAME key_data.src
                             2506 ; 2170 |#define RSRC_KEY_DATA 908    
                             2507 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             2508 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             2509 ; 2173 |//$FILENAME string_working.src
                             2510 ; 2174 |#define RSRC_STRING_WORKING 910    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2511 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             2512 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             2513 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             2514 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             2515 ; 2179 |
                             2516 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             2517 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             2518 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             2519 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             2520 ; 2184 |
                             2521 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2522 ; 2186 |// Audible ACELP Resources
                             2523 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2524 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             2525 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             2526 ; 2190 |//$FILENAME AudibleAcelpP.src
                             2527 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             2528 ; 2192 |//$FILENAME AudibleAcelpX.src
                             2529 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             2530 ; 2194 |//$FILENAME AudibleAcelpY.src
                             2531 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             2532 ; 2196 |
                             2533 ; 2197 |//$FILENAME AudibleDecMod.src
                             2534 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             2535 ; 2199 |//$FILENAME audiblemp3p.src
                             2536 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             2537 ; 2201 |//$FILENAME audiblemp3x.src
                             2538 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             2539 ; 2203 |//$FILENAME audiblemp3y.src
                             2540 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             2541 ; 2205 |
                             2542 ; 2206 |//$FILENAME audiblemetadata_p.src
                             2543 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             2544 ; 2208 |//$FILENAME audiblemetadata_y.src
                             2545 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             2546 ; 2210 |//$FILENAME audiblesongposition_p.src
                             2547 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             2548 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             2549 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             2550 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             2551 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             2552 ; 2216 |//$FILENAME audibledsa_p.src
                             2553 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             2554 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             2555 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             2556 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             2557 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             2558 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             2559 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             2560 ; 2224 |
                             2561 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2562 ; 2226 |// Effects and SRS Resources
                             2563 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2564 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             2565 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             2566 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             2567 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             2568 ; 2232 |//$FILENAME wowctrl.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2569 ; 2233 |#define RSRC_WOW_CTRL 934    
                             2570 ; 2234 |
                             2571 ; 2235 |//$FILENAME wowmenu.src
                             2572 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             2573 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             2574 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             2575 ; 2239 |//$FILENAME string_wow_menu.src
                             2576 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             2577 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             2578 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             2579 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             2580 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             2581 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             2582 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             2583 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             2584 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             2585 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             2586 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             2587 ; 2251 |//$FILENAME wow_icon.src
                             2588 ; 2252 |#define RSRC_WOW_ICON 943    
                             2589 ; 2253 |
                             2590 ; 2254 |//$FILENAME wow16k.src
                             2591 ; 2255 |#define RSRC_WOW16K 944    
                             2592 ; 2256 |//$FILENAME wow32k.src
                             2593 ; 2257 |#define RSRC_WOW32K 945    
                             2594 ; 2258 |//$FILENAME wow8k.src
                             2595 ; 2259 |#define RSRC_WOW8K 946    
                             2596 ; 2260 |//$FILENAME wow11k.src
                             2597 ; 2261 |#define RSRC_WOW11K 947    
                             2598 ; 2262 |//$FILENAME wow22k.src
                             2599 ; 2263 |#define RSRC_WOW22K 948    
                             2600 ; 2264 |//$FILENAME wow24k.src
                             2601 ; 2265 |#define RSRC_WOW24K 949    
                             2602 ; 2266 |//$FILENAME wow44k.src
                             2603 ; 2267 |#define RSRC_WOW44K 950    
                             2604 ; 2268 |//$FILENAME wow48k.src
                             2605 ; 2269 |#define RSRC_WOW48K 951    
                             2606 ; 2270 |
                             2607 ; 2271 |//$FILENAME wow16k_Y.src
                             2608 ; 2272 |#define RSRC_WOW16K_Y 952    
                             2609 ; 2273 |//$FILENAME wow32k_Y.src
                             2610 ; 2274 |#define RSRC_WOW32K_Y 953    
                             2611 ; 2275 |//$FILENAME wow8k_Y.src
                             2612 ; 2276 |#define RSRC_WOW8K_Y 954    
                             2613 ; 2277 |//$FILENAME wow11k_Y.src
                             2614 ; 2278 |#define RSRC_WOW11K_Y 955    
                             2615 ; 2279 |//$FILENAME wow22k_Y.src
                             2616 ; 2280 |#define RSRC_WOW22K_Y 956    
                             2617 ; 2281 |//$FILENAME wow24k_Y.src
                             2618 ; 2282 |#define RSRC_WOW24K_Y 957    
                             2619 ; 2283 |//$FILENAME wow44k_Y.src
                             2620 ; 2284 |#define RSRC_WOW44K_Y 958    
                             2621 ; 2285 |//$FILENAME wow48k_Y.src
                             2622 ; 2286 |#define RSRC_WOW48K_Y 959    
                             2623 ; 2287 |
                             2624 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2625 ; 2289 |// Audible Section Navigation
                             2626 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2627 ; 2291 |//$FILENAME audible_secnav.src
                             2628 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2629 ; 2293 |
                             2630 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2631 ; 2295 |// PLAYLIST3 and Music Library
                             2632 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2633 ; 2297 |
                             2634 ; 2298 |//$FILENAME build_ml.src
                             2635 ; 2299 |#define RSRC_BUILD_ML 961    
                             2636 ; 2300 |//$FILENAME build_ml_warning.src
                             2637 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             2638 ; 2302 |//$FILENAME build_ml_warning2.src
                             2639 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             2640 ; 2304 |//$FILENAME build_flash1.src
                             2641 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             2642 ; 2306 |//$FILENAME build_flash2.src
                             2643 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             2644 ; 2308 |//$FILENAME build_flash3.src
                             2645 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             2646 ; 2310 |//$FILENAME build_sd1.src
                             2647 ; 2311 |#define RSRC_BUILD_SD1 967    
                             2648 ; 2312 |//$FILENAME build_sd2.src
                             2649 ; 2313 |#define RSRC_BUILD_SD2 968    
                             2650 ; 2314 |//$FILENAME build_sd3.src
                             2651 ; 2315 |#define RSRC_BUILD_SD3 969    
                             2652 ; 2316 |//$FILENAME build_newmusic.src
                             2653 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             2654 ; 2318 |//$FILENAME sdmd.src
                             2655 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             2656 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             2657 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             2658 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             2659 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             2660 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             2661 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             2662 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             2663 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             2664 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             2665 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             2666 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             2667 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             2668 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             2669 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             2670 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             2671 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             2672 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             2673 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             2674 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             2675 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             2676 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             2677 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             2678 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             2679 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             2680 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             2681 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             2682 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             2683 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             2684 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             2685 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             2686 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             2687 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             2688 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2689 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             2690 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             2691 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             2692 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             2693 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             2694 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             2695 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             2696 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             2697 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             2698 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             2699 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             2700 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             2701 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             2702 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             2703 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             2704 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             2705 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             2706 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             2707 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             2708 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             2709 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             2710 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             2711 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             2712 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             2713 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             2714 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             2715 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             2716 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             2717 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             2718 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             2719 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             2720 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             2721 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             2722 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             2723 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             2724 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             2725 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             2726 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             2727 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             2728 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             2729 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             2730 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             2731 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             2732 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             2733 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             2734 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             2735 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             2736 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             2737 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             2738 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             2739 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             2740 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             2741 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             2742 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             2743 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             2744 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             2745 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             2746 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             2747 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             2748 ; 2412 |//$FILENAME playmusicmenu.src
                             2749 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             2750 ; 2414 |//$FILENAME browsemenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2751 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             2752 ; 2416 |//$FILENAME browsemenu_extra.src
                             2753 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             2754 ; 2418 |//$FILENAME string_play_all.src
                             2755 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             2756 ; 2420 |//$FILENAME string_play.src
                             2757 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             2758 ; 2422 |//$FILENAME string_unknown_year.src
                             2759 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             2760 ; 2424 |//$FILENAME string_year_width.src
                             2761 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             2762 ; 2426 |//$FILENAME string_artist.src
                             2763 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             2764 ; 2428 |//$FILENAME string_songs.src
                             2765 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             2766 ; 2430 |//$FILENAME string_on_the_fly.src
                             2767 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             2768 ; 2432 |//$FILENAME string_new_music.src
                             2769 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             2770 ; 2434 |//$FILENAME string_genre.src
                             2771 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             2772 ; 2436 |//$FILENAME string_year.src
                             2773 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             2774 ; 2438 |//$FILENAME string_playlist.src
                             2775 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             2776 ; 2440 |//$FILENAME string_fm_rec.src
                             2777 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             2778 ; 2442 |//$FILENAME string_linein_rec.src
                             2779 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             2780 ; 2444 |//$FILENAME string_play_music.src
                             2781 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             2782 ; 2446 |//$FILENAME highlight_back.src
                             2783 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             2784 ; 2448 |//$FILENAME newmusicmenu.src
                             2785 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             2786 ; 2450 |//$FILENAME string_1_day.src
                             2787 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             2788 ; 2452 |//$FILENAME string_1_week.src
                             2789 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             2790 ; 2454 |//$FILENAME string_1_month.src
                             2791 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             2792 ; 2456 |//$FILENAME on_the_fly_full.src
                             2793 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             2794 ; 2458 |//$FILENAME on_the_fly_free1.src
                             2795 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             2796 ; 2460 |//$FILENAME on_the_fly_free2.src
                             2797 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             2798 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             2799 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             2800 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             2801 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             2802 ; 2466 |//$FILENAME empty_favourite.src
                             2803 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             2804 ; 2468 |//$FILENAME sd_remove.src
                             2805 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             2806 ; 2470 |//$FILENAME sd_insert.src
                             2807 ; 2471 |#define RSRC_SD_INSERT 1047    
                             2808 ; 2472 |//$FILENAME check_disk_1.src
                             2809 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             2810 ; 2474 |//$FILENAME check_disk_2.src
                             2811 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             2812 ; 2476 |//$FILENAME check_disk_3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2813 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             2814 ; 2478 |//$FILENAME flash_error.src
                             2815 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             2816 ; 2480 |
                             2817 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2818 ; 2482 |// STFM1000 Tuner funclet
                             2819 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2820 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             2821 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             2822 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             2823 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             2824 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             2825 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             2826 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             2827 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             2828 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             2829 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             2830 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             2831 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             2832 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             2833 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             2834 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             2835 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             2836 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             2837 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             2838 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             2839 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             2840 ; 2504 |//$FILENAME decstfmmod.src
                             2841 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             2842 ; 2506 |//$FILENAME dec_stfmp.src
                             2843 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             2844 ; 2508 |//$FILENAME dec_stfmx.src
                             2845 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             2846 ; 2510 |//$FILENAME dec_stfmy.src
                             2847 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             2848 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             2849 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             2850 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             2851 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             2852 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             2853 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             2854 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             2855 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             2856 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             2857 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             2858 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             2859 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             2860 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             2861 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             2862 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             2863 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             2864 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             2865 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             2866 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             2867 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             2868 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             2869 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             2870 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             2871 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             2872 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2873 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                             2874 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             2875 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             2876 ; 2540 |// for RestoreDriveFromBackup
                             2877 ; 2541 |//$FILENAME restoresysdrive.src
                             2878 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             2879 ; 2543 |
                             2880 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2881 ; 2545 |// Playlist5 sources
                             2882 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2883 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             2884 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             2885 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             2886 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             2887 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             2888 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             2889 ; 2553 |//$FILENAME playlist5_playback_module.src
                             2890 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             2891 ; 2555 |//$FILENAME playlist5_browse_module.src
                             2892 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             2893 ; 2557 |
                             2894 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             2895 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             2896 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             2897 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             2898 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             2899 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             2900 ; 2564 |
                             2901 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2902 ; 2566 |// DanhNguyen added bitmaps
                             2903 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2904 ; 2568 |//$FILENAME icon_folder.src
                             2905 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             2906 ; 2570 |//$FILENAME icon_song.src
                             2907 ; 2571 |#define RSRC_ICON_SONG 1089    
                             2908 ; 2572 |
                             2909 ; 2573 |//$FILENAME menu_music.src
                             2910 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             2911 ; 2575 |//$FILENAME vie_menu_music.src
                             2912 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             2913 ; 2577 |
                             2914 ; 2578 |//$FILENAME menu_voice.src
                             2915 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             2916 ; 2580 |//$FILENAME vie_menu_voice.src
                             2917 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             2918 ; 2582 |
                             2919 ; 2583 |//$FILENAME menu_fmtuner.src
                             2920 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             2921 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             2922 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             2923 ; 2587 |
                             2924 ; 2588 |//$FILENAME menu_record.src
                             2925 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             2926 ; 2590 |//$FILENAME vie_menu_record.src
                             2927 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             2928 ; 2592 |
                             2929 ; 2593 |//$FILENAME menu_settings.src
                             2930 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             2931 ; 2595 |//$FILENAME vie_menu_settings.src
                             2932 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             2933 ; 2597 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2934 ; 2598 |//$FILENAME menu_shutdown.src
                             2935 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             2936 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             2937 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             2938 ; 2602 |
                             2939 ; 2603 |//$FILENAME menu_clock.src
                             2940 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             2941 ; 2605 |//$FILENAME vie_menu_clock.src
                             2942 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             2943 ; 2607 |
                             2944 ; 2608 |//$FILENAME menu_ab.src
                             2945 ; 2609 |#define RSRC_MENU_AB 1104    
                             2946 ; 2610 |//$FILENAME vie_menu_ab.src
                             2947 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             2948 ; 2612 |
                             2949 ; 2613 |//$FILENAME menu_delete.src
                             2950 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             2951 ; 2615 |//$FILENAME vie_menu_delete.src
                             2952 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             2953 ; 2617 |
                             2954 ; 2618 |//$FILENAME menu_about.src
                             2955 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             2956 ; 2620 |//$FILENAME vie_menu_about.src
                             2957 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             2958 ; 2622 |
                             2959 ; 2623 |//$FILENAME menu_exit.src
                             2960 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             2961 ; 2625 |//$FILENAME vie_menu_exit.src
                             2962 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             2963 ; 2627 |
                             2964 ; 2628 |//$FILENAME music_play_all.src
                             2965 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             2966 ; 2630 |//$FILENAME vie_music_play_all.src
                             2967 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             2968 ; 2632 |
                             2969 ; 2633 |//$FILENAME music_folder_internal.src
                             2970 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             2971 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             2972 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             2973 ; 2637 |
                             2974 ; 2638 |//$FILENAME music_folder_external.src
                             2975 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             2976 ; 2640 |//$FILENAME vie_music_folder_external.src
                             2977 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             2978 ; 2642 |
                             2979 ; 2643 |//$FILENAME music_songs.src
                             2980 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             2981 ; 2645 |//$FILENAME vie_music_songs.src
                             2982 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             2983 ; 2647 |
                             2984 ; 2648 |//$FILENAME music_favorites.src
                             2985 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             2986 ; 2650 |//$FILENAME vie_music_favorites.src
                             2987 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             2988 ; 2652 |
                             2989 ; 2653 |//$FILENAME music_fm_record.src
                             2990 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             2991 ; 2655 |//$FILENAME vie_music_fm_record.src
                             2992 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             2993 ; 2657 |
                             2994 ; 2658 |//$FILENAME music_exit.src
                             2995 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2996 ; 2660 |//$FILENAME vie_music_exit.src
                             2997 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             2998 ; 2662 |
                             2999 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             3000 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             3001 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             3002 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             3003 ; 2667 |
                             3004 ; 2668 |//$FILENAME browse_music_folder_external.src
                             3005 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             3006 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             3007 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             3008 ; 2672 |
                             3009 ; 2673 |//$FILENAME browse_music_list_songs.src
                             3010 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             3011 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             3012 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             3013 ; 2677 |
                             3014 ; 2678 |//$FILENAME browse_music_favourites.src
                             3015 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             3016 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             3017 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             3018 ; 2682 |
                             3019 ; 2683 |//$FILENAME browse_music_fm_files.src
                             3020 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             3021 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             3022 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             3023 ; 2687 |
                             3024 ; 2688 |//$FILENAME browse_voice.src
                             3025 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             3026 ; 2690 |//$FILENAME vie_browse_voice.src
                             3027 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             3028 ; 2692 |
                             3029 ; 2693 |//$FILENAME favourites_list_add.src
                             3030 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             3031 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             3032 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             3033 ; 2697 |
                             3034 ; 2698 |//$FILENAME favourites_list_remove.src
                             3035 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             3036 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             3037 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             3038 ; 2702 |
                             3039 ; 2703 |//$FILENAME favourites_list_is_full.src
                             3040 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             3041 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             3042 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             3043 ; 2707 |
                             3044 ; 2708 |//$FILENAME about_screen_1.src
                             3045 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             3046 ; 2710 |//$FILENAME vie_about_screen_1.src
                             3047 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             3048 ; 2712 |
                             3049 ; 2713 |//$FILENAME about_screen_2.src
                             3050 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             3051 ; 2715 |//$FILENAME vie_about_screen_2.src
                             3052 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             3053 ; 2717 |
                             3054 ; 2718 |//$FILENAME about_screen_3.src
                             3055 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             3056 ; 2720 |//$FILENAME vie_about_screen_3.src
                             3057 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3058 ; 2722 |
                             3059 ; 2723 |//$FILENAME about_screen_4.src
                             3060 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             3061 ; 2725 |//$FILENAME vie_about_screen_4.src
                             3062 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             3063 ; 2727 |
                             3064 ; 2728 |//$FILENAME time_date_exit_title.src
                             3065 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             3066 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             3067 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             3068 ; 2732 |
                             3069 ; 2733 |//$FILENAME time_clean_desktop.src
                             3070 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             3071 ; 2735 |//$FILENAME time_dash.src
                             3072 ; 2736 |#define RSRC_TIME_DASH 1155    
                             3073 ; 2737 |
                             3074 ; 2738 |//$FILENAME time_day_7.src
                             3075 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             3076 ; 2740 |//$FILENAME vie_time_day_7.src
                             3077 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             3078 ; 2742 |//$FILENAME time_day_cn.src
                             3079 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             3080 ; 2744 |//$FILENAME vie_time_day_cn.src
                             3081 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             3082 ; 2746 |//$FILENAME time_day_2.src
                             3083 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             3084 ; 2748 |//$FILENAME vie_time_day_2.src
                             3085 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             3086 ; 2750 |//$FILENAME time_day_3.src
                             3087 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             3088 ; 2752 |//$FILENAME vie_time_day_3.src
                             3089 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             3090 ; 2754 |//$FILENAME time_day_4.src
                             3091 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             3092 ; 2756 |//$FILENAME vie_time_day_4.src
                             3093 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             3094 ; 2758 |//$FILENAME time_day_5.src
                             3095 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             3096 ; 2760 |//$FILENAME vie_time_day_5.src
                             3097 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             3098 ; 2762 |//$FILENAME time_day_6.src
                             3099 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             3100 ; 2764 |//$FILENAME vie_time_day_6.src
                             3101 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             3102 ; 2766 |
                             3103 ; 2767 |//$FILENAME time_month_1.src
                             3104 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             3105 ; 2769 |//$FILENAME vie_time_month_1.src
                             3106 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             3107 ; 2771 |//$FILENAME time_month_2.src
                             3108 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             3109 ; 2773 |//$FILENAME vie_time_month_2.src
                             3110 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             3111 ; 2775 |//$FILENAME time_month_3.src
                             3112 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             3113 ; 2777 |//$FILENAME vie_time_month_3.src
                             3114 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             3115 ; 2779 |//$FILENAME time_month_4.src
                             3116 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             3117 ; 2781 |//$FILENAME vie_time_month_4.src
                             3118 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             3119 ; 2783 |//$FILENAME time_month_5.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3120 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             3121 ; 2785 |//$FILENAME vie_time_month_5.src
                             3122 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             3123 ; 2787 |//$FILENAME time_month_6.src
                             3124 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             3125 ; 2789 |//$FILENAME vie_time_month_6.src
                             3126 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             3127 ; 2791 |//$FILENAME time_month_7.src
                             3128 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             3129 ; 2793 |//$FILENAME vie_time_month_7.src
                             3130 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             3131 ; 2795 |//$FILENAME time_month_8.src
                             3132 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             3133 ; 2797 |//$FILENAME vie_time_month_8.src
                             3134 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             3135 ; 2799 |//$FILENAME time_month_9.src
                             3136 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             3137 ; 2801 |//$FILENAME vie_time_month_9.src
                             3138 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             3139 ; 2803 |//$FILENAME time_month_10.src
                             3140 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             3141 ; 2805 |//$FILENAME vie_time_month_10.src
                             3142 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             3143 ; 2807 |//$FILENAME time_month_11.src
                             3144 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             3145 ; 2809 |//$FILENAME vie_time_month_11.src
                             3146 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             3147 ; 2811 |//$FILENAME time_month_12.src
                             3148 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             3149 ; 2813 |//$FILENAME vie_time_month_12.src
                             3150 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             3151 ; 2815 |
                             3152 ; 2816 |//$FILENAME time_num_am.src
                             3153 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             3154 ; 2818 |//$FILENAME time_num_am.src
                             3155 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             3156 ; 2820 |//$FILENAME settime_format_12h.src
                             3157 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             3158 ; 2822 |//$FILENAME settime_format_24h.src
                             3159 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             3160 ; 2824 |//$FILENAME setdate_format_dmy.src
                             3161 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             3162 ; 2826 |//$FILENAME setdate_format_mdy.src
                             3163 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             3164 ; 2828 |//$FILENAME setdate_format_ymd.src
                             3165 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             3166 ; 2830 |
                             3167 ; 2831 |//$FILENAME time_num_large_0.src
                             3168 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             3169 ; 2833 |//$FILENAME time_num_large_1.src
                             3170 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             3171 ; 2835 |//$FILENAME time_num_large_2.src
                             3172 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             3173 ; 2837 |//$FILENAME time_num_large_3.src
                             3174 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             3175 ; 2839 |//$FILENAME time_num_large_4.src
                             3176 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             3177 ; 2841 |//$FILENAME time_num_large_5.src
                             3178 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             3179 ; 2843 |//$FILENAME time_num_large_6.src
                             3180 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             3181 ; 2845 |//$FILENAME time_num_large_7.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3182 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             3183 ; 2847 |//$FILENAME time_num_large_8.src
                             3184 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             3185 ; 2849 |//$FILENAME time_num_large_9.src
                             3186 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             3187 ; 2851 |
                             3188 ; 2852 |//$FILENAME time_num_medium_0.src
                             3189 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             3190 ; 2854 |//$FILENAME time_num_medium_1.src
                             3191 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             3192 ; 2856 |//$FILENAME time_num_medium_2.src
                             3193 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             3194 ; 2858 |//$FILENAME time_num_medium_3.src
                             3195 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             3196 ; 2860 |//$FILENAME time_num_medium_4.src
                             3197 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             3198 ; 2862 |//$FILENAME time_num_medium_5.src
                             3199 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             3200 ; 2864 |//$FILENAME time_num_medium_6.src
                             3201 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             3202 ; 2866 |//$FILENAME time_num_medium_7.src
                             3203 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             3204 ; 2868 |//$FILENAME time_num_medium_8.src
                             3205 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             3206 ; 2870 |//$FILENAME time_num_medium_9.src
                             3207 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             3208 ; 2872 |
                             3209 ; 2873 |//$FILENAME time_colon.src
                             3210 ; 2874 |#define RSRC_TIME_COLON 1221    
                             3211 ; 2875 |
                             3212 ; 2876 |//$FILENAME settings_backlight_title.src
                             3213 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             3214 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             3215 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             3216 ; 2880 |//$FILENAME settings_playmode_title.src
                             3217 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             3218 ; 2882 |
                             3219 ; 2883 |//$FILENAME settings_contrast_title.src
                             3220 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             3221 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             3222 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             3223 ; 2887 |
                             3224 ; 2888 |//$FILENAME settings_eq_title.src
                             3225 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             3226 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             3227 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             3228 ; 2892 |
                             3229 ; 2893 |//$FILENAME settings_exit_title.src
                             3230 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             3231 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             3232 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             3233 ; 2897 |
                             3234 ; 2898 |//$FILENAME settings_set_date_title.src
                             3235 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             3236 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             3237 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             3238 ; 2902 |
                             3239 ; 2903 |//$FILENAME settings_set_time_title.src
                             3240 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             3241 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             3242 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             3243 ; 2907 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3244 ; 2908 |//$FILENAME settings_playmode_normal.src
                             3245 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             3246 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             3247 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             3248 ; 2912 |
                             3249 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             3250 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             3251 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             3252 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             3253 ; 2917 |
                             3254 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             3255 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             3256 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             3257 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             3258 ; 2922 |
                             3259 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             3260 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             3261 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             3262 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             3263 ; 2927 |
                             3264 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             3265 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             3266 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             3267 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             3268 ; 2932 |
                             3269 ; 2933 |//$FILENAME settings_backlight_on.src
                             3270 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             3271 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             3272 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             3273 ; 2937 |
                             3274 ; 2938 |//$FILENAME settings_backlight_10s.src
                             3275 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             3276 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             3277 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             3278 ; 2942 |
                             3279 ; 2943 |//$FILENAME settings_backlight_20s.src
                             3280 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             3281 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             3282 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             3283 ; 2947 |
                             3284 ; 2948 |//$FILENAME settings_backlight_30s.src
                             3285 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             3286 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             3287 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             3288 ; 2952 |
                             3289 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             3290 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             3291 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             3292 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             3293 ; 2957 |
                             3294 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             3295 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             3296 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             3297 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             3298 ; 2962 |
                             3299 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             3300 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             3301 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             3302 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             3303 ; 2967 |
                             3304 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             3305 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3306 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             3307 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             3308 ; 2972 |
                             3309 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             3310 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             3311 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             3312 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             3313 ; 2977 |
                             3314 ; 2978 |//$FILENAME settings_languages_eng.src
                             3315 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             3316 ; 2980 |//$FILENAME settings_languages_vie.src
                             3317 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             3318 ; 2982 |
                             3319 ; 2983 |//$FILENAME fraction_dot.src
                             3320 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             3321 ; 2985 |
                             3322 ; 2986 |//$FILENAME fm_background.src
                             3323 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             3324 ; 2988 |//$FILENAME vie_fm_background.src
                             3325 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             3326 ; 2990 |
                             3327 ; 2991 |//$FILENAME searching_please_wait.src
                             3328 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             3329 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             3330 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             3331 ; 2995 |
                             3332 ; 2996 |//$FILENAME fm_auto_search.src
                             3333 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             3334 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             3335 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             3336 ; 3000 |
                             3337 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             3338 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             3339 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             3340 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             3341 ; 3005 |
                             3342 ; 3006 |#endif //IF (!@def(resources))
                             3343 ; 3007 |
                             3344 
                             3346 
                             3347 ; 3    |#include "messages.h"
                             3348 
                             3350 
                             3351 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             3352 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             3353 ; 3    |// Message defs
                             3354 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             3355 ; 5    |
                             3356 ; 6    |#if (!defined(MSGEQU_INC))
                             3357 ; 7    |#define MSGEQU_INC 1
                             3358 ; 8    |
                             3359 ; 9    |
                             3360 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             3361 ; 11   |
                             3362 ; 12   |
                             3363 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             3364 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             3365 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             3366 ; 16   |#define MSG_TYPE_LCD 0x030000
                             3367 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             3368 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             3369 ; 19   |#define MSG_TYPE_MENU 0x060000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3370 ; 20   |#define MSG_TYPE_LED 0x070000
                             3371 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             3372 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             3373 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             3374 ; 24   |// Equalizer and other effects
                             3375 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             3376 ; 26   |#if (defined(USE_PLAYLIST3))
                             3377 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             3378 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             3379 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             3380 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             3381 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             3382 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             3383 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             3384 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             3385 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             3386 ; 36   |#if defined(USE_PLAYLIST5)
                             3387 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             3388 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             3389 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             3390 ; 40   |
                             3391 ; 41   |// Message Structure Offsets
                             3392 ; 42   |#define MSG_Length 0
                             3393 ; 43   |#define MSG_ID 1
                             3394 ; 44   |#define MSG_Argument1 2
                             3395 ; 45   |#define MSG_Argument2 3
                             3396 ; 46   |#define MSG_Argument3 4
                             3397 ; 47   |#define MSG_Argument4 5
                             3398 ; 48   |#define MSG_Argument5 6
                             3399 ; 49   |#define MSG_Argument6 7
                             3400 ; 50   |
                             3401 ; 51   |
                             3402 ; 52   |
                             3403 ; 53   |// LCD Message IDs
                             3404 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             3405 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             3406 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             3407 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             3408 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             3409 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             3410 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             3411 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             3412 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             3413 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             3414 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             3415 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             3416 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             3417 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             3418 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             3419 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             3420 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             3421 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             3422 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             3423 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             3424 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             3425 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             3426 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             3427 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             3428 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             3429 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             3430 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             3431 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3432 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             3433 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             3434 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             3435 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             3436 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             3437 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             3438 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             3439 ; 89   |//Param1 = left
                             3440 ; 90   |//Param2 = top
                             3441 ; 91   |//Param3 = right
                             3442 ; 92   |//Param4 = bottom
                             3443 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             3444 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             3445 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             3446 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             3447 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             3448 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             3449 ; 99   |
                             3450 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             3451 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             3452 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             3453 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             3454 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             3455 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             3456 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             3457 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             3458 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             3459 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             3460 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             3461 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             3462 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             3463 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             3464 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             3465 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             3466 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             3467 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             3468 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             3469 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             3470 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             3471 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             3472 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             3473 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             3474 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             3475 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             3476 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             3477 ; 127  |
                             3478 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             3479 ; 129  |
                             3480 ; 130  |#if defined(CLCD_16BIT)
                             3481 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             3482 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             3483 ; 133  |
                             3484 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             3485 ; 135  |#else 
                             3486 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             3487 ; 137  |#endif
                             3488 ; 138  |
                             3489 ; 139  |// If you change the LCD message ID's then you must
                             3490 ; 140  |// also change the jump table in lcdapi.asm
                             3491 ; 141  |
                             3492 ; 142  |// Character LCD Message IDs
                             3493 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3494 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             3495 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             3496 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             3497 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             3498 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             3499 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             3500 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             3501 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             3502 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             3503 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             3504 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             3505 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             3506 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             3507 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             3508 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             3509 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             3510 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             3511 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             3512 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             3513 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             3514 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             3515 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             3516 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             3517 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             3518 ; 168  |// also change the jump table in lcdapi.asm
                             3519 ; 169  |
                             3520 ; 170  |// Decoder Message IDs
                             3521 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             3522 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             3523 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             3524 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             3525 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             3526 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             3527 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             3528 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             3529 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             3530 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             3531 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             3532 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             3533 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             3534 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             3535 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             3536 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             3537 ; 187  |// If you change the Decoder message ID's, then you must
                             3538 ; 188  |// also change the jump table in decoder_overlay.asm
                             3539 ; 189  |// and in dec_adpcm_overlay.asm.
                             3540 ; 190  |
                             3541 ; 191  |// Encoder Message IDs
                             3542 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             3543 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             3544 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             3545 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             3546 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             3547 ; 197  |// If you change the Encoder message ID's, then you must
                             3548 ; 198  |// also change the jump table in all encoder overlay modules.
                             3549 ; 199  |
                             3550 ; 200  |// Parser Message IDs
                             3551 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             3552 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             3553 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             3554 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             3555 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3556 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             3557 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             3558 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             3559 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             3560 ; 210  |// If you change the Parser message ID's, then you must
                             3561 ; 211  |// also change the jump table in parser.asm
                             3562 ; 212  |
                             3563 ; 213  |// Button Message IDs
                             3564 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             3565 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             3566 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             3567 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             3568 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             3569 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             3570 ; 220  |
                             3571 ; 221  |// Mixer Message IDs
                             3572 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             3573 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             3574 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             3575 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             3576 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             3577 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             3578 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             3579 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             3580 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             3581 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             3582 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             3583 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             3584 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             3585 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             3586 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             3587 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             3588 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             3589 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             3590 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             3591 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             3592 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             3593 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             3594 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             3595 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             3596 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             3597 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             3598 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             3599 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             3600 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             3601 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             3602 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             3603 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             3604 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             3605 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             3606 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             3607 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             3608 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             3609 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             3610 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             3611 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             3612 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             3613 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             3614 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             3615 ; 265  |// If you change the mixer message ID's then you must
                             3616 ; 266  |// also change the jump table in mixer.asm
                             3617 ; 267  |#define MIXER_ON 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3618 ; 268  |#define MIXER_OFF 1
                             3619 ; 269  |
                             3620 ; 270  |
                             3621 ; 271  |// System Message IDs
                             3622 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             3623 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             3624 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             3625 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             3626 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             3627 ; 277  |// If you change the system message ID's then you must
                             3628 ; 278  |// also change the jump table in systemapi.asm
                             3629 ; 279  |
                             3630 ; 280  |// Menu IDs
                             3631 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             3632 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             3633 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             3634 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             3635 ; 285  |//sub parameters for this message:
                             3636 ; 286  |#define RECORDER_START 0
                             3637 ; 287  |#define RECORDER_PAUSE 0x2000
                             3638 ; 288  |#define RECORDER_RESUME 0x4000
                             3639 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             3640 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             3641 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             3642 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             3643 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             3644 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             3645 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             3646 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             3647 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             3648 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             3649 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             3650 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             3651 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             3652 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             3653 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             3654 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             3655 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             3656 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             3657 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             3658 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             3659 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             3660 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             3661 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             3662 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             3663 ; 313  |
                             3664 ; 314  |// Note that other versions of this file have different msg equates.
                             3665 ; 315  |// If you change the system message ID's then you must
                             3666 ; 316  |// also change the jump table in all menu *.asm
                             3667 ; 317  |
                             3668 ; 318  |// LED Message IDs
                             3669 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             3670 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             3671 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             3672 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             3673 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             3674 ; 324  |// If you change the LeD message ID's then you must
                             3675 ; 325  |// also change the jump table in ledapi.asm
                             3676 ; 326  |
                             3677 ; 327  |#if (!defined(REMOVE_FM))
                             3678 ; 328  |// FM Tuner Message IDs
                             3679 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3680 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             3681 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             3682 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             3683 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             3684 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             3685 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             3686 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             3687 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             3688 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             3689 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             3690 ; 340  |//one parameter--the sensitivity in uV
                             3691 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             3692 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             3693 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             3694 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             3695 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             3696 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             3697 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             3698 ; 348  |#endif
                             3699 ; 349  |
                             3700 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             3701 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             3702 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             3703 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             3704 ; 354  |
                             3705 ; 355  |
                             3706 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             3707 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             3708 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             3709 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             3710 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             3711 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             3712 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             3713 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             3714 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             3715 ; 365  |
                             3716 ; 366  |#if (defined(USE_PLAYLIST3))
                             3717 ; 367  |// Music Library
                             3718 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             3719 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             3720 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             3721 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             3722 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             3723 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             3724 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             3725 ; 375  |
                             3726 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             3727 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             3728 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             3729 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             3730 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             3731 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             3732 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             3733 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             3734 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             3735 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             3736 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             3737 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             3738 ; 388  |
                             3739 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             3740 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             3741 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3742 ; 392  |
                             3743 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             3744 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             3745 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             3746 ; 396  |
                             3747 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             3748 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             3749 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             3750 ; 400  |
                             3751 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             3752 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             3753 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             3754 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             3755 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             3756 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             3757 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             3758 ; 408  |
                             3759 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             3760 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             3761 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             3762 ; 412  |
                             3763 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             3764 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             3765 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             3766 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             3767 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             3768 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             3769 ; 419  |
                             3770 ; 420  |#if defined(USE_PLAYLIST5)
                             3771 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             3772 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             3773 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             3774 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             3775 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             3776 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             3777 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             3778 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             3779 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             3780 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             3781 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             3782 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             3783 ; 433  |
                             3784 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             3785 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             3786 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             3787 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             3788 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             3789 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             3790 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             3791 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             3792 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             3793 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             3794 ; 444  |// Events
                             3795 ; 445  |// No event
                             3796 ; 446  |#define EVENT_NONE 0x000001   
                             3797 ; 447  |// A message has been posted
                             3798 ; 448  |#define EVENT_MESSAGE 0x000002   
                             3799 ; 449  |// Run if wait time elapsed
                             3800 ; 450  |#define EVENT_TIMER 0x000004   
                             3801 ; 451  |// Run if a button event occured
                             3802 ; 452  |#define EVENT_BUTTON 0x000008   
                             3803 ; 453  |// Run if a background event occured
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3804 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             3805 ; 455  |// The executive should immediately repeat this module
                             3806 ; 456  |#define EVENT_REPEAT 0x000020   
                             3807 ; 457  |// Run the module's init routine
                             3808 ; 458  |#define EVENT_INIT 0x800000   
                             3809 ; 459  |
                             3810 ; 460  |#define EVENT_NONE_BITPOS 0
                             3811 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             3812 ; 462  |#define EVENT_TIMER_BITPOS 2
                             3813 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             3814 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             3815 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             3816 ; 466  |#define EVENT_INIT_BITPOS 23
                             3817 ; 467  |
                             3818 ; 468  |// Parser Message Buffers
                             3819 ; 469  |#define ParserPlayBit 0
                             3820 ; 470  |#define ButtonPressBit 1
                             3821 ; 471  |#define ParserRwndBit 1
                             3822 ; 472  |#define ParserFfwdBit 2
                             3823 ; 473  |
                             3824 ; 474  |//NextSong Message Parameters
                             3825 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             3826 ; 476  |#define NEXT_SONG 2             
                             3827 ; 477  |// ButtonPressBit1 cleared
                             3828 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             3829 ; 479  |// ButtonPressBit1 set
                             3830 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             3831 ; 481  |// NextSong + Ffwd
                             3832 ; 482  |#define NEXT_SONG_FFWD 4          
                             3833 ; 483  |
                             3834 ; 484  |//PrevSong Message Parameters
                             3835 ; 485  |// PrevSong + Stopped
                             3836 ; 486  |#define PREV_SONG 0          
                             3837 ; 487  |// PrevSong + Play
                             3838 ; 488  |#define PREV_SONG_PLAY 1          
                             3839 ; 489  |// PrevSong + Rwnd
                             3840 ; 490  |#define PREV_SONG_RWND 2          
                             3841 ; 491  |
                             3842 ; 492  |
                             3843 ; 493  |
                             3844 ; 494  |
                             3845 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             3846 ; 496  |
                             3847 ; 497  |
                             3848 
                             3850 
                             3851 ; 4    |#include "exec.h"
                             3852 
                             3854 
                             3855 ; 1    |#ifndef EXEC_H
                             3856 ; 2    |#define EXEC_H
                             3857 ; 3    |
                             3858 ; 4    |
                             3859 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             3860 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             3861 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             3862 ; 8    |
                             3863 ; 9    |
                             3864 ; 10   |#endif
                             3865 
                             3867 
                             3868 ; 5    |#include "menumanager.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3869 
                             3871 
                             3872 ; 1    |#ifndef _EXEC_H
                             3873 ; 2    |#define _EXEC_H
                             3874 ; 3    |
                             3875 ; 4    |#include "types.h"
                             3876 
                             3878 
                             3879 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3880 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3881 ; 3    |//
                             3882 ; 4    |// Filename: types.h
                             3883 ; 5    |// Description: Standard data types
                             3884 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3885 ; 7    |
                             3886 ; 8    |#ifndef _TYPES_H
                             3887 ; 9    |#define _TYPES_H
                             3888 ; 10   |
                             3889 ; 11   |// TODO:  move this outta here!
                             3890 ; 12   |#if !defined(NOERROR)
                             3891 ; 13   |#define NOERROR 0
                             3892 ; 14   |#define SUCCESS 0
                             3893 ; 15   |#endif 
                             3894 ; 16   |#if !defined(SUCCESS)
                             3895 ; 17   |#define SUCCESS  0
                             3896 ; 18   |#endif
                             3897 ; 19   |#if !defined(ERROR)
                             3898 ; 20   |#define ERROR   -1
                             3899 ; 21   |#endif
                             3900 ; 22   |#if !defined(FALSE)
                             3901 ; 23   |#define FALSE 0
                             3902 ; 24   |#endif
                             3903 ; 25   |#if !defined(TRUE)
                             3904 ; 26   |#define TRUE  1
                             3905 ; 27   |#endif
                             3906 ; 28   |
                             3907 ; 29   |#if !defined(NULL)
                             3908 ; 30   |#define NULL 0
                             3909 ; 31   |#endif
                             3910 ; 32   |
                             3911 ; 33   |#define MAX_INT     0x7FFFFF
                             3912 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3913 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3914 ; 36   |#define MAX_ULONG   (-1) 
                             3915 ; 37   |
                             3916 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3917 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3918 ; 40   |
                             3919 ; 41   |
                             3920 ; 42   |#define BYTE    unsigned char       // btVarName
                             3921 ; 43   |#define CHAR    signed char         // cVarName
                             3922 ; 44   |#define USHORT  unsigned short      // usVarName
                             3923 ; 45   |#define SHORT   unsigned short      // sVarName
                             3924 ; 46   |#define WORD    unsigned int        // wVarName
                             3925 ; 47   |#define INT     signed int          // iVarName
                             3926 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3927 ; 49   |#define LONG    signed long         // lVarName
                             3928 ; 50   |#define BOOL    unsigned int        // bVarName
                             3929 ; 51   |#define FRACT   _fract              // frVarName
                             3930 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3931 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3932 ; 54   |#define FLOAT   float               // fVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3933 ; 55   |#define DBL     double              // dVarName
                             3934 ; 56   |#define ENUM    enum                // eVarName
                             3935 ; 57   |#define CMX     _complex            // cmxVarName
                             3936 ; 58   |typedef WORD UCS3;                   // 
                             3937 ; 59   |
                             3938 ; 60   |#define UINT16  unsigned short
                             3939 ; 61   |#define UINT8   unsigned char   
                             3940 ; 62   |#define UINT32  unsigned long
                             3941 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3942 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3943 ; 65   |#define WCHAR   UINT16
                             3944 ; 66   |
                             3945 ; 67   |//UINT128 is 16 bytes or 6 words
                             3946 ; 68   |typedef struct UINT128_3500 {   
                             3947 ; 69   |    int val[6];     
                             3948 ; 70   |} UINT128_3500;
                             3949 ; 71   |
                             3950 ; 72   |#define UINT128   UINT128_3500
                             3951 ; 73   |
                             3952 ; 74   |// Little endian word packed byte strings:   
                             3953 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3954 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3955 ; 77   |// Little endian word packed byte strings:   
                             3956 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3957 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3958 ; 80   |
                             3959 ; 81   |// Declare Memory Spaces To Use When Coding
                             3960 ; 82   |// A. Sector Buffers
                             3961 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3962 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3963 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3964 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             3965 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3966 ; 88   |// B. Media DDI Memory
                             3967 ; 89   |#define MEDIA_DDI_MEM _Y
                             3968 ; 90   |
                             3969 ; 91   |
                             3970 ; 92   |
                             3971 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             3972 ; 94   |// Examples of circular pointers:
                             3973 ; 95   |//    INT CIRC cpiVarName
                             3974 ; 96   |//    DWORD CIRC cpdwVarName
                             3975 ; 97   |
                             3976 ; 98   |#define RETCODE INT                 // rcVarName
                             3977 ; 99   |
                             3978 ; 100  |// generic bitfield structure
                             3979 ; 101  |struct Bitfield {
                             3980 ; 102  |    unsigned int B0  :1;
                             3981 ; 103  |    unsigned int B1  :1;
                             3982 ; 104  |    unsigned int B2  :1;
                             3983 ; 105  |    unsigned int B3  :1;
                             3984 ; 106  |    unsigned int B4  :1;
                             3985 ; 107  |    unsigned int B5  :1;
                             3986 ; 108  |    unsigned int B6  :1;
                             3987 ; 109  |    unsigned int B7  :1;
                             3988 ; 110  |    unsigned int B8  :1;
                             3989 ; 111  |    unsigned int B9  :1;
                             3990 ; 112  |    unsigned int B10 :1;
                             3991 ; 113  |    unsigned int B11 :1;
                             3992 ; 114  |    unsigned int B12 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3993 ; 115  |    unsigned int B13 :1;
                             3994 ; 116  |    unsigned int B14 :1;
                             3995 ; 117  |    unsigned int B15 :1;
                             3996 ; 118  |    unsigned int B16 :1;
                             3997 ; 119  |    unsigned int B17 :1;
                             3998 ; 120  |    unsigned int B18 :1;
                             3999 ; 121  |    unsigned int B19 :1;
                             4000 ; 122  |    unsigned int B20 :1;
                             4001 ; 123  |    unsigned int B21 :1;
                             4002 ; 124  |    unsigned int B22 :1;
                             4003 ; 125  |    unsigned int B23 :1;
                             4004 ; 126  |};
                             4005 ; 127  |
                             4006 ; 128  |union BitInt {
                             4007 ; 129  |        struct Bitfield B;
                             4008 ; 130  |        int        I;
                             4009 ; 131  |};
                             4010 ; 132  |
                             4011 ; 133  |#define MAX_MSG_LENGTH 10
                             4012 ; 134  |struct CMessage
                             4013 ; 135  |{
                             4014 ; 136  |        unsigned int m_uLength;
                             4015 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4016 ; 138  |};
                             4017 ; 139  |
                             4018 ; 140  |typedef struct {
                             4019 ; 141  |    WORD m_wLength;
                             4020 ; 142  |    WORD m_wMessage;
                             4021 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4022 ; 144  |} Message;
                             4023 ; 145  |
                             4024 ; 146  |struct MessageQueueDescriptor
                             4025 ; 147  |{
                             4026 ; 148  |        int *m_pBase;
                             4027 ; 149  |        int m_iModulo;
                             4028 ; 150  |        int m_iSize;
                             4029 ; 151  |        int *m_pHead;
                             4030 ; 152  |        int *m_pTail;
                             4031 ; 153  |};
                             4032 ; 154  |
                             4033 ; 155  |struct ModuleEntry
                             4034 ; 156  |{
                             4035 ; 157  |    int m_iSignaledEventMask;
                             4036 ; 158  |    int m_iWaitEventMask;
                             4037 ; 159  |    int m_iResourceOfCode;
                             4038 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4039 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4040 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4041 ; 163  |    int m_uTimeOutHigh;
                             4042 ; 164  |    int m_uTimeOutLow;
                             4043 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4044 ; 166  |};
                             4045 ; 167  |
                             4046 ; 168  |union WaitMask{
                             4047 ; 169  |    struct B{
                             4048 ; 170  |        unsigned int m_bNone     :1;
                             4049 ; 171  |        unsigned int m_bMessage  :1;
                             4050 ; 172  |        unsigned int m_bTimer    :1;
                             4051 ; 173  |        unsigned int m_bButton   :1;
                             4052 ; 174  |    } B;
                             4053 ; 175  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4054 ; 176  |} ;
                             4055 ; 177  |
                             4056 ; 178  |
                             4057 ; 179  |struct Button {
                             4058 ; 180  |        WORD wButtonEvent;
                             4059 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4060 ; 182  |};
                             4061 ; 183  |
                             4062 ; 184  |struct Message {
                             4063 ; 185  |        WORD wMsgLength;
                             4064 ; 186  |        WORD wMsgCommand;
                             4065 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4066 ; 188  |};
                             4067 ; 189  |
                             4068 ; 190  |union EventTypes {
                             4069 ; 191  |        struct CMessage msg;
                             4070 ; 192  |        struct Button Button ;
                             4071 ; 193  |        struct Message Message;
                             4072 ; 194  |};
                             4073 ; 195  |
                             4074 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4075 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4076 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4077 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4078 ; 200  |
                             4079 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4080 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4081 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4082 ; 204  |
                             4083 ; 205  |#if DEBUG
                             4084 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4085 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4086 ; 208  |#else 
                             4087 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4088 ; 210  |#define DebugBuildAssert(x)    
                             4089 ; 211  |#endif
                             4090 ; 212  |
                             4091 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4092 ; 214  |//  #pragma asm
                             4093 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4094 ; 216  |//  #pragma endasm
                             4095 ; 217  |
                             4096 ; 218  |
                             4097 ; 219  |#ifdef COLOR_262K
                             4098 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4099 ; 221  |#elif defined(COLOR_65K)
                             4100 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4101 ; 223  |#else
                             4102 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4103 ; 225  |#endif
                             4104 ; 226  |    
                             4105 ; 227  |#endif // #ifndef _TYPES_H
                             4106 
                             4108 
                             4109 ; 5    |
                             4110 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                             4111 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4112 ; 8    |
                             4113 ; 9    |#if !defined(NULL)
                             4114 ; 10   |#define NULL 0
                             4115 ; 11   |#endif 
                             4116 ; 12   |
                             4117 ; 13   |#if !defined(FALSE)
                             4118 ; 14   |#define FALSE 0
                             4119 ; 15   |#endif
                             4120 ; 16   |#if !defined(TRUE)
                             4121 ; 17   |#define TRUE  !FALSE
                             4122 ; 18   |#endif
                             4123 ; 19   |
                             4124 ; 20   |// The same memory location contains either a menu message or button event. 
                             4125 ; 21   |// The button info is stored in the first word or the entire message is stored.
                             4126 ; 22   |
                             4127 ; 23   |// CMessage is kept for backards compatibility.
                             4128 ; 24   |// The union and 2 new structures are added to aid in readability.
                             4129 ; 25   |
                             4130 ; 26   |
                             4131 ; 27   |#include "messages.h"
                             4132 
                             4134 
                             4135 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4136 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             4137 ; 3    |// Message defs
                             4138 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             4139 ; 5    |
                             4140 ; 6    |#if (!defined(MSGEQU_INC))
                             4141 ; 7    |#define MSGEQU_INC 1
                             4142 ; 8    |
                             4143 ; 9    |
                             4144 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             4145 ; 11   |
                             4146 ; 12   |
                             4147 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             4148 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             4149 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             4150 ; 16   |#define MSG_TYPE_LCD 0x030000
                             4151 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             4152 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             4153 ; 19   |#define MSG_TYPE_MENU 0x060000
                             4154 ; 20   |#define MSG_TYPE_LED 0x070000
                             4155 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             4156 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             4157 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             4158 ; 24   |// Equalizer and other effects
                             4159 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             4160 ; 26   |#if (defined(USE_PLAYLIST3))
                             4161 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             4162 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             4163 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             4164 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             4165 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             4166 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             4167 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             4168 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             4169 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             4170 ; 36   |#if defined(USE_PLAYLIST5)
                             4171 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             4172 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             4173 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             4174 ; 40   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4175 ; 41   |// Message Structure Offsets
                             4176 ; 42   |#define MSG_Length 0
                             4177 ; 43   |#define MSG_ID 1
                             4178 ; 44   |#define MSG_Argument1 2
                             4179 ; 45   |#define MSG_Argument2 3
                             4180 ; 46   |#define MSG_Argument3 4
                             4181 ; 47   |#define MSG_Argument4 5
                             4182 ; 48   |#define MSG_Argument5 6
                             4183 ; 49   |#define MSG_Argument6 7
                             4184 ; 50   |
                             4185 ; 51   |
                             4186 ; 52   |
                             4187 ; 53   |// LCD Message IDs
                             4188 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             4189 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             4190 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             4191 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             4192 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             4193 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             4194 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             4195 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             4196 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             4197 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             4198 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             4199 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             4200 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             4201 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             4202 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             4203 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             4204 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             4205 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             4206 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             4207 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             4208 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             4209 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             4210 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             4211 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             4212 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             4213 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             4214 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             4215 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             4216 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             4217 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             4218 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             4219 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             4220 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             4221 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             4222 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             4223 ; 89   |//Param1 = left
                             4224 ; 90   |//Param2 = top
                             4225 ; 91   |//Param3 = right
                             4226 ; 92   |//Param4 = bottom
                             4227 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             4228 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             4229 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             4230 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             4231 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             4232 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             4233 ; 99   |
                             4234 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             4235 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             4236 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4237 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             4238 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             4239 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             4240 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             4241 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             4242 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             4243 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             4244 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             4245 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             4246 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             4247 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             4248 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             4249 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             4250 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             4251 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             4252 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             4253 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             4254 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             4255 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             4256 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             4257 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             4258 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             4259 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             4260 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             4261 ; 127  |
                             4262 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             4263 ; 129  |
                             4264 ; 130  |#if defined(CLCD_16BIT)
                             4265 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             4266 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             4267 ; 133  |
                             4268 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             4269 ; 135  |#else 
                             4270 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             4271 ; 137  |#endif
                             4272 ; 138  |
                             4273 ; 139  |// If you change the LCD message ID's then you must
                             4274 ; 140  |// also change the jump table in lcdapi.asm
                             4275 ; 141  |
                             4276 ; 142  |// Character LCD Message IDs
                             4277 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             4278 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             4279 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             4280 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             4281 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             4282 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             4283 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             4284 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             4285 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             4286 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             4287 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             4288 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             4289 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             4290 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             4291 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             4292 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             4293 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             4294 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             4295 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             4296 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             4297 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             4298 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4299 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             4300 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             4301 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             4302 ; 168  |// also change the jump table in lcdapi.asm
                             4303 ; 169  |
                             4304 ; 170  |// Decoder Message IDs
                             4305 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             4306 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             4307 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             4308 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             4309 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             4310 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             4311 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             4312 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             4313 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             4314 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             4315 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             4316 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             4317 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             4318 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             4319 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             4320 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             4321 ; 187  |// If you change the Decoder message ID's, then you must
                             4322 ; 188  |// also change the jump table in decoder_overlay.asm
                             4323 ; 189  |// and in dec_adpcm_overlay.asm.
                             4324 ; 190  |
                             4325 ; 191  |// Encoder Message IDs
                             4326 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             4327 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             4328 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             4329 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             4330 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             4331 ; 197  |// If you change the Encoder message ID's, then you must
                             4332 ; 198  |// also change the jump table in all encoder overlay modules.
                             4333 ; 199  |
                             4334 ; 200  |// Parser Message IDs
                             4335 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             4336 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             4337 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             4338 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             4339 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             4340 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             4341 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             4342 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             4343 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             4344 ; 210  |// If you change the Parser message ID's, then you must
                             4345 ; 211  |// also change the jump table in parser.asm
                             4346 ; 212  |
                             4347 ; 213  |// Button Message IDs
                             4348 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             4349 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             4350 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             4351 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             4352 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             4353 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             4354 ; 220  |
                             4355 ; 221  |// Mixer Message IDs
                             4356 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             4357 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             4358 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             4359 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             4360 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4361 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             4362 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             4363 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             4364 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             4365 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             4366 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             4367 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             4368 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             4369 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             4370 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             4371 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             4372 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             4373 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             4374 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             4375 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             4376 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             4377 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             4378 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             4379 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             4380 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             4381 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             4382 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             4383 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             4384 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             4385 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             4386 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             4387 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             4388 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             4389 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             4390 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             4391 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             4392 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             4393 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             4394 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             4395 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             4396 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             4397 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             4398 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             4399 ; 265  |// If you change the mixer message ID's then you must
                             4400 ; 266  |// also change the jump table in mixer.asm
                             4401 ; 267  |#define MIXER_ON 0
                             4402 ; 268  |#define MIXER_OFF 1
                             4403 ; 269  |
                             4404 ; 270  |
                             4405 ; 271  |// System Message IDs
                             4406 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             4407 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             4408 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             4409 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             4410 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             4411 ; 277  |// If you change the system message ID's then you must
                             4412 ; 278  |// also change the jump table in systemapi.asm
                             4413 ; 279  |
                             4414 ; 280  |// Menu IDs
                             4415 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             4416 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             4417 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             4418 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             4419 ; 285  |//sub parameters for this message:
                             4420 ; 286  |#define RECORDER_START 0
                             4421 ; 287  |#define RECORDER_PAUSE 0x2000
                             4422 ; 288  |#define RECORDER_RESUME 0x4000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4423 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             4424 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             4425 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             4426 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             4427 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             4428 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             4429 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             4430 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             4431 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             4432 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             4433 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             4434 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             4435 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             4436 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             4437 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             4438 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             4439 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             4440 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             4441 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             4442 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             4443 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             4444 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             4445 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             4446 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             4447 ; 313  |
                             4448 ; 314  |// Note that other versions of this file have different msg equates.
                             4449 ; 315  |// If you change the system message ID's then you must
                             4450 ; 316  |// also change the jump table in all menu *.asm
                             4451 ; 317  |
                             4452 ; 318  |// LED Message IDs
                             4453 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             4454 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             4455 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             4456 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             4457 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             4458 ; 324  |// If you change the LeD message ID's then you must
                             4459 ; 325  |// also change the jump table in ledapi.asm
                             4460 ; 326  |
                             4461 ; 327  |#if (!defined(REMOVE_FM))
                             4462 ; 328  |// FM Tuner Message IDs
                             4463 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             4464 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             4465 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             4466 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             4467 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             4468 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             4469 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             4470 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             4471 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             4472 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             4473 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             4474 ; 340  |//one parameter--the sensitivity in uV
                             4475 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             4476 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             4477 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             4478 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             4479 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             4480 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             4481 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             4482 ; 348  |#endif
                             4483 ; 349  |
                             4484 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4485 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             4486 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             4487 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             4488 ; 354  |
                             4489 ; 355  |
                             4490 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             4491 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             4492 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             4493 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             4494 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             4495 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             4496 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             4497 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             4498 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             4499 ; 365  |
                             4500 ; 366  |#if (defined(USE_PLAYLIST3))
                             4501 ; 367  |// Music Library
                             4502 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             4503 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             4504 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             4505 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             4506 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             4507 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             4508 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             4509 ; 375  |
                             4510 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             4511 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             4512 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             4513 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             4514 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             4515 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             4516 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             4517 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             4518 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             4519 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             4520 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             4521 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             4522 ; 388  |
                             4523 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             4524 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             4525 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             4526 ; 392  |
                             4527 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             4528 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             4529 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             4530 ; 396  |
                             4531 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             4532 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             4533 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             4534 ; 400  |
                             4535 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             4536 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             4537 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             4538 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             4539 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             4540 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             4541 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             4542 ; 408  |
                             4543 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             4544 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             4545 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             4546 ; 412  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4547 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             4548 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             4549 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             4550 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             4551 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             4552 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             4553 ; 419  |
                             4554 ; 420  |#if defined(USE_PLAYLIST5)
                             4555 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             4556 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             4557 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             4558 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             4559 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             4560 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             4561 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             4562 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             4563 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             4564 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             4565 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             4566 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             4567 ; 433  |
                             4568 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             4569 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             4570 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             4571 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             4572 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             4573 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             4574 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             4575 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             4576 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             4577 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             4578 ; 444  |// Events
                             4579 ; 445  |// No event
                             4580 ; 446  |#define EVENT_NONE 0x000001   
                             4581 ; 447  |// A message has been posted
                             4582 ; 448  |#define EVENT_MESSAGE 0x000002   
                             4583 ; 449  |// Run if wait time elapsed
                             4584 ; 450  |#define EVENT_TIMER 0x000004   
                             4585 ; 451  |// Run if a button event occured
                             4586 ; 452  |#define EVENT_BUTTON 0x000008   
                             4587 ; 453  |// Run if a background event occured
                             4588 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             4589 ; 455  |// The executive should immediately repeat this module
                             4590 ; 456  |#define EVENT_REPEAT 0x000020   
                             4591 ; 457  |// Run the module's init routine
                             4592 ; 458  |#define EVENT_INIT 0x800000   
                             4593 ; 459  |
                             4594 ; 460  |#define EVENT_NONE_BITPOS 0
                             4595 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             4596 ; 462  |#define EVENT_TIMER_BITPOS 2
                             4597 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             4598 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             4599 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             4600 ; 466  |#define EVENT_INIT_BITPOS 23
                             4601 ; 467  |
                             4602 ; 468  |// Parser Message Buffers
                             4603 ; 469  |#define ParserPlayBit 0
                             4604 ; 470  |#define ButtonPressBit 1
                             4605 ; 471  |#define ParserRwndBit 1
                             4606 ; 472  |#define ParserFfwdBit 2
                             4607 ; 473  |
                             4608 ; 474  |//NextSong Message Parameters
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4609 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             4610 ; 476  |#define NEXT_SONG 2             
                             4611 ; 477  |// ButtonPressBit1 cleared
                             4612 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             4613 ; 479  |// ButtonPressBit1 set
                             4614 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             4615 ; 481  |// NextSong + Ffwd
                             4616 ; 482  |#define NEXT_SONG_FFWD 4          
                             4617 ; 483  |
                             4618 ; 484  |//PrevSong Message Parameters
                             4619 ; 485  |// PrevSong + Stopped
                             4620 ; 486  |#define PREV_SONG 0          
                             4621 ; 487  |// PrevSong + Play
                             4622 ; 488  |#define PREV_SONG_PLAY 1          
                             4623 ; 489  |// PrevSong + Rwnd
                             4624 ; 490  |#define PREV_SONG_RWND 2          
                             4625 ; 491  |
                             4626 ; 492  |
                             4627 ; 493  |
                             4628 ; 494  |
                             4629 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             4630 ; 496  |
                             4631 ; 497  |
                             4632 
                             4634 
                             4635 ; 28   |
                             4636 ; 29   |#endif 
                             4637 
                             4639 
                             4640 ; 6    |#include "menus.h"
                             4641 
                             4643 
                             4644 ; 1    |#ifndef _MENU_H
                             4645 ; 2    |#define _MENU_H
                             4646 ; 3    |
                             4647 ; 4    |#include "types.h"
                             4648 
                             4650 
                             4651 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4652 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4653 ; 3    |//
                             4654 ; 4    |// Filename: types.h
                             4655 ; 5    |// Description: Standard data types
                             4656 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4657 ; 7    |
                             4658 ; 8    |#ifndef _TYPES_H
                             4659 ; 9    |#define _TYPES_H
                             4660 ; 10   |
                             4661 ; 11   |// TODO:  move this outta here!
                             4662 ; 12   |#if !defined(NOERROR)
                             4663 ; 13   |#define NOERROR 0
                             4664 ; 14   |#define SUCCESS 0
                             4665 ; 15   |#endif 
                             4666 ; 16   |#if !defined(SUCCESS)
                             4667 ; 17   |#define SUCCESS  0
                             4668 ; 18   |#endif
                             4669 ; 19   |#if !defined(ERROR)
                             4670 ; 20   |#define ERROR   -1
                             4671 ; 21   |#endif
                             4672 ; 22   |#if !defined(FALSE)
                             4673 ; 23   |#define FALSE 0
                             4674 ; 24   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4675 ; 25   |#if !defined(TRUE)
                             4676 ; 26   |#define TRUE  1
                             4677 ; 27   |#endif
                             4678 ; 28   |
                             4679 ; 29   |#if !defined(NULL)
                             4680 ; 30   |#define NULL 0
                             4681 ; 31   |#endif
                             4682 ; 32   |
                             4683 ; 33   |#define MAX_INT     0x7FFFFF
                             4684 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4685 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4686 ; 36   |#define MAX_ULONG   (-1) 
                             4687 ; 37   |
                             4688 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4689 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4690 ; 40   |
                             4691 ; 41   |
                             4692 ; 42   |#define BYTE    unsigned char       // btVarName
                             4693 ; 43   |#define CHAR    signed char         // cVarName
                             4694 ; 44   |#define USHORT  unsigned short      // usVarName
                             4695 ; 45   |#define SHORT   unsigned short      // sVarName
                             4696 ; 46   |#define WORD    unsigned int        // wVarName
                             4697 ; 47   |#define INT     signed int          // iVarName
                             4698 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4699 ; 49   |#define LONG    signed long         // lVarName
                             4700 ; 50   |#define BOOL    unsigned int        // bVarName
                             4701 ; 51   |#define FRACT   _fract              // frVarName
                             4702 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4703 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4704 ; 54   |#define FLOAT   float               // fVarName
                             4705 ; 55   |#define DBL     double              // dVarName
                             4706 ; 56   |#define ENUM    enum                // eVarName
                             4707 ; 57   |#define CMX     _complex            // cmxVarName
                             4708 ; 58   |typedef WORD UCS3;                   // 
                             4709 ; 59   |
                             4710 ; 60   |#define UINT16  unsigned short
                             4711 ; 61   |#define UINT8   unsigned char   
                             4712 ; 62   |#define UINT32  unsigned long
                             4713 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4714 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4715 ; 65   |#define WCHAR   UINT16
                             4716 ; 66   |
                             4717 ; 67   |//UINT128 is 16 bytes or 6 words
                             4718 ; 68   |typedef struct UINT128_3500 {   
                             4719 ; 69   |    int val[6];     
                             4720 ; 70   |} UINT128_3500;
                             4721 ; 71   |
                             4722 ; 72   |#define UINT128   UINT128_3500
                             4723 ; 73   |
                             4724 ; 74   |// Little endian word packed byte strings:   
                             4725 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4726 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4727 ; 77   |// Little endian word packed byte strings:   
                             4728 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4729 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4730 ; 80   |
                             4731 ; 81   |// Declare Memory Spaces To Use When Coding
                             4732 ; 82   |// A. Sector Buffers
                             4733 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4734 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4735 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4736 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4737 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4738 ; 88   |// B. Media DDI Memory
                             4739 ; 89   |#define MEDIA_DDI_MEM _Y
                             4740 ; 90   |
                             4741 ; 91   |
                             4742 ; 92   |
                             4743 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4744 ; 94   |// Examples of circular pointers:
                             4745 ; 95   |//    INT CIRC cpiVarName
                             4746 ; 96   |//    DWORD CIRC cpdwVarName
                             4747 ; 97   |
                             4748 ; 98   |#define RETCODE INT                 // rcVarName
                             4749 ; 99   |
                             4750 ; 100  |// generic bitfield structure
                             4751 ; 101  |struct Bitfield {
                             4752 ; 102  |    unsigned int B0  :1;
                             4753 ; 103  |    unsigned int B1  :1;
                             4754 ; 104  |    unsigned int B2  :1;
                             4755 ; 105  |    unsigned int B3  :1;
                             4756 ; 106  |    unsigned int B4  :1;
                             4757 ; 107  |    unsigned int B5  :1;
                             4758 ; 108  |    unsigned int B6  :1;
                             4759 ; 109  |    unsigned int B7  :1;
                             4760 ; 110  |    unsigned int B8  :1;
                             4761 ; 111  |    unsigned int B9  :1;
                             4762 ; 112  |    unsigned int B10 :1;
                             4763 ; 113  |    unsigned int B11 :1;
                             4764 ; 114  |    unsigned int B12 :1;
                             4765 ; 115  |    unsigned int B13 :1;
                             4766 ; 116  |    unsigned int B14 :1;
                             4767 ; 117  |    unsigned int B15 :1;
                             4768 ; 118  |    unsigned int B16 :1;
                             4769 ; 119  |    unsigned int B17 :1;
                             4770 ; 120  |    unsigned int B18 :1;
                             4771 ; 121  |    unsigned int B19 :1;
                             4772 ; 122  |    unsigned int B20 :1;
                             4773 ; 123  |    unsigned int B21 :1;
                             4774 ; 124  |    unsigned int B22 :1;
                             4775 ; 125  |    unsigned int B23 :1;
                             4776 ; 126  |};
                             4777 ; 127  |
                             4778 ; 128  |union BitInt {
                             4779 ; 129  |        struct Bitfield B;
                             4780 ; 130  |        int        I;
                             4781 ; 131  |};
                             4782 ; 132  |
                             4783 ; 133  |#define MAX_MSG_LENGTH 10
                             4784 ; 134  |struct CMessage
                             4785 ; 135  |{
                             4786 ; 136  |        unsigned int m_uLength;
                             4787 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4788 ; 138  |};
                             4789 ; 139  |
                             4790 ; 140  |typedef struct {
                             4791 ; 141  |    WORD m_wLength;
                             4792 ; 142  |    WORD m_wMessage;
                             4793 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4794 ; 144  |} Message;
                             4795 ; 145  |
                             4796 ; 146  |struct MessageQueueDescriptor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4797 ; 147  |{
                             4798 ; 148  |        int *m_pBase;
                             4799 ; 149  |        int m_iModulo;
                             4800 ; 150  |        int m_iSize;
                             4801 ; 151  |        int *m_pHead;
                             4802 ; 152  |        int *m_pTail;
                             4803 ; 153  |};
                             4804 ; 154  |
                             4805 ; 155  |struct ModuleEntry
                             4806 ; 156  |{
                             4807 ; 157  |    int m_iSignaledEventMask;
                             4808 ; 158  |    int m_iWaitEventMask;
                             4809 ; 159  |    int m_iResourceOfCode;
                             4810 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4811 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4812 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4813 ; 163  |    int m_uTimeOutHigh;
                             4814 ; 164  |    int m_uTimeOutLow;
                             4815 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4816 ; 166  |};
                             4817 ; 167  |
                             4818 ; 168  |union WaitMask{
                             4819 ; 169  |    struct B{
                             4820 ; 170  |        unsigned int m_bNone     :1;
                             4821 ; 171  |        unsigned int m_bMessage  :1;
                             4822 ; 172  |        unsigned int m_bTimer    :1;
                             4823 ; 173  |        unsigned int m_bButton   :1;
                             4824 ; 174  |    } B;
                             4825 ; 175  |    int I;
                             4826 ; 176  |} ;
                             4827 ; 177  |
                             4828 ; 178  |
                             4829 ; 179  |struct Button {
                             4830 ; 180  |        WORD wButtonEvent;
                             4831 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4832 ; 182  |};
                             4833 ; 183  |
                             4834 ; 184  |struct Message {
                             4835 ; 185  |        WORD wMsgLength;
                             4836 ; 186  |        WORD wMsgCommand;
                             4837 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4838 ; 188  |};
                             4839 ; 189  |
                             4840 ; 190  |union EventTypes {
                             4841 ; 191  |        struct CMessage msg;
                             4842 ; 192  |        struct Button Button ;
                             4843 ; 193  |        struct Message Message;
                             4844 ; 194  |};
                             4845 ; 195  |
                             4846 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4847 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4848 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4849 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4850 ; 200  |
                             4851 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4852 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4853 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4854 ; 204  |
                             4855 ; 205  |#if DEBUG
                             4856 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4857 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4858 ; 208  |#else 
                             4859 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4860 ; 210  |#define DebugBuildAssert(x)    
                             4861 ; 211  |#endif
                             4862 ; 212  |
                             4863 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4864 ; 214  |//  #pragma asm
                             4865 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4866 ; 216  |//  #pragma endasm
                             4867 ; 217  |
                             4868 ; 218  |
                             4869 ; 219  |#ifdef COLOR_262K
                             4870 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4871 ; 221  |#elif defined(COLOR_65K)
                             4872 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4873 ; 223  |#else
                             4874 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4875 ; 225  |#endif
                             4876 ; 226  |    
                             4877 ; 227  |#endif // #ifndef _TYPES_H
                             4878 
                             4880 
                             4881 ; 5    |
                             4882 ; 6    |#define TIMER_ANIMATE           0
                             4883 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             4884 ; 8    |#define TIMER_BATT_CHK          2
                             4885 ; 9    |#define TIMER_SONG_CHANGE       3
                             4886 ; 10   |#define TIMER_TUNER                             4
                             4887 ; 11   |#define TIMER_BACKLIGHT                 5
                             4888 ; 12   |#define TIMER_FFRWND                6
                             4889 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             4890 ; 14   |#define TIMER_TIMEDATE                  8
                             4891 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                             4892 ; 16   |#define TIMER_APIC_UPDATE               9
                             4893 ; 17   |
                             4894 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             4895 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             4896 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             4897 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             4898 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             4899 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             4900 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             4901 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             4902 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             4903 ; 27   |#ifdef USE_PLAYLIST3
                             4904 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             4905 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             4906 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             4907 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             4908 ; 32   |
                             4909 ; 33   |#define PLAYLIST_ENABLE         (0)
                             4910 ; 34   |#endif
                             4911 ; 35   |#define ANIMATE_PERIOD          (100)
                             4912 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             4913 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             4914 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             4915 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4916 ; 40   |#ifdef USE_PLAYLIST5
                             4917 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             4918 ; 42   |#endif
                             4919 ; 43   |
                             4920 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             4921 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             4922 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             4923 ; 47   |
                             4924 ; 48   |// used with shutdown menu
                             4925 ; 49   |// FORCESHUTDOWN does not allow abort
                             4926 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             4927 ; 51   |#define FORCESHUTDOWN                   TRUE
                             4928 ; 52   |#define USERSHUTDOWN                    FALSE
                             4929 ; 53   |
                             4930 ; 54   |// if low battery display low battery message
                             4931 ; 55   |#define LOWBATT                                 TRUE
                             4932 ; 56   |#define REGBATT                                 FALSE
                             4933 ; 57   |
                             4934 ; 58   |//Backlight Define Statements
                             4935 ; 59   |#ifdef CLCD
                             4936 ; 60   |#ifdef CLCD_16BIT
                             4937 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             4938 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             4939 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             4940 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             4941 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             4942 ; 66   |#else
                             4943 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             4944 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             4945 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             4946 ; 70   |#define BACKLIGHT_ON                            0x006000
                             4947 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             4948 ; 72   |#endif
                             4949 ; 73   |#else
                             4950 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             4951 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             4952 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             4953 ; 77   |#define BACKLIGHT_ON                            TRUE
                             4954 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             4955 ; 79   |#endif
                             4956 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                             4957 ; 81   |
                             4958 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             4959 ; 83   |#define INCREMENT 1
                             4960 ; 84   |#define DECREMENT 0
                             4961 ; 85   |
                             4962 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             4963 ; 87   |//states that aren't included in the displayed list.
                             4964 ; 88   |#define MENU_EXIT       101
                             4965 ; 89   |#define MENU_MAIN       100
                             4966 ; 90   |
                             4967 ; 91   |// menu flags
                             4968 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             4969 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                             4970 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                             4971 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             4972 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4973 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                             4974 ; 98   |#endif
                             4975 ; 99   |
                             4976 ; 100  |#define LANGUAGES_ENG   0
                             4977 ; 101  |#define LANGUAGES_VIE   1
                             4978 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             4979 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             4980 ; 104  |
                             4981 ; 105  |// 1 word menu variable -- bit flags
                             4982 ; 106  |extern struct Bitfield g_MenuFlags;
                             4983 ; 107  |
                             4984 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             4985 ; 109  |extern union EventTypes gEventInfo;
                             4986 ; 110  |
                             4987 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             4988 ; 112  |extern INT g_iCurrentMenu;
                             4989 ; 113  |
                             4990 ; 114  |//Backlight State
                             4991 ; 115  |extern INT g_iBackLightState;
                             4992 ; 116  |
                             4993 ; 117  |//Language state
                             4994 ; 118  |extern INT g_iLanguage;
                             4995 ; 119  |
                             4996 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             4997 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             4998 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             4999 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5000 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5001 ; 125  |#ifdef USE_PLAYLIST3
                             5002 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5003 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5004 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5005 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5006 ; 130  |#ifdef MOTION_VIDEO
                             5007 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5008 ; 132  |#endif
                             5009 ; 133  |#ifdef JPEG_APP
                             5010 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5011 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5012 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5013 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5014 ; 138  |#endif
                             5015 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             5016 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             5017 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             5018 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             5019 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             5020 ; 144  |
                             5021 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             5022 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             5023 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             5024 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             5025 ; 149  |#ifdef USE_PLAYLIST5
                             5026 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5027 ; 151  |#endif
                             5028 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             5029 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             5030 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             5031 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             5032 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             5033 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5034 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             5035 ; 159  |
                             5036 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             5037 ; 161  |void _reentrant RecordTestMenu(void);
                             5038 ; 162  |
                             5039 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             5040 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5041 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5042 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5043 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             5044 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             5045 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             5046 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             5047 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             5048 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             5049 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             5050 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             5051 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             5052 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             5053 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             5054 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             5055 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             5056 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             5057 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             5058 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             5059 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             5060 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             5061 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             5062 ; 186  |#endif
                             5063 ; 187  |
                             5064 
                             5066 
                             5067 ; 7    |#include "display.h"
                             5068 
                             5070 
                             5071 ; 1    |#ifndef _DISPLAY_H
                             5072 ; 2    |#define _DISPLAY_H
                             5073 ; 3    |
                             5074 ; 4    |//Display bits
                             5075 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5076 ; 6    |
                             5077 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5078 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5079 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5080 ; 10   |
                             5081 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             5082 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5083 ; 13   |//things that are specific for that menu.
                             5084 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5085 ; 15   |
                             5086 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5087 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5088 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5089 ; 19   |
                             5090 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5091 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5092 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5093 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5094 ; 24   |
                             5095 ; 25   |//Playback info
                             5096 ; 26   |#define DISPLAY_EQ_BITPOS                   13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5097 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5098 ; 28   |
                             5099 ; 29   |//Track Info
                             5100 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5101 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5102 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5103 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5104 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5105 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5106 ; 36   |
                             5107 ; 37   |//Device status info
                             5108 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5109 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5110 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5111 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5112 ; 42   |
                             5113 ; 43   |#ifdef PLAYER_STRESS
                             5114 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5115 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5116 ; 46   |#endif
                             5117 ; 47   |
                             5118 ; 48   |
                             5119 ; 49   |union DisplayHints
                             5120 ; 50   |{
                             5121 ; 51   |    struct {
                             5122 ; 52   |        int ClearDisplay        :1;//0
                             5123 ; 53   |        int EncoderTrackTime    :1;//1
                             5124 ; 54   |        int EncoderTrackName    :1;//2
                             5125 ; 55   |        int RecordMode          :1;//3
                             5126 ; 56   |        int Misc                :1;//4
                             5127 ; 57   |        int FMTunerFrequency    :1;//5
                             5128 ; 58   |        int FMTunerPreset       :1;//6
                             5129 ; 59   |        int FMTunerStrength     :1;//7
                             5130 ; 60   |        int TotalTrackTime      :1;//8
                             5131 ; 61   |        int PlayState           :1;//9
                             5132 ; 62   |        int ABIcon              :1;//10
                             5133 ; 63   |        int PlayMode            :1;//11
                             5134 ; 64   |        int PlaySet             :1;//12
                             5135 ; 65   |        int EQ                  :1;//13
                             5136 ; 66   |        int Volume              :1;//14
                             5137 ; 67   |        int SongArtistAlbum     :1;//15
                             5138 ; 68   |        int SongTitle           :1;//16
                             5139 ; 69   |        int CurrentTrack        :1;//17
                             5140 ; 70   |        int TrackTime           :1;//18
                             5141 ; 71   |        int Bitrate             :1;//19
                             5142 ; 72   |        int LockIcon            :1;//20
                             5143 ; 73   |        int Disk                :1;//21
                             5144 ; 74   |        int Battery             :1;//22
                             5145 ; 75   |#ifdef PLAYER_STRESS
                             5146 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5147 ; 77   |#else
                             5148 ; 78   |        int AlbumArt            :1;//23
                             5149 ; 79   |#endif
                             5150 ; 80   |    } bits;
                             5151 ; 81   |    WORD I;
                             5152 ; 82   |};
                             5153 ; 83   |
                             5154 ; 84   |// setup default display for all menus
                             5155 ; 85   |// can be adjusted in each menus as required.
                             5156 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5157 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5158 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5159 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5160 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5161 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5162 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5163 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5164 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5165 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5166 ; 96   |                                )
                             5167 ; 97   |
                             5168 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5169 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5170 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5171 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5172 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5173 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5174 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5175 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5176 ; 106  |                                )
                             5177 ; 107  |
                             5178 ; 108  |//-----------------------------------------------
                             5179 ; 109  |#ifdef JPEG_ALBUM_ART
                             5180 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5181 ; 111  |#else
                             5182 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5183 ; 113  |#endif
                             5184 ; 114  |
                             5185 ; 115  |#ifdef PLAYER_STRESS
                             5186 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5187 ; 117  |#else
                             5188 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5189 ; 119  |#endif
                             5190 ; 120  |
                             5191 ; 121  |
                             5192 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5193 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5194 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5195 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5196 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5197 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5198 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5199 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5200 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5201 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5202 ; 132  |                                )
                             5203 ; 133  |
                             5204 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5205 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5206 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5207 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5208 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5209 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5210 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5211 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5212 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5213 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5214 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5215 ; 145  |                                )
                             5216 ; 146  |//-----------------------------------------------
                             5217 ; 147  |
                             5218 ; 148  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5219 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5220 ; 150  |
                             5221 ; 151  |
                             5222 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5223 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5224 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5225 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5226 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5227 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5228 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5229 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5230 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5231 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5232 ; 162  |                                )
                             5233 ; 163  |
                             5234 ; 164  |
                             5235 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5236 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5237 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5238 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5239 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5240 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5241 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5242 ; 172  |                                )
                             5243 ; 173  |
                             5244 ; 174  |#ifdef USE_PLAYLIST3
                             5245 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5246 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5247 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5248 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5249 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5250 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5251 ; 181  |                                )
                             5252 ; 182  |#else
                             5253 ; 183  |#ifdef USE_PLAYLIST5
                             5254 ; 184  |#if 0
                             5255 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5256 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5257 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5258 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5259 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5260 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5261 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5262 ; 192  |                                )
                             5263 ; 193  |#else
                             5264 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5265 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5266 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5267 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5268 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5269 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5270 ; 200  |                                )
                             5271 ; 201  |#endif
                             5272 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5273 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5274 ; 204  |
                             5275 ; 205  |
                             5276 ; 206  |
                             5277 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5278 ; 208  |
                             5279 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5280 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5281 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5282 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5283 ; 213  |                                        )     // (SDK2.520)
                             5284 ; 214  |
                             5285 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             5286 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5287 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5288 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5289 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5290 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5291 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             5292 ; 222  |
                             5293 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5294 ; 224  |
                             5295 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5296 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5297 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5298 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             5299 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             5300 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5301 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5302 ; 232  |                                                                        )
                             5303 ; 233  |
                             5304 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5305 ; 235  |// used during track update to force total time update
                             5306 ; 236  |#define AUTOUPDATE              FALSE
                             5307 ; 237  |#define FORCEUPDATE             TRUE
                             5308 ; 238  |
                             5309 ; 239  |
                             5310 ; 240  |// based on font used for title/artist display
                             5311 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5312 ; 242  |
                             5313 ; 243  |
                             5314 ; 244  |// LCD dimensions
                             5315 ; 245  |#ifdef LDS514_LCD
                             5316 ; 246  |#define   LCD_SIZE_X       96
                             5317 ; 247  |#define   LCD_SIZE_Y       64
                             5318 ; 248  |#endif
                             5319 ; 249  |
                             5320 ; 250  |#ifdef ILI814_LCD
                             5321 ; 251  |#define   LCD_SIZE_X       96
                             5322 ; 252  |#define   LCD_SIZE_Y       64
                             5323 ; 253  |#endif
                             5324 ; 254  |
                             5325 ; 255  |#ifdef ML9341_LCD
                             5326 ; 256  |#define   LCD_SIZE_X       96
                             5327 ; 257  |#define   LCD_SIZE_Y       96
                             5328 ; 258  |#endif
                             5329 ; 259  |
                             5330 ; 260  |#ifdef SSD1332_LCD
                             5331 ; 261  |#define   LCD_SIZE_X       96
                             5332 ; 262  |#define   LCD_SIZE_Y       64
                             5333 ; 263  |#endif
                             5334 ; 264  |
                             5335 ; 265  |#ifdef S6B33B0A_LCD
                             5336 ; 266  |#define   LCD_SIZE_X       128
                             5337 ; 267  |#define   LCD_SIZE_Y       159
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5338 ; 268  |#endif
                             5339 ; 269  |
                             5340 ; 270  |#ifdef SED15XX_LCD
                             5341 ; 271  |#define LCD_SIZE_X                      128
                             5342 ; 272  |#define LCD_SIZE_Y                      64
                             5343 ; 273  |#endif
                             5344 ; 274  |
                             5345 ; 275  |#define LCD_SIZE_ROW                     8
                             5346 ; 276  |
                             5347 ; 277  |#define TOP_OF_SCREEN           0
                             5348 ; 278  |#define LEFT_OF_SCREEN          0
                             5349 ; 279  |
                             5350 ; 280  |#ifdef LDS514_LCD
                             5351 ; 281  |#define   SCREEN_WIDTH       96
                             5352 ; 282  |#define   SCREEN_HEIGHT       64
                             5353 ; 283  |#endif
                             5354 ; 284  |
                             5355 ; 285  |#ifdef ILI814_LCD
                             5356 ; 286  |#define   SCREEN_WIDTH       96
                             5357 ; 287  |#define   SCREEN_HEIGHT       64
                             5358 ; 288  |#endif
                             5359 ; 289  |
                             5360 ; 290  |#ifdef ML9341_LCD
                             5361 ; 291  |#define   SCREEN_WIDTH       96
                             5362 ; 292  |#define   SCREEN_HEIGHT       96
                             5363 ; 293  |#endif
                             5364 ; 294  |
                             5365 ; 295  |#ifdef SSD1332_LCD
                             5366 ; 296  |#define   SCREEN_WIDTH       96
                             5367 ; 297  |#define   SCREEN_HEIGHT       64
                             5368 ; 298  |#endif
                             5369 ; 299  |
                             5370 ; 300  |#ifdef S6B33B0A_LCD
                             5371 ; 301  |#define   SCREEN_WIDTH       128
                             5372 ; 302  |#define   SCREEN_HEIGHT       159
                             5373 ; 303  |#endif
                             5374 ; 304  |
                             5375 ; 305  |#ifdef SED15XX_LCD
                             5376 ; 306  |#define SCREEN_WIDTH            128
                             5377 ; 307  |#define SCREEN_HEIGHT           64
                             5378 ; 308  |#endif
                             5379 ; 309  |
                             5380 ; 310  |#define CHAR_SIZE_X             6
                             5381 ; 311  |#define CHAR_SIZE_Y             8
                             5382 ; 312  |
                             5383 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5384 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5385 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5386 ; 316  |
                             5387 ; 317  |// Top row in order from left to right
                             5388 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5389 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5390 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5391 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5392 ; 322  |
                             5393 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5394 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5395 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5396 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5397 ; 327  |
                             5398 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5399 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5400 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5401 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5402 ; 332  |
                             5403 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5404 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5405 ; 335  |#define AB_ICON_X_SIZE          12
                             5406 ; 336  |#define AB_ICON_Y_SIZE          8
                             5407 ; 337  |
                             5408 ; 338  |#ifdef  AUDIBLE
                             5409 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5410 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5411 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5412 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5413 ; 343  |#endif
                             5414 ; 344  |
                             5415 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5416 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5417 ; 347  |#define EQ_ICON_X_SIZE          22
                             5418 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5419 ; 349  |
                             5420 ; 350  |#ifdef WOW
                             5421 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             5422 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5423 ; 353  |#endif
                             5424 ; 354  |
                             5425 ; 355  |
                             5426 ; 356  |// Media icon
                             5427 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5428 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5429 ; 359  |#define DISK_X_SIZE             8
                             5430 ; 360  |#define DISK_Y_SIZE             8
                             5431 ; 361  |
                             5432 ; 362  |// Hold icon
                             5433 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5434 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             5435 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5436 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5437 ; 367  |
                             5438 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5439 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5440 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5441 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5442 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5443 ; 373  |
                             5444 ; 374  |// Second row from left to right
                             5445 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5446 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5447 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5448 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5449 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5450 ; 380  |#define VOLUME_NUM_ICONS        27
                             5451 ; 381  |
                             5452 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5453 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5454 ; 384  |
                             5455 ; 385  |//Lyrics Position
                             5456 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5457 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5458 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5459 ; 389  |
                             5460 ; 390  |// Music menu
                             5461 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5462 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5463 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5464 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5465 ; 395  |
                             5466 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5467 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5468 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5469 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5470 ; 400  |
                             5471 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5472 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5473 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5474 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5475 ; 405  |
                             5476 ; 406  |#ifdef USE_PLAYLIST5
                             5477 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5478 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5479 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5480 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5481 ; 411  |
                             5482 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5483 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5484 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5485 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5486 ; 416  |
                             5487 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5488 ; 418  |#else
                             5489 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5490 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5491 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5492 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5493 ; 423  |
                             5494 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5495 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5496 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             5497 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5498 ; 428  |
                             5499 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5500 ; 430  |#endif
                             5501 ; 431  |
                             5502 ; 432  |
                             5503 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5504 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5505 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5506 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5507 ; 437  |
                             5508 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5509 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5510 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5511 ; 441  |
                             5512 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5513 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5514 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5515 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5516 ; 446  |
                             5517 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5518 ; 448  |#define VBR_FLAG_Y_POS      8
                             5519 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5520 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5521 ; 451  |#ifdef JPEG_ALBUM_ART
                             5522 ; 452  |// Album art display parameters:
                             5523 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5524 ; 454  |#define ALBUM_ART_Y_POS         80
                             5525 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5526 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5527 ; 457  |#endif
                             5528 ; 458  |
                             5529 ; 459  |// Recording Display
                             5530 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5531 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5532 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5533 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5534 ; 464  |
                             5535 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5536 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5537 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5538 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5539 ; 469  |
                             5540 ; 470  |// Playback Display with hours added.
                             5541 ; 471  |#ifdef LDS514_LCD
                             5542 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5543 ; 473  |#endif
                             5544 ; 474  |
                             5545 ; 475  |#ifdef ILI814_LCD
                             5546 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5547 ; 477  |#endif
                             5548 ; 478  |
                             5549 ; 479  |#ifdef ML9341_LCD
                             5550 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5551 ; 481  |#endif
                             5552 ; 482  |
                             5553 ; 483  |#ifdef SSD1332_LCD
                             5554 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5555 ; 485  |#endif
                             5556 ; 486  |
                             5557 ; 487  |#ifdef S6B33B0A_LCD
                             5558 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5559 ; 489  |#endif
                             5560 ; 490  |
                             5561 ; 491  |#ifdef SED15XX_LCD
                             5562 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5563 ; 493  |#endif
                             5564 ; 494  |
                             5565 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             5566 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             5567 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             5568 ; 498  |
                             5569 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             5570 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             5571 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             5572 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             5573 ; 503  |
                             5574 ; 504  |//Clear entire Track Time when song changes.
                             5575 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             5576 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             5577 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             5578 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             5579 ; 509  |
                             5580 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             5581 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             5582 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             5583 ; 513  |
                             5584 ; 514  | //DVRWARN
                             5585 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5586 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             5587 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             5588 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             5589 ; 519  |
                             5590 ; 520  |//Shutdown
                             5591 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             5592 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             5593 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             5594 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             5595 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             5596 ; 526  |
                             5597 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             5598 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             5599 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             5600 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             5601 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             5602 ; 532  |
                             5603 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             5604 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             5605 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             5606 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             5607 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             5608 ; 538  |
                             5609 ; 539  |
                             5610 ; 540  |//Contrast Display
                             5611 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5612 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5613 ; 543  |
                             5614 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             5615 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             5616 ; 546  |#define CONTRAST_X_SIZE             96
                             5617 ; 547  |#define CONTRAST_Y_SIZE             8
                             5618 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             5619 ; 549  |
                             5620 ; 550  |//Backlight Display
                             5621 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5622 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             5623 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             5624 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5625 ; 555  |
                             5626 ; 556  |//settings title display
                             5627 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5628 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5629 ; 559  |//jpeg display title display
                             5630 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5631 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5632 ; 562  |//erase files title display
                             5633 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5634 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             5635 ; 565  |
                             5636 ; 566  |// Splashscreen
                             5637 ; 567  |#ifdef LDS514_LCD
                             5638 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5639 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5640 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             5641 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             5642 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5643 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5644 ; 574  |#endif
                             5645 ; 575  |
                             5646 ; 576  |#ifdef ILI814_LCD
                             5647 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5648 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5649 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             5650 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             5651 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5652 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5653 ; 583  |#endif
                             5654 ; 584  |
                             5655 ; 585  |#ifdef ML9341_LCD
                             5656 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5657 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5658 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             5659 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             5660 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5661 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5662 ; 592  |#endif
                             5663 ; 593  |
                             5664 ; 594  |#ifdef SSD1332_LCD
                             5665 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5666 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5667 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             5668 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             5669 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5670 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5671 ; 601  |#endif
                             5672 ; 602  |
                             5673 ; 603  |#ifdef S6B33B0A_LCD
                             5674 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5675 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             5676 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             5677 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             5678 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5679 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5680 ; 610  |#endif
                             5681 ; 611  |
                             5682 ; 612  |#ifdef SED15XX_LCD
                             5683 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5684 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             5685 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             5686 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             5687 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5688 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5689 ; 619  |#endif
                             5690 ; 620  |
                             5691 ; 621  |// FM tuner
                             5692 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             5693 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             5694 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             5695 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             5696 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             5697 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             5698 ; 628  |
                             5699 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             5700 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             5701 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             5702 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             5703 ; 633  |
                             5704 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             5705 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             5706 ; 636  |
                             5707 ; 637  |// About menu
                             5708 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5709 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5710 ; 640  |// starting row -- use offsets for the rest
                             5711 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             5712 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             5713 ; 643  |
                             5714 ; 644  |#ifdef PLAYER_STRESS
                             5715 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             5716 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             5717 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             5718 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             5719 ; 649  |#endif
                             5720 ; 650  |
                             5721 ; 651  |
                             5722 ; 652  |// Delete Menu
                             5723 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             5724 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             5725 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             5726 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             5727 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             5728 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5729 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             5730 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5731 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             5732 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5733 ; 663  |
                             5734 ; 664  |_reentrant void DisplayClear (void);
                             5735 ; 665  |_reentrant void DisplayLowBattery (void);
                             5736 ; 666  |
                             5737 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             5738 ; 668  |
                             5739 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             5740 ; 670  |#ifdef WOW
                             5741 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             5742 ; 672  |#endif
                             5743 ; 673  |extern _X BOOL g_bSongStringScroll;
                             5744 ; 674  |extern _X INT  g_iSongStringOffset;
                             5745 ; 675  |extern _X INT  g_iSongStringLength;
                             5746 ; 676  |
                             5747 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             5748 ; 678  |extern _X INT  g_iArtistStringOffset;
                             5749 ; 679  |extern _X INT  g_iArtistStringLength;
                             5750 ; 680  |
                             5751 ; 681  |
                             5752 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             5753 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             5754 ; 684  |extern _X INT  g_iAlbumStringLength;
                             5755 ; 685  |extern int g_iVolume_Control_Mode;
                             5756 ; 686  |extern int g_iAB_Control_Mode;
                             5757 ; 687  |
                             5758 ; 688  |
                             5759 ; 689  |#endif //_DISPLAY_H
                             5760 
                             5762 
                             5763 ; 8    |#include "buttons.h"
                             5764 
                             5766 
                             5767 ; 1    |#ifndef _BUTTONS_H
                             5768 ; 2    |#define _BUTTONS_H
                             5769 ; 3    |
                             5770 ; 4    |#include "types.h"
                             5771 
                             5773 
                             5774 ; 1    |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5775 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5776 ; 3    |//
                             5777 ; 4    |// Filename: types.h
                             5778 ; 5    |// Description: Standard data types
                             5779 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5780 ; 7    |
                             5781 ; 8    |#ifndef _TYPES_H
                             5782 ; 9    |#define _TYPES_H
                             5783 ; 10   |
                             5784 ; 11   |// TODO:  move this outta here!
                             5785 ; 12   |#if !defined(NOERROR)
                             5786 ; 13   |#define NOERROR 0
                             5787 ; 14   |#define SUCCESS 0
                             5788 ; 15   |#endif 
                             5789 ; 16   |#if !defined(SUCCESS)
                             5790 ; 17   |#define SUCCESS  0
                             5791 ; 18   |#endif
                             5792 ; 19   |#if !defined(ERROR)
                             5793 ; 20   |#define ERROR   -1
                             5794 ; 21   |#endif
                             5795 ; 22   |#if !defined(FALSE)
                             5796 ; 23   |#define FALSE 0
                             5797 ; 24   |#endif
                             5798 ; 25   |#if !defined(TRUE)
                             5799 ; 26   |#define TRUE  1
                             5800 ; 27   |#endif
                             5801 ; 28   |
                             5802 ; 29   |#if !defined(NULL)
                             5803 ; 30   |#define NULL 0
                             5804 ; 31   |#endif
                             5805 ; 32   |
                             5806 ; 33   |#define MAX_INT     0x7FFFFF
                             5807 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5808 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5809 ; 36   |#define MAX_ULONG   (-1) 
                             5810 ; 37   |
                             5811 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5812 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5813 ; 40   |
                             5814 ; 41   |
                             5815 ; 42   |#define BYTE    unsigned char       // btVarName
                             5816 ; 43   |#define CHAR    signed char         // cVarName
                             5817 ; 44   |#define USHORT  unsigned short      // usVarName
                             5818 ; 45   |#define SHORT   unsigned short      // sVarName
                             5819 ; 46   |#define WORD    unsigned int        // wVarName
                             5820 ; 47   |#define INT     signed int          // iVarName
                             5821 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5822 ; 49   |#define LONG    signed long         // lVarName
                             5823 ; 50   |#define BOOL    unsigned int        // bVarName
                             5824 ; 51   |#define FRACT   _fract              // frVarName
                             5825 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5826 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5827 ; 54   |#define FLOAT   float               // fVarName
                             5828 ; 55   |#define DBL     double              // dVarName
                             5829 ; 56   |#define ENUM    enum                // eVarName
                             5830 ; 57   |#define CMX     _complex            // cmxVarName
                             5831 ; 58   |typedef WORD UCS3;                   // 
                             5832 ; 59   |
                             5833 ; 60   |#define UINT16  unsigned short
                             5834 ; 61   |#define UINT8   unsigned char   
                             5835 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5836 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5837 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5838 ; 65   |#define WCHAR   UINT16
                             5839 ; 66   |
                             5840 ; 67   |//UINT128 is 16 bytes or 6 words
                             5841 ; 68   |typedef struct UINT128_3500 {   
                             5842 ; 69   |    int val[6];     
                             5843 ; 70   |} UINT128_3500;
                             5844 ; 71   |
                             5845 ; 72   |#define UINT128   UINT128_3500
                             5846 ; 73   |
                             5847 ; 74   |// Little endian word packed byte strings:   
                             5848 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5849 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5850 ; 77   |// Little endian word packed byte strings:   
                             5851 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5852 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5853 ; 80   |
                             5854 ; 81   |// Declare Memory Spaces To Use When Coding
                             5855 ; 82   |// A. Sector Buffers
                             5856 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5857 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5858 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5859 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5860 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5861 ; 88   |// B. Media DDI Memory
                             5862 ; 89   |#define MEDIA_DDI_MEM _Y
                             5863 ; 90   |
                             5864 ; 91   |
                             5865 ; 92   |
                             5866 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5867 ; 94   |// Examples of circular pointers:
                             5868 ; 95   |//    INT CIRC cpiVarName
                             5869 ; 96   |//    DWORD CIRC cpdwVarName
                             5870 ; 97   |
                             5871 ; 98   |#define RETCODE INT                 // rcVarName
                             5872 ; 99   |
                             5873 ; 100  |// generic bitfield structure
                             5874 ; 101  |struct Bitfield {
                             5875 ; 102  |    unsigned int B0  :1;
                             5876 ; 103  |    unsigned int B1  :1;
                             5877 ; 104  |    unsigned int B2  :1;
                             5878 ; 105  |    unsigned int B3  :1;
                             5879 ; 106  |    unsigned int B4  :1;
                             5880 ; 107  |    unsigned int B5  :1;
                             5881 ; 108  |    unsigned int B6  :1;
                             5882 ; 109  |    unsigned int B7  :1;
                             5883 ; 110  |    unsigned int B8  :1;
                             5884 ; 111  |    unsigned int B9  :1;
                             5885 ; 112  |    unsigned int B10 :1;
                             5886 ; 113  |    unsigned int B11 :1;
                             5887 ; 114  |    unsigned int B12 :1;
                             5888 ; 115  |    unsigned int B13 :1;
                             5889 ; 116  |    unsigned int B14 :1;
                             5890 ; 117  |    unsigned int B15 :1;
                             5891 ; 118  |    unsigned int B16 :1;
                             5892 ; 119  |    unsigned int B17 :1;
                             5893 ; 120  |    unsigned int B18 :1;
                             5894 ; 121  |    unsigned int B19 :1;
                             5895 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5896 ; 123  |    unsigned int B21 :1;
                             5897 ; 124  |    unsigned int B22 :1;
                             5898 ; 125  |    unsigned int B23 :1;
                             5899 ; 126  |};
                             5900 ; 127  |
                             5901 ; 128  |union BitInt {
                             5902 ; 129  |        struct Bitfield B;
                             5903 ; 130  |        int        I;
                             5904 ; 131  |};
                             5905 ; 132  |
                             5906 ; 133  |#define MAX_MSG_LENGTH 10
                             5907 ; 134  |struct CMessage
                             5908 ; 135  |{
                             5909 ; 136  |        unsigned int m_uLength;
                             5910 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5911 ; 138  |};
                             5912 ; 139  |
                             5913 ; 140  |typedef struct {
                             5914 ; 141  |    WORD m_wLength;
                             5915 ; 142  |    WORD m_wMessage;
                             5916 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5917 ; 144  |} Message;
                             5918 ; 145  |
                             5919 ; 146  |struct MessageQueueDescriptor
                             5920 ; 147  |{
                             5921 ; 148  |        int *m_pBase;
                             5922 ; 149  |        int m_iModulo;
                             5923 ; 150  |        int m_iSize;
                             5924 ; 151  |        int *m_pHead;
                             5925 ; 152  |        int *m_pTail;
                             5926 ; 153  |};
                             5927 ; 154  |
                             5928 ; 155  |struct ModuleEntry
                             5929 ; 156  |{
                             5930 ; 157  |    int m_iSignaledEventMask;
                             5931 ; 158  |    int m_iWaitEventMask;
                             5932 ; 159  |    int m_iResourceOfCode;
                             5933 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5934 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5935 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5936 ; 163  |    int m_uTimeOutHigh;
                             5937 ; 164  |    int m_uTimeOutLow;
                             5938 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5939 ; 166  |};
                             5940 ; 167  |
                             5941 ; 168  |union WaitMask{
                             5942 ; 169  |    struct B{
                             5943 ; 170  |        unsigned int m_bNone     :1;
                             5944 ; 171  |        unsigned int m_bMessage  :1;
                             5945 ; 172  |        unsigned int m_bTimer    :1;
                             5946 ; 173  |        unsigned int m_bButton   :1;
                             5947 ; 174  |    } B;
                             5948 ; 175  |    int I;
                             5949 ; 176  |} ;
                             5950 ; 177  |
                             5951 ; 178  |
                             5952 ; 179  |struct Button {
                             5953 ; 180  |        WORD wButtonEvent;
                             5954 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5955 ; 182  |};
                             5956 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5957 ; 184  |struct Message {
                             5958 ; 185  |        WORD wMsgLength;
                             5959 ; 186  |        WORD wMsgCommand;
                             5960 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5961 ; 188  |};
                             5962 ; 189  |
                             5963 ; 190  |union EventTypes {
                             5964 ; 191  |        struct CMessage msg;
                             5965 ; 192  |        struct Button Button ;
                             5966 ; 193  |        struct Message Message;
                             5967 ; 194  |};
                             5968 ; 195  |
                             5969 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5970 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5971 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5972 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5973 ; 200  |
                             5974 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5975 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5976 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5977 ; 204  |
                             5978 ; 205  |#if DEBUG
                             5979 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5980 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5981 ; 208  |#else 
                             5982 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5983 ; 210  |#define DebugBuildAssert(x)    
                             5984 ; 211  |#endif
                             5985 ; 212  |
                             5986 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5987 ; 214  |//  #pragma asm
                             5988 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5989 ; 216  |//  #pragma endasm
                             5990 ; 217  |
                             5991 ; 218  |
                             5992 ; 219  |#ifdef COLOR_262K
                             5993 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5994 ; 221  |#elif defined(COLOR_65K)
                             5995 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5996 ; 223  |#else
                             5997 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5998 ; 225  |#endif
                             5999 ; 226  |    
                             6000 ; 227  |#endif // #ifndef _TYPES_H
                             6001 
                             6003 
                             6004 ; 5    |
                             6005 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                             6006 ; 7    |//unexpected events.
                             6007 ; 8    |
                             6008 ; 9    |#define PR_RW           0
                             6009 ; 10   |#define PH_RW                   1
                             6010 ; 11   |#define PR_FF           2
                             6011 ; 12   |#define PH_FF           3
                             6012 ; 13   |#define PR_MENU         4
                             6013 ; 14   |#define PH_MENU         5
                             6014 ; 15   |#define PR_RV           6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6015 ; 16   |#define PH_RV           7
                             6016 ; 17   |#define PR_PLAY                 8
                             6017 ; 18   |#define PH_PLAY         9
                             6018 ; 19   |#define PR_HOLD         10
                             6019 ; 20   |#define PH_HOLD         11
                             6020 ; 21   |#define PR_VOL_DOWN     12
                             6021 ; 22   |#define PR_VOL_UP       13
                             6022 ; 23   |
                             6023 ; 24   |
                             6024 ; 25   |
                             6025 ; 26   |
                             6026 ; 27   |#define PH_VOL_DOWN     14
                             6027 ; 28   |#define PH_VOL_UP       15
                             6028 ; 29   |#define PR_MODE         24
                             6029 ; 30   |#define PR_STOP                 25
                             6030 ; 31   |#define PH_STOP         26
                             6031 ; 32   |#define PR_RECORD      27
                             6032 ; 33   |#define PH_RECORD       28
                             6033 ; 34   |#define PR_AB           33
                             6034 ; 35   |#define PR_ERASE        34
                             6035 ; 36   |#define PH_ERASE        35
                             6036 ; 37   |#define PR_EQ           36
                             6037 ; 38   |#define PH_EQ       37
                             6038 ; 39   |
                             6039 ; 40   |
                             6040 ; 41   |
                             6041 ; 42   |
                             6042 ; 43   |extern WORD g_wLastButton;
                             6043 ; 44   |
                             6044 ; 45   |#endif //_BUTTONS_H
                             6045 
                             6047 
                             6048 ; 9    |#include "musiclib_ghdr.h"
                             6049 
                             6051 
                             6052 ; 1    |#ifndef MUSICLIB_GHDR_H
                             6053 ; 2    |#define MUSICLIB_GHDR_H
                             6054 ; 3    |
                             6055 ; 4    |#ifdef __cplusplus
                             6056 ; 5    |extern "C" {
                             6057 ; 6    |#endif
                             6058 ; 7    |
                             6059 ; 8    |/*========================================================================================
                                  ==========
                             6060 ; 9    |
                             6061 ; 10   |                                        General Description
                             6062 ; 11   |
                             6063 ; 12   |==========================================================================================
                                  ==========
                             6064 ; 13   |
                             6065 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             6066 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             6067 ; 16   |
                             6068 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             6069 ; 18   |
                             6070 ; 19   |PRODUCT NAMES: All
                             6071 ; 20   |
                             6072 ; 21   |GENERAL DESCRIPTION:
                             6073 ; 22   |
                             6074 ; 23   |    General description of this grouping of functions.
                             6075 ; 24   |
                             6076 ; 25   |Portability: All
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6077 ; 26   |
                             6078 ; 27   |
                             6079 ; 28   |Revision History:
                             6080 ; 29   |
                             6081 ; 30   |                         Modification        Tracking
                             6082 ; 31   |Author                       Date             Number           Description of Changes
                             6083 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                             6084 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                             6085 ; 34   |
                             6086 ; 35   |
                             6087 ; 36   |==========================================================================================
                                  ==========
                             6088 ; 37   |                                            DESCRIPTION
                             6089 ; 38   |==========================================================================================
                                  ==========
                             6090 ; 39   |
                             6091 ; 40   |GLOBAL FUNCTIONS:
                             6092 ; 41   |    MF_global_func_name()
                             6093 ; 42   |
                             6094 ; 43   |TRACEABILITY MATRIX:
                             6095 ; 44   |    None
                             6096 ; 45   |
                             6097 ; 46   |==========================================================================================
                                  ========*/
                             6098 ; 47   |
                             6099 ; 48   |/*========================================================================================
                                  ==========
                             6100 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                             6101 ; 50   |==========================================================================================
                                  ========*/
                             6102 ; 51   |#ifdef WIN32
                             6103 ; 52   |#define _PC_SIMULATION_
                             6104 ; 53   |#else
                             6105 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             6106 ; 55   |#endif  // WIN32
                             6107 ; 56   |
                             6108 ; 57   |#if 1
                             6109 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             6110 ; 59   |#endif
                             6111 ; 60   |
                             6112 ; 61   |#if 1
                             6113 ; 62   |#define _AUDIBLE_       /* install audible list */
                             6114 ; 63   |#endif
                             6115 ; 64   |
                             6116 ; 65   |#if 1
                             6117 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             6118 ; 67   |#endif
                             6119 ; 68   |
                             6120 ; 69   |#ifdef PL3_FB
                             6121 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             6122 ; 71   |#endif
                             6123 ; 72   |
                             6124 ; 73   |#if 1
                             6125 ; 74   |#define _SUPPORT_2000_SONGS_
                             6126 ; 75   |#endif
                             6127 ; 76   |
                             6128 ; 77   |/*========================================================================================
                                  ==========
                             6129 ; 78   |                                           INCLUDE FILES
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6130 ; 79   |==========================================================================================
                                  ========*/
                             6131 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             6132 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             6133 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             6134 ; 83   |#define OEM_SEEK_END    SEEK_END
                             6135 ; 84   |#else
                             6136 ; 85   |#define _X
                             6137 ; 86   |#define _Y
                             6138 ; 87   |#define _packed
                             6139 ; 88   |
                             6140 ; 89   |#define _asmfunc
                             6141 ; 90   |#define _reentrant
                             6142 ; 91   |
                             6143 ; 92   |#define OEM_SEEK_CUR    1
                             6144 ; 93   |#define OEM_SEEK_SET    0
                             6145 ; 94   |#define OEM_SEEK_END    2
                             6146 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             6147 ; 96   |
                             6148 ; 97   |#include "types.h"
                             6149 
                             6151 
                             6152 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6153 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6154 ; 3    |//
                             6155 ; 4    |// Filename: types.h
                             6156 ; 5    |// Description: Standard data types
                             6157 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6158 ; 7    |
                             6159 ; 8    |#ifndef _TYPES_H
                             6160 ; 9    |#define _TYPES_H
                             6161 ; 10   |
                             6162 ; 11   |// TODO:  move this outta here!
                             6163 ; 12   |#if !defined(NOERROR)
                             6164 ; 13   |#define NOERROR 0
                             6165 ; 14   |#define SUCCESS 0
                             6166 ; 15   |#endif 
                             6167 ; 16   |#if !defined(SUCCESS)
                             6168 ; 17   |#define SUCCESS  0
                             6169 ; 18   |#endif
                             6170 ; 19   |#if !defined(ERROR)
                             6171 ; 20   |#define ERROR   -1
                             6172 ; 21   |#endif
                             6173 ; 22   |#if !defined(FALSE)
                             6174 ; 23   |#define FALSE 0
                             6175 ; 24   |#endif
                             6176 ; 25   |#if !defined(TRUE)
                             6177 ; 26   |#define TRUE  1
                             6178 ; 27   |#endif
                             6179 ; 28   |
                             6180 ; 29   |#if !defined(NULL)
                             6181 ; 30   |#define NULL 0
                             6182 ; 31   |#endif
                             6183 ; 32   |
                             6184 ; 33   |#define MAX_INT     0x7FFFFF
                             6185 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6186 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6187 ; 36   |#define MAX_ULONG   (-1) 
                             6188 ; 37   |
                             6189 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6190 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6191 ; 40   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6192 ; 41   |
                             6193 ; 42   |#define BYTE    unsigned char       // btVarName
                             6194 ; 43   |#define CHAR    signed char         // cVarName
                             6195 ; 44   |#define USHORT  unsigned short      // usVarName
                             6196 ; 45   |#define SHORT   unsigned short      // sVarName
                             6197 ; 46   |#define WORD    unsigned int        // wVarName
                             6198 ; 47   |#define INT     signed int          // iVarName
                             6199 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6200 ; 49   |#define LONG    signed long         // lVarName
                             6201 ; 50   |#define BOOL    unsigned int        // bVarName
                             6202 ; 51   |#define FRACT   _fract              // frVarName
                             6203 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6204 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6205 ; 54   |#define FLOAT   float               // fVarName
                             6206 ; 55   |#define DBL     double              // dVarName
                             6207 ; 56   |#define ENUM    enum                // eVarName
                             6208 ; 57   |#define CMX     _complex            // cmxVarName
                             6209 ; 58   |typedef WORD UCS3;                   // 
                             6210 ; 59   |
                             6211 ; 60   |#define UINT16  unsigned short
                             6212 ; 61   |#define UINT8   unsigned char   
                             6213 ; 62   |#define UINT32  unsigned long
                             6214 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6215 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6216 ; 65   |#define WCHAR   UINT16
                             6217 ; 66   |
                             6218 ; 67   |//UINT128 is 16 bytes or 6 words
                             6219 ; 68   |typedef struct UINT128_3500 {   
                             6220 ; 69   |    int val[6];     
                             6221 ; 70   |} UINT128_3500;
                             6222 ; 71   |
                             6223 ; 72   |#define UINT128   UINT128_3500
                             6224 ; 73   |
                             6225 ; 74   |// Little endian word packed byte strings:   
                             6226 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6227 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6228 ; 77   |// Little endian word packed byte strings:   
                             6229 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6230 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6231 ; 80   |
                             6232 ; 81   |// Declare Memory Spaces To Use When Coding
                             6233 ; 82   |// A. Sector Buffers
                             6234 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6235 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6236 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6237 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6238 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6239 ; 88   |// B. Media DDI Memory
                             6240 ; 89   |#define MEDIA_DDI_MEM _Y
                             6241 ; 90   |
                             6242 ; 91   |
                             6243 ; 92   |
                             6244 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6245 ; 94   |// Examples of circular pointers:
                             6246 ; 95   |//    INT CIRC cpiVarName
                             6247 ; 96   |//    DWORD CIRC cpdwVarName
                             6248 ; 97   |
                             6249 ; 98   |#define RETCODE INT                 // rcVarName
                             6250 ; 99   |
                             6251 ; 100  |// generic bitfield structure
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6252 ; 101  |struct Bitfield {
                             6253 ; 102  |    unsigned int B0  :1;
                             6254 ; 103  |    unsigned int B1  :1;
                             6255 ; 104  |    unsigned int B2  :1;
                             6256 ; 105  |    unsigned int B3  :1;
                             6257 ; 106  |    unsigned int B4  :1;
                             6258 ; 107  |    unsigned int B5  :1;
                             6259 ; 108  |    unsigned int B6  :1;
                             6260 ; 109  |    unsigned int B7  :1;
                             6261 ; 110  |    unsigned int B8  :1;
                             6262 ; 111  |    unsigned int B9  :1;
                             6263 ; 112  |    unsigned int B10 :1;
                             6264 ; 113  |    unsigned int B11 :1;
                             6265 ; 114  |    unsigned int B12 :1;
                             6266 ; 115  |    unsigned int B13 :1;
                             6267 ; 116  |    unsigned int B14 :1;
                             6268 ; 117  |    unsigned int B15 :1;
                             6269 ; 118  |    unsigned int B16 :1;
                             6270 ; 119  |    unsigned int B17 :1;
                             6271 ; 120  |    unsigned int B18 :1;
                             6272 ; 121  |    unsigned int B19 :1;
                             6273 ; 122  |    unsigned int B20 :1;
                             6274 ; 123  |    unsigned int B21 :1;
                             6275 ; 124  |    unsigned int B22 :1;
                             6276 ; 125  |    unsigned int B23 :1;
                             6277 ; 126  |};
                             6278 ; 127  |
                             6279 ; 128  |union BitInt {
                             6280 ; 129  |        struct Bitfield B;
                             6281 ; 130  |        int        I;
                             6282 ; 131  |};
                             6283 ; 132  |
                             6284 ; 133  |#define MAX_MSG_LENGTH 10
                             6285 ; 134  |struct CMessage
                             6286 ; 135  |{
                             6287 ; 136  |        unsigned int m_uLength;
                             6288 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6289 ; 138  |};
                             6290 ; 139  |
                             6291 ; 140  |typedef struct {
                             6292 ; 141  |    WORD m_wLength;
                             6293 ; 142  |    WORD m_wMessage;
                             6294 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6295 ; 144  |} Message;
                             6296 ; 145  |
                             6297 ; 146  |struct MessageQueueDescriptor
                             6298 ; 147  |{
                             6299 ; 148  |        int *m_pBase;
                             6300 ; 149  |        int m_iModulo;
                             6301 ; 150  |        int m_iSize;
                             6302 ; 151  |        int *m_pHead;
                             6303 ; 152  |        int *m_pTail;
                             6304 ; 153  |};
                             6305 ; 154  |
                             6306 ; 155  |struct ModuleEntry
                             6307 ; 156  |{
                             6308 ; 157  |    int m_iSignaledEventMask;
                             6309 ; 158  |    int m_iWaitEventMask;
                             6310 ; 159  |    int m_iResourceOfCode;
                             6311 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6312 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6313 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6314 ; 163  |    int m_uTimeOutHigh;
                             6315 ; 164  |    int m_uTimeOutLow;
                             6316 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6317 ; 166  |};
                             6318 ; 167  |
                             6319 ; 168  |union WaitMask{
                             6320 ; 169  |    struct B{
                             6321 ; 170  |        unsigned int m_bNone     :1;
                             6322 ; 171  |        unsigned int m_bMessage  :1;
                             6323 ; 172  |        unsigned int m_bTimer    :1;
                             6324 ; 173  |        unsigned int m_bButton   :1;
                             6325 ; 174  |    } B;
                             6326 ; 175  |    int I;
                             6327 ; 176  |} ;
                             6328 ; 177  |
                             6329 ; 178  |
                             6330 ; 179  |struct Button {
                             6331 ; 180  |        WORD wButtonEvent;
                             6332 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6333 ; 182  |};
                             6334 ; 183  |
                             6335 ; 184  |struct Message {
                             6336 ; 185  |        WORD wMsgLength;
                             6337 ; 186  |        WORD wMsgCommand;
                             6338 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6339 ; 188  |};
                             6340 ; 189  |
                             6341 ; 190  |union EventTypes {
                             6342 ; 191  |        struct CMessage msg;
                             6343 ; 192  |        struct Button Button ;
                             6344 ; 193  |        struct Message Message;
                             6345 ; 194  |};
                             6346 ; 195  |
                             6347 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6348 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6349 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6350 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6351 ; 200  |
                             6352 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6353 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6354 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6355 ; 204  |
                             6356 ; 205  |#if DEBUG
                             6357 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6358 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6359 ; 208  |#else 
                             6360 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6361 ; 210  |#define DebugBuildAssert(x)    
                             6362 ; 211  |#endif
                             6363 ; 212  |
                             6364 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6365 ; 214  |//  #pragma asm
                             6366 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6367 ; 216  |//  #pragma endasm
                             6368 ; 217  |
                             6369 ; 218  |
                             6370 ; 219  |#ifdef COLOR_262K
                             6371 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6372 ; 221  |#elif defined(COLOR_65K)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6373 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6374 ; 223  |#else
                             6375 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6376 ; 225  |#endif
                             6377 ; 226  |    
                             6378 ; 227  |#endif // #ifndef _TYPES_H
                             6379 
                             6381 
                             6382 ; 98   |#include "exec.h"
                             6383 
                             6385 
                             6386 ; 1    |#ifndef EXEC_H
                             6387 ; 2    |#define EXEC_H
                             6388 ; 3    |
                             6389 ; 4    |
                             6390 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             6391 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             6392 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             6393 ; 8    |
                             6394 ; 9    |
                             6395 ; 10   |#endif
                             6396 
                             6398 
                             6399 ; 99   |#include "messages.h"
                             6400 
                             6402 
                             6403 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6404 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             6405 ; 3    |// Message defs
                             6406 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6407 ; 5    |
                             6408 ; 6    |#if (!defined(MSGEQU_INC))
                             6409 ; 7    |#define MSGEQU_INC 1
                             6410 ; 8    |
                             6411 ; 9    |
                             6412 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             6413 ; 11   |
                             6414 ; 12   |
                             6415 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             6416 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             6417 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             6418 ; 16   |#define MSG_TYPE_LCD 0x030000
                             6419 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             6420 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             6421 ; 19   |#define MSG_TYPE_MENU 0x060000
                             6422 ; 20   |#define MSG_TYPE_LED 0x070000
                             6423 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             6424 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             6425 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             6426 ; 24   |// Equalizer and other effects
                             6427 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             6428 ; 26   |#if (defined(USE_PLAYLIST3))
                             6429 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             6430 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             6431 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             6432 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             6433 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             6434 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             6435 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             6436 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6437 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             6438 ; 36   |#if defined(USE_PLAYLIST5)
                             6439 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             6440 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             6441 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             6442 ; 40   |
                             6443 ; 41   |// Message Structure Offsets
                             6444 ; 42   |#define MSG_Length 0
                             6445 ; 43   |#define MSG_ID 1
                             6446 ; 44   |#define MSG_Argument1 2
                             6447 ; 45   |#define MSG_Argument2 3
                             6448 ; 46   |#define MSG_Argument3 4
                             6449 ; 47   |#define MSG_Argument4 5
                             6450 ; 48   |#define MSG_Argument5 6
                             6451 ; 49   |#define MSG_Argument6 7
                             6452 ; 50   |
                             6453 ; 51   |
                             6454 ; 52   |
                             6455 ; 53   |// LCD Message IDs
                             6456 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             6457 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             6458 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             6459 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             6460 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             6461 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             6462 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             6463 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             6464 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             6465 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             6466 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             6467 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             6468 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             6469 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             6470 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             6471 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             6472 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             6473 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             6474 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             6475 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             6476 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             6477 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             6478 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             6479 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             6480 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             6481 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             6482 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             6483 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             6484 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             6485 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             6486 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             6487 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             6488 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             6489 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             6490 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             6491 ; 89   |//Param1 = left
                             6492 ; 90   |//Param2 = top
                             6493 ; 91   |//Param3 = right
                             6494 ; 92   |//Param4 = bottom
                             6495 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             6496 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             6497 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             6498 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6499 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             6500 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             6501 ; 99   |
                             6502 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             6503 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             6504 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             6505 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             6506 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             6507 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             6508 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             6509 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             6510 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             6511 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             6512 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             6513 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             6514 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             6515 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             6516 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             6517 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             6518 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             6519 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             6520 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             6521 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             6522 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             6523 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             6524 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             6525 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             6526 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             6527 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             6528 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             6529 ; 127  |
                             6530 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             6531 ; 129  |
                             6532 ; 130  |#if defined(CLCD_16BIT)
                             6533 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             6534 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             6535 ; 133  |
                             6536 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             6537 ; 135  |#else 
                             6538 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             6539 ; 137  |#endif
                             6540 ; 138  |
                             6541 ; 139  |// If you change the LCD message ID's then you must
                             6542 ; 140  |// also change the jump table in lcdapi.asm
                             6543 ; 141  |
                             6544 ; 142  |// Character LCD Message IDs
                             6545 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             6546 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             6547 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             6548 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             6549 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             6550 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             6551 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             6552 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             6553 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             6554 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             6555 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             6556 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             6557 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             6558 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             6559 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             6560 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6561 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             6562 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             6563 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             6564 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             6565 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             6566 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             6567 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             6568 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             6569 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             6570 ; 168  |// also change the jump table in lcdapi.asm
                             6571 ; 169  |
                             6572 ; 170  |// Decoder Message IDs
                             6573 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             6574 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             6575 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             6576 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             6577 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             6578 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             6579 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             6580 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             6581 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             6582 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             6583 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             6584 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             6585 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             6586 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             6587 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             6588 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             6589 ; 187  |// If you change the Decoder message ID's, then you must
                             6590 ; 188  |// also change the jump table in decoder_overlay.asm
                             6591 ; 189  |// and in dec_adpcm_overlay.asm.
                             6592 ; 190  |
                             6593 ; 191  |// Encoder Message IDs
                             6594 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             6595 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             6596 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             6597 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             6598 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             6599 ; 197  |// If you change the Encoder message ID's, then you must
                             6600 ; 198  |// also change the jump table in all encoder overlay modules.
                             6601 ; 199  |
                             6602 ; 200  |// Parser Message IDs
                             6603 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             6604 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             6605 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             6606 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             6607 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             6608 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             6609 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             6610 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             6611 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             6612 ; 210  |// If you change the Parser message ID's, then you must
                             6613 ; 211  |// also change the jump table in parser.asm
                             6614 ; 212  |
                             6615 ; 213  |// Button Message IDs
                             6616 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             6617 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             6618 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             6619 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             6620 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             6621 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             6622 ; 220  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6623 ; 221  |// Mixer Message IDs
                             6624 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             6625 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             6626 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             6627 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             6628 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             6629 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             6630 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             6631 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             6632 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             6633 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             6634 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             6635 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             6636 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             6637 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             6638 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             6639 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             6640 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             6641 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             6642 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             6643 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             6644 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             6645 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             6646 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             6647 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             6648 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             6649 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             6650 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             6651 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             6652 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             6653 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             6654 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             6655 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             6656 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             6657 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             6658 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             6659 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             6660 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             6661 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             6662 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             6663 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             6664 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             6665 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             6666 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             6667 ; 265  |// If you change the mixer message ID's then you must
                             6668 ; 266  |// also change the jump table in mixer.asm
                             6669 ; 267  |#define MIXER_ON 0
                             6670 ; 268  |#define MIXER_OFF 1
                             6671 ; 269  |
                             6672 ; 270  |
                             6673 ; 271  |// System Message IDs
                             6674 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             6675 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             6676 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             6677 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             6678 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             6679 ; 277  |// If you change the system message ID's then you must
                             6680 ; 278  |// also change the jump table in systemapi.asm
                             6681 ; 279  |
                             6682 ; 280  |// Menu IDs
                             6683 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             6684 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6685 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             6686 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             6687 ; 285  |//sub parameters for this message:
                             6688 ; 286  |#define RECORDER_START 0
                             6689 ; 287  |#define RECORDER_PAUSE 0x2000
                             6690 ; 288  |#define RECORDER_RESUME 0x4000
                             6691 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             6692 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             6693 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             6694 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             6695 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             6696 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             6697 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             6698 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             6699 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             6700 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             6701 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             6702 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             6703 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             6704 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             6705 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             6706 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             6707 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             6708 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             6709 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             6710 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             6711 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             6712 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             6713 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             6714 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             6715 ; 313  |
                             6716 ; 314  |// Note that other versions of this file have different msg equates.
                             6717 ; 315  |// If you change the system message ID's then you must
                             6718 ; 316  |// also change the jump table in all menu *.asm
                             6719 ; 317  |
                             6720 ; 318  |// LED Message IDs
                             6721 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             6722 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             6723 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             6724 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             6725 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             6726 ; 324  |// If you change the LeD message ID's then you must
                             6727 ; 325  |// also change the jump table in ledapi.asm
                             6728 ; 326  |
                             6729 ; 327  |#if (!defined(REMOVE_FM))
                             6730 ; 328  |// FM Tuner Message IDs
                             6731 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             6732 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             6733 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             6734 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             6735 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             6736 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             6737 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             6738 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             6739 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             6740 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             6741 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             6742 ; 340  |//one parameter--the sensitivity in uV
                             6743 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             6744 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             6745 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             6746 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6747 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             6748 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             6749 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             6750 ; 348  |#endif
                             6751 ; 349  |
                             6752 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             6753 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             6754 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             6755 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             6756 ; 354  |
                             6757 ; 355  |
                             6758 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             6759 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             6760 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             6761 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             6762 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             6763 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             6764 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             6765 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             6766 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             6767 ; 365  |
                             6768 ; 366  |#if (defined(USE_PLAYLIST3))
                             6769 ; 367  |// Music Library
                             6770 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             6771 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             6772 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             6773 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             6774 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             6775 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             6776 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             6777 ; 375  |
                             6778 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             6779 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             6780 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             6781 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             6782 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             6783 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             6784 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             6785 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             6786 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             6787 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             6788 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             6789 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             6790 ; 388  |
                             6791 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             6792 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             6793 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             6794 ; 392  |
                             6795 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             6796 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             6797 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             6798 ; 396  |
                             6799 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             6800 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             6801 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             6802 ; 400  |
                             6803 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             6804 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             6805 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             6806 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             6807 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             6808 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6809 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             6810 ; 408  |
                             6811 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             6812 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             6813 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             6814 ; 412  |
                             6815 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             6816 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             6817 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             6818 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             6819 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             6820 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             6821 ; 419  |
                             6822 ; 420  |#if defined(USE_PLAYLIST5)
                             6823 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             6824 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             6825 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             6826 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             6827 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             6828 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             6829 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             6830 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             6831 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             6832 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             6833 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             6834 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             6835 ; 433  |
                             6836 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             6837 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             6838 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             6839 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             6840 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             6841 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             6842 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             6843 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             6844 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             6845 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             6846 ; 444  |// Events
                             6847 ; 445  |// No event
                             6848 ; 446  |#define EVENT_NONE 0x000001   
                             6849 ; 447  |// A message has been posted
                             6850 ; 448  |#define EVENT_MESSAGE 0x000002   
                             6851 ; 449  |// Run if wait time elapsed
                             6852 ; 450  |#define EVENT_TIMER 0x000004   
                             6853 ; 451  |// Run if a button event occured
                             6854 ; 452  |#define EVENT_BUTTON 0x000008   
                             6855 ; 453  |// Run if a background event occured
                             6856 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             6857 ; 455  |// The executive should immediately repeat this module
                             6858 ; 456  |#define EVENT_REPEAT 0x000020   
                             6859 ; 457  |// Run the module's init routine
                             6860 ; 458  |#define EVENT_INIT 0x800000   
                             6861 ; 459  |
                             6862 ; 460  |#define EVENT_NONE_BITPOS 0
                             6863 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             6864 ; 462  |#define EVENT_TIMER_BITPOS 2
                             6865 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             6866 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             6867 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             6868 ; 466  |#define EVENT_INIT_BITPOS 23
                             6869 ; 467  |
                             6870 ; 468  |// Parser Message Buffers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6871 ; 469  |#define ParserPlayBit 0
                             6872 ; 470  |#define ButtonPressBit 1
                             6873 ; 471  |#define ParserRwndBit 1
                             6874 ; 472  |#define ParserFfwdBit 2
                             6875 ; 473  |
                             6876 ; 474  |//NextSong Message Parameters
                             6877 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             6878 ; 476  |#define NEXT_SONG 2             
                             6879 ; 477  |// ButtonPressBit1 cleared
                             6880 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             6881 ; 479  |// ButtonPressBit1 set
                             6882 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             6883 ; 481  |// NextSong + Ffwd
                             6884 ; 482  |#define NEXT_SONG_FFWD 4          
                             6885 ; 483  |
                             6886 ; 484  |//PrevSong Message Parameters
                             6887 ; 485  |// PrevSong + Stopped
                             6888 ; 486  |#define PREV_SONG 0          
                             6889 ; 487  |// PrevSong + Play
                             6890 ; 488  |#define PREV_SONG_PLAY 1          
                             6891 ; 489  |// PrevSong + Rwnd
                             6892 ; 490  |#define PREV_SONG_RWND 2          
                             6893 ; 491  |
                             6894 ; 492  |
                             6895 ; 493  |
                             6896 ; 494  |
                             6897 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             6898 ; 496  |
                             6899 ; 497  |
                             6900 
                             6902 
                             6903 ; 100  |#include "project.h"
                             6904 
                             6906 
                             6907 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6908 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             6909 ; 3    |//  Filename: project.inc
                             6910 ; 4    |//  Description: 
                             6911 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6912 ; 6    |
                             6913 ; 7    |#if (!defined(_PROJECT_INC))
                             6914 ; 8    |#define _PROJECT_INC 1
                             6915 ; 9    |
                             6916 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             6917 ; 11   |#include "hwequ.h"
                             6918 
                             6920 
                             6921 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6922 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             6923 ; 3    |//  File        : hwequ.inc
                             6924 ; 4    |//  Description : STMP Hardware Constants
                             6925 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6926 ; 6    |
                             6927 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             6928 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             6929 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             6930 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             6931 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             6932 ; 12   |
                             6933 ; 13   |#if (!defined(HWEQU_INC))
                             6934 ; 14   |#define HWEQU_INC 1
                             6935 ; 15   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6936 ; 16   |#include "types.h"
                             6937 
                             6939 
                             6940 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6941 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6942 ; 3    |//
                             6943 ; 4    |// Filename: types.h
                             6944 ; 5    |// Description: Standard data types
                             6945 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6946 ; 7    |
                             6947 ; 8    |#ifndef _TYPES_H
                             6948 ; 9    |#define _TYPES_H
                             6949 ; 10   |
                             6950 ; 11   |// TODO:  move this outta here!
                             6951 ; 12   |#if !defined(NOERROR)
                             6952 ; 13   |#define NOERROR 0
                             6953 ; 14   |#define SUCCESS 0
                             6954 ; 15   |#endif 
                             6955 ; 16   |#if !defined(SUCCESS)
                             6956 ; 17   |#define SUCCESS  0
                             6957 ; 18   |#endif
                             6958 ; 19   |#if !defined(ERROR)
                             6959 ; 20   |#define ERROR   -1
                             6960 ; 21   |#endif
                             6961 ; 22   |#if !defined(FALSE)
                             6962 ; 23   |#define FALSE 0
                             6963 ; 24   |#endif
                             6964 ; 25   |#if !defined(TRUE)
                             6965 ; 26   |#define TRUE  1
                             6966 ; 27   |#endif
                             6967 ; 28   |
                             6968 ; 29   |#if !defined(NULL)
                             6969 ; 30   |#define NULL 0
                             6970 ; 31   |#endif
                             6971 ; 32   |
                             6972 ; 33   |#define MAX_INT     0x7FFFFF
                             6973 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6974 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6975 ; 36   |#define MAX_ULONG   (-1) 
                             6976 ; 37   |
                             6977 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6978 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6979 ; 40   |
                             6980 ; 41   |
                             6981 ; 42   |#define BYTE    unsigned char       // btVarName
                             6982 ; 43   |#define CHAR    signed char         // cVarName
                             6983 ; 44   |#define USHORT  unsigned short      // usVarName
                             6984 ; 45   |#define SHORT   unsigned short      // sVarName
                             6985 ; 46   |#define WORD    unsigned int        // wVarName
                             6986 ; 47   |#define INT     signed int          // iVarName
                             6987 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6988 ; 49   |#define LONG    signed long         // lVarName
                             6989 ; 50   |#define BOOL    unsigned int        // bVarName
                             6990 ; 51   |#define FRACT   _fract              // frVarName
                             6991 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6992 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6993 ; 54   |#define FLOAT   float               // fVarName
                             6994 ; 55   |#define DBL     double              // dVarName
                             6995 ; 56   |#define ENUM    enum                // eVarName
                             6996 ; 57   |#define CMX     _complex            // cmxVarName
                             6997 ; 58   |typedef WORD UCS3;                   // 
                             6998 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6999 ; 60   |#define UINT16  unsigned short
                             7000 ; 61   |#define UINT8   unsigned char   
                             7001 ; 62   |#define UINT32  unsigned long
                             7002 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7003 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7004 ; 65   |#define WCHAR   UINT16
                             7005 ; 66   |
                             7006 ; 67   |//UINT128 is 16 bytes or 6 words
                             7007 ; 68   |typedef struct UINT128_3500 {   
                             7008 ; 69   |    int val[6];     
                             7009 ; 70   |} UINT128_3500;
                             7010 ; 71   |
                             7011 ; 72   |#define UINT128   UINT128_3500
                             7012 ; 73   |
                             7013 ; 74   |// Little endian word packed byte strings:   
                             7014 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7015 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7016 ; 77   |// Little endian word packed byte strings:   
                             7017 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7018 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7019 ; 80   |
                             7020 ; 81   |// Declare Memory Spaces To Use When Coding
                             7021 ; 82   |// A. Sector Buffers
                             7022 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7023 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7024 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7025 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7026 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7027 ; 88   |// B. Media DDI Memory
                             7028 ; 89   |#define MEDIA_DDI_MEM _Y
                             7029 ; 90   |
                             7030 ; 91   |
                             7031 ; 92   |
                             7032 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7033 ; 94   |// Examples of circular pointers:
                             7034 ; 95   |//    INT CIRC cpiVarName
                             7035 ; 96   |//    DWORD CIRC cpdwVarName
                             7036 ; 97   |
                             7037 ; 98   |#define RETCODE INT                 // rcVarName
                             7038 ; 99   |
                             7039 ; 100  |// generic bitfield structure
                             7040 ; 101  |struct Bitfield {
                             7041 ; 102  |    unsigned int B0  :1;
                             7042 ; 103  |    unsigned int B1  :1;
                             7043 ; 104  |    unsigned int B2  :1;
                             7044 ; 105  |    unsigned int B3  :1;
                             7045 ; 106  |    unsigned int B4  :1;
                             7046 ; 107  |    unsigned int B5  :1;
                             7047 ; 108  |    unsigned int B6  :1;
                             7048 ; 109  |    unsigned int B7  :1;
                             7049 ; 110  |    unsigned int B8  :1;
                             7050 ; 111  |    unsigned int B9  :1;
                             7051 ; 112  |    unsigned int B10 :1;
                             7052 ; 113  |    unsigned int B11 :1;
                             7053 ; 114  |    unsigned int B12 :1;
                             7054 ; 115  |    unsigned int B13 :1;
                             7055 ; 116  |    unsigned int B14 :1;
                             7056 ; 117  |    unsigned int B15 :1;
                             7057 ; 118  |    unsigned int B16 :1;
                             7058 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7059 ; 120  |    unsigned int B18 :1;
                             7060 ; 121  |    unsigned int B19 :1;
                             7061 ; 122  |    unsigned int B20 :1;
                             7062 ; 123  |    unsigned int B21 :1;
                             7063 ; 124  |    unsigned int B22 :1;
                             7064 ; 125  |    unsigned int B23 :1;
                             7065 ; 126  |};
                             7066 ; 127  |
                             7067 ; 128  |union BitInt {
                             7068 ; 129  |        struct Bitfield B;
                             7069 ; 130  |        int        I;
                             7070 ; 131  |};
                             7071 ; 132  |
                             7072 ; 133  |#define MAX_MSG_LENGTH 10
                             7073 ; 134  |struct CMessage
                             7074 ; 135  |{
                             7075 ; 136  |        unsigned int m_uLength;
                             7076 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7077 ; 138  |};
                             7078 ; 139  |
                             7079 ; 140  |typedef struct {
                             7080 ; 141  |    WORD m_wLength;
                             7081 ; 142  |    WORD m_wMessage;
                             7082 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7083 ; 144  |} Message;
                             7084 ; 145  |
                             7085 ; 146  |struct MessageQueueDescriptor
                             7086 ; 147  |{
                             7087 ; 148  |        int *m_pBase;
                             7088 ; 149  |        int m_iModulo;
                             7089 ; 150  |        int m_iSize;
                             7090 ; 151  |        int *m_pHead;
                             7091 ; 152  |        int *m_pTail;
                             7092 ; 153  |};
                             7093 ; 154  |
                             7094 ; 155  |struct ModuleEntry
                             7095 ; 156  |{
                             7096 ; 157  |    int m_iSignaledEventMask;
                             7097 ; 158  |    int m_iWaitEventMask;
                             7098 ; 159  |    int m_iResourceOfCode;
                             7099 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7100 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7101 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7102 ; 163  |    int m_uTimeOutHigh;
                             7103 ; 164  |    int m_uTimeOutLow;
                             7104 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7105 ; 166  |};
                             7106 ; 167  |
                             7107 ; 168  |union WaitMask{
                             7108 ; 169  |    struct B{
                             7109 ; 170  |        unsigned int m_bNone     :1;
                             7110 ; 171  |        unsigned int m_bMessage  :1;
                             7111 ; 172  |        unsigned int m_bTimer    :1;
                             7112 ; 173  |        unsigned int m_bButton   :1;
                             7113 ; 174  |    } B;
                             7114 ; 175  |    int I;
                             7115 ; 176  |} ;
                             7116 ; 177  |
                             7117 ; 178  |
                             7118 ; 179  |struct Button {
                             7119 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7120 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7121 ; 182  |};
                             7122 ; 183  |
                             7123 ; 184  |struct Message {
                             7124 ; 185  |        WORD wMsgLength;
                             7125 ; 186  |        WORD wMsgCommand;
                             7126 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7127 ; 188  |};
                             7128 ; 189  |
                             7129 ; 190  |union EventTypes {
                             7130 ; 191  |        struct CMessage msg;
                             7131 ; 192  |        struct Button Button ;
                             7132 ; 193  |        struct Message Message;
                             7133 ; 194  |};
                             7134 ; 195  |
                             7135 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7136 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7137 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7138 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7139 ; 200  |
                             7140 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7141 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7142 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7143 ; 204  |
                             7144 ; 205  |#if DEBUG
                             7145 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7146 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7147 ; 208  |#else 
                             7148 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7149 ; 210  |#define DebugBuildAssert(x)    
                             7150 ; 211  |#endif
                             7151 ; 212  |
                             7152 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7153 ; 214  |//  #pragma asm
                             7154 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7155 ; 216  |//  #pragma endasm
                             7156 ; 217  |
                             7157 ; 218  |
                             7158 ; 219  |#ifdef COLOR_262K
                             7159 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7160 ; 221  |#elif defined(COLOR_65K)
                             7161 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7162 ; 223  |#else
                             7163 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7164 ; 225  |#endif
                             7165 ; 226  |    
                             7166 ; 227  |#endif // #ifndef _TYPES_H
                             7167 
                             7169 
                             7170 ; 17   |#include "regsclkctrl.h"
                             7171 
                             7173 
                             7174 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             7175 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             7176 ; 3    |
                             7177 ; 4    |
                             7178 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7179 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7180 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             7181 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             7182 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             7183 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             7184 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             7185 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             7186 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             7187 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             7188 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             7189 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             7190 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             7191 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             7192 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             7193 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             7194 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             7195 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             7196 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             7197 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             7198 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             7199 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             7200 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             7201 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             7202 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             7203 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             7204 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             7205 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             7206 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             7207 ; 34   |
                             7208 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             7209 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             7210 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             7211 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             7212 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             7213 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             7214 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             7215 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             7216 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             7217 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             7218 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             7219 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             7220 ; 47   |
                             7221 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             7222 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             7223 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             7224 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             7225 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             7226 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             7227 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             7228 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             7229 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             7230 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             7231 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             7232 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             7233 ; 60   |
                             7234 ; 61   |typedef union               
                             7235 ; 62   |{
                             7236 ; 63   |    struct
                             7237 ; 64   |    {
                             7238 ; 65   |        int CKRST       :1; // Clock Reset
                             7239 ; 66   |        int LTC         :1;
                             7240 ; 67   |        int PLLEN       :1;
                             7241 ; 68   |        int XTLEN       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7242 ; 69   |        int FLB         :1;
                             7243 ; 70   |        unsigned ADIV   :3;
                             7244 ; 71   |        int CKSRC       :1;
                             7245 ; 72   |        unsigned DDIV   :3;
                             7246 ; 73   |        unsigned PDIV   :5;
                             7247 ; 74   |        int PWDN        :1;
                             7248 ; 75   |        int ACKEN       :1;
                             7249 ; 76   |        int LOCK        :1;
                             7250 ; 77   |        unsigned ADIV1  :3;
                             7251 ; 78   |        unsigned DDIV_MSB:1;
                             7252 ; 79   |    } B;
                             7253 ; 80   |
                             7254 ; 81   |    int I;
                             7255 ; 82   |    unsigned int U;
                             7256 ; 83   |
                             7257 ; 84   |} ccr_type;
                             7258 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             7259 ; 86   |
                             7260 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             7261 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             7262 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             7263 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             7264 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             7265 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             7266 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             7267 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             7268 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             7269 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             7270 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             7271 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             7272 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             7273 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             7274 ; 101  |
                             7275 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             7276 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             7277 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             7278 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             7279 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             7280 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             7281 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             7282 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             7283 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             7284 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             7285 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             7286 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             7287 ; 114  |
                             7288 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             7289 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             7290 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             7291 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             7292 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             7293 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             7294 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             7295 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             7296 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             7297 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             7298 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             7299 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             7300 ; 127  |
                             7301 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             7302 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             7303 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7304 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             7305 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             7306 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             7307 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             7308 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             7309 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             7310 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             7311 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             7312 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             7313 ; 140  |
                             7314 ; 141  |typedef union               
                             7315 ; 142  |{
                             7316 ; 143  |    struct
                             7317 ; 144  |   {
                             7318 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             7319 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             7320 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             7321 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             7322 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             7323 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             7324 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             7325 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             7326 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             7327 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             7328 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             7329 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             7330 ; 157  |    } B;
                             7331 ; 158  |
                             7332 ; 159  |    int I;
                             7333 ; 160  |    unsigned int U;
                             7334 ; 161  |
                             7335 ; 162  |} rcr_type;
                             7336 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             7337 ; 164  |
                             7338 ; 165  |
                             7339 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7340 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             7341 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             7342 ; 169  |
                             7343 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             7344 ; 171  |
                             7345 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             7346 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             7347 ; 174  |typedef union               
                             7348 ; 175  |{
                             7349 ; 176  |    struct
                             7350 ; 177  |   {
                             7351 ; 178  |        int LOW;
                             7352 ; 179  |    } B;
                             7353 ; 180  |
                             7354 ; 181  |    int I;
                             7355 ; 182  |    unsigned int U;
                             7356 ; 183  |
                             7357 ; 184  |} dclkcntl_type;
                             7358 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             7359 ; 186  |
                             7360 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             7361 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             7362 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             7363 ; 190  |
                             7364 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             7365 ; 192  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7366 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             7367 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             7368 ; 195  |typedef union               
                             7369 ; 196  |{
                             7370 ; 197  |    struct
                             7371 ; 198  |   {
                             7372 ; 199  |        int HIGH;
                             7373 ; 200  |    } B;
                             7374 ; 201  |
                             7375 ; 202  |    int I;
                             7376 ; 203  |    unsigned int U;
                             7377 ; 204  |
                             7378 ; 205  |} dclkcntu_type;
                             7379 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             7380 ; 207  |
                             7381 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7382 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7383 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             7384 ; 211  |
                             7385 ; 212  |// Clock count register (lower)
                             7386 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             7387 ; 214  |// Clock count register (upper)
                             7388 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             7389 ; 216  |// Cycle steal count register
                             7390 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             7391 ; 218  |
                             7392 ; 219  |#endif
                             7393 ; 220  |
                             7394 ; 221  |
                             7395 
                             7397 
                             7398 ; 18   |#include "regscore.h"
                             7399 
                             7401 
                             7402 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             7403 ; 2    |#define __REGS_STATUS_INC 1
                             7404 ; 3    |
                             7405 ; 4    |
                             7406 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7407 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             7408 ; 7    |#define HW_OMR_MA_BITPOS 0
                             7409 ; 8    |#define HW_OMR_MB_BITPOS 1
                             7410 ; 9    |#define HW_OMR_DE_BITPOS 2
                             7411 ; 10   |#define HW_OMR_YE_BITPOS 3
                             7412 ; 11   |#define HW_OMR_MC_BITPOS 4
                             7413 ; 12   |#define HW_OMR_SD_BITPOS 6
                             7414 ; 13   |
                             7415 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             7416 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             7417 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             7418 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             7419 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             7420 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             7421 ; 20   |
                             7422 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             7423 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             7424 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             7425 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             7426 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7427 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             7428 ; 27   |
                             7429 ; 28   |
                             7430 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             7431 ; 30   |//  Status Register (HW_SR) Bit Positions
                             7432 ; 31   |#define HW_SR_C_BITPOS 0
                             7433 ; 32   |#define HW_SR_O_BITPOS 1
                             7434 ; 33   |#define HW_SR_Z_BITPOS 2
                             7435 ; 34   |#define HW_SR_N_BITPOS 3
                             7436 ; 35   |#define HW_SR_U_BITPOS 4
                             7437 ; 36   |#define HW_SR_E_BITPOS 5
                             7438 ; 37   |#define HW_SR_L_BITPOS 6
                             7439 ; 38   |#define HW_SR_IM_BITPOS 8
                             7440 ; 39   |#define HW_SR_IM0_BITPOS 8
                             7441 ; 40   |#define HW_SR_IM1_BITPOS 9
                             7442 ; 41   |#define HW_SR_SM_BITPOS 10
                             7443 ; 42   |#define HW_SR_SM0_BITPOS 10
                             7444 ; 43   |#define HW_SR_SM1_BITPOS 11
                             7445 ; 44   |#define HW_SR_TM_BITPOS 13
                             7446 ; 45   |#define HW_SR_DP_BITPOS 14
                             7447 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             7448 ; 47   |
                             7449 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             7450 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             7451 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             7452 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             7453 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             7454 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             7455 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             7456 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             7457 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             7458 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             7459 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             7460 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             7461 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             7462 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             7463 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             7464 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             7465 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             7466 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             7467 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             7468 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             7469 ; 68   |
                             7470 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             7471 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             7472 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             7473 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             7474 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             7475 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             7476 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             7477 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             7478 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             7479 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             7480 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             7481 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             7482 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             7483 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             7484 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             7485 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             7486 ; 85   |
                             7487 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             7488 ; 87   |//  RAM/ROM Config Register Bit Positions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7489 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             7490 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             7491 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             7492 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             7493 ; 92   |#endif
                             7494 ; 93   |
                             7495 ; 94   |
                             7496 
                             7498 
                             7499 ; 19   |#include "regscodec.h"
                             7500 
                             7502 
                             7503 ; 1    |#if !(defined(regscodecinc))
                             7504 ; 2    |#define regscodecinc 1
                             7505 ; 3    |
                             7506 ; 4    |
                             7507 ; 5    |
                             7508 ; 6    |#include "types.h"
                             7509 
                             7511 
                             7512 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7513 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7514 ; 3    |//
                             7515 ; 4    |// Filename: types.h
                             7516 ; 5    |// Description: Standard data types
                             7517 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7518 ; 7    |
                             7519 ; 8    |#ifndef _TYPES_H
                             7520 ; 9    |#define _TYPES_H
                             7521 ; 10   |
                             7522 ; 11   |// TODO:  move this outta here!
                             7523 ; 12   |#if !defined(NOERROR)
                             7524 ; 13   |#define NOERROR 0
                             7525 ; 14   |#define SUCCESS 0
                             7526 ; 15   |#endif 
                             7527 ; 16   |#if !defined(SUCCESS)
                             7528 ; 17   |#define SUCCESS  0
                             7529 ; 18   |#endif
                             7530 ; 19   |#if !defined(ERROR)
                             7531 ; 20   |#define ERROR   -1
                             7532 ; 21   |#endif
                             7533 ; 22   |#if !defined(FALSE)
                             7534 ; 23   |#define FALSE 0
                             7535 ; 24   |#endif
                             7536 ; 25   |#if !defined(TRUE)
                             7537 ; 26   |#define TRUE  1
                             7538 ; 27   |#endif
                             7539 ; 28   |
                             7540 ; 29   |#if !defined(NULL)
                             7541 ; 30   |#define NULL 0
                             7542 ; 31   |#endif
                             7543 ; 32   |
                             7544 ; 33   |#define MAX_INT     0x7FFFFF
                             7545 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7546 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7547 ; 36   |#define MAX_ULONG   (-1) 
                             7548 ; 37   |
                             7549 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7550 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7551 ; 40   |
                             7552 ; 41   |
                             7553 ; 42   |#define BYTE    unsigned char       // btVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7554 ; 43   |#define CHAR    signed char         // cVarName
                             7555 ; 44   |#define USHORT  unsigned short      // usVarName
                             7556 ; 45   |#define SHORT   unsigned short      // sVarName
                             7557 ; 46   |#define WORD    unsigned int        // wVarName
                             7558 ; 47   |#define INT     signed int          // iVarName
                             7559 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7560 ; 49   |#define LONG    signed long         // lVarName
                             7561 ; 50   |#define BOOL    unsigned int        // bVarName
                             7562 ; 51   |#define FRACT   _fract              // frVarName
                             7563 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7564 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7565 ; 54   |#define FLOAT   float               // fVarName
                             7566 ; 55   |#define DBL     double              // dVarName
                             7567 ; 56   |#define ENUM    enum                // eVarName
                             7568 ; 57   |#define CMX     _complex            // cmxVarName
                             7569 ; 58   |typedef WORD UCS3;                   // 
                             7570 ; 59   |
                             7571 ; 60   |#define UINT16  unsigned short
                             7572 ; 61   |#define UINT8   unsigned char   
                             7573 ; 62   |#define UINT32  unsigned long
                             7574 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7575 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7576 ; 65   |#define WCHAR   UINT16
                             7577 ; 66   |
                             7578 ; 67   |//UINT128 is 16 bytes or 6 words
                             7579 ; 68   |typedef struct UINT128_3500 {   
                             7580 ; 69   |    int val[6];     
                             7581 ; 70   |} UINT128_3500;
                             7582 ; 71   |
                             7583 ; 72   |#define UINT128   UINT128_3500
                             7584 ; 73   |
                             7585 ; 74   |// Little endian word packed byte strings:   
                             7586 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7587 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7588 ; 77   |// Little endian word packed byte strings:   
                             7589 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7590 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7591 ; 80   |
                             7592 ; 81   |// Declare Memory Spaces To Use When Coding
                             7593 ; 82   |// A. Sector Buffers
                             7594 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7595 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7596 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7597 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7598 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7599 ; 88   |// B. Media DDI Memory
                             7600 ; 89   |#define MEDIA_DDI_MEM _Y
                             7601 ; 90   |
                             7602 ; 91   |
                             7603 ; 92   |
                             7604 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7605 ; 94   |// Examples of circular pointers:
                             7606 ; 95   |//    INT CIRC cpiVarName
                             7607 ; 96   |//    DWORD CIRC cpdwVarName
                             7608 ; 97   |
                             7609 ; 98   |#define RETCODE INT                 // rcVarName
                             7610 ; 99   |
                             7611 ; 100  |// generic bitfield structure
                             7612 ; 101  |struct Bitfield {
                             7613 ; 102  |    unsigned int B0  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7614 ; 103  |    unsigned int B1  :1;
                             7615 ; 104  |    unsigned int B2  :1;
                             7616 ; 105  |    unsigned int B3  :1;
                             7617 ; 106  |    unsigned int B4  :1;
                             7618 ; 107  |    unsigned int B5  :1;
                             7619 ; 108  |    unsigned int B6  :1;
                             7620 ; 109  |    unsigned int B7  :1;
                             7621 ; 110  |    unsigned int B8  :1;
                             7622 ; 111  |    unsigned int B9  :1;
                             7623 ; 112  |    unsigned int B10 :1;
                             7624 ; 113  |    unsigned int B11 :1;
                             7625 ; 114  |    unsigned int B12 :1;
                             7626 ; 115  |    unsigned int B13 :1;
                             7627 ; 116  |    unsigned int B14 :1;
                             7628 ; 117  |    unsigned int B15 :1;
                             7629 ; 118  |    unsigned int B16 :1;
                             7630 ; 119  |    unsigned int B17 :1;
                             7631 ; 120  |    unsigned int B18 :1;
                             7632 ; 121  |    unsigned int B19 :1;
                             7633 ; 122  |    unsigned int B20 :1;
                             7634 ; 123  |    unsigned int B21 :1;
                             7635 ; 124  |    unsigned int B22 :1;
                             7636 ; 125  |    unsigned int B23 :1;
                             7637 ; 126  |};
                             7638 ; 127  |
                             7639 ; 128  |union BitInt {
                             7640 ; 129  |        struct Bitfield B;
                             7641 ; 130  |        int        I;
                             7642 ; 131  |};
                             7643 ; 132  |
                             7644 ; 133  |#define MAX_MSG_LENGTH 10
                             7645 ; 134  |struct CMessage
                             7646 ; 135  |{
                             7647 ; 136  |        unsigned int m_uLength;
                             7648 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7649 ; 138  |};
                             7650 ; 139  |
                             7651 ; 140  |typedef struct {
                             7652 ; 141  |    WORD m_wLength;
                             7653 ; 142  |    WORD m_wMessage;
                             7654 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7655 ; 144  |} Message;
                             7656 ; 145  |
                             7657 ; 146  |struct MessageQueueDescriptor
                             7658 ; 147  |{
                             7659 ; 148  |        int *m_pBase;
                             7660 ; 149  |        int m_iModulo;
                             7661 ; 150  |        int m_iSize;
                             7662 ; 151  |        int *m_pHead;
                             7663 ; 152  |        int *m_pTail;
                             7664 ; 153  |};
                             7665 ; 154  |
                             7666 ; 155  |struct ModuleEntry
                             7667 ; 156  |{
                             7668 ; 157  |    int m_iSignaledEventMask;
                             7669 ; 158  |    int m_iWaitEventMask;
                             7670 ; 159  |    int m_iResourceOfCode;
                             7671 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7672 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7673 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7674 ; 163  |    int m_uTimeOutHigh;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7675 ; 164  |    int m_uTimeOutLow;
                             7676 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7677 ; 166  |};
                             7678 ; 167  |
                             7679 ; 168  |union WaitMask{
                             7680 ; 169  |    struct B{
                             7681 ; 170  |        unsigned int m_bNone     :1;
                             7682 ; 171  |        unsigned int m_bMessage  :1;
                             7683 ; 172  |        unsigned int m_bTimer    :1;
                             7684 ; 173  |        unsigned int m_bButton   :1;
                             7685 ; 174  |    } B;
                             7686 ; 175  |    int I;
                             7687 ; 176  |} ;
                             7688 ; 177  |
                             7689 ; 178  |
                             7690 ; 179  |struct Button {
                             7691 ; 180  |        WORD wButtonEvent;
                             7692 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7693 ; 182  |};
                             7694 ; 183  |
                             7695 ; 184  |struct Message {
                             7696 ; 185  |        WORD wMsgLength;
                             7697 ; 186  |        WORD wMsgCommand;
                             7698 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7699 ; 188  |};
                             7700 ; 189  |
                             7701 ; 190  |union EventTypes {
                             7702 ; 191  |        struct CMessage msg;
                             7703 ; 192  |        struct Button Button ;
                             7704 ; 193  |        struct Message Message;
                             7705 ; 194  |};
                             7706 ; 195  |
                             7707 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7708 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7709 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7710 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7711 ; 200  |
                             7712 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7713 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7714 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7715 ; 204  |
                             7716 ; 205  |#if DEBUG
                             7717 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7718 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7719 ; 208  |#else 
                             7720 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7721 ; 210  |#define DebugBuildAssert(x)    
                             7722 ; 211  |#endif
                             7723 ; 212  |
                             7724 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7725 ; 214  |//  #pragma asm
                             7726 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7727 ; 216  |//  #pragma endasm
                             7728 ; 217  |
                             7729 ; 218  |
                             7730 ; 219  |#ifdef COLOR_262K
                             7731 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7732 ; 221  |#elif defined(COLOR_65K)
                             7733 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7734 ; 223  |#else
                             7735 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7736 ; 225  |#endif
                             7737 ; 226  |    
                             7738 ; 227  |#endif // #ifndef _TYPES_H
                             7739 
                             7741 
                             7742 ; 7    |
                             7743 ; 8    |
                             7744 ; 9    |
                             7745 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7746 ; 11   |
                             7747 ; 12   |//   SYSTEM STMP Registers 
                             7748 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             7749 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7750 ; 15   |
                             7751 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             7752 ; 17   |
                             7753 ; 18   |
                             7754 ; 19   |
                             7755 ; 20   |
                             7756 ; 21   |
                             7757 ; 22   |
                             7758 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             7759 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             7760 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             7761 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             7762 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             7763 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             7764 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             7765 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             7766 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             7767 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             7768 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             7769 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             7770 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             7771 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             7772 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             7773 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             7774 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             7775 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             7776 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             7777 ; 42   |
                             7778 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             7779 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             7780 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             7781 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             7782 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             7783 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             7784 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             7785 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             7786 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             7787 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             7788 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             7789 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             7790 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             7791 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             7792 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             7793 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             7794 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             7795 ; 60   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7796 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             7797 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             7798 ; 63   |
                             7799 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7800 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7801 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7802 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7803 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7804 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7805 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7806 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7807 ; 72   |
                             7808 ; 73   |#if defined(CAPLESS_HP)
                             7809 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             7810 ; 75   |#else 
                             7811 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             7812 ; 77   |#endif
                             7813 ; 78   |
                             7814 ; 79   |// Headphone control register
                             7815 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             7816 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             7817 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             7818 ; 83   |typedef union               
                             7819 ; 84   |{
                             7820 ; 85   |    struct {
                             7821 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             7822 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             7823 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             7824 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             7825 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             7826 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             7827 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             7828 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             7829 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             7830 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             7831 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             7832 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             7833 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             7834 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             7835 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             7836 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             7837 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             7838 ; 103  |    } B;
                             7839 ; 104  |    int I;
                             7840 ; 105  |    unsigned int U;
                             7841 ; 106  |} hpctrl_type;
                             7842 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             7843 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             7844 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             7845 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             7846 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             7847 ; 112  |
                             7848 ; 113  |
                             7849 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             7850 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             7851 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             7852 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             7853 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             7854 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             7855 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             7856 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             7857 ; 122  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7858 ; 123  |
                             7859 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             7860 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             7861 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             7862 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             7863 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             7864 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             7865 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             7866 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             7867 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             7868 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             7869 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             7870 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             7871 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             7872 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             7873 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             7874 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             7875 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             7876 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             7877 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             7878 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             7879 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             7880 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             7881 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             7882 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             7883 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             7884 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             7885 ; 150  |
                             7886 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             7887 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             7888 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             7889 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             7890 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             7891 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             7892 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             7893 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             7894 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             7895 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             7896 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             7897 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             7898 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             7899 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             7900 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             7901 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             7902 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             7903 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             7904 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             7905 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             7906 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             7907 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             7908 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             7909 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             7910 ; 175  |
                             7911 ; 176  |
                             7912 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             7913 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             7914 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             7915 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             7916 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             7917 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             7918 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             7919 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7920 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             7921 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             7922 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             7923 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             7924 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             7925 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             7926 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             7927 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             7928 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             7929 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             7930 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             7931 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             7932 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             7933 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             7934 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             7935 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             7936 ; 201  |
                             7937 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             7938 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             7939 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             7940 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             7941 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             7942 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             7943 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             7944 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             7945 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             7946 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             7947 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             7948 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             7949 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             7950 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             7951 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             7952 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             7953 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             7954 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             7955 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             7956 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             7957 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             7958 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             7959 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             7960 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             7961 ; 226  |
                             7962 ; 227  |typedef union               
                             7963 ; 228  |{
                             7964 ; 229  |    struct {
                             7965 ; 230  |        int INV_USB_CLK            : 1;
                             7966 ; 231  |        int USB_DFF_BYPASS         : 1;
                             7967 ; 232  |        int HOLD_GND               : 1;
                             7968 ; 233  |        int ACKI                   : 1;
                             7969 ; 234  |        int ASD2X                  : 1;
                             7970 ; 235  |        int PCPCU                  : 1;
                             7971 ; 236  |        int PCPCD                  : 1;
                             7972 ; 237  |        int DCKI                   : 1;
                             7973 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             7974 ; 239  |        int PSRN                   : 1;
                             7975 ; 240  |        int FX2                    : 1;
                             7976 ; 241  |        int VCOS                   : 1;
                             7977 ; 242  |        int XBCO                   : 1;
                             7978 ; 243  |        int XBGC                   : 1;
                             7979 ; 244  |        int ADTHD                  : 1;
                             7980 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             7981 ; 246  |        int PWDADC                 : 1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7982 ; 247  |        int MICBIAS1               : 1;
                             7983 ; 248  |        int EZD                    : 1;
                             7984 ; 249  |        int DZCDA                  : 1;
                             7985 ; 250  |        int DZCFM                  : 1;
                             7986 ; 251  |        int DZCLI                  : 1;
                             7987 ; 252  |        int DZCMI                  : 1;
                             7988 ; 253  |        int DZCMA                  : 1;
                             7989 ; 254  |    } B;
                             7990 ; 255  |    int I;
                             7991 ; 256  |    unsigned int U;
                             7992 ; 257  |} mix_tbr_type;
                             7993 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             7994 ; 259  |
                             7995 ; 260  |
                             7996 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             7997 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             7998 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             7999 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8000 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8001 ; 266  |
                             8002 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8003 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8004 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8005 ; 270  |
                             8006 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8007 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             8008 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8009 ; 274  |
                             8010 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8011 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8012 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8013 ; 278  |
                             8014 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8015 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8016 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8017 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8018 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8019 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8020 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8021 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8022 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8023 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8024 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8025 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8026 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8027 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8028 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8029 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8030 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8031 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8032 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8033 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8034 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8035 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8036 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8037 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8038 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8039 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8040 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8041 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8042 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8043 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8044 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8045 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8046 ; 311  |
                             8047 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8048 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8049 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8050 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8051 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8052 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8053 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8054 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8055 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8056 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8057 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8058 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             8059 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8060 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8061 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8062 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8063 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8064 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8065 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8066 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8067 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8068 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8069 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             8070 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8071 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8072 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8073 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8074 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8075 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8076 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8077 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8078 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8079 ; 344  |
                             8080 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8081 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8082 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8083 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8084 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8085 ; 350  |
                             8086 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8087 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             8088 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             8089 ; 354  |
                             8090 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             8091 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             8092 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             8093 ; 358  |
                             8094 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             8095 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             8096 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             8097 ; 362  |
                             8098 ; 363  |
                             8099 ; 364  |typedef union               
                             8100 ; 365  |{
                             8101 ; 366  |    struct
                             8102 ; 367  |    {
                             8103 ; 368  |        unsigned MR :5;
                             8104 ; 369  |        int         :3;
                             8105 ; 370  |        unsigned ML :5;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8106 ; 371  |        int         :2;
                             8107 ; 372  |        int MUTE    :1;
                             8108 ; 373  |    } B;
                             8109 ; 374  |    int I;
                             8110 ; 375  |    unsigned int U;
                             8111 ; 376  |} mix_mastervr_type;
                             8112 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             8113 ; 378  |
                             8114 ; 379  |
                             8115 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             8116 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             8117 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             8118 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             8119 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             8120 ; 385  |
                             8121 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             8122 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             8123 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             8124 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             8125 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             8126 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             8127 ; 392  |
                             8128 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             8129 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             8130 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             8131 ; 396  |
                             8132 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             8133 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             8134 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             8135 ; 400  |
                             8136 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             8137 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             8138 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             8139 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             8140 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             8141 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             8142 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             8143 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             8144 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             8145 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             8146 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             8147 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             8148 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             8149 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             8150 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             8151 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             8152 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             8153 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             8154 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             8155 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             8156 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             8157 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             8158 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             8159 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             8160 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             8161 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             8162 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             8163 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             8164 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             8165 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             8166 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             8167 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8168 ; 433  |
                             8169 ; 434  |typedef union               
                             8170 ; 435  |{
                             8171 ; 436  |    struct {
                             8172 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             8173 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             8174 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             8175 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             8176 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             8177 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             8178 ; 443  |    } B;
                             8179 ; 444  |    int I;
                             8180 ; 445  |    unsigned int U;
                             8181 ; 446  |} mix_micinvr_type;
                             8182 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             8183 ; 448  |
                             8184 ; 449  |
                             8185 ; 450  |
                             8186 ; 451  |
                             8187 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             8188 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             8189 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             8190 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             8191 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             8192 ; 457  |
                             8193 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             8194 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             8195 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             8196 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             8197 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             8198 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             8199 ; 464  |
                             8200 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             8201 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             8202 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             8203 ; 468  |
                             8204 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             8205 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             8206 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             8207 ; 472  |
                             8208 ; 473  |typedef union               
                             8209 ; 474  |{
                             8210 ; 475  |    struct {
                             8211 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             8212 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             8213 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             8214 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             8215 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             8216 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             8217 ; 482  |    } B;
                             8218 ; 483  |    int I;
                             8219 ; 484  |    unsigned int U;
                             8220 ; 485  |} mix_line1invr_type;
                             8221 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             8222 ; 487  |
                             8223 ; 488  |
                             8224 ; 489  |
                             8225 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             8226 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             8227 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             8228 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             8229 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8230 ; 495  |
                             8231 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             8232 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             8233 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             8234 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             8235 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             8236 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             8237 ; 502  |
                             8238 ; 503  |
                             8239 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             8240 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             8241 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             8242 ; 507  |
                             8243 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             8244 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             8245 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             8246 ; 511  |
                             8247 ; 512  |typedef union               
                             8248 ; 513  |{
                             8249 ; 514  |    struct {
                             8250 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             8251 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             8252 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             8253 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             8254 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             8255 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             8256 ; 521  |    } B;
                             8257 ; 522  |    int I;
                             8258 ; 523  |    unsigned int U;
                             8259 ; 524  |} mix_line2invr_type;
                             8260 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             8261 ; 526  |
                             8262 ; 527  |
                             8263 ; 528  |
                             8264 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             8265 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             8266 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             8267 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             8268 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             8269 ; 534  |
                             8270 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             8271 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             8272 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             8273 ; 538  |
                             8274 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             8275 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             8276 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             8277 ; 542  |
                             8278 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             8279 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             8280 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             8281 ; 546  |
                             8282 ; 547  |typedef union               
                             8283 ; 548  |{
                             8284 ; 549  |    struct {
                             8285 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             8286 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             8287 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             8288 ; 553  |    } B;
                             8289 ; 554  |    int I;
                             8290 ; 555  |    unsigned int U;
                             8291 ; 556  |} mix_dacinvr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8292 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             8293 ; 558  |
                             8294 ; 559  |
                             8295 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             8296 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             8297 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             8298 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             8299 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             8300 ; 565  |
                             8301 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             8302 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             8303 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             8304 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             8305 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             8306 ; 571  |
                             8307 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             8308 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             8309 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             8310 ; 575  |
                             8311 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             8312 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             8313 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             8314 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             8315 ; 580  |
                             8316 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             8317 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             8318 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             8319 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             8320 ; 585  |
                             8321 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             8322 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             8323 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             8324 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             8325 ; 590  |
                             8326 ; 591  |typedef union               
                             8327 ; 592  |{
                             8328 ; 593  |    struct {
                             8329 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             8330 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             8331 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             8332 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             8333 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             8334 ; 599  |    } B;
                             8335 ; 600  |    int I;
                             8336 ; 601  |    unsigned int U;
                             8337 ; 602  |} mix_recselr_type;
                             8338 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             8339 ; 604  |
                             8340 ; 605  |
                             8341 ; 606  |
                             8342 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             8343 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             8344 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             8345 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             8346 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             8347 ; 612  |
                             8348 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             8349 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             8350 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             8351 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             8352 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8353 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             8354 ; 619  |
                             8355 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             8356 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             8357 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             8358 ; 623  |
                             8359 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             8360 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             8361 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             8362 ; 627  |
                             8363 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             8364 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             8365 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             8366 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             8367 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             8368 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             8369 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             8370 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             8371 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             8372 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             8373 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             8374 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             8375 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             8376 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             8377 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             8378 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             8379 ; 644  |
                             8380 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             8381 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             8382 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             8383 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             8384 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             8385 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             8386 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             8387 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             8388 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             8389 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             8390 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             8391 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             8392 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             8393 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             8394 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             8395 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             8396 ; 661  |
                             8397 ; 662  |typedef union               
                             8398 ; 663  |{
                             8399 ; 664  |    struct {
                             8400 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             8401 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             8402 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             8403 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             8404 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             8405 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             8406 ; 671  |    } B;
                             8407 ; 672  |    int I;
                             8408 ; 673  |    unsigned int U;
                             8409 ; 674  |} mix_adcgainr_type;
                             8410 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             8411 ; 676  |
                             8412 ; 677  |
                             8413 ; 678  |
                             8414 ; 679  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8415 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             8416 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             8417 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             8418 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             8419 ; 684  |
                             8420 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             8421 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             8422 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             8423 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             8424 ; 689  |
                             8425 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             8426 ; 691  |
                             8427 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             8428 ; 693  |
                             8429 ; 694  |typedef union               
                             8430 ; 695  |{
                             8431 ; 696  |    struct {
                             8432 ; 697  |                int                     : 9;
                             8433 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             8434 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             8435 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             8436 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             8437 ; 702  |    } B;
                             8438 ; 703  |    int I;
                             8439 ; 704  |    unsigned int U;
                             8440 ; 705  |} mix_pwrdnr_type;
                             8441 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             8442 ; 707  |
                             8443 ; 708  |
                             8444 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             8445 ; 710  |
                             8446 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             8447 ; 712  |
                             8448 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             8449 ; 714  |
                             8450 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             8451 ; 716  |
                             8452 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             8453 ; 718  |
                             8454 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             8455 ; 720  |
                             8456 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             8457 ; 722  |
                             8458 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             8459 ; 724  |
                             8460 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             8461 ; 726  |
                             8462 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             8463 ; 728  |
                             8464 ; 729  |
                             8465 ; 730  |
                             8466 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             8467 ; 732  |
                             8468 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             8469 ; 734  |
                             8470 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             8471 ; 736  |
                             8472 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             8473 ; 738  |
                             8474 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             8475 ; 740  |
                             8476 ; 741  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8477 ; 742  |
                             8478 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             8479 ; 744  |
                             8480 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             8481 ; 746  |
                             8482 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             8483 ; 748  |
                             8484 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             8485 ; 750  |
                             8486 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             8487 ; 752  |
                             8488 ; 753  |
                             8489 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             8490 ; 755  |
                             8491 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             8492 ; 757  |
                             8493 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             8494 ; 759  |
                             8495 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             8496 ; 761  |
                             8497 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             8498 ; 763  |
                             8499 ; 764  |
                             8500 ; 765  |typedef union               
                             8501 ; 766  |{
                             8502 ; 767  |    struct {
                             8503 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             8504 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             8505 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             8506 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             8507 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             8508 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             8509 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             8510 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             8511 ; 776  |    } B;
                             8512 ; 777  |    int I;
                             8513 ; 778  |    unsigned int U;
                             8514 ; 779  |} mix_test_type;
                             8515 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             8516 ; 781  |
                             8517 ; 782  |
                             8518 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             8519 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             8520 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             8521 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             8522 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             8523 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             8524 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             8525 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             8526 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             8527 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             8528 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             8529 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             8530 ; 795  |
                             8531 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8532 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             8533 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             8534 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             8535 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             8536 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             8537 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             8538 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             8539 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             8540 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             8541 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             8542 ; 807  |
                             8543 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             8544 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             8545 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             8546 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             8547 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             8548 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             8549 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             8550 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             8551 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             8552 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             8553 ; 818  |
                             8554 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             8555 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             8556 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             8557 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             8558 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             8559 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             8560 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             8561 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             8562 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             8563 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             8564 ; 829  |
                             8565 ; 830  |typedef union               
                             8566 ; 831  |{
                             8567 ; 832  |    struct {
                             8568 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             8569 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             8570 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             8571 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             8572 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             8573 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             8574 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             8575 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             8576 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             8577 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             8578 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             8579 ; 844  |    } B;
                             8580 ; 845  |    int I;
                             8581 ; 846  |    unsigned int U;
                             8582 ; 847  |} ref_ctrl_type;
                             8583 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8584 ; 849  |
                             8585 ; 850  |
                             8586 ; 851  |
                             8587 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             8588 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             8589 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             8590 ; 855  |//////  DAC Registers
                             8591 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             8592 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             8593 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             8594 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             8595 ; 860  |
                             8596 ; 861  |
                             8597 ; 862  |
                             8598 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             8599 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             8600 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             8601 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             8602 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             8603 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             8604 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             8605 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             8606 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             8607 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             8608 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             8609 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             8610 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             8611 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             8612 ; 877  |
                             8613 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             8614 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             8615 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             8616 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             8617 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             8618 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             8619 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             8620 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             8621 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             8622 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             8623 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             8624 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             8625 ; 890  |
                             8626 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             8627 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             8628 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             8629 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             8630 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             8631 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             8632 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             8633 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             8634 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             8635 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             8636 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             8637 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             8638 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             8639 ; 904  |
                             8640 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             8641 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             8642 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             8643 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             8644 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             8645 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8646 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             8647 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             8648 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             8649 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             8650 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             8651 ; 916  |
                             8652 ; 917  |
                             8653 ; 918  |typedef union               
                             8654 ; 919  |{
                             8655 ; 920  |    struct {
                             8656 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             8657 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             8658 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             8659 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             8660 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             8661 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             8662 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             8663 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             8664 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             8665 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             8666 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             8667 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             8668 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             8669 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             8670 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             8671 ; 936  |    } B;
                             8672 ; 937  |    int I;
                             8673 ; 938  |    unsigned int U;
                             8674 ; 939  |} dac_csr_type;
                             8675 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             8676 ; 941  |
                             8677 ; 942  |
                             8678 ; 943  |
                             8679 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             8680 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             8681 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             8682 ; 947  |
                             8683 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             8684 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             8685 ; 950  |
                             8686 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             8687 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             8688 ; 953  |
                             8689 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             8690 ; 955  |
                             8691 ; 956  |typedef union               
                             8692 ; 957  |{
                             8693 ; 958  |    struct {
                             8694 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             8695 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             8696 ; 961  |    } B;
                             8697 ; 962  |    int I;
                             8698 ; 963  |    unsigned int U;
                             8699 ; 964  |} dac_srr_type;
                             8700 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             8701 ; 966  |
                             8702 ; 967  |
                             8703 ; 968  |
                             8704 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             8705 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             8706 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             8707 ; 972  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8708 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             8709 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             8710 ; 975  |
                             8711 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             8712 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             8713 ; 978  |
                             8714 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             8715 ; 980  |
                             8716 ; 981  |typedef union               
                             8717 ; 982  |{
                             8718 ; 983  |    struct {
                             8719 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             8720 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             8721 ; 986  |    } B;
                             8722 ; 987  |    int I;
                             8723 ; 988  |    unsigned int U;
                             8724 ; 989  |} dac_wcr_type;
                             8725 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             8726 ; 991  |
                             8727 ; 992  |
                             8728 ; 993  |
                             8729 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             8730 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             8731 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             8732 ; 997  |
                             8733 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             8734 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             8735 ; 1000 |
                             8736 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             8737 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             8738 ; 1003 |
                             8739 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             8740 ; 1005 |
                             8741 ; 1006 |typedef union               
                             8742 ; 1007 |{
                             8743 ; 1008 |    struct {
                             8744 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             8745 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             8746 ; 1011 |    } B;
                             8747 ; 1012 |    int I;
                             8748 ; 1013 |    unsigned int U;
                             8749 ; 1014 |} dac_cpr_type;
                             8750 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             8751 ; 1016 |
                             8752 ; 1017 |
                             8753 ; 1018 |
                             8754 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             8755 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             8756 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             8757 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             8758 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             8759 ; 1024 |
                             8760 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             8761 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             8762 ; 1027 |
                             8763 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             8764 ; 1029 |
                             8765 ; 1030 |typedef union               
                             8766 ; 1031 |{
                             8767 ; 1032 |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8768 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             8769 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             8770 ; 1035 |    } B;
                             8771 ; 1036 |    int I;
                             8772 ; 1037 |    unsigned int U;
                             8773 ; 1038 |} dac_mr_type;
                             8774 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             8775 ; 1040 |
                             8776 ; 1041 |
                             8777 ; 1042 |
                             8778 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             8779 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             8780 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             8781 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             8782 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             8783 ; 1048 |
                             8784 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             8785 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             8786 ; 1051 |
                             8787 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             8788 ; 1053 |
                             8789 ; 1054 |typedef union               
                             8790 ; 1055 |{
                             8791 ; 1056 |    struct {
                             8792 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             8793 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             8794 ; 1059 |    } B;
                             8795 ; 1060 |    int I;
                             8796 ; 1061 |    unsigned int U;
                             8797 ; 1062 |} dac_bar_type;
                             8798 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             8799 ; 1064 |
                             8800 ; 1065 |
                             8801 ; 1066 |
                             8802 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             8803 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             8804 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             8805 ; 1070 |
                             8806 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             8807 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             8808 ; 1073 |
                             8809 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             8810 ; 1075 |
                             8811 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             8812 ; 1077 |
                             8813 ; 1078 |typedef union               
                             8814 ; 1079 |{
                             8815 ; 1080 |    struct {
                             8816 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             8817 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             8818 ; 1083 |    } B;
                             8819 ; 1084 |    int I;
                             8820 ; 1085 |    unsigned int U;
                             8821 ; 1086 |} dac_icr_type;
                             8822 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             8823 ; 1088 |
                             8824 ; 1089 |
                             8825 ; 1090 |
                             8826 ; 1091 |
                             8827 ; 1092 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8828 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             8829 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             8830 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             8831 ; 1096 |//////  ADC Registers
                             8832 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             8833 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             8834 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             8835 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             8836 ; 1101 |
                             8837 ; 1102 |
                             8838 ; 1103 |
                             8839 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             8840 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             8841 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             8842 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             8843 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             8844 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             8845 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             8846 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             8847 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             8848 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             8849 ; 1114 |
                             8850 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             8851 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             8852 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             8853 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             8854 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             8855 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             8856 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             8857 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             8858 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             8859 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             8860 ; 1125 |
                             8861 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             8862 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             8863 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             8864 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             8865 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             8866 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             8867 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             8868 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             8869 ; 1134 |
                             8870 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             8871 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             8872 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             8873 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             8874 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             8875 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             8876 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             8877 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             8878 ; 1143 |
                             8879 ; 1144 |typedef union               
                             8880 ; 1145 |{
                             8881 ; 1146 |    struct {
                             8882 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             8883 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             8884 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             8885 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             8886 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             8887 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8888 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             8889 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             8890 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             8891 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             8892 ; 1157 |    } B;
                             8893 ; 1158 |    int I;
                             8894 ; 1159 |    unsigned int U;
                             8895 ; 1160 |} adc_csr_type;
                             8896 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             8897 ; 1162 |
                             8898 ; 1163 |
                             8899 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             8900 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             8901 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             8902 ; 1167 |
                             8903 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             8904 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             8905 ; 1170 |
                             8906 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             8907 ; 1172 |
                             8908 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             8909 ; 1174 |
                             8910 ; 1175 |typedef union               
                             8911 ; 1176 |{
                             8912 ; 1177 |    struct {
                             8913 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             8914 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             8915 ; 1180 |    } B;
                             8916 ; 1181 |    int I;
                             8917 ; 1182 |    unsigned int U;
                             8918 ; 1183 |} adc_wcr_type;
                             8919 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             8920 ; 1185 |
                             8921 ; 1186 |
                             8922 ; 1187 |
                             8923 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             8924 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             8925 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             8926 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             8927 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             8928 ; 1193 |
                             8929 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             8930 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             8931 ; 1196 |
                             8932 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             8933 ; 1198 |
                             8934 ; 1199 |typedef union               
                             8935 ; 1200 |{
                             8936 ; 1201 |    struct {
                             8937 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             8938 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             8939 ; 1204 |    } B;
                             8940 ; 1205 |    int I;
                             8941 ; 1206 |    unsigned int U;
                             8942 ; 1207 |} adc_bar_type;
                             8943 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             8944 ; 1209 |
                             8945 ; 1210 |
                             8946 ; 1211 |
                             8947 ; 1212 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8948 ; 1213 |
                             8949 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             8950 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             8951 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             8952 ; 1217 |
                             8953 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             8954 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             8955 ; 1220 |
                             8956 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             8957 ; 1222 |
                             8958 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             8959 ; 1224 |
                             8960 ; 1225 |typedef union               
                             8961 ; 1226 |{
                             8962 ; 1227 |    struct {
                             8963 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             8964 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             8965 ; 1230 |    } B;
                             8966 ; 1231 |    int I;
                             8967 ; 1232 |    unsigned int U;
                             8968 ; 1233 |} adc_cpr_type;
                             8969 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             8970 ; 1235 |
                             8971 ; 1236 |
                             8972 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             8973 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             8974 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             8975 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             8976 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             8977 ; 1242 |
                             8978 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             8979 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             8980 ; 1245 |
                             8981 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             8982 ; 1247 |
                             8983 ; 1248 |typedef union               
                             8984 ; 1249 |{
                             8985 ; 1250 |    struct {
                             8986 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             8987 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             8988 ; 1253 |    } B;
                             8989 ; 1254 |    int I;
                             8990 ; 1255 |    unsigned int U;
                             8991 ; 1256 |} adc_mr_type;
                             8992 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             8993 ; 1258 |
                             8994 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             8995 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             8996 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             8997 ; 1262 |
                             8998 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             8999 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9000 ; 1265 |
                             9001 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9002 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9003 ; 1268 |
                             9004 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9005 ; 1270 |
                             9006 ; 1271 |typedef union               
                             9007 ; 1272 |{
                             9008 ; 1273 |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9009 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9010 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9011 ; 1276 |    } B;
                             9012 ; 1277 |    int I;
                             9013 ; 1278 |    unsigned int U;
                             9014 ; 1279 |} adc_srr_type;
                             9015 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9016 ; 1281 |
                             9017 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9018 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9019 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9020 ; 1285 |
                             9021 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9022 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9023 ; 1288 |
                             9024 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             9025 ; 1290 |
                             9026 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9027 ; 1292 |
                             9028 ; 1293 |typedef union               
                             9029 ; 1294 |{
                             9030 ; 1295 |    struct {
                             9031 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9032 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             9033 ; 1298 |    } B;
                             9034 ; 1299 |    int I;
                             9035 ; 1300 |    unsigned int U;
                             9036 ; 1301 |} adc_icr_type;
                             9037 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9038 ; 1303 |
                             9039 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             9040 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             9041 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9042 ; 1307 |
                             9043 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9044 ; 1309 |
                             9045 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9046 ; 1311 |
                             9047 ; 1312 |#endif
                             9048 ; 1313 |
                             9049 
                             9051 
                             9052 ; 20   |#include "regsdcdc.h"
                             9053 
                             9055 
                             9056 ; 1    |#if !(defined(regsdcdcinc))
                             9057 ; 2    |
                             9058 ; 3    |#define regssysteminc 1
                             9059 ; 4    |
                             9060 ; 5    |
                             9061 ; 6    |
                             9062 ; 7    |#include "types.h"
                             9063 
                             9065 
                             9066 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9067 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9068 ; 3    |//
                             9069 ; 4    |// Filename: types.h
                             9070 ; 5    |// Description: Standard data types
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9071 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9072 ; 7    |
                             9073 ; 8    |#ifndef _TYPES_H
                             9074 ; 9    |#define _TYPES_H
                             9075 ; 10   |
                             9076 ; 11   |// TODO:  move this outta here!
                             9077 ; 12   |#if !defined(NOERROR)
                             9078 ; 13   |#define NOERROR 0
                             9079 ; 14   |#define SUCCESS 0
                             9080 ; 15   |#endif 
                             9081 ; 16   |#if !defined(SUCCESS)
                             9082 ; 17   |#define SUCCESS  0
                             9083 ; 18   |#endif
                             9084 ; 19   |#if !defined(ERROR)
                             9085 ; 20   |#define ERROR   -1
                             9086 ; 21   |#endif
                             9087 ; 22   |#if !defined(FALSE)
                             9088 ; 23   |#define FALSE 0
                             9089 ; 24   |#endif
                             9090 ; 25   |#if !defined(TRUE)
                             9091 ; 26   |#define TRUE  1
                             9092 ; 27   |#endif
                             9093 ; 28   |
                             9094 ; 29   |#if !defined(NULL)
                             9095 ; 30   |#define NULL 0
                             9096 ; 31   |#endif
                             9097 ; 32   |
                             9098 ; 33   |#define MAX_INT     0x7FFFFF
                             9099 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9100 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9101 ; 36   |#define MAX_ULONG   (-1) 
                             9102 ; 37   |
                             9103 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9104 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9105 ; 40   |
                             9106 ; 41   |
                             9107 ; 42   |#define BYTE    unsigned char       // btVarName
                             9108 ; 43   |#define CHAR    signed char         // cVarName
                             9109 ; 44   |#define USHORT  unsigned short      // usVarName
                             9110 ; 45   |#define SHORT   unsigned short      // sVarName
                             9111 ; 46   |#define WORD    unsigned int        // wVarName
                             9112 ; 47   |#define INT     signed int          // iVarName
                             9113 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9114 ; 49   |#define LONG    signed long         // lVarName
                             9115 ; 50   |#define BOOL    unsigned int        // bVarName
                             9116 ; 51   |#define FRACT   _fract              // frVarName
                             9117 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9118 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9119 ; 54   |#define FLOAT   float               // fVarName
                             9120 ; 55   |#define DBL     double              // dVarName
                             9121 ; 56   |#define ENUM    enum                // eVarName
                             9122 ; 57   |#define CMX     _complex            // cmxVarName
                             9123 ; 58   |typedef WORD UCS3;                   // 
                             9124 ; 59   |
                             9125 ; 60   |#define UINT16  unsigned short
                             9126 ; 61   |#define UINT8   unsigned char   
                             9127 ; 62   |#define UINT32  unsigned long
                             9128 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9129 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9130 ; 65   |#define WCHAR   UINT16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9131 ; 66   |
                             9132 ; 67   |//UINT128 is 16 bytes or 6 words
                             9133 ; 68   |typedef struct UINT128_3500 {   
                             9134 ; 69   |    int val[6];     
                             9135 ; 70   |} UINT128_3500;
                             9136 ; 71   |
                             9137 ; 72   |#define UINT128   UINT128_3500
                             9138 ; 73   |
                             9139 ; 74   |// Little endian word packed byte strings:   
                             9140 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9141 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9142 ; 77   |// Little endian word packed byte strings:   
                             9143 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9144 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9145 ; 80   |
                             9146 ; 81   |// Declare Memory Spaces To Use When Coding
                             9147 ; 82   |// A. Sector Buffers
                             9148 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9149 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9150 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9151 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9152 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9153 ; 88   |// B. Media DDI Memory
                             9154 ; 89   |#define MEDIA_DDI_MEM _Y
                             9155 ; 90   |
                             9156 ; 91   |
                             9157 ; 92   |
                             9158 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9159 ; 94   |// Examples of circular pointers:
                             9160 ; 95   |//    INT CIRC cpiVarName
                             9161 ; 96   |//    DWORD CIRC cpdwVarName
                             9162 ; 97   |
                             9163 ; 98   |#define RETCODE INT                 // rcVarName
                             9164 ; 99   |
                             9165 ; 100  |// generic bitfield structure
                             9166 ; 101  |struct Bitfield {
                             9167 ; 102  |    unsigned int B0  :1;
                             9168 ; 103  |    unsigned int B1  :1;
                             9169 ; 104  |    unsigned int B2  :1;
                             9170 ; 105  |    unsigned int B3  :1;
                             9171 ; 106  |    unsigned int B4  :1;
                             9172 ; 107  |    unsigned int B5  :1;
                             9173 ; 108  |    unsigned int B6  :1;
                             9174 ; 109  |    unsigned int B7  :1;
                             9175 ; 110  |    unsigned int B8  :1;
                             9176 ; 111  |    unsigned int B9  :1;
                             9177 ; 112  |    unsigned int B10 :1;
                             9178 ; 113  |    unsigned int B11 :1;
                             9179 ; 114  |    unsigned int B12 :1;
                             9180 ; 115  |    unsigned int B13 :1;
                             9181 ; 116  |    unsigned int B14 :1;
                             9182 ; 117  |    unsigned int B15 :1;
                             9183 ; 118  |    unsigned int B16 :1;
                             9184 ; 119  |    unsigned int B17 :1;
                             9185 ; 120  |    unsigned int B18 :1;
                             9186 ; 121  |    unsigned int B19 :1;
                             9187 ; 122  |    unsigned int B20 :1;
                             9188 ; 123  |    unsigned int B21 :1;
                             9189 ; 124  |    unsigned int B22 :1;
                             9190 ; 125  |    unsigned int B23 :1;
                             9191 ; 126  |};
                             9192 ; 127  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9193 ; 128  |union BitInt {
                             9194 ; 129  |        struct Bitfield B;
                             9195 ; 130  |        int        I;
                             9196 ; 131  |};
                             9197 ; 132  |
                             9198 ; 133  |#define MAX_MSG_LENGTH 10
                             9199 ; 134  |struct CMessage
                             9200 ; 135  |{
                             9201 ; 136  |        unsigned int m_uLength;
                             9202 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9203 ; 138  |};
                             9204 ; 139  |
                             9205 ; 140  |typedef struct {
                             9206 ; 141  |    WORD m_wLength;
                             9207 ; 142  |    WORD m_wMessage;
                             9208 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9209 ; 144  |} Message;
                             9210 ; 145  |
                             9211 ; 146  |struct MessageQueueDescriptor
                             9212 ; 147  |{
                             9213 ; 148  |        int *m_pBase;
                             9214 ; 149  |        int m_iModulo;
                             9215 ; 150  |        int m_iSize;
                             9216 ; 151  |        int *m_pHead;
                             9217 ; 152  |        int *m_pTail;
                             9218 ; 153  |};
                             9219 ; 154  |
                             9220 ; 155  |struct ModuleEntry
                             9221 ; 156  |{
                             9222 ; 157  |    int m_iSignaledEventMask;
                             9223 ; 158  |    int m_iWaitEventMask;
                             9224 ; 159  |    int m_iResourceOfCode;
                             9225 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9226 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9227 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9228 ; 163  |    int m_uTimeOutHigh;
                             9229 ; 164  |    int m_uTimeOutLow;
                             9230 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9231 ; 166  |};
                             9232 ; 167  |
                             9233 ; 168  |union WaitMask{
                             9234 ; 169  |    struct B{
                             9235 ; 170  |        unsigned int m_bNone     :1;
                             9236 ; 171  |        unsigned int m_bMessage  :1;
                             9237 ; 172  |        unsigned int m_bTimer    :1;
                             9238 ; 173  |        unsigned int m_bButton   :1;
                             9239 ; 174  |    } B;
                             9240 ; 175  |    int I;
                             9241 ; 176  |} ;
                             9242 ; 177  |
                             9243 ; 178  |
                             9244 ; 179  |struct Button {
                             9245 ; 180  |        WORD wButtonEvent;
                             9246 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9247 ; 182  |};
                             9248 ; 183  |
                             9249 ; 184  |struct Message {
                             9250 ; 185  |        WORD wMsgLength;
                             9251 ; 186  |        WORD wMsgCommand;
                             9252 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9253 ; 188  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9254 ; 189  |
                             9255 ; 190  |union EventTypes {
                             9256 ; 191  |        struct CMessage msg;
                             9257 ; 192  |        struct Button Button ;
                             9258 ; 193  |        struct Message Message;
                             9259 ; 194  |};
                             9260 ; 195  |
                             9261 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9262 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9263 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9264 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9265 ; 200  |
                             9266 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9267 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9268 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9269 ; 204  |
                             9270 ; 205  |#if DEBUG
                             9271 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9272 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9273 ; 208  |#else 
                             9274 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9275 ; 210  |#define DebugBuildAssert(x)    
                             9276 ; 211  |#endif
                             9277 ; 212  |
                             9278 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9279 ; 214  |//  #pragma asm
                             9280 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9281 ; 216  |//  #pragma endasm
                             9282 ; 217  |
                             9283 ; 218  |
                             9284 ; 219  |#ifdef COLOR_262K
                             9285 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9286 ; 221  |#elif defined(COLOR_65K)
                             9287 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9288 ; 223  |#else
                             9289 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9290 ; 225  |#endif
                             9291 ; 226  |    
                             9292 ; 227  |#endif // #ifndef _TYPES_H
                             9293 
                             9295 
                             9296 ; 8    |
                             9297 ; 9    |
                             9298 ; 10   |
                             9299 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9300 ; 12   |
                             9301 ; 13   |//   SYSTEM STMP Registers 
                             9302 ; 14   |//      Last Edited 2.19.2003 M. May
                             9303 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9304 ; 16   |
                             9305 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             9306 ; 18   |
                             9307 ; 19   |
                             9308 ; 20   |
                             9309 ; 21   |
                             9310 ; 22   |
                             9311 ; 23   |
                             9312 ; 24   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9313 ; 25   |
                             9314 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             9315 ; 27   |
                             9316 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             9317 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             9318 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             9319 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             9320 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             9321 ; 33   |
                             9322 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             9323 ; 35   |
                             9324 ; 36   |
                             9325 ; 37   |
                             9326 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             9327 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             9328 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             9329 ; 41   |
                             9330 ; 42   |
                             9331 ; 43   |
                             9332 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             9333 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             9334 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             9335 ; 47   |
                             9336 ; 48   |
                             9337 ; 49   |
                             9338 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             9339 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             9340 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             9341 ; 53   |
                             9342 ; 54   |
                             9343 ; 55   |
                             9344 ; 56   |
                             9345 ; 57   |
                             9346 ; 58   |typedef union               
                             9347 ; 59   |{
                             9348 ; 60   |    struct {
                             9349 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             9350 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             9351 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             9352 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             9353 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             9354 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             9355 ; 67   |    } B;
                             9356 ; 68   |    unsigned int I;
                             9357 ; 69   |} dcdc1_ctrl0_type;
                             9358 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             9359 ; 71   |
                             9360 ; 72   |
                             9361 ; 73   |
                             9362 ; 74   |
                             9363 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             9364 ; 76   |
                             9365 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             9366 ; 78   |
                             9367 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             9368 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             9369 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             9370 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9371 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             9372 ; 84   |
                             9373 ; 85   |
                             9374 ; 86   |
                             9375 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             9376 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             9377 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             9378 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             9379 ; 91   |
                             9380 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             9381 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             9382 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             9383 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             9384 ; 96   |
                             9385 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             9386 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             9387 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             9388 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             9389 ; 101  |
                             9390 ; 102  |
                             9391 ; 103  |typedef union               
                             9392 ; 104  |{
                             9393 ; 105  |    struct {
                             9394 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             9395 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             9396 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9397 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             9398 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9399 ; 111  |    } B;
                             9400 ; 112  |    unsigned int I;
                             9401 ; 113  |} dcdc1_ctrl1_type;
                             9402 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             9403 ; 115  |
                             9404 ; 116  |
                             9405 ; 117  |
                             9406 ; 118  |
                             9407 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             9408 ; 120  |
                             9409 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             9410 ; 122  |
                             9411 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             9412 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             9413 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             9414 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             9415 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             9416 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             9417 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             9418 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             9419 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             9420 ; 132  |
                             9421 ; 133  |
                             9422 ; 134  |
                             9423 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             9424 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             9425 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             9426 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             9427 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9428 ; 140  |
                             9429 ; 141  |
                             9430 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             9431 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             9432 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             9433 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             9434 ; 146  |
                             9435 ; 147  |
                             9436 ; 148  |
                             9437 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             9438 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             9439 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             9440 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             9441 ; 153  |
                             9442 ; 154  |
                             9443 ; 155  |typedef union               
                             9444 ; 156  |{
                             9445 ; 157  |    struct {
                             9446 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             9447 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             9448 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             9449 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             9450 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             9451 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             9452 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             9453 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             9454 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             9455 ; 167  |    } B;
                             9456 ; 168  |    unsigned int I;
                             9457 ; 169  |} dcdc_vddio_type;
                             9458 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             9459 ; 171  |
                             9460 ; 172  |
                             9461 ; 173  |
                             9462 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             9463 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             9464 ; 176  |
                             9465 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             9466 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             9467 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             9468 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             9469 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             9470 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             9471 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             9472 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             9473 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             9474 ; 186  |
                             9475 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             9476 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             9477 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             9478 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             9479 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9480 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             9481 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             9482 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             9483 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             9484 ; 196  |
                             9485 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             9486 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             9487 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             9488 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             9489 ; 201  |
                             9490 ; 202  |typedef union               
                             9491 ; 203  |{
                             9492 ; 204  |    struct {
                             9493 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             9494 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             9495 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             9496 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             9497 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             9498 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             9499 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             9500 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             9501 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             9502 ; 214  |    } B;
                             9503 ; 215  |   unsigned int I;
                             9504 ; 216  |        unsigned U;
                             9505 ; 217  |} dcdc_vddd_type;
                             9506 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             9507 ; 219  |
                             9508 ; 220  |
                             9509 ; 221  |
                             9510 ; 222  |
                             9511 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             9512 ; 224  |
                             9513 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             9514 ; 226  |
                             9515 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             9516 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             9517 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             9518 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             9519 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             9520 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             9521 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             9522 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             9523 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             9524 ; 236  |
                             9525 ; 237  |
                             9526 ; 238  |
                             9527 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             9528 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             9529 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             9530 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             9531 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             9532 ; 244  |
                             9533 ; 245  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9534 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             9535 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             9536 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             9537 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             9538 ; 250  |
                             9539 ; 251  |
                             9540 ; 252  |
                             9541 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             9542 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             9543 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             9544 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             9545 ; 257  |
                             9546 ; 258  |
                             9547 ; 259  |typedef union               
                             9548 ; 260  |{
                             9549 ; 261  |    struct {
                             9550 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             9551 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             9552 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             9553 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             9554 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             9555 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             9556 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             9557 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             9558 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             9559 ; 271  |    } B;
                             9560 ; 272  |    unsigned int I;
                             9561 ; 273  |} dcdc_vdda_type;
                             9562 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             9563 ; 275  |
                             9564 ; 276  |
                             9565 ; 277  |
                             9566 ; 278  |
                             9567 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             9568 ; 280  |
                             9569 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             9570 ; 282  |
                             9571 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             9572 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             9573 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             9574 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             9575 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             9576 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             9577 ; 289  |
                             9578 ; 290  |
                             9579 ; 291  |
                             9580 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             9581 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             9582 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             9583 ; 295  |
                             9584 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             9585 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9586 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             9587 ; 299  |
                             9588 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             9589 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             9590 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             9591 ; 303  |
                             9592 ; 304  |
                             9593 ; 305  |typedef union               
                             9594 ; 306  |{
                             9595 ; 307  |    struct {
                             9596 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             9597 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             9598 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             9599 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             9600 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             9601 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             9602 ; 314  |    } B;
                             9603 ; 315  |    unsigned int I;
                             9604 ; 316  |} dcdc2_ctrl0_type; 
                             9605 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             9606 ; 318  |
                             9607 ; 319  |
                             9608 ; 320  |
                             9609 ; 321  |
                             9610 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             9611 ; 323  |
                             9612 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             9613 ; 325  |
                             9614 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             9615 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             9616 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             9617 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             9618 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             9619 ; 331  |
                             9620 ; 332  |
                             9621 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             9622 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             9623 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             9624 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             9625 ; 337  |
                             9626 ; 338  |
                             9627 ; 339  |
                             9628 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             9629 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             9630 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             9631 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             9632 ; 344  |
                             9633 ; 345  |
                             9634 ; 346  |
                             9635 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             9636 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             9637 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             9638 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             9639 ; 351  |
                             9640 ; 352  |
                             9641 ; 353  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9642 ; 354  |{
                             9643 ; 355  |    struct {
                             9644 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             9645 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             9646 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             9647 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             9648 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             9649 ; 361  |    } B;
                             9650 ; 362  |    unsigned int I;
                             9651 ; 363  |} dcdc2_ctrl1_type;
                             9652 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             9653 ; 365  |
                             9654 ; 366  |
                             9655 ; 367  |
                             9656 ; 368  |
                             9657 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             9658 ; 370  |
                             9659 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             9660 ; 372  |
                             9661 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             9662 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             9663 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             9664 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             9665 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             9666 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             9667 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             9668 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             9669 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             9670 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             9671 ; 383  |
                             9672 ; 384  |
                             9673 ; 385  |
                             9674 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             9675 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             9676 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             9677 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             9678 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             9679 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             9680 ; 392  |
                             9681 ; 393  |
                             9682 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             9683 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             9684 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             9685 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             9686 ; 398  |
                             9687 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             9688 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             9689 ; 401  |
                             9690 ; 402  |
                             9691 ; 403  |
                             9692 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             9693 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             9694 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             9695 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             9696 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9697 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             9698 ; 410  |
                             9699 ; 411  |
                             9700 ; 412  |typedef union               
                             9701 ; 413  |{
                             9702 ; 414  |    struct {
                             9703 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             9704 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             9705 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             9706 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             9707 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             9708 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             9709 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             9710 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             9711 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             9712 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             9713 ; 425  |    } B;
                             9714 ; 426  |    unsigned int I;
                             9715 ; 427  |} speed_type;
                             9716 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             9717 ; 429  |
                             9718 ; 430  |
                             9719 ; 431  |
                             9720 ; 432  |
                             9721 ; 433  |
                             9722 ; 434  |
                             9723 ; 435  |
                             9724 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             9725 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             9726 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             9727 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             9728 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             9729 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             9730 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             9731 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             9732 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             9733 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             9734 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             9735 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             9736 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             9737 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             9738 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             9739 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             9740 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             9741 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             9742 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             9743 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             9744 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             9745 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             9746 ; 458  |
                             9747 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             9748 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             9749 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             9750 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             9751 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             9752 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             9753 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             9754 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             9755 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             9756 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             9757 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9758 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             9759 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             9760 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             9761 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             9762 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             9763 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             9764 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             9765 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             9766 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             9767 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             9768 ; 480  |
                             9769 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             9770 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             9771 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             9772 ; 484  |
                             9773 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             9774 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             9775 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             9776 ; 488  |
                             9777 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             9778 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             9779 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             9780 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             9781 ; 493  |
                             9782 ; 494  |typedef union               
                             9783 ; 495  |{
                             9784 ; 496  |    struct {
                             9785 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             9786 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             9787 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             9788 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             9789 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             9790 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             9791 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             9792 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             9793 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             9794 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             9795 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             9796 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             9797 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             9798 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             9799 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             9800 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             9801 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             9802 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             9803 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             9804 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             9805 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             9806 ; 518  |    } B;
                             9807 ; 519  |    unsigned int I;
                             9808 ; 520  |} usb_dcdctbr_type;
                             9809 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9810 ; 522  |
                             9811 ; 523  |
                             9812 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             9813 ; 525  |
                             9814 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             9815 ; 527  |
                             9816 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             9817 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             9818 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             9819 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             9820 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             9821 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             9822 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             9823 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             9824 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             9825 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             9826 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             9827 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             9828 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             9829 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             9830 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             9831 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             9832 ; 544  |
                             9833 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             9834 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             9835 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             9836 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             9837 ; 549  |
                             9838 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             9839 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             9840 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             9841 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             9842 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             9843 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             9844 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             9845 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             9846 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             9847 ; 559  |
                             9848 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             9849 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             9850 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             9851 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             9852 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             9853 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             9854 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             9855 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             9856 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             9857 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             9858 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             9859 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9860 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             9861 ; 573  |
                             9862 ; 574  |
                             9863 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             9864 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             9865 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             9866 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             9867 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             9868 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             9869 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             9870 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             9871 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             9872 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             9873 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             9874 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             9875 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             9876 ; 588  |
                             9877 ; 589  |typedef union               
                             9878 ; 590  |{
                             9879 ; 591  |    struct {
                             9880 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             9881 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             9882 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             9883 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             9884 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             9885 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             9886 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             9887 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             9888 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             9889 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             9890 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             9891 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             9892 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             9893 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             9894 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             9895 ; 607  |    } B;
                             9896 ; 608  |    unsigned int I;
                             9897 ; 609  |} usb_pwr_charge_type;
                             9898 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             9899 ; 611  |
                             9900 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             9901 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             9902 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             9903 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             9904 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             9905 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             9906 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             9907 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9908 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             9909 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             9910 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             9911 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             9912 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             9913 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             9914 ; 626  |
                             9915 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             9916 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             9917 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             9918 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             9919 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             9920 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             9921 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             9922 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             9923 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             9924 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             9925 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             9926 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             9927 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             9928 ; 640  |
                             9929 ; 641  |typedef union               
                             9930 ; 642  |{
                             9931 ; 643  |    struct {       
                             9932 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             9933 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             9934 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             9935 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             9936 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             9937 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             9938 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             9939 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             9940 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             9941 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             9942 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             9943 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             9944 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             9945 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             9946 ; 658  |    } B;
                             9947 ; 659  |    int I;
                             9948 ; 660  |} usb_dcdcpersist_type;
                             9949 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             9950 ; 662  |
                             9951 ; 663  |
                             9952 ; 664  |
                             9953 ; 665  |#endif
                             9954 ; 666  |
                             9955 ; 667  |
                             9956 ; 668  |
                             9957 
                             9959 
                             9960 ; 21   |#include "regsemc.h"
                             9961 
                             9963 
                             9964 ; 1    |#if !(defined(__REGS_EMC_INC))
                             9965 ; 2    |#define __REGS_EMC_INC 1
                             9966 ; 3    |
                             9967 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             9968 ; 5    |//   Module base addresses
                             9969 ; 6    |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9970 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             9971 ; 8    |
                             9972 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             9973 ; 10   |//  EMC Registers
                             9974 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             9975 ; 12   |
                             9976 ; 13   |
                             9977 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             9978 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             9979 ; 16   |
                             9980 ; 17   |typedef union               /*Flash Control Register*/
                             9981 ; 18   |{
                             9982 ; 19   |    struct
                             9983 ; 20   |    {
                             9984 ; 21   |    int KICK        :1;
                             9985 ; 22   |    int RW          :1;
                             9986 ; 23   |    int TCIE        :1;
                             9987 ; 24   |    int IRQP        :1;
                             9988 ; 25   |    unsigned MMD    :2;
                             9989 ; 26   |    unsigned NB     :11;
                             9990 ; 27   |    unsigned RSVD   :4;
                             9991 ; 28   |    int SRST        :1;
                             9992 ; 29   |    } B;
                             9993 ; 30   |    int I;
                             9994 ; 31   |} flcr_type;
                             9995 ; 32   |
                             9996 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             9997 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             9998 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             9999 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10000 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10001 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10002 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10003 ; 40   |
                            10004 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10005 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10006 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10007 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10008 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10009 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10010 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10011 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10012 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10013 ; 50   |
                            10014 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10015 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10016 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10017 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10018 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10019 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10020 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10021 ; 58   |
                            10022 ; 59   |
                            10023 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10024 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10025 ; 62   |
                            10026 ; 63   |typedef union           /* Flash Start Address Low*/
                            10027 ; 64   |{
                            10028 ; 65   |    struct
                            10029 ; 66   |    {
                            10030 ; 67   |    unsigned XA     : 24;
                            10031 ; 68   |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10032 ; 69   |    int I;
                            10033 ; 70   |} flsalr_type;
                            10034 ; 71   |
                            10035 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10036 ; 73   |
                            10037 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10038 ; 75   |
                            10039 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10040 ; 77   |
                            10041 ; 78   |
                            10042 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10043 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10044 ; 81   |
                            10045 ; 82   |typedef union           /* Flash Start Address High*/
                            10046 ; 83   |{
                            10047 ; 84   |    struct
                            10048 ; 85   |    {
                            10049 ; 86   |    unsigned XA     :8;
                            10050 ; 87   |    unsigned DA     :16;
                            10051 ; 88   |    } B;
                            10052 ; 89   |    int I;
                            10053 ; 90   |} flsahr_type;
                            10054 ; 91   |
                            10055 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            10056 ; 93   |
                            10057 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10058 ; 95   |
                            10059 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10060 ; 97   |
                            10061 ; 98   |
                            10062 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10063 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10064 ; 101  |
                            10065 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10066 ; 103  |{
                            10067 ; 104  |    struct
                            10068 ; 105  |    {
                            10069 ; 106  |        int WP          :1;
                            10070 ; 107  |        int CDP         :1;
                            10071 ; 108  |        unsigned SM     :2;
                            10072 ; 109  |        int XATTR       :1;
                            10073 ; 110  |        int CRST        :1;
                            10074 ; 111  |        int XWT         :1;
                            10075 ; 112  |        int RI          :1;
                            10076 ; 113  |        int IFCE        :1;
                            10077 ; 114  |        int ISCE        :1;
                            10078 ; 115  |        int INCE        :1;
                            10079 ; 116  |        int IFCS        :1;
                            10080 ; 117  |        int ISCS        :1;
                            10081 ; 118  |        int INCS        :1;
                            10082 ; 119  |        unsigned CFAI   :2;
                            10083 ; 120  |        int XDDI        :1;
                            10084 ; 121  |        unsigned CS     :2;
                            10085 ; 122  |        int CRE         :1;
                            10086 ; 123  |        unsigned VS     :2;
                            10087 ; 124  |        int DASP        :1;
                            10088 ; 125  |        int MODE16      :1; 
                            10089 ; 126  |    } B;
                            10090 ; 127  |    int I;
                            10091 ; 128  |} flcfcr_type;
                            10092 ; 129  |
                            10093 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10094 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            10095 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            10096 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            10097 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            10098 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            10099 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            10100 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            10101 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            10102 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            10103 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            10104 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            10105 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            10106 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            10107 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                            10108 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            10109 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            10110 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            10111 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            10112 ; 149  |
                            10113 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            10114 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            10115 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            10116 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            10117 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            10118 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            10119 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            10120 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            10121 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            10122 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            10123 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            10124 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            10125 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            10126 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            10127 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            10128 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            10129 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            10130 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            10131 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            10132 ; 169  |
                            10133 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            10134 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            10135 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            10136 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            10137 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            10138 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            10139 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            10140 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            10141 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            10142 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            10143 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            10144 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            10145 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            10146 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            10147 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            10148 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            10149 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            10150 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            10151 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            10152 ; 189  |
                            10153 ; 190  |
                            10154 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            10155 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10156 ; 193  |
                            10157 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            10158 ; 195  |{
                            10159 ; 196  |    struct
                            10160 ; 197  |    {
                            10161 ; 198  |        unsigned TRWSU  :5;
                            10162 ; 199  |        unsigned TRPW   :7;
                            10163 ; 200  |        unsigned TWPW   :7;
                            10164 ; 201  |        unsigned TRWH   :5;
                            10165 ; 202  |    } B;
                            10166 ; 203  |    int I;
                            10167 ; 204  |} flcftmr1r_type;
                            10168 ; 205  |
                            10169 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                            10170 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            10171 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            10172 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            10173 ; 210  |
                            10174 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            10175 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            10176 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            10177 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            10178 ; 215  |
                            10179 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            10180 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            10181 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            10182 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            10183 ; 220  |
                            10184 ; 221  |
                            10185 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10186 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            10187 ; 224  |
                            10188 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            10189 ; 226  |{
                            10190 ; 227  |    struct
                            10191 ; 228  |    {
                            10192 ; 229  |        unsigned TWW    :4;
                            10193 ; 230  |        unsigned TWTO   :10;
                            10194 ; 231  |        unsigned THW    :5; 
                            10195 ; 232  |        unsigned TRAQ   :5;
                            10196 ; 233  |    } B;
                            10197 ; 234  |    int I;
                            10198 ; 235  |} flcftmr2r_type;
                            10199 ; 236  |
                            10200 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            10201 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            10202 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            10203 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            10204 ; 241  |
                            10205 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            10206 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            10207 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            10208 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            10209 ; 246  |
                            10210 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            10211 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            10212 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            10213 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            10214 ; 251  |
                            10215 ; 252  |
                            10216 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            10217 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10218 ; 255  |
                            10219 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            10220 ; 257  |{
                            10221 ; 258  |    struct
                            10222 ; 259  |    {
                            10223 ; 260  |        unsigned CS     :2;
                            10224 ; 261  |        int SE          :1;
                            10225 ; 262  |        int WP          :1;
                            10226 ; 263  |        int SIZE        :1;
                            10227 ; 264  |        int ICMD        :8;
                            10228 ; 265  |        int TOIE        :1;
                            10229 ; 266  |        int BPIE        :1;
                            10230 ; 267  |        int TOIRQ       :1;
                            10231 ; 268  |        int BPIRQ       :1;
                            10232 ; 269  |    } B;
                            10233 ; 270  |    int I;
                            10234 ; 271  |} flsmcr_type;
                            10235 ; 272  |
                            10236 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            10237 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            10238 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            10239 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            10240 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            10241 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            10242 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            10243 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            10244 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            10245 ; 282  |
                            10246 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            10247 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            10248 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            10249 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            10250 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            10251 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            10252 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            10253 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            10254 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            10255 ; 292  |
                            10256 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            10257 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            10258 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            10259 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            10260 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            10261 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            10262 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            10263 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            10264 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            10265 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            10266 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            10267 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            10268 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            10269 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            10270 ; 307  |
                            10271 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            10272 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            10273 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            10274 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            10275 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            10276 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            10277 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            10278 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            10279 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10280 ; 317  |
                            10281 ; 318  |
                            10282 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            10283 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            10284 ; 321  |
                            10285 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            10286 ; 323  |{
                            10287 ; 324  |    struct
                            10288 ; 325  |    {
                            10289 ; 326  |        unsigned TRWSU  :5;
                            10290 ; 327  |        unsigned TRPW   :6;
                            10291 ; 328  |        unsigned TWPW   :6;
                            10292 ; 329  |        unsigned TRWH   :5;
                            10293 ; 330  |    } B;
                            10294 ; 331  |    int I;
                            10295 ; 332  |} flsmtmr1r_type;
                            10296 ; 333  |
                            10297 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            10298 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            10299 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            10300 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            10301 ; 338  |
                            10302 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            10303 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            10304 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            10305 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            10306 ; 343  |
                            10307 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            10308 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            10309 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            10310 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            10311 ; 348  |
                            10312 ; 349  |
                            10313 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            10314 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            10315 ; 352  |
                            10316 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            10317 ; 354  |{
                            10318 ; 355  |    struct
                            10319 ; 356  |    {
                            10320 ; 357  |        unsigned TWT    :6;
                            10321 ; 358  |        unsigned TWTO   :18;
                            10322 ; 359  |    } B;
                            10323 ; 360  |    int I;
                            10324 ; 361  |} flsmtmr2r_type;
                            10325 ; 362  |
                            10326 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            10327 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            10328 ; 365  |
                            10329 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            10330 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            10331 ; 368  |
                            10332 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            10333 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            10334 ; 371  |
                            10335 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            10336 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            10337 ; 374  |typedef union 
                            10338 ; 375  |{
                            10339 ; 376  |  struct
                            10340 ; 377  |  {
                            10341 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10342 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                            10343 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                            10344 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            10345 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            10346 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            10347 ; 384  |    int PAD0          :17;    
                            10348 ; 385  |  } B;
                            10349 ; 386  |  int I;
                            10350 ; 387  |} flcr2_type;
                            10351 ; 388  |
                            10352 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            10353 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                            10354 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            10355 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            10356 ; 393  |
                            10357 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                            10358 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                            10359 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                            10360 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            10361 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                            10362 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                            10363 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                            10364 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                            10365 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                            10366 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                            10367 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                            10368 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            10369 ; 406  |
                            10370 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10371 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10372 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10373 ; 410  |
                            10374 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            10375 ; 412  |
                            10376 ; 413  |#endif
                            10377 ; 414  |
                            10378 
                            10380 
                            10381 ; 22   |#include "regsgpio.h"
                            10382 
                            10384 
                            10385 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            10386 ; 2    |#define __REGS_GPIO_INC 1
                            10387 ; 3    |
                            10388 ; 4    |#include "types.h"
                            10389 
                            10391 
                            10392 ; 1    |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10393 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10394 ; 3    |//
                            10395 ; 4    |// Filename: types.h
                            10396 ; 5    |// Description: Standard data types
                            10397 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10398 ; 7    |
                            10399 ; 8    |#ifndef _TYPES_H
                            10400 ; 9    |#define _TYPES_H
                            10401 ; 10   |
                            10402 ; 11   |// TODO:  move this outta here!
                            10403 ; 12   |#if !defined(NOERROR)
                            10404 ; 13   |#define NOERROR 0
                            10405 ; 14   |#define SUCCESS 0
                            10406 ; 15   |#endif 
                            10407 ; 16   |#if !defined(SUCCESS)
                            10408 ; 17   |#define SUCCESS  0
                            10409 ; 18   |#endif
                            10410 ; 19   |#if !defined(ERROR)
                            10411 ; 20   |#define ERROR   -1
                            10412 ; 21   |#endif
                            10413 ; 22   |#if !defined(FALSE)
                            10414 ; 23   |#define FALSE 0
                            10415 ; 24   |#endif
                            10416 ; 25   |#if !defined(TRUE)
                            10417 ; 26   |#define TRUE  1
                            10418 ; 27   |#endif
                            10419 ; 28   |
                            10420 ; 29   |#if !defined(NULL)
                            10421 ; 30   |#define NULL 0
                            10422 ; 31   |#endif
                            10423 ; 32   |
                            10424 ; 33   |#define MAX_INT     0x7FFFFF
                            10425 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10426 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10427 ; 36   |#define MAX_ULONG   (-1) 
                            10428 ; 37   |
                            10429 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10430 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10431 ; 40   |
                            10432 ; 41   |
                            10433 ; 42   |#define BYTE    unsigned char       // btVarName
                            10434 ; 43   |#define CHAR    signed char         // cVarName
                            10435 ; 44   |#define USHORT  unsigned short      // usVarName
                            10436 ; 45   |#define SHORT   unsigned short      // sVarName
                            10437 ; 46   |#define WORD    unsigned int        // wVarName
                            10438 ; 47   |#define INT     signed int          // iVarName
                            10439 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10440 ; 49   |#define LONG    signed long         // lVarName
                            10441 ; 50   |#define BOOL    unsigned int        // bVarName
                            10442 ; 51   |#define FRACT   _fract              // frVarName
                            10443 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10444 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10445 ; 54   |#define FLOAT   float               // fVarName
                            10446 ; 55   |#define DBL     double              // dVarName
                            10447 ; 56   |#define ENUM    enum                // eVarName
                            10448 ; 57   |#define CMX     _complex            // cmxVarName
                            10449 ; 58   |typedef WORD UCS3;                   // 
                            10450 ; 59   |
                            10451 ; 60   |#define UINT16  unsigned short
                            10452 ; 61   |#define UINT8   unsigned char   
                            10453 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10454 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10455 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10456 ; 65   |#define WCHAR   UINT16
                            10457 ; 66   |
                            10458 ; 67   |//UINT128 is 16 bytes or 6 words
                            10459 ; 68   |typedef struct UINT128_3500 {   
                            10460 ; 69   |    int val[6];     
                            10461 ; 70   |} UINT128_3500;
                            10462 ; 71   |
                            10463 ; 72   |#define UINT128   UINT128_3500
                            10464 ; 73   |
                            10465 ; 74   |// Little endian word packed byte strings:   
                            10466 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10467 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10468 ; 77   |// Little endian word packed byte strings:   
                            10469 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10470 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10471 ; 80   |
                            10472 ; 81   |// Declare Memory Spaces To Use When Coding
                            10473 ; 82   |// A. Sector Buffers
                            10474 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10475 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10476 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10477 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10478 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10479 ; 88   |// B. Media DDI Memory
                            10480 ; 89   |#define MEDIA_DDI_MEM _Y
                            10481 ; 90   |
                            10482 ; 91   |
                            10483 ; 92   |
                            10484 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10485 ; 94   |// Examples of circular pointers:
                            10486 ; 95   |//    INT CIRC cpiVarName
                            10487 ; 96   |//    DWORD CIRC cpdwVarName
                            10488 ; 97   |
                            10489 ; 98   |#define RETCODE INT                 // rcVarName
                            10490 ; 99   |
                            10491 ; 100  |// generic bitfield structure
                            10492 ; 101  |struct Bitfield {
                            10493 ; 102  |    unsigned int B0  :1;
                            10494 ; 103  |    unsigned int B1  :1;
                            10495 ; 104  |    unsigned int B2  :1;
                            10496 ; 105  |    unsigned int B3  :1;
                            10497 ; 106  |    unsigned int B4  :1;
                            10498 ; 107  |    unsigned int B5  :1;
                            10499 ; 108  |    unsigned int B6  :1;
                            10500 ; 109  |    unsigned int B7  :1;
                            10501 ; 110  |    unsigned int B8  :1;
                            10502 ; 111  |    unsigned int B9  :1;
                            10503 ; 112  |    unsigned int B10 :1;
                            10504 ; 113  |    unsigned int B11 :1;
                            10505 ; 114  |    unsigned int B12 :1;
                            10506 ; 115  |    unsigned int B13 :1;
                            10507 ; 116  |    unsigned int B14 :1;
                            10508 ; 117  |    unsigned int B15 :1;
                            10509 ; 118  |    unsigned int B16 :1;
                            10510 ; 119  |    unsigned int B17 :1;
                            10511 ; 120  |    unsigned int B18 :1;
                            10512 ; 121  |    unsigned int B19 :1;
                            10513 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10514 ; 123  |    unsigned int B21 :1;
                            10515 ; 124  |    unsigned int B22 :1;
                            10516 ; 125  |    unsigned int B23 :1;
                            10517 ; 126  |};
                            10518 ; 127  |
                            10519 ; 128  |union BitInt {
                            10520 ; 129  |        struct Bitfield B;
                            10521 ; 130  |        int        I;
                            10522 ; 131  |};
                            10523 ; 132  |
                            10524 ; 133  |#define MAX_MSG_LENGTH 10
                            10525 ; 134  |struct CMessage
                            10526 ; 135  |{
                            10527 ; 136  |        unsigned int m_uLength;
                            10528 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10529 ; 138  |};
                            10530 ; 139  |
                            10531 ; 140  |typedef struct {
                            10532 ; 141  |    WORD m_wLength;
                            10533 ; 142  |    WORD m_wMessage;
                            10534 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10535 ; 144  |} Message;
                            10536 ; 145  |
                            10537 ; 146  |struct MessageQueueDescriptor
                            10538 ; 147  |{
                            10539 ; 148  |        int *m_pBase;
                            10540 ; 149  |        int m_iModulo;
                            10541 ; 150  |        int m_iSize;
                            10542 ; 151  |        int *m_pHead;
                            10543 ; 152  |        int *m_pTail;
                            10544 ; 153  |};
                            10545 ; 154  |
                            10546 ; 155  |struct ModuleEntry
                            10547 ; 156  |{
                            10548 ; 157  |    int m_iSignaledEventMask;
                            10549 ; 158  |    int m_iWaitEventMask;
                            10550 ; 159  |    int m_iResourceOfCode;
                            10551 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10552 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10553 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10554 ; 163  |    int m_uTimeOutHigh;
                            10555 ; 164  |    int m_uTimeOutLow;
                            10556 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10557 ; 166  |};
                            10558 ; 167  |
                            10559 ; 168  |union WaitMask{
                            10560 ; 169  |    struct B{
                            10561 ; 170  |        unsigned int m_bNone     :1;
                            10562 ; 171  |        unsigned int m_bMessage  :1;
                            10563 ; 172  |        unsigned int m_bTimer    :1;
                            10564 ; 173  |        unsigned int m_bButton   :1;
                            10565 ; 174  |    } B;
                            10566 ; 175  |    int I;
                            10567 ; 176  |} ;
                            10568 ; 177  |
                            10569 ; 178  |
                            10570 ; 179  |struct Button {
                            10571 ; 180  |        WORD wButtonEvent;
                            10572 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10573 ; 182  |};
                            10574 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10575 ; 184  |struct Message {
                            10576 ; 185  |        WORD wMsgLength;
                            10577 ; 186  |        WORD wMsgCommand;
                            10578 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10579 ; 188  |};
                            10580 ; 189  |
                            10581 ; 190  |union EventTypes {
                            10582 ; 191  |        struct CMessage msg;
                            10583 ; 192  |        struct Button Button ;
                            10584 ; 193  |        struct Message Message;
                            10585 ; 194  |};
                            10586 ; 195  |
                            10587 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10588 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10589 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10590 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10591 ; 200  |
                            10592 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10593 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10594 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10595 ; 204  |
                            10596 ; 205  |#if DEBUG
                            10597 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10598 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10599 ; 208  |#else 
                            10600 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10601 ; 210  |#define DebugBuildAssert(x)    
                            10602 ; 211  |#endif
                            10603 ; 212  |
                            10604 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10605 ; 214  |//  #pragma asm
                            10606 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10607 ; 216  |//  #pragma endasm
                            10608 ; 217  |
                            10609 ; 218  |
                            10610 ; 219  |#ifdef COLOR_262K
                            10611 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10612 ; 221  |#elif defined(COLOR_65K)
                            10613 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10614 ; 223  |#else
                            10615 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10616 ; 225  |#endif
                            10617 ; 226  |    
                            10618 ; 227  |#endif // #ifndef _TYPES_H
                            10619 
                            10621 
                            10622 ; 5    |
                            10623 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10624 ; 7    |//  Interrupt Collector Registers
                            10625 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            10626 ; 9    |
                            10627 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            10628 ; 11   |
                            10629 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            10630 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            10631 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            10632 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            10633 ; 16   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10634 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            10635 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            10636 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            10637 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            10638 ; 21   |
                            10639 ; 22   |#define HW_GPB_GPENR 0
                            10640 ; 23   |#define HW_GPB_GPDOR 1
                            10641 ; 24   |#define HW_GPB_GPDIR 2
                            10642 ; 25   |#define HW_GPB_GPDOER 3
                            10643 ; 26   |#define HW_GPB_GPIPENR 4
                            10644 ; 27   |#define HW_GPB_GPIENR 5
                            10645 ; 28   |#define HW_GPB_GPILVLR 6
                            10646 ; 29   |#define HW_GPB_GPIPOLR 7
                            10647 ; 30   |#define HW_GPB_GPISTATR 8
                            10648 ; 31   |#define HW_GPB_GPPWR 9
                            10649 ; 32   |#define HW_GPB_GP8MA 10
                            10650 ; 33   |
                            10651 ; 34   |
                            10652 ; 35   |
                            10653 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            10654 ; 37   |//  GPIO Register Bit Positions
                            10655 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            10656 ; 39   |{
                            10657 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            10658 ; 41   |    unsigned int I;
                            10659 ; 42   |    unsigned int U;
                            10660 ; 43   |} gpr_type;
                            10661 ; 44   |
                            10662 ; 45   |#define HW_GP_B0_BITPOS 0
                            10663 ; 46   |#define HW_GP_B1_BITPOS 1
                            10664 ; 47   |#define HW_GP_B2_BITPOS 2
                            10665 ; 48   |#define HW_GP_B3_BITPOS 3
                            10666 ; 49   |#define HW_GP_B4_BITPOS 4
                            10667 ; 50   |#define HW_GP_B5_BITPOS 5
                            10668 ; 51   |#define HW_GP_B6_BITPOS 6
                            10669 ; 52   |#define HW_GP_B7_BITPOS 7
                            10670 ; 53   |#define HW_GP_B8_BITPOS 8
                            10671 ; 54   |#define HW_GP_B9_BITPOS 9
                            10672 ; 55   |#define HW_GP_B10_BITPOS 10
                            10673 ; 56   |#define HW_GP_B11_BITPOS 11
                            10674 ; 57   |#define HW_GP_B12_BITPOS 12
                            10675 ; 58   |#define HW_GP_B13_BITPOS 13
                            10676 ; 59   |#define HW_GP_B14_BITPOS 14
                            10677 ; 60   |#define HW_GP_B15_BITPOS 15
                            10678 ; 61   |#define HW_GP_B16_BITPOS 16
                            10679 ; 62   |#define HW_GP_B17_BITPOS 17
                            10680 ; 63   |#define HW_GP_B18_BITPOS 18
                            10681 ; 64   |#define HW_GP_B19_BITPOS 19
                            10682 ; 65   |#define HW_GP_B20_BITPOS 20
                            10683 ; 66   |#define HW_GP_B21_BITPOS 21
                            10684 ; 67   |#define HW_GP_B22_BITPOS 22
                            10685 ; 68   |#define HW_GP_B23_BITPOS 23
                            10686 ; 69   |
                            10687 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            10688 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            10689 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            10690 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            10691 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            10692 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            10693 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            10694 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            10695 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10696 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            10697 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            10698 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            10699 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            10700 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            10701 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            10702 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            10703 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            10704 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            10705 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            10706 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            10707 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            10708 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            10709 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            10710 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                            10711 ; 94   |
                            10712 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            10713 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            10714 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            10715 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            10716 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            10717 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            10718 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            10719 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            10720 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            10721 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            10722 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            10723 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            10724 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            10725 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            10726 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            10727 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            10728 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            10729 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            10730 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            10731 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            10732 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            10733 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            10734 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            10735 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            10736 ; 119  |
                            10737 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            10738 ; 121  |//  GPIO 8mA Register Bit Positions
                            10739 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            10740 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            10741 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            10742 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            10743 ; 126  |
                            10744 ; 127  |
                            10745 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            10746 ; 129  |//  Logical GPIO numbers
                            10747 ; 130  |#define HW_GPIO_000 0
                            10748 ; 131  |#define HW_GPIO_001 1
                            10749 ; 132  |#define HW_GPIO_002 2
                            10750 ; 133  |#define HW_GPIO_003 3
                            10751 ; 134  |#define HW_GPIO_004 4
                            10752 ; 135  |#define HW_GPIO_005 5
                            10753 ; 136  |#define HW_GPIO_006 6
                            10754 ; 137  |#define HW_GPIO_007 7
                            10755 ; 138  |#define HW_GPIO_008 8
                            10756 ; 139  |#define HW_GPIO_009 9
                            10757 ; 140  |#define HW_GPIO_010 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10758 ; 141  |#define HW_GPIO_011 11
                            10759 ; 142  |#define HW_GPIO_012 12
                            10760 ; 143  |#define HW_GPIO_013 13
                            10761 ; 144  |#define HW_GPIO_014 14
                            10762 ; 145  |#define HW_GPIO_015 15
                            10763 ; 146  |#define HW_GPIO_016 16
                            10764 ; 147  |#define HW_GPIO_017 17
                            10765 ; 148  |#define HW_GPIO_018 18
                            10766 ; 149  |#define HW_GPIO_019 19
                            10767 ; 150  |#define HW_GPIO_020 20
                            10768 ; 151  |#define HW_GPIO_021 21
                            10769 ; 152  |#define HW_GPIO_022 22
                            10770 ; 153  |#define HW_GPIO_023 23
                            10771 ; 154  |#define HW_GPIO_024 24
                            10772 ; 155  |#define HW_GPIO_025 25
                            10773 ; 156  |#define HW_GPIO_026 26
                            10774 ; 157  |#define HW_GPIO_027 27
                            10775 ; 158  |#define HW_GPIO_028 28
                            10776 ; 159  |#define HW_GPIO_029 29
                            10777 ; 160  |#define HW_GPIO_030 30
                            10778 ; 161  |#define HW_GPIO_031 31
                            10779 ; 162  |#define HW_GPIO_032 32
                            10780 ; 163  |#define HW_GPIO_033 33
                            10781 ; 164  |#define HW_GPIO_034 34
                            10782 ; 165  |#define HW_GPIO_035 35
                            10783 ; 166  |#define HW_GPIO_036 36
                            10784 ; 167  |#define HW_GPIO_037 37
                            10785 ; 168  |#define HW_GPIO_038 38
                            10786 ; 169  |#define HW_GPIO_039 39
                            10787 ; 170  |#define HW_GPIO_040 40
                            10788 ; 171  |#define HW_GPIO_041 41
                            10789 ; 172  |#define HW_GPIO_042 42
                            10790 ; 173  |#define HW_GPIO_043 43
                            10791 ; 174  |#define HW_GPIO_044 44
                            10792 ; 175  |#define HW_GPIO_045 45
                            10793 ; 176  |#define HW_GPIO_046 46
                            10794 ; 177  |#define HW_GPIO_047 47
                            10795 ; 178  |#define HW_GPIO_048 48
                            10796 ; 179  |#define HW_GPIO_049 49
                            10797 ; 180  |#define HW_GPIO_050 50
                            10798 ; 181  |#define HW_GPIO_051 51
                            10799 ; 182  |#define HW_GPIO_052 52
                            10800 ; 183  |#define HW_GPIO_053 53
                            10801 ; 184  |#define HW_GPIO_054 54
                            10802 ; 185  |#define HW_GPIO_055 55
                            10803 ; 186  |#define HW_GPIO_056 56
                            10804 ; 187  |#define HW_GPIO_057 57
                            10805 ; 188  |#define HW_GPIO_058 58
                            10806 ; 189  |#define HW_GPIO_059 59
                            10807 ; 190  |#define HW_GPIO_060 60
                            10808 ; 191  |#define HW_GPIO_061 61
                            10809 ; 192  |#define HW_GPIO_062 62
                            10810 ; 193  |#define HW_GPIO_063 63
                            10811 ; 194  |#define HW_GPIO_064 64
                            10812 ; 195  |#define HW_GPIO_065 65
                            10813 ; 196  |#define HW_GPIO_066 66
                            10814 ; 197  |#define HW_GPIO_067 67
                            10815 ; 198  |#define HW_GPIO_068 68
                            10816 ; 199  |#define HW_GPIO_069 69
                            10817 ; 200  |#define HW_GPIO_070 70
                            10818 ; 201  |#define HW_GPIO_071 71
                            10819 ; 202  |#define HW_GPIO_072 72
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10820 ; 203  |#define HW_GPIO_073 73
                            10821 ; 204  |#define HW_GPIO_074 74
                            10822 ; 205  |#define HW_GPIO_075 75
                            10823 ; 206  |#define HW_GPIO_076 76
                            10824 ; 207  |#define HW_GPIO_077 77
                            10825 ; 208  |#define HW_GPIO_078 78
                            10826 ; 209  |#define HW_GPIO_079 79
                            10827 ; 210  |#define HW_GPIO_080 80
                            10828 ; 211  |#define HW_GPIO_081 81
                            10829 ; 212  |#define HW_GPIO_082 82
                            10830 ; 213  |#define HW_GPIO_083 83
                            10831 ; 214  |#define HW_GPIO_084 84
                            10832 ; 215  |#define HW_GPIO_085 85
                            10833 ; 216  |#define HW_GPIO_086 86
                            10834 ; 217  |#define HW_GPIO_087 87
                            10835 ; 218  |#define HW_GPIO_088 88
                            10836 ; 219  |#define HW_GPIO_089 89
                            10837 ; 220  |#define HW_GPIO_090 90
                            10838 ; 221  |#define HW_GPIO_091 91
                            10839 ; 222  |#define HW_GPIO_092 92
                            10840 ; 223  |#define HW_GPIO_093 93
                            10841 ; 224  |#define HW_GPIO_094 94
                            10842 ; 225  |#define HW_GPIO_095 95
                            10843 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            10844 ; 227  |
                            10845 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                            10846 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                            10847 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                            10848 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                            10849 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                            10850 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                            10851 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                            10852 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                            10853 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                            10854 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10855 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            10856 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                            10857 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                            10858 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                            10859 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                            10860 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                            10861 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                            10862 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                            10863 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10864 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                            10865 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10866 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            10867 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            10868 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            10869 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            10870 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            10871 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            10872 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            10873 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            10874 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            10875 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            10876 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10877 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            10878 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            10879 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            10880 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            10881 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            10882 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            10883 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            10884 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            10885 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            10886 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            10887 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10888 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            10889 ; 272  |
                            10890 ; 273  |#endif
                            10891 ; 274  |
                            10892 
                            10894 
                            10895 ; 23   |#include "regsi2c.h"
                            10896 
                            10898 
                            10899 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10900 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10901 ; 3    |// Filename: regsI2C.inc
                            10902 ; 4    |// Description: Register definitions for GPFLASH interface
                            10903 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10904 ; 6    |// The following naming conventions are followed in this file.
                            10905 ; 7    |// All registers are named using the format...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10906 ; 8    |//     HW_<module>_<regname>
                            10907 ; 9    |// where <module> is the module name which can be any of the following...
                            10908 ; 10   |//     USB20
                            10909 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10910 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10911 ; 13   |// that module)
                            10912 ; 14   |// <regname> is the specific register within that module
                            10913 ; 15   |// We also define the following...
                            10914 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10915 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10916 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10917 ; 19   |// which does something else, and
                            10918 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10919 ; 21   |// which does something else.
                            10920 ; 22   |// Other rules
                            10921 ; 23   |//     All caps
                            10922 ; 24   |//     Numeric identifiers start at 0
                            10923 ; 25   |#if !(defined(regsi2cinc))
                            10924 ; 26   |#define regsi2cinc 1
                            10925 ; 27   |
                            10926 ; 28   |#include "types.h"
                            10927 
                            10929 
                            10930 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10931 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10932 ; 3    |//
                            10933 ; 4    |// Filename: types.h
                            10934 ; 5    |// Description: Standard data types
                            10935 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10936 ; 7    |
                            10937 ; 8    |#ifndef _TYPES_H
                            10938 ; 9    |#define _TYPES_H
                            10939 ; 10   |
                            10940 ; 11   |// TODO:  move this outta here!
                            10941 ; 12   |#if !defined(NOERROR)
                            10942 ; 13   |#define NOERROR 0
                            10943 ; 14   |#define SUCCESS 0
                            10944 ; 15   |#endif 
                            10945 ; 16   |#if !defined(SUCCESS)
                            10946 ; 17   |#define SUCCESS  0
                            10947 ; 18   |#endif
                            10948 ; 19   |#if !defined(ERROR)
                            10949 ; 20   |#define ERROR   -1
                            10950 ; 21   |#endif
                            10951 ; 22   |#if !defined(FALSE)
                            10952 ; 23   |#define FALSE 0
                            10953 ; 24   |#endif
                            10954 ; 25   |#if !defined(TRUE)
                            10955 ; 26   |#define TRUE  1
                            10956 ; 27   |#endif
                            10957 ; 28   |
                            10958 ; 29   |#if !defined(NULL)
                            10959 ; 30   |#define NULL 0
                            10960 ; 31   |#endif
                            10961 ; 32   |
                            10962 ; 33   |#define MAX_INT     0x7FFFFF
                            10963 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10964 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10965 ; 36   |#define MAX_ULONG   (-1) 
                            10966 ; 37   |
                            10967 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10968 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10969 ; 40   |
                            10970 ; 41   |
                            10971 ; 42   |#define BYTE    unsigned char       // btVarName
                            10972 ; 43   |#define CHAR    signed char         // cVarName
                            10973 ; 44   |#define USHORT  unsigned short      // usVarName
                            10974 ; 45   |#define SHORT   unsigned short      // sVarName
                            10975 ; 46   |#define WORD    unsigned int        // wVarName
                            10976 ; 47   |#define INT     signed int          // iVarName
                            10977 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10978 ; 49   |#define LONG    signed long         // lVarName
                            10979 ; 50   |#define BOOL    unsigned int        // bVarName
                            10980 ; 51   |#define FRACT   _fract              // frVarName
                            10981 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10982 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10983 ; 54   |#define FLOAT   float               // fVarName
                            10984 ; 55   |#define DBL     double              // dVarName
                            10985 ; 56   |#define ENUM    enum                // eVarName
                            10986 ; 57   |#define CMX     _complex            // cmxVarName
                            10987 ; 58   |typedef WORD UCS3;                   // 
                            10988 ; 59   |
                            10989 ; 60   |#define UINT16  unsigned short
                            10990 ; 61   |#define UINT8   unsigned char   
                            10991 ; 62   |#define UINT32  unsigned long
                            10992 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10993 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10994 ; 65   |#define WCHAR   UINT16
                            10995 ; 66   |
                            10996 ; 67   |//UINT128 is 16 bytes or 6 words
                            10997 ; 68   |typedef struct UINT128_3500 {   
                            10998 ; 69   |    int val[6];     
                            10999 ; 70   |} UINT128_3500;
                            11000 ; 71   |
                            11001 ; 72   |#define UINT128   UINT128_3500
                            11002 ; 73   |
                            11003 ; 74   |// Little endian word packed byte strings:   
                            11004 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11005 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11006 ; 77   |// Little endian word packed byte strings:   
                            11007 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11008 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11009 ; 80   |
                            11010 ; 81   |// Declare Memory Spaces To Use When Coding
                            11011 ; 82   |// A. Sector Buffers
                            11012 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11013 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11014 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11015 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11016 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11017 ; 88   |// B. Media DDI Memory
                            11018 ; 89   |#define MEDIA_DDI_MEM _Y
                            11019 ; 90   |
                            11020 ; 91   |
                            11021 ; 92   |
                            11022 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11023 ; 94   |// Examples of circular pointers:
                            11024 ; 95   |//    INT CIRC cpiVarName
                            11025 ; 96   |//    DWORD CIRC cpdwVarName
                            11026 ; 97   |
                            11027 ; 98   |#define RETCODE INT                 // rcVarName
                            11028 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11029 ; 100  |// generic bitfield structure
                            11030 ; 101  |struct Bitfield {
                            11031 ; 102  |    unsigned int B0  :1;
                            11032 ; 103  |    unsigned int B1  :1;
                            11033 ; 104  |    unsigned int B2  :1;
                            11034 ; 105  |    unsigned int B3  :1;
                            11035 ; 106  |    unsigned int B4  :1;
                            11036 ; 107  |    unsigned int B5  :1;
                            11037 ; 108  |    unsigned int B6  :1;
                            11038 ; 109  |    unsigned int B7  :1;
                            11039 ; 110  |    unsigned int B8  :1;
                            11040 ; 111  |    unsigned int B9  :1;
                            11041 ; 112  |    unsigned int B10 :1;
                            11042 ; 113  |    unsigned int B11 :1;
                            11043 ; 114  |    unsigned int B12 :1;
                            11044 ; 115  |    unsigned int B13 :1;
                            11045 ; 116  |    unsigned int B14 :1;
                            11046 ; 117  |    unsigned int B15 :1;
                            11047 ; 118  |    unsigned int B16 :1;
                            11048 ; 119  |    unsigned int B17 :1;
                            11049 ; 120  |    unsigned int B18 :1;
                            11050 ; 121  |    unsigned int B19 :1;
                            11051 ; 122  |    unsigned int B20 :1;
                            11052 ; 123  |    unsigned int B21 :1;
                            11053 ; 124  |    unsigned int B22 :1;
                            11054 ; 125  |    unsigned int B23 :1;
                            11055 ; 126  |};
                            11056 ; 127  |
                            11057 ; 128  |union BitInt {
                            11058 ; 129  |        struct Bitfield B;
                            11059 ; 130  |        int        I;
                            11060 ; 131  |};
                            11061 ; 132  |
                            11062 ; 133  |#define MAX_MSG_LENGTH 10
                            11063 ; 134  |struct CMessage
                            11064 ; 135  |{
                            11065 ; 136  |        unsigned int m_uLength;
                            11066 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11067 ; 138  |};
                            11068 ; 139  |
                            11069 ; 140  |typedef struct {
                            11070 ; 141  |    WORD m_wLength;
                            11071 ; 142  |    WORD m_wMessage;
                            11072 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11073 ; 144  |} Message;
                            11074 ; 145  |
                            11075 ; 146  |struct MessageQueueDescriptor
                            11076 ; 147  |{
                            11077 ; 148  |        int *m_pBase;
                            11078 ; 149  |        int m_iModulo;
                            11079 ; 150  |        int m_iSize;
                            11080 ; 151  |        int *m_pHead;
                            11081 ; 152  |        int *m_pTail;
                            11082 ; 153  |};
                            11083 ; 154  |
                            11084 ; 155  |struct ModuleEntry
                            11085 ; 156  |{
                            11086 ; 157  |    int m_iSignaledEventMask;
                            11087 ; 158  |    int m_iWaitEventMask;
                            11088 ; 159  |    int m_iResourceOfCode;
                            11089 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11090 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11091 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11092 ; 163  |    int m_uTimeOutHigh;
                            11093 ; 164  |    int m_uTimeOutLow;
                            11094 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11095 ; 166  |};
                            11096 ; 167  |
                            11097 ; 168  |union WaitMask{
                            11098 ; 169  |    struct B{
                            11099 ; 170  |        unsigned int m_bNone     :1;
                            11100 ; 171  |        unsigned int m_bMessage  :1;
                            11101 ; 172  |        unsigned int m_bTimer    :1;
                            11102 ; 173  |        unsigned int m_bButton   :1;
                            11103 ; 174  |    } B;
                            11104 ; 175  |    int I;
                            11105 ; 176  |} ;
                            11106 ; 177  |
                            11107 ; 178  |
                            11108 ; 179  |struct Button {
                            11109 ; 180  |        WORD wButtonEvent;
                            11110 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11111 ; 182  |};
                            11112 ; 183  |
                            11113 ; 184  |struct Message {
                            11114 ; 185  |        WORD wMsgLength;
                            11115 ; 186  |        WORD wMsgCommand;
                            11116 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11117 ; 188  |};
                            11118 ; 189  |
                            11119 ; 190  |union EventTypes {
                            11120 ; 191  |        struct CMessage msg;
                            11121 ; 192  |        struct Button Button ;
                            11122 ; 193  |        struct Message Message;
                            11123 ; 194  |};
                            11124 ; 195  |
                            11125 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11126 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11127 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11128 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11129 ; 200  |
                            11130 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11131 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11132 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11133 ; 204  |
                            11134 ; 205  |#if DEBUG
                            11135 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11136 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11137 ; 208  |#else 
                            11138 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11139 ; 210  |#define DebugBuildAssert(x)    
                            11140 ; 211  |#endif
                            11141 ; 212  |
                            11142 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11143 ; 214  |//  #pragma asm
                            11144 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11145 ; 216  |//  #pragma endasm
                            11146 ; 217  |
                            11147 ; 218  |
                            11148 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11149 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11150 ; 221  |#elif defined(COLOR_65K)
                            11151 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11152 ; 223  |#else
                            11153 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11154 ; 225  |#endif
                            11155 ; 226  |    
                            11156 ; 227  |#endif // #ifndef _TYPES_H
                            11157 
                            11159 
                            11160 ; 29   |
                            11161 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            11162 ; 31   |////   I2C STMP Registers
                            11163 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            11164 ; 33   |
                            11165 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            11166 ; 35   |
                            11167 ; 36   |
                            11168 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            11169 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            11170 ; 39   |
                            11171 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            11172 ; 41   |
                            11173 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            11174 ; 43   |
                            11175 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            11176 ; 45   |
                            11177 ; 46   |typedef union               /* I2C Clock Divider Register */
                            11178 ; 47   |{
                            11179 ; 48   |    struct {
                            11180 ; 49   |        int                :1; 
                            11181 ; 50   |        unsigned FACT      :8;
                            11182 ; 51   |    } B;
                            11183 ; 52   |    int I;
                            11184 ; 53   |    unsigned U;
                            11185 ; 54   |} i2cdivr_type;
                            11186 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                            11187 ; 56   |
                            11188 ; 57   |
                            11189 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            11190 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            11191 ; 60   |
                            11192 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            11193 ; 62   |
                            11194 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            11195 ; 64   |
                            11196 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            11197 ; 66   |
                            11198 ; 67   |typedef union               /* I2C Data Register */
                            11199 ; 68   |{
                            11200 ; 69   |    struct {
                            11201 ; 70   |         unsigned DATA :24; 
                            11202 ; 71   |    } B;
                            11203 ; 72   |    int I;
                            11204 ; 73   |    unsigned U;
                            11205 ; 74   |} i2cdatr_type;
                            11206 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11207 ; 76   |
                            11208 ; 77   |
                            11209 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            11210 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            11211 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            11212 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            11213 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            11214 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            11215 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            11216 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            11217 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            11218 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            11219 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            11220 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            11221 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            11222 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            11223 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            11224 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            11225 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            11226 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            11227 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            11228 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            11229 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            11230 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            11231 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            11232 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            11233 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            11234 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            11235 ; 104  |
                            11236 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            11237 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            11238 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            11239 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            11240 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            11241 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            11242 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            11243 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            11244 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            11245 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            11246 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            11247 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            11248 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            11249 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            11250 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            11251 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            11252 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            11253 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            11254 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            11255 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            11256 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            11257 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            11258 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            11259 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            11260 ; 129  |
                            11261 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            11262 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            11263 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            11264 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            11265 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            11266 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            11267 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            11268 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11269 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            11270 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            11271 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            11272 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            11273 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            11274 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            11275 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            11276 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            11277 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            11278 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            11279 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            11280 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            11281 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            11282 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            11283 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            11284 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            11285 ; 154  |
                            11286 ; 155  |typedef union               /* I2C Control Register         */
                            11287 ; 156  |{
                            11288 ; 157  |    struct {
                            11289 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            11290 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            11291 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            11292 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            11293 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            11294 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            11295 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            11296 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            11297 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            11298 ; 167  |       unsigned WL     :2; /* Word Length              */
                            11299 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            11300 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            11301 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            11302 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            11303 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            11304 ; 173  |        int LWORD       :1; /* Last Word                */
                            11305 ; 174  |        int SUBA        :1; /* Sub Address              */
                            11306 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            11307 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            11308 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            11309 ; 178  |    } B;
                            11310 ; 179  |    int I;
                            11311 ; 180  |    unsigned U;
                            11312 ; 181  |} i2ccsr_type;
                            11313 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                            11314 ; 183  |
                            11315 ; 184  |#endif
                            11316 
                            11318 
                            11319 ; 24   |#include "regsi2s.h"
                            11320 
                            11322 
                            11323 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11324 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11325 ; 3    |// Filename: regsi2s.inc
                            11326 ; 4    |// Description: Register definitions for I2S interface
                            11327 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11328 ; 6    |// The following naming conventions are followed in this file.
                            11329 ; 7    |// All registers are named using the format...
                            11330 ; 8    |//     HW_<module>_<regname>
                            11331 ; 9    |// where <module> is the module name which can be any of the following...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11332 ; 10   |//     USB20
                            11333 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11334 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11335 ; 13   |// that module)
                            11336 ; 14   |// <regname> is the specific register within that module
                            11337 ; 15   |// We also define the following...
                            11338 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11339 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11340 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11341 ; 19   |// which does something else, and
                            11342 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11343 ; 21   |// which does something else.
                            11344 ; 22   |// Other rules
                            11345 ; 23   |//     All caps
                            11346 ; 24   |//     Numeric identifiers start at 0
                            11347 ; 25   |#if !(defined(regsi2sinc))
                            11348 ; 26   |#define regsi2sinc 1
                            11349 ; 27   |
                            11350 ; 28   |#include "types.h"
                            11351 
                            11353 
                            11354 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11355 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11356 ; 3    |//
                            11357 ; 4    |// Filename: types.h
                            11358 ; 5    |// Description: Standard data types
                            11359 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11360 ; 7    |
                            11361 ; 8    |#ifndef _TYPES_H
                            11362 ; 9    |#define _TYPES_H
                            11363 ; 10   |
                            11364 ; 11   |// TODO:  move this outta here!
                            11365 ; 12   |#if !defined(NOERROR)
                            11366 ; 13   |#define NOERROR 0
                            11367 ; 14   |#define SUCCESS 0
                            11368 ; 15   |#endif 
                            11369 ; 16   |#if !defined(SUCCESS)
                            11370 ; 17   |#define SUCCESS  0
                            11371 ; 18   |#endif
                            11372 ; 19   |#if !defined(ERROR)
                            11373 ; 20   |#define ERROR   -1
                            11374 ; 21   |#endif
                            11375 ; 22   |#if !defined(FALSE)
                            11376 ; 23   |#define FALSE 0
                            11377 ; 24   |#endif
                            11378 ; 25   |#if !defined(TRUE)
                            11379 ; 26   |#define TRUE  1
                            11380 ; 27   |#endif
                            11381 ; 28   |
                            11382 ; 29   |#if !defined(NULL)
                            11383 ; 30   |#define NULL 0
                            11384 ; 31   |#endif
                            11385 ; 32   |
                            11386 ; 33   |#define MAX_INT     0x7FFFFF
                            11387 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11388 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11389 ; 36   |#define MAX_ULONG   (-1) 
                            11390 ; 37   |
                            11391 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11392 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11393 ; 40   |
                            11394 ; 41   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11395 ; 42   |#define BYTE    unsigned char       // btVarName
                            11396 ; 43   |#define CHAR    signed char         // cVarName
                            11397 ; 44   |#define USHORT  unsigned short      // usVarName
                            11398 ; 45   |#define SHORT   unsigned short      // sVarName
                            11399 ; 46   |#define WORD    unsigned int        // wVarName
                            11400 ; 47   |#define INT     signed int          // iVarName
                            11401 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11402 ; 49   |#define LONG    signed long         // lVarName
                            11403 ; 50   |#define BOOL    unsigned int        // bVarName
                            11404 ; 51   |#define FRACT   _fract              // frVarName
                            11405 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11406 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11407 ; 54   |#define FLOAT   float               // fVarName
                            11408 ; 55   |#define DBL     double              // dVarName
                            11409 ; 56   |#define ENUM    enum                // eVarName
                            11410 ; 57   |#define CMX     _complex            // cmxVarName
                            11411 ; 58   |typedef WORD UCS3;                   // 
                            11412 ; 59   |
                            11413 ; 60   |#define UINT16  unsigned short
                            11414 ; 61   |#define UINT8   unsigned char   
                            11415 ; 62   |#define UINT32  unsigned long
                            11416 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11417 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11418 ; 65   |#define WCHAR   UINT16
                            11419 ; 66   |
                            11420 ; 67   |//UINT128 is 16 bytes or 6 words
                            11421 ; 68   |typedef struct UINT128_3500 {   
                            11422 ; 69   |    int val[6];     
                            11423 ; 70   |} UINT128_3500;
                            11424 ; 71   |
                            11425 ; 72   |#define UINT128   UINT128_3500
                            11426 ; 73   |
                            11427 ; 74   |// Little endian word packed byte strings:   
                            11428 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11429 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11430 ; 77   |// Little endian word packed byte strings:   
                            11431 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11432 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11433 ; 80   |
                            11434 ; 81   |// Declare Memory Spaces To Use When Coding
                            11435 ; 82   |// A. Sector Buffers
                            11436 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11437 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11438 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11439 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11440 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11441 ; 88   |// B. Media DDI Memory
                            11442 ; 89   |#define MEDIA_DDI_MEM _Y
                            11443 ; 90   |
                            11444 ; 91   |
                            11445 ; 92   |
                            11446 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11447 ; 94   |// Examples of circular pointers:
                            11448 ; 95   |//    INT CIRC cpiVarName
                            11449 ; 96   |//    DWORD CIRC cpdwVarName
                            11450 ; 97   |
                            11451 ; 98   |#define RETCODE INT                 // rcVarName
                            11452 ; 99   |
                            11453 ; 100  |// generic bitfield structure
                            11454 ; 101  |struct Bitfield {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11455 ; 102  |    unsigned int B0  :1;
                            11456 ; 103  |    unsigned int B1  :1;
                            11457 ; 104  |    unsigned int B2  :1;
                            11458 ; 105  |    unsigned int B3  :1;
                            11459 ; 106  |    unsigned int B4  :1;
                            11460 ; 107  |    unsigned int B5  :1;
                            11461 ; 108  |    unsigned int B6  :1;
                            11462 ; 109  |    unsigned int B7  :1;
                            11463 ; 110  |    unsigned int B8  :1;
                            11464 ; 111  |    unsigned int B9  :1;
                            11465 ; 112  |    unsigned int B10 :1;
                            11466 ; 113  |    unsigned int B11 :1;
                            11467 ; 114  |    unsigned int B12 :1;
                            11468 ; 115  |    unsigned int B13 :1;
                            11469 ; 116  |    unsigned int B14 :1;
                            11470 ; 117  |    unsigned int B15 :1;
                            11471 ; 118  |    unsigned int B16 :1;
                            11472 ; 119  |    unsigned int B17 :1;
                            11473 ; 120  |    unsigned int B18 :1;
                            11474 ; 121  |    unsigned int B19 :1;
                            11475 ; 122  |    unsigned int B20 :1;
                            11476 ; 123  |    unsigned int B21 :1;
                            11477 ; 124  |    unsigned int B22 :1;
                            11478 ; 125  |    unsigned int B23 :1;
                            11479 ; 126  |};
                            11480 ; 127  |
                            11481 ; 128  |union BitInt {
                            11482 ; 129  |        struct Bitfield B;
                            11483 ; 130  |        int        I;
                            11484 ; 131  |};
                            11485 ; 132  |
                            11486 ; 133  |#define MAX_MSG_LENGTH 10
                            11487 ; 134  |struct CMessage
                            11488 ; 135  |{
                            11489 ; 136  |        unsigned int m_uLength;
                            11490 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11491 ; 138  |};
                            11492 ; 139  |
                            11493 ; 140  |typedef struct {
                            11494 ; 141  |    WORD m_wLength;
                            11495 ; 142  |    WORD m_wMessage;
                            11496 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11497 ; 144  |} Message;
                            11498 ; 145  |
                            11499 ; 146  |struct MessageQueueDescriptor
                            11500 ; 147  |{
                            11501 ; 148  |        int *m_pBase;
                            11502 ; 149  |        int m_iModulo;
                            11503 ; 150  |        int m_iSize;
                            11504 ; 151  |        int *m_pHead;
                            11505 ; 152  |        int *m_pTail;
                            11506 ; 153  |};
                            11507 ; 154  |
                            11508 ; 155  |struct ModuleEntry
                            11509 ; 156  |{
                            11510 ; 157  |    int m_iSignaledEventMask;
                            11511 ; 158  |    int m_iWaitEventMask;
                            11512 ; 159  |    int m_iResourceOfCode;
                            11513 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11514 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11515 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11516 ; 163  |    int m_uTimeOutHigh;
                            11517 ; 164  |    int m_uTimeOutLow;
                            11518 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11519 ; 166  |};
                            11520 ; 167  |
                            11521 ; 168  |union WaitMask{
                            11522 ; 169  |    struct B{
                            11523 ; 170  |        unsigned int m_bNone     :1;
                            11524 ; 171  |        unsigned int m_bMessage  :1;
                            11525 ; 172  |        unsigned int m_bTimer    :1;
                            11526 ; 173  |        unsigned int m_bButton   :1;
                            11527 ; 174  |    } B;
                            11528 ; 175  |    int I;
                            11529 ; 176  |} ;
                            11530 ; 177  |
                            11531 ; 178  |
                            11532 ; 179  |struct Button {
                            11533 ; 180  |        WORD wButtonEvent;
                            11534 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11535 ; 182  |};
                            11536 ; 183  |
                            11537 ; 184  |struct Message {
                            11538 ; 185  |        WORD wMsgLength;
                            11539 ; 186  |        WORD wMsgCommand;
                            11540 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11541 ; 188  |};
                            11542 ; 189  |
                            11543 ; 190  |union EventTypes {
                            11544 ; 191  |        struct CMessage msg;
                            11545 ; 192  |        struct Button Button ;
                            11546 ; 193  |        struct Message Message;
                            11547 ; 194  |};
                            11548 ; 195  |
                            11549 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11550 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11551 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11552 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11553 ; 200  |
                            11554 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11555 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11556 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11557 ; 204  |
                            11558 ; 205  |#if DEBUG
                            11559 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11560 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11561 ; 208  |#else 
                            11562 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11563 ; 210  |#define DebugBuildAssert(x)    
                            11564 ; 211  |#endif
                            11565 ; 212  |
                            11566 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11567 ; 214  |//  #pragma asm
                            11568 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11569 ; 216  |//  #pragma endasm
                            11570 ; 217  |
                            11571 ; 218  |
                            11572 ; 219  |#ifdef COLOR_262K
                            11573 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11574 ; 221  |#elif defined(COLOR_65K)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11575 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11576 ; 223  |#else
                            11577 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11578 ; 225  |#endif
                            11579 ; 226  |    
                            11580 ; 227  |#endif // #ifndef _TYPES_H
                            11581 
                            11583 
                            11584 ; 29   |
                            11585 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            11586 ; 31   |////  I2S Registers (SAI)
                            11587 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            11588 ; 33   |
                            11589 ; 34   |
                            11590 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            11591 ; 36   |
                            11592 ; 37   |
                            11593 ; 38   |
                            11594 ; 39   |
                            11595 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            11596 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            11597 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            11598 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            11599 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            11600 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            11601 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            11602 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            11603 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            11604 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            11605 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            11606 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            11607 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            11608 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            11609 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            11610 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            11611 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            11612 ; 57   |
                            11613 ; 58   |
                            11614 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            11615 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            11616 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            11617 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            11618 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            11619 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            11620 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            11621 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            11622 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            11623 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            11624 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            11625 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            11626 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            11627 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            11628 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            11629 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            11630 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            11631 ; 76   |
                            11632 ; 77   |
                            11633 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            11634 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            11635 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11636 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            11637 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                            11638 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            11639 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            11640 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            11641 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            11642 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            11643 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            11644 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            11645 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                            11646 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            11647 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            11648 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                            11649 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                            11650 ; 95   |
                            11651 ; 96   |
                            11652 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            11653 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            11654 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            11655 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            11656 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            11657 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            11658 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            11659 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            11660 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            11661 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            11662 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            11663 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            11664 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            11665 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            11666 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            11667 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            11668 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            11669 ; 114  |
                            11670 ; 115  |typedef union
                            11671 ; 116  |{
                            11672 ; 117  |    struct {
                            11673 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            11674 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            11675 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            11676 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            11677 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            11678 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            11679 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            11680 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            11681 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            11682 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            11683 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                            11684 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            11685 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            11686 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            11687 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            11688 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            11689 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            11690 ; 135  |    } B;
                            11691 ; 136  |    int I;
                            11692 ; 137  |    unsigned U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11693 ; 138  |} saircsr_type;
                            11694 ; 139  |
                            11695 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                            11696 ; 141  |
                            11697 ; 142  |typedef union
                            11698 ; 143  |{
                            11699 ; 144  |    struct {
                            11700 ; 145  |        unsigned SAI :24;
                            11701 ; 146  |    } B;
                            11702 ; 147  |    int I;
                            11703 ; 148  |    unsigned U;
                            11704 ; 149  |} saixr_type;
                            11705 ; 150  |
                            11706 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                            11707 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                            11708 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                            11709 ; 154  |
                            11710 ; 155  |
                            11711 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            11712 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            11713 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            11714 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            11715 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            11716 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            11717 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            11718 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            11719 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            11720 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            11721 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            11722 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            11723 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            11724 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            11725 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            11726 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            11727 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            11728 ; 173  |
                            11729 ; 174  |
                            11730 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            11731 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            11732 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            11733 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            11734 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            11735 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            11736 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            11737 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            11738 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            11739 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            11740 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            11741 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            11742 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            11743 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            11744 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            11745 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            11746 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            11747 ; 192  |
                            11748 ; 193  |
                            11749 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            11750 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11751 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            11752 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            11753 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                            11754 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            11755 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            11756 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            11757 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            11758 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            11759 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            11760 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            11761 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                            11762 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            11763 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            11764 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                            11765 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                            11766 ; 211  |
                            11767 ; 212  |
                            11768 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            11769 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            11770 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            11771 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            11772 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            11773 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            11774 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            11775 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            11776 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            11777 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            11778 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            11779 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            11780 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            11781 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            11782 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            11783 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            11784 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            11785 ; 230  |
                            11786 ; 231  |
                            11787 ; 232  |typedef union
                            11788 ; 233  |{
                            11789 ; 234  |    struct {
                            11790 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            11791 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            11792 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            11793 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            11794 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            11795 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            11796 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                            11797 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            11798 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            11799 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            11800 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                            11801 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            11802 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            11803 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            11804 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            11805 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            11806 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11807 ; 252  |    } B;
                            11808 ; 253  |    int I;
                            11809 ; 254  |    unsigned U;
                            11810 ; 255  |} saitcsr_type;
                            11811 ; 256  |
                            11812 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                            11813 ; 258  |
                            11814 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                            11815 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                            11816 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                            11817 ; 262  |
                            11818 ; 263  |#endif
                            11819 
                            11821 
                            11822 ; 25   |#include "regsicoll.h"
                            11823 
                            11825 
                            11826 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            11827 ; 2    |#define __REGS_ICOLL_INC 1
                            11828 ; 3    |
                            11829 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            11830 ; 5    |//  Interrupt Collector Registers
                            11831 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11832 ; 7    |
                            11833 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            11834 ; 9    |
                            11835 ; 10   |
                            11836 ; 11   |
                            11837 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            11838 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            11839 ; 14   |
                            11840 ; 15   |typedef union
                            11841 ; 16   |{
                            11842 ; 17   |    struct {
                            11843 ; 18   |        int SEN0        :1;
                            11844 ; 19   |        int SEN1        :1;
                            11845 ; 20   |        int SEN2        :1;
                            11846 ; 21   |        int SEN3        :1;
                            11847 ; 22   |        int SEN4        :1;
                            11848 ; 23   |        int SEN5        :1;
                            11849 ; 24   |        int SEN6        :1;
                            11850 ; 25   |        int SEN7        :1;
                            11851 ; 26   |        int SEN8        :1;
                            11852 ; 27   |        int SEN9        :1;
                            11853 ; 28   |        int SEN10       :1;
                            11854 ; 29   |        int SEN11       :1;
                            11855 ; 30   |        int SEN12       :1;
                            11856 ; 31   |        int SEN13       :1;
                            11857 ; 32   |        int SEN14       :1;
                            11858 ; 33   |        int SEN15       :1;
                            11859 ; 34   |        int SEN16       :1;
                            11860 ; 35   |        int SEN17       :1;
                            11861 ; 36   |        int SEN18       :1;
                            11862 ; 37   |        int SEN19       :1;
                            11863 ; 38   |        int SEN20       :1;
                            11864 ; 39   |        int SEN21       :1;
                            11865 ; 40   |        int SEN22       :1;
                            11866 ; 41   |        int SEN23       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11867 ; 42   |    } B;
                            11868 ; 43   |    int I;
                            11869 ; 44   |} iclenable0_type;
                            11870 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                            11871 ; 46   |
                            11872 ; 47   |
                            11873 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            11874 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            11875 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            11876 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            11877 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            11878 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            11879 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            11880 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            11881 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            11882 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            11883 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            11884 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            11885 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            11886 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            11887 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            11888 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            11889 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            11890 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            11891 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            11892 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            11893 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            11894 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            11895 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            11896 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            11897 ; 72   |
                            11898 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            11899 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            11900 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            11901 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            11902 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            11903 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            11904 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            11905 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            11906 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            11907 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            11908 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            11909 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            11910 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            11911 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            11912 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            11913 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            11914 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            11915 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            11916 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            11917 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            11918 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            11919 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            11920 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            11921 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            11922 ; 97   |
                            11923 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            11924 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            11925 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            11926 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            11927 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11928 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            11929 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            11930 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            11931 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            11932 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            11933 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            11934 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            11935 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            11936 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            11937 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            11938 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            11939 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            11940 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            11941 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            11942 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            11943 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            11944 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            11945 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            11946 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            11947 ; 122  |
                            11948 ; 123  |
                            11949 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            11950 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            11951 ; 126  |typedef union
                            11952 ; 127  |{
                            11953 ; 128  |    struct {
                            11954 ; 129  |        
                            11955 ; 130  |        int SEN24       :1;
                            11956 ; 131  |        int SEN25       :1;
                            11957 ; 132  |        int SEN26       :1;
                            11958 ; 133  |        int SEN27       :1;
                            11959 ; 134  |        int SEN28       :1;
                            11960 ; 135  |        int SEN29       :1;
                            11961 ; 136  |        int SEN30       :1;
                            11962 ; 137  |        int SEN31       :1;
                            11963 ; 138  |        int SEN32       :1;
                            11964 ; 139  |        int SEN33       :1;
                            11965 ; 140  |    } B;
                            11966 ; 141  |    int I;
                            11967 ; 142  |} iclenable1_type;
                            11968 ; 143  |
                            11969 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            11970 ; 145  |
                            11971 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            11972 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            11973 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            11974 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            11975 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            11976 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            11977 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            11978 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            11979 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            11980 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            11981 ; 156  |
                            11982 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            11983 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            11984 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            11985 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            11986 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            11987 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            11988 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11989 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            11990 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            11991 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            11992 ; 167  |
                            11993 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            11994 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            11995 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            11996 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            11997 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            11998 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            11999 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12000 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12001 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12002 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12003 ; 178  |
                            12004 ; 179  |
                            12005 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            12006 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12007 ; 182  |typedef union
                            12008 ; 183  |{
                            12009 ; 184  |    struct {
                            12010 ; 185  |        int SST0        :1;
                            12011 ; 186  |        int SST1        :1;
                            12012 ; 187  |        int SST2        :1;
                            12013 ; 188  |        int SST3        :1;
                            12014 ; 189  |        int SST4        :1;
                            12015 ; 190  |        int SST5        :1;
                            12016 ; 191  |        int SST6        :1;
                            12017 ; 192  |        int SST7        :1;
                            12018 ; 193  |        int SST8        :1;
                            12019 ; 194  |        int SST9        :1;
                            12020 ; 195  |        int SST10       :1;
                            12021 ; 196  |        int SST11       :1;
                            12022 ; 197  |        int SST12       :1;
                            12023 ; 198  |        int SST13       :1;
                            12024 ; 199  |        int SST14       :1;
                            12025 ; 200  |        int SST15       :1;
                            12026 ; 201  |        int SST16       :1;
                            12027 ; 202  |        int SST17       :1;
                            12028 ; 203  |        int SST18       :1;
                            12029 ; 204  |        int SST19       :1;
                            12030 ; 205  |        int SST20       :1;
                            12031 ; 206  |        int SST21       :1;
                            12032 ; 207  |        int SST22       :1;
                            12033 ; 208  |        int SST23       :1;
                            12034 ; 209  |    } B;
                            12035 ; 210  |    int I;
                            12036 ; 211  |} iclstatus0_type;
                            12037 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            12038 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12039 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12040 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12041 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12042 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12043 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12044 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12045 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12046 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12047 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12048 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12049 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12050 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12051 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12052 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12053 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12054 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12055 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12056 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12057 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12058 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12059 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12060 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12061 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12062 ; 237  |
                            12063 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12064 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12065 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12066 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            12067 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12068 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12069 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12070 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12071 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12072 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12073 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12074 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12075 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12076 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12077 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            12078 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12079 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12080 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12081 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12082 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12083 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12084 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12085 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12086 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12087 ; 262  |
                            12088 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            12089 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            12090 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            12091 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            12092 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            12093 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            12094 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            12095 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            12096 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            12097 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            12098 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            12099 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            12100 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            12101 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            12102 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            12103 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            12104 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            12105 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            12106 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            12107 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            12108 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            12109 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            12110 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            12111 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12112 ; 287  |
                            12113 ; 288  |
                            12114 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            12115 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            12116 ; 291  |typedef union
                            12117 ; 292  |{
                            12118 ; 293  |    struct {
                            12119 ; 294  |        int SST24       :1;
                            12120 ; 295  |        int SST25       :1;
                            12121 ; 296  |        int SST26       :1;
                            12122 ; 297  |        int SST27       :1;
                            12123 ; 298  |        int SST28       :1;
                            12124 ; 299  |        int SST29       :1;
                            12125 ; 300  |        int SST30       :1;
                            12126 ; 301  |        int SST31       :1;
                            12127 ; 302  |        int SST32       :1;
                            12128 ; 303  |        int SST33       :1;
                            12129 ; 304  |    } B;
                            12130 ; 305  |    int I;
                            12131 ; 306  |} iclstatus1_type;
                            12132 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            12133 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            12134 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            12135 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            12136 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            12137 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            12138 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            12139 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            12140 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            12141 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            12142 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            12143 ; 318  |
                            12144 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            12145 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            12146 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            12147 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            12148 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            12149 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            12150 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            12151 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            12152 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            12153 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            12154 ; 329  |
                            12155 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            12156 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            12157 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            12158 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            12159 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            12160 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            12161 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            12162 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            12163 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            12164 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            12165 ; 340  |
                            12166 ; 341  |
                            12167 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            12168 ; 343  |//  Interrupt Collector Priority Defs
                            12169 ; 344  |typedef union
                            12170 ; 345  |{
                            12171 ; 346  |    struct {
                            12172 ; 347  |        unsigned S0P    :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12173 ; 348  |        unsigned S1P    :3;
                            12174 ; 349  |        unsigned S2P    :3;
                            12175 ; 350  |        unsigned S3P    :3;
                            12176 ; 351  |        unsigned S4P    :3;
                            12177 ; 352  |        unsigned S5P    :3;
                            12178 ; 353  |        unsigned S6P    :3;
                            12179 ; 354  |        unsigned S7P    :3;
                            12180 ; 355  |    } B;
                            12181 ; 356  |    int I;
                            12182 ; 357  |
                            12183 ; 358  |} iclprior0_type;
                            12184 ; 359  |
                            12185 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            12186 ; 361  |
                            12187 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            12188 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            12189 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            12190 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            12191 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            12192 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            12193 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            12194 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            12195 ; 370  |
                            12196 ; 371  |
                            12197 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            12198 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            12199 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            12200 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            12201 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            12202 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            12203 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            12204 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            12205 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            12206 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            12207 ; 382  |
                            12208 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            12209 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            12210 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            12211 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            12212 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            12213 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            12214 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            12215 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            12216 ; 391  |
                            12217 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            12218 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            12219 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            12220 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            12221 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            12222 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            12223 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            12224 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            12225 ; 400  |
                            12226 ; 401  |
                            12227 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            12228 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            12229 ; 404  |typedef union
                            12230 ; 405  |{
                            12231 ; 406  |    struct {
                            12232 ; 407  |        unsigned S8P    :3;
                            12233 ; 408  |        unsigned S9P    :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12234 ; 409  |        unsigned S10P   :3;
                            12235 ; 410  |        unsigned S11P   :3;
                            12236 ; 411  |        unsigned S12P   :3;
                            12237 ; 412  |        unsigned S13P   :3;
                            12238 ; 413  |        unsigned S14P   :3;
                            12239 ; 414  |        unsigned S15P   :3;
                            12240 ; 415  |    } B;
                            12241 ; 416  |    int I;
                            12242 ; 417  |} iclprior1_type;
                            12243 ; 418  |
                            12244 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            12245 ; 420  |
                            12246 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            12247 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            12248 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            12249 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            12250 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            12251 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            12252 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            12253 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            12254 ; 429  |
                            12255 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            12256 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            12257 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            12258 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            12259 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            12260 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            12261 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            12262 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            12263 ; 438  |
                            12264 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            12265 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            12266 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            12267 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            12268 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            12269 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            12270 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            12271 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            12272 ; 447  |
                            12273 ; 448  |
                            12274 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            12275 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            12276 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            12277 ; 452  |{
                            12278 ; 453  |    struct {
                            12279 ; 454  |        unsigned S16P   :3;
                            12280 ; 455  |        unsigned S17P   :3;
                            12281 ; 456  |        unsigned S18P   :3;
                            12282 ; 457  |        unsigned S19P   :3;
                            12283 ; 458  |        unsigned S20P   :3;
                            12284 ; 459  |        unsigned S21P   :3;
                            12285 ; 460  |        unsigned S22P   :3;
                            12286 ; 461  |        unsigned S23P   :3;
                            12287 ; 462  |    } B;
                            12288 ; 463  |    int I;
                            12289 ; 464  |} iclprior2_type;
                            12290 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            12291 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            12292 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            12293 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12294 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            12295 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            12296 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            12297 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            12298 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            12299 ; 474  |
                            12300 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            12301 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            12302 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            12303 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            12304 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            12305 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            12306 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            12307 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            12308 ; 483  |
                            12309 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            12310 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            12311 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            12312 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            12313 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            12314 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            12315 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            12316 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            12317 ; 492  |
                            12318 ; 493  |
                            12319 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            12320 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            12321 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12322 ; 497  |{
                            12323 ; 498  |    struct {
                            12324 ; 499  |        unsigned S24P   :3;
                            12325 ; 500  |        unsigned S25P   :3;
                            12326 ; 501  |        unsigned S26P   :3;
                            12327 ; 502  |        unsigned S27P   :3;
                            12328 ; 503  |        unsigned S28P   :3;
                            12329 ; 504  |        unsigned S29P   :3;
                            12330 ; 505  |        unsigned S30P   :3;
                            12331 ; 506  |        unsigned S31P   :3;
                            12332 ; 507  |    } B;
                            12333 ; 508  |    int I;
                            12334 ; 509  |} iclprior3_type;
                            12335 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            12336 ; 511  |
                            12337 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            12338 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            12339 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            12340 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            12341 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            12342 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            12343 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            12344 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            12345 ; 520  |
                            12346 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            12347 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            12348 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            12349 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            12350 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            12351 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            12352 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            12353 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            12354 ; 529  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12355 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            12356 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            12357 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            12358 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            12359 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            12360 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            12361 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            12362 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            12363 ; 538  |
                            12364 ; 539  |
                            12365 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            12366 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            12367 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12368 ; 543  |{
                            12369 ; 544  |    struct {
                            12370 ; 545  |        unsigned S32P   :3;
                            12371 ; 546  |        unsigned S33P   :3;
                            12372 ; 547  |    } B;
                            12373 ; 548  |    int I;
                            12374 ; 549  |} iclprior4_type;
                            12375 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            12376 ; 551  |
                            12377 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            12378 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            12379 ; 554  |
                            12380 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            12381 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            12382 ; 557  |
                            12383 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            12384 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            12385 ; 560  |
                            12386 ; 561  |
                            12387 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            12388 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12389 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            12390 ; 565  |{
                            12391 ; 566  |    struct {
                            12392 ; 567  |        unsigned S0S    :2;
                            12393 ; 568  |        unsigned S1S    :2;
                            12394 ; 569  |        unsigned S2S    :2;
                            12395 ; 570  |        unsigned S3S    :2;
                            12396 ; 571  |        unsigned S4S    :2;
                            12397 ; 572  |        unsigned S5S    :2;
                            12398 ; 573  |        unsigned S6S    :2;
                            12399 ; 574  |        unsigned S7S    :2;
                            12400 ; 575  |        unsigned S8S    :2;
                            12401 ; 576  |        unsigned S9S    :2;
                            12402 ; 577  |        unsigned S10S   :2;
                            12403 ; 578  |        unsigned S11S   :2;
                            12404 ; 579  |    } B;
                            12405 ; 580  |    int I;
                            12406 ; 581  |} iclsteer0_type;
                            12407 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            12408 ; 583  |
                            12409 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            12410 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            12411 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            12412 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            12413 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            12414 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12415 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            12416 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            12417 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            12418 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            12419 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            12420 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            12421 ; 596  |
                            12422 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            12423 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            12424 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            12425 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            12426 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            12427 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            12428 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            12429 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            12430 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            12431 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            12432 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            12433 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            12434 ; 609  |
                            12435 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            12436 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            12437 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            12438 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            12439 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            12440 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            12441 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            12442 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            12443 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            12444 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            12445 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            12446 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            12447 ; 622  |
                            12448 ; 623  |
                            12449 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            12450 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            12451 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            12452 ; 627  |{
                            12453 ; 628  |    struct {
                            12454 ; 629  |        unsigned S12S   :2;
                            12455 ; 630  |        unsigned S13S   :2;
                            12456 ; 631  |        unsigned S14S   :2;
                            12457 ; 632  |        unsigned S15S   :2;
                            12458 ; 633  |        unsigned S16S   :2;
                            12459 ; 634  |        unsigned S17S   :2;
                            12460 ; 635  |        unsigned S18S   :2;
                            12461 ; 636  |        unsigned S19S   :2;
                            12462 ; 637  |        unsigned S20S   :2;
                            12463 ; 638  |        unsigned S21S   :2;
                            12464 ; 639  |        unsigned S22S   :2;
                            12465 ; 640  |        unsigned S23S   :2;
                            12466 ; 641  |    } B;
                            12467 ; 642  |    int I;
                            12468 ; 643  |} iclsteer1_type;
                            12469 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            12470 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            12471 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            12472 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            12473 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            12474 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            12475 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12476 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            12477 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            12478 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            12479 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            12480 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            12481 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            12482 ; 657  |
                            12483 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            12484 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            12485 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            12486 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            12487 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            12488 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            12489 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            12490 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            12491 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            12492 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            12493 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            12494 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            12495 ; 670  |
                            12496 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            12497 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            12498 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            12499 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            12500 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            12501 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            12502 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            12503 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            12504 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            12505 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            12506 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            12507 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            12508 ; 683  |
                            12509 ; 684  |
                            12510 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            12511 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            12512 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            12513 ; 688  |{
                            12514 ; 689  |    struct {
                            12515 ; 690  |        unsigned S24S   :2;
                            12516 ; 691  |        unsigned S25S   :2;
                            12517 ; 692  |        unsigned S26S   :2;
                            12518 ; 693  |        unsigned S27S   :2;
                            12519 ; 694  |        unsigned S28S   :2;
                            12520 ; 695  |        unsigned S29S   :2;
                            12521 ; 696  |        unsigned S30S   :2;
                            12522 ; 697  |        unsigned S31S   :2;
                            12523 ; 698  |        unsigned S32S   :2;
                            12524 ; 699  |        unsigned S33S   :2;
                            12525 ; 700  |    } B;
                            12526 ; 701  |    int I;
                            12527 ; 702  |} iclsteer2_type;
                            12528 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            12529 ; 704  |
                            12530 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            12531 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            12532 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            12533 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            12534 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            12535 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            12536 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12537 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            12538 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            12539 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            12540 ; 715  |
                            12541 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            12542 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            12543 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            12544 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            12545 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            12546 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            12547 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            12548 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            12549 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            12550 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            12551 ; 726  |
                            12552 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            12553 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            12554 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            12555 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            12556 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            12557 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            12558 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            12559 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            12560 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            12561 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            12562 ; 737  |
                            12563 ; 738  |
                            12564 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            12565 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            12566 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            12567 ; 742  |{
                            12568 ; 743  |    struct {
                            12569 ; 744  |        int S0FV        :1;
                            12570 ; 745  |        int S1FV        :1;
                            12571 ; 746  |        int S2FV        :1;
                            12572 ; 747  |        int S3FV        :1;
                            12573 ; 748  |        int S4FV        :1;
                            12574 ; 749  |        int S5FV        :1;
                            12575 ; 750  |        int S6FV        :1;
                            12576 ; 751  |        int S7FV        :1;
                            12577 ; 752  |        int S8FV        :1;
                            12578 ; 753  |        int S9FV        :1;
                            12579 ; 754  |        int S10FV       :1;
                            12580 ; 755  |        int S11FV       :1;
                            12581 ; 756  |        int S12FV       :1;
                            12582 ; 757  |        int S13FV       :1;
                            12583 ; 758  |        int S14FV       :1;
                            12584 ; 759  |        int S15FV       :1;
                            12585 ; 760  |        int S16FV       :1;
                            12586 ; 761  |        int S17FV       :1;
                            12587 ; 762  |        int S18FV       :1;
                            12588 ; 763  |        int S19FV       :1;
                            12589 ; 764  |        int S20FV       :1;
                            12590 ; 765  |        int S21FV       :1;
                            12591 ; 766  |        int S22FV       :1;
                            12592 ; 767  |        int S23FV       :1;
                            12593 ; 768  |    } B;
                            12594 ; 769  |    int I;
                            12595 ; 770  |} iclforce0_type;
                            12596 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            12597 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12598 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            12599 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            12600 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            12601 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            12602 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            12603 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            12604 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            12605 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            12606 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            12607 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            12608 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            12609 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            12610 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            12611 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            12612 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            12613 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            12614 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            12615 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            12616 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            12617 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            12618 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            12619 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            12620 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            12621 ; 796  |
                            12622 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            12623 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            12624 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            12625 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            12626 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            12627 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            12628 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            12629 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            12630 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            12631 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            12632 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            12633 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            12634 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            12635 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            12636 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            12637 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            12638 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            12639 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            12640 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            12641 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            12642 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            12643 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            12644 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            12645 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            12646 ; 821  |
                            12647 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            12648 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            12649 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            12650 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            12651 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            12652 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            12653 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            12654 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            12655 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            12656 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            12657 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            12658 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            12659 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12660 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            12661 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            12662 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            12663 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            12664 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            12665 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            12666 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            12667 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            12668 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            12669 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            12670 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            12671 ; 846  |
                            12672 ; 847  |
                            12673 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            12674 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            12675 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            12676 ; 851  |{
                            12677 ; 852  |    struct {
                            12678 ; 853  |        int S24FV       :1;
                            12679 ; 854  |        int S25FV       :1;
                            12680 ; 855  |        int S26FV       :1;
                            12681 ; 856  |        int S27FV       :1;
                            12682 ; 857  |        int S28FV       :1;
                            12683 ; 858  |        int S29FV       :1;
                            12684 ; 859  |        int S30FV       :1;
                            12685 ; 860  |        int S31FV       :1;
                            12686 ; 861  |        int S32FV       :1;
                            12687 ; 862  |        int S33FV       :1;
                            12688 ; 863  |    } B;
                            12689 ; 864  |    int I;
                            12690 ; 865  |} iclforce1_type;
                            12691 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            12692 ; 867  |
                            12693 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            12694 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            12695 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            12696 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            12697 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            12698 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            12699 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            12700 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            12701 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            12702 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            12703 ; 878  |
                            12704 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            12705 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            12706 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            12707 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            12708 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            12709 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            12710 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            12711 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            12712 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            12713 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            12714 ; 889  |
                            12715 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            12716 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            12717 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            12718 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            12719 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            12720 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12721 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            12722 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            12723 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            12724 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            12725 ; 900  |
                            12726 ; 901  |
                            12727 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            12728 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            12729 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            12730 ; 905  |{
                            12731 ; 906  |    struct {
                            12732 ; 907  |        int S0FE        :1;
                            12733 ; 908  |        int S1FE        :1;
                            12734 ; 909  |        int S2FE        :1;
                            12735 ; 910  |        int S3FE        :1;
                            12736 ; 911  |        int S4FE        :1;
                            12737 ; 912  |        int S5FE        :1;
                            12738 ; 913  |        int S6FE        :1;
                            12739 ; 914  |        int S7FE        :1;
                            12740 ; 915  |        int S8FE        :1;
                            12741 ; 916  |        int S9FE        :1;
                            12742 ; 917  |        int S10FE       :1;
                            12743 ; 918  |        int S11FE       :1;
                            12744 ; 919  |        int S12FE       :1;
                            12745 ; 920  |        int S13FE       :1;
                            12746 ; 921  |        int S14FE       :1;
                            12747 ; 922  |        int S15FE       :1;
                            12748 ; 923  |        int S16FE       :1;
                            12749 ; 924  |        int S17FE       :1;
                            12750 ; 925  |        int S18FE       :1;
                            12751 ; 926  |        int S19FE       :1;
                            12752 ; 927  |        int S20FE       :1;
                            12753 ; 928  |        int S21FE       :1;
                            12754 ; 929  |        int S22FE       :1;
                            12755 ; 930  |        int S23FE       :1;
                            12756 ; 931  |    } B;
                            12757 ; 932  |    int I;
                            12758 ; 933  |} iclfenable0_type;
                            12759 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            12760 ; 935  |
                            12761 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            12762 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            12763 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            12764 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            12765 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            12766 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            12767 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            12768 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            12769 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            12770 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            12771 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            12772 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            12773 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            12774 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            12775 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            12776 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            12777 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            12778 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            12779 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            12780 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            12781 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12782 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            12783 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            12784 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            12785 ; 960  |
                            12786 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            12787 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            12788 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            12789 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            12790 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            12791 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            12792 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            12793 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            12794 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            12795 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            12796 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            12797 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            12798 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            12799 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            12800 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            12801 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            12802 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            12803 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            12804 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            12805 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            12806 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            12807 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            12808 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            12809 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            12810 ; 985  |
                            12811 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            12812 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            12813 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            12814 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            12815 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            12816 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            12817 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            12818 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            12819 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            12820 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            12821 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            12822 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            12823 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            12824 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            12825 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            12826 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            12827 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            12828 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            12829 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            12830 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            12831 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            12832 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            12833 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            12834 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            12835 ; 1010 |
                            12836 ; 1011 |
                            12837 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            12838 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            12839 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            12840 ; 1015 |{
                            12841 ; 1016 |    struct {
                            12842 ; 1017 |        int S24FE       :1;
                            12843 ; 1018 |        int S25FE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12844 ; 1019 |        int S26FE       :1;
                            12845 ; 1020 |        int S27FE       :1;
                            12846 ; 1021 |        int S28FE       :1;
                            12847 ; 1022 |        int S29FE       :1;
                            12848 ; 1023 |        int S30FE       :1;
                            12849 ; 1024 |        int S31FE       :1;
                            12850 ; 1025 |        int S32FE       :1;
                            12851 ; 1026 |        int S33FE       :1;
                            12852 ; 1027 |    } B;
                            12853 ; 1028 |    int I;
                            12854 ; 1029 |} iclfenable1_type;
                            12855 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            12856 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            12857 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            12858 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            12859 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            12860 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            12861 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            12862 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            12863 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            12864 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            12865 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            12866 ; 1041 |
                            12867 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            12868 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            12869 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            12870 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            12871 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            12872 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            12873 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            12874 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            12875 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            12876 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            12877 ; 1052 |
                            12878 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            12879 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            12880 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            12881 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            12882 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            12883 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            12884 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            12885 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            12886 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            12887 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            12888 ; 1063 |
                            12889 ; 1064 |
                            12890 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            12891 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            12892 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            12893 ; 1068 |{
                            12894 ; 1069 |    struct {
                            12895 ; 1070 |        unsigned RQ     :7;
                            12896 ; 1071 |        unsigned IVA    :7;
                            12897 ; 1072 |        unsigned IVB    :7;
                            12898 ; 1073 |    } B;
                            12899 ; 1074 |    int I;
                            12900 ; 1075 |} iclobsvz0_type;
                            12901 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            12902 ; 1077 |
                            12903 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12904 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            12905 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            12906 ; 1081 |
                            12907 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            12908 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            12909 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            12910 ; 1085 |
                            12911 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            12912 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            12913 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            12914 ; 1089 |
                            12915 ; 1090 |
                            12916 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            12917 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            12918 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            12919 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            12920 ; 1095 |
                            12921 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            12922 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            12923 ; 1098 |
                            12924 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            12925 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            12926 ; 1101 |
                            12927 ; 1102 |
                            12928 ; 1103 |
                            12929 ; 1104 |
                            12930 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            12931 ; 1106 |//  Interrupt Vectors
                            12932 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            12933 ; 1108 |// Reset Vector
                            12934 ; 1109 |#define HW_IVECRESET 0x0000           
                            12935 ; 1110 |// Stack Error
                            12936 ; 1111 |#define HW_IVECSTERR 0x0002           
                            12937 ; 1112 |// Trace
                            12938 ; 1113 |#define HW_IVECTRAC 0x0004           
                            12939 ; 1114 |// SWI
                            12940 ; 1115 |#define HW_IVECSWI 0x0006           
                            12941 ; 1116 |// ~IRQA
                            12942 ; 1117 |#define HW_IVECIRQA 0x0008           
                            12943 ; 1118 |// ~IRQB - BROWNOUT
                            12944 ; 1119 |#define HW_IVECIRQB 0x000A           
                            12945 ; 1120 |// Fatal Error
                            12946 ; 1121 |#define HW_IVECERROR 0x000C           
                            12947 ; 1122 |// SPI
                            12948 ; 1123 |#define HW_IVECSPI 0x000E           
                            12949 ; 1124 |// I2S TX Data Empty
                            12950 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            12951 ; 1126 |// I2S TX Underflow
                            12952 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            12953 ; 1128 |// I2S RX Data Full
                            12954 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            12955 ; 1130 |// I2S RX Overflow
                            12956 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            12957 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            12958 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            12959 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            12960 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            12961 ; 1136 |// GPIO1
                            12962 ; 1137 |#define HW_IVECGPIO1 0x0020           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12963 ; 1138 |// GPIO2
                            12964 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            12965 ; 1140 |// GPIO0
                            12966 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            12967 ; 1142 |// TIMER0
                            12968 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            12969 ; 1144 |// TIMER1
                            12970 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            12971 ; 1146 |// TIMER2
                            12972 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            12973 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            12974 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            12975 ; 1150 |// I2C RX Data Ready
                            12976 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            12977 ; 1152 |// I2C RX Overflow
                            12978 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            12979 ; 1154 |// I2C TX Data Empty
                            12980 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            12981 ; 1156 |// I2C TX Underflow
                            12982 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            12983 ; 1158 |// Illegal Instruction
                            12984 ; 1159 |#define HW_IVECILI 0x0038           
                            12985 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            12986 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            12987 ; 1162 |#define HW_IVECDACE 0x003C           
                            12988 ; 1163 |// DAC Underflow ISR
                            12989 ; 1164 |#define HW_IVECDACUF 0x003E           
                            12990 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            12991 ; 1166 |// ADC Full ISR
                            12992 ; 1167 |#define HW_IVECADCF 0x0042           
                            12993 ; 1168 |// ADC Overflow ISR
                            12994 ; 1169 |#define HW_IVECADCOF 0x0044           
                            12995 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            12996 ; 1171 |// TIMER3
                            12997 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            12998 ; 1173 |// GPIO3
                            12999 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13000 ; 1175 |// SDRAM
                            13001 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13002 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            13003 ; 1178 |// 5 volt power connected
                            13004 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13005 ; 1180 |// USB Controller
                            13006 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13007 ; 1182 |// USB Wakeup 
                            13008 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13009 ; 1184 |// 5 volt power disconnected
                            13010 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13011 ; 1186 |// enhanced SPI
                            13012 ; 1187 |#define HW_IVECESPI 0x0058           
                            13013 ; 1188 |// filter coprocessor
                            13014 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13015 ; 1190 |// low res ADC #1
                            13016 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13017 ; 1192 |// real time clock alarm
                            13018 ; 1193 |#define HW_IVECRTCALARM 0x005E           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13019 ; 1194 |// low res ADC #2
                            13020 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13021 ; 1196 |// flash hardware ECC
                            13022 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13023 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            13024 ; 1199 |// CDSYNC Interrupt
                            13025 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13026 ; 1201 |// CDSYNC Exception
                            13027 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13028 ; 1203 |// RS
                            13029 ; 1204 |#define HW_IVECRS 0x006A           
                            13030 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            13031 ; 1206 |// Flash Done ISR
                            13032 ; 1207 |#define HW_IVECFD 0x006E           
                            13033 ; 1208 |// CompactFlash ISR
                            13034 ; 1209 |#define HW_IVECCF 0x0070           
                            13035 ; 1210 |// SmartMedia Timeout ISR
                            13036 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13037 ; 1212 |// SmartMedia Invalid Programming
                            13038 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13039 ; 1214 |// CompactFlash No Card ISR
                            13040 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13041 ; 1216 |// CompactFlash Status Change ISR
                            13042 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13043 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                            13044 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            13045 ; 1220 |// CDI
                            13046 ; 1221 |#define HW_IVECCDI 0x007E           
                            13047 ; 1222 |
                            13048 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13049 ; 1224 |//  Interrupt Vectors
                            13050 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13051 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13052 ; 1227 |#define VECTOR(address,isr) \ 
                            13053 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13054 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13055 ; 1230 |
                            13056 ; 1231 |
                            13057 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13058 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13059 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13060 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13061 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13062 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13063 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13064 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13065 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13066 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13067 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13068 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13069 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13070 ; 1245 |
                            13071 ; 1246 |// Interrupt Disabled
                            13072 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13073 ; 1248 |// Interrupt Priority Level 0
                            13074 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13075 ; 1250 |// Interrupt Priority Level 1
                            13076 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13077 ; 1252 |// Interrupt Priority Level 2
                            13078 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13079 ; 1254 |
                            13080 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13081 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13082 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13083 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13084 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13085 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13086 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13087 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            13088 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            13089 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            13090 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            13091 ; 1266 |
                            13092 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            13093 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            13094 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            13095 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            13096 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            13097 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            13098 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            13099 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            13100 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            13101 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            13102 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            13103 ; 1278 |
                            13104 ; 1279 |// Interrupt Priority register
                            13105 ; 1280 |typedef union               
                            13106 ; 1281 |{
                            13107 ; 1282 |    struct {
                            13108 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            13109 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            13110 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            13111 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            13112 ; 1287 |        int                 :4; /* Reserved */
                            13113 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            13114 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            13115 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            13116 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            13117 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            13118 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            13119 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            13120 ; 1295 |    } B;
                            13121 ; 1296 |
                            13122 ; 1297 |    int I;
                            13123 ; 1298 |
                            13124 ; 1299 |} ipr_type;
                            13125 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            13126 ; 1301 |
                            13127 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            13128 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            13129 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            13130 ; 1305 |
                            13131 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            13132 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            13133 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            13134 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            13135 ; 1310 |
                            13136 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13137 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13138 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            13139 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            13140 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            13141 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            13142 ; 1317 |
                            13143 ; 1318 |#endif
                            13144 ; 1319 |
                            13145 
                            13147 
                            13148 ; 26   |#include "regslradc.h"
                            13149 
                            13151 
                            13152 ; 1    |#if !(defined(regslradcinc))
                            13153 ; 2    |
                            13154 ; 3    |#define regslradcinc 1
                            13155 ; 4    |
                            13156 ; 5    |#include "types.h"
                            13157 
                            13159 
                            13160 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13161 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13162 ; 3    |//
                            13163 ; 4    |// Filename: types.h
                            13164 ; 5    |// Description: Standard data types
                            13165 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13166 ; 7    |
                            13167 ; 8    |#ifndef _TYPES_H
                            13168 ; 9    |#define _TYPES_H
                            13169 ; 10   |
                            13170 ; 11   |// TODO:  move this outta here!
                            13171 ; 12   |#if !defined(NOERROR)
                            13172 ; 13   |#define NOERROR 0
                            13173 ; 14   |#define SUCCESS 0
                            13174 ; 15   |#endif 
                            13175 ; 16   |#if !defined(SUCCESS)
                            13176 ; 17   |#define SUCCESS  0
                            13177 ; 18   |#endif
                            13178 ; 19   |#if !defined(ERROR)
                            13179 ; 20   |#define ERROR   -1
                            13180 ; 21   |#endif
                            13181 ; 22   |#if !defined(FALSE)
                            13182 ; 23   |#define FALSE 0
                            13183 ; 24   |#endif
                            13184 ; 25   |#if !defined(TRUE)
                            13185 ; 26   |#define TRUE  1
                            13186 ; 27   |#endif
                            13187 ; 28   |
                            13188 ; 29   |#if !defined(NULL)
                            13189 ; 30   |#define NULL 0
                            13190 ; 31   |#endif
                            13191 ; 32   |
                            13192 ; 33   |#define MAX_INT     0x7FFFFF
                            13193 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13194 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13195 ; 36   |#define MAX_ULONG   (-1) 
                            13196 ; 37   |
                            13197 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13198 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13199 ; 40   |
                            13200 ; 41   |
                            13201 ; 42   |#define BYTE    unsigned char       // btVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13202 ; 43   |#define CHAR    signed char         // cVarName
                            13203 ; 44   |#define USHORT  unsigned short      // usVarName
                            13204 ; 45   |#define SHORT   unsigned short      // sVarName
                            13205 ; 46   |#define WORD    unsigned int        // wVarName
                            13206 ; 47   |#define INT     signed int          // iVarName
                            13207 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13208 ; 49   |#define LONG    signed long         // lVarName
                            13209 ; 50   |#define BOOL    unsigned int        // bVarName
                            13210 ; 51   |#define FRACT   _fract              // frVarName
                            13211 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13212 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13213 ; 54   |#define FLOAT   float               // fVarName
                            13214 ; 55   |#define DBL     double              // dVarName
                            13215 ; 56   |#define ENUM    enum                // eVarName
                            13216 ; 57   |#define CMX     _complex            // cmxVarName
                            13217 ; 58   |typedef WORD UCS3;                   // 
                            13218 ; 59   |
                            13219 ; 60   |#define UINT16  unsigned short
                            13220 ; 61   |#define UINT8   unsigned char   
                            13221 ; 62   |#define UINT32  unsigned long
                            13222 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13223 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13224 ; 65   |#define WCHAR   UINT16
                            13225 ; 66   |
                            13226 ; 67   |//UINT128 is 16 bytes or 6 words
                            13227 ; 68   |typedef struct UINT128_3500 {   
                            13228 ; 69   |    int val[6];     
                            13229 ; 70   |} UINT128_3500;
                            13230 ; 71   |
                            13231 ; 72   |#define UINT128   UINT128_3500
                            13232 ; 73   |
                            13233 ; 74   |// Little endian word packed byte strings:   
                            13234 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13235 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13236 ; 77   |// Little endian word packed byte strings:   
                            13237 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13238 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13239 ; 80   |
                            13240 ; 81   |// Declare Memory Spaces To Use When Coding
                            13241 ; 82   |// A. Sector Buffers
                            13242 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13243 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13244 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13245 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13246 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13247 ; 88   |// B. Media DDI Memory
                            13248 ; 89   |#define MEDIA_DDI_MEM _Y
                            13249 ; 90   |
                            13250 ; 91   |
                            13251 ; 92   |
                            13252 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13253 ; 94   |// Examples of circular pointers:
                            13254 ; 95   |//    INT CIRC cpiVarName
                            13255 ; 96   |//    DWORD CIRC cpdwVarName
                            13256 ; 97   |
                            13257 ; 98   |#define RETCODE INT                 // rcVarName
                            13258 ; 99   |
                            13259 ; 100  |// generic bitfield structure
                            13260 ; 101  |struct Bitfield {
                            13261 ; 102  |    unsigned int B0  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13262 ; 103  |    unsigned int B1  :1;
                            13263 ; 104  |    unsigned int B2  :1;
                            13264 ; 105  |    unsigned int B3  :1;
                            13265 ; 106  |    unsigned int B4  :1;
                            13266 ; 107  |    unsigned int B5  :1;
                            13267 ; 108  |    unsigned int B6  :1;
                            13268 ; 109  |    unsigned int B7  :1;
                            13269 ; 110  |    unsigned int B8  :1;
                            13270 ; 111  |    unsigned int B9  :1;
                            13271 ; 112  |    unsigned int B10 :1;
                            13272 ; 113  |    unsigned int B11 :1;
                            13273 ; 114  |    unsigned int B12 :1;
                            13274 ; 115  |    unsigned int B13 :1;
                            13275 ; 116  |    unsigned int B14 :1;
                            13276 ; 117  |    unsigned int B15 :1;
                            13277 ; 118  |    unsigned int B16 :1;
                            13278 ; 119  |    unsigned int B17 :1;
                            13279 ; 120  |    unsigned int B18 :1;
                            13280 ; 121  |    unsigned int B19 :1;
                            13281 ; 122  |    unsigned int B20 :1;
                            13282 ; 123  |    unsigned int B21 :1;
                            13283 ; 124  |    unsigned int B22 :1;
                            13284 ; 125  |    unsigned int B23 :1;
                            13285 ; 126  |};
                            13286 ; 127  |
                            13287 ; 128  |union BitInt {
                            13288 ; 129  |        struct Bitfield B;
                            13289 ; 130  |        int        I;
                            13290 ; 131  |};
                            13291 ; 132  |
                            13292 ; 133  |#define MAX_MSG_LENGTH 10
                            13293 ; 134  |struct CMessage
                            13294 ; 135  |{
                            13295 ; 136  |        unsigned int m_uLength;
                            13296 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13297 ; 138  |};
                            13298 ; 139  |
                            13299 ; 140  |typedef struct {
                            13300 ; 141  |    WORD m_wLength;
                            13301 ; 142  |    WORD m_wMessage;
                            13302 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13303 ; 144  |} Message;
                            13304 ; 145  |
                            13305 ; 146  |struct MessageQueueDescriptor
                            13306 ; 147  |{
                            13307 ; 148  |        int *m_pBase;
                            13308 ; 149  |        int m_iModulo;
                            13309 ; 150  |        int m_iSize;
                            13310 ; 151  |        int *m_pHead;
                            13311 ; 152  |        int *m_pTail;
                            13312 ; 153  |};
                            13313 ; 154  |
                            13314 ; 155  |struct ModuleEntry
                            13315 ; 156  |{
                            13316 ; 157  |    int m_iSignaledEventMask;
                            13317 ; 158  |    int m_iWaitEventMask;
                            13318 ; 159  |    int m_iResourceOfCode;
                            13319 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13320 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13321 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13322 ; 163  |    int m_uTimeOutHigh;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13323 ; 164  |    int m_uTimeOutLow;
                            13324 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13325 ; 166  |};
                            13326 ; 167  |
                            13327 ; 168  |union WaitMask{
                            13328 ; 169  |    struct B{
                            13329 ; 170  |        unsigned int m_bNone     :1;
                            13330 ; 171  |        unsigned int m_bMessage  :1;
                            13331 ; 172  |        unsigned int m_bTimer    :1;
                            13332 ; 173  |        unsigned int m_bButton   :1;
                            13333 ; 174  |    } B;
                            13334 ; 175  |    int I;
                            13335 ; 176  |} ;
                            13336 ; 177  |
                            13337 ; 178  |
                            13338 ; 179  |struct Button {
                            13339 ; 180  |        WORD wButtonEvent;
                            13340 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13341 ; 182  |};
                            13342 ; 183  |
                            13343 ; 184  |struct Message {
                            13344 ; 185  |        WORD wMsgLength;
                            13345 ; 186  |        WORD wMsgCommand;
                            13346 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13347 ; 188  |};
                            13348 ; 189  |
                            13349 ; 190  |union EventTypes {
                            13350 ; 191  |        struct CMessage msg;
                            13351 ; 192  |        struct Button Button ;
                            13352 ; 193  |        struct Message Message;
                            13353 ; 194  |};
                            13354 ; 195  |
                            13355 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13356 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13357 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13358 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13359 ; 200  |
                            13360 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13361 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13362 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13363 ; 204  |
                            13364 ; 205  |#if DEBUG
                            13365 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13366 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13367 ; 208  |#else 
                            13368 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13369 ; 210  |#define DebugBuildAssert(x)    
                            13370 ; 211  |#endif
                            13371 ; 212  |
                            13372 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13373 ; 214  |//  #pragma asm
                            13374 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13375 ; 216  |//  #pragma endasm
                            13376 ; 217  |
                            13377 ; 218  |
                            13378 ; 219  |#ifdef COLOR_262K
                            13379 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13380 ; 221  |#elif defined(COLOR_65K)
                            13381 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13382 ; 223  |#else
                            13383 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13384 ; 225  |#endif
                            13385 ; 226  |    
                            13386 ; 227  |#endif // #ifndef _TYPES_H
                            13387 
                            13389 
                            13390 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13391 ; 7    |
                            13392 ; 8    |//   SYSTEM STMP Registers 
                            13393 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            13394 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13395 ; 11   |
                            13396 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            13397 ; 13   |
                            13398 ; 14   |
                            13399 ; 15   |
                            13400 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            13401 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            13402 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            13403 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            13404 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13405 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            13406 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            13407 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            13408 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            13409 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            13410 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            13411 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            13412 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            13413 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            13414 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            13415 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            13416 ; 32   |
                            13417 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            13418 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13419 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            13420 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            13421 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            13422 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            13423 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            13424 ; 40   |
                            13425 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            13426 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            13427 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            13428 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            13429 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            13430 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            13431 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            13432 ; 48   |
                            13433 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            13434 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            13435 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            13436 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13437 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            13438 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            13439 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            13440 ; 56   |
                            13441 ; 57   |typedef union               
                            13442 ; 58   |{
                            13443 ; 59   |    struct {
                            13444 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            13445 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            13446 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            13447 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            13448 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            13449 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            13450 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            13451 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            13452 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            13453 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            13454 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                            13455 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            13456 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            13457 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            13458 ; 74   |    } B;
                            13459 ; 75   |   unsigned int I;
                            13460 ; 76   |        unsigned int U;
                            13461 ; 77   |} lradc_ctrl_type;
                            13462 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            13463 ; 79   |
                            13464 ; 80   |
                            13465 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            13466 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            13467 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            13468 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            13469 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            13470 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            13471 ; 87   |
                            13472 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            13473 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            13474 ; 90   |
                            13475 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            13476 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            13477 ; 93   |
                            13478 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            13479 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            13480 ; 96   |
                            13481 ; 97   |
                            13482 ; 98   |typedef union               
                            13483 ; 99   |{
                            13484 ; 100  |    struct {
                            13485 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            13486 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            13487 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            13488 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            13489 ; 105  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13490 ; 106  |    unsigned int I;
                            13491 ; 107  |} lradc_thrsh_type;
                            13492 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            13493 ; 109  |
                            13494 ; 110  |
                            13495 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            13496 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            13497 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            13498 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            13499 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            13500 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            13501 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            13502 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            13503 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            13504 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            13505 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            13506 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            13507 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            13508 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            13509 ; 125  |
                            13510 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            13511 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            13512 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            13513 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            13514 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            13515 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            13516 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            13517 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            13518 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            13519 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            13520 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            13521 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            13522 ; 138  |
                            13523 ; 139  |
                            13524 ; 140  |
                            13525 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            13526 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            13527 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            13528 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            13529 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            13530 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            13531 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            13532 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            13533 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            13534 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            13535 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            13536 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            13537 ; 153  |
                            13538 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13539 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            13540 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            13541 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            13542 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            13543 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            13544 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            13545 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            13546 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            13547 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            13548 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            13549 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            13550 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            13551 ; 167  |
                            13552 ; 168  |typedef union               
                            13553 ; 169  |{
                            13554 ; 170  |    struct {
                            13555 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            13556 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            13557 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            13558 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            13559 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            13560 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            13561 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            13562 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            13563 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            13564 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                            13565 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            13566 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            13567 ; 183  |    } B;
                            13568 ; 184  |    unsigned int I;
                            13569 ; 185  |} lradc_result_type;
                            13570 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            13571 ; 187  |
                            13572 ; 188  |
                            13573 ; 189  |
                            13574 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            13575 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            13576 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            13577 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            13578 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13579 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            13580 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            13581 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            13582 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            13583 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            13584 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            13585 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            13586 ; 202  |
                            13587 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            13588 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13589 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            13590 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            13591 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            13592 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            13593 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            13594 ; 210  |
                            13595 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13596 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            13597 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            13598 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            13599 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            13600 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                            13601 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            13602 ; 218  |
                            13603 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            13604 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                            13605 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            13606 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            13607 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            13608 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            13609 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            13610 ; 226  |
                            13611 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            13612 ; 228  |
                            13613 ; 229  |
                            13614 ; 230  |
                            13615 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            13616 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            13617 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            13618 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            13619 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            13620 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            13621 ; 237  |
                            13622 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            13623 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            13624 ; 240  |
                            13625 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            13626 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            13627 ; 243  |
                            13628 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            13629 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            13630 ; 246  |
                            13631 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            13632 ; 248  |
                            13633 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            13634 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            13635 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            13636 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            13637 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            13638 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            13639 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            13640 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            13641 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            13642 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            13643 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13644 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            13645 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            13646 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            13647 ; 263  |
                            13648 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            13649 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            13650 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            13651 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            13652 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            13653 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            13654 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            13655 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            13656 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            13657 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            13658 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            13659 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            13660 ; 276  |
                            13661 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            13662 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            13663 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            13664 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            13665 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                            13666 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            13667 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            13668 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            13669 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            13670 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            13671 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            13672 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            13673 ; 289  |
                            13674 ; 290  |
                            13675 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            13676 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            13677 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            13678 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            13679 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            13680 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            13681 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            13682 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            13683 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            13684 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            13685 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            13686 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            13687 ; 303  |
                            13688 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            13689 ; 305  |
                            13690 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            13691 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            13692 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13693 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            13694 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13695 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            13696 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            13697 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            13698 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            13699 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            13700 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            13701 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            13702 ; 318  |
                            13703 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            13704 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13705 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            13706 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            13707 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            13708 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            13709 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            13710 ; 326  |
                            13711 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            13712 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            13713 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            13714 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            13715 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            13716 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            13717 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            13718 ; 334  |
                            13719 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            13720 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            13721 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            13722 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            13723 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            13724 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            13725 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            13726 ; 342  |
                            13727 ; 343  |
                            13728 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            13729 ; 345  |
                            13730 ; 346  |
                            13731 ; 347  |
                            13732 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            13733 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            13734 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            13735 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            13736 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            13737 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            13738 ; 354  |
                            13739 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            13740 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            13741 ; 357  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13742 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            13743 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            13744 ; 360  |
                            13745 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            13746 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            13747 ; 363  |
                            13748 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            13749 ; 365  |
                            13750 ; 366  |
                            13751 ; 367  |
                            13752 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            13753 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            13754 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            13755 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            13756 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            13757 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            13758 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            13759 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            13760 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            13761 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            13762 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            13763 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            13764 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            13765 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            13766 ; 382  |
                            13767 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            13768 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            13769 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            13770 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            13771 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            13772 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            13773 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            13774 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            13775 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            13776 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            13777 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            13778 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            13779 ; 395  |
                            13780 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            13781 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            13782 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            13783 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            13784 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            13785 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            13786 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            13787 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            13788 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13789 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            13790 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            13791 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            13792 ; 408  |
                            13793 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            13794 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            13795 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            13796 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            13797 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            13798 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            13799 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            13800 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            13801 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            13802 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            13803 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            13804 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            13805 ; 421  |
                            13806 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            13807 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13808 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13809 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13810 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13811 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13812 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13813 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13814 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13815 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            13816 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            13817 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            13818 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            13819 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            13820 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            13821 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            13822 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            13823 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            13824 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            13825 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            13826 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            13827 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            13828 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            13829 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            13830 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            13831 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            13832 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            13833 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            13834 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            13835 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            13836 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            13837 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            13838 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            13839 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            13840 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13841 ; 457  |
                            13842 ; 458  |//Needed by button.asm
                            13843 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            13844 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            13845 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            13846 ; 462  |
                            13847 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13848 ; 464  |
                            13849 ; 465  |#endif
                            13850 ; 466  |
                            13851 ; 467  |
                            13852 
                            13854 
                            13855 ; 27   |#include "regspwm.h"
                            13856 
                            13858 
                            13859 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13860 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            13861 ; 3    |// Filename: regspwm.inc
                            13862 ; 4    |// Description: Register definitions for PWM interface
                            13863 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            13864 ; 6    |// The following naming conventions are followed in this file.
                            13865 ; 7    |// All registers are named using the format...
                            13866 ; 8    |//     HW_<module>_<regname>
                            13867 ; 9    |// where <module> is the module name which can be any of the following...
                            13868 ; 10   |//     USB20
                            13869 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            13870 ; 12   |// module name includes a number starting from 0 for the first instance of
                            13871 ; 13   |// that module)
                            13872 ; 14   |// <regname> is the specific register within that module
                            13873 ; 15   |// We also define the following...
                            13874 ; 16   |//     HW_<module>_<regname>_BITPOS
                            13875 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13876 ; 18   |//     HW_<module>_<regname>_SETMASK
                            13877 ; 19   |// which does something else, and
                            13878 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            13879 ; 21   |// which does something else.
                            13880 ; 22   |// Other rules
                            13881 ; 23   |//     All caps
                            13882 ; 24   |//     Numeric identifiers start at 0
                            13883 ; 25   |#if !(defined(regspwminc))
                            13884 ; 26   |#define regspwminc 1
                            13885 ; 27   |
                            13886 ; 28   |#include "types.h"
                            13887 
                            13889 
                            13890 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13891 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13892 ; 3    |//
                            13893 ; 4    |// Filename: types.h
                            13894 ; 5    |// Description: Standard data types
                            13895 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13896 ; 7    |
                            13897 ; 8    |#ifndef _TYPES_H
                            13898 ; 9    |#define _TYPES_H
                            13899 ; 10   |
                            13900 ; 11   |// TODO:  move this outta here!
                            13901 ; 12   |#if !defined(NOERROR)
                            13902 ; 13   |#define NOERROR 0
                            13903 ; 14   |#define SUCCESS 0
                            13904 ; 15   |#endif 
                            13905 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13906 ; 17   |#define SUCCESS  0
                            13907 ; 18   |#endif
                            13908 ; 19   |#if !defined(ERROR)
                            13909 ; 20   |#define ERROR   -1
                            13910 ; 21   |#endif
                            13911 ; 22   |#if !defined(FALSE)
                            13912 ; 23   |#define FALSE 0
                            13913 ; 24   |#endif
                            13914 ; 25   |#if !defined(TRUE)
                            13915 ; 26   |#define TRUE  1
                            13916 ; 27   |#endif
                            13917 ; 28   |
                            13918 ; 29   |#if !defined(NULL)
                            13919 ; 30   |#define NULL 0
                            13920 ; 31   |#endif
                            13921 ; 32   |
                            13922 ; 33   |#define MAX_INT     0x7FFFFF
                            13923 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13924 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13925 ; 36   |#define MAX_ULONG   (-1) 
                            13926 ; 37   |
                            13927 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13928 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13929 ; 40   |
                            13930 ; 41   |
                            13931 ; 42   |#define BYTE    unsigned char       // btVarName
                            13932 ; 43   |#define CHAR    signed char         // cVarName
                            13933 ; 44   |#define USHORT  unsigned short      // usVarName
                            13934 ; 45   |#define SHORT   unsigned short      // sVarName
                            13935 ; 46   |#define WORD    unsigned int        // wVarName
                            13936 ; 47   |#define INT     signed int          // iVarName
                            13937 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13938 ; 49   |#define LONG    signed long         // lVarName
                            13939 ; 50   |#define BOOL    unsigned int        // bVarName
                            13940 ; 51   |#define FRACT   _fract              // frVarName
                            13941 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13942 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13943 ; 54   |#define FLOAT   float               // fVarName
                            13944 ; 55   |#define DBL     double              // dVarName
                            13945 ; 56   |#define ENUM    enum                // eVarName
                            13946 ; 57   |#define CMX     _complex            // cmxVarName
                            13947 ; 58   |typedef WORD UCS3;                   // 
                            13948 ; 59   |
                            13949 ; 60   |#define UINT16  unsigned short
                            13950 ; 61   |#define UINT8   unsigned char   
                            13951 ; 62   |#define UINT32  unsigned long
                            13952 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13953 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13954 ; 65   |#define WCHAR   UINT16
                            13955 ; 66   |
                            13956 ; 67   |//UINT128 is 16 bytes or 6 words
                            13957 ; 68   |typedef struct UINT128_3500 {   
                            13958 ; 69   |    int val[6];     
                            13959 ; 70   |} UINT128_3500;
                            13960 ; 71   |
                            13961 ; 72   |#define UINT128   UINT128_3500
                            13962 ; 73   |
                            13963 ; 74   |// Little endian word packed byte strings:   
                            13964 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13965 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13966 ; 77   |// Little endian word packed byte strings:   
                            13967 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13968 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13969 ; 80   |
                            13970 ; 81   |// Declare Memory Spaces To Use When Coding
                            13971 ; 82   |// A. Sector Buffers
                            13972 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13973 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13974 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13975 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13976 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13977 ; 88   |// B. Media DDI Memory
                            13978 ; 89   |#define MEDIA_DDI_MEM _Y
                            13979 ; 90   |
                            13980 ; 91   |
                            13981 ; 92   |
                            13982 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13983 ; 94   |// Examples of circular pointers:
                            13984 ; 95   |//    INT CIRC cpiVarName
                            13985 ; 96   |//    DWORD CIRC cpdwVarName
                            13986 ; 97   |
                            13987 ; 98   |#define RETCODE INT                 // rcVarName
                            13988 ; 99   |
                            13989 ; 100  |// generic bitfield structure
                            13990 ; 101  |struct Bitfield {
                            13991 ; 102  |    unsigned int B0  :1;
                            13992 ; 103  |    unsigned int B1  :1;
                            13993 ; 104  |    unsigned int B2  :1;
                            13994 ; 105  |    unsigned int B3  :1;
                            13995 ; 106  |    unsigned int B4  :1;
                            13996 ; 107  |    unsigned int B5  :1;
                            13997 ; 108  |    unsigned int B6  :1;
                            13998 ; 109  |    unsigned int B7  :1;
                            13999 ; 110  |    unsigned int B8  :1;
                            14000 ; 111  |    unsigned int B9  :1;
                            14001 ; 112  |    unsigned int B10 :1;
                            14002 ; 113  |    unsigned int B11 :1;
                            14003 ; 114  |    unsigned int B12 :1;
                            14004 ; 115  |    unsigned int B13 :1;
                            14005 ; 116  |    unsigned int B14 :1;
                            14006 ; 117  |    unsigned int B15 :1;
                            14007 ; 118  |    unsigned int B16 :1;
                            14008 ; 119  |    unsigned int B17 :1;
                            14009 ; 120  |    unsigned int B18 :1;
                            14010 ; 121  |    unsigned int B19 :1;
                            14011 ; 122  |    unsigned int B20 :1;
                            14012 ; 123  |    unsigned int B21 :1;
                            14013 ; 124  |    unsigned int B22 :1;
                            14014 ; 125  |    unsigned int B23 :1;
                            14015 ; 126  |};
                            14016 ; 127  |
                            14017 ; 128  |union BitInt {
                            14018 ; 129  |        struct Bitfield B;
                            14019 ; 130  |        int        I;
                            14020 ; 131  |};
                            14021 ; 132  |
                            14022 ; 133  |#define MAX_MSG_LENGTH 10
                            14023 ; 134  |struct CMessage
                            14024 ; 135  |{
                            14025 ; 136  |        unsigned int m_uLength;
                            14026 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14027 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14028 ; 139  |
                            14029 ; 140  |typedef struct {
                            14030 ; 141  |    WORD m_wLength;
                            14031 ; 142  |    WORD m_wMessage;
                            14032 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14033 ; 144  |} Message;
                            14034 ; 145  |
                            14035 ; 146  |struct MessageQueueDescriptor
                            14036 ; 147  |{
                            14037 ; 148  |        int *m_pBase;
                            14038 ; 149  |        int m_iModulo;
                            14039 ; 150  |        int m_iSize;
                            14040 ; 151  |        int *m_pHead;
                            14041 ; 152  |        int *m_pTail;
                            14042 ; 153  |};
                            14043 ; 154  |
                            14044 ; 155  |struct ModuleEntry
                            14045 ; 156  |{
                            14046 ; 157  |    int m_iSignaledEventMask;
                            14047 ; 158  |    int m_iWaitEventMask;
                            14048 ; 159  |    int m_iResourceOfCode;
                            14049 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14050 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14051 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14052 ; 163  |    int m_uTimeOutHigh;
                            14053 ; 164  |    int m_uTimeOutLow;
                            14054 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14055 ; 166  |};
                            14056 ; 167  |
                            14057 ; 168  |union WaitMask{
                            14058 ; 169  |    struct B{
                            14059 ; 170  |        unsigned int m_bNone     :1;
                            14060 ; 171  |        unsigned int m_bMessage  :1;
                            14061 ; 172  |        unsigned int m_bTimer    :1;
                            14062 ; 173  |        unsigned int m_bButton   :1;
                            14063 ; 174  |    } B;
                            14064 ; 175  |    int I;
                            14065 ; 176  |} ;
                            14066 ; 177  |
                            14067 ; 178  |
                            14068 ; 179  |struct Button {
                            14069 ; 180  |        WORD wButtonEvent;
                            14070 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14071 ; 182  |};
                            14072 ; 183  |
                            14073 ; 184  |struct Message {
                            14074 ; 185  |        WORD wMsgLength;
                            14075 ; 186  |        WORD wMsgCommand;
                            14076 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14077 ; 188  |};
                            14078 ; 189  |
                            14079 ; 190  |union EventTypes {
                            14080 ; 191  |        struct CMessage msg;
                            14081 ; 192  |        struct Button Button ;
                            14082 ; 193  |        struct Message Message;
                            14083 ; 194  |};
                            14084 ; 195  |
                            14085 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14086 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14087 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14088 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14089 ; 200  |
                            14090 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14091 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14092 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14093 ; 204  |
                            14094 ; 205  |#if DEBUG
                            14095 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14096 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14097 ; 208  |#else 
                            14098 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14099 ; 210  |#define DebugBuildAssert(x)    
                            14100 ; 211  |#endif
                            14101 ; 212  |
                            14102 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14103 ; 214  |//  #pragma asm
                            14104 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14105 ; 216  |//  #pragma endasm
                            14106 ; 217  |
                            14107 ; 218  |
                            14108 ; 219  |#ifdef COLOR_262K
                            14109 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14110 ; 221  |#elif defined(COLOR_65K)
                            14111 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14112 ; 223  |#else
                            14113 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14114 ; 225  |#endif
                            14115 ; 226  |    
                            14116 ; 227  |#endif // #ifndef _TYPES_H
                            14117 
                            14119 
                            14120 ; 29   |
                            14121 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14122 ; 31   |//   Pulse Width Modulator STMP Registers 
                            14123 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14124 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            14125 ; 34   |
                            14126 ; 35   |
                            14127 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14128 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            14129 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            14130 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            14131 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            14132 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            14133 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            14134 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            14135 ; 44   |
                            14136 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            14137 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            14138 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            14139 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            14140 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            14141 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            14142 ; 51   |
                            14143 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            14144 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14145 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            14146 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            14147 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            14148 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            14149 ; 58   |
                            14150 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            14151 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            14152 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            14153 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            14154 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            14155 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            14156 ; 65   |
                            14157 ; 66   |typedef union               
                            14158 ; 67   |{
                            14159 ; 68   |    struct {
                            14160 ; 69   |        int PWM0_EN                    :1;
                            14161 ; 70   |        int PWM1_EN                    :1;
                            14162 ; 71   |        int PWM2_EN                    :1;
                            14163 ; 72   |        int PWM3_EN                    :1;
                            14164 ; 73   |        int RSVD0                      :4;
                            14165 ; 74   |        int CDIV                       :2;
                            14166 ; 75   |        int RSVD1                      :13;
                            14167 ; 76   |        int MSTR_EN                    :1;
                            14168 ; 77   |    } B;
                            14169 ; 78   |    int I;
                            14170 ; 79   |} pwmcsr_type;
                            14171 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            14172 ; 81   |
                            14173 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            14174 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            14175 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            14176 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            14177 ; 86   |
                            14178 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            14179 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            14180 ; 89   |
                            14181 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            14182 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            14183 ; 92   |
                            14184 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            14185 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            14186 ; 95   |
                            14187 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            14188 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            14189 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            14190 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            14191 ; 100  |
                            14192 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            14193 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            14194 ; 103  |
                            14195 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            14196 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            14197 ; 106  |
                            14198 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14199 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            14200 ; 109  |
                            14201 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            14202 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            14203 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            14204 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            14205 ; 114  |
                            14206 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            14207 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            14208 ; 117  |
                            14209 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                            14210 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            14211 ; 120  |
                            14212 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            14213 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            14214 ; 123  |
                            14215 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            14216 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            14217 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            14218 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            14219 ; 128  |
                            14220 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            14221 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            14222 ; 131  |
                            14223 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            14224 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            14225 ; 134  |
                            14226 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            14227 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            14228 ; 137  |
                            14229 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14230 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            14231 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            14232 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            14233 ; 142  |
                            14234 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            14235 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            14236 ; 145  |
                            14237 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            14238 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            14239 ; 148  |
                            14240 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            14241 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            14242 ; 151  |
                            14243 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14244 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            14245 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            14246 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            14247 ; 156  |
                            14248 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            14249 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            14250 ; 159  |
                            14251 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            14252 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14253 ; 162  |
                            14254 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            14255 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            14256 ; 165  |
                            14257 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            14258 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            14259 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            14260 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            14261 ; 170  |
                            14262 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            14263 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            14264 ; 173  |
                            14265 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            14266 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            14267 ; 176  |
                            14268 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            14269 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            14270 ; 179  |
                            14271 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            14272 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            14273 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            14274 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            14275 ; 184  |
                            14276 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            14277 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            14278 ; 187  |
                            14279 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            14280 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            14281 ; 190  |
                            14282 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            14283 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            14284 ; 193  |
                            14285 ; 194  |typedef union               
                            14286 ; 195  |{
                            14287 ; 196  |    struct {
                            14288 ; 197  |       int ACTIVE                    :12;
                            14289 ; 198  |       int INACTIVE                  :12;
                            14290 ; 199  |    } B;
                            14291 ; 200  |    int I;
                            14292 ; 201  |} pwmchan_type;
                            14293 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            14294 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            14295 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            14296 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            14297 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            14298 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            14299 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            14300 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            14301 ; 210  |
                            14302 ; 211  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14303 ; 212  |
                            14304 ; 213  |
                            14305 ; 214  |
                            14306 ; 215  |
                            14307 
                            14309 
                            14310 ; 28   |#include "regsrevision.h"
                            14311 
                            14313 
                            14314 ; 1    |#if !(defined(__HW_REVR))
                            14315 ; 2    |#define __HW_REVR 1
                            14316 ; 3    |
                            14317 ; 4    |
                            14318 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            14319 ; 6    |
                            14320 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            14321 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            14322 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            14323 ; 10   |
                            14324 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            14325 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            14326 ; 13   |
                            14327 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            14328 ; 15   |
                            14329 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            14330 ; 17   |
                            14331 ; 18   |
                            14332 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            14333 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            14334 ; 21   |//  June15 2004: C struct updated to be correct: 
                            14335 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            14336 ; 23   |typedef union               
                            14337 ; 24   |{
                            14338 ; 25   |    struct {
                            14339 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            14340 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            14341 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            14342 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            14343 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            14344 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            14345 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            14346 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            14347 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            14348 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            14349 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            14350 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            14351 ; 38   |    } B;
                            14352 ; 39   |
                            14353 ; 40   |    int I;
                            14354 ; 41   |
                            14355 ; 42   |} revr_type;
                            14356 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            14357 ; 44   |
                            14358 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            14359 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            14360 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            14361 ; 48   |
                            14362 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14363 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            14364 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            14365 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            14366 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            14367 ; 54   |
                            14368 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            14369 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            14370 ; 57   |
                            14371 ; 58   |#endif //!@def(__HW_REVR)
                            14372 ; 59   |
                            14373 
                            14375 
                            14376 ; 29   |#include "regsrtc.h"
                            14377 
                            14379 
                            14380 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14381 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14382 ; 3    |// Filename: regsrtc.inc
                            14383 ; 4    |// Description: Register definitions for RTC interface
                            14384 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14385 ; 6    |// The following naming conventions are followed in this file.
                            14386 ; 7    |// All registers are named using the format...
                            14387 ; 8    |//     HW_<module>_<regname>
                            14388 ; 9    |// where <module> is the module name which can be any of the following...
                            14389 ; 10   |//     USB20
                            14390 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14391 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14392 ; 13   |// that module)
                            14393 ; 14   |// <regname> is the specific register within that module
                            14394 ; 15   |// We also define the following...
                            14395 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14396 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14397 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14398 ; 19   |// which does something else, and
                            14399 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14400 ; 21   |// which does something else.
                            14401 ; 22   |// Other rules
                            14402 ; 23   |//     All caps
                            14403 ; 24   |//     Numeric identifiers start at 0
                            14404 ; 25   |#if !(defined(regsrtcinc))
                            14405 ; 26   |#define regsrtcinc 1
                            14406 ; 27   |
                            14407 ; 28   |#include "types.h"
                            14408 
                            14410 
                            14411 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14412 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14413 ; 3    |//
                            14414 ; 4    |// Filename: types.h
                            14415 ; 5    |// Description: Standard data types
                            14416 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14417 ; 7    |
                            14418 ; 8    |#ifndef _TYPES_H
                            14419 ; 9    |#define _TYPES_H
                            14420 ; 10   |
                            14421 ; 11   |// TODO:  move this outta here!
                            14422 ; 12   |#if !defined(NOERROR)
                            14423 ; 13   |#define NOERROR 0
                            14424 ; 14   |#define SUCCESS 0
                            14425 ; 15   |#endif 
                            14426 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14427 ; 17   |#define SUCCESS  0
                            14428 ; 18   |#endif
                            14429 ; 19   |#if !defined(ERROR)
                            14430 ; 20   |#define ERROR   -1
                            14431 ; 21   |#endif
                            14432 ; 22   |#if !defined(FALSE)
                            14433 ; 23   |#define FALSE 0
                            14434 ; 24   |#endif
                            14435 ; 25   |#if !defined(TRUE)
                            14436 ; 26   |#define TRUE  1
                            14437 ; 27   |#endif
                            14438 ; 28   |
                            14439 ; 29   |#if !defined(NULL)
                            14440 ; 30   |#define NULL 0
                            14441 ; 31   |#endif
                            14442 ; 32   |
                            14443 ; 33   |#define MAX_INT     0x7FFFFF
                            14444 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14445 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14446 ; 36   |#define MAX_ULONG   (-1) 
                            14447 ; 37   |
                            14448 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14449 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14450 ; 40   |
                            14451 ; 41   |
                            14452 ; 42   |#define BYTE    unsigned char       // btVarName
                            14453 ; 43   |#define CHAR    signed char         // cVarName
                            14454 ; 44   |#define USHORT  unsigned short      // usVarName
                            14455 ; 45   |#define SHORT   unsigned short      // sVarName
                            14456 ; 46   |#define WORD    unsigned int        // wVarName
                            14457 ; 47   |#define INT     signed int          // iVarName
                            14458 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14459 ; 49   |#define LONG    signed long         // lVarName
                            14460 ; 50   |#define BOOL    unsigned int        // bVarName
                            14461 ; 51   |#define FRACT   _fract              // frVarName
                            14462 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14463 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14464 ; 54   |#define FLOAT   float               // fVarName
                            14465 ; 55   |#define DBL     double              // dVarName
                            14466 ; 56   |#define ENUM    enum                // eVarName
                            14467 ; 57   |#define CMX     _complex            // cmxVarName
                            14468 ; 58   |typedef WORD UCS3;                   // 
                            14469 ; 59   |
                            14470 ; 60   |#define UINT16  unsigned short
                            14471 ; 61   |#define UINT8   unsigned char   
                            14472 ; 62   |#define UINT32  unsigned long
                            14473 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14474 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14475 ; 65   |#define WCHAR   UINT16
                            14476 ; 66   |
                            14477 ; 67   |//UINT128 is 16 bytes or 6 words
                            14478 ; 68   |typedef struct UINT128_3500 {   
                            14479 ; 69   |    int val[6];     
                            14480 ; 70   |} UINT128_3500;
                            14481 ; 71   |
                            14482 ; 72   |#define UINT128   UINT128_3500
                            14483 ; 73   |
                            14484 ; 74   |// Little endian word packed byte strings:   
                            14485 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14486 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14487 ; 77   |// Little endian word packed byte strings:   
                            14488 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14489 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14490 ; 80   |
                            14491 ; 81   |// Declare Memory Spaces To Use When Coding
                            14492 ; 82   |// A. Sector Buffers
                            14493 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14494 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14495 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14496 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14497 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14498 ; 88   |// B. Media DDI Memory
                            14499 ; 89   |#define MEDIA_DDI_MEM _Y
                            14500 ; 90   |
                            14501 ; 91   |
                            14502 ; 92   |
                            14503 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14504 ; 94   |// Examples of circular pointers:
                            14505 ; 95   |//    INT CIRC cpiVarName
                            14506 ; 96   |//    DWORD CIRC cpdwVarName
                            14507 ; 97   |
                            14508 ; 98   |#define RETCODE INT                 // rcVarName
                            14509 ; 99   |
                            14510 ; 100  |// generic bitfield structure
                            14511 ; 101  |struct Bitfield {
                            14512 ; 102  |    unsigned int B0  :1;
                            14513 ; 103  |    unsigned int B1  :1;
                            14514 ; 104  |    unsigned int B2  :1;
                            14515 ; 105  |    unsigned int B3  :1;
                            14516 ; 106  |    unsigned int B4  :1;
                            14517 ; 107  |    unsigned int B5  :1;
                            14518 ; 108  |    unsigned int B6  :1;
                            14519 ; 109  |    unsigned int B7  :1;
                            14520 ; 110  |    unsigned int B8  :1;
                            14521 ; 111  |    unsigned int B9  :1;
                            14522 ; 112  |    unsigned int B10 :1;
                            14523 ; 113  |    unsigned int B11 :1;
                            14524 ; 114  |    unsigned int B12 :1;
                            14525 ; 115  |    unsigned int B13 :1;
                            14526 ; 116  |    unsigned int B14 :1;
                            14527 ; 117  |    unsigned int B15 :1;
                            14528 ; 118  |    unsigned int B16 :1;
                            14529 ; 119  |    unsigned int B17 :1;
                            14530 ; 120  |    unsigned int B18 :1;
                            14531 ; 121  |    unsigned int B19 :1;
                            14532 ; 122  |    unsigned int B20 :1;
                            14533 ; 123  |    unsigned int B21 :1;
                            14534 ; 124  |    unsigned int B22 :1;
                            14535 ; 125  |    unsigned int B23 :1;
                            14536 ; 126  |};
                            14537 ; 127  |
                            14538 ; 128  |union BitInt {
                            14539 ; 129  |        struct Bitfield B;
                            14540 ; 130  |        int        I;
                            14541 ; 131  |};
                            14542 ; 132  |
                            14543 ; 133  |#define MAX_MSG_LENGTH 10
                            14544 ; 134  |struct CMessage
                            14545 ; 135  |{
                            14546 ; 136  |        unsigned int m_uLength;
                            14547 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14548 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14549 ; 139  |
                            14550 ; 140  |typedef struct {
                            14551 ; 141  |    WORD m_wLength;
                            14552 ; 142  |    WORD m_wMessage;
                            14553 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14554 ; 144  |} Message;
                            14555 ; 145  |
                            14556 ; 146  |struct MessageQueueDescriptor
                            14557 ; 147  |{
                            14558 ; 148  |        int *m_pBase;
                            14559 ; 149  |        int m_iModulo;
                            14560 ; 150  |        int m_iSize;
                            14561 ; 151  |        int *m_pHead;
                            14562 ; 152  |        int *m_pTail;
                            14563 ; 153  |};
                            14564 ; 154  |
                            14565 ; 155  |struct ModuleEntry
                            14566 ; 156  |{
                            14567 ; 157  |    int m_iSignaledEventMask;
                            14568 ; 158  |    int m_iWaitEventMask;
                            14569 ; 159  |    int m_iResourceOfCode;
                            14570 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14571 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14572 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14573 ; 163  |    int m_uTimeOutHigh;
                            14574 ; 164  |    int m_uTimeOutLow;
                            14575 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14576 ; 166  |};
                            14577 ; 167  |
                            14578 ; 168  |union WaitMask{
                            14579 ; 169  |    struct B{
                            14580 ; 170  |        unsigned int m_bNone     :1;
                            14581 ; 171  |        unsigned int m_bMessage  :1;
                            14582 ; 172  |        unsigned int m_bTimer    :1;
                            14583 ; 173  |        unsigned int m_bButton   :1;
                            14584 ; 174  |    } B;
                            14585 ; 175  |    int I;
                            14586 ; 176  |} ;
                            14587 ; 177  |
                            14588 ; 178  |
                            14589 ; 179  |struct Button {
                            14590 ; 180  |        WORD wButtonEvent;
                            14591 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14592 ; 182  |};
                            14593 ; 183  |
                            14594 ; 184  |struct Message {
                            14595 ; 185  |        WORD wMsgLength;
                            14596 ; 186  |        WORD wMsgCommand;
                            14597 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14598 ; 188  |};
                            14599 ; 189  |
                            14600 ; 190  |union EventTypes {
                            14601 ; 191  |        struct CMessage msg;
                            14602 ; 192  |        struct Button Button ;
                            14603 ; 193  |        struct Message Message;
                            14604 ; 194  |};
                            14605 ; 195  |
                            14606 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14607 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14608 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14609 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14610 ; 200  |
                            14611 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14612 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14613 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14614 ; 204  |
                            14615 ; 205  |#if DEBUG
                            14616 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14617 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14618 ; 208  |#else 
                            14619 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14620 ; 210  |#define DebugBuildAssert(x)    
                            14621 ; 211  |#endif
                            14622 ; 212  |
                            14623 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14624 ; 214  |//  #pragma asm
                            14625 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14626 ; 216  |//  #pragma endasm
                            14627 ; 217  |
                            14628 ; 218  |
                            14629 ; 219  |#ifdef COLOR_262K
                            14630 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14631 ; 221  |#elif defined(COLOR_65K)
                            14632 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14633 ; 223  |#else
                            14634 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14635 ; 225  |#endif
                            14636 ; 226  |    
                            14637 ; 227  |#endif // #ifndef _TYPES_H
                            14638 
                            14640 
                            14641 ; 29   |
                            14642 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14643 ; 31   |
                            14644 ; 32   |//   RTC STMP Registers 
                            14645 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            14646 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14647 ; 35   |
                            14648 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            14649 ; 37   |
                            14650 ; 38   |
                            14651 ; 39   |
                            14652 ; 40   |
                            14653 ; 41   |
                            14654 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            14655 ; 43   |
                            14656 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            14657 ; 45   |
                            14658 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            14659 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            14660 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            14661 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            14662 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            14663 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            14664 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            14665 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            14666 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            14667 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            14668 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14669 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            14670 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            14671 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            14672 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            14673 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            14674 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            14675 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            14676 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            14677 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            14678 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            14679 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            14680 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            14681 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            14682 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            14683 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            14684 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            14685 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            14686 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            14687 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            14688 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            14689 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            14690 ; 78   |
                            14691 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            14692 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                            14693 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            14694 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            14695 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            14696 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            14697 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            14698 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            14699 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            14700 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            14701 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            14702 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            14703 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            14704 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            14705 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            14706 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            14707 ; 95   |
                            14708 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            14709 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            14710 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            14711 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            14712 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            14713 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14714 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            14715 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            14716 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            14717 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            14718 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            14719 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            14720 ; 108  |
                            14721 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            14722 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            14723 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            14724 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            14725 ; 113  |
                            14726 ; 114  |
                            14727 ; 115  |typedef union               
                            14728 ; 116  |{
                            14729 ; 117  |    struct {
                            14730 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            14731 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            14732 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            14733 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            14734 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            14735 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            14736 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            14737 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            14738 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            14739 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            14740 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            14741 ; 129  |    } B;
                            14742 ; 130  |    int I;
                            14743 ; 131  |    unsigned int U;
                            14744 ; 132  |} rtc_csr_type;
                            14745 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            14746 ; 134  |
                            14747 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            14748 ; 136  |
                            14749 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            14750 ; 138  |
                            14751 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            14752 ; 140  |
                            14753 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            14754 ; 142  |
                            14755 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            14756 ; 144  |
                            14757 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            14758 ; 146  |
                            14759 ; 147  |typedef union               
                            14760 ; 148  |{
                            14761 ; 149  |    struct {
                            14762 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            14763 ; 151  |    } B;
                            14764 ; 152  |    int I;
                            14765 ; 153  |    unsigned int U;
                            14766 ; 154  |} rtc_mseconds0_type;
                            14767 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            14768 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            14769 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            14770 ; 158  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14771 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            14772 ; 160  |
                            14773 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            14774 ; 162  |
                            14775 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            14776 ; 164  |
                            14777 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            14778 ; 166  |
                            14779 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            14780 ; 168  |
                            14781 ; 169  |typedef union               
                            14782 ; 170  |{
                            14783 ; 171  |    struct {
                            14784 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            14785 ; 173  |    } B;
                            14786 ; 174  |    int I;
                            14787 ; 175  |    unsigned int U;
                            14788 ; 176  |} rtc_mseconds1_type;
                            14789 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            14790 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            14791 ; 179  |
                            14792 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            14793 ; 181  |#define HW_RTC_UP_OFFSET 2
                            14794 ; 182  |
                            14795 ; 183  |
                            14796 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            14797 ; 185  |
                            14798 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            14799 ; 187  |
                            14800 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            14801 ; 189  |
                            14802 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            14803 ; 191  |
                            14804 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            14805 ; 193  |
                            14806 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            14807 ; 195  |
                            14808 ; 196  |typedef union               
                            14809 ; 197  |{
                            14810 ; 198  |    struct {
                            14811 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            14812 ; 200  |    } B;
                            14813 ; 201  |    int I;
                            14814 ; 202  |    unsigned int U;
                            14815 ; 203  |} rtc_watchdog_type;
                            14816 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            14817 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            14818 ; 206  |
                            14819 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            14820 ; 208  |
                            14821 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            14822 ; 210  |
                            14823 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            14824 ; 212  |
                            14825 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            14826 ; 214  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14827 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            14828 ; 216  |
                            14829 ; 217  |typedef union               
                            14830 ; 218  |{
                            14831 ; 219  |    struct {
                            14832 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            14833 ; 221  |    } B;
                            14834 ; 222  |    int I;
                            14835 ; 223  |    unsigned int U;
                            14836 ; 224  |} rtc_alarm0_type;
                            14837 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            14838 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            14839 ; 227  |
                            14840 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            14841 ; 229  |
                            14842 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            14843 ; 231  |
                            14844 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            14845 ; 233  |
                            14846 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            14847 ; 235  |
                            14848 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            14849 ; 237  |
                            14850 ; 238  |typedef union               
                            14851 ; 239  |{
                            14852 ; 240  |    struct {
                            14853 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            14854 ; 242  |    } B;
                            14855 ; 243  |    int I;
                            14856 ; 244  |    unsigned int U;
                            14857 ; 245  |} rtc_alarm1_type;
                            14858 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            14859 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            14860 ; 248  |
                            14861 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            14862 ; 250  |
                            14863 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            14864 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            14865 ; 253  |
                            14866 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            14867 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            14868 ; 256  |
                            14869 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            14870 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            14871 ; 259  |
                            14872 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            14873 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            14874 ; 262  |
                            14875 ; 263  |typedef union               
                            14876 ; 264  |{
                            14877 ; 265  |    struct {
                            14878 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            14879 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            14880 ; 268  |    } B;
                            14881 ; 269  |    int I;
                            14882 ; 270  |    unsigned int U;
                            14883 ; 271  |} rtc_xtaldivide_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14884 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            14885 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            14886 ; 274  |
                            14887 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            14888 ; 276  |
                            14889 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            14890 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            14891 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            14892 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            14893 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            14894 ; 282  |
                            14895 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            14896 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            14897 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            14898 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            14899 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            14900 ; 288  |
                            14901 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            14902 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            14903 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            14904 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            14905 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            14906 ; 294  |
                            14907 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            14908 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            14909 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            14910 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            14911 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            14912 ; 300  |
                            14913 ; 301  |typedef union               
                            14914 ; 302  |{
                            14915 ; 303  |   struct {
                            14916 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            14917 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            14918 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            14919 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            14920 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            14921 ; 309  |   } B;
                            14922 ; 310  |    int I;
                            14923 ; 311  |    unsigned int U;
                            14924 ; 312  |} rtc_PERSISTENT0_type;
                            14925 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            14926 ; 314  |
                            14927 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            14928 ; 316  |
                            14929 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            14930 ; 318  |
                            14931 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            14932 ; 320  |
                            14933 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            14934 ; 322  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14935 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            14936 ; 324  |
                            14937 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            14938 ; 326  |
                            14939 ; 327  |
                            14940 ; 328  |typedef union               
                            14941 ; 329  |{
                            14942 ; 330  |    struct {
                            14943 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            14944 ; 332  |    } B;
                            14945 ; 333  |    int I;
                            14946 ; 334  |    unsigned int U;
                            14947 ; 335  |} rtc_PERSISTENT1_type;
                            14948 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            14949 ; 337  |
                            14950 ; 338  |
                            14951 ; 339  |#endif
                            14952 ; 340  |
                            14953 ; 341  |
                            14954 ; 342  |
                            14955 ; 343  |
                            14956 ; 344  |
                            14957 ; 345  |
                            14958 ; 346  |
                            14959 ; 347  |
                            14960 ; 348  |
                            14961 ; 349  |
                            14962 ; 350  |
                            14963 ; 351  |
                            14964 ; 352  |
                            14965 ; 353  |
                            14966 
                            14968 
                            14969 ; 30   |#include "regsspare.h"
                            14970 
                            14972 
                            14973 ; 1    |#if !(defined(RESGSSPARE_INC))
                            14974 ; 2    |#define RESGSSPARE_INC 1
                            14975 ; 3    |
                            14976 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            14977 ; 5    |
                            14978 ; 6    |
                            14979 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            14980 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            14981 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            14982 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            14983 ; 11   |
                            14984 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            14985 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            14986 ; 14   |
                            14987 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            14988 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            14989 ; 17   |
                            14990 ; 18   |
                            14991 ; 19   |
                            14992 ; 20   |typedef union               
                            14993 ; 21   |{
                            14994 ; 22   |    struct {
                            14995 ; 23   |        int      I2SS       :1;     
                            14996 ; 24   |        int      USBSELECT  :1;     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14997 ; 25   |        unsigned            :6;
                            14998 ; 26   |        int      USBPLUGIN  :1;     
                            14999 ; 27   |        int      PSWITCH    :1;     
                            15000 ; 28   |    } B;
                            15001 ; 29   |
                            15002 ; 30   |    int I;
                            15003 ; 31   |
                            15004 ; 32   |} spare_type;
                            15005 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15006 ; 34   |
                            15007 ; 35   |
                            15008 ; 36   |
                            15009 ; 37   |#endif
                            15010 
                            15012 
                            15013 ; 31   |#include "regsspi.h"
                            15014 
                            15016 
                            15017 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15018 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15019 ; 3    |//;; Filename    : regsspi.inc
                            15020 ; 4    |//;; Description : Register definitions for SPI interface
                            15021 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15022 ; 6    |
                            15023 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15024 ; 8    |// The following naming conventions are followed in this file.
                            15025 ; 9    |// All registers are named using the format...
                            15026 ; 10   |//     HW_<module>_<regname>
                            15027 ; 11   |// where <module> is the module name which can be any of the following...
                            15028 ; 12   |//     USB20
                            15029 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15030 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15031 ; 15   |// that module)
                            15032 ; 16   |// <regname> is the specific register within that module
                            15033 ; 17   |// We also define the following...
                            15034 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15035 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15036 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15037 ; 21   |// which does something else, and
                            15038 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15039 ; 23   |// which does something else.
                            15040 ; 24   |// Other rules
                            15041 ; 25   |//     All caps
                            15042 ; 26   |//     Numeric identifiers start at 0
                            15043 ; 27   |#if !(defined(regsspiinc))
                            15044 ; 28   |#define regsspiinc 1
                            15045 ; 29   |
                            15046 ; 30   |#include "types.h"
                            15047 
                            15049 
                            15050 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15051 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15052 ; 3    |//
                            15053 ; 4    |// Filename: types.h
                            15054 ; 5    |// Description: Standard data types
                            15055 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15056 ; 7    |
                            15057 ; 8    |#ifndef _TYPES_H
                            15058 ; 9    |#define _TYPES_H
                            15059 ; 10   |
                            15060 ; 11   |// TODO:  move this outta here!
                            15061 ; 12   |#if !defined(NOERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15062 ; 13   |#define NOERROR 0
                            15063 ; 14   |#define SUCCESS 0
                            15064 ; 15   |#endif 
                            15065 ; 16   |#if !defined(SUCCESS)
                            15066 ; 17   |#define SUCCESS  0
                            15067 ; 18   |#endif
                            15068 ; 19   |#if !defined(ERROR)
                            15069 ; 20   |#define ERROR   -1
                            15070 ; 21   |#endif
                            15071 ; 22   |#if !defined(FALSE)
                            15072 ; 23   |#define FALSE 0
                            15073 ; 24   |#endif
                            15074 ; 25   |#if !defined(TRUE)
                            15075 ; 26   |#define TRUE  1
                            15076 ; 27   |#endif
                            15077 ; 28   |
                            15078 ; 29   |#if !defined(NULL)
                            15079 ; 30   |#define NULL 0
                            15080 ; 31   |#endif
                            15081 ; 32   |
                            15082 ; 33   |#define MAX_INT     0x7FFFFF
                            15083 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15084 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15085 ; 36   |#define MAX_ULONG   (-1) 
                            15086 ; 37   |
                            15087 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15088 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15089 ; 40   |
                            15090 ; 41   |
                            15091 ; 42   |#define BYTE    unsigned char       // btVarName
                            15092 ; 43   |#define CHAR    signed char         // cVarName
                            15093 ; 44   |#define USHORT  unsigned short      // usVarName
                            15094 ; 45   |#define SHORT   unsigned short      // sVarName
                            15095 ; 46   |#define WORD    unsigned int        // wVarName
                            15096 ; 47   |#define INT     signed int          // iVarName
                            15097 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15098 ; 49   |#define LONG    signed long         // lVarName
                            15099 ; 50   |#define BOOL    unsigned int        // bVarName
                            15100 ; 51   |#define FRACT   _fract              // frVarName
                            15101 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15102 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15103 ; 54   |#define FLOAT   float               // fVarName
                            15104 ; 55   |#define DBL     double              // dVarName
                            15105 ; 56   |#define ENUM    enum                // eVarName
                            15106 ; 57   |#define CMX     _complex            // cmxVarName
                            15107 ; 58   |typedef WORD UCS3;                   // 
                            15108 ; 59   |
                            15109 ; 60   |#define UINT16  unsigned short
                            15110 ; 61   |#define UINT8   unsigned char   
                            15111 ; 62   |#define UINT32  unsigned long
                            15112 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15113 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15114 ; 65   |#define WCHAR   UINT16
                            15115 ; 66   |
                            15116 ; 67   |//UINT128 is 16 bytes or 6 words
                            15117 ; 68   |typedef struct UINT128_3500 {   
                            15118 ; 69   |    int val[6];     
                            15119 ; 70   |} UINT128_3500;
                            15120 ; 71   |
                            15121 ; 72   |#define UINT128   UINT128_3500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15122 ; 73   |
                            15123 ; 74   |// Little endian word packed byte strings:   
                            15124 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15125 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15126 ; 77   |// Little endian word packed byte strings:   
                            15127 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15128 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15129 ; 80   |
                            15130 ; 81   |// Declare Memory Spaces To Use When Coding
                            15131 ; 82   |// A. Sector Buffers
                            15132 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15133 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15134 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15135 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15136 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15137 ; 88   |// B. Media DDI Memory
                            15138 ; 89   |#define MEDIA_DDI_MEM _Y
                            15139 ; 90   |
                            15140 ; 91   |
                            15141 ; 92   |
                            15142 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15143 ; 94   |// Examples of circular pointers:
                            15144 ; 95   |//    INT CIRC cpiVarName
                            15145 ; 96   |//    DWORD CIRC cpdwVarName
                            15146 ; 97   |
                            15147 ; 98   |#define RETCODE INT                 // rcVarName
                            15148 ; 99   |
                            15149 ; 100  |// generic bitfield structure
                            15150 ; 101  |struct Bitfield {
                            15151 ; 102  |    unsigned int B0  :1;
                            15152 ; 103  |    unsigned int B1  :1;
                            15153 ; 104  |    unsigned int B2  :1;
                            15154 ; 105  |    unsigned int B3  :1;
                            15155 ; 106  |    unsigned int B4  :1;
                            15156 ; 107  |    unsigned int B5  :1;
                            15157 ; 108  |    unsigned int B6  :1;
                            15158 ; 109  |    unsigned int B7  :1;
                            15159 ; 110  |    unsigned int B8  :1;
                            15160 ; 111  |    unsigned int B9  :1;
                            15161 ; 112  |    unsigned int B10 :1;
                            15162 ; 113  |    unsigned int B11 :1;
                            15163 ; 114  |    unsigned int B12 :1;
                            15164 ; 115  |    unsigned int B13 :1;
                            15165 ; 116  |    unsigned int B14 :1;
                            15166 ; 117  |    unsigned int B15 :1;
                            15167 ; 118  |    unsigned int B16 :1;
                            15168 ; 119  |    unsigned int B17 :1;
                            15169 ; 120  |    unsigned int B18 :1;
                            15170 ; 121  |    unsigned int B19 :1;
                            15171 ; 122  |    unsigned int B20 :1;
                            15172 ; 123  |    unsigned int B21 :1;
                            15173 ; 124  |    unsigned int B22 :1;
                            15174 ; 125  |    unsigned int B23 :1;
                            15175 ; 126  |};
                            15176 ; 127  |
                            15177 ; 128  |union BitInt {
                            15178 ; 129  |        struct Bitfield B;
                            15179 ; 130  |        int        I;
                            15180 ; 131  |};
                            15181 ; 132  |
                            15182 ; 133  |#define MAX_MSG_LENGTH 10
                            15183 ; 134  |struct CMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15184 ; 135  |{
                            15185 ; 136  |        unsigned int m_uLength;
                            15186 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15187 ; 138  |};
                            15188 ; 139  |
                            15189 ; 140  |typedef struct {
                            15190 ; 141  |    WORD m_wLength;
                            15191 ; 142  |    WORD m_wMessage;
                            15192 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15193 ; 144  |} Message;
                            15194 ; 145  |
                            15195 ; 146  |struct MessageQueueDescriptor
                            15196 ; 147  |{
                            15197 ; 148  |        int *m_pBase;
                            15198 ; 149  |        int m_iModulo;
                            15199 ; 150  |        int m_iSize;
                            15200 ; 151  |        int *m_pHead;
                            15201 ; 152  |        int *m_pTail;
                            15202 ; 153  |};
                            15203 ; 154  |
                            15204 ; 155  |struct ModuleEntry
                            15205 ; 156  |{
                            15206 ; 157  |    int m_iSignaledEventMask;
                            15207 ; 158  |    int m_iWaitEventMask;
                            15208 ; 159  |    int m_iResourceOfCode;
                            15209 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15210 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15211 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15212 ; 163  |    int m_uTimeOutHigh;
                            15213 ; 164  |    int m_uTimeOutLow;
                            15214 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15215 ; 166  |};
                            15216 ; 167  |
                            15217 ; 168  |union WaitMask{
                            15218 ; 169  |    struct B{
                            15219 ; 170  |        unsigned int m_bNone     :1;
                            15220 ; 171  |        unsigned int m_bMessage  :1;
                            15221 ; 172  |        unsigned int m_bTimer    :1;
                            15222 ; 173  |        unsigned int m_bButton   :1;
                            15223 ; 174  |    } B;
                            15224 ; 175  |    int I;
                            15225 ; 176  |} ;
                            15226 ; 177  |
                            15227 ; 178  |
                            15228 ; 179  |struct Button {
                            15229 ; 180  |        WORD wButtonEvent;
                            15230 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15231 ; 182  |};
                            15232 ; 183  |
                            15233 ; 184  |struct Message {
                            15234 ; 185  |        WORD wMsgLength;
                            15235 ; 186  |        WORD wMsgCommand;
                            15236 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15237 ; 188  |};
                            15238 ; 189  |
                            15239 ; 190  |union EventTypes {
                            15240 ; 191  |        struct CMessage msg;
                            15241 ; 192  |        struct Button Button ;
                            15242 ; 193  |        struct Message Message;
                            15243 ; 194  |};
                            15244 ; 195  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15245 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15246 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15247 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15248 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15249 ; 200  |
                            15250 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15251 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15252 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15253 ; 204  |
                            15254 ; 205  |#if DEBUG
                            15255 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15256 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15257 ; 208  |#else 
                            15258 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15259 ; 210  |#define DebugBuildAssert(x)    
                            15260 ; 211  |#endif
                            15261 ; 212  |
                            15262 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15263 ; 214  |//  #pragma asm
                            15264 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15265 ; 216  |//  #pragma endasm
                            15266 ; 217  |
                            15267 ; 218  |
                            15268 ; 219  |#ifdef COLOR_262K
                            15269 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15270 ; 221  |#elif defined(COLOR_65K)
                            15271 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15272 ; 223  |#else
                            15273 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15274 ; 225  |#endif
                            15275 ; 226  |    
                            15276 ; 227  |#endif // #ifndef _TYPES_H
                            15277 
                            15279 
                            15280 ; 31   |
                            15281 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15282 ; 33   |
                            15283 ; 34   |//   SPI STMP3500 Registers 
                            15284 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            15285 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15286 ; 37   |
                            15287 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            15288 ; 39   |
                            15289 ; 40   |
                            15290 ; 41   |
                            15291 ; 42   |// /////////////////////////////////////////////
                            15292 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            15293 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            15294 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            15295 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            15296 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            15297 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            15298 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            15299 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            15300 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            15301 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            15302 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            15303 ; 54   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15304 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            15305 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            15306 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            15307 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            15308 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            15309 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            15310 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            15311 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            15312 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            15313 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            15314 ; 65   |
                            15315 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            15316 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            15317 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            15318 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            15319 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            15320 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            15321 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            15322 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            15323 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            15324 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            15325 ; 76   |
                            15326 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            15327 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            15328 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            15329 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            15330 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            15331 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            15332 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            15333 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            15334 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            15335 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            15336 ; 87   |
                            15337 ; 88   |typedef union               
                            15338 ; 89   |{
                            15339 ; 90   |    struct {
                            15340 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            15341 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            15342 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            15343 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            15344 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            15345 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            15346 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            15347 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            15348 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            15349 ; 100  |    } B;
                            15350 ; 101  |
                            15351 ; 102  |    int I;
                            15352 ; 103  |    unsigned int U;
                            15353 ; 104  |} spcsr_type;
                            15354 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            15355 ; 106  |
                            15356 ; 107  |// /////////////////////////////////////////////
                            15357 ; 108  |// //  SPI Data Register Bit Definitions
                            15358 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            15359 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            15360 ; 111  |
                            15361 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            15362 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            15363 ; 114  |
                            15364 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15365 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            15366 ; 117  |
                            15367 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            15368 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            15369 ; 120  |
                            15370 ; 121  |typedef union               
                            15371 ; 122  |{
                            15372 ; 123  |    struct {
                            15373 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            15374 ; 125  |    } B;
                            15375 ; 126  |
                            15376 ; 127  |    int I;
                            15377 ; 128  |    unsigned int U;
                            15378 ; 129  |} spdr_type;
                            15379 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            15380 ; 131  |
                            15381 ; 132  |
                            15382 ; 133  |#endif
                            15383 ; 134  |
                            15384 ; 135  |
                            15385 
                            15387 
                            15388 ; 32   |#include "regsswizzle.h"
                            15389 
                            15391 
                            15392 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15393 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15394 ; 3    |//;; Filename    : regsswizzle.inc
                            15395 ; 4    |//;; Description : Register definitions for Swizzle interface
                            15396 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15397 ; 6    |
                            15398 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15399 ; 8    |// The following naming conventions are followed in this file.
                            15400 ; 9    |// All registers are named using the format...
                            15401 ; 10   |//     HW_<module>_<regname>
                            15402 ; 11   |// where <module> is the module name which can be any of the following...
                            15403 ; 12   |//     USB20
                            15404 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15405 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15406 ; 15   |// that module)
                            15407 ; 16   |// <regname> is the specific register within that module
                            15408 ; 17   |// We also define the following...
                            15409 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15410 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15411 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15412 ; 21   |// which does something else, and
                            15413 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15414 ; 23   |// which does something else.
                            15415 ; 24   |// Other rules
                            15416 ; 25   |//     All caps
                            15417 ; 26   |//     Numeric identifiers start at 0
                            15418 ; 27   |#if !(defined(regsswizzleinc))
                            15419 ; 28   |#define regsswizzleinc 1
                            15420 ; 29   |
                            15421 ; 30   |#include "types.h"
                            15422 
                            15424 
                            15425 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15426 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15427 ; 3    |//
                            15428 ; 4    |// Filename: types.h
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15429 ; 5    |// Description: Standard data types
                            15430 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15431 ; 7    |
                            15432 ; 8    |#ifndef _TYPES_H
                            15433 ; 9    |#define _TYPES_H
                            15434 ; 10   |
                            15435 ; 11   |// TODO:  move this outta here!
                            15436 ; 12   |#if !defined(NOERROR)
                            15437 ; 13   |#define NOERROR 0
                            15438 ; 14   |#define SUCCESS 0
                            15439 ; 15   |#endif 
                            15440 ; 16   |#if !defined(SUCCESS)
                            15441 ; 17   |#define SUCCESS  0
                            15442 ; 18   |#endif
                            15443 ; 19   |#if !defined(ERROR)
                            15444 ; 20   |#define ERROR   -1
                            15445 ; 21   |#endif
                            15446 ; 22   |#if !defined(FALSE)
                            15447 ; 23   |#define FALSE 0
                            15448 ; 24   |#endif
                            15449 ; 25   |#if !defined(TRUE)
                            15450 ; 26   |#define TRUE  1
                            15451 ; 27   |#endif
                            15452 ; 28   |
                            15453 ; 29   |#if !defined(NULL)
                            15454 ; 30   |#define NULL 0
                            15455 ; 31   |#endif
                            15456 ; 32   |
                            15457 ; 33   |#define MAX_INT     0x7FFFFF
                            15458 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15459 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15460 ; 36   |#define MAX_ULONG   (-1) 
                            15461 ; 37   |
                            15462 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15463 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15464 ; 40   |
                            15465 ; 41   |
                            15466 ; 42   |#define BYTE    unsigned char       // btVarName
                            15467 ; 43   |#define CHAR    signed char         // cVarName
                            15468 ; 44   |#define USHORT  unsigned short      // usVarName
                            15469 ; 45   |#define SHORT   unsigned short      // sVarName
                            15470 ; 46   |#define WORD    unsigned int        // wVarName
                            15471 ; 47   |#define INT     signed int          // iVarName
                            15472 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15473 ; 49   |#define LONG    signed long         // lVarName
                            15474 ; 50   |#define BOOL    unsigned int        // bVarName
                            15475 ; 51   |#define FRACT   _fract              // frVarName
                            15476 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15477 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15478 ; 54   |#define FLOAT   float               // fVarName
                            15479 ; 55   |#define DBL     double              // dVarName
                            15480 ; 56   |#define ENUM    enum                // eVarName
                            15481 ; 57   |#define CMX     _complex            // cmxVarName
                            15482 ; 58   |typedef WORD UCS3;                   // 
                            15483 ; 59   |
                            15484 ; 60   |#define UINT16  unsigned short
                            15485 ; 61   |#define UINT8   unsigned char   
                            15486 ; 62   |#define UINT32  unsigned long
                            15487 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15488 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15489 ; 65   |#define WCHAR   UINT16
                            15490 ; 66   |
                            15491 ; 67   |//UINT128 is 16 bytes or 6 words
                            15492 ; 68   |typedef struct UINT128_3500 {   
                            15493 ; 69   |    int val[6];     
                            15494 ; 70   |} UINT128_3500;
                            15495 ; 71   |
                            15496 ; 72   |#define UINT128   UINT128_3500
                            15497 ; 73   |
                            15498 ; 74   |// Little endian word packed byte strings:   
                            15499 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15500 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15501 ; 77   |// Little endian word packed byte strings:   
                            15502 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15503 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15504 ; 80   |
                            15505 ; 81   |// Declare Memory Spaces To Use When Coding
                            15506 ; 82   |// A. Sector Buffers
                            15507 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15508 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15509 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15510 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15511 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15512 ; 88   |// B. Media DDI Memory
                            15513 ; 89   |#define MEDIA_DDI_MEM _Y
                            15514 ; 90   |
                            15515 ; 91   |
                            15516 ; 92   |
                            15517 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15518 ; 94   |// Examples of circular pointers:
                            15519 ; 95   |//    INT CIRC cpiVarName
                            15520 ; 96   |//    DWORD CIRC cpdwVarName
                            15521 ; 97   |
                            15522 ; 98   |#define RETCODE INT                 // rcVarName
                            15523 ; 99   |
                            15524 ; 100  |// generic bitfield structure
                            15525 ; 101  |struct Bitfield {
                            15526 ; 102  |    unsigned int B0  :1;
                            15527 ; 103  |    unsigned int B1  :1;
                            15528 ; 104  |    unsigned int B2  :1;
                            15529 ; 105  |    unsigned int B3  :1;
                            15530 ; 106  |    unsigned int B4  :1;
                            15531 ; 107  |    unsigned int B5  :1;
                            15532 ; 108  |    unsigned int B6  :1;
                            15533 ; 109  |    unsigned int B7  :1;
                            15534 ; 110  |    unsigned int B8  :1;
                            15535 ; 111  |    unsigned int B9  :1;
                            15536 ; 112  |    unsigned int B10 :1;
                            15537 ; 113  |    unsigned int B11 :1;
                            15538 ; 114  |    unsigned int B12 :1;
                            15539 ; 115  |    unsigned int B13 :1;
                            15540 ; 116  |    unsigned int B14 :1;
                            15541 ; 117  |    unsigned int B15 :1;
                            15542 ; 118  |    unsigned int B16 :1;
                            15543 ; 119  |    unsigned int B17 :1;
                            15544 ; 120  |    unsigned int B18 :1;
                            15545 ; 121  |    unsigned int B19 :1;
                            15546 ; 122  |    unsigned int B20 :1;
                            15547 ; 123  |    unsigned int B21 :1;
                            15548 ; 124  |    unsigned int B22 :1;
                            15549 ; 125  |    unsigned int B23 :1;
                            15550 ; 126  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15551 ; 127  |
                            15552 ; 128  |union BitInt {
                            15553 ; 129  |        struct Bitfield B;
                            15554 ; 130  |        int        I;
                            15555 ; 131  |};
                            15556 ; 132  |
                            15557 ; 133  |#define MAX_MSG_LENGTH 10
                            15558 ; 134  |struct CMessage
                            15559 ; 135  |{
                            15560 ; 136  |        unsigned int m_uLength;
                            15561 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15562 ; 138  |};
                            15563 ; 139  |
                            15564 ; 140  |typedef struct {
                            15565 ; 141  |    WORD m_wLength;
                            15566 ; 142  |    WORD m_wMessage;
                            15567 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15568 ; 144  |} Message;
                            15569 ; 145  |
                            15570 ; 146  |struct MessageQueueDescriptor
                            15571 ; 147  |{
                            15572 ; 148  |        int *m_pBase;
                            15573 ; 149  |        int m_iModulo;
                            15574 ; 150  |        int m_iSize;
                            15575 ; 151  |        int *m_pHead;
                            15576 ; 152  |        int *m_pTail;
                            15577 ; 153  |};
                            15578 ; 154  |
                            15579 ; 155  |struct ModuleEntry
                            15580 ; 156  |{
                            15581 ; 157  |    int m_iSignaledEventMask;
                            15582 ; 158  |    int m_iWaitEventMask;
                            15583 ; 159  |    int m_iResourceOfCode;
                            15584 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15585 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15586 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15587 ; 163  |    int m_uTimeOutHigh;
                            15588 ; 164  |    int m_uTimeOutLow;
                            15589 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15590 ; 166  |};
                            15591 ; 167  |
                            15592 ; 168  |union WaitMask{
                            15593 ; 169  |    struct B{
                            15594 ; 170  |        unsigned int m_bNone     :1;
                            15595 ; 171  |        unsigned int m_bMessage  :1;
                            15596 ; 172  |        unsigned int m_bTimer    :1;
                            15597 ; 173  |        unsigned int m_bButton   :1;
                            15598 ; 174  |    } B;
                            15599 ; 175  |    int I;
                            15600 ; 176  |} ;
                            15601 ; 177  |
                            15602 ; 178  |
                            15603 ; 179  |struct Button {
                            15604 ; 180  |        WORD wButtonEvent;
                            15605 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15606 ; 182  |};
                            15607 ; 183  |
                            15608 ; 184  |struct Message {
                            15609 ; 185  |        WORD wMsgLength;
                            15610 ; 186  |        WORD wMsgCommand;
                            15611 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15612 ; 188  |};
                            15613 ; 189  |
                            15614 ; 190  |union EventTypes {
                            15615 ; 191  |        struct CMessage msg;
                            15616 ; 192  |        struct Button Button ;
                            15617 ; 193  |        struct Message Message;
                            15618 ; 194  |};
                            15619 ; 195  |
                            15620 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15621 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15622 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15623 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15624 ; 200  |
                            15625 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15626 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15627 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15628 ; 204  |
                            15629 ; 205  |#if DEBUG
                            15630 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15631 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15632 ; 208  |#else 
                            15633 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15634 ; 210  |#define DebugBuildAssert(x)    
                            15635 ; 211  |#endif
                            15636 ; 212  |
                            15637 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15638 ; 214  |//  #pragma asm
                            15639 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15640 ; 216  |//  #pragma endasm
                            15641 ; 217  |
                            15642 ; 218  |
                            15643 ; 219  |#ifdef COLOR_262K
                            15644 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15645 ; 221  |#elif defined(COLOR_65K)
                            15646 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15647 ; 223  |#else
                            15648 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15649 ; 225  |#endif
                            15650 ; 226  |    
                            15651 ; 227  |#endif // #ifndef _TYPES_H
                            15652 
                            15654 
                            15655 ; 31   |
                            15656 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15657 ; 33   |
                            15658 ; 34   |//   SWIZZLE STMP3500 Registers 
                            15659 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            15660 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15661 ; 37   |
                            15662 ; 38   |
                            15663 ; 39   |
                            15664 ; 40   |
                            15665 ; 41   |
                            15666 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            15667 ; 43   |
                            15668 ; 44   |
                            15669 ; 45   |
                            15670 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15671 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            15672 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            15673 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            15674 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            15675 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            15676 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            15677 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            15678 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            15679 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            15680 ; 56   |
                            15681 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            15682 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            15683 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            15684 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            15685 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            15686 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            15687 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            15688 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            15689 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            15690 ; 66   |
                            15691 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            15692 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            15693 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            15694 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            15695 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            15696 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            15697 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            15698 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            15699 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            15700 ; 76   |
                            15701 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            15702 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            15703 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            15704 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            15705 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            15706 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            15707 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            15708 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            15709 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            15710 ; 86   |
                            15711 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            15712 ; 88   |//  Bit Manipulation Unit Registers
                            15713 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            15714 ; 90   |typedef union
                            15715 ; 91   |{
                            15716 ; 92   |    struct
                            15717 ; 93   |    {
                            15718 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            15719 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            15720 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            15721 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            15722 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            15723 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15724 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            15725 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            15726 ; 102  |    } B;
                            15727 ; 103  |    int I;
                            15728 ; 104  |    unsigned U;
                            15729 ; 105  |} swizzlecsr1_type;
                            15730 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            15731 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            15732 ; 108  |
                            15733 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            15734 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            15735 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            15736 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            15737 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            15738 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            15739 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            15740 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            15741 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            15742 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            15743 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            15744 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            15745 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            15746 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            15747 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            15748 ; 124  |
                            15749 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            15750 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            15751 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            15752 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            15753 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            15754 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            15755 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            15756 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            15757 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            15758 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            15759 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            15760 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            15761 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            15762 ; 138  |
                            15763 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            15764 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            15765 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            15766 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            15767 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            15768 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            15769 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            15770 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            15771 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            15772 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            15773 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15774 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            15775 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            15776 ; 152  |
                            15777 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            15778 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            15779 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            15780 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            15781 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            15782 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            15783 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            15784 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            15785 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            15786 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            15787 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            15788 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            15789 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            15790 ; 166  |
                            15791 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            15792 ; 168  |typedef union
                            15793 ; 169  |{
                            15794 ; 170  |    struct
                            15795 ; 171  |    {
                            15796 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            15797 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            15798 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            15799 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            15800 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            15801 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            15802 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            15803 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            15804 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            15805 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            15806 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            15807 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            15808 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            15809 ; 185  |    } B;
                            15810 ; 186  |    unsigned int I;
                            15811 ; 187  |    unsigned int U;
                            15812 ; 188  |} swizzlecsr2_type;
                            15813 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            15814 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            15815 ; 191  |
                            15816 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            15817 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            15818 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            15819 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            15820 ; 196  |
                            15821 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            15822 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            15823 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            15824 ; 200  |
                            15825 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            15826 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            15827 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            15828 ; 204  |
                            15829 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15830 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            15831 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            15832 ; 208  |
                            15833 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            15834 ; 210  |typedef union
                            15835 ; 211  |{
                            15836 ; 212  |    struct
                            15837 ; 213  |    {
                            15838 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            15839 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            15840 ; 216  |    } B;
                            15841 ; 217  |    int I;
                            15842 ; 218  |    unsigned U;
                            15843 ; 219  |} swizzlesizer_type;
                            15844 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            15845 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            15846 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                            15847 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            15848 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            15849 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            15850 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            15851 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            15852 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            15853 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            15854 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            15855 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            15856 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            15857 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            15858 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            15859 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            15860 ; 236  |
                            15861 ; 237  |
                            15862 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            15863 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            15864 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            15865 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            15866 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            15867 ; 243  |
                            15868 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            15869 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            15870 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            15871 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            15872 ; 248  |
                            15873 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            15874 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15875 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            15876 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            15877 ; 253  |
                            15878 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            15879 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            15880 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            15881 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            15882 ; 258  |
                            15883 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            15884 ; 260  |typedef union
                            15885 ; 261  |{
                            15886 ; 262  |    struct
                            15887 ; 263  |    {
                            15888 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            15889 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            15890 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            15891 ; 267  |    } B;
                            15892 ; 268  |    int I;
                            15893 ; 269  |    unsigned U;
                            15894 ; 270  |} swizzlediv3ur_type;
                            15895 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            15896 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            15897 ; 273  |
                            15898 ; 274  |#endif
                            15899 ; 275  |
                            15900 
                            15902 
                            15903 ; 33   |#include "regssdram.h"
                            15904 
                            15906 
                            15907 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15908 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            15909 ; 3    |//;  File        : regssdram.inc
                            15910 ; 4    |//;  Description : Mixed Signal IP Register definition
                            15911 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15912 ; 6    |
                            15913 ; 7    |// The following naming conventions are followed in this file.
                            15914 ; 8    |// All registers are named using the format...
                            15915 ; 9    |//     HW_<module>_<regname>
                            15916 ; 10   |// where <module> is the module name which can be any of the following...
                            15917 ; 11   |//     SYSTEM
                            15918 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            15919 ; 13   |// module name includes a number starting from 0 for the first instance of
                            15920 ; 14   |// that module)
                            15921 ; 15   |// <regname> is the specific register within that module
                            15922 ; 16   |// We also define the following...
                            15923 ; 17   |//     HW_<module>_<regname>_BITPOS
                            15924 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15925 ; 19   |//     HW_<module>_<regname>_SETMASK
                            15926 ; 20   |// which does something else, and
                            15927 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            15928 ; 22   |// which does something else.
                            15929 ; 23   |// Other rules
                            15930 ; 24   |//     All caps
                            15931 ; 25   |//     Numeric identifiers start at 0
                            15932 ; 26   |
                            15933 ; 27   |#if !(defined(regssdraminc))
                            15934 ; 28   |#define regssdraminc 1
                            15935 ; 29   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15936 ; 30   |#include "types.h"
                            15937 
                            15939 
                            15940 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15941 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15942 ; 3    |//
                            15943 ; 4    |// Filename: types.h
                            15944 ; 5    |// Description: Standard data types
                            15945 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15946 ; 7    |
                            15947 ; 8    |#ifndef _TYPES_H
                            15948 ; 9    |#define _TYPES_H
                            15949 ; 10   |
                            15950 ; 11   |// TODO:  move this outta here!
                            15951 ; 12   |#if !defined(NOERROR)
                            15952 ; 13   |#define NOERROR 0
                            15953 ; 14   |#define SUCCESS 0
                            15954 ; 15   |#endif 
                            15955 ; 16   |#if !defined(SUCCESS)
                            15956 ; 17   |#define SUCCESS  0
                            15957 ; 18   |#endif
                            15958 ; 19   |#if !defined(ERROR)
                            15959 ; 20   |#define ERROR   -1
                            15960 ; 21   |#endif
                            15961 ; 22   |#if !defined(FALSE)
                            15962 ; 23   |#define FALSE 0
                            15963 ; 24   |#endif
                            15964 ; 25   |#if !defined(TRUE)
                            15965 ; 26   |#define TRUE  1
                            15966 ; 27   |#endif
                            15967 ; 28   |
                            15968 ; 29   |#if !defined(NULL)
                            15969 ; 30   |#define NULL 0
                            15970 ; 31   |#endif
                            15971 ; 32   |
                            15972 ; 33   |#define MAX_INT     0x7FFFFF
                            15973 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15974 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15975 ; 36   |#define MAX_ULONG   (-1) 
                            15976 ; 37   |
                            15977 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15978 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15979 ; 40   |
                            15980 ; 41   |
                            15981 ; 42   |#define BYTE    unsigned char       // btVarName
                            15982 ; 43   |#define CHAR    signed char         // cVarName
                            15983 ; 44   |#define USHORT  unsigned short      // usVarName
                            15984 ; 45   |#define SHORT   unsigned short      // sVarName
                            15985 ; 46   |#define WORD    unsigned int        // wVarName
                            15986 ; 47   |#define INT     signed int          // iVarName
                            15987 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15988 ; 49   |#define LONG    signed long         // lVarName
                            15989 ; 50   |#define BOOL    unsigned int        // bVarName
                            15990 ; 51   |#define FRACT   _fract              // frVarName
                            15991 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15992 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15993 ; 54   |#define FLOAT   float               // fVarName
                            15994 ; 55   |#define DBL     double              // dVarName
                            15995 ; 56   |#define ENUM    enum                // eVarName
                            15996 ; 57   |#define CMX     _complex            // cmxVarName
                            15997 ; 58   |typedef WORD UCS3;                   // 
                            15998 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15999 ; 60   |#define UINT16  unsigned short
                            16000 ; 61   |#define UINT8   unsigned char   
                            16001 ; 62   |#define UINT32  unsigned long
                            16002 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16003 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16004 ; 65   |#define WCHAR   UINT16
                            16005 ; 66   |
                            16006 ; 67   |//UINT128 is 16 bytes or 6 words
                            16007 ; 68   |typedef struct UINT128_3500 {   
                            16008 ; 69   |    int val[6];     
                            16009 ; 70   |} UINT128_3500;
                            16010 ; 71   |
                            16011 ; 72   |#define UINT128   UINT128_3500
                            16012 ; 73   |
                            16013 ; 74   |// Little endian word packed byte strings:   
                            16014 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16015 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16016 ; 77   |// Little endian word packed byte strings:   
                            16017 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16018 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16019 ; 80   |
                            16020 ; 81   |// Declare Memory Spaces To Use When Coding
                            16021 ; 82   |// A. Sector Buffers
                            16022 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16023 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16024 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16025 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16026 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16027 ; 88   |// B. Media DDI Memory
                            16028 ; 89   |#define MEDIA_DDI_MEM _Y
                            16029 ; 90   |
                            16030 ; 91   |
                            16031 ; 92   |
                            16032 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16033 ; 94   |// Examples of circular pointers:
                            16034 ; 95   |//    INT CIRC cpiVarName
                            16035 ; 96   |//    DWORD CIRC cpdwVarName
                            16036 ; 97   |
                            16037 ; 98   |#define RETCODE INT                 // rcVarName
                            16038 ; 99   |
                            16039 ; 100  |// generic bitfield structure
                            16040 ; 101  |struct Bitfield {
                            16041 ; 102  |    unsigned int B0  :1;
                            16042 ; 103  |    unsigned int B1  :1;
                            16043 ; 104  |    unsigned int B2  :1;
                            16044 ; 105  |    unsigned int B3  :1;
                            16045 ; 106  |    unsigned int B4  :1;
                            16046 ; 107  |    unsigned int B5  :1;
                            16047 ; 108  |    unsigned int B6  :1;
                            16048 ; 109  |    unsigned int B7  :1;
                            16049 ; 110  |    unsigned int B8  :1;
                            16050 ; 111  |    unsigned int B9  :1;
                            16051 ; 112  |    unsigned int B10 :1;
                            16052 ; 113  |    unsigned int B11 :1;
                            16053 ; 114  |    unsigned int B12 :1;
                            16054 ; 115  |    unsigned int B13 :1;
                            16055 ; 116  |    unsigned int B14 :1;
                            16056 ; 117  |    unsigned int B15 :1;
                            16057 ; 118  |    unsigned int B16 :1;
                            16058 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16059 ; 120  |    unsigned int B18 :1;
                            16060 ; 121  |    unsigned int B19 :1;
                            16061 ; 122  |    unsigned int B20 :1;
                            16062 ; 123  |    unsigned int B21 :1;
                            16063 ; 124  |    unsigned int B22 :1;
                            16064 ; 125  |    unsigned int B23 :1;
                            16065 ; 126  |};
                            16066 ; 127  |
                            16067 ; 128  |union BitInt {
                            16068 ; 129  |        struct Bitfield B;
                            16069 ; 130  |        int        I;
                            16070 ; 131  |};
                            16071 ; 132  |
                            16072 ; 133  |#define MAX_MSG_LENGTH 10
                            16073 ; 134  |struct CMessage
                            16074 ; 135  |{
                            16075 ; 136  |        unsigned int m_uLength;
                            16076 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16077 ; 138  |};
                            16078 ; 139  |
                            16079 ; 140  |typedef struct {
                            16080 ; 141  |    WORD m_wLength;
                            16081 ; 142  |    WORD m_wMessage;
                            16082 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16083 ; 144  |} Message;
                            16084 ; 145  |
                            16085 ; 146  |struct MessageQueueDescriptor
                            16086 ; 147  |{
                            16087 ; 148  |        int *m_pBase;
                            16088 ; 149  |        int m_iModulo;
                            16089 ; 150  |        int m_iSize;
                            16090 ; 151  |        int *m_pHead;
                            16091 ; 152  |        int *m_pTail;
                            16092 ; 153  |};
                            16093 ; 154  |
                            16094 ; 155  |struct ModuleEntry
                            16095 ; 156  |{
                            16096 ; 157  |    int m_iSignaledEventMask;
                            16097 ; 158  |    int m_iWaitEventMask;
                            16098 ; 159  |    int m_iResourceOfCode;
                            16099 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16100 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16101 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16102 ; 163  |    int m_uTimeOutHigh;
                            16103 ; 164  |    int m_uTimeOutLow;
                            16104 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16105 ; 166  |};
                            16106 ; 167  |
                            16107 ; 168  |union WaitMask{
                            16108 ; 169  |    struct B{
                            16109 ; 170  |        unsigned int m_bNone     :1;
                            16110 ; 171  |        unsigned int m_bMessage  :1;
                            16111 ; 172  |        unsigned int m_bTimer    :1;
                            16112 ; 173  |        unsigned int m_bButton   :1;
                            16113 ; 174  |    } B;
                            16114 ; 175  |    int I;
                            16115 ; 176  |} ;
                            16116 ; 177  |
                            16117 ; 178  |
                            16118 ; 179  |struct Button {
                            16119 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16120 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16121 ; 182  |};
                            16122 ; 183  |
                            16123 ; 184  |struct Message {
                            16124 ; 185  |        WORD wMsgLength;
                            16125 ; 186  |        WORD wMsgCommand;
                            16126 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16127 ; 188  |};
                            16128 ; 189  |
                            16129 ; 190  |union EventTypes {
                            16130 ; 191  |        struct CMessage msg;
                            16131 ; 192  |        struct Button Button ;
                            16132 ; 193  |        struct Message Message;
                            16133 ; 194  |};
                            16134 ; 195  |
                            16135 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16136 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16137 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16138 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16139 ; 200  |
                            16140 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16141 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16142 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16143 ; 204  |
                            16144 ; 205  |#if DEBUG
                            16145 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16146 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16147 ; 208  |#else 
                            16148 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16149 ; 210  |#define DebugBuildAssert(x)    
                            16150 ; 211  |#endif
                            16151 ; 212  |
                            16152 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16153 ; 214  |//  #pragma asm
                            16154 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16155 ; 216  |//  #pragma endasm
                            16156 ; 217  |
                            16157 ; 218  |
                            16158 ; 219  |#ifdef COLOR_262K
                            16159 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16160 ; 221  |#elif defined(COLOR_65K)
                            16161 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16162 ; 223  |#else
                            16163 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16164 ; 225  |#endif
                            16165 ; 226  |    
                            16166 ; 227  |#endif // #ifndef _TYPES_H
                            16167 
                            16169 
                            16170 ; 31   |
                            16171 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            16172 ; 33   |
                            16173 ; 34   |
                            16174 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            16175 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            16176 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            16177 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            16178 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16179 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            16180 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            16181 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            16182 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            16183 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            16184 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            16185 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            16186 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            16187 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            16188 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            16189 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            16190 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            16191 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            16192 ; 53   |
                            16193 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            16194 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            16195 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            16196 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            16197 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            16198 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            16199 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            16200 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            16201 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            16202 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            16203 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            16204 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            16205 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            16206 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            16207 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            16208 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            16209 ; 70   |
                            16210 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            16211 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            16212 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            16213 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            16214 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            16215 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            16216 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            16217 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            16218 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            16219 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            16220 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            16221 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            16222 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            16223 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            16224 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            16225 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            16226 ; 87   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16227 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            16228 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            16229 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            16230 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            16231 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            16232 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            16233 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            16234 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            16235 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            16236 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            16237 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            16238 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            16239 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            16240 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            16241 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            16242 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            16243 ; 104  |
                            16244 ; 105  |typedef union               
                            16245 ; 106  |{
                            16246 ; 107  |    struct {
                            16247 ; 108  |        int SDRAMEN                     :1;
                            16248 ; 109  |        int IE                          :1;
                            16249 ; 110  |        int RNW                         :1;
                            16250 ; 111  |        int KICK                        :1;
                            16251 ; 112  |        int LM                          :1;
                            16252 ; 113  |        int ISTAT                       :1;
                            16253 ; 114  |        int PWDN                        :1;
                            16254 ; 115  |        int RSVD                        :1;
                            16255 ; 116  |        int SBYTE                       :2;
                            16256 ; 117  |        int MEM                         :2;
                            16257 ; 118  |        int BIGE                        :1;
                            16258 ; 119  |        int ASIZE                       :3;
                            16259 ; 120  |        int UKICK                       :1;
                            16260 ; 121  |        int DIV                         :4;
                            16261 ; 122  |        int MULTI                       :1;
                            16262 ; 123  |        int SDRAM                       :1;
                            16263 ; 124  |        int SIGN                        :1;
                            16264 ; 125  |    } B;
                            16265 ; 126  |    int I;
                            16266 ; 127  |} sdramcsr_type;
                            16267 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            16268 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            16269 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            16270 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            16271 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            16272 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            16273 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            16274 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            16275 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            16276 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            16277 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            16278 ; 139  |
                            16279 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            16280 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            16281 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            16282 ; 143  |
                            16283 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            16284 ; 145  |
                            16285 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            16286 ; 147  |
                            16287 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            16288 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16289 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            16290 ; 151  |
                            16291 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            16292 ; 153  |
                            16293 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            16294 ; 155  |
                            16295 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            16296 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            16297 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            16298 ; 159  |
                            16299 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            16300 ; 161  |
                            16301 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            16302 ; 163  |
                            16303 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            16304 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            16305 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            16306 ; 167  |
                            16307 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            16308 ; 169  |
                            16309 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            16310 ; 171  |
                            16311 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            16312 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            16313 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            16314 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            16315 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            16316 ; 177  |
                            16317 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            16318 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            16319 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            16320 ; 181  |
                            16321 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            16322 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            16323 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            16324 ; 185  |
                            16325 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            16326 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            16327 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            16328 ; 189  |
                            16329 ; 190  |typedef union               
                            16330 ; 191  |{
                            16331 ; 192  |    struct {
                            16332 ; 193  |        int INIT                :16;
                            16333 ; 194  |        int TRP                 :4;
                            16334 ; 195  |        int TRFC                :4;
                            16335 ; 196  |    } B;
                            16336 ; 197  |    int I;
                            16337 ; 198  |} sdramtimer1_type;
                            16338 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            16339 ; 200  |
                            16340 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            16341 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            16342 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            16343 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            16344 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            16345 ; 206  |
                            16346 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            16347 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16348 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            16349 ; 210  |
                            16350 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            16351 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            16352 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            16353 ; 214  |
                            16354 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            16355 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            16356 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            16357 ; 218  |
                            16358 ; 219  |typedef union               
                            16359 ; 220  |{
                            16360 ; 221  |    struct {
                            16361 ; 222  |        int TXSR                :4;
                            16362 ; 223  |        int TREF                :12;
                            16363 ; 224  |        int TRCD                :4;
                            16364 ; 225  |        int RSVD                :4; 
                            16365 ; 226  |    } B;
                            16366 ; 227  |    int I;
                            16367 ; 228  |} sdramtimer2_type;
                            16368 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            16369 ; 230  |
                            16370 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            16371 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            16372 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            16373 ; 234  |
                            16374 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            16375 ; 236  |
                            16376 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            16377 ; 238  |
                            16378 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            16379 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            16380 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            16381 ; 242  |
                            16382 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            16383 ; 244  |
                            16384 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            16385 ; 246  |
                            16386 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            16387 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            16388 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            16389 ; 250  |
                            16390 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            16391 ; 252  |
                            16392 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            16393 ; 254  |
                            16394 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            16395 ; 256  |
                            16396 ; 257  |typedef union               
                            16397 ; 258  |{
                            16398 ; 259  |    struct {
                            16399 ; 260  |        int VALUE               :14;
                            16400 ; 261  |        int RSVD                :10; 
                            16401 ; 262  |    } B;
                            16402 ; 263  |    int I;
                            16403 ; 264  |} sdrammode_type;
                            16404 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            16405 ; 266  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16406 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            16407 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            16408 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            16409 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            16410 ; 271  |
                            16411 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            16412 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            16413 ; 274  |
                            16414 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            16415 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            16416 ; 277  |
                            16417 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            16418 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            16419 ; 280  |
                            16420 ; 281  |typedef union               
                            16421 ; 282  |{
                            16422 ; 283  |    struct {
                            16423 ; 284  |        int COLWIDTH               :4;
                            16424 ; 285  |        int ROWWIDTH               :4; 
                            16425 ; 286  |    } B;
                            16426 ; 287  |    int I;
                            16427 ; 288  |} sdramtype_type;
                            16428 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            16429 ; 290  |
                            16430 ; 291  |#endif
                            16431 ; 292  |
                            16432 ; 293  |
                            16433 ; 294  |
                            16434 ; 295  |
                            16435 ; 296  |
                            16436 ; 297  |
                            16437 
                            16439 
                            16440 ; 34   |#include "regstb.h"
                            16441 
                            16443 
                            16444 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16445 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            16446 ; 3    |// Filename: regstb.inc
                            16447 ; 4    |// Description: Register definitions for Trace Buffer
                            16448 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16449 ; 6    |// The following naming conventions are followed in this file.
                            16450 ; 7    |// All registers are named using the format...
                            16451 ; 8    |//     HW_<module>_<regname>
                            16452 ; 9    |// where <module> is the module name which can be any of the following...
                            16453 ; 10   |//     USB20
                            16454 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16455 ; 12   |// module name includes a number starting from 0 for the first instance of
                            16456 ; 13   |// that module)
                            16457 ; 14   |// <regname> is the specific register within that module
                            16458 ; 15   |// We also define the following...
                            16459 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16460 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16461 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16462 ; 19   |// which does something else, and
                            16463 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16464 ; 21   |// which does something else.
                            16465 ; 22   |// Other rules
                            16466 ; 23   |//     All caps
                            16467 ; 24   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16468 ; 25   |#if !(defined(regstbinc))
                            16469 ; 26   |#define regstbinc 1
                            16470 ; 27   |
                            16471 ; 28   |#include "types.h"
                            16472 
                            16474 
                            16475 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16476 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16477 ; 3    |//
                            16478 ; 4    |// Filename: types.h
                            16479 ; 5    |// Description: Standard data types
                            16480 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16481 ; 7    |
                            16482 ; 8    |#ifndef _TYPES_H
                            16483 ; 9    |#define _TYPES_H
                            16484 ; 10   |
                            16485 ; 11   |// TODO:  move this outta here!
                            16486 ; 12   |#if !defined(NOERROR)
                            16487 ; 13   |#define NOERROR 0
                            16488 ; 14   |#define SUCCESS 0
                            16489 ; 15   |#endif 
                            16490 ; 16   |#if !defined(SUCCESS)
                            16491 ; 17   |#define SUCCESS  0
                            16492 ; 18   |#endif
                            16493 ; 19   |#if !defined(ERROR)
                            16494 ; 20   |#define ERROR   -1
                            16495 ; 21   |#endif
                            16496 ; 22   |#if !defined(FALSE)
                            16497 ; 23   |#define FALSE 0
                            16498 ; 24   |#endif
                            16499 ; 25   |#if !defined(TRUE)
                            16500 ; 26   |#define TRUE  1
                            16501 ; 27   |#endif
                            16502 ; 28   |
                            16503 ; 29   |#if !defined(NULL)
                            16504 ; 30   |#define NULL 0
                            16505 ; 31   |#endif
                            16506 ; 32   |
                            16507 ; 33   |#define MAX_INT     0x7FFFFF
                            16508 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16509 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16510 ; 36   |#define MAX_ULONG   (-1) 
                            16511 ; 37   |
                            16512 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16513 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16514 ; 40   |
                            16515 ; 41   |
                            16516 ; 42   |#define BYTE    unsigned char       // btVarName
                            16517 ; 43   |#define CHAR    signed char         // cVarName
                            16518 ; 44   |#define USHORT  unsigned short      // usVarName
                            16519 ; 45   |#define SHORT   unsigned short      // sVarName
                            16520 ; 46   |#define WORD    unsigned int        // wVarName
                            16521 ; 47   |#define INT     signed int          // iVarName
                            16522 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16523 ; 49   |#define LONG    signed long         // lVarName
                            16524 ; 50   |#define BOOL    unsigned int        // bVarName
                            16525 ; 51   |#define FRACT   _fract              // frVarName
                            16526 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16527 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16528 ; 54   |#define FLOAT   float               // fVarName
                            16529 ; 55   |#define DBL     double              // dVarName
                            16530 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16531 ; 57   |#define CMX     _complex            // cmxVarName
                            16532 ; 58   |typedef WORD UCS3;                   // 
                            16533 ; 59   |
                            16534 ; 60   |#define UINT16  unsigned short
                            16535 ; 61   |#define UINT8   unsigned char   
                            16536 ; 62   |#define UINT32  unsigned long
                            16537 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16538 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16539 ; 65   |#define WCHAR   UINT16
                            16540 ; 66   |
                            16541 ; 67   |//UINT128 is 16 bytes or 6 words
                            16542 ; 68   |typedef struct UINT128_3500 {   
                            16543 ; 69   |    int val[6];     
                            16544 ; 70   |} UINT128_3500;
                            16545 ; 71   |
                            16546 ; 72   |#define UINT128   UINT128_3500
                            16547 ; 73   |
                            16548 ; 74   |// Little endian word packed byte strings:   
                            16549 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16550 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16551 ; 77   |// Little endian word packed byte strings:   
                            16552 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16553 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16554 ; 80   |
                            16555 ; 81   |// Declare Memory Spaces To Use When Coding
                            16556 ; 82   |// A. Sector Buffers
                            16557 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16558 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16559 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16560 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16561 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16562 ; 88   |// B. Media DDI Memory
                            16563 ; 89   |#define MEDIA_DDI_MEM _Y
                            16564 ; 90   |
                            16565 ; 91   |
                            16566 ; 92   |
                            16567 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16568 ; 94   |// Examples of circular pointers:
                            16569 ; 95   |//    INT CIRC cpiVarName
                            16570 ; 96   |//    DWORD CIRC cpdwVarName
                            16571 ; 97   |
                            16572 ; 98   |#define RETCODE INT                 // rcVarName
                            16573 ; 99   |
                            16574 ; 100  |// generic bitfield structure
                            16575 ; 101  |struct Bitfield {
                            16576 ; 102  |    unsigned int B0  :1;
                            16577 ; 103  |    unsigned int B1  :1;
                            16578 ; 104  |    unsigned int B2  :1;
                            16579 ; 105  |    unsigned int B3  :1;
                            16580 ; 106  |    unsigned int B4  :1;
                            16581 ; 107  |    unsigned int B5  :1;
                            16582 ; 108  |    unsigned int B6  :1;
                            16583 ; 109  |    unsigned int B7  :1;
                            16584 ; 110  |    unsigned int B8  :1;
                            16585 ; 111  |    unsigned int B9  :1;
                            16586 ; 112  |    unsigned int B10 :1;
                            16587 ; 113  |    unsigned int B11 :1;
                            16588 ; 114  |    unsigned int B12 :1;
                            16589 ; 115  |    unsigned int B13 :1;
                            16590 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16591 ; 117  |    unsigned int B15 :1;
                            16592 ; 118  |    unsigned int B16 :1;
                            16593 ; 119  |    unsigned int B17 :1;
                            16594 ; 120  |    unsigned int B18 :1;
                            16595 ; 121  |    unsigned int B19 :1;
                            16596 ; 122  |    unsigned int B20 :1;
                            16597 ; 123  |    unsigned int B21 :1;
                            16598 ; 124  |    unsigned int B22 :1;
                            16599 ; 125  |    unsigned int B23 :1;
                            16600 ; 126  |};
                            16601 ; 127  |
                            16602 ; 128  |union BitInt {
                            16603 ; 129  |        struct Bitfield B;
                            16604 ; 130  |        int        I;
                            16605 ; 131  |};
                            16606 ; 132  |
                            16607 ; 133  |#define MAX_MSG_LENGTH 10
                            16608 ; 134  |struct CMessage
                            16609 ; 135  |{
                            16610 ; 136  |        unsigned int m_uLength;
                            16611 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16612 ; 138  |};
                            16613 ; 139  |
                            16614 ; 140  |typedef struct {
                            16615 ; 141  |    WORD m_wLength;
                            16616 ; 142  |    WORD m_wMessage;
                            16617 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16618 ; 144  |} Message;
                            16619 ; 145  |
                            16620 ; 146  |struct MessageQueueDescriptor
                            16621 ; 147  |{
                            16622 ; 148  |        int *m_pBase;
                            16623 ; 149  |        int m_iModulo;
                            16624 ; 150  |        int m_iSize;
                            16625 ; 151  |        int *m_pHead;
                            16626 ; 152  |        int *m_pTail;
                            16627 ; 153  |};
                            16628 ; 154  |
                            16629 ; 155  |struct ModuleEntry
                            16630 ; 156  |{
                            16631 ; 157  |    int m_iSignaledEventMask;
                            16632 ; 158  |    int m_iWaitEventMask;
                            16633 ; 159  |    int m_iResourceOfCode;
                            16634 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16635 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16636 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16637 ; 163  |    int m_uTimeOutHigh;
                            16638 ; 164  |    int m_uTimeOutLow;
                            16639 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16640 ; 166  |};
                            16641 ; 167  |
                            16642 ; 168  |union WaitMask{
                            16643 ; 169  |    struct B{
                            16644 ; 170  |        unsigned int m_bNone     :1;
                            16645 ; 171  |        unsigned int m_bMessage  :1;
                            16646 ; 172  |        unsigned int m_bTimer    :1;
                            16647 ; 173  |        unsigned int m_bButton   :1;
                            16648 ; 174  |    } B;
                            16649 ; 175  |    int I;
                            16650 ; 176  |} ;
                            16651 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16652 ; 178  |
                            16653 ; 179  |struct Button {
                            16654 ; 180  |        WORD wButtonEvent;
                            16655 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16656 ; 182  |};
                            16657 ; 183  |
                            16658 ; 184  |struct Message {
                            16659 ; 185  |        WORD wMsgLength;
                            16660 ; 186  |        WORD wMsgCommand;
                            16661 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16662 ; 188  |};
                            16663 ; 189  |
                            16664 ; 190  |union EventTypes {
                            16665 ; 191  |        struct CMessage msg;
                            16666 ; 192  |        struct Button Button ;
                            16667 ; 193  |        struct Message Message;
                            16668 ; 194  |};
                            16669 ; 195  |
                            16670 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16671 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16672 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16673 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16674 ; 200  |
                            16675 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16676 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16677 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16678 ; 204  |
                            16679 ; 205  |#if DEBUG
                            16680 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16681 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16682 ; 208  |#else 
                            16683 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16684 ; 210  |#define DebugBuildAssert(x)    
                            16685 ; 211  |#endif
                            16686 ; 212  |
                            16687 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16688 ; 214  |//  #pragma asm
                            16689 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16690 ; 216  |//  #pragma endasm
                            16691 ; 217  |
                            16692 ; 218  |
                            16693 ; 219  |#ifdef COLOR_262K
                            16694 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16695 ; 221  |#elif defined(COLOR_65K)
                            16696 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16697 ; 223  |#else
                            16698 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16699 ; 225  |#endif
                            16700 ; 226  |    
                            16701 ; 227  |#endif // #ifndef _TYPES_H
                            16702 
                            16704 
                            16705 ; 29   |
                            16706 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16707 ; 31   |
                            16708 ; 32   |//   Trace Buffer STMP Registers 
                            16709 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            16710 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16711 ; 35   |
                            16712 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            16713 ; 37   |
                            16714 ; 38   |
                            16715 ; 39   |
                            16716 ; 40   |
                            16717 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            16718 ; 42   |
                            16719 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            16720 ; 44   |
                            16721 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            16722 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            16723 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            16724 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            16725 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            16726 ; 50   |
                            16727 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            16728 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            16729 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            16730 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            16731 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            16732 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            16733 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            16734 ; 58   |
                            16735 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            16736 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            16737 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            16738 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            16739 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            16740 ; 64   |
                            16741 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            16742 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            16743 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            16744 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            16745 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            16746 ; 70   |
                            16747 ; 71   |typedef union               
                            16748 ; 72   |{
                            16749 ; 73   |    struct {
                            16750 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            16751 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            16752 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            16753 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            16754 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            16755 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            16756 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            16757 ; 81   |    } B;
                            16758 ; 82   |    int I;
                            16759 ; 83   |    unsigned int U;
                            16760 ; 84   |} tb_cfg_type;
                            16761 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            16762 ; 86   |
                            16763 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            16764 ; 88   |
                            16765 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            16766 ; 90   |
                            16767 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16768 ; 92   |
                            16769 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            16770 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            16771 ; 95   |
                            16772 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            16773 ; 97   |
                            16774 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            16775 ; 99   |
                            16776 ; 100  |typedef union               
                            16777 ; 101  |{
                            16778 ; 102  |    struct {
                            16779 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            16780 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            16781 ; 105  |    } B;
                            16782 ; 106  |    int I;
                            16783 ; 107  |    unsigned int U;
                            16784 ; 108  |} tb_bar_type;
                            16785 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            16786 ; 110  |
                            16787 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            16788 ; 112  |
                            16789 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            16790 ; 114  |
                            16791 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            16792 ; 116  |
                            16793 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            16794 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            16795 ; 119  |
                            16796 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            16797 ; 121  |
                            16798 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            16799 ; 123  |
                            16800 ; 124  |typedef union               
                            16801 ; 125  |{
                            16802 ; 126  |    struct {
                            16803 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            16804 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            16805 ; 129  |    } B;
                            16806 ; 130  |    int I;
                            16807 ; 131  |    unsigned int U;
                            16808 ; 132  |} tb_mod_type;
                            16809 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            16810 ; 134  |
                            16811 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            16812 ; 136  |
                            16813 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            16814 ; 138  |
                            16815 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            16816 ; 140  |
                            16817 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            16818 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            16819 ; 143  |
                            16820 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            16821 ; 145  |
                            16822 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            16823 ; 147  |
                            16824 ; 148  |typedef union               
                            16825 ; 149  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16826 ; 150  |    struct {
                            16827 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            16828 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            16829 ; 153  |    } B;
                            16830 ; 154  |    int I;
                            16831 ; 155  |    unsigned int U;
                            16832 ; 156  |} tb_cir_type;
                            16833 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            16834 ; 158  |
                            16835 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            16836 ; 160  |
                            16837 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            16838 ; 162  |
                            16839 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            16840 ; 164  |
                            16841 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            16842 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            16843 ; 167  |
                            16844 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            16845 ; 169  |
                            16846 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            16847 ; 171  |
                            16848 ; 172  |typedef union               
                            16849 ; 173  |{
                            16850 ; 174  |    struct {
                            16851 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            16852 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            16853 ; 177  |    } B;
                            16854 ; 178  |    int I;
                            16855 ; 179  |    unsigned int U;
                            16856 ; 180  |} tb_obc_type;
                            16857 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            16858 ; 182  |
                            16859 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            16860 ; 184  |
                            16861 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            16862 ; 186  |
                            16863 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            16864 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            16865 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            16866 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            16867 ; 191  |
                            16868 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            16869 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            16870 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            16871 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            16872 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            16873 ; 197  |
                            16874 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            16875 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            16876 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            16877 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            16878 ; 202  |
                            16879 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            16880 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            16881 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16882 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            16883 ; 207  |
                            16884 ; 208  |typedef union               
                            16885 ; 209  |{
                            16886 ; 210  |    struct {
                            16887 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            16888 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            16889 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            16890 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            16891 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            16892 ; 216  |    } B;
                            16893 ; 217  |    int I;
                            16894 ; 218  |    unsigned int U;
                            16895 ; 219  |} tb_tcs_type;
                            16896 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            16897 ; 221  |
                            16898 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            16899 ; 223  |
                            16900 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            16901 ; 225  |
                            16902 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            16903 ; 227  |
                            16904 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            16905 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            16906 ; 230  |
                            16907 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            16908 ; 232  |
                            16909 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            16910 ; 234  |
                            16911 ; 235  |typedef union               
                            16912 ; 236  |{
                            16913 ; 237  |    struct {
                            16914 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            16915 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            16916 ; 240  |    } B;
                            16917 ; 241  |    int I;
                            16918 ; 242  |    unsigned int U;
                            16919 ; 243  |} tb_tvr_type;
                            16920 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            16921 ; 245  |
                            16922 ; 246  |
                            16923 ; 247  |
                            16924 ; 248  |#endif
                            16925 ; 249  |
                            16926 ; 250  |
                            16927 ; 251  |
                            16928 ; 252  |
                            16929 ; 253  |
                            16930 ; 254  |
                            16931 ; 255  |
                            16932 ; 256  |
                            16933 ; 257  |
                            16934 ; 258  |
                            16935 ; 259  |
                            16936 ; 260  |
                            16937 ; 261  |
                            16938 ; 262  |
                            16939 ; 263  |
                            16940 ; 264  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16941 ; 265  |
                            16942 
                            16944 
                            16945 ; 35   |#include "regstimer.h"
                            16946 
                            16948 
                            16949 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16950 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            16951 ; 3    |// Filename: regstimer.inc
                            16952 ; 4    |// Description: Register definitions for  Timers interface
                            16953 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16954 ; 6    |// The following naming conventions are followed in this file.
                            16955 ; 7    |// All registers are named using the format...
                            16956 ; 8    |//     HW_<module>_<regname>
                            16957 ; 9    |// where <module> is the module name which can be any of the following...
                            16958 ; 10   |//     USB20
                            16959 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16960 ; 12   |// module name includes a number starting from 0 for the first instance of
                            16961 ; 13   |// that module)
                            16962 ; 14   |// <regname> is the specific register within that module
                            16963 ; 15   |// We also define the following...
                            16964 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16965 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16966 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16967 ; 19   |// which does something else, and
                            16968 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16969 ; 21   |// which does something else.
                            16970 ; 22   |// Other rules
                            16971 ; 23   |//     All caps
                            16972 ; 24   |//     Numeric identifiers start at 0
                            16973 ; 25   |#if !(defined(regstimerinc))
                            16974 ; 26   |#define regstimerinc 1
                            16975 ; 27   |
                            16976 ; 28   |#include "types.h"
                            16977 
                            16979 
                            16980 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16981 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16982 ; 3    |//
                            16983 ; 4    |// Filename: types.h
                            16984 ; 5    |// Description: Standard data types
                            16985 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16986 ; 7    |
                            16987 ; 8    |#ifndef _TYPES_H
                            16988 ; 9    |#define _TYPES_H
                            16989 ; 10   |
                            16990 ; 11   |// TODO:  move this outta here!
                            16991 ; 12   |#if !defined(NOERROR)
                            16992 ; 13   |#define NOERROR 0
                            16993 ; 14   |#define SUCCESS 0
                            16994 ; 15   |#endif 
                            16995 ; 16   |#if !defined(SUCCESS)
                            16996 ; 17   |#define SUCCESS  0
                            16997 ; 18   |#endif
                            16998 ; 19   |#if !defined(ERROR)
                            16999 ; 20   |#define ERROR   -1
                            17000 ; 21   |#endif
                            17001 ; 22   |#if !defined(FALSE)
                            17002 ; 23   |#define FALSE 0
                            17003 ; 24   |#endif
                            17004 ; 25   |#if !defined(TRUE)
                            17005 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17006 ; 27   |#endif
                            17007 ; 28   |
                            17008 ; 29   |#if !defined(NULL)
                            17009 ; 30   |#define NULL 0
                            17010 ; 31   |#endif
                            17011 ; 32   |
                            17012 ; 33   |#define MAX_INT     0x7FFFFF
                            17013 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17014 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17015 ; 36   |#define MAX_ULONG   (-1) 
                            17016 ; 37   |
                            17017 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17018 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17019 ; 40   |
                            17020 ; 41   |
                            17021 ; 42   |#define BYTE    unsigned char       // btVarName
                            17022 ; 43   |#define CHAR    signed char         // cVarName
                            17023 ; 44   |#define USHORT  unsigned short      // usVarName
                            17024 ; 45   |#define SHORT   unsigned short      // sVarName
                            17025 ; 46   |#define WORD    unsigned int        // wVarName
                            17026 ; 47   |#define INT     signed int          // iVarName
                            17027 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17028 ; 49   |#define LONG    signed long         // lVarName
                            17029 ; 50   |#define BOOL    unsigned int        // bVarName
                            17030 ; 51   |#define FRACT   _fract              // frVarName
                            17031 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17032 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17033 ; 54   |#define FLOAT   float               // fVarName
                            17034 ; 55   |#define DBL     double              // dVarName
                            17035 ; 56   |#define ENUM    enum                // eVarName
                            17036 ; 57   |#define CMX     _complex            // cmxVarName
                            17037 ; 58   |typedef WORD UCS3;                   // 
                            17038 ; 59   |
                            17039 ; 60   |#define UINT16  unsigned short
                            17040 ; 61   |#define UINT8   unsigned char   
                            17041 ; 62   |#define UINT32  unsigned long
                            17042 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17043 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17044 ; 65   |#define WCHAR   UINT16
                            17045 ; 66   |
                            17046 ; 67   |//UINT128 is 16 bytes or 6 words
                            17047 ; 68   |typedef struct UINT128_3500 {   
                            17048 ; 69   |    int val[6];     
                            17049 ; 70   |} UINT128_3500;
                            17050 ; 71   |
                            17051 ; 72   |#define UINT128   UINT128_3500
                            17052 ; 73   |
                            17053 ; 74   |// Little endian word packed byte strings:   
                            17054 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17055 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17056 ; 77   |// Little endian word packed byte strings:   
                            17057 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17058 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17059 ; 80   |
                            17060 ; 81   |// Declare Memory Spaces To Use When Coding
                            17061 ; 82   |// A. Sector Buffers
                            17062 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17063 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17064 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17065 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17066 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17067 ; 88   |// B. Media DDI Memory
                            17068 ; 89   |#define MEDIA_DDI_MEM _Y
                            17069 ; 90   |
                            17070 ; 91   |
                            17071 ; 92   |
                            17072 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17073 ; 94   |// Examples of circular pointers:
                            17074 ; 95   |//    INT CIRC cpiVarName
                            17075 ; 96   |//    DWORD CIRC cpdwVarName
                            17076 ; 97   |
                            17077 ; 98   |#define RETCODE INT                 // rcVarName
                            17078 ; 99   |
                            17079 ; 100  |// generic bitfield structure
                            17080 ; 101  |struct Bitfield {
                            17081 ; 102  |    unsigned int B0  :1;
                            17082 ; 103  |    unsigned int B1  :1;
                            17083 ; 104  |    unsigned int B2  :1;
                            17084 ; 105  |    unsigned int B3  :1;
                            17085 ; 106  |    unsigned int B4  :1;
                            17086 ; 107  |    unsigned int B5  :1;
                            17087 ; 108  |    unsigned int B6  :1;
                            17088 ; 109  |    unsigned int B7  :1;
                            17089 ; 110  |    unsigned int B8  :1;
                            17090 ; 111  |    unsigned int B9  :1;
                            17091 ; 112  |    unsigned int B10 :1;
                            17092 ; 113  |    unsigned int B11 :1;
                            17093 ; 114  |    unsigned int B12 :1;
                            17094 ; 115  |    unsigned int B13 :1;
                            17095 ; 116  |    unsigned int B14 :1;
                            17096 ; 117  |    unsigned int B15 :1;
                            17097 ; 118  |    unsigned int B16 :1;
                            17098 ; 119  |    unsigned int B17 :1;
                            17099 ; 120  |    unsigned int B18 :1;
                            17100 ; 121  |    unsigned int B19 :1;
                            17101 ; 122  |    unsigned int B20 :1;
                            17102 ; 123  |    unsigned int B21 :1;
                            17103 ; 124  |    unsigned int B22 :1;
                            17104 ; 125  |    unsigned int B23 :1;
                            17105 ; 126  |};
                            17106 ; 127  |
                            17107 ; 128  |union BitInt {
                            17108 ; 129  |        struct Bitfield B;
                            17109 ; 130  |        int        I;
                            17110 ; 131  |};
                            17111 ; 132  |
                            17112 ; 133  |#define MAX_MSG_LENGTH 10
                            17113 ; 134  |struct CMessage
                            17114 ; 135  |{
                            17115 ; 136  |        unsigned int m_uLength;
                            17116 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17117 ; 138  |};
                            17118 ; 139  |
                            17119 ; 140  |typedef struct {
                            17120 ; 141  |    WORD m_wLength;
                            17121 ; 142  |    WORD m_wMessage;
                            17122 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17123 ; 144  |} Message;
                            17124 ; 145  |
                            17125 ; 146  |struct MessageQueueDescriptor
                            17126 ; 147  |{
                            17127 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17128 ; 149  |        int m_iModulo;
                            17129 ; 150  |        int m_iSize;
                            17130 ; 151  |        int *m_pHead;
                            17131 ; 152  |        int *m_pTail;
                            17132 ; 153  |};
                            17133 ; 154  |
                            17134 ; 155  |struct ModuleEntry
                            17135 ; 156  |{
                            17136 ; 157  |    int m_iSignaledEventMask;
                            17137 ; 158  |    int m_iWaitEventMask;
                            17138 ; 159  |    int m_iResourceOfCode;
                            17139 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17140 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17141 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17142 ; 163  |    int m_uTimeOutHigh;
                            17143 ; 164  |    int m_uTimeOutLow;
                            17144 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17145 ; 166  |};
                            17146 ; 167  |
                            17147 ; 168  |union WaitMask{
                            17148 ; 169  |    struct B{
                            17149 ; 170  |        unsigned int m_bNone     :1;
                            17150 ; 171  |        unsigned int m_bMessage  :1;
                            17151 ; 172  |        unsigned int m_bTimer    :1;
                            17152 ; 173  |        unsigned int m_bButton   :1;
                            17153 ; 174  |    } B;
                            17154 ; 175  |    int I;
                            17155 ; 176  |} ;
                            17156 ; 177  |
                            17157 ; 178  |
                            17158 ; 179  |struct Button {
                            17159 ; 180  |        WORD wButtonEvent;
                            17160 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17161 ; 182  |};
                            17162 ; 183  |
                            17163 ; 184  |struct Message {
                            17164 ; 185  |        WORD wMsgLength;
                            17165 ; 186  |        WORD wMsgCommand;
                            17166 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17167 ; 188  |};
                            17168 ; 189  |
                            17169 ; 190  |union EventTypes {
                            17170 ; 191  |        struct CMessage msg;
                            17171 ; 192  |        struct Button Button ;
                            17172 ; 193  |        struct Message Message;
                            17173 ; 194  |};
                            17174 ; 195  |
                            17175 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17176 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17177 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17178 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17179 ; 200  |
                            17180 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17181 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17182 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17183 ; 204  |
                            17184 ; 205  |#if DEBUG
                            17185 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17186 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17187 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17188 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17189 ; 210  |#define DebugBuildAssert(x)    
                            17190 ; 211  |#endif
                            17191 ; 212  |
                            17192 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17193 ; 214  |//  #pragma asm
                            17194 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17195 ; 216  |//  #pragma endasm
                            17196 ; 217  |
                            17197 ; 218  |
                            17198 ; 219  |#ifdef COLOR_262K
                            17199 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17200 ; 221  |#elif defined(COLOR_65K)
                            17201 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17202 ; 223  |#else
                            17203 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17204 ; 225  |#endif
                            17205 ; 226  |    
                            17206 ; 227  |#endif // #ifndef _TYPES_H
                            17207 
                            17209 
                            17210 ; 29   |
                            17211 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17212 ; 31   |//   TIMER STMP Registers 
                            17213 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17214 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            17215 ; 34   |
                            17216 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            17217 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            17218 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            17219 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            17220 ; 39   |
                            17221 ; 40   |#define HW_TIMER_NUMBER_0 0
                            17222 ; 41   |#define HW_TIMER_NUMBER_1 1
                            17223 ; 42   |#define HW_TIMER_NUMBER_2 2
                            17224 ; 43   |#define HW_TIMER_NUMBER_3 3
                            17225 ; 44   |
                            17226 ; 45   |#define HW_TMRCSR 0
                            17227 ; 46   |#define HW_TMRCNTR 1
                            17228 ; 47   |
                            17229 ; 48   |
                            17230 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            17231 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            17232 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            17233 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            17234 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            17235 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            17236 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            17237 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            17238 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            17239 ; 58   |
                            17240 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            17241 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            17242 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            17243 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            17244 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            17245 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            17246 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17247 ; 66   |
                            17248 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            17249 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            17250 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            17251 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            17252 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            17253 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            17254 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            17255 ; 74   |
                            17256 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            17257 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            17258 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            17259 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            17260 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            17261 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            17262 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            17263 ; 82   |
                            17264 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            17265 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            17266 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            17267 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            17268 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            17269 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            17270 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            17271 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            17272 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            17273 ; 92   |
                            17274 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            17275 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            17276 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            17277 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            17278 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            17279 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            17280 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            17281 ; 100  |
                            17282 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            17283 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            17284 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            17285 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            17286 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            17287 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            17288 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            17289 ; 108  |
                            17290 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            17291 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            17292 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            17293 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            17294 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17295 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            17296 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            17297 ; 116  |
                            17298 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17299 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            17300 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            17301 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            17302 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            17303 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            17304 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            17305 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            17306 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            17307 ; 126  |
                            17308 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            17309 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            17310 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            17311 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            17312 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            17313 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            17314 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            17315 ; 134  |
                            17316 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            17317 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            17318 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            17319 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            17320 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            17321 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            17322 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            17323 ; 142  |
                            17324 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            17325 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            17326 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            17327 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            17328 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            17329 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            17330 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            17331 ; 150  |
                            17332 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            17333 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            17334 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            17335 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            17336 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            17337 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            17338 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            17339 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            17340 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            17341 ; 160  |
                            17342 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            17343 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            17344 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            17345 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            17346 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            17347 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            17348 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            17349 ; 168  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17350 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            17351 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            17352 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            17353 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            17354 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            17355 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            17356 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            17357 ; 176  |
                            17358 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            17359 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            17360 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            17361 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            17362 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            17363 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            17364 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            17365 ; 184  |
                            17366 ; 185  |typedef union               
                            17367 ; 186  |{
                            17368 ; 187  |    struct {
                            17369 ; 188  |       int TIMER_ENABLE              :1;
                            17370 ; 189  |       int TIMER_INT_EN              :1;
                            17371 ; 190  |       int INVERT                    :1;
                            17372 ; 191  |       int TIMER_CONTROL             :3;
                            17373 ; 192  |       int RSVD0                     :1;
                            17374 ; 193  |       int TIMER_STATUS              :1;
                            17375 ; 194  |       int TIMER_MODE                :2;
                            17376 ; 195  |       int RSVD1                     :13;
                            17377 ; 196  |       int CLKGT                     :1;
                            17378 ; 197  |    } B;
                            17379 ; 198  |    int I;
                            17380 ; 199  |} timercsr_type;
                            17381 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            17382 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            17383 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            17384 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            17385 ; 204  |
                            17386 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            17387 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            17388 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            17389 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            17390 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            17391 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            17392 ; 211  |
                            17393 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            17394 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            17395 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            17396 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            17397 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            17398 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17399 ; 218  |
                            17400 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            17401 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            17402 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            17403 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            17404 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            17405 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            17406 ; 225  |
                            17407 ; 226  |typedef union               
                            17408 ; 227  |{
                            17409 ; 228  |    struct {
                            17410 ; 229  |       int COUNT                    :24;
                            17411 ; 230  |    } B;
                            17412 ; 231  |    int I;
                            17413 ; 232  |} tmrcntr_type;
                            17414 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            17415 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            17416 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            17417 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            17418 ; 237  |
                            17419 ; 238  |
                            17420 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            17421 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            17422 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            17423 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            17424 ; 243  |
                            17425 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            17426 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            17427 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            17428 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            17429 ; 248  |
                            17430 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            17431 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            17432 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            17433 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            17434 ; 253  |
                            17435 ; 254  |// Timer enable
                            17436 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            17437 ; 256  |// Timer clock gating control
                            17438 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            17439 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            17440 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            17441 ; 260  |#endif
                            17442 ; 261  |
                            17443 ; 262  |
                            17444 ; 263  |
                            17445 ; 264  |
                            17446 
                            17448 
                            17449 ; 36   |#include "regsusb20.h"
                            17450 
                            17452 
                            17453 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17454 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            17455 ; 3    |//;  File        : regsusb20ip.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17456 ; 4    |//;  Description : USB20 IP Register definition
                            17457 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17458 ; 6    |
                            17459 ; 7    |// The following naming conventions are followed in this file.
                            17460 ; 8    |// All registers are named using the format...
                            17461 ; 9    |//     HW_<module>_<regname>
                            17462 ; 10   |// where <module> is the module name which can be any of the following...
                            17463 ; 11   |//     USB20
                            17464 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            17465 ; 13   |// module name includes a number starting from 0 for the first instance of
                            17466 ; 14   |// that module)
                            17467 ; 15   |// <regname> is the specific register within that module
                            17468 ; 16   |// We also define the following...
                            17469 ; 17   |//     HW_<module>_<regname>_BITPOS
                            17470 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17471 ; 19   |//     HW_<module>_<regname>_SETMASK
                            17472 ; 20   |// which does something else, and
                            17473 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            17474 ; 22   |// which does something else.
                            17475 ; 23   |// Other rules
                            17476 ; 24   |//     All caps
                            17477 ; 25   |//     Numeric identifiers start at 0
                            17478 ; 26   |
                            17479 ; 27   |#if !(defined(regsusb20inc))
                            17480 ; 28   |#define regsusb20inc 1
                            17481 ; 29   |
                            17482 ; 30   |#include "types.h"
                            17483 
                            17485 
                            17486 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17487 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17488 ; 3    |//
                            17489 ; 4    |// Filename: types.h
                            17490 ; 5    |// Description: Standard data types
                            17491 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17492 ; 7    |
                            17493 ; 8    |#ifndef _TYPES_H
                            17494 ; 9    |#define _TYPES_H
                            17495 ; 10   |
                            17496 ; 11   |// TODO:  move this outta here!
                            17497 ; 12   |#if !defined(NOERROR)
                            17498 ; 13   |#define NOERROR 0
                            17499 ; 14   |#define SUCCESS 0
                            17500 ; 15   |#endif 
                            17501 ; 16   |#if !defined(SUCCESS)
                            17502 ; 17   |#define SUCCESS  0
                            17503 ; 18   |#endif
                            17504 ; 19   |#if !defined(ERROR)
                            17505 ; 20   |#define ERROR   -1
                            17506 ; 21   |#endif
                            17507 ; 22   |#if !defined(FALSE)
                            17508 ; 23   |#define FALSE 0
                            17509 ; 24   |#endif
                            17510 ; 25   |#if !defined(TRUE)
                            17511 ; 26   |#define TRUE  1
                            17512 ; 27   |#endif
                            17513 ; 28   |
                            17514 ; 29   |#if !defined(NULL)
                            17515 ; 30   |#define NULL 0
                            17516 ; 31   |#endif
                            17517 ; 32   |
                            17518 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17519 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17520 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17521 ; 36   |#define MAX_ULONG   (-1) 
                            17522 ; 37   |
                            17523 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17524 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17525 ; 40   |
                            17526 ; 41   |
                            17527 ; 42   |#define BYTE    unsigned char       // btVarName
                            17528 ; 43   |#define CHAR    signed char         // cVarName
                            17529 ; 44   |#define USHORT  unsigned short      // usVarName
                            17530 ; 45   |#define SHORT   unsigned short      // sVarName
                            17531 ; 46   |#define WORD    unsigned int        // wVarName
                            17532 ; 47   |#define INT     signed int          // iVarName
                            17533 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17534 ; 49   |#define LONG    signed long         // lVarName
                            17535 ; 50   |#define BOOL    unsigned int        // bVarName
                            17536 ; 51   |#define FRACT   _fract              // frVarName
                            17537 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17538 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17539 ; 54   |#define FLOAT   float               // fVarName
                            17540 ; 55   |#define DBL     double              // dVarName
                            17541 ; 56   |#define ENUM    enum                // eVarName
                            17542 ; 57   |#define CMX     _complex            // cmxVarName
                            17543 ; 58   |typedef WORD UCS3;                   // 
                            17544 ; 59   |
                            17545 ; 60   |#define UINT16  unsigned short
                            17546 ; 61   |#define UINT8   unsigned char   
                            17547 ; 62   |#define UINT32  unsigned long
                            17548 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17549 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17550 ; 65   |#define WCHAR   UINT16
                            17551 ; 66   |
                            17552 ; 67   |//UINT128 is 16 bytes or 6 words
                            17553 ; 68   |typedef struct UINT128_3500 {   
                            17554 ; 69   |    int val[6];     
                            17555 ; 70   |} UINT128_3500;
                            17556 ; 71   |
                            17557 ; 72   |#define UINT128   UINT128_3500
                            17558 ; 73   |
                            17559 ; 74   |// Little endian word packed byte strings:   
                            17560 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17561 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17562 ; 77   |// Little endian word packed byte strings:   
                            17563 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17564 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17565 ; 80   |
                            17566 ; 81   |// Declare Memory Spaces To Use When Coding
                            17567 ; 82   |// A. Sector Buffers
                            17568 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17569 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17570 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17571 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17572 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17573 ; 88   |// B. Media DDI Memory
                            17574 ; 89   |#define MEDIA_DDI_MEM _Y
                            17575 ; 90   |
                            17576 ; 91   |
                            17577 ; 92   |
                            17578 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17579 ; 94   |// Examples of circular pointers:
                            17580 ; 95   |//    INT CIRC cpiVarName
                            17581 ; 96   |//    DWORD CIRC cpdwVarName
                            17582 ; 97   |
                            17583 ; 98   |#define RETCODE INT                 // rcVarName
                            17584 ; 99   |
                            17585 ; 100  |// generic bitfield structure
                            17586 ; 101  |struct Bitfield {
                            17587 ; 102  |    unsigned int B0  :1;
                            17588 ; 103  |    unsigned int B1  :1;
                            17589 ; 104  |    unsigned int B2  :1;
                            17590 ; 105  |    unsigned int B3  :1;
                            17591 ; 106  |    unsigned int B4  :1;
                            17592 ; 107  |    unsigned int B5  :1;
                            17593 ; 108  |    unsigned int B6  :1;
                            17594 ; 109  |    unsigned int B7  :1;
                            17595 ; 110  |    unsigned int B8  :1;
                            17596 ; 111  |    unsigned int B9  :1;
                            17597 ; 112  |    unsigned int B10 :1;
                            17598 ; 113  |    unsigned int B11 :1;
                            17599 ; 114  |    unsigned int B12 :1;
                            17600 ; 115  |    unsigned int B13 :1;
                            17601 ; 116  |    unsigned int B14 :1;
                            17602 ; 117  |    unsigned int B15 :1;
                            17603 ; 118  |    unsigned int B16 :1;
                            17604 ; 119  |    unsigned int B17 :1;
                            17605 ; 120  |    unsigned int B18 :1;
                            17606 ; 121  |    unsigned int B19 :1;
                            17607 ; 122  |    unsigned int B20 :1;
                            17608 ; 123  |    unsigned int B21 :1;
                            17609 ; 124  |    unsigned int B22 :1;
                            17610 ; 125  |    unsigned int B23 :1;
                            17611 ; 126  |};
                            17612 ; 127  |
                            17613 ; 128  |union BitInt {
                            17614 ; 129  |        struct Bitfield B;
                            17615 ; 130  |        int        I;
                            17616 ; 131  |};
                            17617 ; 132  |
                            17618 ; 133  |#define MAX_MSG_LENGTH 10
                            17619 ; 134  |struct CMessage
                            17620 ; 135  |{
                            17621 ; 136  |        unsigned int m_uLength;
                            17622 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17623 ; 138  |};
                            17624 ; 139  |
                            17625 ; 140  |typedef struct {
                            17626 ; 141  |    WORD m_wLength;
                            17627 ; 142  |    WORD m_wMessage;
                            17628 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17629 ; 144  |} Message;
                            17630 ; 145  |
                            17631 ; 146  |struct MessageQueueDescriptor
                            17632 ; 147  |{
                            17633 ; 148  |        int *m_pBase;
                            17634 ; 149  |        int m_iModulo;
                            17635 ; 150  |        int m_iSize;
                            17636 ; 151  |        int *m_pHead;
                            17637 ; 152  |        int *m_pTail;
                            17638 ; 153  |};
                            17639 ; 154  |
                            17640 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17641 ; 156  |{
                            17642 ; 157  |    int m_iSignaledEventMask;
                            17643 ; 158  |    int m_iWaitEventMask;
                            17644 ; 159  |    int m_iResourceOfCode;
                            17645 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17646 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17647 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17648 ; 163  |    int m_uTimeOutHigh;
                            17649 ; 164  |    int m_uTimeOutLow;
                            17650 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17651 ; 166  |};
                            17652 ; 167  |
                            17653 ; 168  |union WaitMask{
                            17654 ; 169  |    struct B{
                            17655 ; 170  |        unsigned int m_bNone     :1;
                            17656 ; 171  |        unsigned int m_bMessage  :1;
                            17657 ; 172  |        unsigned int m_bTimer    :1;
                            17658 ; 173  |        unsigned int m_bButton   :1;
                            17659 ; 174  |    } B;
                            17660 ; 175  |    int I;
                            17661 ; 176  |} ;
                            17662 ; 177  |
                            17663 ; 178  |
                            17664 ; 179  |struct Button {
                            17665 ; 180  |        WORD wButtonEvent;
                            17666 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17667 ; 182  |};
                            17668 ; 183  |
                            17669 ; 184  |struct Message {
                            17670 ; 185  |        WORD wMsgLength;
                            17671 ; 186  |        WORD wMsgCommand;
                            17672 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17673 ; 188  |};
                            17674 ; 189  |
                            17675 ; 190  |union EventTypes {
                            17676 ; 191  |        struct CMessage msg;
                            17677 ; 192  |        struct Button Button ;
                            17678 ; 193  |        struct Message Message;
                            17679 ; 194  |};
                            17680 ; 195  |
                            17681 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17682 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17683 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17684 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17685 ; 200  |
                            17686 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17687 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17688 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17689 ; 204  |
                            17690 ; 205  |#if DEBUG
                            17691 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17692 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17693 ; 208  |#else 
                            17694 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17695 ; 210  |#define DebugBuildAssert(x)    
                            17696 ; 211  |#endif
                            17697 ; 212  |
                            17698 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17699 ; 214  |//  #pragma asm
                            17700 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17701 ; 216  |//  #pragma endasm
                            17702 ; 217  |
                            17703 ; 218  |
                            17704 ; 219  |#ifdef COLOR_262K
                            17705 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17706 ; 221  |#elif defined(COLOR_65K)
                            17707 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17708 ; 223  |#else
                            17709 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17710 ; 225  |#endif
                            17711 ; 226  |    
                            17712 ; 227  |#endif // #ifndef _TYPES_H
                            17713 
                            17715 
                            17716 ; 31   |
                            17717 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17718 ; 33   |//   USB2.0 STMP Registers 
                            17719 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17720 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            17721 ; 36   |
                            17722 ; 37   |
                            17723 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            17724 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            17725 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            17726 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            17727 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            17728 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            17729 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            17730 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            17731 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            17732 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            17733 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            17734 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            17735 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            17736 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            17737 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            17738 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            17739 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            17740 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            17741 ; 56   |
                            17742 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            17743 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            17744 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            17745 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            17746 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            17747 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            17748 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            17749 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            17750 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            17751 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            17752 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            17753 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            17754 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            17755 ; 70   |
                            17756 ; 71   |
                            17757 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            17758 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            17759 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            17760 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17761 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            17762 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            17763 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            17764 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            17765 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            17766 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            17767 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            17768 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            17769 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            17770 ; 85   |
                            17771 ; 86   |typedef union               
                            17772 ; 87   |{
                            17773 ; 88   |    struct {
                            17774 ; 89   |        int USBEN          :1;
                            17775 ; 90   |        int WAKEUPIRQ      :1;
                            17776 ; 91   |        int WAKEUPIE       :1;
                            17777 ; 92   |        int VBUSCXIRQ      :1;
                            17778 ; 93   |        int VBUSCXIE       :1;
                            17779 ; 94   |        int VBUSDISCXIRQ   :1;
                            17780 ; 95   |        int VBUSDISCXIE    :1;
                            17781 ; 96   |        int CLKOFF         :1;
                            17782 ; 97   |        int SUSP           :1;
                            17783 ; 98   |        int SUSPF          :1;
                            17784 ; 99   |        int UTMITST        :1;
                            17785 ; 100  |        int ARCCONNECT     :1;
                            17786 ; 101  |        int PLUGGEDIN_EN   :1;
                            17787 ; 102  |        int PLUGGEDIN      :1;
                            17788 ; 103  |        int                :8;
                            17789 ; 104  |        int HOSTDISCONNECT :1;
                            17790 ; 105  |        int VBUSSENSE      :1;
                            17791 ; 106  |    } B;
                            17792 ; 107  |    int I;
                            17793 ; 108  |} usbcsr_type;
                            17794 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            17795 ; 110  |
                            17796 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17797 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            17798 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            17799 ; 114  |
                            17800 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            17801 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            17802 ; 117  |
                            17803 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            17804 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            17805 ; 120  |
                            17806 ; 121  |typedef union               
                            17807 ; 122  |{
                            17808 ; 123  |    struct {
                            17809 ; 124  |        int ADD            :16;
                            17810 ; 125  |        int MEM            :2;
                            17811 ; 126  |        int                :6;
                            17812 ; 127  |    } B;
                            17813 ; 128  |    int I;
                            17814 ; 129  |} usbdmaoff_type;
                            17815 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            17816 ; 131  |
                            17817 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            17818 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            17819 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            17820 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            17821 ; 136  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17822 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            17823 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            17824 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            17825 ; 140  |
                            17826 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            17827 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            17828 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            17829 ; 144  |
                            17830 ; 145  |typedef union               
                            17831 ; 146  |{
                            17832 ; 147  |    struct {
                            17833 ; 148  |        int ADD            :9;
                            17834 ; 149  |        int                :7;
                            17835 ; 150  |        int RWB            :1;
                            17836 ; 151  |        int                :14;
                            17837 ; 152  |        int KICK           :1;
                            17838 ; 153  |    } B;
                            17839 ; 154  |    int I;
                            17840 ; 155  |} usbarcaccess_type;
                            17841 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            17842 ; 157  |
                            17843 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            17844 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            17845 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            17846 ; 161  |
                            17847 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            17848 ; 163  |
                            17849 ; 164  |typedef union               
                            17850 ; 165  |{
                            17851 ; 166  |    struct {
                            17852 ; 167  |        int DATA           :16;
                            17853 ; 168  |        int                :8;
                            17854 ; 169  |    } B;
                            17855 ; 170  |    int I;
                            17856 ; 171  |} usbarcdatalow_type;
                            17857 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            17858 ; 173  |
                            17859 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            17860 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            17861 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            17862 ; 177  |
                            17863 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            17864 ; 179  |
                            17865 ; 180  |typedef union               
                            17866 ; 181  |{
                            17867 ; 182  |    struct {
                            17868 ; 183  |        int DATA           :16;
                            17869 ; 184  |        int                :8;
                            17870 ; 185  |    } B;
                            17871 ; 186  |    int I;
                            17872 ; 187  |} usbarcdatahigh_type;
                            17873 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            17874 ; 189  |
                            17875 ; 190  |
                            17876 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17877 ; 192  |//   USB2.0 ARC Registers 
                            17878 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17879 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            17880 ; 195  |
                            17881 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17882 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            17883 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            17884 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            17885 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            17886 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            17887 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            17888 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            17889 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            17890 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            17891 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            17892 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            17893 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            17894 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            17895 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            17896 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            17897 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            17898 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            17899 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            17900 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            17901 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            17902 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            17903 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            17904 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            17905 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            17906 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            17907 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            17908 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            17909 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            17910 ; 225  |
                            17911 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            17912 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            17913 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            17914 ; 229  |
                            17915 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            17916 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            17917 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            17918 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            17919 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            17920 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            17921 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            17922 ; 237  |
                            17923 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            17924 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            17925 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            17926 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            17927 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            17928 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            17929 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            17930 ; 245  |
                            17931 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            17932 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            17933 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            17934 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            17935 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            17936 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            17937 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            17938 ; 253  |
                            17939 ; 254  |typedef union               
                            17940 ; 255  |{
                            17941 ; 256  |    struct {
                            17942 ; 257  |        int N_PORTS         :4;
                            17943 ; 258  |        int PPC             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17944 ; 259  |        int                 :3;
                            17945 ; 260  |        int N_PCC           :4;
                            17946 ; 261  |        int N_CC            :4;
                            17947 ; 262  |        int PI              :1;
                            17948 ; 263  |        int                 :3;
                            17949 ; 264  |        int N_PTT           :4;
                            17950 ; 265  |        int N_TT            :4;
                            17951 ; 266  |        int                 :20;
                            17952 ; 267  |    } B;
                            17953 ; 268  |    DWORD I;
                            17954 ; 269  |} hcsparams_type;
                            17955 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            17956 ; 271  |
                            17957 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            17958 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            17959 ; 274  |
                            17960 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            17961 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            17962 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            17963 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            17964 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            17965 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            17966 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            17967 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            17968 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            17969 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            17970 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            17971 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            17972 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            17973 ; 288  |
                            17974 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            17975 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            17976 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            17977 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            17978 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            17979 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            17980 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            17981 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            17982 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            17983 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            17984 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            17985 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            17986 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            17987 ; 302  |
                            17988 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            17989 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            17990 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            17991 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            17992 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            17993 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            17994 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            17995 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            17996 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            17997 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            17998 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            17999 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18000 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18001 ; 316  |
                            18002 ; 317  |typedef union               
                            18003 ; 318  |{
                            18004 ; 319  |    struct {
                            18005 ; 320  |        int RS              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18006 ; 321  |        int RST             :1;
                            18007 ; 322  |        int FS0             :1;
                            18008 ; 323  |        int FS1             :1;
                            18009 ; 324  |        int PSE             :1;
                            18010 ; 325  |        int ASE             :1;
                            18011 ; 326  |        int IAA             :1;
                            18012 ; 327  |        int LR              :1;
                            18013 ; 328  |        int ASP0            :1;
                            18014 ; 329  |        int ASP1            :1;
                            18015 ; 330  |        int                 :1;
                            18016 ; 331  |        int ASPE            :1;
                            18017 ; 332  |        int                 :3;
                            18018 ; 333  |        int FS2             :1;
                            18019 ; 334  |        int ITC             :8;
                            18020 ; 335  |        int                 :24;
                            18021 ; 336  |    } B;
                            18022 ; 337  |    DWORD I;
                            18023 ; 338  |} usbcmd_type;
                            18024 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18025 ; 340  |
                            18026 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18027 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            18028 ; 343  |
                            18029 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18030 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18031 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18032 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18033 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18034 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18035 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18036 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18037 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18038 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18039 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18040 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18041 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18042 ; 357  |
                            18043 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18044 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18045 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18046 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18047 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18048 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18049 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18050 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18051 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18052 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18053 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18054 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18055 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18056 ; 371  |
                            18057 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18058 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18059 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18060 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18061 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18062 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18063 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18064 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18065 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18066 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18067 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18068 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18069 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18070 ; 385  |
                            18071 ; 386  |
                            18072 ; 387  |typedef union               
                            18073 ; 388  |{
                            18074 ; 389  |    struct {
                            18075 ; 390  |        int UI              :1;
                            18076 ; 391  |        int UEI             :1;
                            18077 ; 392  |        int PCI             :1;
                            18078 ; 393  |        int FRI             :1;
                            18079 ; 394  |        int SEI             :1;
                            18080 ; 395  |        int AAI             :1;
                            18081 ; 396  |        int URI             :1;
                            18082 ; 397  |        int STI             :1;
                            18083 ; 398  |        int SLI             :1;
                            18084 ; 399  |        int                 :3;
                            18085 ; 400  |        int HCH             :1;
                            18086 ; 401  |        int RCL             :1;
                            18087 ; 402  |        int PS              :1;
                            18088 ; 403  |        int AS              :1;
                            18089 ; 404  |        int                 :24;
                            18090 ; 405  |    } B;
                            18091 ; 406  |    DWORD I;
                            18092 ; 407  |} usbsts_type;
                            18093 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            18094 ; 409  |
                            18095 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            18096 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            18097 ; 412  |
                            18098 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            18099 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            18100 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            18101 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            18102 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            18103 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            18104 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            18105 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            18106 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            18107 ; 422  |
                            18108 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            18109 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            18110 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            18111 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            18112 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            18113 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            18114 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            18115 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            18116 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            18117 ; 432  |
                            18118 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            18119 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            18120 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            18121 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            18122 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            18123 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            18124 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            18125 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            18126 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            18127 ; 442  |
                            18128 ; 443  |
                            18129 ; 444  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18130 ; 445  |{
                            18131 ; 446  |    struct {
                            18132 ; 447  |        int UE              :1;
                            18133 ; 448  |        int UEE             :1;
                            18134 ; 449  |        int PCE             :1;
                            18135 ; 450  |        int FRE             :1;
                            18136 ; 451  |        int SEE             :1;
                            18137 ; 452  |        int AAE             :1;
                            18138 ; 453  |        int URE             :1;
                            18139 ; 454  |        int STE             :1;
                            18140 ; 455  |        int SLE             :1;
                            18141 ; 456  |        int                 :39;
                            18142 ; 457  |    } B;
                            18143 ; 458  |    DWORD I;
                            18144 ; 459  |} usbintr_type;
                            18145 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            18146 ; 461  |
                            18147 ; 462  |
                            18148 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18149 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            18150 ; 465  |
                            18151 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            18152 ; 467  |
                            18153 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            18154 ; 469  |
                            18155 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            18156 ; 471  |
                            18157 ; 472  |typedef union               
                            18158 ; 473  |{
                            18159 ; 474  |    struct {
                            18160 ; 475  |        int                 :25;
                            18161 ; 476  |        int ADD             :7;
                            18162 ; 477  |        int                 :16;
                            18163 ; 478  |    } B;
                            18164 ; 479  |    DWORD I;
                            18165 ; 480  |} devaddr_type;
                            18166 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            18167 ; 482  |
                            18168 ; 483  |
                            18169 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            18170 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            18171 ; 486  |
                            18172 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            18173 ; 488  |
                            18174 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            18175 ; 490  |
                            18176 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            18177 ; 492  |
                            18178 ; 493  |typedef union               
                            18179 ; 494  |{
                            18180 ; 495  |    struct {
                            18181 ; 496  |        int                 :10;
                            18182 ; 497  |        int ADD             :22;
                            18183 ; 498  |        int                 :16;
                            18184 ; 499  |    } B;
                            18185 ; 500  |    DWORD I;
                            18186 ; 501  |} endptlistaddr_type;
                            18187 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            18188 ; 503  |
                            18189 ; 504  |
                            18190 ; 505  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18191 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            18192 ; 507  |
                            18193 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            18194 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            18195 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            18196 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            18197 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            18198 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            18199 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            18200 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            18201 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            18202 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            18203 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            18204 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            18205 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            18206 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            18207 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            18208 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            18209 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            18210 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            18211 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            18212 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            18213 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            18214 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            18215 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            18216 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            18217 ; 532  |
                            18218 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            18219 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            18220 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            18221 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            18222 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            18223 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            18224 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            18225 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            18226 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            18227 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            18228 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            18229 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            18230 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            18231 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            18232 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            18233 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            18234 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            18235 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            18236 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            18237 ; 552  |
                            18238 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            18239 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            18240 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            18241 ; 556  |
                            18242 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            18243 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            18244 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            18245 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            18246 ; 561  |
                            18247 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            18248 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            18249 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            18250 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            18251 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            18252 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18253 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            18254 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            18255 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            18256 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            18257 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            18258 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            18259 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            18260 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            18261 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            18262 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            18263 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            18264 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            18265 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            18266 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            18267 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            18268 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            18269 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            18270 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            18271 ; 586  |
                            18272 ; 587  |typedef union               
                            18273 ; 588  |{
                            18274 ; 589  |    struct {
                            18275 ; 590  |        int CCS             :1;
                            18276 ; 591  |        int CSC             :1;
                            18277 ; 592  |        int PE              :1;
                            18278 ; 593  |        int PEC             :1;
                            18279 ; 594  |        int OCA             :1;
                            18280 ; 595  |        int OCC             :1;
                            18281 ; 596  |        int FPR             :1;
                            18282 ; 597  |        int SUSP            :1;
                            18283 ; 598  |        int PR              :1;
                            18284 ; 599  |        int HSP             :1;
                            18285 ; 600  |        int LS              :2;
                            18286 ; 601  |        int PP              :1;
                            18287 ; 602  |        int PO              :1;
                            18288 ; 603  |        int PIC             :2;
                            18289 ; 604  |        int PTC             :4;
                            18290 ; 605  |        int WKCN            :1;
                            18291 ; 606  |        int WKDS            :1;
                            18292 ; 607  |        int WKOC            :1;
                            18293 ; 608  |        int PHCD            :1;
                            18294 ; 609  |        int PFSC            :1;
                            18295 ; 610  |        int                 :1;
                            18296 ; 611  |        int PSPD            :2;
                            18297 ; 612  |        int                 :1;
                            18298 ; 613  |        int PTW             :1;
                            18299 ; 614  |        int STS             :1;
                            18300 ; 615  |        int PTS             :1;
                            18301 ; 616  |        int                 :16;
                            18302 ; 617  |    } B;
                            18303 ; 618  |    DWORD I;
                            18304 ; 619  |} portsc1_type;
                            18305 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            18306 ; 621  |
                            18307 ; 622  |
                            18308 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            18309 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            18310 ; 625  |
                            18311 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            18312 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            18313 ; 628  |
                            18314 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18315 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            18316 ; 631  |
                            18317 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            18318 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            18319 ; 634  |
                            18320 ; 635  |typedef union               
                            18321 ; 636  |{
                            18322 ; 637  |    struct {
                            18323 ; 638  |        int CM              :2;
                            18324 ; 639  |        int ES              :1;
                            18325 ; 640  |        int                 :46;
                            18326 ; 641  |    } B;
                            18327 ; 642  |    DWORD I;
                            18328 ; 643  |} usbmode_type;
                            18329 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            18330 ; 645  |
                            18331 ; 646  |
                            18332 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            18333 ; 648  |//  The following endpoint equates are common for the following registers
                            18334 ; 649  |
                            18335 ; 650  |#define ENDPOINT0_BITPOS (0)
                            18336 ; 651  |#define ENDPOINT1_BITPOS (1)
                            18337 ; 652  |#define ENDPOINT2_BITPOS (2)
                            18338 ; 653  |#define ENDPOINT3_BITPOS (3)
                            18339 ; 654  |#define ENDPOINT4_BITPOS (4)
                            18340 ; 655  |#define ENDPOINT5_BITPOS (5)
                            18341 ; 656  |#define ENDPOINT6_BITPOS (6)
                            18342 ; 657  |#define ENDPOINT7_BITPOS (7)
                            18343 ; 658  |#define ENDPOINT8_BITPOS (8)
                            18344 ; 659  |#define ENDPOINT9_BITPOS (9)
                            18345 ; 660  |#define ENDPOINT10_BITPOS (10)
                            18346 ; 661  |#define ENDPOINT11_BITPOS (11)
                            18347 ; 662  |#define ENDPOINT12_BITPOS (12)
                            18348 ; 663  |#define ENDPOINT13_BITPOS (13)
                            18349 ; 664  |#define ENDPOINT14_BITPOS (14)
                            18350 ; 665  |#define ENDPOINT15_BITPOS (15)
                            18351 ; 666  |
                            18352 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            18353 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            18354 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            18355 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            18356 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            18357 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            18358 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            18359 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            18360 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            18361 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            18362 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            18363 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            18364 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            18365 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            18366 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            18367 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            18368 ; 683  |
                            18369 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            18370 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            18371 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            18372 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            18373 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            18374 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            18375 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            18376 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18377 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            18378 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            18379 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            18380 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            18381 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            18382 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            18383 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            18384 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            18385 ; 700  |
                            18386 ; 701  |typedef union               
                            18387 ; 702  |{
                            18388 ; 703  |    struct {
                            18389 ; 704  |        int EP0              :1;
                            18390 ; 705  |        int EP1              :1;
                            18391 ; 706  |        int EP2              :1;
                            18392 ; 707  |        int EP3              :1;
                            18393 ; 708  |        int EP4              :1;
                            18394 ; 709  |        int EP5              :1;
                            18395 ; 710  |        int EP6              :1;
                            18396 ; 711  |        int EP7              :1;
                            18397 ; 712  |        int EP8              :1;
                            18398 ; 713  |        int EP9              :1;
                            18399 ; 714  |        int EP10             :1;
                            18400 ; 715  |        int EP11             :1;
                            18401 ; 716  |        int EP12             :1;
                            18402 ; 717  |        int EP13             :1;
                            18403 ; 718  |        int EP14             :1;
                            18404 ; 719  |        int EP15             :1;
                            18405 ; 720  |        int                  :32;
                            18406 ; 721  |    } B;
                            18407 ; 722  |    DWORD I;
                            18408 ; 723  |} endpsetupstat_type;
                            18409 ; 724  |
                            18410 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            18411 ; 726  |
                            18412 ; 727  |typedef union               
                            18413 ; 728  |{
                            18414 ; 729  |    struct {
                            18415 ; 730  |        int EP0              :1;
                            18416 ; 731  |        int EP1              :1;
                            18417 ; 732  |        int EP2              :1;
                            18418 ; 733  |        int EP3              :1;
                            18419 ; 734  |        int EP4              :1;
                            18420 ; 735  |        int EP5              :1;
                            18421 ; 736  |        int EP6              :1;
                            18422 ; 737  |        int EP7              :1;
                            18423 ; 738  |        int EP8              :1;
                            18424 ; 739  |        int EP9              :1;
                            18425 ; 740  |        int EP10             :1;
                            18426 ; 741  |        int EP11             :1;
                            18427 ; 742  |        int EP12             :1;
                            18428 ; 743  |        int EP13             :1;
                            18429 ; 744  |        int EP14             :1;
                            18430 ; 745  |        int EP15             :1;
                            18431 ; 746  |        int                  :8;
                            18432 ; 747  |    } B;
                            18433 ; 748  |    WORD I;
                            18434 ; 749  |} endpt_type;
                            18435 
                            18473 
                            18474 ; 750  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18475 ; 751  |typedef union
                            18476 ; 752  |{
                            18477 ; 753  |   struct {
                            18478 ; 754  |       endpt_type  RX;
                            18479 ; 755  |       endpt_type  TX;
                            18480 ; 756  |   } W;
                            18481 ; 757  |   DWORD DW;
                            18482 ; 758  |} endptrxtx_type;
                            18483 ; 759  |
                            18484 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            18485 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            18486 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            18487 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            18488 ; 764  |
                            18489 ; 765  |
                            18490 ; 766  |
                            18491 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            18492 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            18493 ; 769  |
                            18494 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            18495 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            18496 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            18497 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            18498 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            18499 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            18500 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            18501 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            18502 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            18503 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            18504 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            18505 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            18506 ; 782  |
                            18507 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            18508 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            18509 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            18510 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            18511 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            18512 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            18513 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            18514 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            18515 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            18516 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            18517 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            18518 ; 794  |
                            18519 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            18520 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            18521 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            18522 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            18523 ; 799  |
                            18524 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            18525 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            18526 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            18527 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            18528 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            18529 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            18530 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            18531 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            18532 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18533 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            18534 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            18535 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            18536 ; 812  |
                            18537 ; 813  |
                            18538 ; 814  |typedef union               
                            18539 ; 815  |{
                            18540 ; 816  |    struct {
                            18541 ; 817  |        int RXS             :1;
                            18542 ; 818  |        int RXD             :1;
                            18543 ; 819  |        int RXT             :2;
                            18544 ; 820  |        int                 :1;
                            18545 ; 821  |        int RXI             :1;
                            18546 ; 822  |        int RXR             :1;
                            18547 ; 823  |        int RXE             :1;
                            18548 ; 824  |        int                 :8;
                            18549 ; 825  |        int TXS             :1;
                            18550 ; 826  |        int TXD             :1;
                            18551 ; 827  |        int TXT             :2;
                            18552 ; 828  |        int                 :1;
                            18553 ; 829  |        int TXI             :1;
                            18554 ; 830  |        int TXR             :1;
                            18555 ; 831  |        int TXE             :1;
                            18556 ; 832  |        int                 :24;
                            18557 ; 833  |    } B;
                            18558 ; 834  |    DWORD I;
                            18559 ; 835  |} endptctrl_type;
                            18560 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            18561 ; 837  |
                            18562 ; 838  |#endif
                            18563 ; 839  |
                            18564 ; 840  |
                            18565 
                            18567 
                            18568 ; 37   |#include "regsusb20phy.h"
                            18569 
                            18571 
                            18572 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18573 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            18574 ; 3    |//;  File        : regsusbphy.inc
                            18575 ; 4    |//;  Description : USB20 PHY Register definition
                            18576 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            18577 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18578 ; 7    |
                            18579 ; 8    |// The following naming conventions are followed in this file.
                            18580 ; 9    |// All registers are named using the format...
                            18581 ; 10   |//     HW_<module>_<regname>
                            18582 ; 11   |// where <module> is the module name which can be any of the following...
                            18583 ; 12   |//     USB20
                            18584 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            18585 ; 14   |// module name includes a number starting from 0 for the first instance of
                            18586 ; 15   |// that module)
                            18587 ; 16   |// <regname> is the specific register within that module
                            18588 ; 17   |// We also define the following...
                            18589 ; 18   |//     HW_<module>_<regname>_BITPOS
                            18590 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18591 ; 20   |//     HW_<module>_<regname>_SETMASK
                            18592 ; 21   |// which does something else, and
                            18593 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            18594 ; 23   |// which does something else.
                            18595 ; 24   |// Other rules
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18596 ; 25   |//     All caps
                            18597 ; 26   |//     Numeric identifiers start at 0
                            18598 ; 27   |
                            18599 ; 28   |#if !(defined(regsusbphyinc))
                            18600 ; 29   |#define regsusbphyinc 1
                            18601 ; 30   |
                            18602 ; 31   |#include "types.h"
                            18603 
                            18605 
                            18606 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18607 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18608 ; 3    |//
                            18609 ; 4    |// Filename: types.h
                            18610 ; 5    |// Description: Standard data types
                            18611 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18612 ; 7    |
                            18613 ; 8    |#ifndef _TYPES_H
                            18614 ; 9    |#define _TYPES_H
                            18615 ; 10   |
                            18616 ; 11   |// TODO:  move this outta here!
                            18617 ; 12   |#if !defined(NOERROR)
                            18618 ; 13   |#define NOERROR 0
                            18619 ; 14   |#define SUCCESS 0
                            18620 ; 15   |#endif 
                            18621 ; 16   |#if !defined(SUCCESS)
                            18622 ; 17   |#define SUCCESS  0
                            18623 ; 18   |#endif
                            18624 ; 19   |#if !defined(ERROR)
                            18625 ; 20   |#define ERROR   -1
                            18626 ; 21   |#endif
                            18627 ; 22   |#if !defined(FALSE)
                            18628 ; 23   |#define FALSE 0
                            18629 ; 24   |#endif
                            18630 ; 25   |#if !defined(TRUE)
                            18631 ; 26   |#define TRUE  1
                            18632 ; 27   |#endif
                            18633 ; 28   |
                            18634 ; 29   |#if !defined(NULL)
                            18635 ; 30   |#define NULL 0
                            18636 ; 31   |#endif
                            18637 ; 32   |
                            18638 ; 33   |#define MAX_INT     0x7FFFFF
                            18639 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18640 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18641 ; 36   |#define MAX_ULONG   (-1) 
                            18642 ; 37   |
                            18643 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18644 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18645 ; 40   |
                            18646 ; 41   |
                            18647 ; 42   |#define BYTE    unsigned char       // btVarName
                            18648 ; 43   |#define CHAR    signed char         // cVarName
                            18649 ; 44   |#define USHORT  unsigned short      // usVarName
                            18650 ; 45   |#define SHORT   unsigned short      // sVarName
                            18651 ; 46   |#define WORD    unsigned int        // wVarName
                            18652 ; 47   |#define INT     signed int          // iVarName
                            18653 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18654 ; 49   |#define LONG    signed long         // lVarName
                            18655 ; 50   |#define BOOL    unsigned int        // bVarName
                            18656 ; 51   |#define FRACT   _fract              // frVarName
                            18657 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18658 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18659 ; 54   |#define FLOAT   float               // fVarName
                            18660 ; 55   |#define DBL     double              // dVarName
                            18661 ; 56   |#define ENUM    enum                // eVarName
                            18662 ; 57   |#define CMX     _complex            // cmxVarName
                            18663 ; 58   |typedef WORD UCS3;                   // 
                            18664 ; 59   |
                            18665 ; 60   |#define UINT16  unsigned short
                            18666 ; 61   |#define UINT8   unsigned char   
                            18667 ; 62   |#define UINT32  unsigned long
                            18668 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18669 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18670 ; 65   |#define WCHAR   UINT16
                            18671 ; 66   |
                            18672 ; 67   |//UINT128 is 16 bytes or 6 words
                            18673 ; 68   |typedef struct UINT128_3500 {   
                            18674 ; 69   |    int val[6];     
                            18675 ; 70   |} UINT128_3500;
                            18676 ; 71   |
                            18677 ; 72   |#define UINT128   UINT128_3500
                            18678 ; 73   |
                            18679 ; 74   |// Little endian word packed byte strings:   
                            18680 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18681 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18682 ; 77   |// Little endian word packed byte strings:   
                            18683 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18684 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18685 ; 80   |
                            18686 ; 81   |// Declare Memory Spaces To Use When Coding
                            18687 ; 82   |// A. Sector Buffers
                            18688 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18689 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18690 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18691 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18692 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18693 ; 88   |// B. Media DDI Memory
                            18694 ; 89   |#define MEDIA_DDI_MEM _Y
                            18695 ; 90   |
                            18696 ; 91   |
                            18697 ; 92   |
                            18698 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18699 ; 94   |// Examples of circular pointers:
                            18700 ; 95   |//    INT CIRC cpiVarName
                            18701 ; 96   |//    DWORD CIRC cpdwVarName
                            18702 ; 97   |
                            18703 ; 98   |#define RETCODE INT                 // rcVarName
                            18704 ; 99   |
                            18705 ; 100  |// generic bitfield structure
                            18706 ; 101  |struct Bitfield {
                            18707 ; 102  |    unsigned int B0  :1;
                            18708 ; 103  |    unsigned int B1  :1;
                            18709 ; 104  |    unsigned int B2  :1;
                            18710 ; 105  |    unsigned int B3  :1;
                            18711 ; 106  |    unsigned int B4  :1;
                            18712 ; 107  |    unsigned int B5  :1;
                            18713 ; 108  |    unsigned int B6  :1;
                            18714 ; 109  |    unsigned int B7  :1;
                            18715 ; 110  |    unsigned int B8  :1;
                            18716 ; 111  |    unsigned int B9  :1;
                            18717 ; 112  |    unsigned int B10 :1;
                            18718 ; 113  |    unsigned int B11 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18719 ; 114  |    unsigned int B12 :1;
                            18720 ; 115  |    unsigned int B13 :1;
                            18721 ; 116  |    unsigned int B14 :1;
                            18722 ; 117  |    unsigned int B15 :1;
                            18723 ; 118  |    unsigned int B16 :1;
                            18724 ; 119  |    unsigned int B17 :1;
                            18725 ; 120  |    unsigned int B18 :1;
                            18726 ; 121  |    unsigned int B19 :1;
                            18727 ; 122  |    unsigned int B20 :1;
                            18728 ; 123  |    unsigned int B21 :1;
                            18729 ; 124  |    unsigned int B22 :1;
                            18730 ; 125  |    unsigned int B23 :1;
                            18731 ; 126  |};
                            18732 ; 127  |
                            18733 ; 128  |union BitInt {
                            18734 ; 129  |        struct Bitfield B;
                            18735 ; 130  |        int        I;
                            18736 ; 131  |};
                            18737 ; 132  |
                            18738 ; 133  |#define MAX_MSG_LENGTH 10
                            18739 ; 134  |struct CMessage
                            18740 ; 135  |{
                            18741 ; 136  |        unsigned int m_uLength;
                            18742 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18743 ; 138  |};
                            18744 ; 139  |
                            18745 ; 140  |typedef struct {
                            18746 ; 141  |    WORD m_wLength;
                            18747 ; 142  |    WORD m_wMessage;
                            18748 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18749 ; 144  |} Message;
                            18750 ; 145  |
                            18751 ; 146  |struct MessageQueueDescriptor
                            18752 ; 147  |{
                            18753 ; 148  |        int *m_pBase;
                            18754 ; 149  |        int m_iModulo;
                            18755 ; 150  |        int m_iSize;
                            18756 ; 151  |        int *m_pHead;
                            18757 ; 152  |        int *m_pTail;
                            18758 ; 153  |};
                            18759 ; 154  |
                            18760 ; 155  |struct ModuleEntry
                            18761 ; 156  |{
                            18762 ; 157  |    int m_iSignaledEventMask;
                            18763 ; 158  |    int m_iWaitEventMask;
                            18764 ; 159  |    int m_iResourceOfCode;
                            18765 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18766 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18767 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18768 ; 163  |    int m_uTimeOutHigh;
                            18769 ; 164  |    int m_uTimeOutLow;
                            18770 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18771 ; 166  |};
                            18772 ; 167  |
                            18773 ; 168  |union WaitMask{
                            18774 ; 169  |    struct B{
                            18775 ; 170  |        unsigned int m_bNone     :1;
                            18776 ; 171  |        unsigned int m_bMessage  :1;
                            18777 ; 172  |        unsigned int m_bTimer    :1;
                            18778 ; 173  |        unsigned int m_bButton   :1;
                            18779 ; 174  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18780 ; 175  |    int I;
                            18781 ; 176  |} ;
                            18782 ; 177  |
                            18783 ; 178  |
                            18784 ; 179  |struct Button {
                            18785 ; 180  |        WORD wButtonEvent;
                            18786 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18787 ; 182  |};
                            18788 ; 183  |
                            18789 ; 184  |struct Message {
                            18790 ; 185  |        WORD wMsgLength;
                            18791 ; 186  |        WORD wMsgCommand;
                            18792 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18793 ; 188  |};
                            18794 ; 189  |
                            18795 ; 190  |union EventTypes {
                            18796 ; 191  |        struct CMessage msg;
                            18797 ; 192  |        struct Button Button ;
                            18798 ; 193  |        struct Message Message;
                            18799 ; 194  |};
                            18800 ; 195  |
                            18801 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18802 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18803 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18804 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18805 ; 200  |
                            18806 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18807 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18808 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18809 ; 204  |
                            18810 ; 205  |#if DEBUG
                            18811 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18812 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18813 ; 208  |#else 
                            18814 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18815 ; 210  |#define DebugBuildAssert(x)    
                            18816 ; 211  |#endif
                            18817 ; 212  |
                            18818 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18819 ; 214  |//  #pragma asm
                            18820 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18821 ; 216  |//  #pragma endasm
                            18822 ; 217  |
                            18823 ; 218  |
                            18824 ; 219  |#ifdef COLOR_262K
                            18825 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18826 ; 221  |#elif defined(COLOR_65K)
                            18827 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18828 ; 223  |#else
                            18829 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18830 ; 225  |#endif
                            18831 ; 226  |    
                            18832 ; 227  |#endif // #ifndef _TYPES_H
                            18833 
                            18835 
                            18836 ; 32   |
                            18837 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18838 ; 34   |//   USB2.0 PHY STMP Registers 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18839 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18840 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            18841 ; 37   |
                            18842 ; 38   |
                            18843 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            18844 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            18845 ; 41   |
                            18846 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            18847 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            18848 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            18849 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            18850 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            18851 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            18852 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            18853 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            18854 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            18855 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            18856 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            18857 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            18858 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            18859 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            18860 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            18861 ; 57   |
                            18862 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            18863 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            18864 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            18865 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            18866 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            18867 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            18868 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            18869 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            18870 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            18871 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            18872 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            18873 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            18874 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            18875 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            18876 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            18877 ; 73   |
                            18878 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            18879 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            18880 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            18881 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            18882 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            18883 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            18884 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            18885 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            18886 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            18887 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            18888 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            18889 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            18890 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            18891 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            18892 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            18893 ; 89   |
                            18894 ; 90   |typedef union               
                            18895 ; 91   |{
                            18896 ; 92   |    struct {
                            18897 ; 93   |        int RSVD0          :5;
                            18898 ; 94   |        int TXDISCON1500   :1;
                            18899 ; 95   |        int PLLVCOPWD      :1;
                            18900 ; 96   |        int PLLVCPPWD      :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18901 ; 97   |        int RSVD1          :2;
                            18902 ; 98   |        int TXPWDFS        :1;
                            18903 ; 99   |        int TXPWDIBIAS     :1;
                            18904 ; 100  |        int TXPWDV2I       :1;
                            18905 ; 101  |        int TXPWDVBG       :1;
                            18906 ; 102  |        int TXPWDCOMP      :1;
                            18907 ; 103  |        int RSVD2          :1;
                            18908 ; 104  |        int RXPWDDISCONDET :1;
                            18909 ; 105  |        int RXPWDENV       :1;
                            18910 ; 106  |        int RXPWD1PT1      :1;
                            18911 ; 107  |        int RXPWDDIFF      :1;
                            18912 ; 108  |        int RXPWDRX        :1;
                            18913 ; 109  |        int RSVD3          :1;
                            18914 ; 110  |        int PWDIBIAS       :1;
                            18915 ; 111  |        int REGRESET       :1;
                            18916 ; 112  |    } B;
                            18917 ; 113  |    int I;
                            18918 ; 114  |} usbphypwd_type;
                            18919 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            18920 ; 116  |
                            18921 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            18922 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            18923 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            18924 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            18925 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            18926 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            18927 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            18928 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            18929 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            18930 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            18931 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            18932 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            18933 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            18934 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            18935 ; 131  |
                            18936 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            18937 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            18938 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            18939 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            18940 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            18941 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            18942 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            18943 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            18944 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            18945 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            18946 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            18947 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            18948 ; 144  |
                            18949 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            18950 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            18951 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            18952 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            18953 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            18954 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18955 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            18956 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            18957 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            18958 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            18959 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            18960 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            18961 ; 157  |
                            18962 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            18963 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            18964 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            18965 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            18966 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            18967 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            18968 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            18969 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            18970 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            18971 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            18972 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            18973 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            18974 ; 170  |
                            18975 ; 171  |typedef union               
                            18976 ; 172  |{
                            18977 ; 173  |    struct {
                            18978 ; 174  |        int TXCAL1500          :4;
                            18979 ; 175  |        int RSVD0              :1;
                            18980 ; 176  |        int TXENCAL1500        :1;
                            18981 ; 177  |        int TXHSXCVR           :1;
                            18982 ; 178  |        int TXCALIBRATE        :1;
                            18983 ; 179  |        int TXCAL45DN          :4;
                            18984 ; 180  |        int RSVD1              :1;
                            18985 ; 181  |        int TXENCAL45DN        :1;
                            18986 ; 182  |        int TXHSTERM           :1;
                            18987 ; 183  |        int TXSKEW             :1;
                            18988 ; 184  |        int TXCAL45DP          :4;
                            18989 ; 185  |        int RSVD2              :1;
                            18990 ; 186  |        int TXENCAL45DP        :1;
                            18991 ; 187  |        int TXFSHIZ            :1;
                            18992 ; 188  |        int TXCOMPOUT          :1;
                            18993 ; 189  |    } B;
                            18994 ; 190  |    int I;
                            18995 ; 191  |} usbphytx_type;
                            18996 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            18997 ; 193  |
                            18998 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            18999 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19000 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19001 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19002 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19003 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19004 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19005 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19006 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19007 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19008 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19009 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19010 ; 206  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19011 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19012 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19013 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19014 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19015 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19016 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19017 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19018 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19019 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19020 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19021 ; 217  |
                            19022 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            19023 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            19024 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            19025 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            19026 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            19027 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            19028 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            19029 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19030 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            19031 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19032 ; 228  |
                            19033 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19034 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19035 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19036 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19037 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19038 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19039 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19040 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19041 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19042 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19043 ; 239  |
                            19044 ; 240  |typedef union               
                            19045 ; 241  |{
                            19046 ; 242  |    struct {
                            19047 ; 243  |        int PLLV2ISEL        :4;
                            19048 ; 244  |        int RSVD0            :1;
                            19049 ; 245  |        int PLLCPDBLIP       :1;
                            19050 ; 246  |        int PLLVCOCLK2       :1;
                            19051 ; 247  |        int PLLVCOCLK24      :1;
                            19052 ; 248  |        int PLLCPNSEL        :4;
                            19053 ; 249  |        int PLLCLKDIVSEL     :4;
                            19054 ; 250  |        int RSVD1            :4;
                            19055 ; 251  |        int PLLPFDRST        :1;
                            19056 ; 252  |        int PLLCPSHORTLFR    :1;
                            19057 ; 253  |        int PLLVCOKSTART     :1;
                            19058 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19059 ; 255  |    } B;
                            19060 ; 256  |    int I;
                            19061 ; 257  |} usbphypll_type;
                            19062 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19063 ; 259  |
                            19064 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19065 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19066 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19067 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19068 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19069 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19070 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19071 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19072 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19073 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19074 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19075 ; 271  |
                            19076 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19077 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19078 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19079 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19080 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19081 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            19082 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19083 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19084 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19085 ; 281  |
                            19086 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19087 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            19088 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            19089 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            19090 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            19091 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            19092 ; 288  |//              480Mhz/7 =68.57Mhz
                            19093 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            19094 ; 290  |
                            19095 ; 291  |//              480Mhz/8 ~60Mhz
                            19096 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            19097 ; 293  |
                            19098 ; 294  |//              480Mhz/9 =53.3Mhz
                            19099 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            19100 ; 296  |
                            19101 ; 297  |//              480Mhz/10 =48Mhz
                            19102 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            19103 ; 299  |
                            19104 ; 300  |
                            19105 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            19106 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            19107 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            19108 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            19109 ; 305  |
                            19110 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            19111 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            19112 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            19113 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            19114 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            19115 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19116 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            19117 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            19118 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            19119 ; 315  |
                            19120 ; 316  |typedef union               
                            19121 ; 317  |{
                            19122 ; 318  |    struct {
                            19123 ; 319  |     int ENVADJ               :4;
                            19124 ; 320  |     int DISCONADJ            :4;
                            19125 ; 321  |     int DEBUGMODE            :4;
                            19126 ; 322  |     int PLLLKTIMECTL         :4;
                            19127 ; 323  |     int PLLCKDIVCTL          :4;
                            19128 ; 324  |     int HOSTMODETEST         :1;
                            19129 ; 325  |     int FSCKSOURCESEL        :1;
                            19130 ; 326  |     int REGRXDBYPASS         :1;
                            19131 ; 327  |     int PLLLOCKED            :1;
                            19132 ; 328  |    } B;
                            19133 ; 329  |    int I;
                            19134 ; 330  |} usbphyrx_type;
                            19135 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            19136 ; 332  |
                            19137 ; 333  |#endif
                            19138 ; 334  |
                            19139 
                            19141 
                            19142 ; 38   |
                            19143 ; 39   |
                            19144 ; 40   |#endif // if (!@def(hwequ))
                            19145 ; 41   |
                            19146 
                            19148 
                            19149 ; 12   |#else 
                            19150 ; 13   |//include "regscodec.inc"
                            19151 ; 14   |#endif
                            19152 ; 15   |
                            19153 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19154 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19155 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19156 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19157 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19158 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19159 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19160 ; 23   |
                            19161 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19162 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19163 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19164 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19165 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19166 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19167 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19168 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19169 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19170 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19171 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19172 ; 35   |
                            19173 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19174 ; 37   |// MEDIA DEFINITIONS
                            19175 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19176 ; 39   |
                            19177 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19178 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19179 ; 42   |#if defined(NAND1)
                            19180 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19181 ; 44   |#else 
                            19182 ; 45   |#if defined(NAND2)
                            19183 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19184 ; 47   |#else 
                            19185 ; 48   |#if defined(NAND3)
                            19186 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19187 ; 50   |#else 
                            19188 ; 51   |#if defined(NAND4)
                            19189 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19190 ; 53   |#else 
                            19191 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19192 ; 55   |#endif
                            19193 ; 56   |#endif
                            19194 ; 57   |#endif
                            19195 ; 58   |#endif
                            19196 ; 59   |
                            19197 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19198 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19199 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19200 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19201 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19202 ; 65   |//*** comment out if active high ****
                            19203 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19204 ; 67   |
                            19205 ; 68   |#if defined(SMEDIA)
                            19206 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19207 ; 70   |#define NUM_SM_EXTERNAL 1
                            19208 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19209 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19210 ; 73   |#else 
                            19211 ; 74   |#if defined(MMC)
                            19212 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19213 ; 76   |#define NUM_SM_EXTERNAL 0
                            19214 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19215 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19216 ; 79   |#else 
                            19217 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19218 ; 81   |#define NUM_SM_EXTERNAL 0
                            19219 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19220 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19221 ; 84   |#endif
                            19222 ; 85   |#endif
                            19223 ; 86   |
                            19224 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19225 ; 88   |// Mass Storage Class definitions
                            19226 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19227 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19228 ; 91   |#define MULTI_LUN_BUILD 1   
                            19229 ; 92   |
                            19230 ; 93   |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19231 ; 94   |//  SCSI
                            19232 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19233 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19234 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19235 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19236 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19237 ; 100  |  #else
                            19238 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19239 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19240 ; 103  |  #endif
                            19241 ; 104  |#else
                            19242 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19243 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19244 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19245 ; 108  |  #else
                            19246 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19247 ; 110  |  #endif
                            19248 ; 111  |#endif
                            19249 ; 112  |
                            19250 ; 113  |
                            19251 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19252 ; 115  |
                            19253 ; 116  |
                            19254 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19255 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19256 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19257 ; 120  |#ifdef MMC
                            19258 ; 121  |#ifdef MTP_BUILD
                            19259 ; 122  |// --------------------
                            19260 ; 123  |// MTP and MMC
                            19261 ; 124  |// --------------------
                            19262 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19263 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19264 ; 127  |#else  // ifndef MTP_BUILD
                            19265 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19266 ; 129  |// --------------------
                            19267 ; 130  |// Player and MMC
                            19268 ; 131  |// --------------------
                            19269 ; 132  |#else
                            19270 ; 133  |// --------------------
                            19271 ; 134  |// USBMSC and MMC
                            19272 ; 135  |// --------------------
                            19273 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19274 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19275 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19276 ; 139  |#endif // ifdef MTP_BUILD
                            19277 ; 140  |#else  // ifndef MMC
                            19278 ; 141  |#ifdef MTP_BUILD
                            19279 ; 142  |// --------------------
                            19280 ; 143  |// MTP and NAND only
                            19281 ; 144  |// --------------------
                            19282 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19283 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19284 ; 147  |#else  // ifndef MTP_BUILD
                            19285 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19286 ; 149  |// --------------------
                            19287 ; 150  |// Player and NAND only
                            19288 ; 151  |// --------------------
                            19289 ; 152  |#else
                            19290 ; 153  |// --------------------
                            19291 ; 154  |// USBMSC and NAND only
                            19292 ; 155  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19293 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19294 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19295 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19296 ; 159  |#endif // ifdef MTP_BUILD
                            19297 ; 160  |#endif // ifdef MMC 
                            19298 ; 161  |
                            19299 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19300 ; 163  |#if (defined(MTP_BUILD))
                            19301 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19302 ; 165  |
                            19303 ; 166  |////!
                            19304 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19305 ; 168  |////!
                            19306 ; 169  |///
                            19307 ; 170  |#include <types.h>
                            19308 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19309 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19310 ; 173  |#endif
                            19311 ; 174  |
                            19312 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19313 ; 176  |// These are needed here for Mass Storage Class
                            19314 ; 177  |// Needs to be cleaned up
                            19315 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            19316 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19317 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19318 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19319 ; 182  |
                            19320 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19321 ; 184  |
                            19322 ; 185  |#endif
                            19323 ; 186  |
                            19324 ; 187  |
                            19325 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19326 ; 189  |// SmartMedia/NAND defs
                            19327 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19328 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19329 ; 192  |
                            19330 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19331 ; 194  |// Sysloadresources defs
                            19332 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19333 ; 196  |
                            19334 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19335 ; 198  |// MMC defs
                            19336 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19337 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19338 ; 201  |
                            19339 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19340 ; 203  |// SPI defs
                            19341 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19342 ; 205  |
                            19343 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19344 ; 207  |// Global media defs
                            19345 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19346 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19347 ; 210  |
                            19348 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19349 ; 212  |// DO NOT CHANGE THESE!!!
                            19350 ; 213  |#define SM_MAX_PARTITIONS 4
                            19351 ; 214  |#define MAX_HANDLES 2
                            19352 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19353 ; 216  |
                            19354 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19355 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19356 ; 219  |// Battery LRADC Values 
                            19357 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19358 ; 221  |// brownout trip point in mV (moved by RS)
                            19359 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19360 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19361 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19362 ; 225  |//     audio recording to media.
                            19363 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19364 ; 227  |
                            19365 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            19366 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            19367 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19368 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19369 ; 232  |
                            19370 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            19371 ; 234  |
                            19372 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19373 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            19374 ; 237  |#if (!defined(CLCD))
                            19375 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            19376 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            19377 ; 240  |#else 
                            19378 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            19379 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            19380 ; 243  |#endif
                            19381 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            19382 ; 245  |
                            19383 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            19384 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            19385 ; 248  |// See mp3 encoder overlay.
                            19386 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            19387 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            19388 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            19389 ; 252  |
                            19390 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            19391 ; 254  |// Voice recording filenames
                            19392 ; 255  |// number of digits in filename Vxxx.wav
                            19393 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            19394 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            19395 ; 258  |
                            19396 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            19397 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            19398 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            19399 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            19400 ; 263  |#if defined(DEVICE_3500)
                            19401 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            19402 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            19403 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            19404 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            19405 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19406 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            19407 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            19408 ; 271  |
                            19409 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19410 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            19411 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            19412 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            19413 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            19414 ; 277  |
                            19415 ; 278  |#else 
                            19416 ; 279  |// STMP3410
                            19417 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            19418 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19419 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            19420 ; 283  |#endif
                            19421 ; 284  |
                            19422 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            19423 ; 286  |// Number of available soft timers
                            19424 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            19425 ; 288  |#if defined(SYNC_LYRICS)
                            19426 ; 289  |#define SOFT_TIMERS 10
                            19427 ; 290  |#else 
                            19428 ; 291  |#if defined(JPEG_DECODER)
                            19429 ; 292  |#define SOFT_TIMERS 10
                            19430 ; 293  |#else 
                            19431 ; 294  |#define SOFT_TIMERS 9
                            19432 ; 295  |#endif
                            19433 ; 296  |#endif
                            19434 ; 297  |
                            19435 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            19436 ; 299  |//  sizes
                            19437 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            19438 ; 301  |#if defined(MMC)
                            19439 ; 302  |#if defined(USE_PLAYLIST5)
                            19440 ; 303  |#define MENU_STACK_SIZE 1500
                            19441 ; 304  |#else 
                            19442 ; 305  |#define MENU_STACK_SIZE 1250
                            19443 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            19444 ; 307  |#else 
                            19445 ; 308  |#if defined(USE_PLAYLIST5)
                            19446 ; 309  |#define MENU_STACK_SIZE 1500
                            19447 ; 310  |#else 
                            19448 ; 311  |#define MENU_STACK_SIZE 1250
                            19449 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            19450 ; 313  |#endif //if @def('MMC')
                            19451 ; 314  |
                            19452 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            19453 ; 316  |// 
                            19454 ; 317  |#define STACK_L1_SIZE 750
                            19455 ; 318  |#define STACK_L2_SIZE 100
                            19456 ; 319  |#define STACK_L3_SIZE 160
                            19457 ; 320  |
                            19458 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            19459 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            19460 ; 323  |// is ok with switching code.
                            19461 ; 324  |#if defined(MTP_BUILD)
                            19462 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            19463 ; 326  |#endif
                            19464 ; 327  |
                            19465 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            19466 ; 329  |// maximum number of nested funclets 
                            19467 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            19468 ; 331  |#define MAX_NESTED_FUNCLET 6 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19469 ; 332  |
                            19470 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            19471 ; 334  |//    LCD DEFINITIONS
                            19472 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            19473 ; 336  |
                            19474 ; 337  |#define SPACE_CHAR 0x000020          
                            19475 ; 338  |#define ZERO_CHAR 0x000030
                            19476 ; 339  |#define COLON_CHAR 0x00003A
                            19477 ; 340  |#define PERIOD_CHAR 0x00002E
                            19478 ; 341  |
                            19479 ; 342  |#if (defined(S6B33B0A_LCD))
                            19480 ; 343  |#define LCD_X_SIZE 128
                            19481 ; 344  |#define LCD_Y_SIZE 159
                            19482 ; 345  |#endif
                            19483 ; 346  |
                            19484 ; 347  |#if (defined(SED15XX_LCD))
                            19485 ; 348  |#define LCD_X_SIZE 128
                            19486 ; 349  |#define LCD_Y_SIZE 64
                            19487 ; 350  |#endif
                            19488 ; 351  |
                            19489 ; 352  |
                            19490 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            19491 ; 354  |//   Details on Customizing Contrast
                            19492 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            19493 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            19494 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            19495 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            19496 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            19497 ; 360  |//   unless the ezact sequence is remembered.
                            19498 ; 361  |//   To find out what range your player supports: 
                            19499 ; 362  |//   change these equs to full range or comment out (full range is default)
                            19500 ; 363  |//;;;;;;
                            19501 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            19502 ; 365  |// recommended calibration using player -- uncomment 
                            19503 ; 366  |//;;;;;;
                            19504 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            19505 ; 368  |////////////////////////////
                            19506 ; 369  |#if (defined(DEMO_HW))
                            19507 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            19508 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            19509 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            19510 ; 373  |#else 
                            19511 ; 374  |
                            19512 ; 375  |#if (defined(S6B33B0A_LCD))
                            19513 ; 376  |#define LCD_MAX_CONTRAST 210
                            19514 ; 377  |#define LCD_MIN_CONTRAST 160    
                            19515 ; 378  |#endif
                            19516 ; 379  |
                            19517 ; 380  |#if (defined(SED15XX_LCD))
                            19518 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            19519 ; 382  |// Engineering board regs support range [17-37].
                            19520 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            19521 ; 384  |//   One default contrast range [24-42] works for both.
                            19522 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            19523 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            19524 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            19525 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            19526 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            19527 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            19528 ; 391  |
                            19529 ; 392  |#if (defined(NEWSHINGYIH))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19530 ; 393  |#define LCD_MAX_CONTRAST 250
                            19531 ; 394  |#define LCD_MIN_CONTRAST 0
                            19532 ; 395  |#else 
                            19533 ; 396  |//-----
                            19534 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            19535 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            19536 ; 399  |#define LCD_MAX_CONTRAST 250
                            19537 ; 400  |#define LCD_MIN_CONTRAST 0
                            19538 ; 401  |
                            19539 ; 402  |//=====
                            19540 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            19541 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            19542 ; 405  |//LCD_MAX_CONTRAST equ 42
                            19543 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            19544 ; 407  |
                            19545 ; 408  |#endif
                            19546 ; 409  |#endif
                            19547 ; 410  |
                            19548 ; 411  |#endif
                            19549 ; 412  |
                            19550 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            19551 ; 414  |// The default value of the lcd contrast in % of range
                            19552 ; 415  |//   the default value is used when no settings.dat is available
                            19553 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            19554 ; 417  |
                            19555 ; 418  |#if (defined(S6B33B0A_LCD))
                            19556 ; 419  |// 60% of range is default value
                            19557 ; 420  |#define DEFAULT_CONTRAST 50 
                            19558 ; 421  |#endif
                            19559 ; 422  |
                            19560 ; 423  |#if (defined(SED15XX_LCD))
                            19561 ; 424  |// % of range is default value (was 60%)
                            19562 ; 425  |#define DEFAULT_CONTRAST 50 
                            19563 ; 426  |#endif
                            19564 ; 427  |
                            19565 ; 428  |
                            19566 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            19567 ; 430  |// make lower when doing calibration
                            19568 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            19569 ; 432  |
                            19570 ; 433  |
                            19571 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            19572 ; 435  |// For FFWD and RWND
                            19573 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            19574 ; 437  |#define SECONDS_TO_SKIP 1
                            19575 ; 438  |#define SECONDS_TO_SKIP1 3
                            19576 ; 439  |#define SECONDS_TO_SKIP2 6
                            19577 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            19578 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            19579 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19580 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            19581 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19582 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            19583 ; 446  |
                            19584 ; 447  |// For audible FFW/RWD
                            19585 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            19586 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            19587 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            19588 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            19589 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19590 ; 453  |#define LEVEL1_BOUNDARY 17 
                            19591 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19592 ; 455  |#define LEVEL2_BOUNDARY 33 
                            19593 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            19594 ; 457  |#define LEVEL3_BOUNDARY 50 
                            19595 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            19596 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            19597 ; 460  |// Short Song Time, songs too short to play.
                            19598 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            19599 ; 462  |
                            19600 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            19601 ; 464  |// MP3 Sync Values
                            19602 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            19603 ; 466  |// # bytes to look for sync before marking it bad
                            19604 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            19605 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            19606 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            19607 ; 470  |// once we have sync'd, the isr should be called this frequently
                            19608 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            19609 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            19610 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            19611 ; 474  |
                            19612 ; 475  |
                            19613 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            19614 ; 477  |//// Multi-Stage Volume Control Definitions
                            19615 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            19616 ; 479  |//// Use Multi-Stage Volume
                            19617 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            19618 ; 481  |
                            19619 ; 482  |//// Master Volume definitions
                            19620 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            19621 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            19622 ; 485  |
                            19623 ; 486  |//// DAC-Mode definitions
                            19624 ; 487  |//// Adjusts 0dB point
                            19625 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            19626 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            19627 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            19628 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            19629 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            19630 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            19631 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            19632 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            19633 ; 496  |
                            19634 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            19635 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            19636 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            19637 ; 500  |
                            19638 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            19639 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            19640 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            19641 ; 504  |
                            19642 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            19643 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            19644 ; 507  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19645 ; 508  |
                            19646 ; 509  |//// Line In definitions (used for Line-In 1)
                            19647 ; 510  |//// 0dB point of the Line In
                            19648 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            19649 ; 512  |//// Minimum volume of Line In
                            19650 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            19651 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            19652 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            19653 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            19654 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            19655 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            19656 ; 519  |
                            19657 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            19658 ; 521  |//// 0dB point of the Line In
                            19659 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            19660 ; 523  |//// Minimum volume of Line In
                            19661 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            19662 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            19663 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            19664 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            19665 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            19666 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            19667 ; 530  |
                            19668 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            19669 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            19670 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            19671 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            19672 ; 535  |
                            19673 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            19674 ; 537  |////
                            19675 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            19676 ; 539  |////
                            19677 ; 540  |///
                            19678 ; 541  |#include <types.h>
                            19679 ; 542  |extern volatile WORD g_wActivityState;
                            19680 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            19681 ; 544  |
                            19682 ; 545  |void _reentrant Init5VSense(void);
                            19683 ; 546  |void _reentrant ServiceDCDC(void);
                            19684 ; 547  |
                            19685 ; 548  |////////////////////////////////////////////////////////////////////////////
                            19686 ; 549  |//// JPEG Thumbnail Mode Setting
                            19687 ; 550  |//// number of column in thumbnail mode
                            19688 ; 551  |#define THUMBNAIL_X 2           
                            19689 ; 552  |//// number of row in  thumbnail mode
                            19690 ; 553  |#define THUMBNAIL_Y 2           
                            19691 ; 554  |//// thumbnail boundary offset x
                            19692 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            19693 ; 556  |//// thumbnail boundary offset y
                            19694 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            19695 ; 558  |
                            19696 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            19697 ; 560  |
                            19698 
                            19700 
                            19701 ; 101  |
                            19702 ; 102  |/*========================================================================================
                                  ==========
                            19703 ; 103  |                                             CONSTANTS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19704 ; 104  |==========================================================================================
                                  ========*/
                            19705 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            19706 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            19707 ; 107  |Artistname                              1:0
                            19708 ; 108  |Albumname                               3:2
                            19709 ; 109  |Genrename                               5:4
                            19710 ; 110  |Songname                                7:6
                            19711 ; 111  |----------------------------------------------------------
                            19712 ; 112  |    Value (2 bits)                      Meanings
                            19713 ; 113  |    0                                   RAW and All ASCII
                            19714 ; 114  |    1                                   Uni-code
                            19715 ; 115  |    2                                   Mixed, non-unicode
                            19716 ; 116  |
                            19717 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            19718 ; 118  |*/
                            19719 ; 119  |#define BITMASK_ARTIST  (0x03)
                            19720 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            19721 ; 121  |#define BITMASK_GENRE   (0x30)
                            19722 ; 122  |#define BITMASK_SONG    (0xC0)
                            19723 ; 123  |
                            19724 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            19725 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            19726 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            19727 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            19728 ; 128  |
                            19729 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            19730 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            19731 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            19732 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            19733 ; 133  |
                            19734 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            19735 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            19736 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            19737 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            19738 ; 138  |
                            19739 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            19740 ; 140  |
                            19741 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            19742 ; 142  |
                            19743 ; 143  |#define INDEX_EOF       0xFFF
                            19744 ; 144  |#ifdef _FOLDER_BROWSE_
                            19745 ; 145  |#define INDEX_ROOT  0xffe
                            19746 ; 146  |#define UNKNOWN_RECORD  0xfff
                            19747 ; 147  |#endif  // _FOLDER_BROWSE_
                            19748 ; 148  |
                            19749 ; 149  |/* Constant for item_type */
                            19750 ; 150  |#define         ITEM_ARTIST                     0
                            19751 ; 151  |#define         ITEM_ALBUM                      1
                            19752 ; 152  |#define         ITEM_GENRE                      2
                            19753 ; 153  |#define         ITEM_TRACK                      3
                            19754 ; 154  |#define         ITEM_YEAR                       4
                            19755 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            19756 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            19757 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            19758 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            19759 ; 159  |#ifdef _NEWMUSIC_
                            19760 ; 160  |#define         ITEM_1DAY                       10
                            19761 ; 161  |#define         ITEM_1WEEK                      11
                            19762 ; 162  |#define         ITEM_1MONTH                     12
                            19763 ; 163  |#endif
                            19764 ; 164  |#ifdef _AUDIBLE_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19765 ; 165  |#define         ITEM_AUDIBLE            13
                            19766 ; 166  |#endif
                            19767 ; 167  |#define         ITEM_ON_THE_GO          14
                            19768 ; 168  |
                            19769 ; 169  |#define         ITEM_VOICE                      15
                            19770 ; 170  |#define         ITEM_FMREC                      16
                            19771 ; 171  |#define         ITEM_PHOTO                      17
                            19772 ; 172  |#ifdef _FOLDER_BROWSE_
                            19773 ; 173  |#define         ITEM_INTERNAL           18
                            19774 ; 174  |#define         ITEM_EXTERNAL       19
                            19775 ; 175  |#endif  // _FOLDER_BROWSE_
                            19776 ; 176  |#define     ITEM_UNKNOWN        0xff
                            19777 ; 177  |
                            19778 ; 178  |/*
                            19779 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            19780 ; 180  |option input.
                            19781 ; 181  |*/
                            19782 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            19783 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            19784 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            19785 ; 185  |#ifdef _FOLDER_BROWSE_
                            19786 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            19787 ; 187  |#endif  // _FOLDER_BROWSE_
                            19788 ; 188  |
                            19789 ; 189  |/* Constant for key action */
                            19790 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            19791 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            19792 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            19793 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            19794 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            19795 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            19796 ; 196  |
                            19797 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            19798 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            19799 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            19800 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            19801 ; 201  |
                            19802 ; 202  |#define         NO_SD                                   0
                            19803 ; 203  |#define         HAS_SD                                  1
                            19804 ; 204  |
                            19805 ; 205  |#define         PLAY_NORMAL                             0
                            19806 ; 206  |#define         PLAY_SHUFFLE                    1
                            19807 ; 207  |
                            19808 ; 208  |#define     PLAY_REPEAT_OFF         0
                            19809 ; 209  |#define     PLAY_REPEAT_ON          1
                            19810 ; 210  |
                            19811 ; 211  |#define     PLAY_SELECT_FLASH       0
                            19812 ; 212  |#define     PLAY_SELECT_SD          1
                            19813 ; 213  |
                            19814 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            19815 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            19816 ; 216  |
                            19817 ; 217  |#define         ON_THE_GO_EXIST                 0
                            19818 ; 218  |#define         ON_THE_GO_FULL                  1
                            19819 ; 219  |#define         ON_THE_GO_FREE                  2
                            19820 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19821 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            19822 ; 222  |
                            19823 ; 223  |#define         REC_VOICE_TYPE                  0
                            19824 ; 224  |#define         REC_FMREC_TYPE                  1
                            19825 ; 225  |#define         REC_PHOTO_TYPE                  2
                            19826 ; 226  |#define         VOICE_FILE_ADD                  0
                            19827 ; 227  |#define         VOICE_FILE_DEL                  1
                            19828 ; 228  |
                            19829 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            19830 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            19831 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            19832 ; 232  |flash or external SD card */
                            19833 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            19834 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            19835 ; 235  |#else
                            19836 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            19837 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            19838 ; 238  |
                            19839 ; 239  |/* number of byte in one DSP word */
                            19840 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            19841 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            19842 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            19843 ; 243  |are 10 level directory structure */
                            19844 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            19845 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            19846 ; 246  |
                            19847 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            19848 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            19849 ; 249  |/* number of songs in each new music list */
                            19850 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            19851 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            19852 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            19853 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            19854 ; 254  |/* number of songs in the on-the-fly list */
                            19855 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            19856 ; 256  |/* number of files audible list */
                            19857 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            19858 ; 258  |
                            19859 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            19860 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            19861 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            19862 ; 262  |
                            19863 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            19864 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            19865 ; 265  |#ifdef _FOLDER_BROWSE_
                            19866 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            19867 ; 267  |#else
                            19868 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            19869 ; 269  |#endif  // _FOLDER_BROWSE_
                            19870 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            19871 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            19872 ; 272  |
                            19873 ; 273  |#ifndef _MAX_DIR_DEPTH
                            19874 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            19875 ; 275  |#endif  // _MAX_DIR_DEPTH
                            19876 ; 276  |
                            19877 ; 277  |/*========================================================================================
                                  ==========*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19878 ; 278  |
                            19879 ; 279  |
                            19880 ; 280  |/*========================================================================================
                                  ==========
                            19881 ; 281  |                                               MACROS
                            19882 ; 282  |==========================================================================================
                                  ========*/
                            19883 ; 283  |
                            19884 ; 284  |/*========================================================================================
                                  ==========
                            19885 ; 285  |                                               ENUMS
                            19886 ; 286  |==========================================================================================
                                  ========*/
                            19887 ; 287  |#define NUM_OF_MEDIA                            (2)
                            19888 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            19889 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            19890 ; 290  |/*========================================================================================
                                  ==========
                            19891 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            19892 ; 292  |==========================================================================================
                                  ========*/
                            19893 ; 293  |
                            19894 ; 294  |typedef char    int8;
                            19895 ; 295  |typedef short   int16;
                            19896 ; 296  |typedef int     int24;
                            19897 ; 297  |typedef long    int32;
                            19898 ; 298  |
                            19899 ; 299  |typedef int     intx;
                            19900 ; 300  |
                            19901 ; 301  |typedef unsigned char   uint8;
                            19902 ; 302  |typedef unsigned short  uint16;
                            19903 ; 303  |typedef unsigned int    uint24;
                            19904 ; 304  |typedef unsigned long   uint32;
                            19905 
                            19909 
                            19910 ; 305  |
                            19911 ; 306  |/*
                            19912 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            19913 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            19914 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            19915 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            19916 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            19917 ; 312  |*/
                            19918 ; 313  |/*
                            19919 ; 314  |path_name[] _must_have_data_:
                            19920 ; 315  |path_name[] = (Max. 120 Characters);
                            19921 ; 316  |year range:
                            19922 ; 317  |year = 0x000000-0xFFFFFF;
                            19923 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            19924 ; 319  |Unknown track number:
                            19925 ; 320  |track_number = 0x7FFFFF;
                            19926 ; 321  |unicode refer to above #define BITMASK_*
                            19927 ; 322  |*/
                            19928 ; 323  |/*
                            19929 ; 324  |Interface of UI and Music Library
                            19930 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            19931 ; 326  |
                            19932 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            19933 ; 328  |
                            19934 ; 329  |3) UI to Music Library variable passing length definition:
                            19935 ; 330  |        All ASCII Characters:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19936 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            19937 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            19938 ; 333  |        Unicode Characters:
                            19939 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            19940 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            19941 ; 336  |
                            19942 ; 337  |4) UI input data to Music Library in two formats.
                            19943 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            19944 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            19945 ; 340  |
                            19946 ; 341  |5) UI calling function:
                            19947 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            19948 ; 343  |        int16 option definition:
                            19949 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            19950 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            19951 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            19952 ; 347  |
                            19953 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            19954 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            19955 ; 350  |
                            19956 ; 351  |6) Modification Date:
                            19957 ; 352  |        uint24 g_file_time:
                            19958 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            19959 ; 354  |*/
                            19960 ; 355  |
                            19961 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            19962 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            19963 ; 358  |typedef struct _ram_song_info {
                            19964 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19965 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19966 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19967 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19968 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19969 ; 364  |    uint32 g_songFastKey;
                            19970 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19971 ; 366  |        uint24 year;
                            19972 ; 367  |        uint24 track_number;
                            19973 ; 368  |        uint8 unicode;
                            19974 ; 369  |} RAM_SONG_INFO_T;
                            19975 ; 370  |
                            19976 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            19977 ; 372  |typedef struct _flash_group_name {
                            19978 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19979 ; 374  |        uint8 unicode;
                            19980 ; 375  |} FLASH_GROUP_NAME_T;
                            19981 ; 376  |
                            19982 ; 377  |// struct to store directories information passed from UI
                            19983 ; 378  |#ifdef _FOLDER_BROWSE_
                            19984 ; 379  |typedef struct _ml_DirInfo {
                            19985 ; 380  |        uint24  u8Unicode : 8;
                            19986 ; 381  |        uint24  u12DirDepth : 12;
                            19987 ; 382  |        uint24  u4Added : 4;            
                            19988 ; 383  |        INT     iDirRecord;
                            19989 ; 384  |        DWORD   dwFastKey;
                            19990 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            19991 ; 386  |} ML_DIRINFO_T;
                            19992 ; 387  |#endif  // _FOLDER_BROWSE_
                            19993 ; 388  |
                            19994 ; 389  |/*========================================================================================
                                  ==========
                            19995 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19996 ; 391  |==========================================================================================
                                  ========*/
                            19997 ; 392  |extern uint24   IsPlayOnTheGo;
                            19998 
                            20004 
                            20005 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20006 ; 394  |extern uint24   merge_id_list_flash[];
                            20007 ; 395  |extern uint24   merge_id_list_sd[];
                            20008 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20009 ; 397  |#ifdef _FOLDER_BROWSE_
                            20010 
                            20023 
                            20024 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20025 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20026 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20027 ; 401  |#endif  // _FOLDER_BROWSE_
                            20028 ; 402  |extern INT _X    *sec_temp_buf_X;
                            20029 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20030 ; 404  |
                            20031 ; 405  |/*========================================================================================
                                  ==========
                            20032 ; 406  |                                        FUNCTION PROTOTYPES
                            20033 ; 407  |==========================================================================================
                                  ========*/
                            20034 ; 408  |
                            20035 ; 409  |///////////////////////////////////////////////////////////////////////
                            20036 ; 410  |//! \brief
                            20037 ; 411  |//!
                            20038 ; 412  |//! \fntype Function
                            20039 ; 413  |//!
                            20040 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20041 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20042 ; 416  |//!
                            20043 ; 417  |//! \param[in]  none
                            20044 ; 418  |//!
                            20045 ; 419  |//! \return
                            20046 ; 420  |//!
                            20047 ; 421  |///////////////////////////////////////////////////////////////////////
                            20048 ; 422  |void ML_InitLibraryParameter(void);
                            20049 ; 423  |
                            20050 ; 424  |///////////////////////////////////////////////////////////////////////
                            20051 ; 425  |//! \brief
                            20052 ; 426  |//!
                            20053 ; 427  |//! \fntype Function
                            20054 ; 428  |//!
                            20055 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20056 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20057 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20058 ; 432  |//! the song information is recorded in music library.
                            20059 ; 433  |//!
                            20060 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20061 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20062 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20063 ; 437  |//!
                            20064 ; 438  |//! \return
                            20065 ; 439  |//!
                            20066 ; 440  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20067 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20068 
                            20082 
                            20083 ; 442  |
                            20084 ; 443  |///////////////////////////////////////////////////////////////////////
                            20085 ; 444  |//! \brief
                            20086 ; 445  |//!
                            20087 ; 446  |//! \fntype Function
                            20088 ; 447  |//!
                            20089 ; 448  |//! \param[in]
                            20090 ; 449  |//!
                            20091 ; 450  |//! \return
                            20092 ; 451  |//!
                            20093 ; 452  |///////////////////////////////////////////////////////////////////////
                            20094 ; 453  |#ifdef _FOLDER_BROWSE_
                            20095 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            20096 ; 455  |#endif  // _FOLDER_BROWSE_
                            20097 ; 456  |
                            20098 ; 457  |///////////////////////////////////////////////////////////////////////
                            20099 ; 458  |//! \brief
                            20100 ; 459  |//!
                            20101 ; 460  |//! \fntype Function
                            20102 ; 461  |//!
                            20103 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20104 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20105 ; 464  |//! music library for that particular media.
                            20106 ; 465  |//!
                            20107 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20108 ; 467  |//!
                            20109 ; 468  |//! \return
                            20110 ; 469  |//!
                            20111 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20112 ; 471  |//!         function.
                            20113 ; 472  |///////////////////////////////////////////////////////////////////////
                            20114 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20115 ; 474  |
                            20116 ; 475  |///////////////////////////////////////////////////////////////////////
                            20117 ; 476  |//! \brief
                            20118 ; 477  |//!
                            20119 ; 478  |//! \fntype Function
                            20120 ; 479  |//!
                            20121 ; 480  |//! \param[in]
                            20122 ; 481  |//!
                            20123 ; 482  |//! \return
                            20124 ; 483  |//!
                            20125 ; 484  |///////////////////////////////////////////////////////////////////////
                            20126 ; 485  |#ifdef _NEWMUSIC_
                            20127 ; 486  |void ML_UpdateNewMusic(void);
                            20128 ; 487  |#endif
                            20129 ; 488  |
                            20130 ; 489  |///////////////////////////////////////////////////////////////////////
                            20131 ; 490  |//! \brief
                            20132 ; 491  |//!
                            20133 ; 492  |//! \fntype Function
                            20134 ; 493  |//!
                            20135 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20136 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20137 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20138 ; 497  |//!
                            20139 ; 498  |//! \param[in]  none
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20140 ; 499  |//!
                            20141 ; 500  |//! \return
                            20142 ; 501  |//!
                            20143 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20144 ; 503  |//!         must be called before calling any other music library functions.
                            20145 ; 504  |///////////////////////////////////////////////////////////////////////
                            20146 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20147 ; 506  |
                            20148 ; 507  |///////////////////////////////////////////////////////////////////////
                            20149 ; 508  |//! \brief
                            20150 ; 509  |//!
                            20151 ; 510  |//! \fntype Function
                            20152 ; 511  |//!
                            20153 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20154 ; 513  |//! library operation.
                            20155 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            20156 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            20157 ; 516  |//! music.sec file do not exist.
                            20158 ; 517  |//!
                            20159 ; 518  |//! \param[in]  none
                            20160 ; 519  |//!
                            20161 ; 520  |//! \return
                            20162 ; 521  |//!
                            20163 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20164 ; 523  |//!         must be called before calling any other music library functions.
                            20165 ; 524  |///////////////////////////////////////////////////////////////////////
                            20166 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20167 ; 526  |
                            20168 ; 527  |///////////////////////////////////////////////////////////////////////
                            20169 ; 528  |//! \brief
                            20170 ; 529  |//!
                            20171 ; 530  |//! \fntype Function
                            20172 ; 531  |//!
                            20173 ; 532  |//! Preload the list, prepare for renew.
                            20174 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20175 ; 534  |//! structure in RAM.
                            20176 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20177 ; 536  |//! in RAM.
                            20178 ; 537  |//!
                            20179 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20180 ; 539  |//!
                            20181 ; 540  |//! \return
                            20182 ; 541  |//!
                            20183 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20184 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20185 ; 544  |///////////////////////////////////////////////////////////////////////
                            20186 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20187 ; 546  |
                            20188 ; 547  |///////////////////////////////////////////////////////////////////////
                            20189 ; 548  |//! \brief
                            20190 ; 549  |//!
                            20191 ; 550  |//! \fntype Function
                            20192 ; 551  |//!
                            20193 ; 552  |//! Save the list to flash memory.
                            20194 ; 553  |//!
                            20195 ; 554  |//! \param[in]
                            20196 ; 555  |//!
                            20197 ; 556  |//! \return
                            20198 ; 557  |//!
                            20199 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20200 ; 559  |//!         changed by the user.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20201 ; 560  |///////////////////////////////////////////////////////////////////////
                            20202 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20203 ; 562  |
                            20204 ; 563  |///////////////////////////////////////////////////////////////////////
                            20205 ; 564  |//! \brief
                            20206 ; 565  |//!
                            20207 ; 566  |//! \fntype Function
                            20208 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            20209 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            20210 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            20211 ; 570  |//! Otherwise the song is deleted.
                            20212 ; 571  |//!
                            20213 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20214 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            20215 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            20216 ; 575  |//!
                            20217 ; 576  |//! \return
                            20218 ; 577  |//!
                            20219 ; 578  |///////////////////////////////////////////////////////////////////////
                            20220 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            20221 ; 580  |
                            20222 ; 581  |///////////////////////////////////////////////////////////////////////
                            20223 ; 582  |//! \brief
                            20224 ; 583  |//!
                            20225 ; 584  |//! \fntype Function
                            20226 ; 585  |//!
                            20227 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            20228 ; 587  |//! in the ML_UpdateOnTheGo().
                            20229 ; 588  |//!
                            20230 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20231 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            20232 ; 591  |//!
                            20233 ; 592  |//! \return
                            20234 ; 593  |//!
                            20235 ; 594  |///////////////////////////////////////////////////////////////////////
                            20236 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            20237 ; 596  |
                            20238 ; 597  |///////////////////////////////////////////////////////////////////////
                            20239 ; 598  |//! \brief
                            20240 ; 599  |//!
                            20241 ; 600  |//! \fntype Function
                            20242 ; 601  |//!
                            20243 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            20244 ; 603  |//!
                            20245 ; 604  |//! \param[in]  none
                            20246 ; 605  |//!
                            20247 ; 606  |//! \return
                            20248 ; 607  |//!
                            20249 ; 608  |///////////////////////////////////////////////////////////////////////
                            20250 ; 609  |void ML_UpdateOnTheGo(void);
                            20251 ; 610  |
                            20252 ; 611  |///////////////////////////////////////////////////////////////////////
                            20253 ; 612  |//! \brief
                            20254 ; 613  |//!
                            20255 ; 614  |//! \fntype Function
                            20256 ; 615  |//!
                            20257 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20258 ; 617  |//! Call only once before inserting items. Call once for each media.
                            20259 ; 618  |//!
                            20260 ; 619  |//! \param[in]  none
                            20261 ; 620  |//!
                            20262 ; 621  |//! \return
                            20263 ; 622  |//!
                            20264 ; 623  |///////////////////////////////////////////////////////////////////////
                            20265 ; 624  |void ML_InitVoiceParameter(void);
                            20266 ; 625  |
                            20267 ; 626  |///////////////////////////////////////////////////////////////////////
                            20268 ; 627  |//! \brief
                            20269 ; 628  |//!
                            20270 ; 629  |//! \fntype Function
                            20271 ; 630  |//!
                            20272 ; 631  |//! \param[in]
                            20273 ; 632  |//!
                            20274 ; 633  |//! \return
                            20275 ; 634  |//!
                            20276 ; 635  |///////////////////////////////////////////////////////////////////////
                            20277 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            20278 ; 637  |
                            20279 ; 638  |///////////////////////////////////////////////////////////////////////
                            20280 ; 639  |//! \brief
                            20281 ; 640  |//!
                            20282 ; 641  |//! \fntype Function
                            20283 ; 642  |//!
                            20284 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            20285 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            20286 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            20287 ; 646  |//!
                            20288 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20289 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            20290 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            20291 ; 650  |//!
                            20292 ; 651  |//! \return
                            20293 ; 652  |//!
                            20294 ; 653  |///////////////////////////////////////////////////////////////////////
                            20295 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            20296 ; 655  |
                            20297 ; 656  |///////////////////////////////////////////////////////////////////////
                            20298 ; 657  |//! \brief
                            20299 ; 658  |//!
                            20300 ; 659  |//! \fntype Function
                            20301 ; 660  |//!
                            20302 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            20303 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            20304 ; 663  |//! of music library for that particular media.
                            20305 ; 664  |//!
                            20306 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20307 ; 666  |//!
                            20308 ; 667  |//! \return
                            20309 ; 668  |//!
                            20310 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            20311 ; 670  |//!         function.
                            20312 ; 671  |///////////////////////////////////////////////////////////////////////
                            20313 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            20314 ; 673  |
                            20315 ; 674  |///////////////////////////////////////////////////////////////////////
                            20316 ; 675  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20317 ; 676  |//!
                            20318 ; 677  |//! \fntype Function
                            20319 ; 678  |//!
                            20320 ; 679  |//! Called by UI, the merge the music library tables album,
                            20321 ; 680  |//! artist, genre, song and year.
                            20322 ; 681  |//!
                            20323 ; 682  |//! \param[in]  none
                            20324 ; 683  |//!
                            20325 ; 684  |//! \return
                            20326 ; 685  |//!
                            20327 ; 686  |///////////////////////////////////////////////////////////////////////
                            20328 ; 687  |void ML_MergeLibraryTables(void);
                            20329 ; 688  |
                            20330 ; 689  |///////////////////////////////////////////////////////////////////////
                            20331 ; 690  |//! \brief
                            20332 ; 691  |//!
                            20333 ; 692  |//! \fntype Function
                            20334 ; 693  |//!
                            20335 ; 694  |//! Called by UI, the merge the music library tables album,
                            20336 ; 695  |//! artist, genre, song and year.
                            20337 ; 696  |//!
                            20338 ; 697  |//! \param[in]  none
                            20339 ; 698  |//!
                            20340 ; 699  |//! \return
                            20341 ; 700  |//!
                            20342 ; 701  |///////////////////////////////////////////////////////////////////////
                            20343 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20344 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20345 
                            20347 
                            20348 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            20349 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            20350 ; 706  |
                            20351 ; 707  |///////////////////////////////////////////////////////////////////////
                            20352 ; 708  |//! \brief
                            20353 ; 709  |//!
                            20354 ; 710  |//! \fntype Function
                            20355 ; 711  |//!
                            20356 ; 712  |//! \param[in]
                            20357 ; 713  |//!
                            20358 ; 714  |//! \return
                            20359 ; 715  |//!
                            20360 ; 716  |///////////////////////////////////////////////////////////////////////
                            20361 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            20362 ; 718  |
                            20363 ; 719  |/*========================================================================================
                                  ========*/
                            20364 ; 720  |
                            20365 ; 721  |// Siukoon 2005-02-28
                            20366 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            20367 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            20368 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            20369 ; 725  |#else
                            20370 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            20371 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            20372 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            20373 ; 729  |#define WORD_PER_SECTOR             (171)
                            20374 ; 730  |#define BYTE_PER_SECTOR             (512)
                            20375 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20376 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            20377 ; 733  |
                            20378 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            20379 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            20380 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            20381 ; 737  |
                            20382 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            20383 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            20384 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            20385 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            20386 ; 742  |
                            20387 ; 743  |/////////////////////
                            20388 ; 744  |
                            20389 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            20390 ; 746  |
                            20391 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            20392 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            20393 ; 749  |#else
                            20394 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            20395 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            20396 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            20397 ; 753  |
                            20398 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            20399 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            20400 ; 756  |
                            20401 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            20402 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            20403 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            20404 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            20405 ; 761  |#else
                            20406 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            20407 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            20408 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            20409 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            20410 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            20411 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            20412 ; 768  |
                            20413 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            20414 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            20415 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            20416 ; 772  |#else
                            20417 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            20418 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            20419 ; 775  |
                            20420 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            20421 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            20422 ; 778  |
                            20423 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            20424 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            20425 ; 781  |
                            20426 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            20427 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            20428 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            20429 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            20430 ; 786  |#else
                            20431 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            20432 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20433 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            20434 ; 790  |
                            20435 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            20436 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            20437 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            20438 ; 794  |#else
                            20439 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            20440 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            20441 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            20442 ; 798  |
                            20443 ; 799  |#ifdef __cplusplus
                            20444 ; 800  |}
                            20445 ; 801  |#endif
                            20446 ; 802  |
                            20447 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            20448 
                            20450 
                            20451 ; 10   |#include "browsemenu.h"
                            20452 
                            20454 
                            20455 ; 1    |#ifndef BROWSEMENU_H
                            20456 ; 2    |#define BROWSEMENU_H
                            20457 ; 3    |
                            20458 ; 4    |#include "musiclib_ghdr.h"
                            20459 
                            20461 
                            20462 ; 1    |#ifndef MUSICLIB_GHDR_H
                            20463 ; 2    |#define MUSICLIB_GHDR_H
                            20464 ; 3    |
                            20465 ; 4    |#ifdef __cplusplus
                            20466 ; 5    |extern "C" {
                            20467 ; 6    |#endif
                            20468 ; 7    |
                            20469 ; 8    |/*========================================================================================
                                  ==========
                            20470 ; 9    |
                            20471 ; 10   |                                        General Description
                            20472 ; 11   |
                            20473 ; 12   |==========================================================================================
                                  ==========
                            20474 ; 13   |
                            20475 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            20476 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            20477 ; 16   |
                            20478 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            20479 ; 18   |
                            20480 ; 19   |PRODUCT NAMES: All
                            20481 ; 20   |
                            20482 ; 21   |GENERAL DESCRIPTION:
                            20483 ; 22   |
                            20484 ; 23   |    General description of this grouping of functions.
                            20485 ; 24   |
                            20486 ; 25   |Portability: All
                            20487 ; 26   |
                            20488 ; 27   |
                            20489 ; 28   |Revision History:
                            20490 ; 29   |
                            20491 ; 30   |                         Modification        Tracking
                            20492 ; 31   |Author                       Date             Number           Description of Changes
                            20493 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20494 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            20495 ; 34   |
                            20496 ; 35   |
                            20497 ; 36   |==========================================================================================
                                  ==========
                            20498 ; 37   |                                            DESCRIPTION
                            20499 ; 38   |==========================================================================================
                                  ==========
                            20500 ; 39   |
                            20501 ; 40   |GLOBAL FUNCTIONS:
                            20502 ; 41   |    MF_global_func_name()
                            20503 ; 42   |
                            20504 ; 43   |TRACEABILITY MATRIX:
                            20505 ; 44   |    None
                            20506 ; 45   |
                            20507 ; 46   |==========================================================================================
                                  ========*/
                            20508 ; 47   |
                            20509 ; 48   |/*========================================================================================
                                  ==========
                            20510 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            20511 ; 50   |==========================================================================================
                                  ========*/
                            20512 ; 51   |#ifdef WIN32
                            20513 ; 52   |#define _PC_SIMULATION_
                            20514 ; 53   |#else
                            20515 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            20516 ; 55   |#endif  // WIN32
                            20517 ; 56   |
                            20518 ; 57   |#if 1
                            20519 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            20520 ; 59   |#endif
                            20521 ; 60   |
                            20522 ; 61   |#if 1
                            20523 ; 62   |#define _AUDIBLE_       /* install audible list */
                            20524 ; 63   |#endif
                            20525 ; 64   |
                            20526 ; 65   |#if 1
                            20527 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            20528 ; 67   |#endif
                            20529 ; 68   |
                            20530 ; 69   |#ifdef PL3_FB
                            20531 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            20532 ; 71   |#endif
                            20533 ; 72   |
                            20534 ; 73   |#if 1
                            20535 ; 74   |#define _SUPPORT_2000_SONGS_
                            20536 ; 75   |#endif
                            20537 ; 76   |
                            20538 ; 77   |/*========================================================================================
                                  ==========
                            20539 ; 78   |                                           INCLUDE FILES
                            20540 ; 79   |==========================================================================================
                                  ========*/
                            20541 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            20542 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            20543 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            20544 ; 83   |#define OEM_SEEK_END    SEEK_END
                            20545 ; 84   |#else
                            20546 ; 85   |#define _X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20547 ; 86   |#define _Y
                            20548 ; 87   |#define _packed
                            20549 ; 88   |
                            20550 ; 89   |#define _asmfunc
                            20551 ; 90   |#define _reentrant
                            20552 ; 91   |
                            20553 ; 92   |#define OEM_SEEK_CUR    1
                            20554 ; 93   |#define OEM_SEEK_SET    0
                            20555 ; 94   |#define OEM_SEEK_END    2
                            20556 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            20557 ; 96   |
                            20558 ; 97   |#include "types.h"
                            20559 ; 98   |#include "exec.h"
                            20560 ; 99   |#include "messages.h"
                            20561 ; 100  |#include "project.h"
                            20562 ; 101  |
                            20563 ; 102  |/*========================================================================================
                                  ==========
                            20564 ; 103  |                                             CONSTANTS
                            20565 ; 104  |==========================================================================================
                                  ========*/
                            20566 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20567 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20568 ; 107  |Artistname                              1:0
                            20569 ; 108  |Albumname                               3:2
                            20570 ; 109  |Genrename                               5:4
                            20571 ; 110  |Songname                                7:6
                            20572 ; 111  |----------------------------------------------------------
                            20573 ; 112  |    Value (2 bits)                      Meanings
                            20574 ; 113  |    0                                   RAW and All ASCII
                            20575 ; 114  |    1                                   Uni-code
                            20576 ; 115  |    2                                   Mixed, non-unicode
                            20577 ; 116  |
                            20578 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20579 ; 118  |*/
                            20580 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20581 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20582 ; 121  |#define BITMASK_GENRE   (0x30)
                            20583 ; 122  |#define BITMASK_SONG    (0xC0)
                            20584 ; 123  |
                            20585 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20586 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20587 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20588 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20589 ; 128  |
                            20590 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20591 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20592 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20593 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20594 ; 133  |
                            20595 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20596 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20597 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20598 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20599 ; 138  |
                            20600 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20601 ; 140  |
                            20602 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20603 ; 142  |
                            20604 ; 143  |#define INDEX_EOF       0xFFF
                            20605 ; 144  |#ifdef _FOLDER_BROWSE_
                            20606 ; 145  |#define INDEX_ROOT  0xffe
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20607 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20608 ; 147  |#endif  // _FOLDER_BROWSE_
                            20609 ; 148  |
                            20610 ; 149  |/* Constant for item_type */
                            20611 ; 150  |#define         ITEM_ARTIST                     0
                            20612 ; 151  |#define         ITEM_ALBUM                      1
                            20613 ; 152  |#define         ITEM_GENRE                      2
                            20614 ; 153  |#define         ITEM_TRACK                      3
                            20615 ; 154  |#define         ITEM_YEAR                       4
                            20616 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20617 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20618 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20619 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20620 ; 159  |#ifdef _NEWMUSIC_
                            20621 ; 160  |#define         ITEM_1DAY                       10
                            20622 ; 161  |#define         ITEM_1WEEK                      11
                            20623 ; 162  |#define         ITEM_1MONTH                     12
                            20624 ; 163  |#endif
                            20625 ; 164  |#ifdef _AUDIBLE_
                            20626 ; 165  |#define         ITEM_AUDIBLE            13
                            20627 ; 166  |#endif
                            20628 ; 167  |#define         ITEM_ON_THE_GO          14
                            20629 ; 168  |
                            20630 ; 169  |#define         ITEM_VOICE                      15
                            20631 ; 170  |#define         ITEM_FMREC                      16
                            20632 ; 171  |#define         ITEM_PHOTO                      17
                            20633 ; 172  |#ifdef _FOLDER_BROWSE_
                            20634 ; 173  |#define         ITEM_INTERNAL           18
                            20635 ; 174  |#define         ITEM_EXTERNAL       19
                            20636 ; 175  |#endif  // _FOLDER_BROWSE_
                            20637 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20638 ; 177  |
                            20639 ; 178  |/*
                            20640 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            20641 ; 180  |option input.
                            20642 ; 181  |*/
                            20643 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20644 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20645 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20646 ; 185  |#ifdef _FOLDER_BROWSE_
                            20647 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20648 ; 187  |#endif  // _FOLDER_BROWSE_
                            20649 ; 188  |
                            20650 ; 189  |/* Constant for key action */
                            20651 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            20652 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            20653 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            20654 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            20655 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20656 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            20657 ; 196  |
                            20658 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20659 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20660 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20661 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20662 ; 201  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20663 ; 202  |#define         NO_SD                                   0
                            20664 ; 203  |#define         HAS_SD                                  1
                            20665 ; 204  |
                            20666 ; 205  |#define         PLAY_NORMAL                             0
                            20667 ; 206  |#define         PLAY_SHUFFLE                    1
                            20668 ; 207  |
                            20669 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20670 ; 209  |#define     PLAY_REPEAT_ON          1
                            20671 ; 210  |
                            20672 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20673 ; 212  |#define     PLAY_SELECT_SD          1
                            20674 ; 213  |
                            20675 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20676 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20677 ; 216  |
                            20678 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20679 ; 218  |#define         ON_THE_GO_FULL                  1
                            20680 ; 219  |#define         ON_THE_GO_FREE                  2
                            20681 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20682 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20683 ; 222  |
                            20684 ; 223  |#define         REC_VOICE_TYPE                  0
                            20685 ; 224  |#define         REC_FMREC_TYPE                  1
                            20686 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20687 ; 226  |#define         VOICE_FILE_ADD                  0
                            20688 ; 227  |#define         VOICE_FILE_DEL                  1
                            20689 ; 228  |
                            20690 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20691 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20692 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20693 ; 232  |flash or external SD card */
                            20694 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20695 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20696 ; 235  |#else
                            20697 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20698 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20699 ; 238  |
                            20700 ; 239  |/* number of byte in one DSP word */
                            20701 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20702 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20703 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20704 ; 243  |are 10 level directory structure */
                            20705 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20706 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20707 ; 246  |
                            20708 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20709 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20710 ; 249  |/* number of songs in each new music list */
                            20711 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20712 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20713 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20714 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20715 ; 254  |/* number of songs in the on-the-fly list */
                            20716 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20717 ; 256  |/* number of files audible list */
                            20718 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20719 ; 258  |
                            20720 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20721 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20722 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20723 ; 262  |
                            20724 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20725 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20726 ; 265  |#ifdef _FOLDER_BROWSE_
                            20727 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20728 ; 267  |#else
                            20729 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20730 ; 269  |#endif  // _FOLDER_BROWSE_
                            20731 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20732 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20733 ; 272  |
                            20734 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20735 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20736 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20737 ; 276  |
                            20738 ; 277  |/*========================================================================================
                                  ==========*/
                            20739 ; 278  |
                            20740 ; 279  |
                            20741 ; 280  |/*========================================================================================
                                  ==========
                            20742 ; 281  |                                               MACROS
                            20743 ; 282  |==========================================================================================
                                  ========*/
                            20744 ; 283  |
                            20745 ; 284  |/*========================================================================================
                                  ==========
                            20746 ; 285  |                                               ENUMS
                            20747 ; 286  |==========================================================================================
                                  ========*/
                            20748 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20749 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20750 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20751 ; 290  |/*========================================================================================
                                  ==========
                            20752 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20753 ; 292  |==========================================================================================
                                  ========*/
                            20754 ; 293  |
                            20755 ; 294  |typedef char    int8;
                            20756 ; 295  |typedef short   int16;
                            20757 ; 296  |typedef int     int24;
                            20758 ; 297  |typedef long    int32;
                            20759 ; 298  |
                            20760 ; 299  |typedef int     intx;
                            20761 ; 300  |
                            20762 ; 301  |typedef unsigned char   uint8;
                            20763 ; 302  |typedef unsigned short  uint16;
                            20764 ; 303  |typedef unsigned int    uint24;
                            20765 ; 304  |typedef unsigned long   uint32;
                            20766 ; 305  |
                            20767 ; 306  |/*
                            20768 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            20769 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20770 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20771 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20772 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20773 ; 312  |*/
                            20774 ; 313  |/*
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20775 ; 314  |path_name[] _must_have_data_:
                            20776 ; 315  |path_name[] = (Max. 120 Characters);
                            20777 ; 316  |year range:
                            20778 ; 317  |year = 0x000000-0xFFFFFF;
                            20779 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20780 ; 319  |Unknown track number:
                            20781 ; 320  |track_number = 0x7FFFFF;
                            20782 ; 321  |unicode refer to above #define BITMASK_*
                            20783 ; 322  |*/
                            20784 ; 323  |/*
                            20785 ; 324  |Interface of UI and Music Library
                            20786 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20787 ; 326  |
                            20788 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20789 ; 328  |
                            20790 ; 329  |3) UI to Music Library variable passing length definition:
                            20791 ; 330  |        All ASCII Characters:
                            20792 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20793 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20794 ; 333  |        Unicode Characters:
                            20795 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20796 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20797 ; 336  |
                            20798 ; 337  |4) UI input data to Music Library in two formats.
                            20799 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20800 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20801 ; 340  |
                            20802 ; 341  |5) UI calling function:
                            20803 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20804 ; 343  |        int16 option definition:
                            20805 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20806 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20807 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20808 ; 347  |
                            20809 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            20810 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            20811 ; 350  |
                            20812 ; 351  |6) Modification Date:
                            20813 ; 352  |        uint24 g_file_time:
                            20814 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20815 ; 354  |*/
                            20816 ; 355  |
                            20817 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20818 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20819 ; 358  |typedef struct _ram_song_info {
                            20820 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20821 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20822 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20823 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20824 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20825 ; 364  |    uint32 g_songFastKey;
                            20826 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20827 ; 366  |        uint24 year;
                            20828 ; 367  |        uint24 track_number;
                            20829 ; 368  |        uint8 unicode;
                            20830 ; 369  |} RAM_SONG_INFO_T;
                            20831 ; 370  |
                            20832 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20833 ; 372  |typedef struct _flash_group_name {
                            20834 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20835 ; 374  |        uint8 unicode;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20836 ; 375  |} FLASH_GROUP_NAME_T;
                            20837 ; 376  |
                            20838 ; 377  |// struct to store directories information passed from UI
                            20839 ; 378  |#ifdef _FOLDER_BROWSE_
                            20840 ; 379  |typedef struct _ml_DirInfo {
                            20841 ; 380  |        uint24  u8Unicode : 8;
                            20842 ; 381  |        uint24  u12DirDepth : 12;
                            20843 ; 382  |        uint24  u4Added : 4;            
                            20844 ; 383  |        INT     iDirRecord;
                            20845 ; 384  |        DWORD   dwFastKey;
                            20846 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20847 ; 386  |} ML_DIRINFO_T;
                            20848 ; 387  |#endif  // _FOLDER_BROWSE_
                            20849 ; 388  |
                            20850 ; 389  |/*========================================================================================
                                  ==========
                            20851 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20852 ; 391  |==========================================================================================
                                  ========*/
                            20853 ; 392  |extern uint24   IsPlayOnTheGo;
                            20854 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20855 ; 394  |extern uint24   merge_id_list_flash[];
                            20856 ; 395  |extern uint24   merge_id_list_sd[];
                            20857 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20858 ; 397  |#ifdef _FOLDER_BROWSE_
                            20859 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20860 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20861 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20862 ; 401  |#endif  // _FOLDER_BROWSE_
                            20863 ; 402  |extern INT _X    *sec_temp_buf_X;
                            20864 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20865 ; 404  |
                            20866 ; 405  |/*========================================================================================
                                  ==========
                            20867 ; 406  |                                        FUNCTION PROTOTYPES
                            20868 ; 407  |==========================================================================================
                                  ========*/
                            20869 ; 408  |
                            20870 ; 409  |///////////////////////////////////////////////////////////////////////
                            20871 ; 410  |//! \brief
                            20872 ; 411  |//!
                            20873 ; 412  |//! \fntype Function
                            20874 ; 413  |//!
                            20875 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20876 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20877 ; 416  |//!
                            20878 ; 417  |//! \param[in]  none
                            20879 ; 418  |//!
                            20880 ; 419  |//! \return
                            20881 ; 420  |//!
                            20882 ; 421  |///////////////////////////////////////////////////////////////////////
                            20883 ; 422  |void ML_InitLibraryParameter(void);
                            20884 ; 423  |
                            20885 ; 424  |///////////////////////////////////////////////////////////////////////
                            20886 ; 425  |//! \brief
                            20887 ; 426  |//!
                            20888 ; 427  |//! \fntype Function
                            20889 ; 428  |//!
                            20890 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20891 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20892 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20893 ; 432  |//! the song information is recorded in music library.
                            20894 ; 433  |//!
                            20895 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20896 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20897 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20898 ; 437  |//!
                            20899 ; 438  |//! \return
                            20900 ; 439  |//!
                            20901 ; 440  |///////////////////////////////////////////////////////////////////////
                            20902 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20903 ; 442  |
                            20904 ; 443  |///////////////////////////////////////////////////////////////////////
                            20905 ; 444  |//! \brief
                            20906 ; 445  |//!
                            20907 ; 446  |//! \fntype Function
                            20908 ; 447  |//!
                            20909 ; 448  |//! \param[in]
                            20910 ; 449  |//!
                            20911 ; 450  |//! \return
                            20912 ; 451  |//!
                            20913 ; 452  |///////////////////////////////////////////////////////////////////////
                            20914 ; 453  |#ifdef _FOLDER_BROWSE_
                            20915 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            20916 ; 455  |#endif  // _FOLDER_BROWSE_
                            20917 ; 456  |
                            20918 ; 457  |///////////////////////////////////////////////////////////////////////
                            20919 ; 458  |//! \brief
                            20920 ; 459  |//!
                            20921 ; 460  |//! \fntype Function
                            20922 ; 461  |//!
                            20923 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20924 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20925 ; 464  |//! music library for that particular media.
                            20926 ; 465  |//!
                            20927 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20928 ; 467  |//!
                            20929 ; 468  |//! \return
                            20930 ; 469  |//!
                            20931 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20932 ; 471  |//!         function.
                            20933 ; 472  |///////////////////////////////////////////////////////////////////////
                            20934 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20935 ; 474  |
                            20936 ; 475  |///////////////////////////////////////////////////////////////////////
                            20937 ; 476  |//! \brief
                            20938 ; 477  |//!
                            20939 ; 478  |//! \fntype Function
                            20940 ; 479  |//!
                            20941 ; 480  |//! \param[in]
                            20942 ; 481  |//!
                            20943 ; 482  |//! \return
                            20944 ; 483  |//!
                            20945 ; 484  |///////////////////////////////////////////////////////////////////////
                            20946 ; 485  |#ifdef _NEWMUSIC_
                            20947 ; 486  |void ML_UpdateNewMusic(void);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20948 ; 487  |#endif
                            20949 ; 488  |
                            20950 ; 489  |///////////////////////////////////////////////////////////////////////
                            20951 ; 490  |//! \brief
                            20952 ; 491  |//!
                            20953 ; 492  |//! \fntype Function
                            20954 ; 493  |//!
                            20955 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20956 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20957 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20958 ; 497  |//!
                            20959 ; 498  |//! \param[in]  none
                            20960 ; 499  |//!
                            20961 ; 500  |//! \return
                            20962 ; 501  |//!
                            20963 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20964 ; 503  |//!         must be called before calling any other music library functions.
                            20965 ; 504  |///////////////////////////////////////////////////////////////////////
                            20966 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20967 ; 506  |
                            20968 ; 507  |///////////////////////////////////////////////////////////////////////
                            20969 ; 508  |//! \brief
                            20970 ; 509  |//!
                            20971 ; 510  |//! \fntype Function
                            20972 ; 511  |//!
                            20973 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20974 ; 513  |//! library operation.
                            20975 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            20976 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            20977 ; 516  |//! music.sec file do not exist.
                            20978 ; 517  |//!
                            20979 ; 518  |//! \param[in]  none
                            20980 ; 519  |//!
                            20981 ; 520  |//! \return
                            20982 ; 521  |//!
                            20983 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20984 ; 523  |//!         must be called before calling any other music library functions.
                            20985 ; 524  |///////////////////////////////////////////////////////////////////////
                            20986 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20987 ; 526  |
                            20988 ; 527  |///////////////////////////////////////////////////////////////////////
                            20989 ; 528  |//! \brief
                            20990 ; 529  |//!
                            20991 ; 530  |//! \fntype Function
                            20992 ; 531  |//!
                            20993 ; 532  |//! Preload the list, prepare for renew.
                            20994 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20995 ; 534  |//! structure in RAM.
                            20996 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20997 ; 536  |//! in RAM.
                            20998 ; 537  |//!
                            20999 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21000 ; 539  |//!
                            21001 ; 540  |//! \return
                            21002 ; 541  |//!
                            21003 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21004 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21005 ; 544  |///////////////////////////////////////////////////////////////////////
                            21006 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21007 ; 546  |
                            21008 ; 547  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21009 ; 548  |//! \brief
                            21010 ; 549  |//!
                            21011 ; 550  |//! \fntype Function
                            21012 ; 551  |//!
                            21013 ; 552  |//! Save the list to flash memory.
                            21014 ; 553  |//!
                            21015 ; 554  |//! \param[in]
                            21016 ; 555  |//!
                            21017 ; 556  |//! \return
                            21018 ; 557  |//!
                            21019 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21020 ; 559  |//!         changed by the user.
                            21021 ; 560  |///////////////////////////////////////////////////////////////////////
                            21022 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21023 ; 562  |
                            21024 ; 563  |///////////////////////////////////////////////////////////////////////
                            21025 ; 564  |//! \brief
                            21026 ; 565  |//!
                            21027 ; 566  |//! \fntype Function
                            21028 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21029 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            21030 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            21031 ; 570  |//! Otherwise the song is deleted.
                            21032 ; 571  |//!
                            21033 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21034 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21035 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21036 ; 575  |//!
                            21037 ; 576  |//! \return
                            21038 ; 577  |//!
                            21039 ; 578  |///////////////////////////////////////////////////////////////////////
                            21040 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21041 ; 580  |
                            21042 ; 581  |///////////////////////////////////////////////////////////////////////
                            21043 ; 582  |//! \brief
                            21044 ; 583  |//!
                            21045 ; 584  |//! \fntype Function
                            21046 ; 585  |//!
                            21047 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21048 ; 587  |//! in the ML_UpdateOnTheGo().
                            21049 ; 588  |//!
                            21050 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21051 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            21052 ; 591  |//!
                            21053 ; 592  |//! \return
                            21054 ; 593  |//!
                            21055 ; 594  |///////////////////////////////////////////////////////////////////////
                            21056 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21057 ; 596  |
                            21058 ; 597  |///////////////////////////////////////////////////////////////////////
                            21059 ; 598  |//! \brief
                            21060 ; 599  |//!
                            21061 ; 600  |//! \fntype Function
                            21062 ; 601  |//!
                            21063 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21064 ; 603  |//!
                            21065 ; 604  |//! \param[in]  none
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21066 ; 605  |//!
                            21067 ; 606  |//! \return
                            21068 ; 607  |//!
                            21069 ; 608  |///////////////////////////////////////////////////////////////////////
                            21070 ; 609  |void ML_UpdateOnTheGo(void);
                            21071 ; 610  |
                            21072 ; 611  |///////////////////////////////////////////////////////////////////////
                            21073 ; 612  |//! \brief
                            21074 ; 613  |//!
                            21075 ; 614  |//! \fntype Function
                            21076 ; 615  |//!
                            21077 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21078 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21079 ; 618  |//!
                            21080 ; 619  |//! \param[in]  none
                            21081 ; 620  |//!
                            21082 ; 621  |//! \return
                            21083 ; 622  |//!
                            21084 ; 623  |///////////////////////////////////////////////////////////////////////
                            21085 ; 624  |void ML_InitVoiceParameter(void);
                            21086 ; 625  |
                            21087 ; 626  |///////////////////////////////////////////////////////////////////////
                            21088 ; 627  |//! \brief
                            21089 ; 628  |//!
                            21090 ; 629  |//! \fntype Function
                            21091 ; 630  |//!
                            21092 ; 631  |//! \param[in]
                            21093 ; 632  |//!
                            21094 ; 633  |//! \return
                            21095 ; 634  |//!
                            21096 ; 635  |///////////////////////////////////////////////////////////////////////
                            21097 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21098 ; 637  |
                            21099 ; 638  |///////////////////////////////////////////////////////////////////////
                            21100 ; 639  |//! \brief
                            21101 ; 640  |//!
                            21102 ; 641  |//! \fntype Function
                            21103 ; 642  |//!
                            21104 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21105 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            21106 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21107 ; 646  |//!
                            21108 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21109 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21110 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21111 ; 650  |//!
                            21112 ; 651  |//! \return
                            21113 ; 652  |//!
                            21114 ; 653  |///////////////////////////////////////////////////////////////////////
                            21115 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21116 ; 655  |
                            21117 ; 656  |///////////////////////////////////////////////////////////////////////
                            21118 ; 657  |//! \brief
                            21119 ; 658  |//!
                            21120 ; 659  |//! \fntype Function
                            21121 ; 660  |//!
                            21122 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21123 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            21124 ; 663  |//! of music library for that particular media.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21125 ; 664  |//!
                            21126 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21127 ; 666  |//!
                            21128 ; 667  |//! \return
                            21129 ; 668  |//!
                            21130 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21131 ; 670  |//!         function.
                            21132 ; 671  |///////////////////////////////////////////////////////////////////////
                            21133 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21134 ; 673  |
                            21135 ; 674  |///////////////////////////////////////////////////////////////////////
                            21136 ; 675  |//! \brief
                            21137 ; 676  |//!
                            21138 ; 677  |//! \fntype Function
                            21139 ; 678  |//!
                            21140 ; 679  |//! Called by UI, the merge the music library tables album,
                            21141 ; 680  |//! artist, genre, song and year.
                            21142 ; 681  |//!
                            21143 ; 682  |//! \param[in]  none
                            21144 ; 683  |//!
                            21145 ; 684  |//! \return
                            21146 ; 685  |//!
                            21147 ; 686  |///////////////////////////////////////////////////////////////////////
                            21148 ; 687  |void ML_MergeLibraryTables(void);
                            21149 ; 688  |
                            21150 ; 689  |///////////////////////////////////////////////////////////////////////
                            21151 ; 690  |//! \brief
                            21152 ; 691  |//!
                            21153 ; 692  |//! \fntype Function
                            21154 ; 693  |//!
                            21155 ; 694  |//! Called by UI, the merge the music library tables album,
                            21156 ; 695  |//! artist, genre, song and year.
                            21157 ; 696  |//!
                            21158 ; 697  |//! \param[in]  none
                            21159 ; 698  |//!
                            21160 ; 699  |//! \return
                            21161 ; 700  |//!
                            21162 ; 701  |///////////////////////////////////////////////////////////////////////
                            21163 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21164 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21165 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21166 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21167 ; 706  |
                            21168 ; 707  |///////////////////////////////////////////////////////////////////////
                            21169 ; 708  |//! \brief
                            21170 ; 709  |//!
                            21171 ; 710  |//! \fntype Function
                            21172 ; 711  |//!
                            21173 ; 712  |//! \param[in]
                            21174 ; 713  |//!
                            21175 ; 714  |//! \return
                            21176 ; 715  |//!
                            21177 ; 716  |///////////////////////////////////////////////////////////////////////
                            21178 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21179 ; 718  |
                            21180 ; 719  |/*========================================================================================
                                  ========*/
                            21181 ; 720  |
                            21182 ; 721  |// Siukoon 2005-02-28
                            21183 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21184 ; 723  |#ifdef _SUPPORT_2000_SONGS_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21185 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21186 ; 725  |#else
                            21187 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21188 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21189 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21190 ; 729  |#define WORD_PER_SECTOR             (171)
                            21191 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21192 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21193 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            21194 ; 733  |
                            21195 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21196 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21197 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            21198 ; 737  |
                            21199 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21200 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21201 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21202 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21203 ; 742  |
                            21204 ; 743  |/////////////////////
                            21205 ; 744  |
                            21206 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21207 ; 746  |
                            21208 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21209 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21210 ; 749  |#else
                            21211 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21212 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21213 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            21214 ; 753  |
                            21215 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21216 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21217 ; 756  |
                            21218 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21219 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21220 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21221 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21222 ; 761  |#else
                            21223 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21224 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21225 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21226 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21227 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21228 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21229 ; 768  |
                            21230 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21231 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21232 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21233 ; 772  |#else
                            21234 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21235 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21236 ; 775  |
                            21237 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21238 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            21239 ; 778  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21240 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21241 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21242 ; 781  |
                            21243 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21244 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21245 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21246 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21247 ; 786  |#else
                            21248 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21249 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21250 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21251 ; 790  |
                            21252 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21253 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            21254 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21255 ; 794  |#else
                            21256 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21257 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21258 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21259 ; 798  |
                            21260 ; 799  |#ifdef __cplusplus
                            21261 ; 800  |}
                            21262 ; 801  |#endif
                            21263 ; 802  |
                            21264 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21265 
                            21267 
                            21268 ; 5    |#ifdef _FOLDER_BROWSE_
                            21269 ; 6    |#define BROWSE_MAX_LEVEL    8
                            21270 ; 7    |#else
                            21271 ; 8    |#define BROWSE_MAX_LEVEL    3
                            21272 ; 9    |#endif  // _FOLDER_BROWSE_
                            21273 ; 10   |
                            21274 ; 11   |typedef struct _disp_year_list_arg
                            21275 ; 12   |{
                            21276 ; 13   |    int                 iHighLightedItem;
                            21277 ; 14   |    FLASH_GROUP_NAME_T* browse_item_name;
                            21278 ; 15   |    int                 num_of_item;
                            21279 ; 16   |    int                 window_offset;
                            21280 ; 17   |    BOOL                bHavePlayAll;
                            21281 ; 18   |} DISP_YEAR_LIST_ARG_T;
                            21282 ; 19   |
                            21283 ; 20   |typedef struct _browsemenu_init_arg
                            21284 ; 21   |{
                            21285 ; 22   |    INT     browse_type;
                            21286 ; 23   |    INT     browse_lv;
                            21287 ; 24   |    INT*    pbrowse_max_lv;
                            21288 ; 25   |    INT*    num_of_item;
                            21289 ; 26   |    BOOL*   bHaveNext;
                            21290 ; 27   |} BROWSEMENU_INIT_ARG_T;
                            21291 ; 28   |
                            21292 ; 29   |extern BOOL g_bDeleteBrowse;
                            21293 ; 30   |extern BOOL bPlayVoice;
                            21294 ; 31   |extern BOOL bFavoritesUpdate;
                            21295 ; 32   |
                            21296 ; 33   |
                            21297 ; 34   |#endif  /* BROWSEMENU_H */
                            21298 
                            21300 
                            21301 ; 11   |#include "font.h"
                            21302 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21304 
                            21305 ; 1    |#ifndef __FONT_H
                            21306 ; 2    |#define __FONT_H
                            21307 ; 3    |
                            21308 ; 4    |_reentrant INT GetTextWidthAddressUnicode(WORD *pUnicodeString);
                            21309 ; 5    |_reentrant INT GetTextWidthResourceUnicode(WORD wResource);
                            21310 ; 6    |_reentrant INT GetTextWidthAddressDBCS(_packed unsigned char *pDBCSString);
                            21311 ; 7    |_reentrant INT GetTextWidthResourceDBCS(WORD wResource);
                            21312 ; 8    |
                            21313 ; 9    |#endif
                            21314 
                            21316 
                            21317 ; 12   |
                            21318 ; 13   |#define _PLAY_ALL_IN_BROWSE_
                            21319 
                            21321 
                            21322 ; 14   |extern int24 g_iBrowseTotalNum;
                            21323 ; 15   |// Description: 
                            21324 ; 16   |// Inputs:      
                            21325 ; 17   |// Outputs:     
                            21326 ; 18   |// Notes:      Defect 12440 solved aug31 2006 in this function for sdk3.120 in development
                                  . 
                            21327 ; 19   |//
                            21328 ; 20   |int _reentrant on_the_fly_submenu(INT display_base_message, INT confirm_insturction, INT *
                                  insturction_parameter_arg)
                            21329 ; 21   |{
                            21330 
P:0000                      21331         org     p,".ptextbrowsemenu_extra":
                            21338 Fon_the_fly_submenu:
P:0000 055F7C         2    221339         movec   ssh,y:(r7)+
P:0001 3F0700         2    421342         move    #7,n7
P:0002 000000         2    621343         nop
P:0003 204F00         2    821344         move    (r7)+n7
                            21407 
                            21408 ; 22   |        union DisplayHints DisplayHint;
                            21409 ; 23   |        BOOL bDone = FALSE;
                            21410 
P:0004 77F400 FFFFFC  3   1121412         move    #-4,n7
P:0006 000000         2   1321413         nop
P:0007 5D6F00         4   1721414         move    b1,y:(r7+n7)
P:0008 77F400 FFFFFB  3   2021417         move    #-5,n7
P:000A 000000         2   2221418         nop
P:000B 5C6F00         4   2621419         move    a1,y:(r7+n7)
P:000C 20001B         2   2821422         clr     b   
P:000D 240000         2   3021423         move    #0,x0
                            21428 
                            21429 ; 24   |        INT iEvent;
                            21430 ; 25   |        INT del_status = 0;
                            21431 
P:000E 77F400 FFFFF9  3   3321433         move    #-7,n7
P:0010 000000         2   3521434         nop
P:0011 5D6F00         4   3921435         move    b1,y:(r7+n7)
                            21440 
                            21441 ; 26   |        BOOL bHoldSelect = TRUE;
                            21442 ; 27   |        BOOL bSelectChanged = TRUE;
                            21443 
P:0012 46F400 000001  3   4221445         move    #>1,y0
P:0014 77F400 FFFFFE  3   4521447         move    #-2,n7
P:0016 000000         2   4721448         nop
P:0017 4E6F00         4   5121449         move    y0,y:(r7+n7)
                            21456 
                            21457 ; 28   |        int a;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21458 ; 29   |        INT insturction_parameter = *insturction_parameter_arg;
                            21459 
P:0018 4EE000         2   5321461         move    y:(r0),y0
P:0019 045FA0         2   5521462         movec   m0,n7
P:001A 000000         2   5721463         nop
P:001B 4E6F00         4   6121464         move    y0,y:(r7+n7)
                            21466 
                            21467 ; 30   |
                            21468 ; 31   |        
                            21469 ; 32   |        while (!bDone)
                            21470 
P:001C 0AF080 rrrrrr  6   6721472         jmp     L37
P:001E 77F400 FFFFFD  3   7021473 L27:    move    #-3,n7
P:0020 000000         2   7221474         nop
P:0021 4C6F00         4   7621475         move    x0,y:(r7+n7)
                            21478 
                            21479 ; 33   |        {
                            21480 ; 34   |        // 2 lines that were here are moved to right before while loop to avoid hang when 
                                  adding fav while playing mp3. stmp12440
                            21481 ; 35   |        
                            21482 ; 36   |        if(bSelectChanged == TRUE)
                            21483 
P:0022 77F400 FFFFFE  3   7921485         move    #-2,n7
P:0024 000000         2   8121486         nop
P:0025 5EEF00         4   8521487         move    y:(r7+n7),a
P:0026 47F400 000001  3   8821488         move    #>1,y1
P:0028 2A0000         2   9021489         move    #0,a2
P:0029 200075         2   9221490         cmp     y1,a
P:002A 0AF0A2 rrrrrr  6   9821493         jne     L28
                            21494 
                            21495 ; 37   |        {   
                            21496 ; 38   |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC,2,0,display_base_message);
                            21497 
P:002C 77F400 FFFFFB  3  10121499         move    #-5,n7
P:002E 000000         2  10321500         nop
P:002F 4EEF00         4  10721501         move    y:(r7+n7),y0
P:0030 290200         2  10921504         move    #2,b0
P:0031 200013         2  11121505         clr     a   
P:0032 4E5F00         2  11321507         move    y0,y:(r7)+
P:0033 5C5F00         2  11521510         move    a1,y:(r7)+
P:0034 595F00         2  11721512         move    b0,y:(r7)+
P:0035 46F400 030001  3  12021514         move    #$30001,y0
P:0037 4E5F00         2  12221515         move    y0,y:(r7)+
P:0038 290500         2  12421517         move    #5,b0
P:0039 595F00         2  12621518         move    b0,y:(r7)+
P:003A 0BF080 rrrrrr  6  13221520         jsr     FSysPostMessage
P:003C 3F0500         2  13421521         move    #5,n7
P:003D 000000         2  13621522         nop
P:003E 204700         2  13821523         move    (r7)-n7
                            21526 
                            21527 ; 39   |            SysWaitOnEvent(0,0,0); // goes to kernel to give all other tasks a chance to r
                                  un before returning here. 
                            21528 
P:003F 300000         2  14021530         move    #0,r0
P:0040 200013         2  14221531         clr     a   
P:0041 20001B         2  14421532         clr     b   
P:0042 0BF080 rrrrrr  6  15021533         jsr     SysWaitOnEvent
                            21534 
                            21535 ; 40   |            bSelectChanged = FALSE;
                            21536 
P:0044 200013         2  15221538         clr     a   
                            21540 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21541 ; 41   |        }
                            21542 ; 42   |
                            21543 ; 43   |                iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,(Displa
                                  yHint.I? 1 : -1));
                            21544 
P:0045 77F400 FFFFFA  3  15521546 L28:    move    #-6,n7
P:0047 000000         2  15721547         nop
P:0048 5FEF00         4  16121548         move    y:(r7+n7),b
P:0049 2B0000         2  16321549         move    #0,b2
P:004A 20000B         2  16521550         tst     b
P:004B 57F400 000001  3  16821551         move    #>1,b
P:004D 0AF0A2 rrrrrr  6  17421552         jne     L39
P:004F 57F400 FFFFFF  3  17721553         move    #>-1,b
P:0051 77F400 FFFFFE  3  18021554 L39:    move    #-2,n7
P:0053 000000         2  18221555         nop
P:0054 5C6F00         4  18621556         move    a1,y:(r7+n7)
P:0055 60F400 rrrrrr  3  18921559         move    #FgEventInfo,r0
P:0057 56F400 00000A  3  19221560         move    #>10,a
P:0059 0BF080 rrrrrr  6  19821561         jsr     SysWaitOnEvent
P:005B 64F400 rrrrrr  3  20121562         move    #FgEventInfo,r4
                            21564 
                            21565 ; 44   |                DisplayHint.I = 0;
                            21566 
P:005D 270000         2  20321568         move    #0,y1
P:005E 77F400 FFFFFA  3  20621569         move    #-6,n7
P:0060 000000         2  20821570         nop
P:0061 4F6F00         4  21221571         move    y1,y:(r7+n7)
                            21572 
                            21573 ; 45   |                if (iEvent == EVENT_MESSAGE)
                            21574 
P:0062 46F400 000002  3  21521576         move    #>2,y0
P:0064 200055         2  21721577         cmp     y0,a
P:0065 77F400 FFFFFD  3  22021578         move    #-3,n7
P:0067 000000         2  22221579         nop
P:0068 4CEF00         4  22621580         move    y:(r7+n7),x0
P:0069 0AF0A2 rrrrrr  6  23221583         jne     L30
                            21584 
                            21585 ; 46   |                {
                            21586 ; 47   |                        if (gEventInfo.Message.wMsgCommand == MENU_MSG_MEDIA_CHANGED)
                            21587 
P:006B 5FF000 rrrrrr  3  23521589         move    y:FgEventInfo+1,b
P:006D 45F400 060008  3  23821590         move    #393224,x1
P:006F 2B0000         2  24021591         move    #0,b2
P:0070 20006D         2  24221592         cmp     x1,b
P:0071 0AF0A2 rrrrrr  6  24821593         jne     L29
                            21594 
                            21595 ; 48   |                                g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            21596 
P:0073 0A7061 rrrrrr  6  25421598         bset    #1,y:Fg_MenuFlags
P:0075 77F400 FFFFFD  3  25721599 L29:    move    #-3,n7
P:0077 000000         2  25921600         nop
P:0078 4C6F00         4  26321601         move    x0,y:(r7+n7)
                            21604 
                            21605 ; 49   |                        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStat
                                  eMachine,iEvent,0,(int *) &gEventInfo);
                            21606 
P:0079 240000         2  26521608         move    #0,x0
P:007A 60F400 rrrrrr  3  26821609         move    #FHandlePlayerStateMachine,r0
P:007C 218F00         2  27021610         move    a1,b
P:007D 56F400 000011  3  27321611         move    #>17,a
P:007F 0BF080 rrrrrr  6  27921612         jsr     SysCallFunction
P:0081 77F400 FFFFFD  3  28221614         move    #-3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0083 000000         2  28421615         nop
P:0084 4CEF00         4  28821616         move    y:(r7+n7),x0
                            21619 
                            21620 ; 50   |                }
                            21621 
P:0085 0AF080 rrrrrr  6  29421623         jmp     L35
                            21624 
                            21625 ; 51   |                else if (iEvent == EVENT_BUTTON)
                            21626 
P:0087 47F400 000008  3  29721628 L30:    move    #>8,y1
P:0089 218F00         2  29921629         move    a1,b
P:008A 20007D         2  30121630         cmp     y1,b
P:008B 0AF0A2 rrrrrr  6  30721631         jne     L35
P:008D 4C6F00         4  31121632         move    x0,y:(r7+n7)
                            21635 
                            21636 ; 52   |                {
                            21637 ; 53   |#ifdef BACKLIGHT
                            21638 ; 54   |                        //UpdateBackLightTimer();
                            21639 ; 55   |                        //SysCallFunction(RSRC_BACKLIGHT_MENU_CODE_BANK,UpdateBacklightTim
                                  er,0,0,0);
                            21640 ; 56   |#endif
                            21641 ; 57   |                        UpdateAutoShutdownTimer();
                            21642 
P:008E 0BF080 rrrrrr  6  31721644         jsr     FUpdateAutoShutdownTimer
                            21645 
                            21646 ; 58   |                        DisplayHint.bits.Misc = TRUE;
                            21647 
P:0090 77F400 FFFFFA  3  32021649         move    #-6,n7
P:0092 000000         2  32221650         nop
P:0093 0A6F64         6  32821651         bset    #4,y:(r7+n7)
                            21652 
                            21653 ; 59   |                        switch(gEventInfo.Button.wButtonEvent)
                            21654 
P:0094 5FF000 rrrrrr  3  33121656         move    y:FgEventInfo,b
P:0096 77F400 FFFFFD  3  33421657         move    #-3,n7
P:0098 000000         2  33621658         nop
P:0099 4CEF00         4  34021659         move    y:(r7+n7),x0
P:009A 56F40B 000002  3  34321662         tst     b       #>2,a
P:009C 0AF0AA rrrrrr  6  34921663         jeq     L32
P:009E 2B0000         2  35121664         move    #0,b2
P:009F 20000D         2  35321665         cmp     a,b
P:00A0 0AF0A2 rrrrrr  6  35921666         jne     L35
                            21667 
                            21668 ; 60   |                        {
                            21669 ; 61   |                        case PR_FF:
                            21670 ; 62   |                                SysPostMessage(4, confirm_insturction, insturction_paramet
                                  er, &del_status);
                            21671 
P:00A2 77F400 FFFFF9  3  36221673         move    #-7,n7
P:00A4 000000         2  36421674         nop
P:00A5 044F16         4  36821675         lua     (r7)+n7,r6
P:00A6 77F400 FFFFFC  3  37121676         move    #-4,n7
P:00A8 000000         2  37321677         nop
P:00A9 59EF00         4  37721678         move    y:(r7+n7),b0
P:00AA 045FA0         2  37921681         movec   m0,n7
P:00AB 000000         2  38121682         nop
P:00AC 58EF00         4  38521683         move    y:(r7+n7),a0
P:00AD 6E5F00         2  38721684         move    r6,y:(r7)+
P:00AE 585F00         2  38921686         move    a0,y:(r7)+
P:00AF 595F00         2  39121688         move    b0,y:(r7)+
P:00B0 290400         2  39321691         move    #4,b0
P:00B1 595F00         2  39521692         move    b0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00B2 0BF080 rrrrrr  6  40121694         jsr     FSysPostMessage
P:00B4 3F0400         2  40321695         move    #4,n7
P:00B5 000000         2  40521696         nop
P:00B6 204700         2  40721697         move    (r7)-n7
                            21700 
                            21701 ; 63   |                                SysWaitOnEvent(0,0,0);                          
                            21702 
P:00B7 300000         2  40921704         move    #0,r0
P:00B8 200013         2  41121705         clr     a   
P:00B9 20001B         2  41321706         clr     b   
P:00BA 0BF080 rrrrrr  6  41921707         jsr     SysWaitOnEvent
                            21708 
                            21709 ; 64   |                                bDone = TRUE;
                            21710 ; 65   |                                break;
                            21711 ; 66   |                                
                            21712 ; 67   |                        case PR_RW:
                            21713 ; 68   |                                bDone = TRUE;
                            21714 
P:00BC 44F400 000001  3  42221716 L32:    move    #>1,x0
                            21718 
                            21719 ; 69   |                                break;
                            21720 ; 70   |                        }
                            21721 ; 71   |                }
                            21722 ; 72   |                if (g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC)
                            21723 
P:00BE 4DF000 rrrrrr  3  42521725 L35:    move    y:Fg_MenuFlags,x1
P:00C0 0AC501 rrrrrr  6  43121726         jclr    #1,x1,L37
                            21727 
                            21728 ; 73   |                        bDone = TRUE;
                            21729 
P:00C2 44F400 000001  3  43421731         move    #>1,x0
P:00C4 200049         2  43621733 L37:    tfr     x0,b
P:00C5 2B0000         2  43821734         move    #0,b2
P:00C6 20000B         2  44021735         tst     b
P:00C7 0AF0AA rrrrrr  6  44621736         jeq     L27
                            21737 
                            21738 ; 74   |        }
                            21739 ; 75   |        /*
                            21740 ; 76   |        if (a)  //select cancel
                            21741 ; 77   |                return -1;
                            21742 ; 78   |        else if (del_status == ON_THE_GO_DEL_SMALLER_ID)        //del song before playing 
                                  one
                            21743 ; 79   |                return 0;
                            21744 ; 80   |        else if (del_status == ON_THE_GO_DEL_PLAYING)   //del playing song
                            21745 ; 81   |                return 1;
                            21746 ; 82   |        else                                                                    //del song
                                   after playing one
                            21747 ; 83   |                return 2;
                            21748 ; 84   |        */
                            21749 ; 85   |}
                            21750 
P:00C9 77F400 FFFFF8  3  44921752         move    #-8,n7
P:00CB 000000         2  45121753         nop
P:00CC 05EF7C         4  45521754         movec   y:(r7+n7),ssh
P:00CD 204F00         2  45721756         move    (r7)+n7
P:00CE 00000C         4  46121758         rts
                            21763 
                            21764 ; 86   |
                            21765 ; 87   |int _reentrant display_year_list(int a, int b, int *pPtr)
                            21766 ; 88   |{
                            21767 
                            21781 Fdisplay_year_list:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00CF 055F7C         2  46321782         movec   ssh,y:(r7)+
P:00D0 3F0600         2  46521785         move    #6,n7
P:00D1 000000         2  46721786         nop
P:00D2 204F00         2  46921787         move    (r7)+n7
                            21817 
                            21818 ; 89   |        int i,string_width;
                            21819 ; 90   |        int start_item;
                            21820 ; 91   |        int y_pos;
                            21821 ; 92   |        DISP_YEAR_LIST_ARG_T*  arg;
                            21822 ; 93   |
                            21823 ; 94   |    int                 iHighLightedItem;
                            21824 ; 95   |    FLASH_GROUP_NAME_T* browse_item_name;
                            21825 ; 96   |    int                 num_of_item;
                            21826 ; 97   |    int                 window_offset;
                            21827 ; 98   |    BOOL                bHavePlayAll;
                            21828 ; 99   |    
                            21829 ; 100  |    a;b;
                            21830 ; 101  |    arg = (DISP_YEAR_LIST_ARG_T*) pPtr;
                            21831 
P:00D3 221600         2  47121833         move    r0,r6
                            21835 
                            21836 ; 102  |    iHighLightedItem = arg->iHighLightedItem;
                            21837 
P:00D4 4EE000         2  47321839         move    y:(r0),y0
P:00D5 77F400 FFFFFA  3  47621840         move    #-6,n7
P:00D7 000000         2  47821841         nop
P:00D8 4E6F00         4  48221842         move    y0,y:(r7+n7)
                            21844 
                            21845 ; 103  |    browse_item_name = arg->browse_item_name;
                            21846 
P:00D9 045E15         4  48621848         lua     (r6)+,r5
P:00DA 000000         2  48821849         nop
P:00DB 68E500         2  49021850         move    y:(r5),r0
                            21853 
                            21854 ; 104  |    num_of_item      = arg->num_of_item;     
                            21855 
P:00DC 3E0200         2  49221857         move    #2,n6
P:00DD 000000         2  49421858         nop
P:00DE 044E15         4  49821859         lua     (r6)+n6,r5
P:00DF 000000         2  50021860         nop
P:00E0 5FE500         2  50221861         move    y:(r5),b
P:00E1 77F400 FFFFFB  3  50521863         move    #-5,n7
P:00E3 000000         2  50721864         nop
P:00E4 5F6F00         4  51121865         move    b,y:(r7+n7)
                            21867 
                            21868 ; 105  |    window_offset    = arg->window_offset;   
                            21869 
P:00E5 3E0300         2  51321871         move    #3,n6
P:00E6 000000         2  51521872         nop
P:00E7 044E15         4  51921873         lua     (r6)+n6,r5
P:00E8 000000         2  52121874         nop
P:00E9 4EE500         2  52321875         move    y:(r5),y0
                            21877 
                            21878 ; 106  |    bHavePlayAll     = arg->bHavePlayAll;    
                            21879 
P:00EA 3E0400         2  52521881         move    #4,n6
P:00EB 000000         2  52721882         nop
P:00EC 204E00         2  52921883         move    (r6)+n6
P:00ED 4CE600         2  53121885         move    y:(r6),x0
                            21887 
                            21888 ; 107  |
                            21889 ; 108  |        browse_item_name += window_offset;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21890 
P:00EE 47F400 000029  3  53421892         move    #>41,y1
P:00F0 2000B0         2  53621893         mpy     y0,y1,a
P:00F1 200022         2  53821894         asr     a
P:00F2 211800         2  54021896         move    a0,n0
P:00F3 000000         2  54221897         nop
P:00F4 204800         2  54421898         move    (r0)+n0
P:00F5 77F400 FFFFFC  3  54721899         move    #-4,n7
P:00F7 000000         2  54921900         nop
P:00F8 686F00         4  55321901         move    r0,y:(r7+n7)
                            21904 
                            21905 ; 109  |#ifdef _PLAY_ALL_IN_BROWSE_
                            21906 ; 110  |        if (bHavePlayAll)
                            21907 
P:00F9 200041         2  55521909         tfr     x0,a
P:00FA 2A0000         2  55721910         move    #0,a2
P:00FB 200003         2  55921911         tst     a
P:00FC 0AF0AA rrrrrr  6  56521914         jeq     L54
                            21915 
                            21916 ; 111  |        {
                            21917 ; 112  |                browse_item_name--;
                            21918 
P:00FE 3E2900         2  56721920         move    #41,n6
P:00FF 221600         2  56921921         move    r0,r6
P:0100 000000         2  57121922         nop
P:0101 204600         2  57321923         move    (r6)-n6
P:0102 6E6F00         4  57721926         move    r6,y:(r7+n7)
                            21929 
                            21930 ; 113  |                num_of_item++;
                            21931 
P:0103 46F400 000001  3  58021933         move    #>1,y0
P:0105 200058         2  58221934         add     y0,b
P:0106 77F400 FFFFFB  3  58521936         move    #-5,n7
P:0108 000000         2  58721937         nop
P:0109 5D6F00         4  59121938         move    b1,y:(r7+n7)
                            21939 
                            21940 ; 114  |                start_item = 1;
                            21941 
P:010A 20C700         2  59321943         move    y0,y1
P:010B 77F400 FFFFFD  3  59621945         move    #-3,n7
P:010D 000000         2  59821946         nop
P:010E 4F6F00         4  60221947         move    y1,y:(r7+n7)
                            21950 
                            21951 ; 115  |
                            21952 ; 116  |                if (iHighLightedItem)
                            21953 
P:010F 77F400 FFFFFA  3  60521955         move    #-6,n7
P:0111 000000         2  60721956         nop
P:0112 5FEF00         4  61121957         move    y:(r7+n7),b
P:0113 20000B         2  61321958         tst     b
P:0114 0AF0AA rrrrrr  6  61921959         jeq     L53
                            21960 
                            21961 ; 117  |                        SysPostMessage(5,LCD_PRINT_STRING_RSRC,MENU_ITEM_X_OFFSET,MENU_ITE
                                  M_Y_OFFSET,RSRC_STRING_PLAY_ALL);
                            21962 
P:0116 46F400 0003FD  3  62221964         move    #$3FD,y0
P:0118 4E5F00         2  62421965         move    y0,y:(r7)+
P:0119 291000         2  62621967         move    #16,b0
P:011A 595F00         2  62821968         move    b0,y:(r7)+
P:011B 20001B         2  63021970         clr     b   
P:011C 5F5F00         2  63221971         move    b,y:(r7)+
P:011D 55F400 030007  3  63521973         move    #196615,b1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
P:011F 5D5F00         2  63721974         move    b1,y:(r7)+
P:0120 290500         2  63921976         move    #5,b0
P:0121 595F00         2  64121977         move    b0,y:(r7)+
P:0122 0BF080 rrrrrr  6  64721979         jsr     FSysPostMessage
P:0124 3F0500         2  64921980         move    #5,n7
P:0125 000000         2  65121981         nop
P:0126 204700         2  65321982         move    (r7)-n7
P:0127 0AF080 rrrrrr  6  65921985         jmp     L56
                            21986 
                            21987 ; 118  |                else
                            21988 ; 119  |                {
                            21989 ; 120  |                        //SysPostMessage(5,LCD_PRINT_RANGE_RSRC,MENU_ITEM_X_OFFSET,MENU_IT
                                  EM_Y_OFFSET,RSRC_HIGHLIGHT_BACK);
                            21990 ; 121  |                SysPostMessage(5,LCD_PRINT_STRING_INV_RSRC,MENU_ITEM_X_OFFSET,MENU_ITEM_Y_
                                  OFFSET,RSRC_STRING_PLAY_ALL);
                            21991 
P:0129 46F400 0003FD  3  66221993 L53:    move    #$3FD,y0
P:012B 291000         2  66421994         move    #16,b0
P:012C 4E5F00         2  66621995         move    y0,y:(r7)+
P:012D 595F00         2  66821997         move    b0,y:(r7)+
P:012E 20001B         2  67021999         clr     b   
P:012F 5F5F00         2  67222000         move    b,y:(r7)+
P:0130 54F400 030009  3  67522002         move    #196617,a1
P:0132 5C5F00         2  67722003         move    a1,y:(r7)+
P:0133 290500         2  67922005         move    #5,b0
P:0134 595F00         2  68122006         move    b0,y:(r7)+
P:0135 0BF080 rrrrrr  6  68722008         jsr     FSysPostMessage
P:0137 3F0500         2  68922009         move    #5,n7
P:0138 000000         2  69122010         nop
P:0139 204700         2  69322011         move    (r7)-n7
                            22013 
                            22014 ; 122  |                string_width = GetTextWidthResourceDBCS(RSRC_STRING_PLAY_ALL);
                            22015 
P:013A 56F400 0003FD  3  69622017         move    #$3FD,a
P:013C 0BF080 rrrrrr  6  70222018         jsr     FGetTextWidthResourceDBCS
                            22020 
                            22021 ; 123  |            SysPostMessage(6,LCD_CLEAR_RANGE,string_width,MENU_ITEM_Y_OFFSET,LCD_X_SIZE-st
                                  ring_width,CHAR_SIZE_Y);
                            22022 
P:013E 57F400 000080  3  70522024         move    #>$80,b
P:0140 20001C         2  70722025         sub     a,b
P:0141 47F400 000008  3  71022026         move    #>8,y1
P:0143 4F5F00         2  71222027         move    y1,y:(r7)+
P:0144 5D5F00         2  71422029         move    b1,y:(r7)+
P:0145 291000         2  71622031         move    #16,b0
P:0146 595F00         2  71822032         move    b0,y:(r7)+
P:0147 5E5F00         2  72022034         move    a,y:(r7)+
P:0148 260300         2  72222037         move    #<3,y0
P:0149 4E5F00         2  72422038         move    y0,y:(r7)+
P:014A 290600         2  72622040         move    #6,b0
P:014B 595F00         2  72822041         move    b0,y:(r7)+
P:014C 0BF080 rrrrrr  6  73422043         jsr     FSysPostMessage
P:014E 3F0600         2  73622044         move    #6,n7
P:014F 000000         2  73822045         nop
P:0150 204700         2  74022046         move    (r7)-n7
                            22048 
                            22049 ; 124  |                }
                            22050 ; 125  |        }
                            22051 
P:0151 0AF080 rrrrrr  6  74622053         jmp     L56
                            22054 
                            22055 ; 126  |        else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22056 ; 127  |#endif
                            22057 ; 128  |                start_item = 0;
                            22058 
P:0153 240000         2  74822060 L54:    move    #0,x0
P:0154 77F400 FFFFFD  3  75122063         move    #-3,n7
P:0156 000000         2  75322064         nop
P:0157 4C6F00         4  75722065         move    x0,y:(r7+n7)
                            22068 
                            22069 ; 129  |
                            22070 ; 130  |        if (num_of_item > MENU_PAGE_ITEM_COUNT)
                            22071 
P:0158 77F400 FFFFFB  3  76022073 L56:    move    #-5,n7
P:015A 000000         2  76222074         nop
P:015B 5FEF00         4  76622075         move    y:(r7+n7),b
P:015C 44F400 000004  3  76922076         move    #>4,x0
P:015E 20004D         2  77122077         cmp     x0,b
P:015F 0AF0AF rrrrrr  6  77722078         jle     L57
                            22079 
                            22080 ; 131  |                num_of_item = MENU_PAGE_ITEM_COUNT;
                            22081 
P:0161 208500         2  77922083         move    x0,x1
P:0162 4D6F00         4  78322086         move    x1,y:(r7+n7)
                            22089 
                            22090 ; 132  |
                            22091 ; 133  |        for (i=start_item; i<num_of_item; i++)
                            22092 
P:0163 77F400 FFFFFD  3  78622094 L57:    move    #-3,n7
P:0165 000000         2  78822095         nop
P:0166 4FEF00         4  79222096         move    y:(r7+n7),y1
P:0167 0AF080 rrrrrr  6  79822098         jmp     L65
                            22099 
                            22100 ; 134  |        {
                            22101 ; 135  |                y_pos = MENU_ITEM_Y_OFFSET+MENU_ITEM_HEIGHT*i;
                            22102 
P:0169 291000         2  80022104 L58:    move    #16,b0
P:016A 0115CA         2  80222105         mac     y1,#21,b
P:016B 212600         2  80422106         move    b0,y0
                            22107 
                            22108 ; 136  |                if (i==iHighLightedItem)
                            22109 
P:016C 200079         2  80622111         tfr     y1,b
P:016D 77F400 FFFFFA  3  80922113         move    #-6,n7
P:016F 000000         2  81122114         nop
P:0170 5EEF00         4  81522115         move    y:(r7+n7),a
P:0171 20000D         2  81722116         cmp     a,b
P:0172 0AF0A2 rrrrrr  6  82322117         jne     L60
                            22118 
                            22119 ; 137  |                {
                            22120 ; 138  |                        //SysPostMessage(5,LCD_PRINT_RANGE_RSRC,MENU_ITEM_X_OFFSET,y_pos,R
                                  SRC_HIGHLIGHT_BACK);
                            22121 ; 139  |                        if (browse_item_name[i].name[0] != UNKNOWN_YEAR_CODE)
                            22122 
P:0174 45F400 000029  3  82622124         move    #>41,x1
P:0176 2000F0         2  82822125         mpy     y1,x1,a
P:0177 200022         2  83022126         asr     a
P:0178 211C00         2  83222127         move    a0,n4
P:0179 77F400 FFFFFC  3  83522128         move    #-4,n7
P:017B 000000         2  83722129         nop
P:017C 6CEF00         4  84122130         move    y:(r7+n7),r4
P:017D 000000         2  84322131         nop
P:017E 044C16         4  84722132         lua     (r4)+n4,r6
P:017F 000000         2  84922133         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0180 5FE600         2  85122134         move    y:(r6),b
P:0181 44F400 000001  3  85422135         move    #>1,x0
P:0183 2B0000         2  85622136         move    #0,b2
P:0184 20004D         2  85822137         cmp     x0,b
P:0185 0AF0AA rrrrrr  6  86422138         jeq     L59
P:0187 77F400 FFFFFE  3  86722139         move    #-2,n7
P:0189 000000         2  86922140         nop
P:018A 4F6F00         4  87322141         move    y1,y:(r7+n7)
                            22144 
                            22145 ; 140  |                        {       SysPostMessage(7,LCD_PRINT_NUMBER_INV,MENU_ITEM_X_OFFSET,y
                                  _pos,browse_item_name[i].name[0],4,' ');
                            22146 
P:018B 045FA0         2  87522148         movec   m0,n7
P:018C 000000         2  87722149         nop
P:018D 4E6F00         4  88122150         move    y0,y:(r7+n7)
P:018E 2C0400         2  88322153         move    #4,a1
P:018F 282000         2  88522154         move    #$20,a0
P:0190 585F00         2  88722155         move    a0,y:(r7)+
P:0191 5C5F00         2  88922157         move    a1,y:(r7)+
P:0192 5D5F00         2  89122159         move    b1,y:(r7)+
P:0193 4E5F00         2  89322161         move    y0,y:(r7)+
P:0194 20001B         2  89522163         clr     b   
P:0195 5F5F00         2  89722164         move    b,y:(r7)+
P:0196 44F400 03001C  3  90022166         move    #196636,x0
P:0198 4C5F00         2  90222167         move    x0,y:(r7)+
                            22169 
                            22170 ; 141  |                            string_width = GetTextWidthResourceDBCS(RSRC_STRING_YEAR_WIDTH
                                  );
                            22171 
P:0199 0AF080 rrrrrr  6  90822173         jmp     L61
                            22174 
                            22175 ; 142  |                    }else
                            22176 
                            22178 L59:
P:019B 77F400 FFFFFE  3  91122183         move    #-2,n7
P:019D 000000         2  91322184         nop
P:019E 4F6F00         4  91722185         move    y1,y:(r7+n7)
                            22188 
                            22189 ; 143  |                        {       SysPostMessage(5,LCD_PRINT_STRING_INV_RSRC,MENU_ITEM_X_OFF
                                  SET,y_pos,RSRC_STRING_UNKNOWN_YEAR);
                            22190 
P:019F 045FA0         2  91922192         movec   m0,n7
P:01A0 000000         2  92122193         nop
P:01A1 4E6F00         4  92522194         move    y0,y:(r7+n7)
P:01A2 51F400 0003FF  3  92822197         move    #$3FF,b0
P:01A4 595F00         2  93022198         move    b0,y:(r7)+
P:01A5 4E5F00         2  93222200         move    y0,y:(r7)+
P:01A6 20001B         2  93422202         clr     b   
P:01A7 5F5F00         2  93622203         move    b,y:(r7)+
P:01A8 57F400 030009  3  93922205         move    #196617,b
P:01AA 5F5F00         2  94122206         move    b,y:(r7)+
                            22208 
                            22209 ; 144  |                            string_width = GetTextWidthResourceDBCS(RSRC_STRING_UNKNOWN_YE
                                  AR);
                            22210 
P:01AB 0AF080 rrrrrr  6  94722212         jmp     L63
                            22213 
                            22214 ; 145  |                        }       
                            22215 ; 146  |                }
                            22216 ; 147  |                else
                            22217 ; 148  |                {
                            22218 ; 149  |                        if (browse_item_name[i].name[0] != UNKNOWN_YEAR_CODE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22219 
                            22221 L60:
P:01AD 77F400 FFFFFE  3  95022226         move    #-2,n7
P:01AF 000000         2  95222227         nop
P:01B0 4F6F00         4  95622228         move    y1,y:(r7+n7)
P:01B1 44F400 000029  3  95922229         move    #>41,x0
P:01B3 2000C8         2  96122230         mpy     y1,x0,b
P:01B4 20002A         2  96322231         asr     b
P:01B5 213E00         2  96522234         move    b0,n6
P:01B6 77F400 FFFFFC  3  96822235         move    #-4,n7
P:01B8 000000         2  97022236         nop
P:01B9 6EEF00         4  97422237         move    y:(r7+n7),r6
P:01BA 000000         2  97622238         nop
P:01BB 204E00         2  97822239         move    (r6)+n6
P:01BC 5FE600         2  98022240         move    y:(r6),b
P:01BD 47F400 000001  3  98322241         move    #>1,y1
P:01BF 2B0000         2  98522242         move    #0,b2
P:01C0 20007D         2  98722243         cmp     y1,b
P:01C1 0AF0AA rrrrrr  6  99322244         jeq     L62
                            22245 
                            22246 ; 150  |                        {       SysPostMessage(7,LCD_PRINT_NUMBER,MENU_ITEM_X_OFFSET,y_pos
                                  ,browse_item_name[i].name[0],4,' ');
                            22247 
P:01C3 045FA0         2  99522249         movec   m0,n7
P:01C4 000000         2  99722250         nop
P:01C5 4E6F00         4 100122251         move    y0,y:(r7+n7)
P:01C6 2C0400         2 100322254         move    #4,a1
P:01C7 282000         2 100522255         move    #$20,a0
P:01C8 585F00         2 100722256         move    a0,y:(r7)+
P:01C9 5C5F00         2 100922258         move    a1,y:(r7)+
P:01CA 5D5F00         2 101122260         move    b1,y:(r7)+
P:01CB 4E5F00         2 101322262         move    y0,y:(r7)+
P:01CC 20001B         2 101522264         clr     b   
P:01CD 5F5F00         2 101722265         move    b,y:(r7)+
P:01CE 46F400 030013  3 102022267         move    #196627,y0
P:01D0 4E5F00         2 102222268         move    y0,y:(r7)+
                            22270 
                            22271 ; 151  |                            string_width = GetTextWidthResourceDBCS(RSRC_STRING_YEAR_WIDTH
                                  );
                            22272 
                            22274 L61:
P:01D1 290700         2 102422276         move    #7,b0
P:01D2 595F00         2 102622277         move    b0,y:(r7)+
P:01D3 0BF080 rrrrrr  6 103222279         jsr     FSysPostMessage
P:01D5 3F0700         2 103422280         move    #7,n7
P:01D6 000000         2 103622281         nop
P:01D7 204700         2 103822282         move    (r7)-n7
P:01D8 56F400 000400  3 104122285         move    #$400,a
                            22286 
                            22287 ; 152  |                        }else
                            22288 
P:01DA 0AF080 rrrrrr  6 104722290         jmp     L64
                            22291 
                            22292 ; 153  |                        {       SysPostMessage(5,LCD_PRINT_STRING_RSRC,MENU_ITEM_X_OFFSET,
                                  y_pos,RSRC_STRING_UNKNOWN_YEAR);
                            22293 
                            22295 L62:
P:01DC 045FA0         2 104922298         movec   m0,n7
P:01DD 000000         2 105122299         nop
P:01DE 4E6F00         4 105522300         move    y0,y:(r7+n7)
P:01DF 47F400 0003FF  3 105822303         move    #$3FF,y1
P:01E1 4F5F00         2 106022304         move    y1,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01E2 4E5F00         2 106222306         move    y0,y:(r7)+
P:01E3 20001B         2 106422308         clr     b   
P:01E4 5F5F00         2 106622309         move    b,y:(r7)+
P:01E5 45F400 030007  3 106922311         move    #196615,x1
P:01E7 4D5F00         2 107122312         move    x1,y:(r7)+
                            22314 
                            22315 ; 154  |                            string_width = GetTextWidthResourceDBCS(RSRC_STRING_UNKNOWN_YE
                                  AR);
                            22316 
                            22318 L63:
P:01E8 290500         2 107322320         move    #5,b0
P:01E9 595F00         2 107522321         move    b0,y:(r7)+
P:01EA 0BF080 rrrrrr  6 108122323         jsr     FSysPostMessage
P:01EC 3F0500         2 108322324         move    #5,n7
P:01ED 000000         2 108522325         nop
P:01EE 204700         2 108722326         move    (r7)-n7
P:01EF 56F400 0003FF  3 109022330         move    #$3FF,a
                            22331 
                            22332 ; 155  |            }
                            22333 ; 156  |                }
                            22334 
                            22336 L64:
P:01F1 0BF080 rrrrrr  6 109622338         jsr     FGetTextWidthResourceDBCS
                            22340 
                            22341 ; 157  |        SysPostMessage(6,LCD_CLEAR_RANGE,MENU_ITEM_X_OFFSET+string_width,y_pos,LCD_X_SIZE-
                                  (MENU_ITEM_X_OFFSET+string_width),CHAR_SIZE_Y);                         
                            22342 
P:01F3 57F400 000080  3 109922344         move    #>$80,b
P:01F5 20001C         2 110122345         sub     a,b
P:01F6 46F400 000008  3 110422346         move    #>8,y0
P:01F8 4E5F00         2 110622347         move    y0,y:(r7)+
P:01F9 5D5F00         2 110822349         move    b1,y:(r7)+
P:01FA 77F400 FFFFFD  3 111122351         move    #-3,n7
P:01FC 000000         2 111322352         nop
P:01FD 59EF00         4 111722353         move    y:(r7+n7),b0
P:01FE 595F00         2 111922356         move    b0,y:(r7)+
P:01FF 5C5F00         2 112122359         move    a1,y:(r7)+
P:0200 260300         2 112322362         move    #<3,y0
P:0201 4E5F00         2 112522363         move    y0,y:(r7)+
P:0202 290600         2 112722365         move    #6,b0
P:0203 595F00         2 112922366         move    b0,y:(r7)+
P:0204 0BF080 rrrrrr  6 113522368         jsr     FSysPostMessage
P:0206 3F0600         2 113722369         move    #6,n7
P:0207 000000         2 113922370         nop
P:0208 204700         2 114122371         move    (r7)-n7
P:0209 56F400 000001  3 114422374         move    #>1,a
P:020B 77F400 FFFFFE  3 114722375         move    #-2,n7
P:020D 000000         2 114922376         nop
P:020E 5FEF00         4 115322377         move    y:(r7+n7),b
P:020F 200018         2 115522378         add     a,b
P:0210 21A700         2 115722381         move    b1,y1
P:0211 77F400 FFFFFB  3 116022384 L65:    move    #-5,n7
P:0213 000000         2 116222385         nop
P:0214 4EEF00         4 116622386         move    y:(r7+n7),y0
P:0215 200079         2 116822387         tfr     y1,b
P:0216 20005D         2 117022388         cmp     y0,b
P:0217 0AF0A9 rrrrrr  6 117622389         jlt     L58
                            22390 
                            22391 ; 158  |        }
                            22392 ; 159  |        return 0;
                            22393 
P:0219 200013         2 117822395         clr     a   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22396 
                            22397 ; 160  |}
                            22398 
P:021A 77F400 FFFFF9  3 118122400         move    #-7,n7
P:021C 000000         2 118322401         nop
P:021D 05EF7C         4 118722402         movec   y:(r7+n7),ssh
P:021E 204F00         2 118922404         move    (r7)+n7
P:021F 00000C         4 119322406         rts
                            22413 
                            22414 ; 161  |
                            22415 ; 162  |int _reentrant browsemenu_init(int a, int b, int *pPtr)
                            22416 ; 163  |{
                            22417 
                            22431 Fbrowsemenu_init:
P:0220 055F7C         2 119522432         movec   ssh,y:(r7)+
P:0221 3F0400         2 119722435         move    #4,n7
P:0222 000000         2 119922436         nop
P:0223 204F00         2 120122437         move    (r7)+n7
                            22459 
                            22460 ; 164  |    INT     browse_type;
                            22461 ; 165  |    INT     browse_lv;
                            22462 ; 166  |    INT*    pbrowse_max_lv;
                            22463 ; 167  |    INT*    num_of_item;
                            22464 ; 168  |    BOOL*   bHaveNext;
                            22465 ; 169  |    BROWSEMENU_INIT_ARG_T*  arg;
                            22466 ; 170  |    
                            22467 ; 171  |    a;b;
                            22468 ; 172  |    arg = (BROWSEMENU_INIT_ARG_T*) pPtr;
                            22469 
P:0224 221600         2 120322471         move    r0,r6
                            22473 
                            22474 ; 173  |    browse_type = arg->browse_type;
                            22475 
P:0225 5FE000         2 120522477         move    y:(r0),b
                            22479 
                            22480 ; 174  |    browse_lv = arg->browse_lv;
                            22481 
P:0226 045E15         4 120922483         lua     (r6)+,r5
P:0227 000000         2 121122484         nop
P:0228 4FE500         2 121322485         move    y:(r5),y1
                            22487 
                            22488 ; 175  |    pbrowse_max_lv = arg->pbrowse_max_lv;
                            22489 
P:0229 3E0200         2 121522491         move    #2,n6
P:022A 000000         2 121722492         nop
P:022B 6DEE00         4 122122493         move    y:(r6+n6),r5
                            22495 
                            22496 ; 176  |    num_of_item = arg->num_of_item;
                            22497 
P:022C 3E0300         2 122322499         move    #3,n6
P:022D 000000         2 122522500         nop
P:022E 044E14         4 122922501         lua     (r6)+n6,r4
P:022F 000000         2 123122502         nop
P:0230 69E400         2 123322503         move    y:(r4),r1
                            22505 
                            22506 ; 177  |    bHaveNext = arg->bHaveNext;
                            22507 
P:0231 3E0400         2 123522509         move    #4,n6
P:0232 000000         2 123722510         nop
P:0233 6EEE00         4 124122511         move    y:(r6+n6),r6
                            22514 
                            22515 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22516 ; 179  |        switch (browse_type)
                            22517 
P:0234 21E400         2 124322519         move    b,x0
P:0235 64F40B rrrrrr  3 124622520         tst     b       #L96,r4
P:0237 0AF0AB rrrrrr  6 125222521         jmi     L88
P:0239 46F400 000013  3 125522522         move    #>19,y0
P:023B 21FC5D         2 125722523         cmp     y0,b    b,n4
P:023C 0AF0A7 rrrrrr  6 126322524         jgt     L88
P:023E 07EC94         8 127122525         movem   p:(r4+n4),r4
P:023F 000000         2 127322526         nop
P:0240 0AE480         4 127722527         jmp     (r4)
                            22528 
P:0241 rrrrrr               22529 L96:    dc      L82     ; case 0:
P:0242 rrrrrr               22530         dc      L85     ; case 1:
P:0243 rrrrrr               22531         dc      L85     ; case 2:
P:0244 rrrrrr               22532         dc      L88     ; default:
P:0245 rrrrrr               22533         dc      L85     ; case 4:
P:0246 rrrrrr               22534         dc      L88     ; default:
P:0247 rrrrrr               22535         dc      L88     ; default:
P:0248 rrrrrr               22536         dc      L88     ; default:
P:0249 rrrrrr               22537         dc      L88     ; default:
P:024A rrrrrr               22538         dc      L88     ; default:
P:024B rrrrrr               22539         dc      L88     ; default:
P:024C rrrrrr               22540         dc      L88     ; default:
P:024D rrrrrr               22541         dc      L88     ; default:
P:024E rrrrrr               22542         dc      L88     ; default:
P:024F rrrrrr               22543         dc      L88     ; default:
P:0250 rrrrrr               22544         dc      L88     ; default:
P:0251 rrrrrr               22545         dc      L88     ; default:
P:0252 rrrrrr               22546         dc      L88     ; default:
P:0253 rrrrrr               22547         dc      L87     ; case 18:
P:0254 rrrrrr               22548         dc      L87     ; case 19:
                            22549 
                            22552 
                            22553 ; 180  |        {
                            22554 ; 181  |        case ITEM_ARTIST:
                            22555 ; 182  |                *pbrowse_max_lv = 2;
                            22556 
P:0255 290200         2 127922558 L82:    move    #2,b0
P:0256 596500         2 128122559         move    b0,y:(r5)
                            22561 
                            22562 ; 183  |                break;
                            22563 
P:0257 0AF080 rrrrrr  6 128722565         jmp     L91
                            22566 
                            22567 ; 184  |        case ITEM_ALBUM:
                            22568 ; 185  |                *pbrowse_max_lv = 1;
                            22569 ; 186  |                break;
                            22570 ; 187  |        case ITEM_GENRE:
                            22571 ; 188  |                *pbrowse_max_lv = 1;
                            22572 ; 189  |                break;
                            22573 ; 190  |        case ITEM_YEAR:
                            22574 ; 191  |                *pbrowse_max_lv = 1;
                            22575 
P:0259 290100         2 128922577 L85:    move    #1,b0
P:025A 596500         2 129122578         move    b0,y:(r5)
                            22579 
                            22580 ; 192  |                break;
                            22581 
P:025B 0AF080 rrrrrr  6 129722583         jmp     L91
                            22584 
                            22585 ; 193  |#ifdef _FOLDER_BROWSE_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22586 ; 194  |    case ITEM_INTERNAL:
                            22587 ; 195  |    case ITEM_EXTERNAL:
                            22588 ; 196  |        *pbrowse_max_lv = _MAX_DIR_DEPTH-1;
                            22589 
P:025D 290700         2 129922591 L87:    move    #7,b0
P:025E 596500         2 130122592         move    b0,y:(r5)
                            22593 
                            22594 ; 197  |        break;
                            22595 
P:025F 0AF080 rrrrrr  6 130722597         jmp     L91
                            22598 
                            22599 ; 198  |#endif  // _FOLDER_BROWSE_
                            22600 ; 199  |        default:
                            22601 ; 200  |                *pbrowse_max_lv = 0;
                            22602 
P:0261 20001B         2 130922604 L88:    clr     b   
P:0262 5F6500         2 131122605         move    b,y:(r5)
                            22606 
                            22607 ; 201  |                break;
                            22608 ; 202  |        }
                            22609 
P:0263 77F400 FFFFFC  3 131422611 L91:    move    #-4,n7
P:0265 000000         2 131622612         nop
P:0266 4C6F00         4 132022613         move    x0,y:(r7+n7)
P:0267 77F400 FFFFFD  3 132322616         move    #-3,n7
P:0269 000000         2 132522617         nop
P:026A 6E6F00         4 132922618         move    r6,y:(r7+n7)
                            22621 
                            22622 ; 203  |
                            22623 ; 204  |        SysPostMessage(3,MUSICLIB_BROWSE_SETROOT, (INT*)(num_of_item+browse_lv));
                            22624 
P:026B 20F900         2 133122626         move    y1,n1
P:026C 77F400 FFFFFE  3 133422627         move    #-2,n7
P:026E 000000         2 133622628         nop
P:026F 796F00         4 134022629         move    n1,y:(r7+n7)
P:0270 204900         2 134222630         move    (r1)+n1
P:0271 045FA0         2 134422631         movec   m0,n7
P:0272 000000         2 134622632         nop
P:0273 696F00         4 135022633         move    r1,y:(r7+n7)
P:0274 695F00         2 135222635         move    r1,y:(r7)+
P:0275 260C00         2 135422637         move    #<$C,y0
P:0276 4E5F00         2 135622638         move    y0,y:(r7)+
P:0277 290300         2 135822640         move    #3,b0
P:0278 595F00         2 136022641         move    b0,y:(r7)+
P:0279 0BF080 rrrrrr  6 136622643         jsr     FSysPostMessage
P:027B 3F0300         2 136822644         move    #3,n7
P:027C 000000         2 137022645         nop
P:027D 204700         2 137222646         move    (r7)-n7
                            22652 
                            22653 ; 205  |        SysWaitOnEvent(0,0,0);
                            22654 
P:027E 20001B         2 137422656         clr     b   
P:027F 200013         2 137622657         clr     a   
P:0280 21B000         2 137822658         move    b1,r0
P:0281 0BF080 rrrrrr  6 138422659         jsr     SysWaitOnEvent
                            22660 
                            22661 ; 206  |        //if ((browse_type != ITEM_VOICE) && (browse_type != ITEM_FMREC) && (browse_type !
                                  = ITEM_PHOTO) && (browse_type != ITEM_MVIDEO))
                            22662 ; 207  |        if ((browse_type != ITEM_VOICE) && (browse_type != ITEM_FMREC) && (browse_type != 
                                  ITEM_PHOTO))
                            22663 
P:0283 46F400 00000F  3 138722665         move    #>15,y0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0285 77F400 FFFFFC  3 139022666         move    #-4,n7
P:0287 000000         2 139222667         nop
P:0288 5FEF00         4 139622668         move    y:(r7+n7),b
P:0289 20005D         2 139822669         cmp     y0,b
P:028A 0AF0AA rrrrrr  6 140422672         jeq     L94
P:028C 47F400 000010  3 140722673         move    #>16,y1
P:028E 20007D         2 140922674         cmp     y1,b
P:028F 0AF0AA rrrrrr  6 141522675         jeq     L94
P:0291 46F400 000011  3 141822676         move    #>17,y0
P:0293 20005D         2 142022677         cmp     y0,b
P:0294 0AF0AA rrrrrr  6 142622678         jeq     L94
                            22679 
                            22680 ; 208  |                SysPostMessage(7,MUSICLIB_BROWSE_BROWSEMENU, (INT*)(num_of_item+browse_lv)
                                  , browse_type, 0, (INT*)(&g_iBrowseTotalNum), (INT*)(bHaveNext+browse_lv));
                            22681 
P:0296 77F400 FFFFFE  3 142922683         move    #-2,n7
P:0298 000000         2 143122684         nop
P:0299 7BEF00         4 143522685         move    y:(r7+n7),n3
P:029A 77F400 FFFFFD  3 143822686         move    #-3,n7
P:029C 000000         2 144022687         nop
P:029D 6BEF00         4 144422688         move    y:(r7+n7),r3
P:029E 000000         2 144622689         nop
P:029F 204B00         2 144822690         move    (r3)+n3
P:02A0 200013         2 145022694         clr     a   
P:02A1 6B5F00         2 145222695         move    r3,y:(r7)+
P:02A2 75F400 rrrrrr  3 145522697         move    #Fg_iBrowseTotalNum,n5
P:02A4 7D5F00         2 145722698         move    n5,y:(r7)+
P:02A5 5C5F00         2 145922700         move    a1,y:(r7)+
P:02A6 5F5F00         2 146122702         move    b,y:(r7)+
P:02A7 77F400 FFFFFB  3 146422705         move    #-5,n7
P:02A9 000000         2 146622706         nop
P:02AA 6EEF00         4 147022707         move    y:(r7+n7),r6
P:02AB 6E5F00         2 147222708         move    r6,y:(r7)+
P:02AC 55F400 0C0001  3 147522710         move    #$C0001,b1
P:02AE 5D5F00         2 147722711         move    b1,y:(r7)+
P:02AF 0AF080 rrrrrr  6 148322713         jmp     L95
                            22714 
                            22715 ; 209  |        else
                            22716 ; 210  |                SysPostMessage(7,MUSICLIB_VOICE_BROWSEMENU, (INT*)(num_of_item+browse_lv),
                                   browse_type, 0, (INT*)(&g_iBrowseTotalNum), (INT*)(bHaveNext+browse_lv));
                            22717 
                            22719 L94:
P:02B1 77F400 FFFFFE  3 148622721         move    #-2,n7
P:02B3 000000         2 148822722         nop
P:02B4 7EEF00         4 149222723         move    y:(r7+n7),n6
P:02B5 77F400 FFFFFD  3 149522724         move    #-3,n7
P:02B7 000000         2 149722725         nop
P:02B8 6EEF00         4 150122726         move    y:(r7+n7),r6
P:02B9 000000         2 150322727         nop
P:02BA 204E00         2 150522728         move    (r6)+n6
P:02BB 200013         2 150722732         clr     a   
P:02BC 6E5F00         2 150922733         move    r6,y:(r7)+
P:02BD 74F400 rrrrrr  3 151222735         move    #Fg_iBrowseTotalNum,n4
P:02BF 7C5F00         2 151422736         move    n4,y:(r7)+
P:02C0 5C5F00         2 151622738         move    a1,y:(r7)+
P:02C1 5D5F00         2 151822740         move    b1,y:(r7)+
P:02C2 77F400 FFFFFB  3 152122742         move    #-5,n7
P:02C4 000000         2 152322743         nop
P:02C5 6EEF00         4 152722744         move    y:(r7+n7),r6
P:02C6 6E5F00         2 152922745         move    r6,y:(r7)+
P:02C7 261000         2 153122747         move    #<$10,y0
P:02C8 4E5F00         2 153322748         move    y0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
P:02C9 290700         2 153522750 L95:    move    #7,b0
P:02CA 595F00         2 153722751         move    b0,y:(r7)+
P:02CB 0BF080 rrrrrr  6 154322753         jsr     FSysPostMessage
P:02CD 3F0700         2 154522754         move    #7,n7
P:02CE 000000         2 154722755         nop
P:02CF 204700         2 154922756         move    (r7)-n7
                            22758 
                            22759 ; 211  |
                            22760 ; 212  |        SysWaitOnEvent(0,0,0);
                            22761 
P:02D0 200013         2 155122763         clr     a   
P:02D1 20001B         2 155322764         clr     b   
P:02D2 300000         2 155522765         move    #0,r0
P:02D3 0BF080 rrrrrr  6 156122766         jsr     SysWaitOnEvent
                            22767 
                            22768 ; 213  |        return 0;
                            22769 
P:02D5 200013         2 156322771         clr     a   
P:02D6 218E00         2 156522772         move    a1,a
                            22773 
                            22774 ; 214  |}
                            22775 
P:02D7 77F400 FFFFFB  3 156822777         move    #-5,n7
P:02D9 000000         2 157022778         nop
P:02DA 05EF7C         4 157422779         movec   y:(r7+n7),ssh
P:02DB 204F00         2 157622781         move    (r7)+n7
P:02DC 00000C         4 158022783         rts
                            22862 
                            22863         extern  SysCallFunction, SysWaitOnEvent, FGetTextWidthResourceDBCS
                            22864         extern  FHandlePlayerStateMachine, FSysPostMessage
                            22865         extern  FUpdateAutoShutdownTimer, y:FgEventInfo, y:Fg_MenuFlags
                            22866         extern  y:Fg_iBrowseTotalNum
                            22867 
                            22868         global  Fbrowsemenu_init, Fdisplay_year_list, Fon_the_fly_submenu
                            22869 
                            22870         local   L27, L28, L29, L30, L32, L35, L37, L39, L53, L54, L56, L57
                            22871         local   L58, L59, L60, L61, L62, L63, L64, L65, L82, L85, L87, L88
                            22872         local   L91, L94, L95, L96
                            22873 
                            22874         calls   "browsemenu_init", "SysPostMessage", "SysWaitOnEvent"
                            22875         calls   "display_year_list", "GetTextWidthResourceDBCS"
                            22876         calls   "display_year_list", "SysPostMessage"
                            22877         calls   "on_the_fly_submenu", "SysCallFunction", "SysPostMessage"
                            22878         calls   "on_the_fly_submenu", "SysWaitOnEvent"
                            22879         calls   "on_the_fly_submenu", "UpdateAutoShutdownTimer"
                            22880 
