always @(posedge clk or negedge reset) begin
  if (reset)
    z <= 1'b0;
  else if ((A == B))
    z <= 1'b1;
  else
    z <= 1'b0;
end

reg [1:0] A;
reg [1:0] B;
reg z;

initial
  // Reset the circuit at time 0
  reset = 1'b1;
  #1 reset = 1'b0;

assign A = A;
assign B = B;

endmodule