mov $2,$0
mul $0,0  ; clear $0
mov $1,$2
mov $2,0  ; clear $2
mul $1,0  ; clear $1
; at this point none registers are live