// Seed: 1079520711
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  tri  id_5;
  id_6 :
  assert property (@(posedge id_2) id_4)
  else $display(id_4);
  assign id_3 = 1;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @* begin
    id_1 <= "";
  end
  wire id_7;
  module_0(
      id_5, id_6, id_7
  );
  tri0 id_8 = 1'd0 ? id_5 : 1;
  wor  id_9 = id_9;
  wire id_10;
  assign id_9 = 1;
endmodule
