<profile>

<section name = "Vitis HLS Report for 'lab4_z2'" level="0">
<item name = "Date">Sun Oct 22 02:36:54 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab4_z2</item>
<item name = "Solution">sol5 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">14.00 ns, 12.774 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.938 us, 0.938 us, 34, 34, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_Loop1_proc_U0">Loop_Loop1_proc, 33, 33, 0.462 us, 0.462 us, 33, 33, no</column>
<column name="Loop_Loop2_proc_U0">Loop_Loop2_proc, 33, 33, 0.462 us, 0.462 us, 33, 33, no</column>
<column name="Loop_Loop3_proc_U0">Loop_Loop3_proc, 33, 33, 0.462 us, 0.462 us, 33, 33, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 42, 261, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 10, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Loop_Loop1_proc_U0">Loop_Loop1_proc, 0, 3, 14, 81, 0</column>
<column name="Loop_Loop2_proc_U0">Loop_Loop2_proc, 0, 1, 14, 81, 0</column>
<column name="Loop_Loop3_proc_U0">Loop_Loop3_proc, 0, 0, 14, 99, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tempA1_U">tempA1_RAM_AUTO_1R1W, 1, 0, 0, 0, 16, 32, 1, 512</column>
<column name="tempA2_U">tempA1_RAM_AUTO_1R1W, 1, 0, 0, 0, 16, 32, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_Loop1_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tempA1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tempA2">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tempA1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tempA2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_tempA1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tempA2">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_tempA1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tempA2">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab4_z2, return value</column>
<column name="data_in_address0">out, 4, ap_memory, data_in, array</column>
<column name="data_in_ce0">out, 1, ap_memory, data_in, array</column>
<column name="data_in_d0">out, 32, ap_memory, data_in, array</column>
<column name="data_in_q0">in, 32, ap_memory, data_in, array</column>
<column name="data_in_we0">out, 1, ap_memory, data_in, array</column>
<column name="data_in_address1">out, 4, ap_memory, data_in, array</column>
<column name="data_in_ce1">out, 1, ap_memory, data_in, array</column>
<column name="data_in_d1">out, 32, ap_memory, data_in, array</column>
<column name="data_in_q1">in, 32, ap_memory, data_in, array</column>
<column name="data_in_we1">out, 1, ap_memory, data_in, array</column>
<column name="scale">in, 32, ap_none, scale, scalar</column>
<column name="data_out1_address0">out, 4, ap_memory, data_out1, array</column>
<column name="data_out1_ce0">out, 1, ap_memory, data_out1, array</column>
<column name="data_out1_d0">out, 32, ap_memory, data_out1, array</column>
<column name="data_out1_q0">in, 32, ap_memory, data_out1, array</column>
<column name="data_out1_we0">out, 1, ap_memory, data_out1, array</column>
<column name="data_out1_address1">out, 4, ap_memory, data_out1, array</column>
<column name="data_out1_ce1">out, 1, ap_memory, data_out1, array</column>
<column name="data_out1_d1">out, 32, ap_memory, data_out1, array</column>
<column name="data_out1_q1">in, 32, ap_memory, data_out1, array</column>
<column name="data_out1_we1">out, 1, ap_memory, data_out1, array</column>
<column name="data_out2_address0">out, 4, ap_memory, data_out2, array</column>
<column name="data_out2_ce0">out, 1, ap_memory, data_out2, array</column>
<column name="data_out2_d0">out, 32, ap_memory, data_out2, array</column>
<column name="data_out2_q0">in, 32, ap_memory, data_out2, array</column>
<column name="data_out2_we0">out, 1, ap_memory, data_out2, array</column>
<column name="data_out2_address1">out, 4, ap_memory, data_out2, array</column>
<column name="data_out2_ce1">out, 1, ap_memory, data_out2, array</column>
<column name="data_out2_d1">out, 32, ap_memory, data_out2, array</column>
<column name="data_out2_q1">in, 32, ap_memory, data_out2, array</column>
<column name="data_out2_we1">out, 1, ap_memory, data_out2, array</column>
</table>
</item>
</section>
</profile>
