;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	JMN @10, 30
	SPL 0, <-2
	MOV -1, <-26
	SPL 0, <-2
	SUB <0, @2
	ADD 130, 9
	SPL 0, #167
	MOV -7, <-120
	SUB -50, @12
	MOV -1, <-26
	SUB @-121, @-100
	SUB @-121, @-100
	MOV @121, 106
	SUB -207, <-120
	SUB @-127, 100
	SUB 10, 10
	SUB <0, @2
	ADD 10, 30
	ADD 210, 60
	ADD -1, <-20
	SUB #127, 106
	SPL <-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB #127, 106
	JMP <121, 106
	SUB @0, @2
	MOV #0, @0
	SLT 130, 9
	SUB @13, 0
	CMP #10, 90
	SUB <105, -101
	SUB #72, @207
	SUB #72, @207
	SUB #72, @207
	SPL 0, <-1
	MOV -207, <-120
	SPL 0, <-1
	MOV -207, <-120
	ADD -1, <-20
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	MOV -7, <-20
