0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1579235537,verilog,,,,glbl,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/pc_mem_sim.v,1579637101,verilog,,,,pc_mem_sim,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,1579632690,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v,,ProgramCounter,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v,1579235538,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v,,ProgramCounter_Mem,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v,1579235538,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v,,cntr_up_clr_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v,1579235538,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v,,mux_4t1_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/officer_mem.sv,1579235538,systemVerilog,,,,OTTER_mem_byte,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v,1579235538,verilog,,,,rca_nb,,,,,,,,
