<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pa" timeStamp="Tue Mar 20 15:44:03 2018">
<section name="Project Information" visible="false">
<property name="ProjectID" value="43e421c56ea24253a9d48a4abc8b1359" type="ProjectID"/>
<property name="ProjectIteration" value="1" type="ProjectIteration"/>
</section>
<section name="PlanAhead Usage" visible="true">
<item name="Project Data">
<property name="SrcSetCount" value="1" type="SrcSetCount"/>
<property name="ConstraintSetCount" value="1" type="ConstraintSetCount"/>
<property name="DesignMode" value="RTL" type="DesignMode"/>
<property name="SynthesisStrategy" value="Vivado Synthesis Defaults" type="SynthesisStrategy"/>
<property name="ImplStrategy" value="Vivado Implementation Defaults" type="ImplStrategy"/>
</item>
<item name="Java Command Handlers">
<property name="CustomizeCore" value="5" type="JavaHandler"/>
<property name="NewIPLocationHandler" value="1" type="JavaHandler"/>
</item>
<item name="Gui Resources Info">
<property name="Component Name, xilinx_dual_port_2_clock_ram" value="2" type="GuiResourceData"/>
<property name="Defines the PortA Write Width(DINA" value="3" type="GuiResourceData"/>
<property name="ECC Type (ecctype" value="2" type="GuiResourceData"/>
<property name="Enable Port Type (Enable_A" value="2" type="GuiResourceData"/>
<property name="Enable Port Type (Enable_B" value="4" type="GuiResourceData"/>
<property name="Memory Type (Memory_Type" value="4" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.3, 19, Block Memory Generator, 0, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.3, 19, Block Memory Generator, 0, true, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.3, 20, Block Memory Generator, 0, true" value="4" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.3, 20, Block Memory Generator, 0, true, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Distributed Memory Generator ;  ; Production ; Included ; xilinx.com:ip:dist_mem_gen:8.0, 18" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Distributed Memory Generator ;  ; Production ; Included ; xilinx.com:ip:dist_mem_gen:8.0, 18, Distributed Memory Generator, 0, true" value="4" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Distributed Memory Generator ;  ; Production ; Included ; xilinx.com:ip:dist_mem_gen:8.0, 18, Distributed Memory Generator, 0, true, false, false, false, false, true" value="2" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, FIFO Generator ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:fifo_generator:13.1, 16, FIFO Generator, 0, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, FIFO Generator ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:fifo_generator:13.1, 16, FIFO Generator, 0, true, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, FIFOs ;  ;  ;  ; , 15" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Memory Interface Generators ;  ;  ;  ; , 16, Memory Interface Generators, 0, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Partial Reconfiguration ;  ;  ;  ; , 21, Partial Reconfiguration, 0, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs  BRAM ;  ;  ;  ; , 18" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs  BRAM ;  ;  ;  ; , 18, RAMs  ROMs  BRAM, 0, false, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs  BRAM ;  ;  ;  ; , 18, RAMs  ROMs  BRAM, 0, true" value="2" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs ;  ;  ;  ; , 17" value="3" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs ;  ;  ;  ; , 17, RAMs  ROMs, 0, true" value="1" type="GuiResourceData"/>
<property name="PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, Generate" value="1" type="GuiResourceData"/>
<property name="RDIResource.BaseDialog_OK, OK" value="1" type="GuiResourceData"/>
<property name="Write Depth, 512" value="2" type="GuiResourceData"/>
<property name="Write Width (Write_Width_B" value="3" type="GuiResourceData"/>
</item>
<item name="Other">
<property name="GuiMode" value="229" type="GuiMode"/>
<property name="BatchMode" value="0" type="BatchMode"/>
<property name="TclMode" value="180" type="TclMode"/>
</item>
</section>
</application>
</document>
