* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 12 2025 19:37:55

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP  --package  TQ144  --outdir  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc  --dst_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U111_TOP
Used Logic Cell: 239/3520
Used Logic Tile: 129/440
Used IO Cell:    95/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK40
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 clk40_in CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_PAD)
Driver Position: (12, 21, 1)
Fanout to FF: 100
Fanout to Tile: 33


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 1 0 3 1 2 0 1 1 4 0 0 0 0 0 1 0 0 0 0 0   
19|   1 0 0 0 1 1 1 1 0 0 0 1 2 1 0 0 0 1 1 0 0 0 1 0   
18|   0 0 1 0 1 1 1 0 0 0 1 3 1 1 1 0 1 0 0 1 0 0 0 0   
17|   0 0 0 0 2 0 0 0 1 2 1 1 0 0 0 0 1 2 0 0 0 0 0 0   
16|   1 0 0 0 1 2 1 0 3 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0   
15|   0 1 2 0 0 0 0 0 6 8 7 3 1 1 0 0 0 0 0 1 0 1 0 0   
14|   1 0 0 0 0 2 2 0 6 1 1 6 6 4 0 3 0 2 0 0 0 0 1 0   
13|   0 1 0 0 0 0 1 0 8 1 5 8 1 1 0 0 0 0 0 0 0 0 0 0   
12|   0 1 0 0 0 0 2 0 2 5 6 7 3 1 1 0 0 0 0 0 0 1 0 0   
11|   2 0 1 0 1 0 1 0 0 2 1 0 1 1 0 1 0 0 0 2 0 0 0 0   
10|   1 0 0 0 0 0 0 2 1 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0   
 9|   0 0 0 0 0 0 1 0 0 1 0 1 1 0 0 0 0 0 0 1 0 0 0 0   
 8|   0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 1 3 0 1 0 0 0 1 0 0 0 0 0 0 0 1   
 6|   1 0 1 0 1 0 0 1 0 3 0 0 0 0 0 0 1 0 3 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 1.85

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  3  0  4  3  5  0  1  3 10  0  0  0  0  0  3  0  0  0  0  0    
19|     1  0  0  0  1  1  1  1  0  0  0  2  5  3  0  0  0  3  3  0  0  0  1  0    
18|     0  0  1  0  3  1  1  0  0  0  1  6  3  3  1  0  1  0  0  1  0  0  0  0    
17|     0  0  0  0  2  0  0  0  1  2  2  3  0  0  0  0  1  2  0  0  0  0  0  0    
16|     1  0  0  0  3  4  1  0  2  2  2  3  0  1  0  0  0  0  0  0  0  0  0  0    
15|     0  1  2  0  0  0  0  0  2  2  2  5  3  3  0  0  0  0  0  1  0  1  0  0    
14|     1  0  0  0  0  4  2  0  2  3  4  6  6  2  0  2  0  2  0  0  0  0  1  0    
13|     0  1  0  0  0  0  3  0  2  1 10 20  1  3  0  0  0  0  0  0  0  0  0  0    
12|     0  1  0  0  0  0  4  0  5 15 15 14  3  3  1  0  0  0  0  0  0  1  0  0    
11|     3  0  1  0  2  0  1  0  0  2  2  0  3  1  0  3  0  0  0  2  0  0  0  0    
10|     1  0  0  0  0  0  0  5  1  2  0  0  0  0  0  0  0  3  0  1  0  0  0  0    
 9|     0  0  0  0  0  0  1  0  0  1  0  4  3  0  0  0  0  0  0  1  0  0  0  0    
 8|     0  0  0  0  0  1  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  3  2  0  3  0  0  0  1  0  0  0  0  0  0  0  1    
 6|     1  0  1  0  3  0  0  3  0  2  0  0  0  0  0  0  1  0  3  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  4  5  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  3  0  3  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  3  0  0  0  0  0  0  0  1  0  0  0  0  0  1  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 20
Average number of input nets per logic tile: 2.78

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  3  0  4  3  6  0  1  3 12  0  0  0  0  0  3  0  0  0  0  0    
19|     1  0  0  0  1  1  1  1  0  0  0  2  6  3  0  0  0  3  3  0  0  0  1  0    
18|     0  0  1  0  3  1  1  0  0  0  1  7  3  3  1  0  1  0  0  1  0  0  0  0    
17|     0  0  0  0  2  0  0  0  1  4  2  3  0  0  0  0  1  2  0  0  0  0  0  0    
16|     1  0  0  0  3  4  1  0  6  4  2  3  0  1  0  0  0  0  0  0  0  0  0  0    
15|     0  1  2  0  0  0  0  0 12 16 14  5  3  3  0  0  0  0  0  1  0  1  0  0    
14|     1  0  0  0  0  4  4  0 12  3  4  6  6  8  0  6  0  2  0  0  0  0  1  0    
13|     0  1  0  0  0  0  3  0 16  1 17 29  1  3  0  0  0  0  0  0  0  0  0  0    
12|     0  1  0  0  0  0  4  0  5 19 19 20  3  3  1  0  0  0  0  0  0  1  0  0    
11|     3  0  1  0  2  0  1  0  0  4  2  0  3  1  0  3  0  0  0  2  0  0  0  0    
10|     1  0  0  0  0  0  0  6  1  2  0  0  0  0  0  0  0  3  0  1  0  0  0  0    
 9|     0  0  0  0  0  0  1  0  0  1  0  4  3  0  0  0  0  0  0  1  0  0  0  0    
 8|     0  0  0  0  0  1  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  3  6  0  3  0  0  0  1  0  0  0  0  0  0  0  1    
 6|     1  0  1  0  3  0  0  3  0  6  0  0  0  0  0  0  1  0  3  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  4  6  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  3  0  3  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  4  0  0  0  0  0  0  0  1  0  0  0  0  0  1  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 29
Average number of input pins per logic tile: 3.78

***** Run Time Info *****
Run Time:  0
