JDF B
// Created by Version 2.0 
PROJECT counter
DESIGN counter Normal
DEVKIT LC4032V-10T44I
ENTRY ABEL/Schematic
MODULE ..\CatherineZhengEE10\Set 3\addsub.abl
MODSTYLE addsub Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE addsub
