
embedded_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b08  0800eff8  0800eff8  0000fff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb00  0800fb00  0001106c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fb00  0800fb00  00010b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb08  0800fb08  0001106c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fb08  0800fb08  00010b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fb0c  0800fb0c  00010b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800fb10  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013a0  2000006c  0800fb7c  0001106c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000140c  0800fb7c  0001140c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001106c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e58a  00000000  00000000  0001109c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a44  00000000  00000000  0002f626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c28  00000000  00000000  00034070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015df  00000000  00000000  00035c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ca38  00000000  00000000  00037277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000277c2  00000000  00000000  00063caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcb9d  00000000  00000000  0008b471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018800e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084e4  00000000  00000000  00188054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00190538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800efdc 	.word	0x0800efdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800efdc 	.word	0x0800efdc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <getTimer3Instance>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* USER CODE BEGIN PV */
TIM_TypeDef getTimer3Instance()
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  return *htim3.Instance;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <getTimer3Instance+0x24>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	2368      	movs	r3, #104	@ 0x68
 8000f88:	461a      	mov	r2, r3
 8000f8a:	f00b ffee 	bl	800cf6a <memcpy>
}
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000330 	.word	0x20000330

08000f9c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == dial_btn_Pin)
 8000fa6:	88fb      	ldrh	r3, [r7, #6]
 8000fa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fac:	d109      	bne.n	8000fc2 <HAL_GPIO_EXTI_Callback+0x26>
  {

    onRotaryPress(HAL_GPIO_ReadPin(dial_btn_GPIO_Port, dial_btn_Pin));
 8000fae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fb2:	4808      	ldr	r0, [pc, #32]	@ (8000fd4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000fb4:	f002 fb9a 	bl	80036ec <HAL_GPIO_ReadPin>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f00b fa14 	bl	800c3e8 <onRotaryPress>
  }
  else if (GPIO_Pin == flow_sensor_Pin) // Flow sensor on PC3
  {
    onFlowPulse();
  }
}
 8000fc0:	e004      	b.n	8000fcc <HAL_GPIO_EXTI_Callback+0x30>
  else if (GPIO_Pin == flow_sensor_Pin) // Flow sensor on PC3
 8000fc2:	88fb      	ldrh	r3, [r7, #6]
 8000fc4:	2b08      	cmp	r3, #8
 8000fc6:	d101      	bne.n	8000fcc <HAL_GPIO_EXTI_Callback+0x30>
    onFlowPulse();
 8000fc8:	f00a fae2 	bl	800b590 <onFlowPulse>
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	48000800 	.word	0x48000800

08000fd8 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  // Called on CC1/CC2 edges (i.e., every count change in encoder mode)
  if (htim->Instance == TIM3)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <HAL_TIM_IC_CaptureCallback+0x44>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d114      	bne.n	8001014 <HAL_TIM_IC_CaptureCallback+0x3c>
  {
    // Read count and direction
    int16_t cnt = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	81fb      	strh	r3, [r7, #14]
    uint32_t down = __HAL_TIM_IS_TIM_COUNTING_DOWN(htim); // 0=cw, 1=ccw
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0310 	and.w	r3, r3, #16
 8000ffc:	2b10      	cmp	r3, #16
 8000ffe:	bf0c      	ite	eq
 8001000:	2301      	moveq	r3, #1
 8001002:	2300      	movne	r3, #0
 8001004:	b2db      	uxtb	r3, r3
 8001006:	60bb      	str	r3, [r7, #8]

    // TODO: your handler
    // Example: call a user function to react to step
    onRotate(cnt, down);
 8001008:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800100c:	68b9      	ldr	r1, [r7, #8]
 800100e:	4618      	mov	r0, r3
 8001010:	f00b f972 	bl	800c2f8 <onRotate>
  }
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40000400 	.word	0x40000400

08001020 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a0e      	ldr	r2, [pc, #56]	@ (8001068 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d10c      	bne.n	800104c <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    onWrap(__HAL_TIM_IS_TIM_COUNTING_DOWN(htim));
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0310 	and.w	r3, r3, #16
 800103c:	2b10      	cmp	r3, #16
 800103e:	bf0c      	ite	eq
 8001040:	2301      	moveq	r3, #1
 8001042:	2300      	movne	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f00b f9a6 	bl	800c398 <onWrap>
    // handle wrap-around if you care
  }
  if (htim->Instance == TIM2)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001054:	d103      	bne.n	800105e <HAL_TIM_PeriodElapsedCallback+0x3e>
  {
    // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    LCD_TIM_2_Callback(); // from src/lcd.c - drives the LCD state machine
 8001056:	f00a fad5 	bl	800b604 <LCD_TIM_2_Callback>
    Delay_TIM_2_Callback();
 800105a:	f00a f8fd 	bl	800b258 <Delay_TIM_2_Callback>
  }
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40000400 	.word	0x40000400

0800106c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, unsigned char *buf, int len)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d002      	beq.n	8001084 <_write+0x18>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d107      	bne.n	8001094 <_write+0x28>
  {                                            // stdout or stderr ?
    HAL_UART_Transmit(&huart2, buf, len, 999); // Print to the UART
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	b29a      	uxth	r2, r3
 8001088:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800108c:	68b9      	ldr	r1, [r7, #8]
 800108e:	4804      	ldr	r0, [pc, #16]	@ (80010a0 <_write+0x34>)
 8001090:	f006 f936 	bl	8007300 <HAL_UART_Transmit>
  }
  return len;
 8001094:	687b      	ldr	r3, [r7, #4]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000037c 	.word	0x2000037c

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a8:	f001 fdcc 	bl	8002c44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ac:	f000 f826 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b0:	f000 faee 	bl	8001690 <MX_GPIO_Init>
  MX_DMA_Init();
 80010b4:	f000 fac6 	bl	8001644 <MX_DMA_Init>
  MX_TIM1_Init();
 80010b8:	f000 f96c 	bl	8001394 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010bc:	f000 f9be 	bl	800143c <MX_TIM2_Init>
  MX_TIM3_Init();
 80010c0:	f000 fa0a 	bl	80014d8 <MX_TIM3_Init>
  MX_SPI2_Init();
 80010c4:	f000 f8ea 	bl	800129c <MX_SPI2_Init>
  MX_SPI3_Init();
 80010c8:	f000 f926 	bl	8001318 <MX_SPI3_Init>
  MX_SPI1_Init();
 80010cc:	f000 f8a8 	bl	8001220 <MX_SPI1_Init>
  MX_I2C1_Init();
 80010d0:	f000 f866 	bl	80011a0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80010d4:	f000 fa86 	bl	80015e4 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80010d8:	f000 fa54 	bl	8001584 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80010dc:	4805      	ldr	r0, [pc, #20]	@ (80010f4 <main+0x50>)
 80010de:	f005 fb03 	bl	80066e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80010e2:	213c      	movs	r1, #60	@ 0x3c
 80010e4:	4804      	ldr	r0, [pc, #16]	@ (80010f8 <main+0x54>)
 80010e6:	f005 fc15 	bl	8006914 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  run();
 80010ea:	f00b fa09 	bl	800c500 <run>
 80010ee:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200002e4 	.word	0x200002e4
 80010f8:	20000330 	.word	0x20000330

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b096      	sub	sp, #88	@ 0x58
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	2244      	movs	r2, #68	@ 0x44
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f00b fea2 	bl	800ce54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	463b      	mov	r3, r7
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800111e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001122:	f002 fc6b 	bl	80039fc <HAL_PWREx_ControlVoltageScaling>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800112c:	f000 fc20 	bl	8001970 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001130:	2302      	movs	r3, #2
 8001132:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001134:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001138:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800113a:	2310      	movs	r3, #16
 800113c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113e:	2302      	movs	r3, #2
 8001140:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001142:	2302      	movs	r3, #2
 8001144:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001146:	2301      	movs	r3, #1
 8001148:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800114a:	230a      	movs	r3, #10
 800114c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800114e:	2307      	movs	r3, #7
 8001150:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001152:	2302      	movs	r3, #2
 8001154:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001156:	2302      	movs	r3, #2
 8001158:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4618      	mov	r0, r3
 8001160:	f002 fca2 	bl	8003aa8 <HAL_RCC_OscConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800116a:	f000 fc01 	bl	8001970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116e:	230f      	movs	r3, #15
 8001170:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001172:	2303      	movs	r3, #3
 8001174:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 800117e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001182:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	2104      	movs	r1, #4
 8001188:	4618      	mov	r0, r3
 800118a:	f003 f869 	bl	8004260 <HAL_RCC_ClockConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001194:	f000 fbec 	bl	8001970 <Error_Handler>
  }
}
 8001198:	bf00      	nop
 800119a:	3758      	adds	r7, #88	@ 0x58
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001218 <MX_I2C1_Init+0x78>)
 80011a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ac:	4a1b      	ldr	r2, [pc, #108]	@ (800121c <MX_I2C1_Init+0x7c>)
 80011ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011c2:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011da:	480e      	ldr	r0, [pc, #56]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011dc:	f002 face 	bl	800377c <HAL_I2C_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011e6:	f000 fbc3 	bl	8001970 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4809      	ldr	r0, [pc, #36]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ee:	f002 fb60 	bl	80038b2 <HAL_I2CEx_ConfigAnalogFilter>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011f8:	f000 fbba 	bl	8001970 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011fc:	2100      	movs	r1, #0
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <MX_I2C1_Init+0x74>)
 8001200:	f002 fba2 	bl	8003948 <HAL_I2CEx_ConfigDigitalFilter>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800120a:	f000 fbb1 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000088 	.word	0x20000088
 8001218:	40005400 	.word	0x40005400
 800121c:	10d19ce4 	.word	0x10d19ce4

08001220 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001224:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001226:	4a1c      	ldr	r2, [pc, #112]	@ (8001298 <MX_SPI1_Init+0x78>)
 8001228:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800122a:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <MX_SPI1_Init+0x74>)
 800122c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001230:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001238:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <MX_SPI1_Init+0x74>)
 800123a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800123e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001240:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001242:	2200      	movs	r2, #0
 8001244:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001246:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_SPI1_Init+0x74>)
 800124e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001252:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001256:	2238      	movs	r2, #56	@ 0x38
 8001258:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800125a:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <MX_SPI1_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001260:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001266:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001268:	2200      	movs	r2, #0
 800126a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800126c:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <MX_SPI1_Init+0x74>)
 800126e:	2207      	movs	r2, #7
 8001270:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001272:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001278:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <MX_SPI1_Init+0x74>)
 800127a:	2208      	movs	r2, #8
 800127c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	@ (8001294 <MX_SPI1_Init+0x74>)
 8001280:	f003 fece 	bl	8005020 <HAL_SPI_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800128a:	f000 fb71 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200000dc 	.word	0x200000dc
 8001298:	40013000 	.word	0x40013000

0800129c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001314 <MX_SPI2_Init+0x78>)
 80012a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012ae:	4b18      	ldr	r3, [pc, #96]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80012b4:	4b16      	ldr	r3, [pc, #88]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012b6:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80012ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012bc:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012c2:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012c8:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012e8:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012ea:	2207      	movs	r2, #7
 80012ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ee:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012f6:	2208      	movs	r2, #8
 80012f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012fa:	4805      	ldr	r0, [pc, #20]	@ (8001310 <MX_SPI2_Init+0x74>)
 80012fc:	f003 fe90 	bl	8005020 <HAL_SPI_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001306:	f000 fb33 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000140 	.word	0x20000140
 8001314:	40003800 	.word	0x40003800

08001318 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <MX_SPI3_Init+0x74>)
 800131e:	4a1c      	ldr	r2, [pc, #112]	@ (8001390 <MX_SPI3_Init+0x78>)
 8001320:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <MX_SPI3_Init+0x74>)
 8001324:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001328:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800132a:	4b18      	ldr	r3, [pc, #96]	@ (800138c <MX_SPI3_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001330:	4b16      	ldr	r3, [pc, #88]	@ (800138c <MX_SPI3_Init+0x74>)
 8001332:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001336:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001338:	4b14      	ldr	r3, [pc, #80]	@ (800138c <MX_SPI3_Init+0x74>)
 800133a:	2200      	movs	r2, #0
 800133c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800133e:	4b13      	ldr	r3, [pc, #76]	@ (800138c <MX_SPI3_Init+0x74>)
 8001340:	2200      	movs	r2, #0
 8001342:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <MX_SPI3_Init+0x74>)
 8001346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800134a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800134c:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <MX_SPI3_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001352:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <MX_SPI3_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_SPI3_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800135e:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <MX_SPI3_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001364:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_SPI3_Init+0x74>)
 8001366:	2207      	movs	r2, #7
 8001368:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800136a:	4b08      	ldr	r3, [pc, #32]	@ (800138c <MX_SPI3_Init+0x74>)
 800136c:	2200      	movs	r2, #0
 800136e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_SPI3_Init+0x74>)
 8001372:	2208      	movs	r2, #8
 8001374:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001376:	4805      	ldr	r0, [pc, #20]	@ (800138c <MX_SPI3_Init+0x74>)
 8001378:	f003 fe52 	bl	8005020 <HAL_SPI_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001382:	f000 faf5 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200001a4 	.word	0x200001a4
 8001390:	40003c00 	.word	0x40003c00

08001394 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139a:	f107 0310 	add.w	r3, r7, #16
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013b2:	4b20      	ldr	r3, [pc, #128]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013b4:	4a20      	ldr	r2, [pc, #128]	@ (8001438 <MX_TIM1_Init+0xa4>)
 80013b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4999;
 80013b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013ba:	f241 3287 	movw	r2, #4999	@ 0x1387
 80013be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 80013c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013cc:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013d2:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d8:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013de:	4815      	ldr	r0, [pc, #84]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013e0:	f005 f92a 	bl	8006638 <HAL_TIM_Base_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80013ea:	f000 fac1 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	4619      	mov	r1, r3
 80013fa:	480e      	ldr	r0, [pc, #56]	@ (8001434 <MX_TIM1_Init+0xa0>)
 80013fc:	f005 fc3f 	bl	8006c7e <HAL_TIM_ConfigClockSource>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001406:	f000 fab3 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4619      	mov	r1, r3
 800141a:	4806      	ldr	r0, [pc, #24]	@ (8001434 <MX_TIM1_Init+0xa0>)
 800141c:	f005 fe7c 	bl	8007118 <HAL_TIMEx_MasterConfigSynchronization>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001426:	f000 faa3 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000298 	.word	0x20000298
 8001438:	40012c00 	.word	0x40012c00

0800143c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800145a:	4b1e      	ldr	r3, [pc, #120]	@ (80014d4 <MX_TIM2_Init+0x98>)
 800145c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001460:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001462:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <MX_TIM2_Init+0x98>)
 8001464:	2201      	movs	r2, #1
 8001466:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001468:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <MX_TIM2_Init+0x98>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 800146e:	4b19      	ldr	r3, [pc, #100]	@ (80014d4 <MX_TIM2_Init+0x98>)
 8001470:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001474:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001476:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <MX_TIM2_Init+0x98>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147c:	4b15      	ldr	r3, [pc, #84]	@ (80014d4 <MX_TIM2_Init+0x98>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001482:	4814      	ldr	r0, [pc, #80]	@ (80014d4 <MX_TIM2_Init+0x98>)
 8001484:	f005 f8d8 	bl	8006638 <HAL_TIM_Base_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800148e:	f000 fa6f 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001492:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001496:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001498:	f107 0310 	add.w	r3, r7, #16
 800149c:	4619      	mov	r1, r3
 800149e:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <MX_TIM2_Init+0x98>)
 80014a0:	f005 fbed 	bl	8006c7e <HAL_TIM_ConfigClockSource>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80014aa:	f000 fa61 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	4619      	mov	r1, r3
 80014ba:	4806      	ldr	r0, [pc, #24]	@ (80014d4 <MX_TIM2_Init+0x98>)
 80014bc:	f005 fe2c 	bl	8007118 <HAL_TIMEx_MasterConfigSynchronization>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80014c6:	f000 fa53 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	3720      	adds	r7, #32
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200002e4 	.word	0x200002e4

080014d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08c      	sub	sp, #48	@ 0x30
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014de:	f107 030c 	add.w	r3, r7, #12
 80014e2:	2224      	movs	r2, #36	@ 0x24
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f00b fcb4 	bl	800ce54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ec:	463b      	mov	r3, r7
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014f6:	4b21      	ldr	r3, [pc, #132]	@ (800157c <MX_TIM3_Init+0xa4>)
 80014f8:	4a21      	ldr	r2, [pc, #132]	@ (8001580 <MX_TIM3_Init+0xa8>)
 80014fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014fc:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <MX_TIM3_Init+0xa4>)
 80014fe:	2200      	movs	r2, #0
 8001500:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001502:	4b1e      	ldr	r3, [pc, #120]	@ (800157c <MX_TIM3_Init+0xa4>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001508:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <MX_TIM3_Init+0xa4>)
 800150a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800150e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001510:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_TIM3_Init+0xa4>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001516:	4b19      	ldr	r3, [pc, #100]	@ (800157c <MX_TIM3_Init+0xa4>)
 8001518:	2280      	movs	r2, #128	@ 0x80
 800151a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800151c:	2303      	movs	r3, #3
 800151e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001520:	2300      	movs	r3, #0
 8001522:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001524:	2301      	movs	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001530:	2300      	movs	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001534:	2301      	movs	r3, #1
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800153c:	230a      	movs	r3, #10
 800153e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	4619      	mov	r1, r3
 8001546:	480d      	ldr	r0, [pc, #52]	@ (800157c <MX_TIM3_Init+0xa4>)
 8001548:	f005 f93e 	bl	80067c8 <HAL_TIM_Encoder_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001552:	f000 fa0d 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800155e:	463b      	mov	r3, r7
 8001560:	4619      	mov	r1, r3
 8001562:	4806      	ldr	r0, [pc, #24]	@ (800157c <MX_TIM3_Init+0xa4>)
 8001564:	f005 fdd8 	bl	8007118 <HAL_TIMEx_MasterConfigSynchronization>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800156e:	f000 f9ff 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	3730      	adds	r7, #48	@ 0x30
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000330 	.word	0x20000330
 8001580:	40000400 	.word	0x40000400

08001584 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001588:	4b14      	ldr	r3, [pc, #80]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 800158a:	4a15      	ldr	r2, [pc, #84]	@ (80015e0 <MX_USART2_UART_Init+0x5c>)
 800158c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800158e:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 8001590:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001594:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800159c:	4b0f      	ldr	r3, [pc, #60]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 800159e:	2200      	movs	r2, #0
 80015a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015aa:	220c      	movs	r2, #12
 80015ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b4:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ba:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015bc:	2200      	movs	r2, #0
 80015be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015c6:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_USART2_UART_Init+0x58>)
 80015c8:	f005 fe4c 	bl	8007264 <HAL_UART_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015d2:	f000 f9cd 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	2000037c 	.word	0x2000037c
 80015e0:	40004400 	.word	0x40004400

080015e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <MX_USART3_UART_Init+0x58>)
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <MX_USART3_UART_Init+0x5c>)
 80015ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_USART3_UART_Init+0x58>)
 80015f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_USART3_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <MX_USART3_UART_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <MX_USART3_UART_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <MX_USART3_UART_Init+0x58>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <MX_USART3_UART_Init+0x58>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <MX_USART3_UART_Init+0x58>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800161a:	4b08      	ldr	r3, [pc, #32]	@ (800163c <MX_USART3_UART_Init+0x58>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <MX_USART3_UART_Init+0x58>)
 8001622:	2200      	movs	r2, #0
 8001624:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	@ (800163c <MX_USART3_UART_Init+0x58>)
 8001628:	f005 fe1c 	bl	8007264 <HAL_UART_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001632:	f000 f99d 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000404 	.word	0x20000404
 8001640:	40004800 	.word	0x40004800

08001644 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <MX_DMA_Init+0x48>)
 800164c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800164e:	4a0f      	ldr	r2, [pc, #60]	@ (800168c <MX_DMA_Init+0x48>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6493      	str	r3, [r2, #72]	@ 0x48
 8001656:	4b0d      	ldr	r3, [pc, #52]	@ (800168c <MX_DMA_Init+0x48>)
 8001658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	200c      	movs	r0, #12
 8001668:	f001 fc67 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800166c:	200c      	movs	r0, #12
 800166e:	f001 fc80 	bl	8002f72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	200d      	movs	r0, #13
 8001678:	f001 fc5f 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800167c:	200d      	movs	r0, #13
 800167e:	f001 fc78 	bl	8002f72 <HAL_NVIC_EnableIRQ>

}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000

08001690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08a      	sub	sp, #40	@ 0x28
 8001694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	4bae      	ldr	r3, [pc, #696]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016aa:	4aad      	ldr	r2, [pc, #692]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b2:	4bab      	ldr	r3, [pc, #684]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016be:	4ba8      	ldr	r3, [pc, #672]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c2:	4aa7      	ldr	r2, [pc, #668]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ca:	4ba5      	ldr	r3, [pc, #660]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	4ba2      	ldr	r3, [pc, #648]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016da:	4aa1      	ldr	r2, [pc, #644]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e2:	4b9f      	ldr	r3, [pc, #636]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ee:	4b9c      	ldr	r3, [pc, #624]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f2:	4a9b      	ldr	r2, [pc, #620]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fa:	4b99      	ldr	r3, [pc, #612]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001706:	4b96      	ldr	r3, [pc, #600]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170a:	4a95      	ldr	r2, [pc, #596]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 800170c:	f043 0308 	orr.w	r3, r3, #8
 8001710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001712:	4b93      	ldr	r3, [pc, #588]	@ (8001960 <MX_GPIO_Init+0x2d0>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001716:	f003 0308 	and.w	r3, r3, #8
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D7_Pin|D6_Pin, GPIO_PIN_RESET);
 800171e:	2200      	movs	r2, #0
 8001720:	2103      	movs	r1, #3
 8001722:	4890      	ldr	r0, [pc, #576]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 8001724:	f001 fffa 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|EN_Pin|D4_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8001728:	2200      	movs	r2, #0
 800172a:	f240 2113 	movw	r1, #531	@ 0x213
 800172e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001732:	f001 fff3 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	2101      	movs	r1, #1
 800173a:	488b      	ldr	r0, [pc, #556]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 800173c:	f001 ffee 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, spi_cn2_Pin|SD_CS_Pin, GPIO_PIN_SET);
 8001740:	2201      	movs	r2, #1
 8001742:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 8001746:	4888      	ldr	r0, [pc, #544]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 8001748:	f001 ffe8 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(spi_cn3_GPIO_Port, spi_cn3_Pin, GPIO_PIN_RESET);
 800174c:	2200      	movs	r2, #0
 800174e:	2104      	movs	r1, #4
 8001750:	4886      	ldr	r0, [pc, #536]	@ (800196c <MX_GPIO_Init+0x2dc>)
 8001752:	f001 ffe3 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001756:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800175a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800175c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	4619      	mov	r1, r3
 800176c:	487d      	ldr	r0, [pc, #500]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 800176e:	f001 fe13 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D6_Pin;
 8001772:	2303      	movs	r3, #3
 8001774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001776:	2301      	movs	r3, #1
 8001778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800177e:	2302      	movs	r3, #2
 8001780:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	4876      	ldr	r0, [pc, #472]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 800178a:	f001 fe05 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800178e:	2304      	movs	r3, #4
 8001790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001792:	230b      	movs	r3, #11
 8001794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	4619      	mov	r1, r3
 80017a0:	4870      	ldr	r0, [pc, #448]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 80017a2:	f001 fdf9 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : flow_sensor_Pin */
  GPIO_InitStruct.Pin = flow_sensor_Pin;
 80017a6:	2308      	movs	r3, #8
 80017a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80017ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017b0:	2302      	movs	r3, #2
 80017b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(flow_sensor_GPIO_Port, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	486a      	ldr	r0, [pc, #424]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 80017bc:	f001 fdec 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin EN_Pin D4_Pin */
  GPIO_InitStruct.Pin = RS_Pin|EN_Pin|D4_Pin;
 80017c0:	2313      	movs	r3, #19
 80017c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c4:	2301      	movs	r3, #1
 80017c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017cc:	2302      	movs	r3, #2
 80017ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	4619      	mov	r1, r3
 80017d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017da:	f001 fddd 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : D5_Pin spi_cn2_Pin */
  GPIO_InitStruct.Pin = D5_Pin|spi_cn2_Pin;
 80017de:	f241 0301 	movw	r3, #4097	@ 0x1001
 80017e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ec:	2302      	movs	r3, #2
 80017ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	4619      	mov	r1, r3
 80017f6:	485c      	ldr	r0, [pc, #368]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 80017f8:	f001 fdce 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017fc:	2302      	movs	r3, #2
 80017fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800180c:	2303      	movs	r3, #3
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4619      	mov	r1, r3
 8001816:	4854      	ldr	r0, [pc, #336]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 8001818:	f001 fdbe 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 800181c:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	484d      	ldr	r0, [pc, #308]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 8001832:	f001 fdb1 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : dial_btn_Pin */
  GPIO_InitStruct.Pin = dial_btn_Pin;
 8001836:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800183a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800183c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001840:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001842:	2301      	movs	r3, #1
 8001844:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(dial_btn_GPIO_Port, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	4845      	ldr	r0, [pc, #276]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 800184e:	f001 fda3 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001852:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001864:	2303      	movs	r3, #3
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	483d      	ldr	r0, [pc, #244]	@ (8001964 <MX_GPIO_Init+0x2d4>)
 8001870:	f001 fd92 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001874:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800187a:	2300      	movs	r3, #0
 800187c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800188c:	f001 fd84 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001890:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001896:	2301      	movs	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189e:	2300      	movs	r3, #0
 80018a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	4619      	mov	r1, r3
 80018a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ac:	f001 fd74 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : pipe_temp_fault_Pin igbt_temp_fault_Pin current_fault_Pin */
  GPIO_InitStruct.Pin = pipe_temp_fault_Pin|igbt_temp_fault_Pin|current_fault_Pin;
 80018b0:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	4619      	mov	r1, r3
 80018c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ca:	f001 fd65 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : spi_cn3_Pin */
  GPIO_InitStruct.Pin = spi_cn3_Pin;
 80018ce:	2304      	movs	r3, #4
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018da:	2302      	movs	r3, #2
 80018dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(spi_cn3_GPIO_Port, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4821      	ldr	r0, [pc, #132]	@ (800196c <MX_GPIO_Init+0x2dc>)
 80018e6:	f001 fd57 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80018ea:	2340      	movs	r3, #64	@ 0x40
 80018ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ee:	2301      	movs	r3, #1
 80018f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f6:	2303      	movs	r3, #3
 80018f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4819      	ldr	r0, [pc, #100]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 8001902:	f001 fd49 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001906:	2380      	movs	r3, #128	@ 0x80
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	2302      	movs	r3, #2
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001916:	2302      	movs	r3, #2
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	4619      	mov	r1, r3
 8001920:	4811      	ldr	r0, [pc, #68]	@ (8001968 <MX_GPIO_Init+0x2d8>)
 8001922:	f001 fd39 	bl	8003398 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	2009      	movs	r0, #9
 800192c:	f001 fb05 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001930:	2009      	movs	r0, #9
 8001932:	f001 fb1e 	bl	8002f72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	2017      	movs	r0, #23
 800193c:	f001 fafd 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001940:	2017      	movs	r0, #23
 8001942:	f001 fb16 	bl	8002f72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	2028      	movs	r0, #40	@ 0x28
 800194c:	f001 faf5 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001950:	2028      	movs	r0, #40	@ 0x28
 8001952:	f001 fb0e 	bl	8002f72 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001956:	bf00      	nop
 8001958:	3728      	adds	r7, #40	@ 0x28
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	48000800 	.word	0x48000800
 8001968:	48000400 	.word	0x48000400
 800196c:	48000c00 	.word	0x48000c00

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <Error_Handler+0x8>

0800197c <SD_disk_status>:
{
    Stat = STA_NOINIT;
}

DSTATUS SD_disk_status(BYTE drv)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <SD_disk_status+0x14>
        return STA_NOINIT;
 800198c:	2301      	movs	r3, #1
 800198e:	e000      	b.n	8001992 <SD_disk_status+0x16>
    return 0;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b082      	sub	sp, #8
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	4603      	mov	r3, r0
 80019a6:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <SD_disk_initialize+0x14>
        return STA_NOINIT;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e007      	b.n	80019c2 <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 80019b2:	f000 fab3 	bl	8001f1c <SD_SPI_Init>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	bf14      	ite	ne
 80019bc:	2301      	movne	r3, #1
 80019be:	2300      	moveq	r3, #0
 80019c0:	b2db      	uxtb	r3, r3
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	4603      	mov	r3, r0
 80019da:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 80019dc:	7bfb      	ldrb	r3, [r7, #15]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d102      	bne.n	80019e8 <SD_disk_read+0x1c>
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <SD_disk_read+0x20>
        return RES_PARERR;
 80019e8:	2304      	movs	r3, #4
 80019ea:	e010      	b.n	8001a0e <SD_disk_read+0x42>
    if (!card_initialized)
 80019ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001a18 <SD_disk_read+0x4c>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <SD_disk_read+0x2c>
        return RES_NOTRDY;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e00a      	b.n	8001a0e <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	68b8      	ldr	r0, [r7, #8]
 80019fe:	f000 fb7f 	bl	8002100 <SD_ReadBlocks>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	bf14      	ite	ne
 8001a08:	2301      	movne	r3, #1
 8001a0a:	2300      	moveq	r3, #0
 8001a0c:	b2db      	uxtb	r3, r3
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	200006d1 	.word	0x200006d1

08001a1c <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv, BYTE *buff, DWORD sector, UINT count)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	4603      	mov	r3, r0
 8001a2a:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count)
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d102      	bne.n	8001a38 <SD_disk_write+0x1c>
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <SD_disk_write+0x20>
        return RES_PARERR;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	e010      	b.n	8001a5e <SD_disk_write+0x42>
    if (!card_initialized)
 8001a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a68 <SD_disk_write+0x4c>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <SD_disk_write+0x2c>
        return RES_NOTRDY;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e00a      	b.n	8001a5e <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	68b8      	ldr	r0, [r7, #8]
 8001a4e:	f000 fc2b 	bl	80022a8 <SD_WriteBlocks>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	bf14      	ite	ne
 8001a58:	2301      	movne	r3, #1
 8001a5a:	2300      	moveq	r3, #0
 8001a5c:	b2db      	uxtb	r3, r3
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200006d1 	.word	0x200006d1

08001a6c <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	603a      	str	r2, [r7, #0]
 8001a76:	71fb      	strb	r3, [r7, #7]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 8001a82:	2304      	movs	r3, #4
 8001a84:	e022      	b.n	8001acc <SD_disk_ioctl+0x60>

    switch (cmd)
 8001a86:	79bb      	ldrb	r3, [r7, #6]
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d81e      	bhi.n	8001aca <SD_disk_ioctl+0x5e>
 8001a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8001a94 <SD_disk_ioctl+0x28>)
 8001a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a92:	bf00      	nop
 8001a94:	08001aa5 	.word	0x08001aa5
 8001a98:	08001ab5 	.word	0x08001ab5
 8001a9c:	08001aa9 	.word	0x08001aa9
 8001aa0:	08001ac1 	.word	0x08001ac1
    {
    case CTRL_SYNC:
        return RES_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e011      	b.n	8001acc <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aae:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	e00b      	b.n	8001acc <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001aba:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	e005      	b.n	8001acc <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e000      	b.n	8001acc <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 8001aca:	2304      	movs	r3, #4
    }
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <sd_mount>:
}
static bool sd_mounted = false;
static bool driver_linked = false;

int sd_mount(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
	if (sd_mounted)
 8001ade:	4b35      	ldr	r3, [pc, #212]	@ (8001bb4 <sd_mount+0xdc>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d005      	beq.n	8001af2 <sd_mount+0x1a>
	{
		printf("SD already mounted at %s\r\n", sd_path);
 8001ae6:	4934      	ldr	r1, [pc, #208]	@ (8001bb8 <sd_mount+0xe0>)
 8001ae8:	4834      	ldr	r0, [pc, #208]	@ (8001bbc <sd_mount+0xe4>)
 8001aea:	f00b f849 	bl	800cb80 <iprintf>
		return FR_OK;
 8001aee:	2300      	movs	r3, #0
 8001af0:	e05c      	b.n	8001bac <sd_mount+0xd4>
	}
	FRESULT res;
	extern uint8_t sd_is_sdhc(void);

	printf("Linking SD driver...\r\n");
 8001af2:	4833      	ldr	r0, [pc, #204]	@ (8001bc0 <sd_mount+0xe8>)
 8001af4:	f00b f8ac 	bl	800cc50 <puts>
	if (!driver_linked)
 8001af8:	4b32      	ldr	r3, [pc, #200]	@ (8001bc4 <sd_mount+0xec>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	f083 0301 	eor.w	r3, r3, #1
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d011      	beq.n	8001b2a <sd_mount+0x52>
	{
		if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0)
 8001b06:	492c      	ldr	r1, [pc, #176]	@ (8001bb8 <sd_mount+0xe0>)
 8001b08:	482f      	ldr	r0, [pc, #188]	@ (8001bc8 <sd_mount+0xf0>)
 8001b0a:	f009 fa3b 	bl	800af84 <FATFS_LinkDriver>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d004      	beq.n	8001b1e <sd_mount+0x46>
		{
			printf("FATFS_LinkDriver failed\n");
 8001b14:	482d      	ldr	r0, [pc, #180]	@ (8001bcc <sd_mount+0xf4>)
 8001b16:	f00b f89b 	bl	800cc50 <puts>
			return FR_DISK_ERR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e046      	b.n	8001bac <sd_mount+0xd4>
		}

		printf("FATFS_LinkDriver Success\n");
 8001b1e:	482c      	ldr	r0, [pc, #176]	@ (8001bd0 <sd_mount+0xf8>)
 8001b20:	f00b f896 	bl	800cc50 <puts>
		driver_linked = true;
 8001b24:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <sd_mount+0xec>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
	}
	printf("Initializing disk...\r\n");
 8001b2a:	482a      	ldr	r0, [pc, #168]	@ (8001bd4 <sd_mount+0xfc>)
 8001b2c:	f00b f890 	bl	800cc50 <puts>
	DSTATUS stat = disk_initialize(0);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f006 f965 	bl	8007e00 <disk_initialize>
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
	if (stat != 0)
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d00c      	beq.n	8001b5a <sd_mount+0x82>
	{
		printf("disk_initialize failed: 0x%02X\n", stat);
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	4619      	mov	r1, r3
 8001b44:	4824      	ldr	r0, [pc, #144]	@ (8001bd8 <sd_mount+0x100>)
 8001b46:	f00b f81b 	bl	800cb80 <iprintf>
		printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
 8001b4a:	4824      	ldr	r0, [pc, #144]	@ (8001bdc <sd_mount+0x104>)
 8001b4c:	f00b f880 	bl	800cc50 <puts>
		printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"
 8001b50:	4823      	ldr	r0, [pc, #140]	@ (8001be0 <sd_mount+0x108>)
 8001b52:	f00b f87d 	bl	800cc50 <puts>
			   "You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e028      	b.n	8001bac <sd_mount+0xd4>
	}

	printf("Attempting mount at %s...\r\n", sd_path);
 8001b5a:	4917      	ldr	r1, [pc, #92]	@ (8001bb8 <sd_mount+0xe0>)
 8001b5c:	4821      	ldr	r0, [pc, #132]	@ (8001be4 <sd_mount+0x10c>)
 8001b5e:	f00b f80f 	bl	800cb80 <iprintf>
	res = f_mount(&fs, sd_path, 1);
 8001b62:	2201      	movs	r2, #1
 8001b64:	4914      	ldr	r1, [pc, #80]	@ (8001bb8 <sd_mount+0xe0>)
 8001b66:	4820      	ldr	r0, [pc, #128]	@ (8001be8 <sd_mount+0x110>)
 8001b68:	f008 fa4a 	bl	800a000 <f_mount>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	71bb      	strb	r3, [r7, #6]
	if (res == FR_OK)
 8001b70:	79bb      	ldrb	r3, [r7, #6]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d114      	bne.n	8001ba0 <sd_mount+0xc8>
	{
		sd_mounted = true;
 8001b76:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb4 <sd_mount+0xdc>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	701a      	strb	r2, [r3, #0]
		printf("SD card mounted successfully at %s\r\n", sd_path);
 8001b7c:	490e      	ldr	r1, [pc, #56]	@ (8001bb8 <sd_mount+0xe0>)
 8001b7e:	481b      	ldr	r0, [pc, #108]	@ (8001bec <sd_mount+0x114>)
 8001b80:	f00a fffe 	bl	800cb80 <iprintf>
		printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");
 8001b84:	f000 f9be 	bl	8001f04 <sd_is_sdhc>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <sd_mount+0xba>
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <sd_mount+0x118>)
 8001b90:	e000      	b.n	8001b94 <sd_mount+0xbc>
 8001b92:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <sd_mount+0x11c>)
 8001b94:	4619      	mov	r1, r3
 8001b96:	4818      	ldr	r0, [pc, #96]	@ (8001bf8 <sd_mount+0x120>)
 8001b98:	f00a fff2 	bl	800cb80 <iprintf>

		// Capacity and free space reporting
		// printf("About to call sd_get_space_kb...\r\n");
		// sd_get_space_kb();
		// printf("sd_get_space_kb done\r\n");
		return FR_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	e005      	b.n	8001bac <sd_mount+0xd4>
	//		}
	//		return res;
	//	}

	// Any other mount error
	printf("Mount failed with code: %d\r\n", res);
 8001ba0:	79bb      	ldrb	r3, [r7, #6]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4815      	ldr	r0, [pc, #84]	@ (8001bfc <sd_mount+0x124>)
 8001ba6:	f00a ffeb 	bl	800cb80 <iprintf>
	return res;
 8001baa:	79bb      	ldrb	r3, [r7, #6]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	200006c4 	.word	0x200006c4
 8001bb8:	2000048c 	.word	0x2000048c
 8001bbc:	0800f01c 	.word	0x0800f01c
 8001bc0:	0800f038 	.word	0x0800f038
 8001bc4:	200006c5 	.word	0x200006c5
 8001bc8:	0800f5ec 	.word	0x0800f5ec
 8001bcc:	0800f050 	.word	0x0800f050
 8001bd0:	0800f068 	.word	0x0800f068
 8001bd4:	0800f084 	.word	0x0800f084
 8001bd8:	0800f09c 	.word	0x0800f09c
 8001bdc:	0800f0bc 	.word	0x0800f0bc
 8001be0:	0800f0f4 	.word	0x0800f0f4
 8001be4:	0800f1ac 	.word	0x0800f1ac
 8001be8:	20000490 	.word	0x20000490
 8001bec:	0800f1c8 	.word	0x0800f1c8
 8001bf0:	0800f1f0 	.word	0x0800f1f0
 8001bf4:	0800f1fc 	.word	0x0800f1fc
 8001bf8:	0800f204 	.word	0x0800f204
 8001bfc:	0800f214 	.word	0x0800f214

08001c00 <sd_append_file>:
	printf("Write %u bytes to %s\r\n", bw, filename);
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
}

int sd_append_file(const char *filename, const char *text)
{
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c0c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001c10:	6018      	str	r0, [r3, #0]
 8001c12:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c16:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001c1a:	6019      	str	r1, [r3, #0]
	FIL file;
	UINT bw;
	FRESULT res = f_open(&file, filename, FA_OPEN_ALWAYS | FA_WRITE);
 8001c1c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c20:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001c24:	f107 000c 	add.w	r0, r7, #12
 8001c28:	2212      	movs	r2, #18
 8001c2a:	6819      	ldr	r1, [r3, #0]
 8001c2c:	f008 fa2e 	bl	800a08c <f_open>
 8001c30:	4603      	mov	r3, r0
 8001c32:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (res != FR_OK)
 8001c36:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <sd_append_file+0x44>
		return res;
 8001c3e:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001c42:	e058      	b.n	8001cf6 <sd_append_file+0xf6>

	res = f_lseek(&file, f_size(&file));
 8001c44:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c48:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001c4c:	68da      	ldr	r2, [r3, #12]
 8001c4e:	f107 030c 	add.w	r3, r7, #12
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f008 ff3f 	bl	800aad8 <f_lseek>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (res != FR_OK)
 8001c60:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d007      	beq.n	8001c78 <sd_append_file+0x78>
	{
		f_close(&file);
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f008 ff09 	bl	800aa84 <f_close>
		return res;
 8001c72:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001c76:	e03e      	b.n	8001cf6 <sd_append_file+0xf6>
	}

	res = f_write(&file, text, strlen(text), &bw);
 8001c78:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c7c:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001c80:	6818      	ldr	r0, [r3, #0]
 8001c82:	f7fe faa5 	bl	80001d0 <strlen>
 8001c86:	4604      	mov	r4, r0
 8001c88:	f107 0308 	add.w	r3, r7, #8
 8001c8c:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001c90:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 8001c94:	f107 000c 	add.w	r0, r7, #12
 8001c98:	4622      	mov	r2, r4
 8001c9a:	6809      	ldr	r1, [r1, #0]
 8001c9c:	f008 fcff 	bl	800a69e <f_write>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	f_close(&file);
 8001ca6:	f107 030c 	add.w	r3, r7, #12
 8001caa:	4618      	mov	r0, r3
 8001cac:	f008 feea 	bl	800aa84 <f_close>
	printf("Appended %u bytes to %s\r\n", bw, filename);
 8001cb0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cb4:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001cb8:	6819      	ldr	r1, [r3, #0]
 8001cba:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cbe:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	480e      	ldr	r0, [pc, #56]	@ (8001d00 <sd_append_file+0x100>)
 8001cc6:	f00a ff5b 	bl	800cb80 <iprintf>
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
 8001cca:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10e      	bne.n	8001cf0 <sd_append_file+0xf0>
 8001cd2:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cd6:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001cda:	6818      	ldr	r0, [r3, #0]
 8001cdc:	f7fe fa78 	bl	80001d0 <strlen>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001ce6:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <sd_append_file+0xf4>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <sd_append_file+0xf6>
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd90      	pop	{r4, r7, pc}
 8001d00:	0800f280 	.word	0x0800f280

08001d04 <HAL_SPI_TxCpltCallback>:
#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
    if (hspi == &SD_SPI_HANDLE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a06      	ldr	r2, [pc, #24]	@ (8001d28 <HAL_SPI_TxCpltCallback+0x24>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d102      	bne.n	8001d1a <HAL_SPI_TxCpltCallback+0x16>
        dma_tx_done = 1;
 8001d14:	4b05      	ldr	r3, [pc, #20]	@ (8001d2c <HAL_SPI_TxCpltCallback+0x28>)
 8001d16:	2201      	movs	r2, #1
 8001d18:	601a      	str	r2, [r3, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	200000dc 	.word	0x200000dc
 8001d2c:	200006c8 	.word	0x200006c8

08001d30 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a06      	ldr	r2, [pc, #24]	@ (8001d54 <HAL_SPI_TxRxCpltCallback+0x24>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d102      	bne.n	8001d46 <HAL_SPI_TxRxCpltCallback+0x16>
        dma_rx_done = 1;
 8001d40:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	200000dc 	.word	0x200000dc
 8001d58:	200006cc 	.word	0x200006cc

08001d5c <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8001d66:	1df9      	adds	r1, r7, #7
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	4803      	ldr	r0, [pc, #12]	@ (8001d7c <SD_TransmitByte+0x20>)
 8001d70:	f003 f9f9 	bl	8005166 <HAL_SPI_Transmit>
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	200000dc 	.word	0x200000dc

08001d80 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 8001d86:	23ff      	movs	r3, #255	@ 0xff
 8001d88:	71fb      	strb	r3, [r7, #7]
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 8001d8e:	1dba      	adds	r2, r7, #6
 8001d90:	1df9      	adds	r1, r7, #7
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	2301      	movs	r3, #1
 8001d9a:	4804      	ldr	r0, [pc, #16]	@ (8001dac <SD_ReceiveByte+0x2c>)
 8001d9c:	f003 fc91 	bl	80056c2 <HAL_SPI_TransmitReceive>
    return data;
 8001da0:	79bb      	ldrb	r3, [r7, #6]
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	200000dc 	.word	0x200000dc

08001db0 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 8001dbc:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <SD_TransmitBuffer+0x34>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 8001dc2:	887b      	ldrh	r3, [r7, #2]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	4807      	ldr	r0, [pc, #28]	@ (8001de8 <SD_TransmitBuffer+0x38>)
 8001dca:	f003 fe99 	bl	8005b00 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done)
 8001dce:	bf00      	nop
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <SD_TransmitBuffer+0x34>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0fb      	beq.n	8001dd0 <SD_TransmitBuffer+0x20>
        ;
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200006c8 	.word	0x200006c8
 8001de8:	200000dc 	.word	0x200000dc

08001dec <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	e007      	b.n	8001e0e <SD_ReceiveBuffer+0x22>
        tx_dummy[i] = 0xFF; // Fill with 0xFF
 8001dfe:	4a0f      	ldr	r2, [pc, #60]	@ (8001e3c <SD_ReceiveBuffer+0x50>)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4413      	add	r3, r2
 8001e04:	22ff      	movs	r2, #255	@ 0xff
 8001e06:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < len; i++)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	887b      	ldrh	r3, [r7, #2]
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	dbf3      	blt.n	8001dfe <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 8001e16:	4b0a      	ldr	r3, [pc, #40]	@ (8001e40 <SD_ReceiveBuffer+0x54>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
 8001e1c:	887b      	ldrh	r3, [r7, #2]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	4906      	ldr	r1, [pc, #24]	@ (8001e3c <SD_ReceiveBuffer+0x50>)
 8001e22:	4808      	ldr	r0, [pc, #32]	@ (8001e44 <SD_ReceiveBuffer+0x58>)
 8001e24:	f003 ff5a 	bl	8005cdc <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done)
 8001e28:	bf00      	nop
 8001e2a:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <SD_ReceiveBuffer+0x54>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0fb      	beq.n	8001e2a <SD_ReceiveBuffer+0x3e>
    for (uint16_t i = 0; i < len; i++)
    {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 8001e32:	bf00      	nop
 8001e34:	bf00      	nop
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	200006d4 	.word	0x200006d4
 8001e40:	200006cc 	.word	0x200006cc
 8001e44:	200000dc 	.word	0x200000dc

08001e48 <SD_WaitReady>:

static SD_Status SD_WaitReady(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8001e4e:	f000 ff69 	bl	8002d24 <HAL_GetTick>
 8001e52:	4603      	mov	r3, r0
 8001e54:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001e58:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do
    {
        resp = SD_ReceiveByte();
 8001e5a:	f7ff ff91 	bl	8001d80 <SD_ReceiveByte>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF)
 8001e62:	78fb      	ldrb	r3, [r7, #3]
 8001e64:	2bff      	cmp	r3, #255	@ 0xff
 8001e66:	d101      	bne.n	8001e6c <SD_WaitReady+0x24>
            return SD_OK;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	e006      	b.n	8001e7a <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8001e6c:	f000 ff5a 	bl	8002d24 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d8f0      	bhi.n	8001e5a <SD_WaitReady+0x12>
    return SD_ERROR;
 8001e78:	2301      	movs	r3, #1
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b084      	sub	sp, #16
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	6039      	str	r1, [r7, #0]
 8001e8c:	71fb      	strb	r3, [r7, #7]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8001e92:	23ff      	movs	r3, #255	@ 0xff
 8001e94:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8001e96:	f7ff ffd7 	bl	8001e48 <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff5a 	bl	8001d5c <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	0e1b      	lsrs	r3, r3, #24
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff54 	bl	8001d5c <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	0c1b      	lsrs	r3, r3, #16
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ff4e 	bl	8001d5c <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ff48 	bl	8001d5c <SD_TransmitByte>
    SD_TransmitByte(arg);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff43 	bl	8001d5c <SD_TransmitByte>
    SD_TransmitByte(crc);
 8001ed6:	79bb      	ldrb	r3, [r7, #6]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff3f 	bl	8001d5c <SD_TransmitByte>

    do
    {
        response = SD_ReceiveByte();
 8001ede:	f7ff ff4f 	bl	8001d80 <SD_ReceiveByte>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 8001ee6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	da05      	bge.n	8001efa <SD_SendCommand+0x78>
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
 8001ef4:	7bfb      	ldrb	r3, [r7, #15]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f1      	bne.n	8001ede <SD_SendCommand+0x5c>

    return response;
 8001efa:	7bbb      	ldrb	r3, [r7, #14]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <sd_is_sdhc>:

static uint8_t sdhc = 0;
uint8_t sd_is_sdhc(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
    return sdhc;
 8001f08:	4b03      	ldr	r3, [pc, #12]	@ (8001f18 <sd_is_sdhc+0x14>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	200006d0 	.word	0x200006d0

08001f1c <SD_SPI_Init>:
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void)
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8001f22:	2201      	movs	r2, #1
 8001f24:	2140      	movs	r1, #64	@ 0x40
 8001f26:	4873      	ldr	r0, [pc, #460]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8001f28:	f001 fbf8 	bl	800371c <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++)
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	73fb      	strb	r3, [r7, #15]
 8001f30:	e005      	b.n	8001f3e <SD_SPI_Init+0x22>
        SD_TransmitByte(0xFF);
 8001f32:	20ff      	movs	r0, #255	@ 0xff
 8001f34:	f7ff ff12 	bl	8001d5c <SD_TransmitByte>
    for (i = 0; i < 10; i++)
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	73fb      	strb	r3, [r7, #15]
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	2b09      	cmp	r3, #9
 8001f42:	d9f6      	bls.n	8001f32 <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8001f44:	2200      	movs	r2, #0
 8001f46:	2140      	movs	r1, #64	@ 0x40
 8001f48:	486a      	ldr	r0, [pc, #424]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8001f4a:	f001 fbe7 	bl	800371c <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8001f4e:	2295      	movs	r2, #149	@ 0x95
 8001f50:	2100      	movs	r1, #0
 8001f52:	2000      	movs	r0, #0
 8001f54:	f7ff ff95 	bl	8001e82 <SD_SendCommand>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	2140      	movs	r1, #64	@ 0x40
 8001f60:	4864      	ldr	r0, [pc, #400]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8001f62:	f001 fbdb 	bl	800371c <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001f66:	20ff      	movs	r0, #255	@ 0xff
 8001f68:	f7ff fef8 	bl	8001d5c <SD_TransmitByte>
    if (response != 0x01)
 8001f6c:	7bbb      	ldrb	r3, [r7, #14]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d001      	beq.n	8001f76 <SD_SPI_Init+0x5a>
        return SD_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e0ba      	b.n	80020ec <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8001f76:	2200      	movs	r2, #0
 8001f78:	2140      	movs	r1, #64	@ 0x40
 8001f7a:	485e      	ldr	r0, [pc, #376]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8001f7c:	f001 fbce 	bl	800371c <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8001f80:	2287      	movs	r2, #135	@ 0x87
 8001f82:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001f86:	2008      	movs	r0, #8
 8001f88:	f7ff ff7b 	bl	8001e82 <SD_SendCommand>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++)
 8001f90:	2300      	movs	r3, #0
 8001f92:	73fb      	strb	r3, [r7, #15]
 8001f94:	e00c      	b.n	8001fb0 <SD_SPI_Init+0x94>
        r7[i] = SD_ReceiveByte();
 8001f96:	7bfc      	ldrb	r4, [r7, #15]
 8001f98:	f7ff fef2 	bl	8001d80 <SD_ReceiveByte>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	f104 0310 	add.w	r3, r4, #16
 8001fa4:	443b      	add	r3, r7
 8001fa6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (i = 0; i < 4; i++)
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
 8001fac:	3301      	adds	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d9ef      	bls.n	8001f96 <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2140      	movs	r1, #64	@ 0x40
 8001fba:	484e      	ldr	r0, [pc, #312]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8001fbc:	f001 fbae 	bl	800371c <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001fc0:	20ff      	movs	r0, #255	@ 0xff
 8001fc2:	f7ff fecb 	bl	8001d5c <SD_TransmitByte>

    sdhc = 0;
 8001fc6:	4b4c      	ldr	r3, [pc, #304]	@ (80020f8 <SD_SPI_Init+0x1dc>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 8001fcc:	f000 feaa 	bl	8002d24 <HAL_GetTick>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001fd6:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA)
 8001fd8:	7bbb      	ldrb	r3, [r7, #14]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d15a      	bne.n	8002094 <SD_SPI_Init+0x178>
 8001fde:	79bb      	ldrb	r3, [r7, #6]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d157      	bne.n	8002094 <SD_SPI_Init+0x178>
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	2baa      	cmp	r3, #170	@ 0xaa
 8001fe8:	d154      	bne.n	8002094 <SD_SPI_Init+0x178>
    {
        do
        {
            SD_CS_LOW();
 8001fea:	2200      	movs	r2, #0
 8001fec:	2140      	movs	r1, #64	@ 0x40
 8001fee:	4841      	ldr	r0, [pc, #260]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8001ff0:	f001 fb94 	bl	800371c <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8001ff4:	22ff      	movs	r2, #255	@ 0xff
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	2037      	movs	r0, #55	@ 0x37
 8001ffa:	f7ff ff42 	bl	8001e82 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 8001ffe:	22ff      	movs	r2, #255	@ 0xff
 8002000:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002004:	2029      	movs	r0, #41	@ 0x29
 8002006:	f7ff ff3c 	bl	8001e82 <SD_SendCommand>
 800200a:	4603      	mov	r3, r0
 800200c:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 800200e:	2201      	movs	r2, #1
 8002010:	2140      	movs	r1, #64	@ 0x40
 8002012:	4838      	ldr	r0, [pc, #224]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8002014:	f001 fb82 	bl	800371c <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8002018:	20ff      	movs	r0, #255	@ 0xff
 800201a:	f7ff fe9f 	bl	8001d5c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 800201e:	7bbb      	ldrb	r3, [r7, #14]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d005      	beq.n	8002030 <SD_SPI_Init+0x114>
 8002024:	f000 fe7e 	bl	8002d24 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	4293      	cmp	r3, r2
 800202e:	d8dc      	bhi.n	8001fea <SD_SPI_Init+0xce>

        if (response != 0x00)
 8002030:	7bbb      	ldrb	r3, [r7, #14]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <SD_SPI_Init+0x11e>
            return SD_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e058      	b.n	80020ec <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 800203a:	2200      	movs	r2, #0
 800203c:	2140      	movs	r1, #64	@ 0x40
 800203e:	482d      	ldr	r0, [pc, #180]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 8002040:	f001 fb6c 	bl	800371c <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8002044:	22ff      	movs	r2, #255	@ 0xff
 8002046:	2100      	movs	r1, #0
 8002048:	203a      	movs	r0, #58	@ 0x3a
 800204a:	f7ff ff1a 	bl	8001e82 <SD_SendCommand>
 800204e:	4603      	mov	r3, r0
 8002050:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++)
 8002052:	2300      	movs	r3, #0
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	e00c      	b.n	8002072 <SD_SPI_Init+0x156>
            ocr[i] = SD_ReceiveByte();
 8002058:	7bfc      	ldrb	r4, [r7, #15]
 800205a:	f7ff fe91 	bl	8001d80 <SD_ReceiveByte>
 800205e:	4603      	mov	r3, r0
 8002060:	461a      	mov	r2, r3
 8002062:	f104 0310 	add.w	r3, r4, #16
 8002066:	443b      	add	r3, r7
 8002068:	f803 2c10 	strb.w	r2, [r3, #-16]
        for (i = 0; i < 4; i++)
 800206c:	7bfb      	ldrb	r3, [r7, #15]
 800206e:	3301      	adds	r3, #1
 8002070:	73fb      	strb	r3, [r7, #15]
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	2b03      	cmp	r3, #3
 8002076:	d9ef      	bls.n	8002058 <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 8002078:	2201      	movs	r2, #1
 800207a:	2140      	movs	r1, #64	@ 0x40
 800207c:	481d      	ldr	r0, [pc, #116]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 800207e:	f001 fb4d 	bl	800371c <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40)
 8002082:	783b      	ldrb	r3, [r7, #0]
 8002084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002088:	2b00      	cmp	r3, #0
 800208a:	d02a      	beq.n	80020e2 <SD_SPI_Init+0x1c6>
            sdhc = 1;
 800208c:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <SD_SPI_Init+0x1dc>)
 800208e:	2201      	movs	r2, #1
 8002090:	701a      	strb	r2, [r3, #0]
    {
 8002092:	e026      	b.n	80020e2 <SD_SPI_Init+0x1c6>
    }
    else
    {
        do
        {
            SD_CS_LOW();
 8002094:	2200      	movs	r2, #0
 8002096:	2140      	movs	r1, #64	@ 0x40
 8002098:	4816      	ldr	r0, [pc, #88]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 800209a:	f001 fb3f 	bl	800371c <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 800209e:	22ff      	movs	r2, #255	@ 0xff
 80020a0:	2100      	movs	r1, #0
 80020a2:	2037      	movs	r0, #55	@ 0x37
 80020a4:	f7ff feed 	bl	8001e82 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 80020a8:	22ff      	movs	r2, #255	@ 0xff
 80020aa:	2100      	movs	r1, #0
 80020ac:	2029      	movs	r0, #41	@ 0x29
 80020ae:	f7ff fee8 	bl	8001e82 <SD_SendCommand>
 80020b2:	4603      	mov	r3, r0
 80020b4:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80020b6:	2201      	movs	r2, #1
 80020b8:	2140      	movs	r1, #64	@ 0x40
 80020ba:	480e      	ldr	r0, [pc, #56]	@ (80020f4 <SD_SPI_Init+0x1d8>)
 80020bc:	f001 fb2e 	bl	800371c <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 80020c0:	20ff      	movs	r0, #255	@ 0xff
 80020c2:	f7ff fe4b 	bl	8001d5c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 80020c6:	7bbb      	ldrb	r3, [r7, #14]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <SD_SPI_Init+0x1bc>
 80020cc:	f000 fe2a 	bl	8002d24 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d8dd      	bhi.n	8002094 <SD_SPI_Init+0x178>
        if (response != 0x00)
 80020d8:	7bbb      	ldrb	r3, [r7, #14]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d002      	beq.n	80020e4 <SD_SPI_Init+0x1c8>
            return SD_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e004      	b.n	80020ec <SD_SPI_Init+0x1d0>
    {
 80020e2:	bf00      	nop
    }

    card_initialized = 1;
 80020e4:	4b05      	ldr	r3, [pc, #20]	@ (80020fc <SD_SPI_Init+0x1e0>)
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	48000400 	.word	0x48000400
 80020f8:	200006d0 	.word	0x200006d0
 80020fc:	200006d1 	.word	0x200006d1

08002100 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
    if (!count)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <SD_ReadBlocks+0x16>
        return SD_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e054      	b.n	80021c0 <SD_ReadBlocks+0xc0>

    if (count == 1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d14b      	bne.n	80021b4 <SD_ReadBlocks+0xb4>
    {
        if (!sdhc)
 800211c:	4b2a      	ldr	r3, [pc, #168]	@ (80021c8 <SD_ReadBlocks+0xc8>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <SD_ReadBlocks+0x2a>
            sector *= 512;
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	025b      	lsls	r3, r3, #9
 8002128:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 800212a:	2200      	movs	r2, #0
 800212c:	2140      	movs	r1, #64	@ 0x40
 800212e:	4827      	ldr	r0, [pc, #156]	@ (80021cc <SD_ReadBlocks+0xcc>)
 8002130:	f001 faf4 	bl	800371c <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00)
 8002134:	22ff      	movs	r2, #255	@ 0xff
 8002136:	68b9      	ldr	r1, [r7, #8]
 8002138:	2011      	movs	r0, #17
 800213a:	f7ff fea2 	bl	8001e82 <SD_SendCommand>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d006      	beq.n	8002152 <SD_ReadBlocks+0x52>
        {
            SD_CS_HIGH();
 8002144:	2201      	movs	r2, #1
 8002146:	2140      	movs	r1, #64	@ 0x40
 8002148:	4820      	ldr	r0, [pc, #128]	@ (80021cc <SD_ReadBlocks+0xcc>)
 800214a:	f001 fae7 	bl	800371c <HAL_GPIO_WritePin>
            return SD_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e036      	b.n	80021c0 <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8002152:	f000 fde7 	bl	8002d24 <HAL_GetTick>
 8002156:	4603      	mov	r3, r0
 8002158:	33c8      	adds	r3, #200	@ 0xc8
 800215a:	617b      	str	r3, [r7, #20]
        do
        {
            token = SD_ReceiveByte();
 800215c:	f7ff fe10 	bl	8001d80 <SD_ReceiveByte>
 8002160:	4603      	mov	r3, r0
 8002162:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE)
 8002164:	7cfb      	ldrb	r3, [r7, #19]
 8002166:	2bfe      	cmp	r3, #254	@ 0xfe
 8002168:	d006      	beq.n	8002178 <SD_ReadBlocks+0x78>
                break;
        } while (HAL_GetTick() < timeout);
 800216a:	f000 fddb 	bl	8002d24 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	4293      	cmp	r3, r2
 8002174:	d8f2      	bhi.n	800215c <SD_ReadBlocks+0x5c>
 8002176:	e000      	b.n	800217a <SD_ReadBlocks+0x7a>
                break;
 8002178:	bf00      	nop
        if (token != 0xFE)
 800217a:	7cfb      	ldrb	r3, [r7, #19]
 800217c:	2bfe      	cmp	r3, #254	@ 0xfe
 800217e:	d006      	beq.n	800218e <SD_ReadBlocks+0x8e>
        {
            SD_CS_HIGH();
 8002180:	2201      	movs	r2, #1
 8002182:	2140      	movs	r1, #64	@ 0x40
 8002184:	4811      	ldr	r0, [pc, #68]	@ (80021cc <SD_ReadBlocks+0xcc>)
 8002186:	f001 fac9 	bl	800371c <HAL_GPIO_WritePin>
            return SD_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e018      	b.n	80021c0 <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 800218e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f7ff fe2a 	bl	8001dec <SD_ReceiveBuffer>
        SD_ReceiveByte(); // CRC
 8002198:	f7ff fdf2 	bl	8001d80 <SD_ReceiveByte>
        SD_ReceiveByte();
 800219c:	f7ff fdf0 	bl	8001d80 <SD_ReceiveByte>
        SD_CS_HIGH();
 80021a0:	2201      	movs	r2, #1
 80021a2:	2140      	movs	r1, #64	@ 0x40
 80021a4:	4809      	ldr	r0, [pc, #36]	@ (80021cc <SD_ReadBlocks+0xcc>)
 80021a6:	f001 fab9 	bl	800371c <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 80021aa:	20ff      	movs	r0, #255	@ 0xff
 80021ac:	f7ff fdd6 	bl	8001d5c <SD_TransmitByte>
        return SD_OK;
 80021b0:	2300      	movs	r3, #0
 80021b2:	e005      	b.n	80021c0 <SD_ReadBlocks+0xc0>
    }
    else
    {
        return SD_ReadMultiBlocks(buff, sector, count);
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	68b9      	ldr	r1, [r7, #8]
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f000 f809 	bl	80021d0 <SD_ReadMultiBlocks>
 80021be:	4603      	mov	r3, r0
    }
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	200006d0 	.word	0x200006d0
 80021cc:	48000400 	.word	0x48000400

080021d0 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
    if (!count)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <SD_ReadMultiBlocks+0x16>
        return SD_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e058      	b.n	8002298 <SD_ReadMultiBlocks+0xc8>
    if (!sdhc)
 80021e6:	4b2e      	ldr	r3, [pc, #184]	@ (80022a0 <SD_ReadMultiBlocks+0xd0>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d102      	bne.n	80021f4 <SD_ReadMultiBlocks+0x24>
        sector *= 512;
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	025b      	lsls	r3, r3, #9
 80021f2:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 80021f4:	2200      	movs	r2, #0
 80021f6:	2140      	movs	r1, #64	@ 0x40
 80021f8:	482a      	ldr	r0, [pc, #168]	@ (80022a4 <SD_ReadMultiBlocks+0xd4>)
 80021fa:	f001 fa8f 	bl	800371c <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00)
 80021fe:	22ff      	movs	r2, #255	@ 0xff
 8002200:	68b9      	ldr	r1, [r7, #8]
 8002202:	2012      	movs	r0, #18
 8002204:	f7ff fe3d 	bl	8001e82 <SD_SendCommand>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d031      	beq.n	8002272 <SD_ReadMultiBlocks+0xa2>
    {
        SD_CS_HIGH();
 800220e:	2201      	movs	r2, #1
 8002210:	2140      	movs	r1, #64	@ 0x40
 8002212:	4824      	ldr	r0, [pc, #144]	@ (80022a4 <SD_ReadMultiBlocks+0xd4>)
 8002214:	f001 fa82 	bl	800371c <HAL_GPIO_WritePin>
        return SD_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e03d      	b.n	8002298 <SD_ReadMultiBlocks+0xc8>
    }

    while (count--)
    {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 800221c:	f000 fd82 	bl	8002d24 <HAL_GetTick>
 8002220:	4603      	mov	r3, r0
 8002222:	33c8      	adds	r3, #200	@ 0xc8
 8002224:	617b      	str	r3, [r7, #20]

        do
        {
            token = SD_ReceiveByte();
 8002226:	f7ff fdab 	bl	8001d80 <SD_ReceiveByte>
 800222a:	4603      	mov	r3, r0
 800222c:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE)
 800222e:	7cfb      	ldrb	r3, [r7, #19]
 8002230:	2bfe      	cmp	r3, #254	@ 0xfe
 8002232:	d006      	beq.n	8002242 <SD_ReadMultiBlocks+0x72>
                break;
        } while (HAL_GetTick() < timeout);
 8002234:	f000 fd76 	bl	8002d24 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	4293      	cmp	r3, r2
 800223e:	d8f2      	bhi.n	8002226 <SD_ReadMultiBlocks+0x56>
 8002240:	e000      	b.n	8002244 <SD_ReadMultiBlocks+0x74>
                break;
 8002242:	bf00      	nop

        if (token != 0xFE)
 8002244:	7cfb      	ldrb	r3, [r7, #19]
 8002246:	2bfe      	cmp	r3, #254	@ 0xfe
 8002248:	d006      	beq.n	8002258 <SD_ReadMultiBlocks+0x88>
        {
            SD_CS_HIGH();
 800224a:	2201      	movs	r2, #1
 800224c:	2140      	movs	r1, #64	@ 0x40
 800224e:	4815      	ldr	r0, [pc, #84]	@ (80022a4 <SD_ReadMultiBlocks+0xd4>)
 8002250:	f001 fa64 	bl	800371c <HAL_GPIO_WritePin>
            return SD_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e01f      	b.n	8002298 <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8002258:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f7ff fdc5 	bl	8001dec <SD_ReceiveBuffer>
        SD_ReceiveByte(); // discard CRC
 8002262:	f7ff fd8d 	bl	8001d80 <SD_ReceiveByte>
        SD_ReceiveByte();
 8002266:	f7ff fd8b 	bl	8001d80 <SD_ReceiveByte>

        buff += 512;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002270:	60fb      	str	r3, [r7, #12]
    while (count--)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	1e5a      	subs	r2, r3, #1
 8002276:	607a      	str	r2, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1cf      	bne.n	800221c <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF); // STOP_TRANSMISSION
 800227c:	22ff      	movs	r2, #255	@ 0xff
 800227e:	2100      	movs	r1, #0
 8002280:	200c      	movs	r0, #12
 8002282:	f7ff fdfe 	bl	8001e82 <SD_SendCommand>
    SD_CS_HIGH();
 8002286:	2201      	movs	r2, #1
 8002288:	2140      	movs	r1, #64	@ 0x40
 800228a:	4806      	ldr	r0, [pc, #24]	@ (80022a4 <SD_ReadMultiBlocks+0xd4>)
 800228c:	f001 fa46 	bl	800371c <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 8002290:	20ff      	movs	r0, #255	@ 0xff
 8002292:	f7ff fd63 	bl	8001d5c <SD_TransmitByte>

    return SD_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	200006d0 	.word	0x200006d0
 80022a4:	48000400 	.word	0x48000400

080022a8 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
    if (!count)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <SD_WriteBlocks+0x16>
        return SD_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e051      	b.n	8002362 <SD_WriteBlocks+0xba>

    if (count == 1)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d148      	bne.n	8002356 <SD_WriteBlocks+0xae>
    {
        if (!sdhc)
 80022c4:	4b29      	ldr	r3, [pc, #164]	@ (800236c <SD_WriteBlocks+0xc4>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <SD_WriteBlocks+0x2a>
            sector *= 512;
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	025b      	lsls	r3, r3, #9
 80022d0:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 80022d2:	2200      	movs	r2, #0
 80022d4:	2140      	movs	r1, #64	@ 0x40
 80022d6:	4826      	ldr	r0, [pc, #152]	@ (8002370 <SD_WriteBlocks+0xc8>)
 80022d8:	f001 fa20 	bl	800371c <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00)
 80022dc:	22ff      	movs	r2, #255	@ 0xff
 80022de:	68b9      	ldr	r1, [r7, #8]
 80022e0:	2018      	movs	r0, #24
 80022e2:	f7ff fdce 	bl	8001e82 <SD_SendCommand>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d006      	beq.n	80022fa <SD_WriteBlocks+0x52>
        {
            SD_CS_HIGH();
 80022ec:	2201      	movs	r2, #1
 80022ee:	2140      	movs	r1, #64	@ 0x40
 80022f0:	481f      	ldr	r0, [pc, #124]	@ (8002370 <SD_WriteBlocks+0xc8>)
 80022f2:	f001 fa13 	bl	800371c <HAL_GPIO_WritePin>
            return SD_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e033      	b.n	8002362 <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 80022fa:	20fe      	movs	r0, #254	@ 0xfe
 80022fc:	f7ff fd2e 	bl	8001d5c <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 8002300:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f7ff fd53 	bl	8001db0 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 800230a:	20ff      	movs	r0, #255	@ 0xff
 800230c:	f7ff fd26 	bl	8001d5c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8002310:	20ff      	movs	r0, #255	@ 0xff
 8002312:	f7ff fd23 	bl	8001d5c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8002316:	f7ff fd33 	bl	8001d80 <SD_ReceiveByte>
 800231a:	4603      	mov	r3, r0
 800231c:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05)
 800231e:	7dfb      	ldrb	r3, [r7, #23]
 8002320:	f003 031f 	and.w	r3, r3, #31
 8002324:	2b05      	cmp	r3, #5
 8002326:	d006      	beq.n	8002336 <SD_WriteBlocks+0x8e>
        {
            SD_CS_HIGH();
 8002328:	2201      	movs	r2, #1
 800232a:	2140      	movs	r1, #64	@ 0x40
 800232c:	4810      	ldr	r0, [pc, #64]	@ (8002370 <SD_WriteBlocks+0xc8>)
 800232e:	f001 f9f5 	bl	800371c <HAL_GPIO_WritePin>
            return SD_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e015      	b.n	8002362 <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0)
 8002336:	bf00      	nop
 8002338:	f7ff fd22 	bl	8001d80 <SD_ReceiveByte>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0fa      	beq.n	8002338 <SD_WriteBlocks+0x90>
            ;
        SD_CS_HIGH();
 8002342:	2201      	movs	r2, #1
 8002344:	2140      	movs	r1, #64	@ 0x40
 8002346:	480a      	ldr	r0, [pc, #40]	@ (8002370 <SD_WriteBlocks+0xc8>)
 8002348:	f001 f9e8 	bl	800371c <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 800234c:	20ff      	movs	r0, #255	@ 0xff
 800234e:	f7ff fd05 	bl	8001d5c <SD_TransmitByte>

        return SD_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	e005      	b.n	8002362 <SD_WriteBlocks+0xba>
    }
    else
    {
        return SD_WriteMultiBlocks(buff, sector, count);
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	68b9      	ldr	r1, [r7, #8]
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f000 f80a 	bl	8002374 <SD_WriteMultiBlocks>
 8002360:	4603      	mov	r3, r0
    }
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	200006d0 	.word	0x200006d0
 8002370:	48000400 	.word	0x48000400

08002374 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
    if (!count)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <SD_WriteMultiBlocks+0x16>
        return SD_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e059      	b.n	800243e <SD_WriteMultiBlocks+0xca>
    if (!sdhc)
 800238a:	4b2f      	ldr	r3, [pc, #188]	@ (8002448 <SD_WriteMultiBlocks+0xd4>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d102      	bne.n	8002398 <SD_WriteMultiBlocks+0x24>
        sector *= 512;
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	025b      	lsls	r3, r3, #9
 8002396:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8002398:	2200      	movs	r2, #0
 800239a:	2140      	movs	r1, #64	@ 0x40
 800239c:	482b      	ldr	r0, [pc, #172]	@ (800244c <SD_WriteMultiBlocks+0xd8>)
 800239e:	f001 f9bd 	bl	800371c <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00)
 80023a2:	22ff      	movs	r2, #255	@ 0xff
 80023a4:	68b9      	ldr	r1, [r7, #8]
 80023a6:	2019      	movs	r0, #25
 80023a8:	f7ff fd6b 	bl	8001e82 <SD_SendCommand>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d02e      	beq.n	8002410 <SD_WriteMultiBlocks+0x9c>
    {
        SD_CS_HIGH();
 80023b2:	2201      	movs	r2, #1
 80023b4:	2140      	movs	r1, #64	@ 0x40
 80023b6:	4825      	ldr	r0, [pc, #148]	@ (800244c <SD_WriteMultiBlocks+0xd8>)
 80023b8:	f001 f9b0 	bl	800371c <HAL_GPIO_WritePin>
        return SD_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e03e      	b.n	800243e <SD_WriteMultiBlocks+0xca>
    }

    while (count--)
    {
        SD_TransmitByte(0xFC); // Start multi-block write token
 80023c0:	20fc      	movs	r0, #252	@ 0xfc
 80023c2:	f7ff fccb 	bl	8001d5c <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 80023c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f7ff fcf0 	bl	8001db0 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF); // dummy CRC
 80023d0:	20ff      	movs	r0, #255	@ 0xff
 80023d2:	f7ff fcc3 	bl	8001d5c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 80023d6:	20ff      	movs	r0, #255	@ 0xff
 80023d8:	f7ff fcc0 	bl	8001d5c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 80023dc:	f7ff fcd0 	bl	8001d80 <SD_ReceiveByte>
 80023e0:	4603      	mov	r3, r0
 80023e2:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05)
 80023e4:	7dfb      	ldrb	r3, [r7, #23]
 80023e6:	f003 031f 	and.w	r3, r3, #31
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	d006      	beq.n	80023fc <SD_WriteMultiBlocks+0x88>
        {
            SD_CS_HIGH();
 80023ee:	2201      	movs	r2, #1
 80023f0:	2140      	movs	r1, #64	@ 0x40
 80023f2:	4816      	ldr	r0, [pc, #88]	@ (800244c <SD_WriteMultiBlocks+0xd8>)
 80023f4:	f001 f992 	bl	800371c <HAL_GPIO_WritePin>
            return SD_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e020      	b.n	800243e <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0)
 80023fc:	bf00      	nop
 80023fe:	f7ff fcbf 	bl	8001d80 <SD_ReceiveByte>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0fa      	beq.n	80023fe <SD_WriteMultiBlocks+0x8a>
            ; // busy wait
        buff += 512;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800240e:	60fb      	str	r3, [r7, #12]
    while (count--)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	1e5a      	subs	r2, r3, #1
 8002414:	607a      	str	r2, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1d2      	bne.n	80023c0 <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD); // STOP_TRAN token
 800241a:	20fd      	movs	r0, #253	@ 0xfd
 800241c:	f7ff fc9e 	bl	8001d5c <SD_TransmitByte>
    while (SD_ReceiveByte() == 0)
 8002420:	bf00      	nop
 8002422:	f7ff fcad 	bl	8001d80 <SD_ReceiveByte>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0fa      	beq.n	8002422 <SD_WriteMultiBlocks+0xae>
        ; // busy wait

    SD_CS_HIGH();
 800242c:	2201      	movs	r2, #1
 800242e:	2140      	movs	r1, #64	@ 0x40
 8002430:	4806      	ldr	r0, [pc, #24]	@ (800244c <SD_WriteMultiBlocks+0xd8>)
 8002432:	f001 f973 	bl	800371c <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8002436:	20ff      	movs	r0, #255	@ 0xff
 8002438:	f7ff fc90 	bl	8001d5c <SD_TransmitByte>

    return SD_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3718      	adds	r7, #24
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	200006d0 	.word	0x200006d0
 800244c:	48000400 	.word	0x48000400

08002450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002456:	4b0f      	ldr	r3, [pc, #60]	@ (8002494 <HAL_MspInit+0x44>)
 8002458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800245a:	4a0e      	ldr	r2, [pc, #56]	@ (8002494 <HAL_MspInit+0x44>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6613      	str	r3, [r2, #96]	@ 0x60
 8002462:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <HAL_MspInit+0x44>)
 8002464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	607b      	str	r3, [r7, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800246e:	4b09      	ldr	r3, [pc, #36]	@ (8002494 <HAL_MspInit+0x44>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002472:	4a08      	ldr	r2, [pc, #32]	@ (8002494 <HAL_MspInit+0x44>)
 8002474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002478:	6593      	str	r3, [r2, #88]	@ 0x58
 800247a:	4b06      	ldr	r3, [pc, #24]	@ (8002494 <HAL_MspInit+0x44>)
 800247c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40021000 	.word	0x40021000

08002498 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b0ac      	sub	sp, #176	@ 0xb0
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024b0:	f107 0314 	add.w	r3, r7, #20
 80024b4:	2288      	movs	r2, #136	@ 0x88
 80024b6:	2100      	movs	r1, #0
 80024b8:	4618      	mov	r0, r3
 80024ba:	f00a fccb 	bl	800ce54 <memset>
  if(hi2c->Instance==I2C1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a21      	ldr	r2, [pc, #132]	@ (8002548 <HAL_I2C_MspInit+0xb0>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d13b      	bne.n	8002540 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80024c8:	2340      	movs	r3, #64	@ 0x40
 80024ca:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80024cc:	2300      	movs	r3, #0
 80024ce:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024d0:	f107 0314 	add.w	r3, r7, #20
 80024d4:	4618      	mov	r0, r3
 80024d6:	f002 f8e7 	bl	80046a8 <HAL_RCCEx_PeriphCLKConfig>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80024e0:	f7ff fa46 	bl	8001970 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e4:	4b19      	ldr	r3, [pc, #100]	@ (800254c <HAL_I2C_MspInit+0xb4>)
 80024e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024e8:	4a18      	ldr	r2, [pc, #96]	@ (800254c <HAL_I2C_MspInit+0xb4>)
 80024ea:	f043 0302 	orr.w	r3, r3, #2
 80024ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024f0:	4b16      	ldr	r3, [pc, #88]	@ (800254c <HAL_I2C_MspInit+0xb4>)
 80024f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	613b      	str	r3, [r7, #16]
 80024fa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002500:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002504:	2312      	movs	r3, #18
 8002506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002510:	2303      	movs	r3, #3
 8002512:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002516:	2304      	movs	r3, #4
 8002518:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800251c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002520:	4619      	mov	r1, r3
 8002522:	480b      	ldr	r0, [pc, #44]	@ (8002550 <HAL_I2C_MspInit+0xb8>)
 8002524:	f000 ff38 	bl	8003398 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002528:	4b08      	ldr	r3, [pc, #32]	@ (800254c <HAL_I2C_MspInit+0xb4>)
 800252a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252c:	4a07      	ldr	r2, [pc, #28]	@ (800254c <HAL_I2C_MspInit+0xb4>)
 800252e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002532:	6593      	str	r3, [r2, #88]	@ 0x58
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <HAL_I2C_MspInit+0xb4>)
 8002536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002538:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002540:	bf00      	nop
 8002542:	37b0      	adds	r7, #176	@ 0xb0
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40005400 	.word	0x40005400
 800254c:	40021000 	.word	0x40021000
 8002550:	48000400 	.word	0x48000400

08002554 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08e      	sub	sp, #56	@ 0x38
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a6f      	ldr	r2, [pc, #444]	@ (8002730 <HAL_SPI_MspInit+0x1dc>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d17b      	bne.n	800266e <HAL_SPI_MspInit+0x11a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002576:	4b6f      	ldr	r3, [pc, #444]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800257a:	4a6e      	ldr	r2, [pc, #440]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 800257c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002580:	6613      	str	r3, [r2, #96]	@ 0x60
 8002582:	4b6c      	ldr	r3, [pc, #432]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002586:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800258a:	623b      	str	r3, [r7, #32]
 800258c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	4b69      	ldr	r3, [pc, #420]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002592:	4a68      	ldr	r2, [pc, #416]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800259a:	4b66      	ldr	r3, [pc, #408]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 800259c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	61fb      	str	r3, [r7, #28]
 80025a4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80025a6:	23e0      	movs	r3, #224	@ 0xe0
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025aa:	2302      	movs	r3, #2
 80025ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b2:	2303      	movs	r3, #3
 80025b4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025b6:	2305      	movs	r3, #5
 80025b8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025be:	4619      	mov	r1, r3
 80025c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025c4:	f000 fee8 	bl	8003398 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80025c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025ca:	4a5c      	ldr	r2, [pc, #368]	@ (800273c <HAL_SPI_MspInit+0x1e8>)
 80025cc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80025ce:	4b5a      	ldr	r3, [pc, #360]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025d4:	4b58      	ldr	r3, [pc, #352]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025da:	4b57      	ldr	r3, [pc, #348]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025dc:	2200      	movs	r2, #0
 80025de:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025e0:	4b55      	ldr	r3, [pc, #340]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025e2:	2280      	movs	r2, #128	@ 0x80
 80025e4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025e6:	4b54      	ldr	r3, [pc, #336]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ec:	4b52      	ldr	r3, [pc, #328]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80025f2:	4b51      	ldr	r3, [pc, #324]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025f8:	4b4f      	ldr	r3, [pc, #316]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80025fe:	484e      	ldr	r0, [pc, #312]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 8002600:	f000 fcd2 	bl	8002fa8 <HAL_DMA_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800260a:	f7ff f9b1 	bl	8001970 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a49      	ldr	r2, [pc, #292]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 8002612:	659a      	str	r2, [r3, #88]	@ 0x58
 8002614:	4a48      	ldr	r2, [pc, #288]	@ (8002738 <HAL_SPI_MspInit+0x1e4>)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800261a:	4b49      	ldr	r3, [pc, #292]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 800261c:	4a49      	ldr	r2, [pc, #292]	@ (8002744 <HAL_SPI_MspInit+0x1f0>)
 800261e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002620:	4b47      	ldr	r3, [pc, #284]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002622:	2201      	movs	r2, #1
 8002624:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002626:	4b46      	ldr	r3, [pc, #280]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002628:	2210      	movs	r2, #16
 800262a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800262c:	4b44      	ldr	r3, [pc, #272]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002632:	4b43      	ldr	r3, [pc, #268]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002634:	2280      	movs	r2, #128	@ 0x80
 8002636:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002638:	4b41      	ldr	r3, [pc, #260]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 800263a:	2200      	movs	r2, #0
 800263c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800263e:	4b40      	ldr	r3, [pc, #256]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002644:	4b3e      	ldr	r3, [pc, #248]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800264a:	4b3d      	ldr	r3, [pc, #244]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 800264c:	2200      	movs	r2, #0
 800264e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002650:	483b      	ldr	r0, [pc, #236]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002652:	f000 fca9 	bl	8002fa8 <HAL_DMA_Init>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 800265c:	f7ff f988 	bl	8001970 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a37      	ldr	r2, [pc, #220]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002664:	655a      	str	r2, [r3, #84]	@ 0x54
 8002666:	4a36      	ldr	r2, [pc, #216]	@ (8002740 <HAL_SPI_MspInit+0x1ec>)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 800266c:	e05c      	b.n	8002728 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI2)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a35      	ldr	r2, [pc, #212]	@ (8002748 <HAL_SPI_MspInit+0x1f4>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d129      	bne.n	80026cc <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002678:	4b2e      	ldr	r3, [pc, #184]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 800267a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800267c:	4a2d      	ldr	r2, [pc, #180]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 800267e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002682:	6593      	str	r3, [r2, #88]	@ 0x58
 8002684:	4b2b      	ldr	r3, [pc, #172]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002688:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002690:	4b28      	ldr	r3, [pc, #160]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002694:	4a27      	ldr	r2, [pc, #156]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 8002696:	f043 0302 	orr.w	r3, r3, #2
 800269a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800269c:	4b25      	ldr	r3, [pc, #148]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 800269e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80026a8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ae:	2302      	movs	r3, #2
 80026b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b6:	2303      	movs	r3, #3
 80026b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026ba:	2305      	movs	r3, #5
 80026bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026c2:	4619      	mov	r1, r3
 80026c4:	4821      	ldr	r0, [pc, #132]	@ (800274c <HAL_SPI_MspInit+0x1f8>)
 80026c6:	f000 fe67 	bl	8003398 <HAL_GPIO_Init>
}
 80026ca:	e02d      	b.n	8002728 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI3)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002750 <HAL_SPI_MspInit+0x1fc>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d128      	bne.n	8002728 <HAL_SPI_MspInit+0x1d4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026d6:	4b17      	ldr	r3, [pc, #92]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 80026d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026da:	4a16      	ldr	r2, [pc, #88]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 80026dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80026e2:	4b14      	ldr	r3, [pc, #80]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 80026e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026ea:	613b      	str	r3, [r7, #16]
 80026ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ee:	4b11      	ldr	r3, [pc, #68]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 80026f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f2:	4a10      	ldr	r2, [pc, #64]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 80026f4:	f043 0304 	orr.w	r3, r3, #4
 80026f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002734 <HAL_SPI_MspInit+0x1e0>)
 80026fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fe:	f003 0304 	and.w	r3, r3, #4
 8002702:	60fb      	str	r3, [r7, #12]
 8002704:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002706:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800270a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270c:	2302      	movs	r3, #2
 800270e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002714:	2303      	movs	r3, #3
 8002716:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002718:	2306      	movs	r3, #6
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800271c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002720:	4619      	mov	r1, r3
 8002722:	480c      	ldr	r0, [pc, #48]	@ (8002754 <HAL_SPI_MspInit+0x200>)
 8002724:	f000 fe38 	bl	8003398 <HAL_GPIO_Init>
}
 8002728:	bf00      	nop
 800272a:	3738      	adds	r7, #56	@ 0x38
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40013000 	.word	0x40013000
 8002734:	40021000 	.word	0x40021000
 8002738:	20000208 	.word	0x20000208
 800273c:	4002001c 	.word	0x4002001c
 8002740:	20000250 	.word	0x20000250
 8002744:	40020030 	.word	0x40020030
 8002748:	40003800 	.word	0x40003800
 800274c:	48000400 	.word	0x48000400
 8002750:	40003c00 	.word	0x40003c00
 8002754:	48000800 	.word	0x48000800

08002758 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a1a      	ldr	r2, [pc, #104]	@ (80027d0 <HAL_TIM_Base_MspInit+0x78>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d114      	bne.n	8002794 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800276a:	4b1a      	ldr	r3, [pc, #104]	@ (80027d4 <HAL_TIM_Base_MspInit+0x7c>)
 800276c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276e:	4a19      	ldr	r2, [pc, #100]	@ (80027d4 <HAL_TIM_Base_MspInit+0x7c>)
 8002770:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002774:	6613      	str	r3, [r2, #96]	@ 0x60
 8002776:	4b17      	ldr	r3, [pc, #92]	@ (80027d4 <HAL_TIM_Base_MspInit+0x7c>)
 8002778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800277a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8002782:	2200      	movs	r2, #0
 8002784:	2100      	movs	r1, #0
 8002786:	201a      	movs	r0, #26
 8002788:	f000 fbd7 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800278c:	201a      	movs	r0, #26
 800278e:	f000 fbf0 	bl	8002f72 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002792:	e018      	b.n	80027c6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800279c:	d113      	bne.n	80027c6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800279e:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <HAL_TIM_Base_MspInit+0x7c>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	4a0c      	ldr	r2, [pc, #48]	@ (80027d4 <HAL_TIM_Base_MspInit+0x7c>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80027aa:	4b0a      	ldr	r3, [pc, #40]	@ (80027d4 <HAL_TIM_Base_MspInit+0x7c>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	60bb      	str	r3, [r7, #8]
 80027b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027b6:	2200      	movs	r2, #0
 80027b8:	2100      	movs	r1, #0
 80027ba:	201c      	movs	r0, #28
 80027bc:	f000 fbbd 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027c0:	201c      	movs	r0, #28
 80027c2:	f000 fbd6 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 80027c6:	bf00      	nop
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	40021000 	.word	0x40021000

080027d8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	@ 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0314 	add.w	r3, r7, #20
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002864 <HAL_TIM_Encoder_MspInit+0x8c>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d12f      	bne.n	800285a <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x90>)
 80027fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x90>)
 8002800:	f043 0302 	orr.w	r3, r3, #2
 8002804:	6593      	str	r3, [r2, #88]	@ 0x58
 8002806:	4b18      	ldr	r3, [pc, #96]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x90>)
 8002808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	613b      	str	r3, [r7, #16]
 8002810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002812:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x90>)
 8002814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002816:	4a14      	ldr	r2, [pc, #80]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x90>)
 8002818:	f043 0304 	orr.w	r3, r3, #4
 800281c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800281e:	4b12      	ldr	r3, [pc, #72]	@ (8002868 <HAL_TIM_Encoder_MspInit+0x90>)
 8002820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002822:	f003 0304 	and.w	r3, r3, #4
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800282a:	23c0      	movs	r3, #192	@ 0xc0
 800282c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282e:	2302      	movs	r3, #2
 8002830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002836:	2300      	movs	r3, #0
 8002838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800283a:	2302      	movs	r3, #2
 800283c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800283e:	f107 0314 	add.w	r3, r7, #20
 8002842:	4619      	mov	r1, r3
 8002844:	4809      	ldr	r0, [pc, #36]	@ (800286c <HAL_TIM_Encoder_MspInit+0x94>)
 8002846:	f000 fda7 	bl	8003398 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	2100      	movs	r1, #0
 800284e:	201d      	movs	r0, #29
 8002850:	f000 fb73 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002854:	201d      	movs	r0, #29
 8002856:	f000 fb8c 	bl	8002f72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800285a:	bf00      	nop
 800285c:	3728      	adds	r7, #40	@ 0x28
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40000400 	.word	0x40000400
 8002868:	40021000 	.word	0x40021000
 800286c:	48000800 	.word	0x48000800

08002870 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b0ae      	sub	sp, #184	@ 0xb8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	2288      	movs	r2, #136	@ 0x88
 800288e:	2100      	movs	r1, #0
 8002890:	4618      	mov	r0, r3
 8002892:	f00a fadf 	bl	800ce54 <memset>
  if(huart->Instance==USART2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a42      	ldr	r2, [pc, #264]	@ (80029a4 <HAL_UART_MspInit+0x134>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d13c      	bne.n	800291a <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80028a0:	2302      	movs	r3, #2
 80028a2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80028a4:	2300      	movs	r3, #0
 80028a6:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	4618      	mov	r0, r3
 80028ae:	f001 fefb 	bl	80046a8 <HAL_RCCEx_PeriphCLKConfig>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028b8:	f7ff f85a 	bl	8001970 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028bc:	4b3a      	ldr	r3, [pc, #232]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 80028be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c0:	4a39      	ldr	r2, [pc, #228]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 80028c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80028c8:	4b37      	ldr	r3, [pc, #220]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 80028ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d0:	61bb      	str	r3, [r7, #24]
 80028d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d4:	4b34      	ldr	r3, [pc, #208]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 80028d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d8:	4a33      	ldr	r2, [pc, #204]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028e0:	4b31      	ldr	r3, [pc, #196]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 80028e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	617b      	str	r3, [r7, #20]
 80028ea:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028ec:	230c      	movs	r3, #12
 80028ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fe:	2303      	movs	r3, #3
 8002900:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002904:	2307      	movs	r3, #7
 8002906:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800290e:	4619      	mov	r1, r3
 8002910:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002914:	f000 fd40 	bl	8003398 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002918:	e03f      	b.n	800299a <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a23      	ldr	r2, [pc, #140]	@ (80029ac <HAL_UART_MspInit+0x13c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d13a      	bne.n	800299a <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002924:	2304      	movs	r3, #4
 8002926:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002928:	2300      	movs	r3, #0
 800292a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800292c:	f107 031c 	add.w	r3, r7, #28
 8002930:	4618      	mov	r0, r3
 8002932:	f001 feb9 	bl	80046a8 <HAL_RCCEx_PeriphCLKConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800293c:	f7ff f818 	bl	8001970 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002940:	4b19      	ldr	r3, [pc, #100]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 8002942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002944:	4a18      	ldr	r2, [pc, #96]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 8002946:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800294a:	6593      	str	r3, [r2, #88]	@ 0x58
 800294c:	4b16      	ldr	r3, [pc, #88]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 800294e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002950:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002954:	613b      	str	r3, [r7, #16]
 8002956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002958:	4b13      	ldr	r3, [pc, #76]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 800295a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295c:	4a12      	ldr	r2, [pc, #72]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 800295e:	f043 0304 	orr.w	r3, r3, #4
 8002962:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002964:	4b10      	ldr	r3, [pc, #64]	@ (80029a8 <HAL_UART_MspInit+0x138>)
 8002966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002970:	2330      	movs	r3, #48	@ 0x30
 8002972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297c:	2300      	movs	r3, #0
 800297e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002982:	2303      	movs	r3, #3
 8002984:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002988:	2307      	movs	r3, #7
 800298a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002992:	4619      	mov	r1, r3
 8002994:	4806      	ldr	r0, [pc, #24]	@ (80029b0 <HAL_UART_MspInit+0x140>)
 8002996:	f000 fcff 	bl	8003398 <HAL_GPIO_Init>
}
 800299a:	bf00      	nop
 800299c:	37b8      	adds	r7, #184	@ 0xb8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40004400 	.word	0x40004400
 80029a8:	40021000 	.word	0x40021000
 80029ac:	40004800 	.word	0x40004800
 80029b0:	48000800 	.word	0x48000800

080029b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <NMI_Handler+0x4>

080029bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <HardFault_Handler+0x4>

080029c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029c8:	bf00      	nop
 80029ca:	e7fd      	b.n	80029c8 <MemManage_Handler+0x4>

080029cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029d0:	bf00      	nop
 80029d2:	e7fd      	b.n	80029d0 <BusFault_Handler+0x4>

080029d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029d8:	bf00      	nop
 80029da:	e7fd      	b.n	80029d8 <UsageFault_Handler+0x4>

080029dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029e0:	bf00      	nop
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ea:	b480      	push	{r7}
 80029ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ee:	bf00      	nop
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a0a:	f000 f977 	bl	8002cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(flow_sensor_Pin);
 8002a16:	2008      	movs	r0, #8
 8002a18:	f000 fe98 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002a24:	4802      	ldr	r0, [pc, #8]	@ (8002a30 <DMA1_Channel2_IRQHandler+0x10>)
 8002a26:	f000 fbd7 	bl	80031d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000208 	.word	0x20000208

08002a34 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002a38:	4802      	ldr	r0, [pc, #8]	@ (8002a44 <DMA1_Channel3_IRQHandler+0x10>)
 8002a3a:	f000 fbcd 	bl	80031d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000250 	.word	0x20000250

08002a48 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(dial_btn_Pin);
 8002a4c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002a50:	f000 fe7c 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002a54:	bf00      	nop
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a5c:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002a5e:	f004 f807 	bl	8006a70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000298 	.word	0x20000298

08002a6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a70:	4802      	ldr	r0, [pc, #8]	@ (8002a7c <TIM2_IRQHandler+0x10>)
 8002a72:	f003 fffd 	bl	8006a70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200002e4 	.word	0x200002e4

08002a80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a84:	4802      	ldr	r0, [pc, #8]	@ (8002a90 <TIM3_IRQHandler+0x10>)
 8002a86:	f003 fff3 	bl	8006a70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000330 	.word	0x20000330

08002a94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(pipe_temp_fault_Pin);
 8002a98:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002a9c:	f000 fe56 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(igbt_temp_fault_Pin);
 8002aa0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002aa4:	f000 fe52 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002aa8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002aac:	f000 fe4e 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(current_fault_Pin);
 8002ab0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002ab4:	f000 fe4a 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}

08002abc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	e00a      	b.n	8002ae4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ace:	f3af 8000 	nop.w
 8002ad2:	4601      	mov	r1, r0
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	1c5a      	adds	r2, r3, #1
 8002ad8:	60ba      	str	r2, [r7, #8]
 8002ada:	b2ca      	uxtb	r2, r1
 8002adc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	dbf0      	blt.n	8002ace <_read+0x12>
  }

  return len;
 8002aec:	687b      	ldr	r3, [r7, #4]
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002afe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
 8002b16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b1e:	605a      	str	r2, [r3, #4]
  return 0;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <_isatty>:

int _isatty(int file)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b36:	2301      	movs	r3, #1
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
	...

08002b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b68:	4a14      	ldr	r2, [pc, #80]	@ (8002bbc <_sbrk+0x5c>)
 8002b6a:	4b15      	ldr	r3, [pc, #84]	@ (8002bc0 <_sbrk+0x60>)
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b74:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <_sbrk+0x64>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b7c:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <_sbrk+0x64>)
 8002b7e:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <_sbrk+0x68>)
 8002b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b82:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <_sbrk+0x64>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4413      	add	r3, r2
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d207      	bcs.n	8002ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b90:	f00a f9be 	bl	800cf10 <__errno>
 8002b94:	4603      	mov	r3, r0
 8002b96:	220c      	movs	r2, #12
 8002b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9e:	e009      	b.n	8002bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ba0:	4b08      	ldr	r3, [pc, #32]	@ (8002bc4 <_sbrk+0x64>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ba6:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <_sbrk+0x64>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	4a05      	ldr	r2, [pc, #20]	@ (8002bc4 <_sbrk+0x64>)
 8002bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20018000 	.word	0x20018000
 8002bc0:	00000400 	.word	0x00000400
 8002bc4:	200008d4 	.word	0x200008d4
 8002bc8:	20001410 	.word	0x20001410

08002bcc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002bd0:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <SystemInit+0x20>)
 8002bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd6:	4a05      	ldr	r2, [pc, #20]	@ (8002bec <SystemInit+0x20>)
 8002bd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	e000ed00 	.word	0xe000ed00

08002bf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002bf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c28 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bf4:	f7ff ffea 	bl	8002bcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bf8:	480c      	ldr	r0, [pc, #48]	@ (8002c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <LoopForever+0xe>)
  movs r3, #0
 8002bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c00:	e002      	b.n	8002c08 <LoopCopyDataInit>

08002c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c06:	3304      	adds	r3, #4

08002c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c0c:	d3f9      	bcc.n	8002c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c10:	4c0a      	ldr	r4, [pc, #40]	@ (8002c3c <LoopForever+0x16>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c14:	e001      	b.n	8002c1a <LoopFillZerobss>

08002c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c18:	3204      	adds	r2, #4

08002c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c1c:	d3fb      	bcc.n	8002c16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c1e:	f00a f97d 	bl	800cf1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c22:	f7fe fa3f 	bl	80010a4 <main>

08002c26 <LoopForever>:

LoopForever:
    b LoopForever
 8002c26:	e7fe      	b.n	8002c26 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002c28:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c30:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002c34:	0800fb10 	.word	0x0800fb10
  ldr r2, =_sbss
 8002c38:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002c3c:	2000140c 	.word	0x2000140c

08002c40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c40:	e7fe      	b.n	8002c40 <ADC1_2_IRQHandler>
	...

08002c44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c80 <HAL_Init+0x3c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a0b      	ldr	r2, [pc, #44]	@ (8002c80 <HAL_Init+0x3c>)
 8002c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c58:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c5a:	2003      	movs	r0, #3
 8002c5c:	f000 f962 	bl	8002f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c60:	2000      	movs	r0, #0
 8002c62:	f000 f80f 	bl	8002c84 <HAL_InitTick>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	71fb      	strb	r3, [r7, #7]
 8002c70:	e001      	b.n	8002c76 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c72:	f7ff fbed 	bl	8002450 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c76:	79fb      	ldrb	r3, [r7, #7]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40022000 	.word	0x40022000

08002c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002c90:	4b17      	ldr	r3, [pc, #92]	@ (8002cf0 <HAL_InitTick+0x6c>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d023      	beq.n	8002ce0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002c98:	4b16      	ldr	r3, [pc, #88]	@ (8002cf4 <HAL_InitTick+0x70>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <HAL_InitTick+0x6c>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f96d 	bl	8002f8e <HAL_SYSTICK_Config>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10f      	bne.n	8002cda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b0f      	cmp	r3, #15
 8002cbe:	d809      	bhi.n	8002cd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc8:	f000 f937 	bl	8002f3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8002cf8 <HAL_InitTick+0x74>)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6013      	str	r3, [r2, #0]
 8002cd2:	e007      	b.n	8002ce4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	73fb      	strb	r3, [r7, #15]
 8002cd8:	e004      	b.n	8002ce4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	73fb      	strb	r3, [r7, #15]
 8002cde:	e001      	b.n	8002ce4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000008 	.word	0x20000008
 8002cf4:	20000000 	.word	0x20000000
 8002cf8:	20000004 	.word	0x20000004

08002cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <HAL_IncTick+0x20>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_IncTick+0x24>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	4a04      	ldr	r2, [pc, #16]	@ (8002d20 <HAL_IncTick+0x24>)
 8002d0e:	6013      	str	r3, [r2, #0]
}
 8002d10:	bf00      	nop
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000008 	.word	0x20000008
 8002d20:	200008d8 	.word	0x200008d8

08002d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  return uwTick;
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <HAL_GetTick+0x14>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	200008d8 	.word	0x200008d8

08002d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d44:	f7ff ffee 	bl	8002d24 <HAL_GetTick>
 8002d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d54:	d005      	beq.n	8002d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002d56:	4b0a      	ldr	r3, [pc, #40]	@ (8002d80 <HAL_Delay+0x44>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4413      	add	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d62:	bf00      	nop
 8002d64:	f7ff ffde 	bl	8002d24 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d8f7      	bhi.n	8002d64 <HAL_Delay+0x28>
  {
  }
}
 8002d74:	bf00      	nop
 8002d76:	bf00      	nop
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000008 	.word	0x20000008

08002d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d94:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da0:	4013      	ands	r3, r2
 8002da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002db6:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	60d3      	str	r3, [r2, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd0:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <__NVIC_GetPriorityGrouping+0x18>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	0a1b      	lsrs	r3, r3, #8
 8002dd6:	f003 0307 	and.w	r3, r3, #7
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	db0b      	blt.n	8002e12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	f003 021f 	and.w	r2, r3, #31
 8002e00:	4907      	ldr	r1, [pc, #28]	@ (8002e20 <__NVIC_EnableIRQ+0x38>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	2001      	movs	r0, #1
 8002e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	e000e100 	.word	0xe000e100

08002e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	6039      	str	r1, [r7, #0]
 8002e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	db0a      	blt.n	8002e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	b2da      	uxtb	r2, r3
 8002e3c:	490c      	ldr	r1, [pc, #48]	@ (8002e70 <__NVIC_SetPriority+0x4c>)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	0112      	lsls	r2, r2, #4
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	440b      	add	r3, r1
 8002e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e4c:	e00a      	b.n	8002e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	4908      	ldr	r1, [pc, #32]	@ (8002e74 <__NVIC_SetPriority+0x50>)
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	3b04      	subs	r3, #4
 8002e5c:	0112      	lsls	r2, r2, #4
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	440b      	add	r3, r1
 8002e62:	761a      	strb	r2, [r3, #24]
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000e100 	.word	0xe000e100
 8002e74:	e000ed00 	.word	0xe000ed00

08002e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b089      	sub	sp, #36	@ 0x24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f1c3 0307 	rsb	r3, r3, #7
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	bf28      	it	cs
 8002e96:	2304      	movcs	r3, #4
 8002e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	2b06      	cmp	r3, #6
 8002ea0:	d902      	bls.n	8002ea8 <NVIC_EncodePriority+0x30>
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3b03      	subs	r3, #3
 8002ea6:	e000      	b.n	8002eaa <NVIC_EncodePriority+0x32>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eac:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	401a      	ands	r2, r3
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eca:	43d9      	mvns	r1, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed0:	4313      	orrs	r3, r2
         );
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3724      	adds	r7, #36	@ 0x24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
	...

08002ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ef0:	d301      	bcc.n	8002ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00f      	b.n	8002f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f20 <SysTick_Config+0x40>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002efe:	210f      	movs	r1, #15
 8002f00:	f04f 30ff 	mov.w	r0, #4294967295
 8002f04:	f7ff ff8e 	bl	8002e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f08:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <SysTick_Config+0x40>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f0e:	4b04      	ldr	r3, [pc, #16]	@ (8002f20 <SysTick_Config+0x40>)
 8002f10:	2207      	movs	r2, #7
 8002f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	e000e010 	.word	0xe000e010

08002f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff ff29 	bl	8002d84 <__NVIC_SetPriorityGrouping>
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b086      	sub	sp, #24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	4603      	mov	r3, r0
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f4c:	f7ff ff3e 	bl	8002dcc <__NVIC_GetPriorityGrouping>
 8002f50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	6978      	ldr	r0, [r7, #20]
 8002f58:	f7ff ff8e 	bl	8002e78 <NVIC_EncodePriority>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff ff5d 	bl	8002e24 <__NVIC_SetPriority>
}
 8002f6a:	bf00      	nop
 8002f6c:	3718      	adds	r7, #24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	4603      	mov	r3, r0
 8002f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff31 	bl	8002de8 <__NVIC_EnableIRQ>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffa2 	bl	8002ee0 <SysTick_Config>
 8002f9c:	4603      	mov	r3, r0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e098      	b.n	80030ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	4b4d      	ldr	r3, [pc, #308]	@ (80030f8 <HAL_DMA_Init+0x150>)
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d80f      	bhi.n	8002fe6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	4b4b      	ldr	r3, [pc, #300]	@ (80030fc <HAL_DMA_Init+0x154>)
 8002fce:	4413      	add	r3, r2
 8002fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8003100 <HAL_DMA_Init+0x158>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	091b      	lsrs	r3, r3, #4
 8002fd8:	009a      	lsls	r2, r3, #2
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a48      	ldr	r2, [pc, #288]	@ (8003104 <HAL_DMA_Init+0x15c>)
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002fe4:	e00e      	b.n	8003004 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	4b46      	ldr	r3, [pc, #280]	@ (8003108 <HAL_DMA_Init+0x160>)
 8002fee:	4413      	add	r3, r2
 8002ff0:	4a43      	ldr	r2, [pc, #268]	@ (8003100 <HAL_DMA_Init+0x158>)
 8002ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	009a      	lsls	r2, r3, #2
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a42      	ldr	r2, [pc, #264]	@ (800310c <HAL_DMA_Init+0x164>)
 8003002:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800301a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800301e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003028:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003034:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003040:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	4313      	orrs	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800305e:	d039      	beq.n	80030d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003064:	4a27      	ldr	r2, [pc, #156]	@ (8003104 <HAL_DMA_Init+0x15c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d11a      	bne.n	80030a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800306a:	4b29      	ldr	r3, [pc, #164]	@ (8003110 <HAL_DMA_Init+0x168>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003072:	f003 031c 	and.w	r3, r3, #28
 8003076:	210f      	movs	r1, #15
 8003078:	fa01 f303 	lsl.w	r3, r1, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	4924      	ldr	r1, [pc, #144]	@ (8003110 <HAL_DMA_Init+0x168>)
 8003080:	4013      	ands	r3, r2
 8003082:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003084:	4b22      	ldr	r3, [pc, #136]	@ (8003110 <HAL_DMA_Init+0x168>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003090:	f003 031c 	and.w	r3, r3, #28
 8003094:	fa01 f303 	lsl.w	r3, r1, r3
 8003098:	491d      	ldr	r1, [pc, #116]	@ (8003110 <HAL_DMA_Init+0x168>)
 800309a:	4313      	orrs	r3, r2
 800309c:	600b      	str	r3, [r1, #0]
 800309e:	e019      	b.n	80030d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80030a0:	4b1c      	ldr	r3, [pc, #112]	@ (8003114 <HAL_DMA_Init+0x16c>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a8:	f003 031c 	and.w	r3, r3, #28
 80030ac:	210f      	movs	r1, #15
 80030ae:	fa01 f303 	lsl.w	r3, r1, r3
 80030b2:	43db      	mvns	r3, r3
 80030b4:	4917      	ldr	r1, [pc, #92]	@ (8003114 <HAL_DMA_Init+0x16c>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80030ba:	4b16      	ldr	r3, [pc, #88]	@ (8003114 <HAL_DMA_Init+0x16c>)
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6859      	ldr	r1, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c6:	f003 031c 	and.w	r3, r3, #28
 80030ca:	fa01 f303 	lsl.w	r3, r1, r3
 80030ce:	4911      	ldr	r1, [pc, #68]	@ (8003114 <HAL_DMA_Init+0x16c>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	40020407 	.word	0x40020407
 80030fc:	bffdfff8 	.word	0xbffdfff8
 8003100:	cccccccd 	.word	0xcccccccd
 8003104:	40020000 	.word	0x40020000
 8003108:	bffdfbf8 	.word	0xbffdfbf8
 800310c:	40020400 	.word	0x40020400
 8003110:	400200a8 	.word	0x400200a8
 8003114:	400204a8 	.word	0x400204a8

08003118 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
 8003124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003130:	2b01      	cmp	r3, #1
 8003132:	d101      	bne.n	8003138 <HAL_DMA_Start_IT+0x20>
 8003134:	2302      	movs	r3, #2
 8003136:	e04b      	b.n	80031d0 <HAL_DMA_Start_IT+0xb8>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b01      	cmp	r3, #1
 800314a:	d13a      	bne.n	80031c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2202      	movs	r2, #2
 8003150:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0201 	bic.w	r2, r2, #1
 8003168:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	68b9      	ldr	r1, [r7, #8]
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f000 f8e0 	bl	8003336 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	2b00      	cmp	r3, #0
 800317c:	d008      	beq.n	8003190 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 020e 	orr.w	r2, r2, #14
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	e00f      	b.n	80031b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0204 	bic.w	r2, r2, #4
 800319e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 020a 	orr.w	r2, r2, #10
 80031ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 0201 	orr.w	r2, r2, #1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	e005      	b.n	80031ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80031ca:	2302      	movs	r3, #2
 80031cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80031ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f4:	f003 031c 	and.w	r3, r3, #28
 80031f8:	2204      	movs	r2, #4
 80031fa:	409a      	lsls	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d026      	beq.n	8003252 <HAL_DMA_IRQHandler+0x7a>
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b00      	cmp	r3, #0
 800320c:	d021      	beq.n	8003252 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0320 	and.w	r3, r3, #32
 8003218:	2b00      	cmp	r3, #0
 800321a:	d107      	bne.n	800322c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 0204 	bic.w	r2, r2, #4
 800322a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003230:	f003 021c 	and.w	r2, r3, #28
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003238:	2104      	movs	r1, #4
 800323a:	fa01 f202 	lsl.w	r2, r1, r2
 800323e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003244:	2b00      	cmp	r3, #0
 8003246:	d071      	beq.n	800332c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003250:	e06c      	b.n	800332c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	f003 031c 	and.w	r3, r3, #28
 800325a:	2202      	movs	r2, #2
 800325c:	409a      	lsls	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4013      	ands	r3, r2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d02e      	beq.n	80032c4 <HAL_DMA_IRQHandler+0xec>
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d029      	beq.n	80032c4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0320 	and.w	r3, r3, #32
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10b      	bne.n	8003296 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 020a 	bic.w	r2, r2, #10
 800328c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329a:	f003 021c 	and.w	r2, r3, #28
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	2102      	movs	r1, #2
 80032a4:	fa01 f202 	lsl.w	r2, r1, r2
 80032a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d038      	beq.n	800332c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80032c2:	e033      	b.n	800332c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c8:	f003 031c 	and.w	r3, r3, #28
 80032cc:	2208      	movs	r2, #8
 80032ce:	409a      	lsls	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d02a      	beq.n	800332e <HAL_DMA_IRQHandler+0x156>
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d025      	beq.n	800332e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 020e 	bic.w	r2, r2, #14
 80032f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f6:	f003 021c 	and.w	r2, r3, #28
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	2101      	movs	r1, #1
 8003300:	fa01 f202 	lsl.w	r2, r1, r2
 8003304:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003320:	2b00      	cmp	r3, #0
 8003322:	d004      	beq.n	800332e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800332c:	bf00      	nop
 800332e:	bf00      	nop
}
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003336:	b480      	push	{r7}
 8003338:	b085      	sub	sp, #20
 800333a:	af00      	add	r7, sp, #0
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	607a      	str	r2, [r7, #4]
 8003342:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003348:	f003 021c 	and.w	r2, r3, #28
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	2101      	movs	r1, #1
 8003352:	fa01 f202 	lsl.w	r2, r1, r2
 8003356:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2b10      	cmp	r3, #16
 8003366:	d108      	bne.n	800337a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003378:	e007      	b.n	800338a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	60da      	str	r2, [r3, #12]
}
 800338a:	bf00      	nop
 800338c:	3714      	adds	r7, #20
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
	...

08003398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003398:	b480      	push	{r7}
 800339a:	b087      	sub	sp, #28
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033a6:	e17f      	b.n	80036a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	2101      	movs	r1, #1
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	fa01 f303 	lsl.w	r3, r1, r3
 80033b4:	4013      	ands	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 8171 	beq.w	80036a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 0303 	and.w	r3, r3, #3
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d005      	beq.n	80033d8 <HAL_GPIO_Init+0x40>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d130      	bne.n	800343a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	2203      	movs	r2, #3
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	4013      	ands	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800340e:	2201      	movs	r2, #1
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	091b      	lsrs	r3, r3, #4
 8003424:	f003 0201 	and.w	r2, r3, #1
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	2b03      	cmp	r3, #3
 8003444:	d118      	bne.n	8003478 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800344c:	2201      	movs	r2, #1
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	43db      	mvns	r3, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4013      	ands	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	08db      	lsrs	r3, r3, #3
 8003462:	f003 0201 	and.w	r2, r3, #1
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	2b03      	cmp	r3, #3
 8003482:	d017      	beq.n	80034b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	2203      	movs	r2, #3
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4013      	ands	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d123      	bne.n	8003508 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	08da      	lsrs	r2, r3, #3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3208      	adds	r2, #8
 80034c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	220f      	movs	r2, #15
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4013      	ands	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	08da      	lsrs	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3208      	adds	r2, #8
 8003502:	6939      	ldr	r1, [r7, #16]
 8003504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	2203      	movs	r2, #3
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4013      	ands	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0203 	and.w	r2, r3, #3
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 80ac 	beq.w	80036a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800354a:	4b5f      	ldr	r3, [pc, #380]	@ (80036c8 <HAL_GPIO_Init+0x330>)
 800354c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800354e:	4a5e      	ldr	r2, [pc, #376]	@ (80036c8 <HAL_GPIO_Init+0x330>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	6613      	str	r3, [r2, #96]	@ 0x60
 8003556:	4b5c      	ldr	r3, [pc, #368]	@ (80036c8 <HAL_GPIO_Init+0x330>)
 8003558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	60bb      	str	r3, [r7, #8]
 8003560:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003562:	4a5a      	ldr	r2, [pc, #360]	@ (80036cc <HAL_GPIO_Init+0x334>)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	089b      	lsrs	r3, r3, #2
 8003568:	3302      	adds	r3, #2
 800356a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	220f      	movs	r2, #15
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4013      	ands	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800358c:	d025      	beq.n	80035da <HAL_GPIO_Init+0x242>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a4f      	ldr	r2, [pc, #316]	@ (80036d0 <HAL_GPIO_Init+0x338>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d01f      	beq.n	80035d6 <HAL_GPIO_Init+0x23e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a4e      	ldr	r2, [pc, #312]	@ (80036d4 <HAL_GPIO_Init+0x33c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d019      	beq.n	80035d2 <HAL_GPIO_Init+0x23a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a4d      	ldr	r2, [pc, #308]	@ (80036d8 <HAL_GPIO_Init+0x340>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d013      	beq.n	80035ce <HAL_GPIO_Init+0x236>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a4c      	ldr	r2, [pc, #304]	@ (80036dc <HAL_GPIO_Init+0x344>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00d      	beq.n	80035ca <HAL_GPIO_Init+0x232>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a4b      	ldr	r2, [pc, #300]	@ (80036e0 <HAL_GPIO_Init+0x348>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d007      	beq.n	80035c6 <HAL_GPIO_Init+0x22e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a4a      	ldr	r2, [pc, #296]	@ (80036e4 <HAL_GPIO_Init+0x34c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d101      	bne.n	80035c2 <HAL_GPIO_Init+0x22a>
 80035be:	2306      	movs	r3, #6
 80035c0:	e00c      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035c2:	2307      	movs	r3, #7
 80035c4:	e00a      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035c6:	2305      	movs	r3, #5
 80035c8:	e008      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035ca:	2304      	movs	r3, #4
 80035cc:	e006      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035ce:	2303      	movs	r3, #3
 80035d0:	e004      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e002      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035da:	2300      	movs	r3, #0
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	f002 0203 	and.w	r2, r2, #3
 80035e2:	0092      	lsls	r2, r2, #2
 80035e4:	4093      	lsls	r3, r2
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80035ec:	4937      	ldr	r1, [pc, #220]	@ (80036cc <HAL_GPIO_Init+0x334>)
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	089b      	lsrs	r3, r3, #2
 80035f2:	3302      	adds	r3, #2
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035fa:	4b3b      	ldr	r3, [pc, #236]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	43db      	mvns	r3, r3
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4013      	ands	r3, r2
 8003608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4313      	orrs	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800361e:	4a32      	ldr	r2, [pc, #200]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003624:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	43db      	mvns	r3, r3
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4313      	orrs	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003648:	4a27      	ldr	r2, [pc, #156]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800364e:	4b26      	ldr	r3, [pc, #152]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	43db      	mvns	r3, r3
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	4013      	ands	r3, r2
 800365c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003672:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003678:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	43db      	mvns	r3, r3
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4013      	ands	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4313      	orrs	r3, r2
 800369a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800369c:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	3301      	adds	r3, #1
 80036a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	fa22 f303 	lsr.w	r3, r2, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f47f ae78 	bne.w	80033a8 <HAL_GPIO_Init+0x10>
  }
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	40021000 	.word	0x40021000
 80036cc:	40010000 	.word	0x40010000
 80036d0:	48000400 	.word	0x48000400
 80036d4:	48000800 	.word	0x48000800
 80036d8:	48000c00 	.word	0x48000c00
 80036dc:	48001000 	.word	0x48001000
 80036e0:	48001400 	.word	0x48001400
 80036e4:	48001800 	.word	0x48001800
 80036e8:	40010400 	.word	0x40010400

080036ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	887b      	ldrh	r3, [r7, #2]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003704:	2301      	movs	r3, #1
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e001      	b.n	800370e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800370a:	2300      	movs	r3, #0
 800370c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800370e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003738:	e002      	b.n	8003740 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003756:	4b08      	ldr	r3, [pc, #32]	@ (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	4013      	ands	r3, r2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d006      	beq.n	8003770 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003762:	4a05      	ldr	r2, [pc, #20]	@ (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003764:	88fb      	ldrh	r3, [r7, #6]
 8003766:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	4618      	mov	r0, r3
 800376c:	f7fd fc16 	bl	8000f9c <HAL_GPIO_EXTI_Callback>
  }
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40010400 	.word	0x40010400

0800377c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e08d      	b.n	80038aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d106      	bne.n	80037a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7fe fe78 	bl	8002498 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2224      	movs	r2, #36	@ 0x24
 80037ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f022 0201 	bic.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d107      	bne.n	80037f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	e006      	b.n	8003804 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003802:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	2b02      	cmp	r3, #2
 800380a:	d108      	bne.n	800381e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800381a:	605a      	str	r2, [r3, #4]
 800381c:	e007      	b.n	800382e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800382c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6812      	ldr	r2, [r2, #0]
 8003838:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800383c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003840:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68da      	ldr	r2, [r3, #12]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003850:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691a      	ldr	r2, [r3, #16]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69d9      	ldr	r1, [r3, #28]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1a      	ldr	r2, [r3, #32]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
 80038ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b20      	cmp	r3, #32
 80038c6:	d138      	bne.n	800393a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d101      	bne.n	80038d6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80038d2:	2302      	movs	r3, #2
 80038d4:	e032      	b.n	800393c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2224      	movs	r2, #36	@ 0x24
 80038e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0201 	bic.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003904:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6819      	ldr	r1, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f042 0201 	orr.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	e000      	b.n	800393c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800393a:	2302      	movs	r3, #2
  }
}
 800393c:	4618      	mov	r0, r3
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b20      	cmp	r3, #32
 800395c:	d139      	bne.n	80039d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003968:	2302      	movs	r3, #2
 800396a:	e033      	b.n	80039d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2224      	movs	r2, #36	@ 0x24
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0201 	bic.w	r2, r2, #1
 800398a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800399a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	021b      	lsls	r3, r3, #8
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f042 0201 	orr.w	r2, r2, #1
 80039bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e000      	b.n	80039d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80039d2:	2302      	movs	r3, #2
  }
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3714      	adds	r7, #20
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80039e4:	4b04      	ldr	r3, [pc, #16]	@ (80039f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40007000 	.word	0x40007000

080039fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a0a:	d130      	bne.n	8003a6e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a0c:	4b23      	ldr	r3, [pc, #140]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a18:	d038      	beq.n	8003a8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a1a:	4b20      	ldr	r3, [pc, #128]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a22:	4a1e      	ldr	r2, [pc, #120]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a28:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2232      	movs	r2, #50	@ 0x32
 8003a30:	fb02 f303 	mul.w	r3, r2, r3
 8003a34:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a36:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3a:	0c9b      	lsrs	r3, r3, #18
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a40:	e002      	b.n	8003a48 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a48:	4b14      	ldr	r3, [pc, #80]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a54:	d102      	bne.n	8003a5c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1f2      	bne.n	8003a42 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a68:	d110      	bne.n	8003a8c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e00f      	b.n	8003a8e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a7a:	d007      	beq.n	8003a8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a7c:	4b07      	ldr	r3, [pc, #28]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a84:	4a05      	ldr	r2, [pc, #20]	@ (8003a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a8a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40007000 	.word	0x40007000
 8003aa0:	20000000 	.word	0x20000000
 8003aa4:	431bde83 	.word	0x431bde83

08003aa8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e3ca      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aba:	4b97      	ldr	r3, [pc, #604]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ac4:	4b94      	ldr	r3, [pc, #592]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0310 	and.w	r3, r3, #16
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f000 80e4 	beq.w	8003ca4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <HAL_RCC_OscConfig+0x4a>
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	2b0c      	cmp	r3, #12
 8003ae6:	f040 808b 	bne.w	8003c00 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	f040 8087 	bne.w	8003c00 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003af2:	4b89      	ldr	r3, [pc, #548]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d005      	beq.n	8003b0a <HAL_RCC_OscConfig+0x62>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e3a2      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1a      	ldr	r2, [r3, #32]
 8003b0e:	4b82      	ldr	r3, [pc, #520]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d004      	beq.n	8003b24 <HAL_RCC_OscConfig+0x7c>
 8003b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b22:	e005      	b.n	8003b30 <HAL_RCC_OscConfig+0x88>
 8003b24:	4b7c      	ldr	r3, [pc, #496]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b2a:	091b      	lsrs	r3, r3, #4
 8003b2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d223      	bcs.n	8003b7c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f000 fd55 	bl	80045e8 <RCC_SetFlashLatencyFromMSIRange>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e383      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b48:	4b73      	ldr	r3, [pc, #460]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a72      	ldr	r2, [pc, #456]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b4e:	f043 0308 	orr.w	r3, r3, #8
 8003b52:	6013      	str	r3, [r2, #0]
 8003b54:	4b70      	ldr	r3, [pc, #448]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	496d      	ldr	r1, [pc, #436]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b66:	4b6c      	ldr	r3, [pc, #432]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	021b      	lsls	r3, r3, #8
 8003b74:	4968      	ldr	r1, [pc, #416]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	604b      	str	r3, [r1, #4]
 8003b7a:	e025      	b.n	8003bc8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b7c:	4b66      	ldr	r3, [pc, #408]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a65      	ldr	r2, [pc, #404]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b82:	f043 0308 	orr.w	r3, r3, #8
 8003b86:	6013      	str	r3, [r2, #0]
 8003b88:	4b63      	ldr	r3, [pc, #396]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	4960      	ldr	r1, [pc, #384]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b9a:	4b5f      	ldr	r3, [pc, #380]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	021b      	lsls	r3, r3, #8
 8003ba8:	495b      	ldr	r1, [pc, #364]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d109      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f000 fd15 	bl	80045e8 <RCC_SetFlashLatencyFromMSIRange>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e343      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bc8:	f000 fc4a 	bl	8004460 <HAL_RCC_GetSysClockFreq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4b52      	ldr	r3, [pc, #328]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	091b      	lsrs	r3, r3, #4
 8003bd4:	f003 030f 	and.w	r3, r3, #15
 8003bd8:	4950      	ldr	r1, [pc, #320]	@ (8003d1c <HAL_RCC_OscConfig+0x274>)
 8003bda:	5ccb      	ldrb	r3, [r1, r3]
 8003bdc:	f003 031f 	and.w	r3, r3, #31
 8003be0:	fa22 f303 	lsr.w	r3, r2, r3
 8003be4:	4a4e      	ldr	r2, [pc, #312]	@ (8003d20 <HAL_RCC_OscConfig+0x278>)
 8003be6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003be8:	4b4e      	ldr	r3, [pc, #312]	@ (8003d24 <HAL_RCC_OscConfig+0x27c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff f849 	bl	8002c84 <HAL_InitTick>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003bf6:	7bfb      	ldrb	r3, [r7, #15]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d052      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
 8003bfe:	e327      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d032      	beq.n	8003c6e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c08:	4b43      	ldr	r3, [pc, #268]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a42      	ldr	r2, [pc, #264]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c14:	f7ff f886 	bl	8002d24 <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c1c:	f7ff f882 	bl	8002d24 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e310      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0f0      	beq.n	8003c1c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c3a:	4b37      	ldr	r3, [pc, #220]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a36      	ldr	r2, [pc, #216]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c40:	f043 0308 	orr.w	r3, r3, #8
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	4b34      	ldr	r3, [pc, #208]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	4931      	ldr	r1, [pc, #196]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c58:	4b2f      	ldr	r3, [pc, #188]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	021b      	lsls	r3, r3, #8
 8003c66:	492c      	ldr	r1, [pc, #176]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]
 8003c6c:	e01a      	b.n	8003ca4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a29      	ldr	r2, [pc, #164]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c74:	f023 0301 	bic.w	r3, r3, #1
 8003c78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c7a:	f7ff f853 	bl	8002d24 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c82:	f7ff f84f 	bl	8002d24 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e2dd      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c94:	4b20      	ldr	r3, [pc, #128]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f0      	bne.n	8003c82 <HAL_RCC_OscConfig+0x1da>
 8003ca0:	e000      	b.n	8003ca4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ca2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d074      	beq.n	8003d9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d005      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x21a>
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	2b0c      	cmp	r3, #12
 8003cba:	d10e      	bne.n	8003cda <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d10b      	bne.n	8003cda <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc2:	4b15      	ldr	r3, [pc, #84]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d064      	beq.n	8003d98 <HAL_RCC_OscConfig+0x2f0>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d160      	bne.n	8003d98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e2ba      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x24a>
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a0b      	ldr	r2, [pc, #44]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cee:	6013      	str	r3, [r2, #0]
 8003cf0:	e026      	b.n	8003d40 <HAL_RCC_OscConfig+0x298>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cfa:	d115      	bne.n	8003d28 <HAL_RCC_OscConfig+0x280>
 8003cfc:	4b06      	ldr	r3, [pc, #24]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a05      	ldr	r2, [pc, #20]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003d02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d06:	6013      	str	r3, [r2, #0]
 8003d08:	4b03      	ldr	r3, [pc, #12]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a02      	ldr	r2, [pc, #8]	@ (8003d18 <HAL_RCC_OscConfig+0x270>)
 8003d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	e014      	b.n	8003d40 <HAL_RCC_OscConfig+0x298>
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	0800f600 	.word	0x0800f600
 8003d20:	20000000 	.word	0x20000000
 8003d24:	20000004 	.word	0x20000004
 8003d28:	4ba0      	ldr	r3, [pc, #640]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a9f      	ldr	r2, [pc, #636]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d32:	6013      	str	r3, [r2, #0]
 8003d34:	4b9d      	ldr	r3, [pc, #628]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a9c      	ldr	r2, [pc, #624]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d013      	beq.n	8003d70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d48:	f7fe ffec 	bl	8002d24 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d50:	f7fe ffe8 	bl	8002d24 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b64      	cmp	r3, #100	@ 0x64
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e276      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d62:	4b92      	ldr	r3, [pc, #584]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0x2a8>
 8003d6e:	e014      	b.n	8003d9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7fe ffd8 	bl	8002d24 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d78:	f7fe ffd4 	bl	8002d24 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	@ 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e262      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d8a:	4b88      	ldr	r3, [pc, #544]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1f0      	bne.n	8003d78 <HAL_RCC_OscConfig+0x2d0>
 8003d96:	e000      	b.n	8003d9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d060      	beq.n	8003e68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	d005      	beq.n	8003db8 <HAL_RCC_OscConfig+0x310>
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	2b0c      	cmp	r3, #12
 8003db0:	d119      	bne.n	8003de6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d116      	bne.n	8003de6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db8:	4b7c      	ldr	r3, [pc, #496]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d005      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x328>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e23f      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd0:	4b76      	ldr	r3, [pc, #472]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	061b      	lsls	r3, r3, #24
 8003dde:	4973      	ldr	r1, [pc, #460]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003de4:	e040      	b.n	8003e68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d023      	beq.n	8003e36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dee:	4b6f      	ldr	r3, [pc, #444]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a6e      	ldr	r2, [pc, #440]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfa:	f7fe ff93 	bl	8002d24 <HAL_GetTick>
 8003dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e00:	e008      	b.n	8003e14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e02:	f7fe ff8f 	bl	8002d24 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e21d      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e14:	4b65      	ldr	r3, [pc, #404]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0f0      	beq.n	8003e02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e20:	4b62      	ldr	r3, [pc, #392]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	495f      	ldr	r1, [pc, #380]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	604b      	str	r3, [r1, #4]
 8003e34:	e018      	b.n	8003e68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e36:	4b5d      	ldr	r3, [pc, #372]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a5c      	ldr	r2, [pc, #368]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e42:	f7fe ff6f 	bl	8002d24 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e48:	e008      	b.n	8003e5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e4a:	f7fe ff6b 	bl	8002d24 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e1f9      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e5c:	4b53      	ldr	r3, [pc, #332]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1f0      	bne.n	8003e4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0308 	and.w	r3, r3, #8
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d03c      	beq.n	8003eee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d01c      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e82:	4a4a      	ldr	r2, [pc, #296]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003e84:	f043 0301 	orr.w	r3, r3, #1
 8003e88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e8c:	f7fe ff4a 	bl	8002d24 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e94:	f7fe ff46 	bl	8002d24 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e1d4      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ea6:	4b41      	ldr	r3, [pc, #260]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0ef      	beq.n	8003e94 <HAL_RCC_OscConfig+0x3ec>
 8003eb4:	e01b      	b.n	8003eee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ebc:	4a3b      	ldr	r2, [pc, #236]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003ebe:	f023 0301 	bic.w	r3, r3, #1
 8003ec2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec6:	f7fe ff2d 	bl	8002d24 <HAL_GetTick>
 8003eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ecc:	e008      	b.n	8003ee0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ece:	f7fe ff29 	bl	8002d24 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e1b7      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ee0:	4b32      	ldr	r3, [pc, #200]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1ef      	bne.n	8003ece <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 80a6 	beq.w	8004048 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003efc:	2300      	movs	r3, #0
 8003efe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f00:	4b2a      	ldr	r3, [pc, #168]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10d      	bne.n	8003f28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f0c:	4b27      	ldr	r3, [pc, #156]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f10:	4a26      	ldr	r2, [pc, #152]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f16:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f18:	4b24      	ldr	r3, [pc, #144]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f20:	60bb      	str	r3, [r7, #8]
 8003f22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f24:	2301      	movs	r3, #1
 8003f26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f28:	4b21      	ldr	r3, [pc, #132]	@ (8003fb0 <HAL_RCC_OscConfig+0x508>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d118      	bne.n	8003f66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f34:	4b1e      	ldr	r3, [pc, #120]	@ (8003fb0 <HAL_RCC_OscConfig+0x508>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a1d      	ldr	r2, [pc, #116]	@ (8003fb0 <HAL_RCC_OscConfig+0x508>)
 8003f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f40:	f7fe fef0 	bl	8002d24 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f48:	f7fe feec 	bl	8002d24 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e17a      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <HAL_RCC_OscConfig+0x508>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d108      	bne.n	8003f80 <HAL_RCC_OscConfig+0x4d8>
 8003f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f74:	4a0d      	ldr	r2, [pc, #52]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f76:	f043 0301 	orr.w	r3, r3, #1
 8003f7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f7e:	e029      	b.n	8003fd4 <HAL_RCC_OscConfig+0x52c>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b05      	cmp	r3, #5
 8003f86:	d115      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x50c>
 8003f88:	4b08      	ldr	r3, [pc, #32]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8e:	4a07      	ldr	r2, [pc, #28]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f90:	f043 0304 	orr.w	r3, r3, #4
 8003f94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f98:	4b04      	ldr	r3, [pc, #16]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9e:	4a03      	ldr	r2, [pc, #12]	@ (8003fac <HAL_RCC_OscConfig+0x504>)
 8003fa0:	f043 0301 	orr.w	r3, r3, #1
 8003fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fa8:	e014      	b.n	8003fd4 <HAL_RCC_OscConfig+0x52c>
 8003faa:	bf00      	nop
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	40007000 	.word	0x40007000
 8003fb4:	4b9c      	ldr	r3, [pc, #624]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8003fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fba:	4a9b      	ldr	r2, [pc, #620]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8003fbc:	f023 0301 	bic.w	r3, r3, #1
 8003fc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fc4:	4b98      	ldr	r3, [pc, #608]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8003fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fca:	4a97      	ldr	r2, [pc, #604]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8003fcc:	f023 0304 	bic.w	r3, r3, #4
 8003fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d016      	beq.n	800400a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fdc:	f7fe fea2 	bl	8002d24 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fe2:	e00a      	b.n	8003ffa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe4:	f7fe fe9e 	bl	8002d24 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e12a      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ffa:	4b8b      	ldr	r3, [pc, #556]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8003ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d0ed      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x53c>
 8004008:	e015      	b.n	8004036 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400a:	f7fe fe8b 	bl	8002d24 <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004010:	e00a      	b.n	8004028 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004012:	f7fe fe87 	bl	8002d24 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004020:	4293      	cmp	r3, r2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e113      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004028:	4b7f      	ldr	r3, [pc, #508]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800402a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1ed      	bne.n	8004012 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004036:	7ffb      	ldrb	r3, [r7, #31]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d105      	bne.n	8004048 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800403c:	4b7a      	ldr	r3, [pc, #488]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800403e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004040:	4a79      	ldr	r2, [pc, #484]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8004042:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004046:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 80fe 	beq.w	800424e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004056:	2b02      	cmp	r3, #2
 8004058:	f040 80d0 	bne.w	80041fc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800405c:	4b72      	ldr	r3, [pc, #456]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f003 0203 	and.w	r2, r3, #3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406c:	429a      	cmp	r2, r3
 800406e:	d130      	bne.n	80040d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407a:	3b01      	subs	r3, #1
 800407c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800407e:	429a      	cmp	r2, r3
 8004080:	d127      	bne.n	80040d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800408c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800408e:	429a      	cmp	r2, r3
 8004090:	d11f      	bne.n	80040d2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800409c:	2a07      	cmp	r2, #7
 800409e:	bf14      	ite	ne
 80040a0:	2201      	movne	r2, #1
 80040a2:	2200      	moveq	r2, #0
 80040a4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d113      	bne.n	80040d2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b4:	085b      	lsrs	r3, r3, #1
 80040b6:	3b01      	subs	r3, #1
 80040b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d109      	bne.n	80040d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	085b      	lsrs	r3, r3, #1
 80040ca:	3b01      	subs	r3, #1
 80040cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d06e      	beq.n	80041b0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	2b0c      	cmp	r3, #12
 80040d6:	d069      	beq.n	80041ac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040d8:	4b53      	ldr	r3, [pc, #332]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d105      	bne.n	80040f0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80040e4:	4b50      	ldr	r3, [pc, #320]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e0ad      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80040f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80040fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040fe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004100:	f7fe fe10 	bl	8002d24 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004108:	f7fe fe0c 	bl	8002d24 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e09a      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800411a:	4b43      	ldr	r3, [pc, #268]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004126:	4b40      	ldr	r3, [pc, #256]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	4b40      	ldr	r3, [pc, #256]	@ (800422c <HAL_RCC_OscConfig+0x784>)
 800412c:	4013      	ands	r3, r2
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004136:	3a01      	subs	r2, #1
 8004138:	0112      	lsls	r2, r2, #4
 800413a:	4311      	orrs	r1, r2
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004140:	0212      	lsls	r2, r2, #8
 8004142:	4311      	orrs	r1, r2
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004148:	0852      	lsrs	r2, r2, #1
 800414a:	3a01      	subs	r2, #1
 800414c:	0552      	lsls	r2, r2, #21
 800414e:	4311      	orrs	r1, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004154:	0852      	lsrs	r2, r2, #1
 8004156:	3a01      	subs	r2, #1
 8004158:	0652      	lsls	r2, r2, #25
 800415a:	4311      	orrs	r1, r2
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004160:	0912      	lsrs	r2, r2, #4
 8004162:	0452      	lsls	r2, r2, #17
 8004164:	430a      	orrs	r2, r1
 8004166:	4930      	ldr	r1, [pc, #192]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8004168:	4313      	orrs	r3, r2
 800416a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800416c:	4b2e      	ldr	r3, [pc, #184]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a2d      	ldr	r2, [pc, #180]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8004172:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004176:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004178:	4b2b      	ldr	r3, [pc, #172]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	4a2a      	ldr	r2, [pc, #168]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 800417e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004182:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004184:	f7fe fdce 	bl	8002d24 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800418c:	f7fe fdca 	bl	8002d24 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b02      	cmp	r3, #2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e058      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800419e:	4b22      	ldr	r3, [pc, #136]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f0      	beq.n	800418c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041aa:	e050      	b.n	800424e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e04f      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d148      	bne.n	800424e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a19      	ldr	r2, [pc, #100]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041c8:	4b17      	ldr	r3, [pc, #92]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	4a16      	ldr	r2, [pc, #88]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041d4:	f7fe fda6 	bl	8002d24 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041da:	e008      	b.n	80041ee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041dc:	f7fe fda2 	bl	8002d24 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e030      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0f0      	beq.n	80041dc <HAL_RCC_OscConfig+0x734>
 80041fa:	e028      	b.n	800424e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	2b0c      	cmp	r3, #12
 8004200:	d023      	beq.n	800424a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004202:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a08      	ldr	r2, [pc, #32]	@ (8004228 <HAL_RCC_OscConfig+0x780>)
 8004208:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800420c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420e:	f7fe fd89 	bl	8002d24 <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004214:	e00c      	b.n	8004230 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004216:	f7fe fd85 	bl	8002d24 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d905      	bls.n	8004230 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e013      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
 8004228:	40021000 	.word	0x40021000
 800422c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004230:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <HAL_RCC_OscConfig+0x7b0>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1ec      	bne.n	8004216 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800423c:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <HAL_RCC_OscConfig+0x7b0>)
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	4905      	ldr	r1, [pc, #20]	@ (8004258 <HAL_RCC_OscConfig+0x7b0>)
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <HAL_RCC_OscConfig+0x7b4>)
 8004244:	4013      	ands	r3, r2
 8004246:	60cb      	str	r3, [r1, #12]
 8004248:	e001      	b.n	800424e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3720      	adds	r7, #32
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40021000 	.word	0x40021000
 800425c:	feeefffc 	.word	0xfeeefffc

08004260 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0e7      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004274:	4b75      	ldr	r3, [pc, #468]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d910      	bls.n	80042a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004282:	4b72      	ldr	r3, [pc, #456]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f023 0207 	bic.w	r2, r3, #7
 800428a:	4970      	ldr	r1, [pc, #448]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	4313      	orrs	r3, r2
 8004290:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004292:	4b6e      	ldr	r3, [pc, #440]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d001      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0cf      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d010      	beq.n	80042d2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	4b66      	ldr	r3, [pc, #408]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042bc:	429a      	cmp	r2, r3
 80042be:	d908      	bls.n	80042d2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042c0:	4b63      	ldr	r3, [pc, #396]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	4960      	ldr	r1, [pc, #384]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d04c      	beq.n	8004378 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b03      	cmp	r3, #3
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e6:	4b5a      	ldr	r3, [pc, #360]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d121      	bne.n	8004336 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e0a6      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d107      	bne.n	800430e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042fe:	4b54      	ldr	r3, [pc, #336]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d115      	bne.n	8004336 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e09a      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d107      	bne.n	8004326 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004316:	4b4e      	ldr	r3, [pc, #312]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d109      	bne.n	8004336 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e08e      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004326:	4b4a      	ldr	r3, [pc, #296]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e086      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004336:	4b46      	ldr	r3, [pc, #280]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f023 0203 	bic.w	r2, r3, #3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	4943      	ldr	r1, [pc, #268]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004344:	4313      	orrs	r3, r2
 8004346:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004348:	f7fe fcec 	bl	8002d24 <HAL_GetTick>
 800434c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434e:	e00a      	b.n	8004366 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004350:	f7fe fce8 	bl	8002d24 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435e:	4293      	cmp	r3, r2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e06e      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004366:	4b3a      	ldr	r3, [pc, #232]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f003 020c 	and.w	r2, r3, #12
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	429a      	cmp	r2, r3
 8004376:	d1eb      	bne.n	8004350 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d010      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689a      	ldr	r2, [r3, #8]
 8004388:	4b31      	ldr	r3, [pc, #196]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004390:	429a      	cmp	r2, r3
 8004392:	d208      	bcs.n	80043a6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004394:	4b2e      	ldr	r3, [pc, #184]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	492b      	ldr	r1, [pc, #172]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043a6:	4b29      	ldr	r3, [pc, #164]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d210      	bcs.n	80043d6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b4:	4b25      	ldr	r3, [pc, #148]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f023 0207 	bic.w	r2, r3, #7
 80043bc:	4923      	ldr	r1, [pc, #140]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043c4:	4b21      	ldr	r3, [pc, #132]	@ (800444c <HAL_RCC_ClockConfig+0x1ec>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0307 	and.w	r3, r3, #7
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d001      	beq.n	80043d6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e036      	b.n	8004444 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0304 	and.w	r3, r3, #4
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d008      	beq.n	80043f4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	4918      	ldr	r1, [pc, #96]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d009      	beq.n	8004414 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004400:	4b13      	ldr	r3, [pc, #76]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	4910      	ldr	r1, [pc, #64]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 8004410:	4313      	orrs	r3, r2
 8004412:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004414:	f000 f824 	bl	8004460 <HAL_RCC_GetSysClockFreq>
 8004418:	4602      	mov	r2, r0
 800441a:	4b0d      	ldr	r3, [pc, #52]	@ (8004450 <HAL_RCC_ClockConfig+0x1f0>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	091b      	lsrs	r3, r3, #4
 8004420:	f003 030f 	and.w	r3, r3, #15
 8004424:	490b      	ldr	r1, [pc, #44]	@ (8004454 <HAL_RCC_ClockConfig+0x1f4>)
 8004426:	5ccb      	ldrb	r3, [r1, r3]
 8004428:	f003 031f 	and.w	r3, r3, #31
 800442c:	fa22 f303 	lsr.w	r3, r2, r3
 8004430:	4a09      	ldr	r2, [pc, #36]	@ (8004458 <HAL_RCC_ClockConfig+0x1f8>)
 8004432:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004434:	4b09      	ldr	r3, [pc, #36]	@ (800445c <HAL_RCC_ClockConfig+0x1fc>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4618      	mov	r0, r3
 800443a:	f7fe fc23 	bl	8002c84 <HAL_InitTick>
 800443e:	4603      	mov	r3, r0
 8004440:	72fb      	strb	r3, [r7, #11]

  return status;
 8004442:	7afb      	ldrb	r3, [r7, #11]
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40022000 	.word	0x40022000
 8004450:	40021000 	.word	0x40021000
 8004454:	0800f600 	.word	0x0800f600
 8004458:	20000000 	.word	0x20000000
 800445c:	20000004 	.word	0x20000004

08004460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004460:	b480      	push	{r7}
 8004462:	b089      	sub	sp, #36	@ 0x24
 8004464:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	61fb      	str	r3, [r7, #28]
 800446a:	2300      	movs	r3, #0
 800446c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800446e:	4b3e      	ldr	r3, [pc, #248]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
 8004476:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004478:	4b3b      	ldr	r3, [pc, #236]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f003 0303 	and.w	r3, r3, #3
 8004480:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_RCC_GetSysClockFreq+0x34>
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	2b0c      	cmp	r3, #12
 800448c:	d121      	bne.n	80044d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d11e      	bne.n	80044d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004494:	4b34      	ldr	r3, [pc, #208]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b00      	cmp	r3, #0
 800449e:	d107      	bne.n	80044b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044a0:	4b31      	ldr	r3, [pc, #196]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 80044a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044a6:	0a1b      	lsrs	r3, r3, #8
 80044a8:	f003 030f 	and.w	r3, r3, #15
 80044ac:	61fb      	str	r3, [r7, #28]
 80044ae:	e005      	b.n	80044bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	091b      	lsrs	r3, r3, #4
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044bc:	4a2b      	ldr	r2, [pc, #172]	@ (800456c <HAL_RCC_GetSysClockFreq+0x10c>)
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10d      	bne.n	80044e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044d0:	e00a      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d102      	bne.n	80044de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044d8:	4b25      	ldr	r3, [pc, #148]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x110>)
 80044da:	61bb      	str	r3, [r7, #24]
 80044dc:	e004      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	2b08      	cmp	r3, #8
 80044e2:	d101      	bne.n	80044e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044e4:	4b23      	ldr	r3, [pc, #140]	@ (8004574 <HAL_RCC_GetSysClockFreq+0x114>)
 80044e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	2b0c      	cmp	r3, #12
 80044ec:	d134      	bne.n	8004558 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f003 0303 	and.w	r3, r3, #3
 80044f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d003      	beq.n	8004506 <HAL_RCC_GetSysClockFreq+0xa6>
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d003      	beq.n	800450c <HAL_RCC_GetSysClockFreq+0xac>
 8004504:	e005      	b.n	8004512 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004506:	4b1a      	ldr	r3, [pc, #104]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x110>)
 8004508:	617b      	str	r3, [r7, #20]
      break;
 800450a:	e005      	b.n	8004518 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800450c:	4b19      	ldr	r3, [pc, #100]	@ (8004574 <HAL_RCC_GetSysClockFreq+0x114>)
 800450e:	617b      	str	r3, [r7, #20]
      break;
 8004510:	e002      	b.n	8004518 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	617b      	str	r3, [r7, #20]
      break;
 8004516:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004518:	4b13      	ldr	r3, [pc, #76]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	091b      	lsrs	r3, r3, #4
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	3301      	adds	r3, #1
 8004524:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004526:	4b10      	ldr	r3, [pc, #64]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	0a1b      	lsrs	r3, r3, #8
 800452c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	fb03 f202 	mul.w	r2, r3, r2
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	fbb2 f3f3 	udiv	r3, r2, r3
 800453c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800453e:	4b0a      	ldr	r3, [pc, #40]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x108>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	0e5b      	lsrs	r3, r3, #25
 8004544:	f003 0303 	and.w	r3, r3, #3
 8004548:	3301      	adds	r3, #1
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	fbb2 f3f3 	udiv	r3, r2, r3
 8004556:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004558:	69bb      	ldr	r3, [r7, #24]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3724      	adds	r7, #36	@ 0x24
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000
 800456c:	0800f618 	.word	0x0800f618
 8004570:	00f42400 	.word	0x00f42400
 8004574:	017d7840 	.word	0x017d7840

08004578 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800457c:	4b03      	ldr	r3, [pc, #12]	@ (800458c <HAL_RCC_GetHCLKFreq+0x14>)
 800457e:	681b      	ldr	r3, [r3, #0]
}
 8004580:	4618      	mov	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	20000000 	.word	0x20000000

08004590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004594:	f7ff fff0 	bl	8004578 <HAL_RCC_GetHCLKFreq>
 8004598:	4602      	mov	r2, r0
 800459a:	4b06      	ldr	r3, [pc, #24]	@ (80045b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	0a1b      	lsrs	r3, r3, #8
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	4904      	ldr	r1, [pc, #16]	@ (80045b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045a6:	5ccb      	ldrb	r3, [r1, r3]
 80045a8:	f003 031f 	and.w	r3, r3, #31
 80045ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40021000 	.word	0x40021000
 80045b8:	0800f610 	.word	0x0800f610

080045bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045c0:	f7ff ffda 	bl	8004578 <HAL_RCC_GetHCLKFreq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4b06      	ldr	r3, [pc, #24]	@ (80045e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	0adb      	lsrs	r3, r3, #11
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	4904      	ldr	r1, [pc, #16]	@ (80045e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045d2:	5ccb      	ldrb	r3, [r1, r3]
 80045d4:	f003 031f 	and.w	r3, r3, #31
 80045d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045dc:	4618      	mov	r0, r3
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40021000 	.word	0x40021000
 80045e4:	0800f610 	.word	0x0800f610

080045e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80045f0:	2300      	movs	r3, #0
 80045f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80045f4:	4b2a      	ldr	r3, [pc, #168]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004600:	f7ff f9ee 	bl	80039e0 <HAL_PWREx_GetVoltageRange>
 8004604:	6178      	str	r0, [r7, #20]
 8004606:	e014      	b.n	8004632 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004608:	4b25      	ldr	r3, [pc, #148]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800460a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460c:	4a24      	ldr	r2, [pc, #144]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800460e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004612:	6593      	str	r3, [r2, #88]	@ 0x58
 8004614:	4b22      	ldr	r3, [pc, #136]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004620:	f7ff f9de 	bl	80039e0 <HAL_PWREx_GetVoltageRange>
 8004624:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004626:	4b1e      	ldr	r3, [pc, #120]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800462a:	4a1d      	ldr	r2, [pc, #116]	@ (80046a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800462c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004630:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004638:	d10b      	bne.n	8004652 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b80      	cmp	r3, #128	@ 0x80
 800463e:	d919      	bls.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2ba0      	cmp	r3, #160	@ 0xa0
 8004644:	d902      	bls.n	800464c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004646:	2302      	movs	r3, #2
 8004648:	613b      	str	r3, [r7, #16]
 800464a:	e013      	b.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800464c:	2301      	movs	r3, #1
 800464e:	613b      	str	r3, [r7, #16]
 8004650:	e010      	b.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b80      	cmp	r3, #128	@ 0x80
 8004656:	d902      	bls.n	800465e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004658:	2303      	movs	r3, #3
 800465a:	613b      	str	r3, [r7, #16]
 800465c:	e00a      	b.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b80      	cmp	r3, #128	@ 0x80
 8004662:	d102      	bne.n	800466a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004664:	2302      	movs	r3, #2
 8004666:	613b      	str	r3, [r7, #16]
 8004668:	e004      	b.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b70      	cmp	r3, #112	@ 0x70
 800466e:	d101      	bne.n	8004674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004670:	2301      	movs	r3, #1
 8004672:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004674:	4b0b      	ldr	r3, [pc, #44]	@ (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f023 0207 	bic.w	r2, r3, #7
 800467c:	4909      	ldr	r1, [pc, #36]	@ (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	4313      	orrs	r3, r2
 8004682:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004684:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	429a      	cmp	r2, r3
 8004690:	d001      	beq.n	8004696 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	40021000 	.word	0x40021000
 80046a4:	40022000 	.word	0x40022000

080046a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046b0:	2300      	movs	r3, #0
 80046b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046b4:	2300      	movs	r3, #0
 80046b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d041      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046c8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80046cc:	d02a      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80046ce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80046d2:	d824      	bhi.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046d8:	d008      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80046da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046de:	d81e      	bhi.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00a      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80046e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046e8:	d010      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046ea:	e018      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046ec:	4b86      	ldr	r3, [pc, #536]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4a85      	ldr	r2, [pc, #532]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046f8:	e015      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	3304      	adds	r3, #4
 80046fe:	2100      	movs	r1, #0
 8004700:	4618      	mov	r0, r3
 8004702:	f000 fabb 	bl	8004c7c <RCCEx_PLLSAI1_Config>
 8004706:	4603      	mov	r3, r0
 8004708:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800470a:	e00c      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3320      	adds	r3, #32
 8004710:	2100      	movs	r1, #0
 8004712:	4618      	mov	r0, r3
 8004714:	f000 fba6 	bl	8004e64 <RCCEx_PLLSAI2_Config>
 8004718:	4603      	mov	r3, r0
 800471a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800471c:	e003      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	74fb      	strb	r3, [r7, #19]
      break;
 8004722:	e000      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004724:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004726:	7cfb      	ldrb	r3, [r7, #19]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10b      	bne.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800472c:	4b76      	ldr	r3, [pc, #472]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800472e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004732:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800473a:	4973      	ldr	r1, [pc, #460]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004742:	e001      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004744:	7cfb      	ldrb	r3, [r7, #19]
 8004746:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d041      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004758:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800475c:	d02a      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800475e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004762:	d824      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004764:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004768:	d008      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800476a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800476e:	d81e      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00a      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004774:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004778:	d010      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800477a:	e018      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800477c:	4b62      	ldr	r3, [pc, #392]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	4a61      	ldr	r2, [pc, #388]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004786:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004788:	e015      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3304      	adds	r3, #4
 800478e:	2100      	movs	r1, #0
 8004790:	4618      	mov	r0, r3
 8004792:	f000 fa73 	bl	8004c7c <RCCEx_PLLSAI1_Config>
 8004796:	4603      	mov	r3, r0
 8004798:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800479a:	e00c      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	3320      	adds	r3, #32
 80047a0:	2100      	movs	r1, #0
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fb5e 	bl	8004e64 <RCCEx_PLLSAI2_Config>
 80047a8:	4603      	mov	r3, r0
 80047aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047ac:	e003      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	74fb      	strb	r3, [r7, #19]
      break;
 80047b2:	e000      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80047b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047b6:	7cfb      	ldrb	r3, [r7, #19]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10b      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047bc:	4b52      	ldr	r3, [pc, #328]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047ca:	494f      	ldr	r1, [pc, #316]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80047d2:	e001      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d4:	7cfb      	ldrb	r3, [r7, #19]
 80047d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 80a0 	beq.w	8004926 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047e6:	2300      	movs	r3, #0
 80047e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047ea:	4b47      	ldr	r3, [pc, #284]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80047f6:	2301      	movs	r3, #1
 80047f8:	e000      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80047fa:	2300      	movs	r3, #0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00d      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004800:	4b41      	ldr	r3, [pc, #260]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004804:	4a40      	ldr	r2, [pc, #256]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004806:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800480a:	6593      	str	r3, [r2, #88]	@ 0x58
 800480c:	4b3e      	ldr	r3, [pc, #248]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004814:	60bb      	str	r3, [r7, #8]
 8004816:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004818:	2301      	movs	r3, #1
 800481a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800481c:	4b3b      	ldr	r3, [pc, #236]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a3a      	ldr	r2, [pc, #232]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004822:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004826:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004828:	f7fe fa7c 	bl	8002d24 <HAL_GetTick>
 800482c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800482e:	e009      	b.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004830:	f7fe fa78 	bl	8002d24 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d902      	bls.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	74fb      	strb	r3, [r7, #19]
        break;
 8004842:	e005      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004844:	4b31      	ldr	r3, [pc, #196]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0ef      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004850:	7cfb      	ldrb	r3, [r7, #19]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d15c      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004856:	4b2c      	ldr	r3, [pc, #176]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004860:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01f      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	429a      	cmp	r2, r3
 8004872:	d019      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004874:	4b24      	ldr	r3, [pc, #144]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800487a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800487e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004880:	4b21      	ldr	r3, [pc, #132]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004886:	4a20      	ldr	r2, [pc, #128]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800488c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004890:	4b1d      	ldr	r3, [pc, #116]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004896:	4a1c      	ldr	r2, [pc, #112]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004898:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800489c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048a0:	4a19      	ldr	r2, [pc, #100]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d016      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b2:	f7fe fa37 	bl	8002d24 <HAL_GetTick>
 80048b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048b8:	e00b      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ba:	f7fe fa33 	bl	8002d24 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d902      	bls.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	74fb      	strb	r3, [r7, #19]
            break;
 80048d0:	e006      	b.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0ec      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80048e0:	7cfb      	ldrb	r3, [r7, #19]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10c      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048e6:	4b08      	ldr	r3, [pc, #32]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f6:	4904      	ldr	r1, [pc, #16]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80048fe:	e009      	b.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	74bb      	strb	r3, [r7, #18]
 8004904:	e006      	b.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004906:	bf00      	nop
 8004908:	40021000 	.word	0x40021000
 800490c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004910:	7cfb      	ldrb	r3, [r7, #19]
 8004912:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004914:	7c7b      	ldrb	r3, [r7, #17]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d105      	bne.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800491a:	4b9e      	ldr	r3, [pc, #632]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491e:	4a9d      	ldr	r2, [pc, #628]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004920:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004924:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00a      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004932:	4b98      	ldr	r3, [pc, #608]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004938:	f023 0203 	bic.w	r2, r3, #3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004940:	4994      	ldr	r1, [pc, #592]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00a      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004954:	4b8f      	ldr	r3, [pc, #572]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495a:	f023 020c 	bic.w	r2, r3, #12
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004962:	498c      	ldr	r1, [pc, #560]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004964:	4313      	orrs	r3, r2
 8004966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0304 	and.w	r3, r3, #4
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004976:	4b87      	ldr	r3, [pc, #540]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	4983      	ldr	r1, [pc, #524]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00a      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004998:	4b7e      	ldr	r3, [pc, #504]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	497b      	ldr	r1, [pc, #492]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0310 	and.w	r3, r3, #16
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049ba:	4b76      	ldr	r3, [pc, #472]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049c8:	4972      	ldr	r1, [pc, #456]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049dc:	4b6d      	ldr	r3, [pc, #436]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ea:	496a      	ldr	r1, [pc, #424]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00a      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049fe:	4b65      	ldr	r3, [pc, #404]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a04:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a0c:	4961      	ldr	r1, [pc, #388]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00a      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a20:	4b5c      	ldr	r3, [pc, #368]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2e:	4959      	ldr	r1, [pc, #356]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a42:	4b54      	ldr	r3, [pc, #336]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a48:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a50:	4950      	ldr	r1, [pc, #320]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00a      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a64:	4b4b      	ldr	r3, [pc, #300]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a72:	4948      	ldr	r1, [pc, #288]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00a      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a86:	4b43      	ldr	r3, [pc, #268]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a94:	493f      	ldr	r1, [pc, #252]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d028      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004aa8:	4b3a      	ldr	r3, [pc, #232]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ab6:	4937      	ldr	r1, [pc, #220]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ac2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ac6:	d106      	bne.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ac8:	4b32      	ldr	r3, [pc, #200]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	4a31      	ldr	r2, [pc, #196]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ad2:	60d3      	str	r3, [r2, #12]
 8004ad4:	e011      	b.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ada:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ade:	d10c      	bne.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	2101      	movs	r1, #1
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 f8c8 	bl	8004c7c <RCCEx_PLLSAI1_Config>
 8004aec:	4603      	mov	r3, r0
 8004aee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004af0:	7cfb      	ldrb	r3, [r7, #19]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004af6:	7cfb      	ldrb	r3, [r7, #19]
 8004af8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d028      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b06:	4b23      	ldr	r3, [pc, #140]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b14:	491f      	ldr	r1, [pc, #124]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b24:	d106      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b26:	4b1b      	ldr	r3, [pc, #108]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b2c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b30:	60d3      	str	r3, [r2, #12]
 8004b32:	e011      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b3c:	d10c      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3304      	adds	r3, #4
 8004b42:	2101      	movs	r1, #1
 8004b44:	4618      	mov	r0, r3
 8004b46:	f000 f899 	bl	8004c7c <RCCEx_PLLSAI1_Config>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b4e:	7cfb      	ldrb	r3, [r7, #19]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004b54:	7cfb      	ldrb	r3, [r7, #19]
 8004b56:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d02b      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b64:	4b0b      	ldr	r3, [pc, #44]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b72:	4908      	ldr	r1, [pc, #32]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b82:	d109      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b84:	4b03      	ldr	r3, [pc, #12]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	4a02      	ldr	r2, [pc, #8]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b8e:	60d3      	str	r3, [r2, #12]
 8004b90:	e014      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b92:	bf00      	nop
 8004b94:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ba0:	d10c      	bne.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 f867 	bl	8004c7c <RCCEx_PLLSAI1_Config>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bb2:	7cfb      	ldrb	r3, [r7, #19]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004bb8:	7cfb      	ldrb	r3, [r7, #19]
 8004bba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d02f      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bd6:	4928      	ldr	r1, [pc, #160]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004be2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004be6:	d10d      	bne.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	3304      	adds	r3, #4
 8004bec:	2102      	movs	r1, #2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f000 f844 	bl	8004c7c <RCCEx_PLLSAI1_Config>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bf8:	7cfb      	ldrb	r3, [r7, #19]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d014      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004bfe:	7cfb      	ldrb	r3, [r7, #19]
 8004c00:	74bb      	strb	r3, [r7, #18]
 8004c02:	e011      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c0c:	d10c      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	3320      	adds	r3, #32
 8004c12:	2102      	movs	r1, #2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f000 f925 	bl	8004e64 <RCCEx_PLLSAI2_Config>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c1e:	7cfb      	ldrb	r3, [r7, #19]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c24:	7cfb      	ldrb	r3, [r7, #19]
 8004c26:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00a      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c34:	4b10      	ldr	r3, [pc, #64]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c3a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c42:	490d      	ldr	r1, [pc, #52]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00b      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c56:	4b08      	ldr	r3, [pc, #32]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c66:	4904      	ldr	r1, [pc, #16]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c6e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3718      	adds	r7, #24
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40021000 	.word	0x40021000

08004c7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c86:	2300      	movs	r3, #0
 8004c88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c8a:	4b75      	ldr	r3, [pc, #468]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d018      	beq.n	8004cc8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c96:	4b72      	ldr	r3, [pc, #456]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f003 0203 	and.w	r2, r3, #3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d10d      	bne.n	8004cc2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
       ||
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d009      	beq.n	8004cc2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004cae:	4b6c      	ldr	r3, [pc, #432]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	091b      	lsrs	r3, r3, #4
 8004cb4:	f003 0307 	and.w	r3, r3, #7
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
       ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d047      	beq.n	8004d52 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	73fb      	strb	r3, [r7, #15]
 8004cc6:	e044      	b.n	8004d52 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2b03      	cmp	r3, #3
 8004cce:	d018      	beq.n	8004d02 <RCCEx_PLLSAI1_Config+0x86>
 8004cd0:	2b03      	cmp	r3, #3
 8004cd2:	d825      	bhi.n	8004d20 <RCCEx_PLLSAI1_Config+0xa4>
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d002      	beq.n	8004cde <RCCEx_PLLSAI1_Config+0x62>
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d009      	beq.n	8004cf0 <RCCEx_PLLSAI1_Config+0x74>
 8004cdc:	e020      	b.n	8004d20 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cde:	4b60      	ldr	r3, [pc, #384]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0302 	and.w	r3, r3, #2
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d11d      	bne.n	8004d26 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cee:	e01a      	b.n	8004d26 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cf0:	4b5b      	ldr	r3, [pc, #364]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d116      	bne.n	8004d2a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d00:	e013      	b.n	8004d2a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d02:	4b57      	ldr	r3, [pc, #348]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10f      	bne.n	8004d2e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d0e:	4b54      	ldr	r3, [pc, #336]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d109      	bne.n	8004d2e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d1e:	e006      	b.n	8004d2e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	73fb      	strb	r3, [r7, #15]
      break;
 8004d24:	e004      	b.n	8004d30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d26:	bf00      	nop
 8004d28:	e002      	b.n	8004d30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d2a:	bf00      	nop
 8004d2c:	e000      	b.n	8004d30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10d      	bne.n	8004d52 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d36:	4b4a      	ldr	r3, [pc, #296]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6819      	ldr	r1, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	430b      	orrs	r3, r1
 8004d4c:	4944      	ldr	r1, [pc, #272]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d52:	7bfb      	ldrb	r3, [r7, #15]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d17d      	bne.n	8004e54 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d58:	4b41      	ldr	r3, [pc, #260]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a40      	ldr	r2, [pc, #256]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d64:	f7fd ffde 	bl	8002d24 <HAL_GetTick>
 8004d68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d6a:	e009      	b.n	8004d80 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d6c:	f7fd ffda 	bl	8002d24 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d902      	bls.n	8004d80 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d7e:	e005      	b.n	8004d8c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d80:	4b37      	ldr	r3, [pc, #220]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1ef      	bne.n	8004d6c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d160      	bne.n	8004e54 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d111      	bne.n	8004dbc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d98:	4b31      	ldr	r3, [pc, #196]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6892      	ldr	r2, [r2, #8]
 8004da8:	0211      	lsls	r1, r2, #8
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	68d2      	ldr	r2, [r2, #12]
 8004dae:	0912      	lsrs	r2, r2, #4
 8004db0:	0452      	lsls	r2, r2, #17
 8004db2:	430a      	orrs	r2, r1
 8004db4:	492a      	ldr	r1, [pc, #168]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	610b      	str	r3, [r1, #16]
 8004dba:	e027      	b.n	8004e0c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d112      	bne.n	8004de8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dc2:	4b27      	ldr	r3, [pc, #156]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004dca:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6892      	ldr	r2, [r2, #8]
 8004dd2:	0211      	lsls	r1, r2, #8
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6912      	ldr	r2, [r2, #16]
 8004dd8:	0852      	lsrs	r2, r2, #1
 8004dda:	3a01      	subs	r2, #1
 8004ddc:	0552      	lsls	r2, r2, #21
 8004dde:	430a      	orrs	r2, r1
 8004de0:	491f      	ldr	r1, [pc, #124]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	610b      	str	r3, [r1, #16]
 8004de6:	e011      	b.n	8004e0c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004de8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004df0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6892      	ldr	r2, [r2, #8]
 8004df8:	0211      	lsls	r1, r2, #8
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6952      	ldr	r2, [r2, #20]
 8004dfe:	0852      	lsrs	r2, r2, #1
 8004e00:	3a01      	subs	r2, #1
 8004e02:	0652      	lsls	r2, r2, #25
 8004e04:	430a      	orrs	r2, r1
 8004e06:	4916      	ldr	r1, [pc, #88]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e0c:	4b14      	ldr	r3, [pc, #80]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a13      	ldr	r2, [pc, #76]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e12:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e18:	f7fd ff84 	bl	8002d24 <HAL_GetTick>
 8004e1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e1e:	e009      	b.n	8004e34 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e20:	f7fd ff80 	bl	8002d24 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d902      	bls.n	8004e34 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	73fb      	strb	r3, [r7, #15]
          break;
 8004e32:	e005      	b.n	8004e40 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e34:	4b0a      	ldr	r3, [pc, #40]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0ef      	beq.n	8004e20 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e40:	7bfb      	ldrb	r3, [r7, #15]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d106      	bne.n	8004e54 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e46:	4b06      	ldr	r3, [pc, #24]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e48:	691a      	ldr	r2, [r3, #16]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	4904      	ldr	r1, [pc, #16]	@ (8004e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40021000 	.word	0x40021000

08004e64 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e72:	4b6a      	ldr	r3, [pc, #424]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d018      	beq.n	8004eb0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e7e:	4b67      	ldr	r3, [pc, #412]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f003 0203 	and.w	r2, r3, #3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d10d      	bne.n	8004eaa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
       ||
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d009      	beq.n	8004eaa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e96:	4b61      	ldr	r3, [pc, #388]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	091b      	lsrs	r3, r3, #4
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
       ||
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d047      	beq.n	8004f3a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	73fb      	strb	r3, [r7, #15]
 8004eae:	e044      	b.n	8004f3a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d018      	beq.n	8004eea <RCCEx_PLLSAI2_Config+0x86>
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d825      	bhi.n	8004f08 <RCCEx_PLLSAI2_Config+0xa4>
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d002      	beq.n	8004ec6 <RCCEx_PLLSAI2_Config+0x62>
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d009      	beq.n	8004ed8 <RCCEx_PLLSAI2_Config+0x74>
 8004ec4:	e020      	b.n	8004f08 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ec6:	4b55      	ldr	r3, [pc, #340]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d11d      	bne.n	8004f0e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ed6:	e01a      	b.n	8004f0e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ed8:	4b50      	ldr	r3, [pc, #320]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d116      	bne.n	8004f12 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee8:	e013      	b.n	8004f12 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004eea:	4b4c      	ldr	r3, [pc, #304]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10f      	bne.n	8004f16 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ef6:	4b49      	ldr	r3, [pc, #292]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d109      	bne.n	8004f16 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f06:	e006      	b.n	8004f16 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f0c:	e004      	b.n	8004f18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f0e:	bf00      	nop
 8004f10:	e002      	b.n	8004f18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f12:	bf00      	nop
 8004f14:	e000      	b.n	8004f18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f16:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f18:	7bfb      	ldrb	r3, [r7, #15]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10d      	bne.n	8004f3a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f1e:	4b3f      	ldr	r3, [pc, #252]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6819      	ldr	r1, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	430b      	orrs	r3, r1
 8004f34:	4939      	ldr	r1, [pc, #228]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d167      	bne.n	8005010 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f40:	4b36      	ldr	r3, [pc, #216]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a35      	ldr	r2, [pc, #212]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f4c:	f7fd feea 	bl	8002d24 <HAL_GetTick>
 8004f50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f52:	e009      	b.n	8004f68 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f54:	f7fd fee6 	bl	8002d24 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d902      	bls.n	8004f68 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	73fb      	strb	r3, [r7, #15]
        break;
 8004f66:	e005      	b.n	8004f74 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f68:	4b2c      	ldr	r3, [pc, #176]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1ef      	bne.n	8004f54 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d14a      	bne.n	8005010 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d111      	bne.n	8004fa4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f80:	4b26      	ldr	r3, [pc, #152]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004f88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6892      	ldr	r2, [r2, #8]
 8004f90:	0211      	lsls	r1, r2, #8
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	68d2      	ldr	r2, [r2, #12]
 8004f96:	0912      	lsrs	r2, r2, #4
 8004f98:	0452      	lsls	r2, r2, #17
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	491f      	ldr	r1, [pc, #124]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	614b      	str	r3, [r1, #20]
 8004fa2:	e011      	b.n	8004fc8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6892      	ldr	r2, [r2, #8]
 8004fb4:	0211      	lsls	r1, r2, #8
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6912      	ldr	r2, [r2, #16]
 8004fba:	0852      	lsrs	r2, r2, #1
 8004fbc:	3a01      	subs	r2, #1
 8004fbe:	0652      	lsls	r2, r2, #25
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	4916      	ldr	r1, [pc, #88]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004fc8:	4b14      	ldr	r3, [pc, #80]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a13      	ldr	r2, [pc, #76]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd4:	f7fd fea6 	bl	8002d24 <HAL_GetTick>
 8004fd8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fda:	e009      	b.n	8004ff0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fdc:	f7fd fea2 	bl	8002d24 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d902      	bls.n	8004ff0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	73fb      	strb	r3, [r7, #15]
          break;
 8004fee:	e005      	b.n	8004ffc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d0ef      	beq.n	8004fdc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d106      	bne.n	8005010 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005002:	4b06      	ldr	r3, [pc, #24]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005004:	695a      	ldr	r2, [r3, #20]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	4904      	ldr	r1, [pc, #16]	@ (800501c <RCCEx_PLLSAI2_Config+0x1b8>)
 800500c:	4313      	orrs	r3, r2
 800500e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005010:	7bfb      	ldrb	r3, [r7, #15]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40021000 	.word	0x40021000

08005020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e095      	b.n	800515e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005036:	2b00      	cmp	r3, #0
 8005038:	d108      	bne.n	800504c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005042:	d009      	beq.n	8005058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	61da      	str	r2, [r3, #28]
 800504a:	e005      	b.n	8005058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fd fa6e 	bl	8002554 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800508e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005098:	d902      	bls.n	80050a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	e002      	b.n	80050a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80050a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80050ae:	d007      	beq.n	80050c0 <HAL_SPI_Init+0xa0>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050b8:	d002      	beq.n	80050c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ee:	431a      	orrs	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	69db      	ldr	r3, [r3, #28]
 80050f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050f8:	431a      	orrs	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005102:	ea42 0103 	orr.w	r1, r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	0c1b      	lsrs	r3, r3, #16
 800511c:	f003 0204 	and.w	r2, r3, #4
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005124:	f003 0310 	and.w	r3, r3, #16
 8005128:	431a      	orrs	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800512e:	f003 0308 	and.w	r3, r3, #8
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800513c:	ea42 0103 	orr.w	r1, r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b088      	sub	sp, #32
 800516a:	af00      	add	r7, sp, #0
 800516c:	60f8      	str	r0, [r7, #12]
 800516e:	60b9      	str	r1, [r7, #8]
 8005170:	603b      	str	r3, [r7, #0]
 8005172:	4613      	mov	r3, r2
 8005174:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005176:	f7fd fdd5 	bl	8002d24 <HAL_GetTick>
 800517a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800517c:	88fb      	ldrh	r3, [r7, #6]
 800517e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b01      	cmp	r3, #1
 800518a:	d001      	beq.n	8005190 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800518c:	2302      	movs	r3, #2
 800518e:	e15c      	b.n	800544a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <HAL_SPI_Transmit+0x36>
 8005196:	88fb      	ldrh	r3, [r7, #6]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e154      	b.n	800544a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d101      	bne.n	80051ae <HAL_SPI_Transmit+0x48>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e14d      	b.n	800544a <HAL_SPI_Transmit+0x2e4>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2203      	movs	r2, #3
 80051ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	88fa      	ldrh	r2, [r7, #6]
 80051ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	88fa      	ldrh	r2, [r7, #6]
 80051d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005200:	d10f      	bne.n	8005222 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005210:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005220:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522c:	2b40      	cmp	r3, #64	@ 0x40
 800522e:	d007      	beq.n	8005240 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800523e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005248:	d952      	bls.n	80052f0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d002      	beq.n	8005258 <HAL_SPI_Transmit+0xf2>
 8005252:	8b7b      	ldrh	r3, [r7, #26]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d145      	bne.n	80052e4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525c:	881a      	ldrh	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	1c9a      	adds	r2, r3, #2
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005272:	b29b      	uxth	r3, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	b29a      	uxth	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800527c:	e032      	b.n	80052e4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b02      	cmp	r3, #2
 800528a:	d112      	bne.n	80052b2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005290:	881a      	ldrh	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529c:	1c9a      	adds	r2, r3, #2
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	3b01      	subs	r3, #1
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052b0:	e018      	b.n	80052e4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052b2:	f7fd fd37 	bl	8002d24 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d803      	bhi.n	80052ca <HAL_SPI_Transmit+0x164>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c8:	d102      	bne.n	80052d0 <HAL_SPI_Transmit+0x16a>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d109      	bne.n	80052e4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e0b2      	b.n	800544a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1c7      	bne.n	800527e <HAL_SPI_Transmit+0x118>
 80052ee:	e083      	b.n	80053f8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d002      	beq.n	80052fe <HAL_SPI_Transmit+0x198>
 80052f8:	8b7b      	ldrh	r3, [r7, #26]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d177      	bne.n	80053ee <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005302:	b29b      	uxth	r3, r3
 8005304:	2b01      	cmp	r3, #1
 8005306:	d912      	bls.n	800532e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530c:	881a      	ldrh	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005318:	1c9a      	adds	r2, r3, #2
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005322:	b29b      	uxth	r3, r3
 8005324:	3b02      	subs	r3, #2
 8005326:	b29a      	uxth	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800532c:	e05f      	b.n	80053ee <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	330c      	adds	r3, #12
 8005338:	7812      	ldrb	r2, [r2, #0]
 800533a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005340:	1c5a      	adds	r2, r3, #1
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800534a:	b29b      	uxth	r3, r3
 800534c:	3b01      	subs	r3, #1
 800534e:	b29a      	uxth	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005354:	e04b      	b.n	80053ee <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	2b02      	cmp	r3, #2
 8005362:	d12b      	bne.n	80053bc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b01      	cmp	r3, #1
 800536c:	d912      	bls.n	8005394 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	881a      	ldrh	r2, [r3, #0]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537e:	1c9a      	adds	r2, r3, #2
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005388:	b29b      	uxth	r3, r3
 800538a:	3b02      	subs	r3, #2
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005392:	e02c      	b.n	80053ee <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	330c      	adds	r3, #12
 800539e:	7812      	ldrb	r2, [r2, #0]
 80053a0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	3b01      	subs	r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053ba:	e018      	b.n	80053ee <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053bc:	f7fd fcb2 	bl	8002d24 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d803      	bhi.n	80053d4 <HAL_SPI_Transmit+0x26e>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d2:	d102      	bne.n	80053da <HAL_SPI_Transmit+0x274>
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d109      	bne.n	80053ee <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e02d      	b.n	800544a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1ae      	bne.n	8005356 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053f8:	69fa      	ldr	r2, [r7, #28]
 80053fa:	6839      	ldr	r1, [r7, #0]
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f001 f8d5 	bl	80065ac <SPI_EndRxTxTransaction>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2220      	movs	r2, #32
 800540c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10a      	bne.n	800542c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005416:	2300      	movs	r3, #0
 8005418:	617b      	str	r3, [r7, #20]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	617b      	str	r3, [r7, #20]
 800542a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e000      	b.n	800544a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005448:	2300      	movs	r3, #0
  }
}
 800544a:	4618      	mov	r0, r3
 800544c:	3720      	adds	r7, #32
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b088      	sub	sp, #32
 8005456:	af02      	add	r7, sp, #8
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	60b9      	str	r1, [r7, #8]
 800545c:	603b      	str	r3, [r7, #0]
 800545e:	4613      	mov	r3, r2
 8005460:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b01      	cmp	r3, #1
 800546c:	d001      	beq.n	8005472 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800546e:	2302      	movs	r3, #2
 8005470:	e123      	b.n	80056ba <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800547a:	d112      	bne.n	80054a2 <HAL_SPI_Receive+0x50>
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10e      	bne.n	80054a2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2204      	movs	r2, #4
 8005488:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800548c:	88fa      	ldrh	r2, [r7, #6]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	4613      	mov	r3, r2
 8005494:	68ba      	ldr	r2, [r7, #8]
 8005496:	68b9      	ldr	r1, [r7, #8]
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	f000 f912 	bl	80056c2 <HAL_SPI_TransmitReceive>
 800549e:	4603      	mov	r3, r0
 80054a0:	e10b      	b.n	80056ba <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054a2:	f7fd fc3f 	bl	8002d24 <HAL_GetTick>
 80054a6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <HAL_SPI_Receive+0x62>
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d101      	bne.n	80054b8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e100      	b.n	80056ba <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d101      	bne.n	80054c6 <HAL_SPI_Receive+0x74>
 80054c2:	2302      	movs	r3, #2
 80054c4:	e0f9      	b.n	80056ba <HAL_SPI_Receive+0x268>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2204      	movs	r2, #4
 80054d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	88fa      	ldrh	r2, [r7, #6]
 80054e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	88fa      	ldrh	r2, [r7, #6]
 80054ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005518:	d908      	bls.n	800552c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005528:	605a      	str	r2, [r3, #4]
 800552a:	e007      	b.n	800553c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800553a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005544:	d10f      	bne.n	8005566 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005554:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005564:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005570:	2b40      	cmp	r3, #64	@ 0x40
 8005572:	d007      	beq.n	8005584 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005582:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800558c:	d875      	bhi.n	800567a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800558e:	e037      	b.n	8005600 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b01      	cmp	r3, #1
 800559c:	d117      	bne.n	80055ce <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f103 020c 	add.w	r2, r3, #12
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055aa:	7812      	ldrb	r2, [r2, #0]
 80055ac:	b2d2      	uxtb	r2, r2
 80055ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b4:	1c5a      	adds	r2, r3, #1
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80055cc:	e018      	b.n	8005600 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ce:	f7fd fba9 	bl	8002d24 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d803      	bhi.n	80055e6 <HAL_SPI_Receive+0x194>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e4:	d102      	bne.n	80055ec <HAL_SPI_Receive+0x19a>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d109      	bne.n	8005600 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e05c      	b.n	80056ba <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005606:	b29b      	uxth	r3, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1c1      	bne.n	8005590 <HAL_SPI_Receive+0x13e>
 800560c:	e03b      	b.n	8005686 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b01      	cmp	r3, #1
 800561a:	d115      	bne.n	8005648 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68da      	ldr	r2, [r3, #12]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005626:	b292      	uxth	r2, r2
 8005628:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562e:	1c9a      	adds	r2, r3, #2
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800563a:	b29b      	uxth	r3, r3
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005646:	e018      	b.n	800567a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005648:	f7fd fb6c 	bl	8002d24 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	429a      	cmp	r2, r3
 8005656:	d803      	bhi.n	8005660 <HAL_SPI_Receive+0x20e>
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565e:	d102      	bne.n	8005666 <HAL_SPI_Receive+0x214>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d109      	bne.n	800567a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e01f      	b.n	80056ba <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005680:	b29b      	uxth	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1c3      	bne.n	800560e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	6839      	ldr	r1, [r7, #0]
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 ff36 	bl	80064fc <SPI_EndRxTransaction>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2220      	movs	r2, #32
 800569a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e000      	b.n	80056ba <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80056b8:	2300      	movs	r3, #0
  }
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3718      	adds	r7, #24
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b08a      	sub	sp, #40	@ 0x28
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
 80056ce:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056d0:	2301      	movs	r3, #1
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056d4:	f7fd fb26 	bl	8002d24 <HAL_GetTick>
 80056d8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056e0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80056e8:	887b      	ldrh	r3, [r7, #2]
 80056ea:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80056ec:	887b      	ldrh	r3, [r7, #2]
 80056ee:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056f0:	7ffb      	ldrb	r3, [r7, #31]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d00c      	beq.n	8005710 <HAL_SPI_TransmitReceive+0x4e>
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056fc:	d106      	bne.n	800570c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d102      	bne.n	800570c <HAL_SPI_TransmitReceive+0x4a>
 8005706:	7ffb      	ldrb	r3, [r7, #31]
 8005708:	2b04      	cmp	r3, #4
 800570a:	d001      	beq.n	8005710 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800570c:	2302      	movs	r3, #2
 800570e:	e1f3      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d005      	beq.n	8005722 <HAL_SPI_TransmitReceive+0x60>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d002      	beq.n	8005722 <HAL_SPI_TransmitReceive+0x60>
 800571c:	887b      	ldrh	r3, [r7, #2]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e1e8      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800572c:	2b01      	cmp	r3, #1
 800572e:	d101      	bne.n	8005734 <HAL_SPI_TransmitReceive+0x72>
 8005730:	2302      	movs	r3, #2
 8005732:	e1e1      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b04      	cmp	r3, #4
 8005746:	d003      	beq.n	8005750 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2205      	movs	r2, #5
 800574c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	887a      	ldrh	r2, [r7, #2]
 8005760:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	887a      	ldrh	r2, [r7, #2]
 8005768:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	887a      	ldrh	r2, [r7, #2]
 8005776:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	887a      	ldrh	r2, [r7, #2]
 800577c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005792:	d802      	bhi.n	800579a <HAL_SPI_TransmitReceive+0xd8>
 8005794:	8abb      	ldrh	r3, [r7, #20]
 8005796:	2b01      	cmp	r3, #1
 8005798:	d908      	bls.n	80057ac <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057a8:	605a      	str	r2, [r3, #4]
 80057aa:	e007      	b.n	80057bc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057ba:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c6:	2b40      	cmp	r3, #64	@ 0x40
 80057c8:	d007      	beq.n	80057da <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057e2:	f240 8083 	bls.w	80058ec <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d002      	beq.n	80057f4 <HAL_SPI_TransmitReceive+0x132>
 80057ee:	8afb      	ldrh	r3, [r7, #22]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d16f      	bne.n	80058d4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f8:	881a      	ldrh	r2, [r3, #0]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005804:	1c9a      	adds	r2, r3, #2
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b29a      	uxth	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005818:	e05c      	b.n	80058d4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f003 0302 	and.w	r3, r3, #2
 8005824:	2b02      	cmp	r3, #2
 8005826:	d11b      	bne.n	8005860 <HAL_SPI_TransmitReceive+0x19e>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800582c:	b29b      	uxth	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d016      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x19e>
 8005832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005834:	2b01      	cmp	r3, #1
 8005836:	d113      	bne.n	8005860 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583c:	881a      	ldrh	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005848:	1c9a      	adds	r2, r3, #2
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005852:	b29b      	uxth	r3, r3
 8005854:	3b01      	subs	r3, #1
 8005856:	b29a      	uxth	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800585c:	2300      	movs	r3, #0
 800585e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b01      	cmp	r3, #1
 800586c:	d11c      	bne.n	80058a8 <HAL_SPI_TransmitReceive+0x1e6>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005874:	b29b      	uxth	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d016      	beq.n	80058a8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68da      	ldr	r2, [r3, #12]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005884:	b292      	uxth	r2, r2
 8005886:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588c:	1c9a      	adds	r2, r3, #2
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058a4:	2301      	movs	r3, #1
 80058a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058a8:	f7fd fa3c 	bl	8002d24 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d80d      	bhi.n	80058d4 <HAL_SPI_TransmitReceive+0x212>
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058be:	d009      	beq.n	80058d4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e111      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d19d      	bne.n	800581a <HAL_SPI_TransmitReceive+0x158>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d197      	bne.n	800581a <HAL_SPI_TransmitReceive+0x158>
 80058ea:	e0e5      	b.n	8005ab8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d003      	beq.n	80058fc <HAL_SPI_TransmitReceive+0x23a>
 80058f4:	8afb      	ldrh	r3, [r7, #22]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	f040 80d1 	bne.w	8005a9e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b01      	cmp	r3, #1
 8005904:	d912      	bls.n	800592c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800590a:	881a      	ldrh	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005916:	1c9a      	adds	r2, r3, #2
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005920:	b29b      	uxth	r3, r3
 8005922:	3b02      	subs	r3, #2
 8005924:	b29a      	uxth	r2, r3
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800592a:	e0b8      	b.n	8005a9e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	330c      	adds	r3, #12
 8005936:	7812      	ldrb	r2, [r2, #0]
 8005938:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800593e:	1c5a      	adds	r2, r3, #1
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005948:	b29b      	uxth	r3, r3
 800594a:	3b01      	subs	r3, #1
 800594c:	b29a      	uxth	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005952:	e0a4      	b.n	8005a9e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b02      	cmp	r3, #2
 8005960:	d134      	bne.n	80059cc <HAL_SPI_TransmitReceive+0x30a>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005966:	b29b      	uxth	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	d02f      	beq.n	80059cc <HAL_SPI_TransmitReceive+0x30a>
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	2b01      	cmp	r3, #1
 8005970:	d12c      	bne.n	80059cc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b01      	cmp	r3, #1
 800597a:	d912      	bls.n	80059a2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005980:	881a      	ldrh	r2, [r3, #0]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598c:	1c9a      	adds	r2, r3, #2
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005996:	b29b      	uxth	r3, r3
 8005998:	3b02      	subs	r3, #2
 800599a:	b29a      	uxth	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059a0:	e012      	b.n	80059c8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	330c      	adds	r3, #12
 80059ac:	7812      	ldrb	r2, [r2, #0]
 80059ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b4:	1c5a      	adds	r2, r3, #1
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059be:	b29b      	uxth	r3, r3
 80059c0:	3b01      	subs	r3, #1
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d148      	bne.n	8005a6c <HAL_SPI_TransmitReceive+0x3aa>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d042      	beq.n	8005a6c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d923      	bls.n	8005a3a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68da      	ldr	r2, [r3, #12]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fc:	b292      	uxth	r2, r2
 80059fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a04:	1c9a      	adds	r2, r3, #2
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	3b02      	subs	r3, #2
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d81f      	bhi.n	8005a68 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a36:	605a      	str	r2, [r3, #4]
 8005a38:	e016      	b.n	8005a68 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f103 020c 	add.w	r2, r3, #12
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a46:	7812      	ldrb	r2, [r2, #0]
 8005a48:	b2d2      	uxtb	r2, r2
 8005a4a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a6c:	f7fd f95a 	bl	8002d24 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d803      	bhi.n	8005a84 <HAL_SPI_TransmitReceive+0x3c2>
 8005a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a82:	d102      	bne.n	8005a8a <HAL_SPI_TransmitReceive+0x3c8>
 8005a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d109      	bne.n	8005a9e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e02c      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f47f af55 	bne.w	8005954 <HAL_SPI_TransmitReceive+0x292>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f47f af4e 	bne.w	8005954 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ab8:	6a3a      	ldr	r2, [r7, #32]
 8005aba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 fd75 	bl	80065ac <SPI_EndRxTxTransaction>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d008      	beq.n	8005ada <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2220      	movs	r2, #32
 8005acc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e00e      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e000      	b.n	8005af8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005af6:	2300      	movs	r3, #0
  }
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3728      	adds	r7, #40	@ 0x28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d001      	beq.n	8005b1e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e0d4      	b.n	8005cc8 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <HAL_SPI_Transmit_DMA+0x2a>
 8005b24:	88fb      	ldrh	r3, [r7, #6]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e0cc      	b.n	8005cc8 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_SPI_Transmit_DMA+0x3c>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e0c5      	b.n	8005cc8 <HAL_SPI_Transmit_DMA+0x1c8>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2203      	movs	r2, #3
 8005b48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	88fa      	ldrh	r2, [r7, #6]
 8005b5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	88fa      	ldrh	r2, [r7, #6]
 8005b62:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8e:	d10f      	bne.n	8005bb0 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb4:	4a46      	ldr	r2, [pc, #280]	@ (8005cd0 <HAL_SPI_Transmit_DMA+0x1d0>)
 8005bb6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbc:	4a45      	ldr	r2, [pc, #276]	@ (8005cd4 <HAL_SPI_Transmit_DMA+0x1d4>)
 8005bbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc4:	4a44      	ldr	r2, [pc, #272]	@ (8005cd8 <HAL_SPI_Transmit_DMA+0x1d8>)
 8005bc6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bcc:	2200      	movs	r2, #0
 8005bce:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005bde:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005be8:	d82d      	bhi.n	8005c46 <HAL_SPI_Transmit_DMA+0x146>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf4:	d127      	bne.n	8005c46 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10f      	bne.n	8005c24 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c12:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	085b      	lsrs	r3, r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005c22:	e010      	b.n	8005c46 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c32:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	085b      	lsrs	r3, r3, #1
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	3301      	adds	r3, #1
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c4e:	4619      	mov	r1, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	330c      	adds	r3, #12
 8005c56:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c5c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005c5e:	f7fd fa5b 	bl	8003118 <HAL_DMA_Start_IT>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00b      	beq.n	8005c80 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c6c:	f043 0210 	orr.w	r2, r3, #16
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e023      	b.n	8005cc8 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c8a:	2b40      	cmp	r3, #64	@ 0x40
 8005c8c:	d007      	beq.n	8005c9e <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c9c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f042 0220 	orr.w	r2, r2, #32
 8005cb4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f042 0202 	orr.w	r2, r2, #2
 8005cc4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	0800622b 	.word	0x0800622b
 8005cd4:	0800604d 	.word	0x0800604d
 8005cd8:	0800627f 	.word	0x0800627f

08005cdc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005cf0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005cf8:	7dfb      	ldrb	r3, [r7, #23]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d00c      	beq.n	8005d18 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d04:	d106      	bne.n	8005d14 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d102      	bne.n	8005d14 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005d0e:	7dfb      	ldrb	r3, [r7, #23]
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	d001      	beq.n	8005d18 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005d14:	2302      	movs	r3, #2
 8005d16:	e158      	b.n	8005fca <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d005      	beq.n	8005d2a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005d24:	887b      	ldrh	r3, [r7, #2]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e14d      	b.n	8005fca <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_SPI_TransmitReceive_DMA+0x60>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e146      	b.n	8005fca <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b04      	cmp	r3, #4
 8005d4e:	d003      	beq.n	8005d58 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2205      	movs	r2, #5
 8005d54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	887a      	ldrh	r2, [r7, #2]
 8005d68:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	887a      	ldrh	r2, [r7, #2]
 8005d6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	887a      	ldrh	r2, [r7, #2]
 8005d7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	887a      	ldrh	r2, [r7, #2]
 8005d82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8005da0:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005daa:	d908      	bls.n	8005dbe <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005dba:	605a      	str	r2, [r3, #4]
 8005dbc:	e06f      	b.n	8005e9e <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005dcc:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dd8:	d126      	bne.n	8005e28 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d10f      	bne.n	8005e06 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005df4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	085b      	lsrs	r3, r3, #1
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e04:	e010      	b.n	8005e28 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e14:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	085b      	lsrs	r3, r3, #1
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	3301      	adds	r3, #1
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e32:	d134      	bne.n	8005e9e <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005e42:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d111      	bne.n	8005e78 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685a      	ldr	r2, [r3, #4]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e62:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	085b      	lsrs	r3, r3, #1
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005e76:	e012      	b.n	8005e9e <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e86:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	085b      	lsrs	r3, r3, #1
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	3301      	adds	r3, #1
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	2b04      	cmp	r3, #4
 8005ea8:	d108      	bne.n	8005ebc <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eae:	4a49      	ldr	r2, [pc, #292]	@ (8005fd4 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8005eb0:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb6:	4a48      	ldr	r2, [pc, #288]	@ (8005fd8 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8005eb8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005eba:	e007      	b.n	8005ecc <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec0:	4a46      	ldr	r2, [pc, #280]	@ (8005fdc <HAL_SPI_TransmitReceive_DMA+0x300>)
 8005ec2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec8:	4a45      	ldr	r2, [pc, #276]	@ (8005fe0 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8005eca:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed0:	4a44      	ldr	r2, [pc, #272]	@ (8005fe4 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8005ed2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed8:	2200      	movs	r2, #0
 8005eda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	330c      	adds	r3, #12
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eec:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ef4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ef6:	f7fd f90f 	bl	8003118 <HAL_DMA_Start_IT>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00b      	beq.n	8005f18 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f04:	f043 0210 	orr.w	r2, r3, #16
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e058      	b.n	8005fca <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f042 0201 	orr.w	r2, r2, #1
 8005f26:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f34:	2200      	movs	r2, #0
 8005f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f44:	2200      	movs	r2, #0
 8005f46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f50:	4619      	mov	r1, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	330c      	adds	r3, #12
 8005f58:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f60:	f7fd f8da 	bl	8003118 <HAL_DMA_Start_IT>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00b      	beq.n	8005f82 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f6e:	f043 0210 	orr.w	r2, r3, #16
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e023      	b.n	8005fca <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f8c:	2b40      	cmp	r3, #64	@ 0x40
 8005f8e:	d007      	beq.n	8005fa0 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f9e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685a      	ldr	r2, [r3, #4]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0220 	orr.w	r2, r2, #32
 8005fb6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0202 	orr.w	r2, r2, #2
 8005fc6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3718      	adds	r7, #24
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	08006247 	.word	0x08006247
 8005fd8:	080060f3 	.word	0x080060f3
 8005fdc:	08006263 	.word	0x08006263
 8005fe0:	0800619b 	.word	0x0800619b
 8005fe4:	0800627f 	.word	0x0800627f

08005fe8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006058:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800605a:	f7fc fe63 	bl	8002d24 <HAL_GetTick>
 800605e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0320 	and.w	r3, r3, #32
 800606a:	2b20      	cmp	r3, #32
 800606c:	d03b      	beq.n	80060e6 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 0220 	bic.w	r2, r2, #32
 800607c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f022 0202 	bic.w	r2, r2, #2
 800608c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	2164      	movs	r1, #100	@ 0x64
 8006092:	6978      	ldr	r0, [r7, #20]
 8006094:	f000 fa8a 	bl	80065ac <SPI_EndRxTxTransaction>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d005      	beq.n	80060aa <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060a2:	f043 0220 	orr.w	r2, r3, #32
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10a      	bne.n	80060c8 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060b2:	2300      	movs	r3, #0
 80060b4:	60fb      	str	r3, [r7, #12]
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	60fb      	str	r3, [r7, #12]
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	60fb      	str	r3, [r7, #12]
 80060c6:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	2200      	movs	r2, #0
 80060cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80060de:	6978      	ldr	r0, [r7, #20]
 80060e0:	f7ff ffaa 	bl	8006038 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80060e4:	e002      	b.n	80060ec <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80060e6:	6978      	ldr	r0, [r7, #20]
 80060e8:	f7fb fe0c 	bl	8001d04 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060ec:	3718      	adds	r7, #24
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fe:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006100:	f7fc fe10 	bl	8002d24 <HAL_GetTick>
 8006104:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0320 	and.w	r3, r3, #32
 8006110:	2b20      	cmp	r3, #32
 8006112:	d03c      	beq.n	800618e <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685a      	ldr	r2, [r3, #4]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0220 	bic.w	r2, r2, #32
 8006122:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10d      	bne.n	8006148 <SPI_DMAReceiveCplt+0x56>
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006134:	d108      	bne.n	8006148 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f022 0203 	bic.w	r2, r2, #3
 8006144:	605a      	str	r2, [r3, #4]
 8006146:	e007      	b.n	8006158 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0201 	bic.w	r2, r2, #1
 8006156:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006158:	68ba      	ldr	r2, [r7, #8]
 800615a:	2164      	movs	r1, #100	@ 0x64
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f9cd 	bl	80064fc <SPI_EndRxTransaction>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d002      	beq.n	800616e <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2220      	movs	r2, #32
 800616c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f7ff ff56 	bl	8006038 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800618c:	e002      	b.n	8006194 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f7ff ff2a 	bl	8005fe8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}

0800619a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800619a:	b580      	push	{r7, lr}
 800619c:	b084      	sub	sp, #16
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a6:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061a8:	f7fc fdbc 	bl	8002d24 <HAL_GetTick>
 80061ac:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0320 	and.w	r3, r3, #32
 80061b8:	2b20      	cmp	r3, #32
 80061ba:	d030      	beq.n	800621e <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f022 0220 	bic.w	r2, r2, #32
 80061ca:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	2164      	movs	r1, #100	@ 0x64
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f000 f9eb 	bl	80065ac <SPI_EndRxTxTransaction>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d005      	beq.n	80061e8 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e0:	f043 0220 	orr.w	r2, r3, #32
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685a      	ldr	r2, [r3, #4]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0203 	bic.w	r2, r2, #3
 80061f6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	f7ff ff0e 	bl	8006038 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800621c:	e002      	b.n	8006224 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f7fb fd86 	bl	8001d30 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006224:	3710      	adds	r7, #16
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b084      	sub	sp, #16
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006236:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f7ff fedf 	bl	8005ffc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800623e:	bf00      	nop
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b084      	sub	sp, #16
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006252:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f7ff fedb 	bl	8006010 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800625a:	bf00      	nop
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b084      	sub	sp, #16
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626e:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f7ff fed7 	bl	8006024 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006276:	bf00      	nop
 8006278:	3710      	adds	r7, #16
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b084      	sub	sp, #16
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f022 0203 	bic.w	r2, r2, #3
 800629a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a0:	f043 0210 	orr.w	r2, r3, #16
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f7ff fec1 	bl	8006038 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062b6:	bf00      	nop
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	4613      	mov	r3, r2
 80062ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80062d0:	f7fc fd28 	bl	8002d24 <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	1a9b      	subs	r3, r3, r2
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	4413      	add	r3, r2
 80062de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062e0:	f7fc fd20 	bl	8002d24 <HAL_GetTick>
 80062e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062e6:	4b39      	ldr	r3, [pc, #228]	@ (80063cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	015b      	lsls	r3, r3, #5
 80062ec:	0d1b      	lsrs	r3, r3, #20
 80062ee:	69fa      	ldr	r2, [r7, #28]
 80062f0:	fb02 f303 	mul.w	r3, r2, r3
 80062f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062f6:	e054      	b.n	80063a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fe:	d050      	beq.n	80063a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006300:	f7fc fd10 	bl	8002d24 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	69fa      	ldr	r2, [r7, #28]
 800630c:	429a      	cmp	r2, r3
 800630e:	d902      	bls.n	8006316 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d13d      	bne.n	8006392 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006324:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800632e:	d111      	bne.n	8006354 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006338:	d004      	beq.n	8006344 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006342:	d107      	bne.n	8006354 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006352:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800635c:	d10f      	bne.n	800637e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800636c:	601a      	str	r2, [r3, #0]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800637c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e017      	b.n	80063c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d101      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006398:	2300      	movs	r3, #0
 800639a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	3b01      	subs	r3, #1
 80063a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689a      	ldr	r2, [r3, #8]
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	4013      	ands	r3, r2
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	bf0c      	ite	eq
 80063b2:	2301      	moveq	r3, #1
 80063b4:	2300      	movne	r3, #0
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	461a      	mov	r2, r3
 80063ba:	79fb      	ldrb	r3, [r7, #7]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d19b      	bne.n	80062f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3720      	adds	r7, #32
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	20000000 	.word	0x20000000

080063d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b08a      	sub	sp, #40	@ 0x28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
 80063dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80063de:	2300      	movs	r3, #0
 80063e0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80063e2:	f7fc fc9f 	bl	8002d24 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ea:	1a9b      	subs	r3, r3, r2
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	4413      	add	r3, r2
 80063f0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80063f2:	f7fc fc97 	bl	8002d24 <HAL_GetTick>
 80063f6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	330c      	adds	r3, #12
 80063fe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006400:	4b3d      	ldr	r3, [pc, #244]	@ (80064f8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	4613      	mov	r3, r2
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	4413      	add	r3, r2
 800640a:	00da      	lsls	r2, r3, #3
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	0d1b      	lsrs	r3, r3, #20
 8006410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006412:	fb02 f303 	mul.w	r3, r2, r3
 8006416:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006418:	e060      	b.n	80064dc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006420:	d107      	bne.n	8006432 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d104      	bne.n	8006432 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	b2db      	uxtb	r3, r3
 800642e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006430:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006438:	d050      	beq.n	80064dc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800643a:	f7fc fc73 	bl	8002d24 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	6a3b      	ldr	r3, [r7, #32]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006446:	429a      	cmp	r2, r3
 8006448:	d902      	bls.n	8006450 <SPI_WaitFifoStateUntilTimeout+0x80>
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	2b00      	cmp	r3, #0
 800644e:	d13d      	bne.n	80064cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800645e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006468:	d111      	bne.n	800648e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006472:	d004      	beq.n	800647e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800647c:	d107      	bne.n	800648e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800648c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006496:	d10f      	bne.n	80064b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e010      	b.n	80064ee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80064d2:	2300      	movs	r3, #0
 80064d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	3b01      	subs	r3, #1
 80064da:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689a      	ldr	r2, [r3, #8]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	4013      	ands	r3, r2
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d196      	bne.n	800641a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3728      	adds	r7, #40	@ 0x28
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20000000 	.word	0x20000000

080064fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b086      	sub	sp, #24
 8006500:	af02      	add	r7, sp, #8
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006510:	d111      	bne.n	8006536 <SPI_EndRxTransaction+0x3a>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800651a:	d004      	beq.n	8006526 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006524:	d107      	bne.n	8006536 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006534:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2200      	movs	r2, #0
 800653e:	2180      	movs	r1, #128	@ 0x80
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f7ff febd 	bl	80062c0 <SPI_WaitFlagStateUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d007      	beq.n	800655c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006550:	f043 0220 	orr.w	r2, r3, #32
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e023      	b.n	80065a4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006564:	d11d      	bne.n	80065a2 <SPI_EndRxTransaction+0xa6>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800656e:	d004      	beq.n	800657a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006578:	d113      	bne.n	80065a2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2200      	movs	r2, #0
 8006582:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f7ff ff22 	bl	80063d0 <SPI_WaitFifoStateUntilTimeout>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d007      	beq.n	80065a2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006596:	f043 0220 	orr.w	r2, r3, #32
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e000      	b.n	80065a4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3710      	adds	r7, #16
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	9300      	str	r3, [sp, #0]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	2200      	movs	r2, #0
 80065c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f7ff ff03 	bl	80063d0 <SPI_WaitFifoStateUntilTimeout>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d007      	beq.n	80065e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d4:	f043 0220 	orr.w	r2, r3, #32
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e027      	b.n	8006630 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2200      	movs	r2, #0
 80065e8:	2180      	movs	r1, #128	@ 0x80
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f7ff fe68 	bl	80062c0 <SPI_WaitFlagStateUntilTimeout>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d007      	beq.n	8006606 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065fa:	f043 0220 	orr.w	r2, r3, #32
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e014      	b.n	8006630 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	2200      	movs	r2, #0
 800660e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7ff fedc 	bl	80063d0 <SPI_WaitFifoStateUntilTimeout>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d007      	beq.n	800662e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006622:	f043 0220 	orr.w	r2, r3, #32
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e000      	b.n	8006630 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e049      	b.n	80066de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d106      	bne.n	8006664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7fc f87a 	bl	8002758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3304      	adds	r3, #4
 8006674:	4619      	mov	r1, r3
 8006676:	4610      	mov	r0, r2
 8006678:	f000 fbe8 	bl	8006e4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3708      	adds	r7, #8
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
	...

080066e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d001      	beq.n	8006700 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e04f      	b.n	80067a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68da      	ldr	r2, [r3, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f042 0201 	orr.w	r2, r2, #1
 8006716:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a23      	ldr	r2, [pc, #140]	@ (80067ac <HAL_TIM_Base_Start_IT+0xc4>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d01d      	beq.n	800675e <HAL_TIM_Base_Start_IT+0x76>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800672a:	d018      	beq.n	800675e <HAL_TIM_Base_Start_IT+0x76>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a1f      	ldr	r2, [pc, #124]	@ (80067b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d013      	beq.n	800675e <HAL_TIM_Base_Start_IT+0x76>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a1e      	ldr	r2, [pc, #120]	@ (80067b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d00e      	beq.n	800675e <HAL_TIM_Base_Start_IT+0x76>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a1c      	ldr	r2, [pc, #112]	@ (80067b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d009      	beq.n	800675e <HAL_TIM_Base_Start_IT+0x76>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a1b      	ldr	r2, [pc, #108]	@ (80067bc <HAL_TIM_Base_Start_IT+0xd4>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d004      	beq.n	800675e <HAL_TIM_Base_Start_IT+0x76>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a19      	ldr	r2, [pc, #100]	@ (80067c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d115      	bne.n	800678a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689a      	ldr	r2, [r3, #8]
 8006764:	4b17      	ldr	r3, [pc, #92]	@ (80067c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006766:	4013      	ands	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2b06      	cmp	r3, #6
 800676e:	d015      	beq.n	800679c <HAL_TIM_Base_Start_IT+0xb4>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006776:	d011      	beq.n	800679c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f042 0201 	orr.w	r2, r2, #1
 8006786:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006788:	e008      	b.n	800679c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f042 0201 	orr.w	r2, r2, #1
 8006798:	601a      	str	r2, [r3, #0]
 800679a:	e000      	b.n	800679e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800679c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3714      	adds	r7, #20
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr
 80067ac:	40012c00 	.word	0x40012c00
 80067b0:	40000400 	.word	0x40000400
 80067b4:	40000800 	.word	0x40000800
 80067b8:	40000c00 	.word	0x40000c00
 80067bc:	40013400 	.word	0x40013400
 80067c0:	40014000 	.word	0x40014000
 80067c4:	00010007 	.word	0x00010007

080067c8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e097      	b.n	800690c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d106      	bne.n	80067f6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f7fb fff1 	bl	80027d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2202      	movs	r2, #2
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6812      	ldr	r2, [r2, #0]
 8006808:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800680c:	f023 0307 	bic.w	r3, r3, #7
 8006810:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	3304      	adds	r3, #4
 800681a:	4619      	mov	r1, r3
 800681c:	4610      	mov	r0, r2
 800681e:	f000 fb15 	bl	8006e4c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	4313      	orrs	r3, r2
 8006842:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800684a:	f023 0303 	bic.w	r3, r3, #3
 800684e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	689a      	ldr	r2, [r3, #8]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	021b      	lsls	r3, r3, #8
 800685a:	4313      	orrs	r3, r2
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	4313      	orrs	r3, r2
 8006860:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006868:	f023 030c 	bic.w	r3, r3, #12
 800686c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006874:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006878:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	68da      	ldr	r2, [r3, #12]
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	021b      	lsls	r3, r3, #8
 8006884:	4313      	orrs	r3, r2
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	4313      	orrs	r3, r2
 800688a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	011a      	lsls	r2, r3, #4
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	031b      	lsls	r3, r3, #12
 8006898:	4313      	orrs	r3, r2
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	4313      	orrs	r3, r2
 800689e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80068a6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80068ae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	695b      	ldr	r3, [r3, #20]
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	4313      	orrs	r3, r2
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006924:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800692c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006934:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800693c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d110      	bne.n	8006966 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d102      	bne.n	8006950 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800694a:	7b7b      	ldrb	r3, [r7, #13]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d001      	beq.n	8006954 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e089      	b.n	8006a68 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2202      	movs	r2, #2
 8006958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2202      	movs	r2, #2
 8006960:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006964:	e031      	b.n	80069ca <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	2b04      	cmp	r3, #4
 800696a:	d110      	bne.n	800698e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800696c:	7bbb      	ldrb	r3, [r7, #14]
 800696e:	2b01      	cmp	r3, #1
 8006970:	d102      	bne.n	8006978 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006972:	7b3b      	ldrb	r3, [r7, #12]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d001      	beq.n	800697c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e075      	b.n	8006a68 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2202      	movs	r2, #2
 8006980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2202      	movs	r2, #2
 8006988:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800698c:	e01d      	b.n	80069ca <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d108      	bne.n	80069a6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006994:	7bbb      	ldrb	r3, [r7, #14]
 8006996:	2b01      	cmp	r3, #1
 8006998:	d105      	bne.n	80069a6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800699a:	7b7b      	ldrb	r3, [r7, #13]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d102      	bne.n	80069a6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069a0:	7b3b      	ldrb	r3, [r7, #12]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d001      	beq.n	80069aa <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e05e      	b.n	8006a68 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2202      	movs	r2, #2
 80069ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2202      	movs	r2, #2
 80069b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2202      	movs	r2, #2
 80069be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2202      	movs	r2, #2
 80069c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <HAL_TIM_Encoder_Start_IT+0xc4>
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	2b04      	cmp	r3, #4
 80069d4:	d010      	beq.n	80069f8 <HAL_TIM_Encoder_Start_IT+0xe4>
 80069d6:	e01f      	b.n	8006a18 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2201      	movs	r2, #1
 80069de:	2100      	movs	r1, #0
 80069e0:	4618      	mov	r0, r3
 80069e2:	f000 fb73 	bl	80070cc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f042 0202 	orr.w	r2, r2, #2
 80069f4:	60da      	str	r2, [r3, #12]
      break;
 80069f6:	e02e      	b.n	8006a56 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2201      	movs	r2, #1
 80069fe:	2104      	movs	r1, #4
 8006a00:	4618      	mov	r0, r3
 8006a02:	f000 fb63 	bl	80070cc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68da      	ldr	r2, [r3, #12]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f042 0204 	orr.w	r2, r2, #4
 8006a14:	60da      	str	r2, [r3, #12]
      break;
 8006a16:	e01e      	b.n	8006a56 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	2100      	movs	r1, #0
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fb53 	bl	80070cc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	2104      	movs	r1, #4
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 fb4c 	bl	80070cc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68da      	ldr	r2, [r3, #12]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f042 0202 	orr.w	r2, r2, #2
 8006a42:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68da      	ldr	r2, [r3, #12]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f042 0204 	orr.w	r2, r2, #4
 8006a52:	60da      	str	r2, [r3, #12]
      break;
 8006a54:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f042 0201 	orr.w	r2, r2, #1
 8006a64:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	f003 0302 	and.w	r3, r3, #2
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d020      	beq.n	8006ad4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f003 0302 	and.w	r3, r3, #2
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01b      	beq.n	8006ad4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f06f 0202 	mvn.w	r2, #2
 8006aa4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	f003 0303 	and.w	r3, r3, #3
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d003      	beq.n	8006ac2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f7fa fa8c 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8006ac0:	e005      	b.n	8006ace <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f9a4 	bl	8006e10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 f9ab 	bl	8006e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	f003 0304 	and.w	r3, r3, #4
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d020      	beq.n	8006b20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f003 0304 	and.w	r3, r3, #4
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d01b      	beq.n	8006b20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f06f 0204 	mvn.w	r2, #4
 8006af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2202      	movs	r2, #2
 8006af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d003      	beq.n	8006b0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7fa fa66 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8006b0c:	e005      	b.n	8006b1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f97e 	bl	8006e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 f985 	bl	8006e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	f003 0308 	and.w	r3, r3, #8
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d020      	beq.n	8006b6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f003 0308 	and.w	r3, r3, #8
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d01b      	beq.n	8006b6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f06f 0208 	mvn.w	r2, #8
 8006b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2204      	movs	r2, #4
 8006b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	69db      	ldr	r3, [r3, #28]
 8006b4a:	f003 0303 	and.w	r3, r3, #3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d003      	beq.n	8006b5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7fa fa40 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8006b58:	e005      	b.n	8006b66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 f958 	bl	8006e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f000 f95f 	bl	8006e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f003 0310 	and.w	r3, r3, #16
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d020      	beq.n	8006bb8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f003 0310 	and.w	r3, r3, #16
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01b      	beq.n	8006bb8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f06f 0210 	mvn.w	r2, #16
 8006b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2208      	movs	r2, #8
 8006b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	69db      	ldr	r3, [r3, #28]
 8006b96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d003      	beq.n	8006ba6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fa fa1a 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8006ba4:	e005      	b.n	8006bb2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f932 	bl	8006e10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f939 	bl	8006e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00c      	beq.n	8006bdc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d007      	beq.n	8006bdc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f06f 0201 	mvn.w	r2, #1
 8006bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f7fa fa22 	bl	8001020 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d104      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00c      	beq.n	8006c0a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d007      	beq.n	8006c0a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 fb19 	bl	800723c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d00c      	beq.n	8006c2e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d007      	beq.n	8006c2e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fb11 	bl	8007250 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00c      	beq.n	8006c52 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d007      	beq.n	8006c52 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f8f3 	bl	8006e38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	f003 0320 	and.w	r3, r3, #32
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00c      	beq.n	8006c76 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f003 0320 	and.w	r3, r3, #32
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d007      	beq.n	8006c76 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f06f 0220 	mvn.w	r2, #32
 8006c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 fad9 	bl	8007228 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c76:	bf00      	nop
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}

08006c7e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c7e:	b580      	push	{r7, lr}
 8006c80:	b084      	sub	sp, #16
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
 8006c86:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d101      	bne.n	8006c9a <HAL_TIM_ConfigClockSource+0x1c>
 8006c96:	2302      	movs	r3, #2
 8006c98:	e0b6      	b.n	8006e08 <HAL_TIM_ConfigClockSource+0x18a>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2202      	movs	r2, #2
 8006ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cb8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006cbc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cc4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cd6:	d03e      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0xd8>
 8006cd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cdc:	f200 8087 	bhi.w	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ce4:	f000 8086 	beq.w	8006df4 <HAL_TIM_ConfigClockSource+0x176>
 8006ce8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cec:	d87f      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006cee:	2b70      	cmp	r3, #112	@ 0x70
 8006cf0:	d01a      	beq.n	8006d28 <HAL_TIM_ConfigClockSource+0xaa>
 8006cf2:	2b70      	cmp	r3, #112	@ 0x70
 8006cf4:	d87b      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006cf6:	2b60      	cmp	r3, #96	@ 0x60
 8006cf8:	d050      	beq.n	8006d9c <HAL_TIM_ConfigClockSource+0x11e>
 8006cfa:	2b60      	cmp	r3, #96	@ 0x60
 8006cfc:	d877      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006cfe:	2b50      	cmp	r3, #80	@ 0x50
 8006d00:	d03c      	beq.n	8006d7c <HAL_TIM_ConfigClockSource+0xfe>
 8006d02:	2b50      	cmp	r3, #80	@ 0x50
 8006d04:	d873      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006d06:	2b40      	cmp	r3, #64	@ 0x40
 8006d08:	d058      	beq.n	8006dbc <HAL_TIM_ConfigClockSource+0x13e>
 8006d0a:	2b40      	cmp	r3, #64	@ 0x40
 8006d0c:	d86f      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006d0e:	2b30      	cmp	r3, #48	@ 0x30
 8006d10:	d064      	beq.n	8006ddc <HAL_TIM_ConfigClockSource+0x15e>
 8006d12:	2b30      	cmp	r3, #48	@ 0x30
 8006d14:	d86b      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006d16:	2b20      	cmp	r3, #32
 8006d18:	d060      	beq.n	8006ddc <HAL_TIM_ConfigClockSource+0x15e>
 8006d1a:	2b20      	cmp	r3, #32
 8006d1c:	d867      	bhi.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d05c      	beq.n	8006ddc <HAL_TIM_ConfigClockSource+0x15e>
 8006d22:	2b10      	cmp	r3, #16
 8006d24:	d05a      	beq.n	8006ddc <HAL_TIM_ConfigClockSource+0x15e>
 8006d26:	e062      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d38:	f000 f9a8 	bl	800708c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006d4a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	609a      	str	r2, [r3, #8]
      break;
 8006d54:	e04f      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d66:	f000 f991 	bl	800708c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	689a      	ldr	r2, [r3, #8]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d78:	609a      	str	r2, [r3, #8]
      break;
 8006d7a:	e03c      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d88:	461a      	mov	r2, r3
 8006d8a:	f000 f905 	bl	8006f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2150      	movs	r1, #80	@ 0x50
 8006d94:	4618      	mov	r0, r3
 8006d96:	f000 f95e 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006d9a:	e02c      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006da8:	461a      	mov	r2, r3
 8006daa:	f000 f924 	bl	8006ff6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2160      	movs	r1, #96	@ 0x60
 8006db4:	4618      	mov	r0, r3
 8006db6:	f000 f94e 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006dba:	e01c      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dc8:	461a      	mov	r2, r3
 8006dca:	f000 f8e5 	bl	8006f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2140      	movs	r1, #64	@ 0x40
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f000 f93e 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006dda:	e00c      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4619      	mov	r1, r3
 8006de6:	4610      	mov	r0, r2
 8006de8:	f000 f935 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006dec:	e003      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	73fb      	strb	r3, [r7, #15]
      break;
 8006df2:	e000      	b.n	8006df6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006df4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a46      	ldr	r2, [pc, #280]	@ (8006f78 <TIM_Base_SetConfig+0x12c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d013      	beq.n	8006e8c <TIM_Base_SetConfig+0x40>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e6a:	d00f      	beq.n	8006e8c <TIM_Base_SetConfig+0x40>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a43      	ldr	r2, [pc, #268]	@ (8006f7c <TIM_Base_SetConfig+0x130>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d00b      	beq.n	8006e8c <TIM_Base_SetConfig+0x40>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a42      	ldr	r2, [pc, #264]	@ (8006f80 <TIM_Base_SetConfig+0x134>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d007      	beq.n	8006e8c <TIM_Base_SetConfig+0x40>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a41      	ldr	r2, [pc, #260]	@ (8006f84 <TIM_Base_SetConfig+0x138>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d003      	beq.n	8006e8c <TIM_Base_SetConfig+0x40>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a40      	ldr	r2, [pc, #256]	@ (8006f88 <TIM_Base_SetConfig+0x13c>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d108      	bne.n	8006e9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a35      	ldr	r2, [pc, #212]	@ (8006f78 <TIM_Base_SetConfig+0x12c>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d01f      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eac:	d01b      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a32      	ldr	r2, [pc, #200]	@ (8006f7c <TIM_Base_SetConfig+0x130>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d017      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a31      	ldr	r2, [pc, #196]	@ (8006f80 <TIM_Base_SetConfig+0x134>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d013      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a30      	ldr	r2, [pc, #192]	@ (8006f84 <TIM_Base_SetConfig+0x138>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d00f      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a2f      	ldr	r2, [pc, #188]	@ (8006f88 <TIM_Base_SetConfig+0x13c>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d00b      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a2e      	ldr	r2, [pc, #184]	@ (8006f8c <TIM_Base_SetConfig+0x140>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d007      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a2d      	ldr	r2, [pc, #180]	@ (8006f90 <TIM_Base_SetConfig+0x144>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d003      	beq.n	8006ee6 <TIM_Base_SetConfig+0x9a>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a2c      	ldr	r2, [pc, #176]	@ (8006f94 <TIM_Base_SetConfig+0x148>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d108      	bne.n	8006ef8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	695b      	ldr	r3, [r3, #20]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	689a      	ldr	r2, [r3, #8]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a16      	ldr	r2, [pc, #88]	@ (8006f78 <TIM_Base_SetConfig+0x12c>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00f      	beq.n	8006f44 <TIM_Base_SetConfig+0xf8>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a18      	ldr	r2, [pc, #96]	@ (8006f88 <TIM_Base_SetConfig+0x13c>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d00b      	beq.n	8006f44 <TIM_Base_SetConfig+0xf8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a17      	ldr	r2, [pc, #92]	@ (8006f8c <TIM_Base_SetConfig+0x140>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d007      	beq.n	8006f44 <TIM_Base_SetConfig+0xf8>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a16      	ldr	r2, [pc, #88]	@ (8006f90 <TIM_Base_SetConfig+0x144>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d003      	beq.n	8006f44 <TIM_Base_SetConfig+0xf8>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a15      	ldr	r2, [pc, #84]	@ (8006f94 <TIM_Base_SetConfig+0x148>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d103      	bne.n	8006f4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	691a      	ldr	r2, [r3, #16]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d105      	bne.n	8006f6a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	f023 0201 	bic.w	r2, r3, #1
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	611a      	str	r2, [r3, #16]
  }
}
 8006f6a:	bf00      	nop
 8006f6c:	3714      	adds	r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	40012c00 	.word	0x40012c00
 8006f7c:	40000400 	.word	0x40000400
 8006f80:	40000800 	.word	0x40000800
 8006f84:	40000c00 	.word	0x40000c00
 8006f88:	40013400 	.word	0x40013400
 8006f8c:	40014000 	.word	0x40014000
 8006f90:	40014400 	.word	0x40014400
 8006f94:	40014800 	.word	0x40014800

08006f98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	f023 0201 	bic.w	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	011b      	lsls	r3, r3, #4
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f023 030a 	bic.w	r3, r3, #10
 8006fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	621a      	str	r2, [r3, #32]
}
 8006fea:	bf00      	nop
 8006fec:	371c      	adds	r7, #28
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b087      	sub	sp, #28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	60f8      	str	r0, [r7, #12]
 8006ffe:	60b9      	str	r1, [r7, #8]
 8007000:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f023 0210 	bic.w	r2, r3, #16
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	031b      	lsls	r3, r3, #12
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4313      	orrs	r3, r2
 800702a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007032:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	697a      	ldr	r2, [r7, #20]
 800703a:	4313      	orrs	r3, r2
 800703c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007056:	b480      	push	{r7}
 8007058:	b085      	sub	sp, #20
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	f043 0307 	orr.w	r3, r3, #7
 8007078:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	609a      	str	r2, [r3, #8]
}
 8007080:	bf00      	nop
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800708c:	b480      	push	{r7}
 800708e:	b087      	sub	sp, #28
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	021a      	lsls	r2, r3, #8
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	431a      	orrs	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	697a      	ldr	r2, [r7, #20]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	609a      	str	r2, [r3, #8]
}
 80070c0:	bf00      	nop
 80070c2:	371c      	adds	r7, #28
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 031f 	and.w	r3, r3, #31
 80070de:	2201      	movs	r2, #1
 80070e0:	fa02 f303 	lsl.w	r3, r2, r3
 80070e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a1a      	ldr	r2, [r3, #32]
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	43db      	mvns	r3, r3
 80070ee:	401a      	ands	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a1a      	ldr	r2, [r3, #32]
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f003 031f 	and.w	r3, r3, #31
 80070fe:	6879      	ldr	r1, [r7, #4]
 8007100:	fa01 f303 	lsl.w	r3, r1, r3
 8007104:	431a      	orrs	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	621a      	str	r2, [r3, #32]
}
 800710a:	bf00      	nop
 800710c:	371c      	adds	r7, #28
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
	...

08007118 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007128:	2b01      	cmp	r3, #1
 800712a:	d101      	bne.n	8007130 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800712c:	2302      	movs	r3, #2
 800712e:	e068      	b.n	8007202 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2202      	movs	r2, #2
 800713c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a2e      	ldr	r2, [pc, #184]	@ (8007210 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d004      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a2d      	ldr	r2, [pc, #180]	@ (8007214 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d108      	bne.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800716a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	4313      	orrs	r3, r2
 8007174:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800717c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	4313      	orrs	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a1e      	ldr	r2, [pc, #120]	@ (8007210 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d01d      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071a2:	d018      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a1b      	ldr	r2, [pc, #108]	@ (8007218 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d013      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a1a      	ldr	r2, [pc, #104]	@ (800721c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d00e      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a18      	ldr	r2, [pc, #96]	@ (8007220 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d009      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a13      	ldr	r2, [pc, #76]	@ (8007214 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d004      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a14      	ldr	r2, [pc, #80]	@ (8007224 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d10c      	bne.n	80071f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3714      	adds	r7, #20
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	40012c00 	.word	0x40012c00
 8007214:	40013400 	.word	0x40013400
 8007218:	40000400 	.word	0x40000400
 800721c:	40000800 	.word	0x40000800
 8007220:	40000c00 	.word	0x40000c00
 8007224:	40014000 	.word	0x40014000

08007228 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007228:	b480      	push	{r7}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007230:	bf00      	nop
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr

0800723c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007244:	bf00      	nop
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007258:	bf00      	nop
 800725a:	370c      	adds	r7, #12
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d101      	bne.n	8007276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e040      	b.n	80072f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800727a:	2b00      	cmp	r3, #0
 800727c:	d106      	bne.n	800728c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7fb faf2 	bl	8002870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2224      	movs	r2, #36	@ 0x24
 8007290:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f022 0201 	bic.w	r2, r2, #1
 80072a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d002      	beq.n	80072b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 fb6a 	bl	8007984 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f000 f8af 	bl	8007414 <UART_SetConfig>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d101      	bne.n	80072c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e01b      	b.n	80072f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	689a      	ldr	r2, [r3, #8]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0201 	orr.w	r2, r2, #1
 80072ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fbe9 	bl	8007ac8 <UART_CheckIdleState>
 80072f6:	4603      	mov	r3, r0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b08a      	sub	sp, #40	@ 0x28
 8007304:	af02      	add	r7, sp, #8
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	603b      	str	r3, [r7, #0]
 800730c:	4613      	mov	r3, r2
 800730e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007314:	2b20      	cmp	r3, #32
 8007316:	d177      	bne.n	8007408 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d002      	beq.n	8007324 <HAL_UART_Transmit+0x24>
 800731e:	88fb      	ldrh	r3, [r7, #6]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d101      	bne.n	8007328 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e070      	b.n	800740a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2200      	movs	r2, #0
 800732c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2221      	movs	r2, #33	@ 0x21
 8007334:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007336:	f7fb fcf5 	bl	8002d24 <HAL_GetTick>
 800733a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	88fa      	ldrh	r2, [r7, #6]
 8007340:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	88fa      	ldrh	r2, [r7, #6]
 8007348:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007354:	d108      	bne.n	8007368 <HAL_UART_Transmit+0x68>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d104      	bne.n	8007368 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800735e:	2300      	movs	r3, #0
 8007360:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	61bb      	str	r3, [r7, #24]
 8007366:	e003      	b.n	8007370 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800736c:	2300      	movs	r3, #0
 800736e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007370:	e02f      	b.n	80073d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	9300      	str	r3, [sp, #0]
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	2200      	movs	r2, #0
 800737a:	2180      	movs	r1, #128	@ 0x80
 800737c:	68f8      	ldr	r0, [r7, #12]
 800737e:	f000 fc4b 	bl	8007c18 <UART_WaitOnFlagUntilTimeout>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d004      	beq.n	8007392 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2220      	movs	r2, #32
 800738c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e03b      	b.n	800740a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10b      	bne.n	80073b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	881a      	ldrh	r2, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073a4:	b292      	uxth	r2, r2
 80073a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	3302      	adds	r3, #2
 80073ac:	61bb      	str	r3, [r7, #24]
 80073ae:	e007      	b.n	80073c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	781a      	ldrb	r2, [r3, #0]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	3301      	adds	r3, #1
 80073be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	3b01      	subs	r3, #1
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80073d8:	b29b      	uxth	r3, r3
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1c9      	bne.n	8007372 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	2200      	movs	r2, #0
 80073e6:	2140      	movs	r1, #64	@ 0x40
 80073e8:	68f8      	ldr	r0, [r7, #12]
 80073ea:	f000 fc15 	bl	8007c18 <UART_WaitOnFlagUntilTimeout>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d004      	beq.n	80073fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2220      	movs	r2, #32
 80073f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e005      	b.n	800740a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2220      	movs	r2, #32
 8007402:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007404:	2300      	movs	r3, #0
 8007406:	e000      	b.n	800740a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007408:	2302      	movs	r3, #2
  }
}
 800740a:	4618      	mov	r0, r3
 800740c:	3720      	adds	r7, #32
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
	...

08007414 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007418:	b08a      	sub	sp, #40	@ 0x28
 800741a:	af00      	add	r7, sp, #0
 800741c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800741e:	2300      	movs	r3, #0
 8007420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	689a      	ldr	r2, [r3, #8]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	431a      	orrs	r2, r3
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	431a      	orrs	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	4313      	orrs	r3, r2
 800743a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	4ba4      	ldr	r3, [pc, #656]	@ (80076d4 <UART_SetConfig+0x2c0>)
 8007444:	4013      	ands	r3, r2
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	6812      	ldr	r2, [r2, #0]
 800744a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800744c:	430b      	orrs	r3, r1
 800744e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	68da      	ldr	r2, [r3, #12]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	430a      	orrs	r2, r1
 8007464:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a99      	ldr	r2, [pc, #612]	@ (80076d8 <UART_SetConfig+0x2c4>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d004      	beq.n	8007480 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6a1b      	ldr	r3, [r3, #32]
 800747a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800747c:	4313      	orrs	r3, r2
 800747e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007490:	430a      	orrs	r2, r1
 8007492:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a90      	ldr	r2, [pc, #576]	@ (80076dc <UART_SetConfig+0x2c8>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d126      	bne.n	80074ec <UART_SetConfig+0xd8>
 800749e:	4b90      	ldr	r3, [pc, #576]	@ (80076e0 <UART_SetConfig+0x2cc>)
 80074a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a4:	f003 0303 	and.w	r3, r3, #3
 80074a8:	2b03      	cmp	r3, #3
 80074aa:	d81b      	bhi.n	80074e4 <UART_SetConfig+0xd0>
 80074ac:	a201      	add	r2, pc, #4	@ (adr r2, 80074b4 <UART_SetConfig+0xa0>)
 80074ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b2:	bf00      	nop
 80074b4:	080074c5 	.word	0x080074c5
 80074b8:	080074d5 	.word	0x080074d5
 80074bc:	080074cd 	.word	0x080074cd
 80074c0:	080074dd 	.word	0x080074dd
 80074c4:	2301      	movs	r3, #1
 80074c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ca:	e116      	b.n	80076fa <UART_SetConfig+0x2e6>
 80074cc:	2302      	movs	r3, #2
 80074ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074d2:	e112      	b.n	80076fa <UART_SetConfig+0x2e6>
 80074d4:	2304      	movs	r3, #4
 80074d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074da:	e10e      	b.n	80076fa <UART_SetConfig+0x2e6>
 80074dc:	2308      	movs	r3, #8
 80074de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074e2:	e10a      	b.n	80076fa <UART_SetConfig+0x2e6>
 80074e4:	2310      	movs	r3, #16
 80074e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ea:	e106      	b.n	80076fa <UART_SetConfig+0x2e6>
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a7c      	ldr	r2, [pc, #496]	@ (80076e4 <UART_SetConfig+0x2d0>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d138      	bne.n	8007568 <UART_SetConfig+0x154>
 80074f6:	4b7a      	ldr	r3, [pc, #488]	@ (80076e0 <UART_SetConfig+0x2cc>)
 80074f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074fc:	f003 030c 	and.w	r3, r3, #12
 8007500:	2b0c      	cmp	r3, #12
 8007502:	d82d      	bhi.n	8007560 <UART_SetConfig+0x14c>
 8007504:	a201      	add	r2, pc, #4	@ (adr r2, 800750c <UART_SetConfig+0xf8>)
 8007506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800750a:	bf00      	nop
 800750c:	08007541 	.word	0x08007541
 8007510:	08007561 	.word	0x08007561
 8007514:	08007561 	.word	0x08007561
 8007518:	08007561 	.word	0x08007561
 800751c:	08007551 	.word	0x08007551
 8007520:	08007561 	.word	0x08007561
 8007524:	08007561 	.word	0x08007561
 8007528:	08007561 	.word	0x08007561
 800752c:	08007549 	.word	0x08007549
 8007530:	08007561 	.word	0x08007561
 8007534:	08007561 	.word	0x08007561
 8007538:	08007561 	.word	0x08007561
 800753c:	08007559 	.word	0x08007559
 8007540:	2300      	movs	r3, #0
 8007542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007546:	e0d8      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007548:	2302      	movs	r3, #2
 800754a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754e:	e0d4      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007550:	2304      	movs	r3, #4
 8007552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007556:	e0d0      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007558:	2308      	movs	r3, #8
 800755a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800755e:	e0cc      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007560:	2310      	movs	r3, #16
 8007562:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007566:	e0c8      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a5e      	ldr	r2, [pc, #376]	@ (80076e8 <UART_SetConfig+0x2d4>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d125      	bne.n	80075be <UART_SetConfig+0x1aa>
 8007572:	4b5b      	ldr	r3, [pc, #364]	@ (80076e0 <UART_SetConfig+0x2cc>)
 8007574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007578:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800757c:	2b30      	cmp	r3, #48	@ 0x30
 800757e:	d016      	beq.n	80075ae <UART_SetConfig+0x19a>
 8007580:	2b30      	cmp	r3, #48	@ 0x30
 8007582:	d818      	bhi.n	80075b6 <UART_SetConfig+0x1a2>
 8007584:	2b20      	cmp	r3, #32
 8007586:	d00a      	beq.n	800759e <UART_SetConfig+0x18a>
 8007588:	2b20      	cmp	r3, #32
 800758a:	d814      	bhi.n	80075b6 <UART_SetConfig+0x1a2>
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <UART_SetConfig+0x182>
 8007590:	2b10      	cmp	r3, #16
 8007592:	d008      	beq.n	80075a6 <UART_SetConfig+0x192>
 8007594:	e00f      	b.n	80075b6 <UART_SetConfig+0x1a2>
 8007596:	2300      	movs	r3, #0
 8007598:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800759c:	e0ad      	b.n	80076fa <UART_SetConfig+0x2e6>
 800759e:	2302      	movs	r3, #2
 80075a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075a4:	e0a9      	b.n	80076fa <UART_SetConfig+0x2e6>
 80075a6:	2304      	movs	r3, #4
 80075a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ac:	e0a5      	b.n	80076fa <UART_SetConfig+0x2e6>
 80075ae:	2308      	movs	r3, #8
 80075b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075b4:	e0a1      	b.n	80076fa <UART_SetConfig+0x2e6>
 80075b6:	2310      	movs	r3, #16
 80075b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075bc:	e09d      	b.n	80076fa <UART_SetConfig+0x2e6>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a4a      	ldr	r2, [pc, #296]	@ (80076ec <UART_SetConfig+0x2d8>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d125      	bne.n	8007614 <UART_SetConfig+0x200>
 80075c8:	4b45      	ldr	r3, [pc, #276]	@ (80076e0 <UART_SetConfig+0x2cc>)
 80075ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d4:	d016      	beq.n	8007604 <UART_SetConfig+0x1f0>
 80075d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d8:	d818      	bhi.n	800760c <UART_SetConfig+0x1f8>
 80075da:	2b80      	cmp	r3, #128	@ 0x80
 80075dc:	d00a      	beq.n	80075f4 <UART_SetConfig+0x1e0>
 80075de:	2b80      	cmp	r3, #128	@ 0x80
 80075e0:	d814      	bhi.n	800760c <UART_SetConfig+0x1f8>
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d002      	beq.n	80075ec <UART_SetConfig+0x1d8>
 80075e6:	2b40      	cmp	r3, #64	@ 0x40
 80075e8:	d008      	beq.n	80075fc <UART_SetConfig+0x1e8>
 80075ea:	e00f      	b.n	800760c <UART_SetConfig+0x1f8>
 80075ec:	2300      	movs	r3, #0
 80075ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075f2:	e082      	b.n	80076fa <UART_SetConfig+0x2e6>
 80075f4:	2302      	movs	r3, #2
 80075f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075fa:	e07e      	b.n	80076fa <UART_SetConfig+0x2e6>
 80075fc:	2304      	movs	r3, #4
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e07a      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007604:	2308      	movs	r3, #8
 8007606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800760a:	e076      	b.n	80076fa <UART_SetConfig+0x2e6>
 800760c:	2310      	movs	r3, #16
 800760e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007612:	e072      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a35      	ldr	r2, [pc, #212]	@ (80076f0 <UART_SetConfig+0x2dc>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d12a      	bne.n	8007674 <UART_SetConfig+0x260>
 800761e:	4b30      	ldr	r3, [pc, #192]	@ (80076e0 <UART_SetConfig+0x2cc>)
 8007620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007624:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007628:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800762c:	d01a      	beq.n	8007664 <UART_SetConfig+0x250>
 800762e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007632:	d81b      	bhi.n	800766c <UART_SetConfig+0x258>
 8007634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007638:	d00c      	beq.n	8007654 <UART_SetConfig+0x240>
 800763a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800763e:	d815      	bhi.n	800766c <UART_SetConfig+0x258>
 8007640:	2b00      	cmp	r3, #0
 8007642:	d003      	beq.n	800764c <UART_SetConfig+0x238>
 8007644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007648:	d008      	beq.n	800765c <UART_SetConfig+0x248>
 800764a:	e00f      	b.n	800766c <UART_SetConfig+0x258>
 800764c:	2300      	movs	r3, #0
 800764e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007652:	e052      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007654:	2302      	movs	r3, #2
 8007656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765a:	e04e      	b.n	80076fa <UART_SetConfig+0x2e6>
 800765c:	2304      	movs	r3, #4
 800765e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007662:	e04a      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007664:	2308      	movs	r3, #8
 8007666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800766a:	e046      	b.n	80076fa <UART_SetConfig+0x2e6>
 800766c:	2310      	movs	r3, #16
 800766e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007672:	e042      	b.n	80076fa <UART_SetConfig+0x2e6>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a17      	ldr	r2, [pc, #92]	@ (80076d8 <UART_SetConfig+0x2c4>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d13a      	bne.n	80076f4 <UART_SetConfig+0x2e0>
 800767e:	4b18      	ldr	r3, [pc, #96]	@ (80076e0 <UART_SetConfig+0x2cc>)
 8007680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007684:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007688:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800768c:	d01a      	beq.n	80076c4 <UART_SetConfig+0x2b0>
 800768e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007692:	d81b      	bhi.n	80076cc <UART_SetConfig+0x2b8>
 8007694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007698:	d00c      	beq.n	80076b4 <UART_SetConfig+0x2a0>
 800769a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800769e:	d815      	bhi.n	80076cc <UART_SetConfig+0x2b8>
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <UART_SetConfig+0x298>
 80076a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a8:	d008      	beq.n	80076bc <UART_SetConfig+0x2a8>
 80076aa:	e00f      	b.n	80076cc <UART_SetConfig+0x2b8>
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b2:	e022      	b.n	80076fa <UART_SetConfig+0x2e6>
 80076b4:	2302      	movs	r3, #2
 80076b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ba:	e01e      	b.n	80076fa <UART_SetConfig+0x2e6>
 80076bc:	2304      	movs	r3, #4
 80076be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076c2:	e01a      	b.n	80076fa <UART_SetConfig+0x2e6>
 80076c4:	2308      	movs	r3, #8
 80076c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ca:	e016      	b.n	80076fa <UART_SetConfig+0x2e6>
 80076cc:	2310      	movs	r3, #16
 80076ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076d2:	e012      	b.n	80076fa <UART_SetConfig+0x2e6>
 80076d4:	efff69f3 	.word	0xefff69f3
 80076d8:	40008000 	.word	0x40008000
 80076dc:	40013800 	.word	0x40013800
 80076e0:	40021000 	.word	0x40021000
 80076e4:	40004400 	.word	0x40004400
 80076e8:	40004800 	.word	0x40004800
 80076ec:	40004c00 	.word	0x40004c00
 80076f0:	40005000 	.word	0x40005000
 80076f4:	2310      	movs	r3, #16
 80076f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a9f      	ldr	r2, [pc, #636]	@ (800797c <UART_SetConfig+0x568>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d17a      	bne.n	80077fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007704:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007708:	2b08      	cmp	r3, #8
 800770a:	d824      	bhi.n	8007756 <UART_SetConfig+0x342>
 800770c:	a201      	add	r2, pc, #4	@ (adr r2, 8007714 <UART_SetConfig+0x300>)
 800770e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007712:	bf00      	nop
 8007714:	08007739 	.word	0x08007739
 8007718:	08007757 	.word	0x08007757
 800771c:	08007741 	.word	0x08007741
 8007720:	08007757 	.word	0x08007757
 8007724:	08007747 	.word	0x08007747
 8007728:	08007757 	.word	0x08007757
 800772c:	08007757 	.word	0x08007757
 8007730:	08007757 	.word	0x08007757
 8007734:	0800774f 	.word	0x0800774f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007738:	f7fc ff2a 	bl	8004590 <HAL_RCC_GetPCLK1Freq>
 800773c:	61f8      	str	r0, [r7, #28]
        break;
 800773e:	e010      	b.n	8007762 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007740:	4b8f      	ldr	r3, [pc, #572]	@ (8007980 <UART_SetConfig+0x56c>)
 8007742:	61fb      	str	r3, [r7, #28]
        break;
 8007744:	e00d      	b.n	8007762 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007746:	f7fc fe8b 	bl	8004460 <HAL_RCC_GetSysClockFreq>
 800774a:	61f8      	str	r0, [r7, #28]
        break;
 800774c:	e009      	b.n	8007762 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800774e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007752:	61fb      	str	r3, [r7, #28]
        break;
 8007754:	e005      	b.n	8007762 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007756:	2300      	movs	r3, #0
 8007758:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007760:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 80fb 	beq.w	8007960 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	685a      	ldr	r2, [r3, #4]
 800776e:	4613      	mov	r3, r2
 8007770:	005b      	lsls	r3, r3, #1
 8007772:	4413      	add	r3, r2
 8007774:	69fa      	ldr	r2, [r7, #28]
 8007776:	429a      	cmp	r2, r3
 8007778:	d305      	bcc.n	8007786 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007780:	69fa      	ldr	r2, [r7, #28]
 8007782:	429a      	cmp	r2, r3
 8007784:	d903      	bls.n	800778e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800778c:	e0e8      	b.n	8007960 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	2200      	movs	r2, #0
 8007792:	461c      	mov	r4, r3
 8007794:	4615      	mov	r5, r2
 8007796:	f04f 0200 	mov.w	r2, #0
 800779a:	f04f 0300 	mov.w	r3, #0
 800779e:	022b      	lsls	r3, r5, #8
 80077a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80077a4:	0222      	lsls	r2, r4, #8
 80077a6:	68f9      	ldr	r1, [r7, #12]
 80077a8:	6849      	ldr	r1, [r1, #4]
 80077aa:	0849      	lsrs	r1, r1, #1
 80077ac:	2000      	movs	r0, #0
 80077ae:	4688      	mov	r8, r1
 80077b0:	4681      	mov	r9, r0
 80077b2:	eb12 0a08 	adds.w	sl, r2, r8
 80077b6:	eb43 0b09 	adc.w	fp, r3, r9
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	603b      	str	r3, [r7, #0]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c8:	4650      	mov	r0, sl
 80077ca:	4659      	mov	r1, fp
 80077cc:	f7f9 fa3c 	bl	8000c48 <__aeabi_uldivmod>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	4613      	mov	r3, r2
 80077d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077de:	d308      	bcc.n	80077f2 <UART_SetConfig+0x3de>
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077e6:	d204      	bcs.n	80077f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	60da      	str	r2, [r3, #12]
 80077f0:	e0b6      	b.n	8007960 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80077f8:	e0b2      	b.n	8007960 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	69db      	ldr	r3, [r3, #28]
 80077fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007802:	d15e      	bne.n	80078c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007804:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007808:	2b08      	cmp	r3, #8
 800780a:	d828      	bhi.n	800785e <UART_SetConfig+0x44a>
 800780c:	a201      	add	r2, pc, #4	@ (adr r2, 8007814 <UART_SetConfig+0x400>)
 800780e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007812:	bf00      	nop
 8007814:	08007839 	.word	0x08007839
 8007818:	08007841 	.word	0x08007841
 800781c:	08007849 	.word	0x08007849
 8007820:	0800785f 	.word	0x0800785f
 8007824:	0800784f 	.word	0x0800784f
 8007828:	0800785f 	.word	0x0800785f
 800782c:	0800785f 	.word	0x0800785f
 8007830:	0800785f 	.word	0x0800785f
 8007834:	08007857 	.word	0x08007857
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007838:	f7fc feaa 	bl	8004590 <HAL_RCC_GetPCLK1Freq>
 800783c:	61f8      	str	r0, [r7, #28]
        break;
 800783e:	e014      	b.n	800786a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007840:	f7fc febc 	bl	80045bc <HAL_RCC_GetPCLK2Freq>
 8007844:	61f8      	str	r0, [r7, #28]
        break;
 8007846:	e010      	b.n	800786a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007848:	4b4d      	ldr	r3, [pc, #308]	@ (8007980 <UART_SetConfig+0x56c>)
 800784a:	61fb      	str	r3, [r7, #28]
        break;
 800784c:	e00d      	b.n	800786a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800784e:	f7fc fe07 	bl	8004460 <HAL_RCC_GetSysClockFreq>
 8007852:	61f8      	str	r0, [r7, #28]
        break;
 8007854:	e009      	b.n	800786a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007856:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800785a:	61fb      	str	r3, [r7, #28]
        break;
 800785c:	e005      	b.n	800786a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800785e:	2300      	movs	r3, #0
 8007860:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007868:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d077      	beq.n	8007960 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	005a      	lsls	r2, r3, #1
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	085b      	lsrs	r3, r3, #1
 800787a:	441a      	add	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	fbb2 f3f3 	udiv	r3, r2, r3
 8007884:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	2b0f      	cmp	r3, #15
 800788a:	d916      	bls.n	80078ba <UART_SetConfig+0x4a6>
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007892:	d212      	bcs.n	80078ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	b29b      	uxth	r3, r3
 8007898:	f023 030f 	bic.w	r3, r3, #15
 800789c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	085b      	lsrs	r3, r3, #1
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	f003 0307 	and.w	r3, r3, #7
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	8afb      	ldrh	r3, [r7, #22]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	8afa      	ldrh	r2, [r7, #22]
 80078b6:	60da      	str	r2, [r3, #12]
 80078b8:	e052      	b.n	8007960 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078c0:	e04e      	b.n	8007960 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80078c6:	2b08      	cmp	r3, #8
 80078c8:	d827      	bhi.n	800791a <UART_SetConfig+0x506>
 80078ca:	a201      	add	r2, pc, #4	@ (adr r2, 80078d0 <UART_SetConfig+0x4bc>)
 80078cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078d0:	080078f5 	.word	0x080078f5
 80078d4:	080078fd 	.word	0x080078fd
 80078d8:	08007905 	.word	0x08007905
 80078dc:	0800791b 	.word	0x0800791b
 80078e0:	0800790b 	.word	0x0800790b
 80078e4:	0800791b 	.word	0x0800791b
 80078e8:	0800791b 	.word	0x0800791b
 80078ec:	0800791b 	.word	0x0800791b
 80078f0:	08007913 	.word	0x08007913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078f4:	f7fc fe4c 	bl	8004590 <HAL_RCC_GetPCLK1Freq>
 80078f8:	61f8      	str	r0, [r7, #28]
        break;
 80078fa:	e014      	b.n	8007926 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078fc:	f7fc fe5e 	bl	80045bc <HAL_RCC_GetPCLK2Freq>
 8007900:	61f8      	str	r0, [r7, #28]
        break;
 8007902:	e010      	b.n	8007926 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007904:	4b1e      	ldr	r3, [pc, #120]	@ (8007980 <UART_SetConfig+0x56c>)
 8007906:	61fb      	str	r3, [r7, #28]
        break;
 8007908:	e00d      	b.n	8007926 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800790a:	f7fc fda9 	bl	8004460 <HAL_RCC_GetSysClockFreq>
 800790e:	61f8      	str	r0, [r7, #28]
        break;
 8007910:	e009      	b.n	8007926 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007916:	61fb      	str	r3, [r7, #28]
        break;
 8007918:	e005      	b.n	8007926 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800791a:	2300      	movs	r3, #0
 800791c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007924:	bf00      	nop
    }

    if (pclk != 0U)
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d019      	beq.n	8007960 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	085a      	lsrs	r2, r3, #1
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	441a      	add	r2, r3
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	fbb2 f3f3 	udiv	r3, r2, r3
 800793e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	2b0f      	cmp	r3, #15
 8007944:	d909      	bls.n	800795a <UART_SetConfig+0x546>
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800794c:	d205      	bcs.n	800795a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	b29a      	uxth	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60da      	str	r2, [r3, #12]
 8007958:	e002      	b.n	8007960 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800796c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007970:	4618      	mov	r0, r3
 8007972:	3728      	adds	r7, #40	@ 0x28
 8007974:	46bd      	mov	sp, r7
 8007976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800797a:	bf00      	nop
 800797c:	40008000 	.word	0x40008000
 8007980:	00f42400 	.word	0x00f42400

08007984 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007990:	f003 0308 	and.w	r3, r3, #8
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	430a      	orrs	r2, r1
 80079ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00a      	beq.n	80079d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d4:	f003 0302 	and.w	r3, r3, #2
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00a      	beq.n	80079f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	430a      	orrs	r2, r1
 80079f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f6:	f003 0304 	and.w	r3, r3, #4
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00a      	beq.n	8007a14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	430a      	orrs	r2, r1
 8007a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a18:	f003 0310 	and.w	r3, r3, #16
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00a      	beq.n	8007a36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	430a      	orrs	r2, r1
 8007a34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00a      	beq.n	8007a58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	430a      	orrs	r2, r1
 8007a56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d01a      	beq.n	8007a9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	430a      	orrs	r2, r1
 8007a78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a82:	d10a      	bne.n	8007a9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00a      	beq.n	8007abc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	430a      	orrs	r2, r1
 8007aba:	605a      	str	r2, [r3, #4]
  }
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b098      	sub	sp, #96	@ 0x60
 8007acc:	af02      	add	r7, sp, #8
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ad8:	f7fb f924 	bl	8002d24 <HAL_GetTick>
 8007adc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0308 	and.w	r3, r3, #8
 8007ae8:	2b08      	cmp	r3, #8
 8007aea:	d12e      	bne.n	8007b4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007af4:	2200      	movs	r2, #0
 8007af6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 f88c 	bl	8007c18 <UART_WaitOnFlagUntilTimeout>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d021      	beq.n	8007b4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0e:	e853 3f00 	ldrex	r3, [r3]
 8007b12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	461a      	mov	r2, r3
 8007b22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b24:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b26:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b2c:	e841 2300 	strex	r3, r2, [r1]
 8007b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e6      	bne.n	8007b06 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b46:	2303      	movs	r3, #3
 8007b48:	e062      	b.n	8007c10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0304 	and.w	r3, r3, #4
 8007b54:	2b04      	cmp	r3, #4
 8007b56:	d149      	bne.n	8007bec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b5c:	9300      	str	r3, [sp, #0]
 8007b5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b60:	2200      	movs	r2, #0
 8007b62:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 f856 	bl	8007c18 <UART_WaitOnFlagUntilTimeout>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d03c      	beq.n	8007bec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7a:	e853 3f00 	ldrex	r3, [r3]
 8007b7e:	623b      	str	r3, [r7, #32]
   return(result);
 8007b80:	6a3b      	ldr	r3, [r7, #32]
 8007b82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b90:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b92:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b98:	e841 2300 	strex	r3, r2, [r1]
 8007b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1e6      	bne.n	8007b72 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	3308      	adds	r3, #8
 8007baa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	e853 3f00 	ldrex	r3, [r3]
 8007bb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f023 0301 	bic.w	r3, r3, #1
 8007bba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	3308      	adds	r3, #8
 8007bc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bc4:	61fa      	str	r2, [r7, #28]
 8007bc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc8:	69b9      	ldr	r1, [r7, #24]
 8007bca:	69fa      	ldr	r2, [r7, #28]
 8007bcc:	e841 2300 	strex	r3, r2, [r1]
 8007bd0:	617b      	str	r3, [r7, #20]
   return(result);
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1e5      	bne.n	8007ba4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2220      	movs	r2, #32
 8007bdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e011      	b.n	8007c10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3758      	adds	r7, #88	@ 0x58
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	603b      	str	r3, [r7, #0]
 8007c24:	4613      	mov	r3, r2
 8007c26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c28:	e04f      	b.n	8007cca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c30:	d04b      	beq.n	8007cca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c32:	f7fb f877 	bl	8002d24 <HAL_GetTick>
 8007c36:	4602      	mov	r2, r0
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	69ba      	ldr	r2, [r7, #24]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d302      	bcc.n	8007c48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e04e      	b.n	8007cea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f003 0304 	and.w	r3, r3, #4
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d037      	beq.n	8007cca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	2b80      	cmp	r3, #128	@ 0x80
 8007c5e:	d034      	beq.n	8007cca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	2b40      	cmp	r3, #64	@ 0x40
 8007c64:	d031      	beq.n	8007cca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	f003 0308 	and.w	r3, r3, #8
 8007c70:	2b08      	cmp	r3, #8
 8007c72:	d110      	bne.n	8007c96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2208      	movs	r2, #8
 8007c7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	f000 f838 	bl	8007cf2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2208      	movs	r2, #8
 8007c86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e029      	b.n	8007cea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	69db      	ldr	r3, [r3, #28]
 8007c9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ca4:	d111      	bne.n	8007cca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 f81e 	bl	8007cf2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2220      	movs	r2, #32
 8007cba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e00f      	b.n	8007cea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	69da      	ldr	r2, [r3, #28]
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	4013      	ands	r3, r2
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	bf0c      	ite	eq
 8007cda:	2301      	moveq	r3, #1
 8007cdc:	2300      	movne	r3, #0
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	79fb      	ldrb	r3, [r7, #7]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d0a0      	beq.n	8007c2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}

08007cf2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b095      	sub	sp, #84	@ 0x54
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d02:	e853 3f00 	ldrex	r3, [r3]
 8007d06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	461a      	mov	r2, r3
 8007d16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d18:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d1a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d20:	e841 2300 	strex	r3, r2, [r1]
 8007d24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1e6      	bne.n	8007cfa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3308      	adds	r3, #8
 8007d32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	e853 3f00 	ldrex	r3, [r3]
 8007d3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	f023 0301 	bic.w	r3, r3, #1
 8007d42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3308      	adds	r3, #8
 8007d4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e5      	bne.n	8007d2c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d118      	bne.n	8007d9a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	e853 3f00 	ldrex	r3, [r3]
 8007d74:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	f023 0310 	bic.w	r3, r3, #16
 8007d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	461a      	mov	r2, r3
 8007d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d86:	61bb      	str	r3, [r7, #24]
 8007d88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8a:	6979      	ldr	r1, [r7, #20]
 8007d8c:	69ba      	ldr	r2, [r7, #24]
 8007d8e:	e841 2300 	strex	r3, r2, [r1]
 8007d92:	613b      	str	r3, [r7, #16]
   return(result);
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1e6      	bne.n	8007d68 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2220      	movs	r2, #32
 8007d9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007dae:	bf00      	nop
 8007db0:	3754      	adds	r7, #84	@ 0x54
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr

08007dba <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007dba:	b480      	push	{r7}
 8007dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007dbe:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr
	...

08007dcc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007dd6:	79fb      	ldrb	r3, [r7, #7]
 8007dd8:	4a08      	ldr	r2, [pc, #32]	@ (8007dfc <disk_status+0x30>)
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4413      	add	r3, r2
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	79fa      	ldrb	r2, [r7, #7]
 8007de4:	4905      	ldr	r1, [pc, #20]	@ (8007dfc <disk_status+0x30>)
 8007de6:	440a      	add	r2, r1
 8007de8:	7a12      	ldrb	r2, [r2, #8]
 8007dea:	4610      	mov	r0, r2
 8007dec:	4798      	blx	r3
 8007dee:	4603      	mov	r3, r0
 8007df0:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	20000904 	.word	0x20000904

08007e00 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	4603      	mov	r3, r0
 8007e08:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007e0e:	79fb      	ldrb	r3, [r7, #7]
 8007e10:	4a0d      	ldr	r2, [pc, #52]	@ (8007e48 <disk_initialize+0x48>)
 8007e12:	5cd3      	ldrb	r3, [r2, r3]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d111      	bne.n	8007e3c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007e18:	79fb      	ldrb	r3, [r7, #7]
 8007e1a:	4a0b      	ldr	r2, [pc, #44]	@ (8007e48 <disk_initialize+0x48>)
 8007e1c:	2101      	movs	r1, #1
 8007e1e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007e20:	79fb      	ldrb	r3, [r7, #7]
 8007e22:	4a09      	ldr	r2, [pc, #36]	@ (8007e48 <disk_initialize+0x48>)
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	4413      	add	r3, r2
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	79fa      	ldrb	r2, [r7, #7]
 8007e2e:	4906      	ldr	r1, [pc, #24]	@ (8007e48 <disk_initialize+0x48>)
 8007e30:	440a      	add	r2, r1
 8007e32:	7a12      	ldrb	r2, [r2, #8]
 8007e34:	4610      	mov	r0, r2
 8007e36:	4798      	blx	r3
 8007e38:	4603      	mov	r3, r0
 8007e3a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3710      	adds	r7, #16
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	20000904 	.word	0x20000904

08007e4c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007e4c:	b590      	push	{r4, r7, lr}
 8007e4e:	b087      	sub	sp, #28
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60b9      	str	r1, [r7, #8]
 8007e54:	607a      	str	r2, [r7, #4]
 8007e56:	603b      	str	r3, [r7, #0]
 8007e58:	4603      	mov	r3, r0
 8007e5a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
 8007e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8007e88 <disk_read+0x3c>)
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	4413      	add	r3, r2
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	689c      	ldr	r4, [r3, #8]
 8007e68:	7bfb      	ldrb	r3, [r7, #15]
 8007e6a:	4a07      	ldr	r2, [pc, #28]	@ (8007e88 <disk_read+0x3c>)
 8007e6c:	4413      	add	r3, r2
 8007e6e:	7a18      	ldrb	r0, [r3, #8]
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	68b9      	ldr	r1, [r7, #8]
 8007e76:	47a0      	blx	r4
 8007e78:	4603      	mov	r3, r0
 8007e7a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	371c      	adds	r7, #28
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd90      	pop	{r4, r7, pc}
 8007e86:	bf00      	nop
 8007e88:	20000904 	.word	0x20000904

08007e8c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e8c:	b590      	push	{r4, r7, lr}
 8007e8e:	b087      	sub	sp, #28
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	60b9      	str	r1, [r7, #8]
 8007e94:	607a      	str	r2, [r7, #4]
 8007e96:	603b      	str	r3, [r7, #0]
 8007e98:	4603      	mov	r3, r0
 8007e9a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e9c:	7bfb      	ldrb	r3, [r7, #15]
 8007e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8007ec8 <disk_write+0x3c>)
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	68dc      	ldr	r4, [r3, #12]
 8007ea8:	7bfb      	ldrb	r3, [r7, #15]
 8007eaa:	4a07      	ldr	r2, [pc, #28]	@ (8007ec8 <disk_write+0x3c>)
 8007eac:	4413      	add	r3, r2
 8007eae:	7a18      	ldrb	r0, [r3, #8]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	68b9      	ldr	r1, [r7, #8]
 8007eb6:	47a0      	blx	r4
 8007eb8:	4603      	mov	r3, r0
 8007eba:	75fb      	strb	r3, [r7, #23]
  return res;
 8007ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	371c      	adds	r7, #28
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd90      	pop	{r4, r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	20000904 	.word	0x20000904

08007ecc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	603a      	str	r2, [r7, #0]
 8007ed6:	71fb      	strb	r3, [r7, #7]
 8007ed8:	460b      	mov	r3, r1
 8007eda:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007edc:	79fb      	ldrb	r3, [r7, #7]
 8007ede:	4a09      	ldr	r2, [pc, #36]	@ (8007f04 <disk_ioctl+0x38>)
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	691b      	ldr	r3, [r3, #16]
 8007ee8:	79fa      	ldrb	r2, [r7, #7]
 8007eea:	4906      	ldr	r1, [pc, #24]	@ (8007f04 <disk_ioctl+0x38>)
 8007eec:	440a      	add	r2, r1
 8007eee:	7a10      	ldrb	r0, [r2, #8]
 8007ef0:	79b9      	ldrb	r1, [r7, #6]
 8007ef2:	683a      	ldr	r2, [r7, #0]
 8007ef4:	4798      	blx	r3
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	73fb      	strb	r3, [r7, #15]
  return res;
 8007efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	20000904 	.word	0x20000904

08007f08 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	3301      	adds	r3, #1
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007f18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007f1c:	021b      	lsls	r3, r3, #8
 8007f1e:	b21a      	sxth	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	b21b      	sxth	r3, r3
 8007f26:	4313      	orrs	r3, r2
 8007f28:	b21b      	sxth	r3, r3
 8007f2a:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007f2c:	89fb      	ldrh	r3, [r7, #14]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b085      	sub	sp, #20
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	3303      	adds	r3, #3
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	021b      	lsls	r3, r3, #8
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	3202      	adds	r2, #2
 8007f52:	7812      	ldrb	r2, [r2, #0]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	021b      	lsls	r3, r3, #8
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	3201      	adds	r2, #1
 8007f60:	7812      	ldrb	r2, [r2, #0]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	021b      	lsls	r3, r3, #8
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	7812      	ldrb	r2, [r2, #0]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	60fb      	str	r3, [r7, #12]
	return rv;
 8007f72:	68fb      	ldr	r3, [r7, #12]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3714      	adds	r7, #20
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	460b      	mov	r3, r1
 8007f8a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	607a      	str	r2, [r7, #4]
 8007f92:	887a      	ldrh	r2, [r7, #2]
 8007f94:	b2d2      	uxtb	r2, r2
 8007f96:	701a      	strb	r2, [r3, #0]
 8007f98:	887b      	ldrh	r3, [r7, #2]
 8007f9a:	0a1b      	lsrs	r3, r3, #8
 8007f9c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	607a      	str	r2, [r7, #4]
 8007fa4:	887a      	ldrh	r2, [r7, #2]
 8007fa6:	b2d2      	uxtb	r2, r2
 8007fa8:	701a      	strb	r2, [r3, #0]
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	1c5a      	adds	r2, r3, #1
 8007fc4:	607a      	str	r2, [r7, #4]
 8007fc6:	683a      	ldr	r2, [r7, #0]
 8007fc8:	b2d2      	uxtb	r2, r2
 8007fca:	701a      	strb	r2, [r3, #0]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	0a1b      	lsrs	r3, r3, #8
 8007fd0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	1c5a      	adds	r2, r3, #1
 8007fd6:	607a      	str	r2, [r7, #4]
 8007fd8:	683a      	ldr	r2, [r7, #0]
 8007fda:	b2d2      	uxtb	r2, r2
 8007fdc:	701a      	strb	r2, [r3, #0]
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	0a1b      	lsrs	r3, r3, #8
 8007fe2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	1c5a      	adds	r2, r3, #1
 8007fe8:	607a      	str	r2, [r7, #4]
 8007fea:	683a      	ldr	r2, [r7, #0]
 8007fec:	b2d2      	uxtb	r2, r2
 8007fee:	701a      	strb	r2, [r3, #0]
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	0a1b      	lsrs	r3, r3, #8
 8007ff4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	1c5a      	adds	r2, r3, #1
 8007ffa:	607a      	str	r2, [r7, #4]
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	701a      	strb	r2, [r3, #0]
}
 8008002:	bf00      	nop
 8008004:	370c      	adds	r7, #12
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800800e:	b480      	push	{r7}
 8008010:	b087      	sub	sp, #28
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	60b9      	str	r1, [r7, #8]
 8008018:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00d      	beq.n	8008044 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	1c53      	adds	r3, r2, #1
 800802c:	613b      	str	r3, [r7, #16]
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	1c59      	adds	r1, r3, #1
 8008032:	6179      	str	r1, [r7, #20]
 8008034:	7812      	ldrb	r2, [r2, #0]
 8008036:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	3b01      	subs	r3, #1
 800803c:	607b      	str	r3, [r7, #4]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1f1      	bne.n	8008028 <mem_cpy+0x1a>
	}
}
 8008044:	bf00      	nop
 8008046:	371c      	adds	r7, #28
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008050:	b480      	push	{r7}
 8008052:	b087      	sub	sp, #28
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	1c5a      	adds	r2, r3, #1
 8008064:	617a      	str	r2, [r7, #20]
 8008066:	68ba      	ldr	r2, [r7, #8]
 8008068:	b2d2      	uxtb	r2, r2
 800806a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	3b01      	subs	r3, #1
 8008070:	607b      	str	r3, [r7, #4]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1f3      	bne.n	8008060 <mem_set+0x10>
}
 8008078:	bf00      	nop
 800807a:	bf00      	nop
 800807c:	371c      	adds	r7, #28
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008086:	b480      	push	{r7}
 8008088:	b089      	sub	sp, #36	@ 0x24
 800808a:	af00      	add	r7, sp, #0
 800808c:	60f8      	str	r0, [r7, #12]
 800808e:	60b9      	str	r1, [r7, #8]
 8008090:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	61fb      	str	r3, [r7, #28]
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800809a:	2300      	movs	r3, #0
 800809c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	61fa      	str	r2, [r7, #28]
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	4619      	mov	r1, r3
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	1c5a      	adds	r2, r3, #1
 80080ac:	61ba      	str	r2, [r7, #24]
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	1acb      	subs	r3, r1, r3
 80080b2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	3b01      	subs	r3, #1
 80080b8:	607b      	str	r3, [r7, #4]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <mem_cmp+0x40>
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0eb      	beq.n	800809e <mem_cmp+0x18>

	return r;
 80080c6:	697b      	ldr	r3, [r7, #20]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3724      	adds	r7, #36	@ 0x24
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80080de:	e002      	b.n	80080e6 <chk_chr+0x12>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	3301      	adds	r3, #1
 80080e4:	607b      	str	r3, [r7, #4]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d005      	beq.n	80080fa <chk_chr+0x26>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	461a      	mov	r2, r3
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d1f2      	bne.n	80080e0 <chk_chr+0xc>
	return *str;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	781b      	ldrb	r3, [r3, #0]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
	...

0800810c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800810c:	b480      	push	{r7}
 800810e:	b085      	sub	sp, #20
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008116:	2300      	movs	r3, #0
 8008118:	60bb      	str	r3, [r7, #8]
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	60fb      	str	r3, [r7, #12]
 800811e:	e029      	b.n	8008174 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008120:	4a27      	ldr	r2, [pc, #156]	@ (80081c0 <chk_lock+0xb4>)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	011b      	lsls	r3, r3, #4
 8008126:	4413      	add	r3, r2
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d01d      	beq.n	800816a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800812e:	4a24      	ldr	r2, [pc, #144]	@ (80081c0 <chk_lock+0xb4>)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	4413      	add	r3, r2
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	429a      	cmp	r2, r3
 800813e:	d116      	bne.n	800816e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008140:	4a1f      	ldr	r2, [pc, #124]	@ (80081c0 <chk_lock+0xb4>)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	011b      	lsls	r3, r3, #4
 8008146:	4413      	add	r3, r2
 8008148:	3304      	adds	r3, #4
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008150:	429a      	cmp	r2, r3
 8008152:	d10c      	bne.n	800816e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008154:	4a1a      	ldr	r2, [pc, #104]	@ (80081c0 <chk_lock+0xb4>)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	011b      	lsls	r3, r3, #4
 800815a:	4413      	add	r3, r2
 800815c:	3308      	adds	r3, #8
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008164:	429a      	cmp	r2, r3
 8008166:	d102      	bne.n	800816e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008168:	e007      	b.n	800817a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800816a:	2301      	movs	r3, #1
 800816c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	3301      	adds	r3, #1
 8008172:	60fb      	str	r3, [r7, #12]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d9d2      	bls.n	8008120 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2b02      	cmp	r3, #2
 800817e:	d109      	bne.n	8008194 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d102      	bne.n	800818c <chk_lock+0x80>
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2b02      	cmp	r3, #2
 800818a:	d101      	bne.n	8008190 <chk_lock+0x84>
 800818c:	2300      	movs	r3, #0
 800818e:	e010      	b.n	80081b2 <chk_lock+0xa6>
 8008190:	2312      	movs	r3, #18
 8008192:	e00e      	b.n	80081b2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d108      	bne.n	80081ac <chk_lock+0xa0>
 800819a:	4a09      	ldr	r2, [pc, #36]	@ (80081c0 <chk_lock+0xb4>)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	011b      	lsls	r3, r3, #4
 80081a0:	4413      	add	r3, r2
 80081a2:	330c      	adds	r3, #12
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081aa:	d101      	bne.n	80081b0 <chk_lock+0xa4>
 80081ac:	2310      	movs	r3, #16
 80081ae:	e000      	b.n	80081b2 <chk_lock+0xa6>
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3714      	adds	r7, #20
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	200008e4 	.word	0x200008e4

080081c4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80081ca:	2300      	movs	r3, #0
 80081cc:	607b      	str	r3, [r7, #4]
 80081ce:	e002      	b.n	80081d6 <enq_lock+0x12>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	3301      	adds	r3, #1
 80081d4:	607b      	str	r3, [r7, #4]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d806      	bhi.n	80081ea <enq_lock+0x26>
 80081dc:	4a09      	ldr	r2, [pc, #36]	@ (8008204 <enq_lock+0x40>)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	011b      	lsls	r3, r3, #4
 80081e2:	4413      	add	r3, r2
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1f2      	bne.n	80081d0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	bf14      	ite	ne
 80081f0:	2301      	movne	r3, #1
 80081f2:	2300      	moveq	r3, #0
 80081f4:	b2db      	uxtb	r3, r3
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	200008e4 	.word	0x200008e4

08008208 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008208:	b480      	push	{r7}
 800820a:	b085      	sub	sp, #20
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008212:	2300      	movs	r3, #0
 8008214:	60fb      	str	r3, [r7, #12]
 8008216:	e01f      	b.n	8008258 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008218:	4a41      	ldr	r2, [pc, #260]	@ (8008320 <inc_lock+0x118>)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	011b      	lsls	r3, r3, #4
 800821e:	4413      	add	r3, r2
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	429a      	cmp	r2, r3
 8008228:	d113      	bne.n	8008252 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800822a:	4a3d      	ldr	r2, [pc, #244]	@ (8008320 <inc_lock+0x118>)
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	011b      	lsls	r3, r3, #4
 8008230:	4413      	add	r3, r2
 8008232:	3304      	adds	r3, #4
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800823a:	429a      	cmp	r2, r3
 800823c:	d109      	bne.n	8008252 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800823e:	4a38      	ldr	r2, [pc, #224]	@ (8008320 <inc_lock+0x118>)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	011b      	lsls	r3, r3, #4
 8008244:	4413      	add	r3, r2
 8008246:	3308      	adds	r3, #8
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800824e:	429a      	cmp	r2, r3
 8008250:	d006      	beq.n	8008260 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	3301      	adds	r3, #1
 8008256:	60fb      	str	r3, [r7, #12]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b01      	cmp	r3, #1
 800825c:	d9dc      	bls.n	8008218 <inc_lock+0x10>
 800825e:	e000      	b.n	8008262 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008260:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2b02      	cmp	r3, #2
 8008266:	d132      	bne.n	80082ce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008268:	2300      	movs	r3, #0
 800826a:	60fb      	str	r3, [r7, #12]
 800826c:	e002      	b.n	8008274 <inc_lock+0x6c>
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	3301      	adds	r3, #1
 8008272:	60fb      	str	r3, [r7, #12]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d806      	bhi.n	8008288 <inc_lock+0x80>
 800827a:	4a29      	ldr	r2, [pc, #164]	@ (8008320 <inc_lock+0x118>)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	011b      	lsls	r3, r3, #4
 8008280:	4413      	add	r3, r2
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1f2      	bne.n	800826e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2b02      	cmp	r3, #2
 800828c:	d101      	bne.n	8008292 <inc_lock+0x8a>
 800828e:	2300      	movs	r3, #0
 8008290:	e040      	b.n	8008314 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	4922      	ldr	r1, [pc, #136]	@ (8008320 <inc_lock+0x118>)
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	011b      	lsls	r3, r3, #4
 800829c:	440b      	add	r3, r1
 800829e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	689a      	ldr	r2, [r3, #8]
 80082a4:	491e      	ldr	r1, [pc, #120]	@ (8008320 <inc_lock+0x118>)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	011b      	lsls	r3, r3, #4
 80082aa:	440b      	add	r3, r1
 80082ac:	3304      	adds	r3, #4
 80082ae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	695a      	ldr	r2, [r3, #20]
 80082b4:	491a      	ldr	r1, [pc, #104]	@ (8008320 <inc_lock+0x118>)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	011b      	lsls	r3, r3, #4
 80082ba:	440b      	add	r3, r1
 80082bc:	3308      	adds	r3, #8
 80082be:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80082c0:	4a17      	ldr	r2, [pc, #92]	@ (8008320 <inc_lock+0x118>)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	011b      	lsls	r3, r3, #4
 80082c6:	4413      	add	r3, r2
 80082c8:	330c      	adds	r3, #12
 80082ca:	2200      	movs	r2, #0
 80082cc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d009      	beq.n	80082e8 <inc_lock+0xe0>
 80082d4:	4a12      	ldr	r2, [pc, #72]	@ (8008320 <inc_lock+0x118>)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	011b      	lsls	r3, r3, #4
 80082da:	4413      	add	r3, r2
 80082dc:	330c      	adds	r3, #12
 80082de:	881b      	ldrh	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <inc_lock+0xe0>
 80082e4:	2300      	movs	r3, #0
 80082e6:	e015      	b.n	8008314 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d108      	bne.n	8008300 <inc_lock+0xf8>
 80082ee:	4a0c      	ldr	r2, [pc, #48]	@ (8008320 <inc_lock+0x118>)
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	011b      	lsls	r3, r3, #4
 80082f4:	4413      	add	r3, r2
 80082f6:	330c      	adds	r3, #12
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	3301      	adds	r3, #1
 80082fc:	b29a      	uxth	r2, r3
 80082fe:	e001      	b.n	8008304 <inc_lock+0xfc>
 8008300:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008304:	4906      	ldr	r1, [pc, #24]	@ (8008320 <inc_lock+0x118>)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	011b      	lsls	r3, r3, #4
 800830a:	440b      	add	r3, r1
 800830c:	330c      	adds	r3, #12
 800830e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	3301      	adds	r3, #1
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr
 8008320:	200008e4 	.word	0x200008e4

08008324 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	3b01      	subs	r3, #1
 8008330:	607b      	str	r3, [r7, #4]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b01      	cmp	r3, #1
 8008336:	d825      	bhi.n	8008384 <dec_lock+0x60>
		n = Files[i].ctr;
 8008338:	4a17      	ldr	r2, [pc, #92]	@ (8008398 <dec_lock+0x74>)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	011b      	lsls	r3, r3, #4
 800833e:	4413      	add	r3, r2
 8008340:	330c      	adds	r3, #12
 8008342:	881b      	ldrh	r3, [r3, #0]
 8008344:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008346:	89fb      	ldrh	r3, [r7, #14]
 8008348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800834c:	d101      	bne.n	8008352 <dec_lock+0x2e>
 800834e:	2300      	movs	r3, #0
 8008350:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008352:	89fb      	ldrh	r3, [r7, #14]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d002      	beq.n	800835e <dec_lock+0x3a>
 8008358:	89fb      	ldrh	r3, [r7, #14]
 800835a:	3b01      	subs	r3, #1
 800835c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800835e:	4a0e      	ldr	r2, [pc, #56]	@ (8008398 <dec_lock+0x74>)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	011b      	lsls	r3, r3, #4
 8008364:	4413      	add	r3, r2
 8008366:	330c      	adds	r3, #12
 8008368:	89fa      	ldrh	r2, [r7, #14]
 800836a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800836c:	89fb      	ldrh	r3, [r7, #14]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d105      	bne.n	800837e <dec_lock+0x5a>
 8008372:	4a09      	ldr	r2, [pc, #36]	@ (8008398 <dec_lock+0x74>)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	011b      	lsls	r3, r3, #4
 8008378:	4413      	add	r3, r2
 800837a:	2200      	movs	r2, #0
 800837c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800837e:	2300      	movs	r3, #0
 8008380:	737b      	strb	r3, [r7, #13]
 8008382:	e001      	b.n	8008388 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008384:	2302      	movs	r3, #2
 8008386:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008388:	7b7b      	ldrb	r3, [r7, #13]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	200008e4 	.word	0x200008e4

0800839c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800839c:	b480      	push	{r7}
 800839e:	b085      	sub	sp, #20
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80083a4:	2300      	movs	r3, #0
 80083a6:	60fb      	str	r3, [r7, #12]
 80083a8:	e010      	b.n	80083cc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80083aa:	4a0d      	ldr	r2, [pc, #52]	@ (80083e0 <clear_lock+0x44>)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	011b      	lsls	r3, r3, #4
 80083b0:	4413      	add	r3, r2
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d105      	bne.n	80083c6 <clear_lock+0x2a>
 80083ba:	4a09      	ldr	r2, [pc, #36]	@ (80083e0 <clear_lock+0x44>)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	011b      	lsls	r3, r3, #4
 80083c0:	4413      	add	r3, r2
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	3301      	adds	r3, #1
 80083ca:	60fb      	str	r3, [r7, #12]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d9eb      	bls.n	80083aa <clear_lock+0xe>
	}
}
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr
 80083e0:	200008e4 	.word	0x200008e4

080083e4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80083ec:	2300      	movs	r3, #0
 80083ee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	78db      	ldrb	r3, [r3, #3]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d034      	beq.n	8008462 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	7858      	ldrb	r0, [r3, #1]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008408:	2301      	movs	r3, #1
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	f7ff fd3e 	bl	8007e8c <disk_write>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d002      	beq.n	800841c <sync_window+0x38>
			res = FR_DISK_ERR;
 8008416:	2301      	movs	r3, #1
 8008418:	73fb      	strb	r3, [r7, #15]
 800841a:	e022      	b.n	8008462 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008426:	697a      	ldr	r2, [r7, #20]
 8008428:	1ad2      	subs	r2, r2, r3
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	69db      	ldr	r3, [r3, #28]
 800842e:	429a      	cmp	r2, r3
 8008430:	d217      	bcs.n	8008462 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	789b      	ldrb	r3, [r3, #2]
 8008436:	613b      	str	r3, [r7, #16]
 8008438:	e010      	b.n	800845c <sync_window+0x78>
					wsect += fs->fsize;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	697a      	ldr	r2, [r7, #20]
 8008440:	4413      	add	r3, r2
 8008442:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	7858      	ldrb	r0, [r3, #1]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800844e:	2301      	movs	r3, #1
 8008450:	697a      	ldr	r2, [r7, #20]
 8008452:	f7ff fd1b 	bl	8007e8c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	3b01      	subs	r3, #1
 800845a:	613b      	str	r3, [r7, #16]
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	2b01      	cmp	r3, #1
 8008460:	d8eb      	bhi.n	800843a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008462:	7bfb      	ldrb	r3, [r7, #15]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3718      	adds	r7, #24
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800847e:	683a      	ldr	r2, [r7, #0]
 8008480:	429a      	cmp	r2, r3
 8008482:	d01b      	beq.n	80084bc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f7ff ffad 	bl	80083e4 <sync_window>
 800848a:	4603      	mov	r3, r0
 800848c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800848e:	7bfb      	ldrb	r3, [r7, #15]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d113      	bne.n	80084bc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	7858      	ldrb	r0, [r3, #1]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800849e:	2301      	movs	r3, #1
 80084a0:	683a      	ldr	r2, [r7, #0]
 80084a2:	f7ff fcd3 	bl	8007e4c <disk_read>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d004      	beq.n	80084b6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80084ac:	f04f 33ff 	mov.w	r3, #4294967295
 80084b0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	683a      	ldr	r2, [r7, #0]
 80084ba:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3710      	adds	r7, #16
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
	...

080084c8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f7ff ff87 	bl	80083e4 <sync_window>
 80084d6:	4603      	mov	r3, r0
 80084d8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80084da:	7bfb      	ldrb	r3, [r7, #15]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d158      	bne.n	8008592 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	2b03      	cmp	r3, #3
 80084e6:	d148      	bne.n	800857a <sync_fs+0xb2>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	791b      	ldrb	r3, [r3, #4]
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d144      	bne.n	800857a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3334      	adds	r3, #52	@ 0x34
 80084f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084f8:	2100      	movs	r1, #0
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7ff fda8 	bl	8008050 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	3334      	adds	r3, #52	@ 0x34
 8008504:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008508:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800850c:	4618      	mov	r0, r3
 800850e:	f7ff fd37 	bl	8007f80 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	3334      	adds	r3, #52	@ 0x34
 8008516:	4921      	ldr	r1, [pc, #132]	@ (800859c <sync_fs+0xd4>)
 8008518:	4618      	mov	r0, r3
 800851a:	f7ff fd4c 	bl	8007fb6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	3334      	adds	r3, #52	@ 0x34
 8008522:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008526:	491e      	ldr	r1, [pc, #120]	@ (80085a0 <sync_fs+0xd8>)
 8008528:	4618      	mov	r0, r3
 800852a:	f7ff fd44 	bl	8007fb6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	3334      	adds	r3, #52	@ 0x34
 8008532:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	695b      	ldr	r3, [r3, #20]
 800853a:	4619      	mov	r1, r3
 800853c:	4610      	mov	r0, r2
 800853e:	f7ff fd3a 	bl	8007fb6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	3334      	adds	r3, #52	@ 0x34
 8008546:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	4619      	mov	r1, r3
 8008550:	4610      	mov	r0, r2
 8008552:	f7ff fd30 	bl	8007fb6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	1c5a      	adds	r2, r3, #1
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	7858      	ldrb	r0, [r3, #1]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800856e:	2301      	movs	r3, #1
 8008570:	f7ff fc8c 	bl	8007e8c <disk_write>
			fs->fsi_flag = 0;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	785b      	ldrb	r3, [r3, #1]
 800857e:	2200      	movs	r2, #0
 8008580:	2100      	movs	r1, #0
 8008582:	4618      	mov	r0, r3
 8008584:	f7ff fca2 	bl	8007ecc <disk_ioctl>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d001      	beq.n	8008592 <sync_fs+0xca>
 800858e:	2301      	movs	r3, #1
 8008590:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008592:	7bfb      	ldrb	r3, [r7, #15]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}
 800859c:	41615252 	.word	0x41615252
 80085a0:	61417272 	.word	0x61417272

080085a4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	3b02      	subs	r3, #2
 80085b2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	3b02      	subs	r3, #2
 80085ba:	683a      	ldr	r2, [r7, #0]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d301      	bcc.n	80085c4 <clust2sect+0x20>
 80085c0:	2300      	movs	r3, #0
 80085c2:	e008      	b.n	80085d6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	895b      	ldrh	r3, [r3, #10]
 80085c8:	461a      	mov	r2, r3
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	fb03 f202 	mul.w	r2, r3, r2
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d4:	4413      	add	r3, r2
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	370c      	adds	r7, #12
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr

080085e2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80085e2:	b580      	push	{r7, lr}
 80085e4:	b086      	sub	sp, #24
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	6078      	str	r0, [r7, #4]
 80085ea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d904      	bls.n	8008602 <get_fat+0x20>
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	699b      	ldr	r3, [r3, #24]
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d302      	bcc.n	8008608 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008602:	2301      	movs	r3, #1
 8008604:	617b      	str	r3, [r7, #20]
 8008606:	e08e      	b.n	8008726 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008608:	f04f 33ff 	mov.w	r3, #4294967295
 800860c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	2b03      	cmp	r3, #3
 8008614:	d061      	beq.n	80086da <get_fat+0xf8>
 8008616:	2b03      	cmp	r3, #3
 8008618:	dc7b      	bgt.n	8008712 <get_fat+0x130>
 800861a:	2b01      	cmp	r3, #1
 800861c:	d002      	beq.n	8008624 <get_fat+0x42>
 800861e:	2b02      	cmp	r3, #2
 8008620:	d041      	beq.n	80086a6 <get_fat+0xc4>
 8008622:	e076      	b.n	8008712 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	60fb      	str	r3, [r7, #12]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	085b      	lsrs	r3, r3, #1
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	4413      	add	r3, r2
 8008630:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	0a5b      	lsrs	r3, r3, #9
 800863a:	4413      	add	r3, r2
 800863c:	4619      	mov	r1, r3
 800863e:	6938      	ldr	r0, [r7, #16]
 8008640:	f7ff ff14 	bl	800846c <move_window>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d166      	bne.n	8008718 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	1c5a      	adds	r2, r3, #1
 800864e:	60fa      	str	r2, [r7, #12]
 8008650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008654:	693a      	ldr	r2, [r7, #16]
 8008656:	4413      	add	r3, r2
 8008658:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800865c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	0a5b      	lsrs	r3, r3, #9
 8008666:	4413      	add	r3, r2
 8008668:	4619      	mov	r1, r3
 800866a:	6938      	ldr	r0, [r7, #16]
 800866c:	f7ff fefe 	bl	800846c <move_window>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d152      	bne.n	800871c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800867c:	693a      	ldr	r2, [r7, #16]
 800867e:	4413      	add	r3, r2
 8008680:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008684:	021b      	lsls	r3, r3, #8
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	4313      	orrs	r3, r2
 800868a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	f003 0301 	and.w	r3, r3, #1
 8008692:	2b00      	cmp	r3, #0
 8008694:	d002      	beq.n	800869c <get_fat+0xba>
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	091b      	lsrs	r3, r3, #4
 800869a:	e002      	b.n	80086a2 <get_fat+0xc0>
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086a2:	617b      	str	r3, [r7, #20]
			break;
 80086a4:	e03f      	b.n	8008726 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	0a1b      	lsrs	r3, r3, #8
 80086ae:	4413      	add	r3, r2
 80086b0:	4619      	mov	r1, r3
 80086b2:	6938      	ldr	r0, [r7, #16]
 80086b4:	f7ff feda 	bl	800846c <move_window>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d130      	bne.n	8008720 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	005b      	lsls	r3, r3, #1
 80086c8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80086cc:	4413      	add	r3, r2
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7ff fc1a 	bl	8007f08 <ld_word>
 80086d4:	4603      	mov	r3, r0
 80086d6:	617b      	str	r3, [r7, #20]
			break;
 80086d8:	e025      	b.n	8008726 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	09db      	lsrs	r3, r3, #7
 80086e2:	4413      	add	r3, r2
 80086e4:	4619      	mov	r1, r3
 80086e6:	6938      	ldr	r0, [r7, #16]
 80086e8:	f7ff fec0 	bl	800846c <move_window>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d118      	bne.n	8008724 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008700:	4413      	add	r3, r2
 8008702:	4618      	mov	r0, r3
 8008704:	f7ff fc19 	bl	8007f3a <ld_dword>
 8008708:	4603      	mov	r3, r0
 800870a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800870e:	617b      	str	r3, [r7, #20]
			break;
 8008710:	e009      	b.n	8008726 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008712:	2301      	movs	r3, #1
 8008714:	617b      	str	r3, [r7, #20]
 8008716:	e006      	b.n	8008726 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008718:	bf00      	nop
 800871a:	e004      	b.n	8008726 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800871c:	bf00      	nop
 800871e:	e002      	b.n	8008726 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008720:	bf00      	nop
 8008722:	e000      	b.n	8008726 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008724:	bf00      	nop
		}
	}

	return val;
 8008726:	697b      	ldr	r3, [r7, #20]
}
 8008728:	4618      	mov	r0, r3
 800872a:	3718      	adds	r7, #24
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008730:	b590      	push	{r4, r7, lr}
 8008732:	b089      	sub	sp, #36	@ 0x24
 8008734:	af00      	add	r7, sp, #0
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800873c:	2302      	movs	r3, #2
 800873e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	2b01      	cmp	r3, #1
 8008744:	f240 80d9 	bls.w	80088fa <put_fat+0x1ca>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	68ba      	ldr	r2, [r7, #8]
 800874e:	429a      	cmp	r2, r3
 8008750:	f080 80d3 	bcs.w	80088fa <put_fat+0x1ca>
		switch (fs->fs_type) {
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	2b03      	cmp	r3, #3
 800875a:	f000 8096 	beq.w	800888a <put_fat+0x15a>
 800875e:	2b03      	cmp	r3, #3
 8008760:	f300 80cb 	bgt.w	80088fa <put_fat+0x1ca>
 8008764:	2b01      	cmp	r3, #1
 8008766:	d002      	beq.n	800876e <put_fat+0x3e>
 8008768:	2b02      	cmp	r3, #2
 800876a:	d06e      	beq.n	800884a <put_fat+0x11a>
 800876c:	e0c5      	b.n	80088fa <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	61bb      	str	r3, [r7, #24]
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	085b      	lsrs	r3, r3, #1
 8008776:	69ba      	ldr	r2, [r7, #24]
 8008778:	4413      	add	r3, r2
 800877a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	0a5b      	lsrs	r3, r3, #9
 8008784:	4413      	add	r3, r2
 8008786:	4619      	mov	r1, r3
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f7ff fe6f 	bl	800846c <move_window>
 800878e:	4603      	mov	r3, r0
 8008790:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008792:	7ffb      	ldrb	r3, [r7, #31]
 8008794:	2b00      	cmp	r3, #0
 8008796:	f040 80a9 	bne.w	80088ec <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	1c59      	adds	r1, r3, #1
 80087a4:	61b9      	str	r1, [r7, #24]
 80087a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087aa:	4413      	add	r3, r2
 80087ac:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	f003 0301 	and.w	r3, r3, #1
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00d      	beq.n	80087d4 <put_fat+0xa4>
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	b25b      	sxtb	r3, r3
 80087be:	f003 030f 	and.w	r3, r3, #15
 80087c2:	b25a      	sxtb	r2, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	b25b      	sxtb	r3, r3
 80087c8:	011b      	lsls	r3, r3, #4
 80087ca:	b25b      	sxtb	r3, r3
 80087cc:	4313      	orrs	r3, r2
 80087ce:	b25b      	sxtb	r3, r3
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	e001      	b.n	80087d8 <put_fat+0xa8>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	0a5b      	lsrs	r3, r3, #9
 80087ea:	4413      	add	r3, r2
 80087ec:	4619      	mov	r1, r3
 80087ee:	68f8      	ldr	r0, [r7, #12]
 80087f0:	f7ff fe3c 	bl	800846c <move_window>
 80087f4:	4603      	mov	r3, r0
 80087f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087f8:	7ffb      	ldrb	r3, [r7, #31]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d178      	bne.n	80088f0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800880a:	4413      	add	r3, r2
 800880c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	f003 0301 	and.w	r3, r3, #1
 8008814:	2b00      	cmp	r3, #0
 8008816:	d003      	beq.n	8008820 <put_fat+0xf0>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	091b      	lsrs	r3, r3, #4
 800881c:	b2db      	uxtb	r3, r3
 800881e:	e00e      	b.n	800883e <put_fat+0x10e>
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	b25b      	sxtb	r3, r3
 8008826:	f023 030f 	bic.w	r3, r3, #15
 800882a:	b25a      	sxtb	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	0a1b      	lsrs	r3, r3, #8
 8008830:	b25b      	sxtb	r3, r3
 8008832:	f003 030f 	and.w	r3, r3, #15
 8008836:	b25b      	sxtb	r3, r3
 8008838:	4313      	orrs	r3, r2
 800883a:	b25b      	sxtb	r3, r3
 800883c:	b2db      	uxtb	r3, r3
 800883e:	697a      	ldr	r2, [r7, #20]
 8008840:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2201      	movs	r2, #1
 8008846:	70da      	strb	r2, [r3, #3]
			break;
 8008848:	e057      	b.n	80088fa <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	0a1b      	lsrs	r3, r3, #8
 8008852:	4413      	add	r3, r2
 8008854:	4619      	mov	r1, r3
 8008856:	68f8      	ldr	r0, [r7, #12]
 8008858:	f7ff fe08 	bl	800846c <move_window>
 800885c:	4603      	mov	r3, r0
 800885e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008860:	7ffb      	ldrb	r3, [r7, #31]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d146      	bne.n	80088f4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	005b      	lsls	r3, r3, #1
 8008870:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008874:	4413      	add	r3, r2
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	b292      	uxth	r2, r2
 800887a:	4611      	mov	r1, r2
 800887c:	4618      	mov	r0, r3
 800887e:	f7ff fb7f 	bl	8007f80 <st_word>
			fs->wflag = 1;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2201      	movs	r2, #1
 8008886:	70da      	strb	r2, [r3, #3]
			break;
 8008888:	e037      	b.n	80088fa <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	09db      	lsrs	r3, r3, #7
 8008892:	4413      	add	r3, r2
 8008894:	4619      	mov	r1, r3
 8008896:	68f8      	ldr	r0, [r7, #12]
 8008898:	f7ff fde8 	bl	800846c <move_window>
 800889c:	4603      	mov	r3, r0
 800889e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80088a0:	7ffb      	ldrb	r3, [r7, #31]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d128      	bne.n	80088f8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80088ba:	4413      	add	r3, r2
 80088bc:	4618      	mov	r0, r3
 80088be:	f7ff fb3c 	bl	8007f3a <ld_dword>
 80088c2:	4603      	mov	r3, r0
 80088c4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80088c8:	4323      	orrs	r3, r4
 80088ca:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80088da:	4413      	add	r3, r2
 80088dc:	6879      	ldr	r1, [r7, #4]
 80088de:	4618      	mov	r0, r3
 80088e0:	f7ff fb69 	bl	8007fb6 <st_dword>
			fs->wflag = 1;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2201      	movs	r2, #1
 80088e8:	70da      	strb	r2, [r3, #3]
			break;
 80088ea:	e006      	b.n	80088fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088ec:	bf00      	nop
 80088ee:	e004      	b.n	80088fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088f0:	bf00      	nop
 80088f2:	e002      	b.n	80088fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088f4:	bf00      	nop
 80088f6:	e000      	b.n	80088fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088f8:	bf00      	nop
		}
	}
	return res;
 80088fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3724      	adds	r7, #36	@ 0x24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd90      	pop	{r4, r7, pc}

08008904 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b088      	sub	sp, #32
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008910:	2300      	movs	r3, #0
 8008912:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d904      	bls.n	800892a <remove_chain+0x26>
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	699b      	ldr	r3, [r3, #24]
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	429a      	cmp	r2, r3
 8008928:	d301      	bcc.n	800892e <remove_chain+0x2a>
 800892a:	2302      	movs	r3, #2
 800892c:	e04b      	b.n	80089c6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00c      	beq.n	800894e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008934:	f04f 32ff 	mov.w	r2, #4294967295
 8008938:	6879      	ldr	r1, [r7, #4]
 800893a:	69b8      	ldr	r0, [r7, #24]
 800893c:	f7ff fef8 	bl	8008730 <put_fat>
 8008940:	4603      	mov	r3, r0
 8008942:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008944:	7ffb      	ldrb	r3, [r7, #31]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d001      	beq.n	800894e <remove_chain+0x4a>
 800894a:	7ffb      	ldrb	r3, [r7, #31]
 800894c:	e03b      	b.n	80089c6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800894e:	68b9      	ldr	r1, [r7, #8]
 8008950:	68f8      	ldr	r0, [r7, #12]
 8008952:	f7ff fe46 	bl	80085e2 <get_fat>
 8008956:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d031      	beq.n	80089c2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	2b01      	cmp	r3, #1
 8008962:	d101      	bne.n	8008968 <remove_chain+0x64>
 8008964:	2302      	movs	r3, #2
 8008966:	e02e      	b.n	80089c6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800896e:	d101      	bne.n	8008974 <remove_chain+0x70>
 8008970:	2301      	movs	r3, #1
 8008972:	e028      	b.n	80089c6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008974:	2200      	movs	r2, #0
 8008976:	68b9      	ldr	r1, [r7, #8]
 8008978:	69b8      	ldr	r0, [r7, #24]
 800897a:	f7ff fed9 	bl	8008730 <put_fat>
 800897e:	4603      	mov	r3, r0
 8008980:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008982:	7ffb      	ldrb	r3, [r7, #31]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d001      	beq.n	800898c <remove_chain+0x88>
 8008988:	7ffb      	ldrb	r3, [r7, #31]
 800898a:	e01c      	b.n	80089c6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800898c:	69bb      	ldr	r3, [r7, #24]
 800898e:	695a      	ldr	r2, [r3, #20]
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	699b      	ldr	r3, [r3, #24]
 8008994:	3b02      	subs	r3, #2
 8008996:	429a      	cmp	r2, r3
 8008998:	d20b      	bcs.n	80089b2 <remove_chain+0xae>
			fs->free_clst++;
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	695b      	ldr	r3, [r3, #20]
 800899e:	1c5a      	adds	r2, r3, #1
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	791b      	ldrb	r3, [r3, #4]
 80089a8:	f043 0301 	orr.w	r3, r3, #1
 80089ac:	b2da      	uxtb	r2, r3
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d3c6      	bcc.n	800894e <remove_chain+0x4a>
 80089c0:	e000      	b.n	80089c4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80089c2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3720      	adds	r7, #32
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b088      	sub	sp, #32
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
 80089d6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d10d      	bne.n	8008a00 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d004      	beq.n	80089fa <create_chain+0x2c>
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	699b      	ldr	r3, [r3, #24]
 80089f4:	69ba      	ldr	r2, [r7, #24]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d31b      	bcc.n	8008a32 <create_chain+0x64>
 80089fa:	2301      	movs	r3, #1
 80089fc:	61bb      	str	r3, [r7, #24]
 80089fe:	e018      	b.n	8008a32 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008a00:	6839      	ldr	r1, [r7, #0]
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f7ff fded 	bl	80085e2 <get_fat>
 8008a08:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d801      	bhi.n	8008a14 <create_chain+0x46>
 8008a10:	2301      	movs	r3, #1
 8008a12:	e070      	b.n	8008af6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a1a:	d101      	bne.n	8008a20 <create_chain+0x52>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	e06a      	b.n	8008af6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	699b      	ldr	r3, [r3, #24]
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d201      	bcs.n	8008a2e <create_chain+0x60>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	e063      	b.n	8008af6 <create_chain+0x128>
		scl = clst;
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	699b      	ldr	r3, [r3, #24]
 8008a40:	69fa      	ldr	r2, [r7, #28]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d307      	bcc.n	8008a56 <create_chain+0x88>
				ncl = 2;
 8008a46:	2302      	movs	r3, #2
 8008a48:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008a4a:	69fa      	ldr	r2, [r7, #28]
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d901      	bls.n	8008a56 <create_chain+0x88>
 8008a52:	2300      	movs	r3, #0
 8008a54:	e04f      	b.n	8008af6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008a56:	69f9      	ldr	r1, [r7, #28]
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7ff fdc2 	bl	80085e2 <get_fat>
 8008a5e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00e      	beq.n	8008a84 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d003      	beq.n	8008a74 <create_chain+0xa6>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a72:	d101      	bne.n	8008a78 <create_chain+0xaa>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	e03e      	b.n	8008af6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008a78:	69fa      	ldr	r2, [r7, #28]
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d1da      	bne.n	8008a36 <create_chain+0x68>
 8008a80:	2300      	movs	r3, #0
 8008a82:	e038      	b.n	8008af6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008a84:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008a86:	f04f 32ff 	mov.w	r2, #4294967295
 8008a8a:	69f9      	ldr	r1, [r7, #28]
 8008a8c:	6938      	ldr	r0, [r7, #16]
 8008a8e:	f7ff fe4f 	bl	8008730 <put_fat>
 8008a92:	4603      	mov	r3, r0
 8008a94:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008a96:	7dfb      	ldrb	r3, [r7, #23]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d109      	bne.n	8008ab0 <create_chain+0xe2>
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d006      	beq.n	8008ab0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008aa2:	69fa      	ldr	r2, [r7, #28]
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6938      	ldr	r0, [r7, #16]
 8008aa8:	f7ff fe42 	bl	8008730 <put_fat>
 8008aac:	4603      	mov	r3, r0
 8008aae:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008ab0:	7dfb      	ldrb	r3, [r7, #23]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d116      	bne.n	8008ae4 <create_chain+0x116>
		fs->last_clst = ncl;
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	69fa      	ldr	r2, [r7, #28]
 8008aba:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	695a      	ldr	r2, [r3, #20]
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	699b      	ldr	r3, [r3, #24]
 8008ac4:	3b02      	subs	r3, #2
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d804      	bhi.n	8008ad4 <create_chain+0x106>
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	1e5a      	subs	r2, r3, #1
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	791b      	ldrb	r3, [r3, #4]
 8008ad8:	f043 0301 	orr.w	r3, r3, #1
 8008adc:	b2da      	uxtb	r2, r3
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	711a      	strb	r2, [r3, #4]
 8008ae2:	e007      	b.n	8008af4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008ae4:	7dfb      	ldrb	r3, [r7, #23]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d102      	bne.n	8008af0 <create_chain+0x122>
 8008aea:	f04f 33ff 	mov.w	r3, #4294967295
 8008aee:	e000      	b.n	8008af2 <create_chain+0x124>
 8008af0:	2301      	movs	r3, #1
 8008af2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008af4:	69fb      	ldr	r3, [r7, #28]
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3720      	adds	r7, #32
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}

08008afe <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b087      	sub	sp, #28
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
 8008b06:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b12:	3304      	adds	r3, #4
 8008b14:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	0a5b      	lsrs	r3, r3, #9
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	8952      	ldrh	r2, [r2, #10]
 8008b1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b22:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	1d1a      	adds	r2, r3, #4
 8008b28:	613a      	str	r2, [r7, #16]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d101      	bne.n	8008b38 <clmt_clust+0x3a>
 8008b34:	2300      	movs	r3, #0
 8008b36:	e010      	b.n	8008b5a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d307      	bcc.n	8008b50 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008b40:	697a      	ldr	r2, [r7, #20]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	1ad3      	subs	r3, r2, r3
 8008b46:	617b      	str	r3, [r7, #20]
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	3304      	adds	r3, #4
 8008b4c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008b4e:	e7e9      	b.n	8008b24 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008b50:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	4413      	add	r3, r2
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	371c      	adds	r7, #28
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr

08008b66 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b086      	sub	sp, #24
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b7c:	d204      	bcs.n	8008b88 <dir_sdi+0x22>
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	f003 031f 	and.w	r3, r3, #31
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d001      	beq.n	8008b8c <dir_sdi+0x26>
		return FR_INT_ERR;
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e063      	b.n	8008c54 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	683a      	ldr	r2, [r7, #0]
 8008b90:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d106      	bne.n	8008bac <dir_sdi+0x46>
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	d902      	bls.n	8008bac <dir_sdi+0x46>
		clst = fs->dirbase;
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008baa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10c      	bne.n	8008bcc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	095b      	lsrs	r3, r3, #5
 8008bb6:	693a      	ldr	r2, [r7, #16]
 8008bb8:	8912      	ldrh	r2, [r2, #8]
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d301      	bcc.n	8008bc2 <dir_sdi+0x5c>
 8008bbe:	2302      	movs	r3, #2
 8008bc0:	e048      	b.n	8008c54 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	61da      	str	r2, [r3, #28]
 8008bca:	e029      	b.n	8008c20 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	895b      	ldrh	r3, [r3, #10]
 8008bd0:	025b      	lsls	r3, r3, #9
 8008bd2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008bd4:	e019      	b.n	8008c0a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6979      	ldr	r1, [r7, #20]
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7ff fd01 	bl	80085e2 <get_fat>
 8008be0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008be8:	d101      	bne.n	8008bee <dir_sdi+0x88>
 8008bea:	2301      	movs	r3, #1
 8008bec:	e032      	b.n	8008c54 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d904      	bls.n	8008bfe <dir_sdi+0x98>
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	699b      	ldr	r3, [r3, #24]
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d301      	bcc.n	8008c02 <dir_sdi+0x9c>
 8008bfe:	2302      	movs	r3, #2
 8008c00:	e028      	b.n	8008c54 <dir_sdi+0xee>
			ofs -= csz;
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	1ad3      	subs	r3, r2, r3
 8008c08:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008c0a:	683a      	ldr	r2, [r7, #0]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d2e1      	bcs.n	8008bd6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008c12:	6979      	ldr	r1, [r7, #20]
 8008c14:	6938      	ldr	r0, [r7, #16]
 8008c16:	f7ff fcc5 	bl	80085a4 <clust2sect>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	697a      	ldr	r2, [r7, #20]
 8008c24:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	69db      	ldr	r3, [r3, #28]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d101      	bne.n	8008c32 <dir_sdi+0xcc>
 8008c2e:	2302      	movs	r3, #2
 8008c30:	e010      	b.n	8008c54 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	69da      	ldr	r2, [r3, #28]
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	0a5b      	lsrs	r3, r3, #9
 8008c3a:	441a      	add	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c4c:	441a      	add	r2, r3
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3718      	adds	r7, #24
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	695b      	ldr	r3, [r3, #20]
 8008c70:	3320      	adds	r3, #32
 8008c72:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	69db      	ldr	r3, [r3, #28]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d003      	beq.n	8008c84 <dir_next+0x28>
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c82:	d301      	bcc.n	8008c88 <dir_next+0x2c>
 8008c84:	2304      	movs	r3, #4
 8008c86:	e0aa      	b.n	8008dde <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f040 8098 	bne.w	8008dc4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	69db      	ldr	r3, [r3, #28]
 8008c98:	1c5a      	adds	r2, r3, #1
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10b      	bne.n	8008cbe <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	095b      	lsrs	r3, r3, #5
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	8912      	ldrh	r2, [r2, #8]
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	f0c0 8088 	bcc.w	8008dc4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	61da      	str	r2, [r3, #28]
 8008cba:	2304      	movs	r3, #4
 8008cbc:	e08f      	b.n	8008dde <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	0a5b      	lsrs	r3, r3, #9
 8008cc2:	68fa      	ldr	r2, [r7, #12]
 8008cc4:	8952      	ldrh	r2, [r2, #10]
 8008cc6:	3a01      	subs	r2, #1
 8008cc8:	4013      	ands	r3, r2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d17a      	bne.n	8008dc4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	4610      	mov	r0, r2
 8008cd8:	f7ff fc83 	bl	80085e2 <get_fat>
 8008cdc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d801      	bhi.n	8008ce8 <dir_next+0x8c>
 8008ce4:	2302      	movs	r3, #2
 8008ce6:	e07a      	b.n	8008dde <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cee:	d101      	bne.n	8008cf4 <dir_next+0x98>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e074      	b.n	8008dde <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	699b      	ldr	r3, [r3, #24]
 8008cf8:	697a      	ldr	r2, [r7, #20]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d358      	bcc.n	8008db0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d104      	bne.n	8008d0e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	61da      	str	r2, [r3, #28]
 8008d0a:	2304      	movs	r3, #4
 8008d0c:	e067      	b.n	8008dde <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	699b      	ldr	r3, [r3, #24]
 8008d14:	4619      	mov	r1, r3
 8008d16:	4610      	mov	r0, r2
 8008d18:	f7ff fe59 	bl	80089ce <create_chain>
 8008d1c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d101      	bne.n	8008d28 <dir_next+0xcc>
 8008d24:	2307      	movs	r3, #7
 8008d26:	e05a      	b.n	8008dde <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d101      	bne.n	8008d32 <dir_next+0xd6>
 8008d2e:	2302      	movs	r3, #2
 8008d30:	e055      	b.n	8008dde <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d38:	d101      	bne.n	8008d3e <dir_next+0xe2>
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	e04f      	b.n	8008dde <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f7ff fb50 	bl	80083e4 <sync_window>
 8008d44:	4603      	mov	r3, r0
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d001      	beq.n	8008d4e <dir_next+0xf2>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e047      	b.n	8008dde <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	3334      	adds	r3, #52	@ 0x34
 8008d52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d56:	2100      	movs	r1, #0
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f7ff f979 	bl	8008050 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d5e:	2300      	movs	r3, #0
 8008d60:	613b      	str	r3, [r7, #16]
 8008d62:	6979      	ldr	r1, [r7, #20]
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f7ff fc1d 	bl	80085a4 <clust2sect>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d70:	e012      	b.n	8008d98 <dir_next+0x13c>
						fs->wflag = 1;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2201      	movs	r2, #1
 8008d76:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	f7ff fb33 	bl	80083e4 <sync_window>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d001      	beq.n	8008d88 <dir_next+0x12c>
 8008d84:	2301      	movs	r3, #1
 8008d86:	e02a      	b.n	8008dde <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	613b      	str	r3, [r7, #16]
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d92:	1c5a      	adds	r2, r3, #1
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	895b      	ldrh	r3, [r3, #10]
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d3e6      	bcc.n	8008d72 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	1ad2      	subs	r2, r2, r3
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	697a      	ldr	r2, [r7, #20]
 8008db4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008db6:	6979      	ldr	r1, [r7, #20]
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f7ff fbf3 	bl	80085a4 <clust2sect>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	68ba      	ldr	r2, [r7, #8]
 8008dc8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dd6:	441a      	add	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}

08008de6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008de6:	b580      	push	{r7, lr}
 8008de8:	b086      	sub	sp, #24
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	6078      	str	r0, [r7, #4]
 8008dee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008df6:	2100      	movs	r1, #0
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f7ff feb4 	bl	8008b66 <dir_sdi>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008e02:	7dfb      	ldrb	r3, [r7, #23]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d12b      	bne.n	8008e60 <dir_alloc+0x7a>
		n = 0;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	69db      	ldr	r3, [r3, #28]
 8008e10:	4619      	mov	r1, r3
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f7ff fb2a 	bl	800846c <move_window>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d11d      	bne.n	8008e5e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	2be5      	cmp	r3, #229	@ 0xe5
 8008e2a:	d004      	beq.n	8008e36 <dir_alloc+0x50>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6a1b      	ldr	r3, [r3, #32]
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d107      	bne.n	8008e46 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	3301      	adds	r3, #1
 8008e3a:	613b      	str	r3, [r7, #16]
 8008e3c:	693a      	ldr	r2, [r7, #16]
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d102      	bne.n	8008e4a <dir_alloc+0x64>
 8008e44:	e00c      	b.n	8008e60 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008e46:	2300      	movs	r3, #0
 8008e48:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008e4a:	2101      	movs	r1, #1
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f7ff ff05 	bl	8008c5c <dir_next>
 8008e52:	4603      	mov	r3, r0
 8008e54:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008e56:	7dfb      	ldrb	r3, [r7, #23]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d0d7      	beq.n	8008e0c <dir_alloc+0x26>
 8008e5c:	e000      	b.n	8008e60 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008e5e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008e60:	7dfb      	ldrb	r3, [r7, #23]
 8008e62:	2b04      	cmp	r3, #4
 8008e64:	d101      	bne.n	8008e6a <dir_alloc+0x84>
 8008e66:	2307      	movs	r3, #7
 8008e68:	75fb      	strb	r3, [r7, #23]
	return res;
 8008e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3718      	adds	r7, #24
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	331a      	adds	r3, #26
 8008e82:	4618      	mov	r0, r3
 8008e84:	f7ff f840 	bl	8007f08 <ld_word>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	2b03      	cmp	r3, #3
 8008e92:	d109      	bne.n	8008ea8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	3314      	adds	r3, #20
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f7ff f835 	bl	8007f08 <ld_word>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	041b      	lsls	r3, r3, #16
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3710      	adds	r7, #16
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b084      	sub	sp, #16
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	60f8      	str	r0, [r7, #12]
 8008eba:	60b9      	str	r1, [r7, #8]
 8008ebc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	331a      	adds	r3, #26
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	b292      	uxth	r2, r2
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff f859 	bl	8007f80 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d109      	bne.n	8008eea <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f103 0214 	add.w	r2, r3, #20
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	0c1b      	lsrs	r3, r3, #16
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	4610      	mov	r0, r2
 8008ee6:	f7ff f84b 	bl	8007f80 <st_word>
	}
}
 8008eea:	bf00      	nop
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
	...

08008ef4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008ef4:	b590      	push	{r4, r7, lr}
 8008ef6:	b087      	sub	sp, #28
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	331a      	adds	r3, #26
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7ff f800 	bl	8007f08 <ld_word>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d001      	beq.n	8008f12 <cmp_lfn+0x1e>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	e059      	b.n	8008fc6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f1a:	1e5a      	subs	r2, r3, #1
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	005b      	lsls	r3, r3, #1
 8008f20:	4413      	add	r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	4413      	add	r3, r2
 8008f26:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008f28:	2301      	movs	r3, #1
 8008f2a:	81fb      	strh	r3, [r7, #14]
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	613b      	str	r3, [r7, #16]
 8008f30:	e033      	b.n	8008f9a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008f32:	4a27      	ldr	r2, [pc, #156]	@ (8008fd0 <cmp_lfn+0xdc>)
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	4413      	add	r3, r2
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	4413      	add	r3, r2
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7fe ffe1 	bl	8007f08 <ld_word>
 8008f46:	4603      	mov	r3, r0
 8008f48:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008f4a:	89fb      	ldrh	r3, [r7, #14]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d01a      	beq.n	8008f86 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	2bfe      	cmp	r3, #254	@ 0xfe
 8008f54:	d812      	bhi.n	8008f7c <cmp_lfn+0x88>
 8008f56:	89bb      	ldrh	r3, [r7, #12]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f002 f85f 	bl	800b01c <ff_wtoupper>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	461c      	mov	r4, r3
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	1c5a      	adds	r2, r3, #1
 8008f66:	617a      	str	r2, [r7, #20]
 8008f68:	005b      	lsls	r3, r3, #1
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	881b      	ldrh	r3, [r3, #0]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f002 f853 	bl	800b01c <ff_wtoupper>
 8008f76:	4603      	mov	r3, r0
 8008f78:	429c      	cmp	r4, r3
 8008f7a:	d001      	beq.n	8008f80 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	e022      	b.n	8008fc6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8008f80:	89bb      	ldrh	r3, [r7, #12]
 8008f82:	81fb      	strh	r3, [r7, #14]
 8008f84:	e006      	b.n	8008f94 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008f86:	89bb      	ldrh	r3, [r7, #12]
 8008f88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d001      	beq.n	8008f94 <cmp_lfn+0xa0>
 8008f90:	2300      	movs	r3, #0
 8008f92:	e018      	b.n	8008fc6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	3301      	adds	r3, #1
 8008f98:	613b      	str	r3, [r7, #16]
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	2b0c      	cmp	r3, #12
 8008f9e:	d9c8      	bls.n	8008f32 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00b      	beq.n	8008fc4 <cmp_lfn+0xd0>
 8008fac:	89fb      	ldrh	r3, [r7, #14]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d008      	beq.n	8008fc4 <cmp_lfn+0xd0>
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	4413      	add	r3, r2
 8008fba:	881b      	ldrh	r3, [r3, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d001      	beq.n	8008fc4 <cmp_lfn+0xd0>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	e000      	b.n	8008fc6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008fc4:	2301      	movs	r3, #1
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	371c      	adds	r7, #28
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd90      	pop	{r4, r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	0800f6c8 	.word	0x0800f6c8

08008fd4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b088      	sub	sp, #32
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	4611      	mov	r1, r2
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	71fb      	strb	r3, [r7, #7]
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	330d      	adds	r3, #13
 8008fee:	79ba      	ldrb	r2, [r7, #6]
 8008ff0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	330b      	adds	r3, #11
 8008ff6:	220f      	movs	r2, #15
 8008ff8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	330c      	adds	r3, #12
 8008ffe:	2200      	movs	r2, #0
 8009000:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	331a      	adds	r3, #26
 8009006:	2100      	movs	r1, #0
 8009008:	4618      	mov	r0, r3
 800900a:	f7fe ffb9 	bl	8007f80 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800900e:	79fb      	ldrb	r3, [r7, #7]
 8009010:	1e5a      	subs	r2, r3, #1
 8009012:	4613      	mov	r3, r2
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	4413      	add	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	4413      	add	r3, r2
 800901c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800901e:	2300      	movs	r3, #0
 8009020:	82fb      	strh	r3, [r7, #22]
 8009022:	2300      	movs	r3, #0
 8009024:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009026:	8afb      	ldrh	r3, [r7, #22]
 8009028:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800902c:	4293      	cmp	r3, r2
 800902e:	d007      	beq.n	8009040 <put_lfn+0x6c>
 8009030:	69fb      	ldr	r3, [r7, #28]
 8009032:	1c5a      	adds	r2, r3, #1
 8009034:	61fa      	str	r2, [r7, #28]
 8009036:	005b      	lsls	r3, r3, #1
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	4413      	add	r3, r2
 800903c:	881b      	ldrh	r3, [r3, #0]
 800903e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009040:	4a17      	ldr	r2, [pc, #92]	@ (80090a0 <put_lfn+0xcc>)
 8009042:	69bb      	ldr	r3, [r7, #24]
 8009044:	4413      	add	r3, r2
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	461a      	mov	r2, r3
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	4413      	add	r3, r2
 800904e:	8afa      	ldrh	r2, [r7, #22]
 8009050:	4611      	mov	r1, r2
 8009052:	4618      	mov	r0, r3
 8009054:	f7fe ff94 	bl	8007f80 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009058:	8afb      	ldrh	r3, [r7, #22]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d102      	bne.n	8009064 <put_lfn+0x90>
 800905e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009062:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	3301      	adds	r3, #1
 8009068:	61bb      	str	r3, [r7, #24]
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2b0c      	cmp	r3, #12
 800906e:	d9da      	bls.n	8009026 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009070:	8afb      	ldrh	r3, [r7, #22]
 8009072:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009076:	4293      	cmp	r3, r2
 8009078:	d006      	beq.n	8009088 <put_lfn+0xb4>
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	005b      	lsls	r3, r3, #1
 800907e:	68fa      	ldr	r2, [r7, #12]
 8009080:	4413      	add	r3, r2
 8009082:	881b      	ldrh	r3, [r3, #0]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d103      	bne.n	8009090 <put_lfn+0xbc>
 8009088:	79fb      	ldrb	r3, [r7, #7]
 800908a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800908e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	79fa      	ldrb	r2, [r7, #7]
 8009094:	701a      	strb	r2, [r3, #0]
}
 8009096:	bf00      	nop
 8009098:	3720      	adds	r7, #32
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	0800f6c8 	.word	0x0800f6c8

080090a4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b08c      	sub	sp, #48	@ 0x30
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	607a      	str	r2, [r7, #4]
 80090b0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80090b2:	220b      	movs	r2, #11
 80090b4:	68b9      	ldr	r1, [r7, #8]
 80090b6:	68f8      	ldr	r0, [r7, #12]
 80090b8:	f7fe ffa9 	bl	800800e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	2b05      	cmp	r3, #5
 80090c0:	d92b      	bls.n	800911a <gen_numname+0x76>
		sr = seq;
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80090c6:	e022      	b.n	800910e <gen_numname+0x6a>
			wc = *lfn++;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	1c9a      	adds	r2, r3, #2
 80090cc:	607a      	str	r2, [r7, #4]
 80090ce:	881b      	ldrh	r3, [r3, #0]
 80090d0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80090d2:	2300      	movs	r3, #0
 80090d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090d6:	e017      	b.n	8009108 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	005a      	lsls	r2, r3, #1
 80090dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80090de:	f003 0301 	and.w	r3, r3, #1
 80090e2:	4413      	add	r3, r2
 80090e4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80090e6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80090e8:	085b      	lsrs	r3, r3, #1
 80090ea:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d005      	beq.n	8009102 <gen_numname+0x5e>
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80090fc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8009100:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009104:	3301      	adds	r3, #1
 8009106:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800910a:	2b0f      	cmp	r3, #15
 800910c:	d9e4      	bls.n	80090d8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	881b      	ldrh	r3, [r3, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1d8      	bne.n	80090c8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800911a:	2307      	movs	r3, #7
 800911c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	b2db      	uxtb	r3, r3
 8009122:	f003 030f 	and.w	r3, r3, #15
 8009126:	b2db      	uxtb	r3, r3
 8009128:	3330      	adds	r3, #48	@ 0x30
 800912a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800912e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009132:	2b39      	cmp	r3, #57	@ 0x39
 8009134:	d904      	bls.n	8009140 <gen_numname+0x9c>
 8009136:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800913a:	3307      	adds	r3, #7
 800913c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009142:	1e5a      	subs	r2, r3, #1
 8009144:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009146:	3330      	adds	r3, #48	@ 0x30
 8009148:	443b      	add	r3, r7
 800914a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800914e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	091b      	lsrs	r3, r3, #4
 8009156:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1df      	bne.n	800911e <gen_numname+0x7a>
	ns[i] = '~';
 800915e:	f107 0214 	add.w	r2, r7, #20
 8009162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009164:	4413      	add	r3, r2
 8009166:	227e      	movs	r2, #126	@ 0x7e
 8009168:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800916a:	2300      	movs	r3, #0
 800916c:	627b      	str	r3, [r7, #36]	@ 0x24
 800916e:	e002      	b.n	8009176 <gen_numname+0xd2>
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	3301      	adds	r3, #1
 8009174:	627b      	str	r3, [r7, #36]	@ 0x24
 8009176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917a:	429a      	cmp	r2, r3
 800917c:	d205      	bcs.n	800918a <gen_numname+0xe6>
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009182:	4413      	add	r3, r2
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	2b20      	cmp	r3, #32
 8009188:	d1f2      	bne.n	8009170 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800918a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800918c:	2b07      	cmp	r3, #7
 800918e:	d807      	bhi.n	80091a0 <gen_numname+0xfc>
 8009190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009192:	1c5a      	adds	r2, r3, #1
 8009194:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009196:	3330      	adds	r3, #48	@ 0x30
 8009198:	443b      	add	r3, r7
 800919a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800919e:	e000      	b.n	80091a2 <gen_numname+0xfe>
 80091a0:	2120      	movs	r1, #32
 80091a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a4:	1c5a      	adds	r2, r3, #1
 80091a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	4413      	add	r3, r2
 80091ac:	460a      	mov	r2, r1
 80091ae:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b2:	2b07      	cmp	r3, #7
 80091b4:	d9e9      	bls.n	800918a <gen_numname+0xe6>
}
 80091b6:	bf00      	nop
 80091b8:	bf00      	nop
 80091ba:	3730      	adds	r7, #48	@ 0x30
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b085      	sub	sp, #20
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80091c8:	2300      	movs	r3, #0
 80091ca:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80091cc:	230b      	movs	r3, #11
 80091ce:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
 80091d2:	b2da      	uxtb	r2, r3
 80091d4:	0852      	lsrs	r2, r2, #1
 80091d6:	01db      	lsls	r3, r3, #7
 80091d8:	4313      	orrs	r3, r2
 80091da:	b2da      	uxtb	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	1c59      	adds	r1, r3, #1
 80091e0:	6079      	str	r1, [r7, #4]
 80091e2:	781b      	ldrb	r3, [r3, #0]
 80091e4:	4413      	add	r3, r2
 80091e6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	3b01      	subs	r3, #1
 80091ec:	60bb      	str	r3, [r7, #8]
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1ed      	bne.n	80091d0 <sum_sfn+0x10>
	return sum;
 80091f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3714      	adds	r7, #20
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr

08009202 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009202:	b580      	push	{r7, lr}
 8009204:	b086      	sub	sp, #24
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009210:	2100      	movs	r1, #0
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f7ff fca7 	bl	8008b66 <dir_sdi>
 8009218:	4603      	mov	r3, r0
 800921a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800921c:	7dfb      	ldrb	r3, [r7, #23]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d001      	beq.n	8009226 <dir_find+0x24>
 8009222:	7dfb      	ldrb	r3, [r7, #23]
 8009224:	e0a9      	b.n	800937a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009226:	23ff      	movs	r3, #255	@ 0xff
 8009228:	753b      	strb	r3, [r7, #20]
 800922a:	7d3b      	ldrb	r3, [r7, #20]
 800922c:	757b      	strb	r3, [r7, #21]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f04f 32ff 	mov.w	r2, #4294967295
 8009234:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	69db      	ldr	r3, [r3, #28]
 800923a:	4619      	mov	r1, r3
 800923c:	6938      	ldr	r0, [r7, #16]
 800923e:	f7ff f915 	bl	800846c <move_window>
 8009242:	4603      	mov	r3, r0
 8009244:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009246:	7dfb      	ldrb	r3, [r7, #23]
 8009248:	2b00      	cmp	r3, #0
 800924a:	f040 8090 	bne.w	800936e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6a1b      	ldr	r3, [r3, #32]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009256:	7dbb      	ldrb	r3, [r7, #22]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d102      	bne.n	8009262 <dir_find+0x60>
 800925c:	2304      	movs	r3, #4
 800925e:	75fb      	strb	r3, [r7, #23]
 8009260:	e08a      	b.n	8009378 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6a1b      	ldr	r3, [r3, #32]
 8009266:	330b      	adds	r3, #11
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800926e:	73fb      	strb	r3, [r7, #15]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	7bfa      	ldrb	r2, [r7, #15]
 8009274:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009276:	7dbb      	ldrb	r3, [r7, #22]
 8009278:	2be5      	cmp	r3, #229	@ 0xe5
 800927a:	d007      	beq.n	800928c <dir_find+0x8a>
 800927c:	7bfb      	ldrb	r3, [r7, #15]
 800927e:	f003 0308 	and.w	r3, r3, #8
 8009282:	2b00      	cmp	r3, #0
 8009284:	d009      	beq.n	800929a <dir_find+0x98>
 8009286:	7bfb      	ldrb	r3, [r7, #15]
 8009288:	2b0f      	cmp	r3, #15
 800928a:	d006      	beq.n	800929a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800928c:	23ff      	movs	r3, #255	@ 0xff
 800928e:	757b      	strb	r3, [r7, #21]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f04f 32ff 	mov.w	r2, #4294967295
 8009296:	631a      	str	r2, [r3, #48]	@ 0x30
 8009298:	e05e      	b.n	8009358 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800929a:	7bfb      	ldrb	r3, [r7, #15]
 800929c:	2b0f      	cmp	r3, #15
 800929e:	d136      	bne.n	800930e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80092a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d154      	bne.n	8009358 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80092ae:	7dbb      	ldrb	r3, [r7, #22]
 80092b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d00d      	beq.n	80092d4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6a1b      	ldr	r3, [r3, #32]
 80092bc:	7b5b      	ldrb	r3, [r3, #13]
 80092be:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80092c0:	7dbb      	ldrb	r3, [r7, #22]
 80092c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092c6:	75bb      	strb	r3, [r7, #22]
 80092c8:	7dbb      	ldrb	r3, [r7, #22]
 80092ca:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	695a      	ldr	r2, [r3, #20]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80092d4:	7dba      	ldrb	r2, [r7, #22]
 80092d6:	7d7b      	ldrb	r3, [r7, #21]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d115      	bne.n	8009308 <dir_find+0x106>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6a1b      	ldr	r3, [r3, #32]
 80092e0:	330d      	adds	r3, #13
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	7d3a      	ldrb	r2, [r7, #20]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d10e      	bne.n	8009308 <dir_find+0x106>
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	68da      	ldr	r2, [r3, #12]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a1b      	ldr	r3, [r3, #32]
 80092f2:	4619      	mov	r1, r3
 80092f4:	4610      	mov	r0, r2
 80092f6:	f7ff fdfd 	bl	8008ef4 <cmp_lfn>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d003      	beq.n	8009308 <dir_find+0x106>
 8009300:	7d7b      	ldrb	r3, [r7, #21]
 8009302:	3b01      	subs	r3, #1
 8009304:	b2db      	uxtb	r3, r3
 8009306:	e000      	b.n	800930a <dir_find+0x108>
 8009308:	23ff      	movs	r3, #255	@ 0xff
 800930a:	757b      	strb	r3, [r7, #21]
 800930c:	e024      	b.n	8009358 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800930e:	7d7b      	ldrb	r3, [r7, #21]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d109      	bne.n	8009328 <dir_find+0x126>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a1b      	ldr	r3, [r3, #32]
 8009318:	4618      	mov	r0, r3
 800931a:	f7ff ff51 	bl	80091c0 <sum_sfn>
 800931e:	4603      	mov	r3, r0
 8009320:	461a      	mov	r2, r3
 8009322:	7d3b      	ldrb	r3, [r7, #20]
 8009324:	4293      	cmp	r3, r2
 8009326:	d024      	beq.n	8009372 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800932e:	f003 0301 	and.w	r3, r3, #1
 8009332:	2b00      	cmp	r3, #0
 8009334:	d10a      	bne.n	800934c <dir_find+0x14a>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6a18      	ldr	r0, [r3, #32]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	3324      	adds	r3, #36	@ 0x24
 800933e:	220b      	movs	r2, #11
 8009340:	4619      	mov	r1, r3
 8009342:	f7fe fea0 	bl	8008086 <mem_cmp>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d014      	beq.n	8009376 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800934c:	23ff      	movs	r3, #255	@ 0xff
 800934e:	757b      	strb	r3, [r7, #21]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f04f 32ff 	mov.w	r2, #4294967295
 8009356:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009358:	2100      	movs	r1, #0
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f7ff fc7e 	bl	8008c5c <dir_next>
 8009360:	4603      	mov	r3, r0
 8009362:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009364:	7dfb      	ldrb	r3, [r7, #23]
 8009366:	2b00      	cmp	r3, #0
 8009368:	f43f af65 	beq.w	8009236 <dir_find+0x34>
 800936c:	e004      	b.n	8009378 <dir_find+0x176>
		if (res != FR_OK) break;
 800936e:	bf00      	nop
 8009370:	e002      	b.n	8009378 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009372:	bf00      	nop
 8009374:	e000      	b.n	8009378 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009376:	bf00      	nop

	return res;
 8009378:	7dfb      	ldrb	r3, [r7, #23]
}
 800937a:	4618      	mov	r0, r3
 800937c:	3718      	adds	r7, #24
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
	...

08009384 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b08c      	sub	sp, #48	@ 0x30
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009398:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <dir_register+0x20>
 80093a0:	2306      	movs	r3, #6
 80093a2:	e0e0      	b.n	8009566 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80093a4:	2300      	movs	r3, #0
 80093a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80093a8:	e002      	b.n	80093b0 <dir_register+0x2c>
 80093aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ac:	3301      	adds	r3, #1
 80093ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	68da      	ldr	r2, [r3, #12]
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	005b      	lsls	r3, r3, #1
 80093b8:	4413      	add	r3, r2
 80093ba:	881b      	ldrh	r3, [r3, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d1f4      	bne.n	80093aa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80093c6:	f107 030c 	add.w	r3, r7, #12
 80093ca:	220c      	movs	r2, #12
 80093cc:	4618      	mov	r0, r3
 80093ce:	f7fe fe1e 	bl	800800e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80093d2:	7dfb      	ldrb	r3, [r7, #23]
 80093d4:	f003 0301 	and.w	r3, r3, #1
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d032      	beq.n	8009442 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2240      	movs	r2, #64	@ 0x40
 80093e0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80093e4:	2301      	movs	r3, #1
 80093e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093e8:	e016      	b.n	8009418 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80093f0:	69fb      	ldr	r3, [r7, #28]
 80093f2:	68da      	ldr	r2, [r3, #12]
 80093f4:	f107 010c 	add.w	r1, r7, #12
 80093f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fa:	f7ff fe53 	bl	80090a4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f7ff feff 	bl	8009202 <dir_find>
 8009404:	4603      	mov	r3, r0
 8009406:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800940a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800940e:	2b00      	cmp	r3, #0
 8009410:	d106      	bne.n	8009420 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009414:	3301      	adds	r3, #1
 8009416:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800941a:	2b63      	cmp	r3, #99	@ 0x63
 800941c:	d9e5      	bls.n	80093ea <dir_register+0x66>
 800941e:	e000      	b.n	8009422 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009420:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009424:	2b64      	cmp	r3, #100	@ 0x64
 8009426:	d101      	bne.n	800942c <dir_register+0xa8>
 8009428:	2307      	movs	r3, #7
 800942a:	e09c      	b.n	8009566 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800942c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009430:	2b04      	cmp	r3, #4
 8009432:	d002      	beq.n	800943a <dir_register+0xb6>
 8009434:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009438:	e095      	b.n	8009566 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800943a:	7dfa      	ldrb	r2, [r7, #23]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009442:	7dfb      	ldrb	r3, [r7, #23]
 8009444:	f003 0302 	and.w	r3, r3, #2
 8009448:	2b00      	cmp	r3, #0
 800944a:	d007      	beq.n	800945c <dir_register+0xd8>
 800944c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944e:	330c      	adds	r3, #12
 8009450:	4a47      	ldr	r2, [pc, #284]	@ (8009570 <dir_register+0x1ec>)
 8009452:	fba2 2303 	umull	r2, r3, r2, r3
 8009456:	089b      	lsrs	r3, r3, #2
 8009458:	3301      	adds	r3, #1
 800945a:	e000      	b.n	800945e <dir_register+0xda>
 800945c:	2301      	movs	r3, #1
 800945e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009460:	6a39      	ldr	r1, [r7, #32]
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7ff fcbf 	bl	8008de6 <dir_alloc>
 8009468:	4603      	mov	r3, r0
 800946a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800946e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009472:	2b00      	cmp	r3, #0
 8009474:	d148      	bne.n	8009508 <dir_register+0x184>
 8009476:	6a3b      	ldr	r3, [r7, #32]
 8009478:	3b01      	subs	r3, #1
 800947a:	623b      	str	r3, [r7, #32]
 800947c:	6a3b      	ldr	r3, [r7, #32]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d042      	beq.n	8009508 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	695a      	ldr	r2, [r3, #20]
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	015b      	lsls	r3, r3, #5
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	4619      	mov	r1, r3
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f7ff fb69 	bl	8008b66 <dir_sdi>
 8009494:	4603      	mov	r3, r0
 8009496:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800949a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d132      	bne.n	8009508 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	3324      	adds	r3, #36	@ 0x24
 80094a6:	4618      	mov	r0, r3
 80094a8:	f7ff fe8a 	bl	80091c0 <sum_sfn>
 80094ac:	4603      	mov	r3, r0
 80094ae:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	69db      	ldr	r3, [r3, #28]
 80094b4:	4619      	mov	r1, r3
 80094b6:	69f8      	ldr	r0, [r7, #28]
 80094b8:	f7fe ffd8 	bl	800846c <move_window>
 80094bc:	4603      	mov	r3, r0
 80094be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80094c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d11d      	bne.n	8009506 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	68d8      	ldr	r0, [r3, #12]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a19      	ldr	r1, [r3, #32]
 80094d2:	6a3b      	ldr	r3, [r7, #32]
 80094d4:	b2da      	uxtb	r2, r3
 80094d6:	7efb      	ldrb	r3, [r7, #27]
 80094d8:	f7ff fd7c 	bl	8008fd4 <put_lfn>
				fs->wflag = 1;
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	2201      	movs	r2, #1
 80094e0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80094e2:	2100      	movs	r1, #0
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f7ff fbb9 	bl	8008c5c <dir_next>
 80094ea:	4603      	mov	r3, r0
 80094ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80094f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d107      	bne.n	8009508 <dir_register+0x184>
 80094f8:	6a3b      	ldr	r3, [r7, #32]
 80094fa:	3b01      	subs	r3, #1
 80094fc:	623b      	str	r3, [r7, #32]
 80094fe:	6a3b      	ldr	r3, [r7, #32]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1d5      	bne.n	80094b0 <dir_register+0x12c>
 8009504:	e000      	b.n	8009508 <dir_register+0x184>
				if (res != FR_OK) break;
 8009506:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009508:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800950c:	2b00      	cmp	r3, #0
 800950e:	d128      	bne.n	8009562 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	69db      	ldr	r3, [r3, #28]
 8009514:	4619      	mov	r1, r3
 8009516:	69f8      	ldr	r0, [r7, #28]
 8009518:	f7fe ffa8 	bl	800846c <move_window>
 800951c:	4603      	mov	r3, r0
 800951e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009522:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009526:	2b00      	cmp	r3, #0
 8009528:	d11b      	bne.n	8009562 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	2220      	movs	r2, #32
 8009530:	2100      	movs	r1, #0
 8009532:	4618      	mov	r0, r3
 8009534:	f7fe fd8c 	bl	8008050 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6a18      	ldr	r0, [r3, #32]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	3324      	adds	r3, #36	@ 0x24
 8009540:	220b      	movs	r2, #11
 8009542:	4619      	mov	r1, r3
 8009544:	f7fe fd63 	bl	800800e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6a1b      	ldr	r3, [r3, #32]
 8009552:	330c      	adds	r3, #12
 8009554:	f002 0218 	and.w	r2, r2, #24
 8009558:	b2d2      	uxtb	r2, r2
 800955a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800955c:	69fb      	ldr	r3, [r7, #28]
 800955e:	2201      	movs	r2, #1
 8009560:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009562:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009566:	4618      	mov	r0, r3
 8009568:	3730      	adds	r7, #48	@ 0x30
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	4ec4ec4f 	.word	0x4ec4ec4f

08009574 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b08a      	sub	sp, #40	@ 0x28
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	613b      	str	r3, [r7, #16]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	68db      	ldr	r3, [r3, #12]
 800958a:	60fb      	str	r3, [r7, #12]
 800958c:	2300      	movs	r3, #0
 800958e:	617b      	str	r3, [r7, #20]
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	1c5a      	adds	r2, r3, #1
 8009598:	61ba      	str	r2, [r7, #24]
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4413      	add	r3, r2
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80095a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095a4:	2b1f      	cmp	r3, #31
 80095a6:	d940      	bls.n	800962a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80095a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80095ac:	d006      	beq.n	80095bc <create_name+0x48>
 80095ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095b0:	2b5c      	cmp	r3, #92	@ 0x5c
 80095b2:	d110      	bne.n	80095d6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80095b4:	e002      	b.n	80095bc <create_name+0x48>
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	3301      	adds	r3, #1
 80095ba:	61bb      	str	r3, [r7, #24]
 80095bc:	693a      	ldr	r2, [r7, #16]
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	4413      	add	r3, r2
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	2b2f      	cmp	r3, #47	@ 0x2f
 80095c6:	d0f6      	beq.n	80095b6 <create_name+0x42>
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	4413      	add	r3, r2
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80095d2:	d0f0      	beq.n	80095b6 <create_name+0x42>
			break;
 80095d4:	e02a      	b.n	800962c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80095da:	d901      	bls.n	80095e0 <create_name+0x6c>
 80095dc:	2306      	movs	r3, #6
 80095de:	e17d      	b.n	80098dc <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80095e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80095e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095e8:	2101      	movs	r1, #1
 80095ea:	4618      	mov	r0, r3
 80095ec:	f001 fcda 	bl	800afa4 <ff_convert>
 80095f0:	4603      	mov	r3, r0
 80095f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80095f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <create_name+0x8a>
 80095fa:	2306      	movs	r3, #6
 80095fc:	e16e      	b.n	80098dc <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80095fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009600:	2b7f      	cmp	r3, #127	@ 0x7f
 8009602:	d809      	bhi.n	8009618 <create_name+0xa4>
 8009604:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009606:	4619      	mov	r1, r3
 8009608:	488d      	ldr	r0, [pc, #564]	@ (8009840 <create_name+0x2cc>)
 800960a:	f7fe fd63 	bl	80080d4 <chk_chr>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d001      	beq.n	8009618 <create_name+0xa4>
 8009614:	2306      	movs	r3, #6
 8009616:	e161      	b.n	80098dc <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	1c5a      	adds	r2, r3, #1
 800961c:	617a      	str	r2, [r7, #20]
 800961e:	005b      	lsls	r3, r3, #1
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	4413      	add	r3, r2
 8009624:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009626:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009628:	e7b4      	b.n	8009594 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800962a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800962c:	693a      	ldr	r2, [r7, #16]
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	441a      	add	r2, r3
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009636:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009638:	2b1f      	cmp	r3, #31
 800963a:	d801      	bhi.n	8009640 <create_name+0xcc>
 800963c:	2304      	movs	r3, #4
 800963e:	e000      	b.n	8009642 <create_name+0xce>
 8009640:	2300      	movs	r3, #0
 8009642:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009646:	e011      	b.n	800966c <create_name+0xf8>
		w = lfn[di - 1];
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800964e:	3b01      	subs	r3, #1
 8009650:	005b      	lsls	r3, r3, #1
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	4413      	add	r3, r2
 8009656:	881b      	ldrh	r3, [r3, #0]
 8009658:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800965a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800965c:	2b20      	cmp	r3, #32
 800965e:	d002      	beq.n	8009666 <create_name+0xf2>
 8009660:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009662:	2b2e      	cmp	r3, #46	@ 0x2e
 8009664:	d106      	bne.n	8009674 <create_name+0x100>
		di--;
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	3b01      	subs	r3, #1
 800966a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1ea      	bne.n	8009648 <create_name+0xd4>
 8009672:	e000      	b.n	8009676 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009674:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	005b      	lsls	r3, r3, #1
 800967a:	68fa      	ldr	r2, [r7, #12]
 800967c:	4413      	add	r3, r2
 800967e:	2200      	movs	r2, #0
 8009680:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d101      	bne.n	800968c <create_name+0x118>
 8009688:	2306      	movs	r3, #6
 800968a:	e127      	b.n	80098dc <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	3324      	adds	r3, #36	@ 0x24
 8009690:	220b      	movs	r2, #11
 8009692:	2120      	movs	r1, #32
 8009694:	4618      	mov	r0, r3
 8009696:	f7fe fcdb 	bl	8008050 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800969a:	2300      	movs	r3, #0
 800969c:	61bb      	str	r3, [r7, #24]
 800969e:	e002      	b.n	80096a6 <create_name+0x132>
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	3301      	adds	r3, #1
 80096a4:	61bb      	str	r3, [r7, #24]
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	005b      	lsls	r3, r3, #1
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	4413      	add	r3, r2
 80096ae:	881b      	ldrh	r3, [r3, #0]
 80096b0:	2b20      	cmp	r3, #32
 80096b2:	d0f5      	beq.n	80096a0 <create_name+0x12c>
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	005b      	lsls	r3, r3, #1
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	4413      	add	r3, r2
 80096bc:	881b      	ldrh	r3, [r3, #0]
 80096be:	2b2e      	cmp	r3, #46	@ 0x2e
 80096c0:	d0ee      	beq.n	80096a0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80096c2:	69bb      	ldr	r3, [r7, #24]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d009      	beq.n	80096dc <create_name+0x168>
 80096c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096cc:	f043 0303 	orr.w	r3, r3, #3
 80096d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80096d4:	e002      	b.n	80096dc <create_name+0x168>
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	3b01      	subs	r3, #1
 80096da:	617b      	str	r3, [r7, #20]
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d009      	beq.n	80096f6 <create_name+0x182>
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80096e8:	3b01      	subs	r3, #1
 80096ea:	005b      	lsls	r3, r3, #1
 80096ec:	68fa      	ldr	r2, [r7, #12]
 80096ee:	4413      	add	r3, r2
 80096f0:	881b      	ldrh	r3, [r3, #0]
 80096f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80096f4:	d1ef      	bne.n	80096d6 <create_name+0x162>

	i = b = 0; ni = 8;
 80096f6:	2300      	movs	r3, #0
 80096f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80096fc:	2300      	movs	r3, #0
 80096fe:	623b      	str	r3, [r7, #32]
 8009700:	2308      	movs	r3, #8
 8009702:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	1c5a      	adds	r2, r3, #1
 8009708:	61ba      	str	r2, [r7, #24]
 800970a:	005b      	lsls	r3, r3, #1
 800970c:	68fa      	ldr	r2, [r7, #12]
 800970e:	4413      	add	r3, r2
 8009710:	881b      	ldrh	r3, [r3, #0]
 8009712:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009714:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009716:	2b00      	cmp	r3, #0
 8009718:	f000 8090 	beq.w	800983c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800971c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800971e:	2b20      	cmp	r3, #32
 8009720:	d006      	beq.n	8009730 <create_name+0x1bc>
 8009722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009724:	2b2e      	cmp	r3, #46	@ 0x2e
 8009726:	d10a      	bne.n	800973e <create_name+0x1ca>
 8009728:	69ba      	ldr	r2, [r7, #24]
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	429a      	cmp	r2, r3
 800972e:	d006      	beq.n	800973e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009734:	f043 0303 	orr.w	r3, r3, #3
 8009738:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800973c:	e07d      	b.n	800983a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800973e:	6a3a      	ldr	r2, [r7, #32]
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	429a      	cmp	r2, r3
 8009744:	d203      	bcs.n	800974e <create_name+0x1da>
 8009746:	69ba      	ldr	r2, [r7, #24]
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	429a      	cmp	r2, r3
 800974c:	d123      	bne.n	8009796 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	2b0b      	cmp	r3, #11
 8009752:	d106      	bne.n	8009762 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009754:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009758:	f043 0303 	orr.w	r3, r3, #3
 800975c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009760:	e075      	b.n	800984e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009762:	69ba      	ldr	r2, [r7, #24]
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	429a      	cmp	r2, r3
 8009768:	d005      	beq.n	8009776 <create_name+0x202>
 800976a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800976e:	f043 0303 	orr.w	r3, r3, #3
 8009772:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8009776:	69ba      	ldr	r2, [r7, #24]
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	429a      	cmp	r2, r3
 800977c:	d866      	bhi.n	800984c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	61bb      	str	r3, [r7, #24]
 8009782:	2308      	movs	r3, #8
 8009784:	623b      	str	r3, [r7, #32]
 8009786:	230b      	movs	r3, #11
 8009788:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800978a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009794:	e051      	b.n	800983a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009796:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009798:	2b7f      	cmp	r3, #127	@ 0x7f
 800979a:	d914      	bls.n	80097c6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800979c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800979e:	2100      	movs	r1, #0
 80097a0:	4618      	mov	r0, r3
 80097a2:	f001 fbff 	bl	800afa4 <ff_convert>
 80097a6:	4603      	mov	r3, r0
 80097a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80097aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d004      	beq.n	80097ba <create_name+0x246>
 80097b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80097b2:	3b80      	subs	r3, #128	@ 0x80
 80097b4:	4a23      	ldr	r2, [pc, #140]	@ (8009844 <create_name+0x2d0>)
 80097b6:	5cd3      	ldrb	r3, [r2, r3]
 80097b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80097ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097be:	f043 0302 	orr.w	r3, r3, #2
 80097c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80097c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d007      	beq.n	80097dc <create_name+0x268>
 80097cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80097ce:	4619      	mov	r1, r3
 80097d0:	481d      	ldr	r0, [pc, #116]	@ (8009848 <create_name+0x2d4>)
 80097d2:	f7fe fc7f 	bl	80080d4 <chk_chr>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d008      	beq.n	80097ee <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80097dc:	235f      	movs	r3, #95	@ 0x5f
 80097de:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80097e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097e4:	f043 0303 	orr.w	r3, r3, #3
 80097e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80097ec:	e01b      	b.n	8009826 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80097ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80097f0:	2b40      	cmp	r3, #64	@ 0x40
 80097f2:	d909      	bls.n	8009808 <create_name+0x294>
 80097f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80097f6:	2b5a      	cmp	r3, #90	@ 0x5a
 80097f8:	d806      	bhi.n	8009808 <create_name+0x294>
					b |= 2;
 80097fa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80097fe:	f043 0302 	orr.w	r3, r3, #2
 8009802:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009806:	e00e      	b.n	8009826 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009808:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800980a:	2b60      	cmp	r3, #96	@ 0x60
 800980c:	d90b      	bls.n	8009826 <create_name+0x2b2>
 800980e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009810:	2b7a      	cmp	r3, #122	@ 0x7a
 8009812:	d808      	bhi.n	8009826 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009814:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009818:	f043 0301 	orr.w	r3, r3, #1
 800981c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009820:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009822:	3b20      	subs	r3, #32
 8009824:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009826:	6a3b      	ldr	r3, [r7, #32]
 8009828:	1c5a      	adds	r2, r3, #1
 800982a:	623a      	str	r2, [r7, #32]
 800982c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800982e:	b2d1      	uxtb	r1, r2
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	4413      	add	r3, r2
 8009834:	460a      	mov	r2, r1
 8009836:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800983a:	e763      	b.n	8009704 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800983c:	bf00      	nop
 800983e:	e006      	b.n	800984e <create_name+0x2da>
 8009840:	0800f41c 	.word	0x0800f41c
 8009844:	0800f648 	.word	0x0800f648
 8009848:	0800f428 	.word	0x0800f428
			if (si > di) break;			/* No extension */
 800984c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009854:	2be5      	cmp	r3, #229	@ 0xe5
 8009856:	d103      	bne.n	8009860 <create_name+0x2ec>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2205      	movs	r2, #5
 800985c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8009860:	69fb      	ldr	r3, [r7, #28]
 8009862:	2b08      	cmp	r3, #8
 8009864:	d104      	bne.n	8009870 <create_name+0x2fc>
 8009866:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800986a:	009b      	lsls	r3, r3, #2
 800986c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009870:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009874:	f003 030c 	and.w	r3, r3, #12
 8009878:	2b0c      	cmp	r3, #12
 800987a:	d005      	beq.n	8009888 <create_name+0x314>
 800987c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009880:	f003 0303 	and.w	r3, r3, #3
 8009884:	2b03      	cmp	r3, #3
 8009886:	d105      	bne.n	8009894 <create_name+0x320>
 8009888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800988c:	f043 0302 	orr.w	r3, r3, #2
 8009890:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009894:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009898:	f003 0302 	and.w	r3, r3, #2
 800989c:	2b00      	cmp	r3, #0
 800989e:	d117      	bne.n	80098d0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80098a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80098a4:	f003 0303 	and.w	r3, r3, #3
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d105      	bne.n	80098b8 <create_name+0x344>
 80098ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098b0:	f043 0310 	orr.w	r3, r3, #16
 80098b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80098b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80098bc:	f003 030c 	and.w	r3, r3, #12
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	d105      	bne.n	80098d0 <create_name+0x35c>
 80098c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098c8:	f043 0308 	orr.w	r3, r3, #8
 80098cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80098d6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80098da:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3728      	adds	r7, #40	@ 0x28
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80098f8:	e002      	b.n	8009900 <follow_path+0x1c>
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	3301      	adds	r3, #1
 80098fe:	603b      	str	r3, [r7, #0]
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	2b2f      	cmp	r3, #47	@ 0x2f
 8009906:	d0f8      	beq.n	80098fa <follow_path+0x16>
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	2b5c      	cmp	r3, #92	@ 0x5c
 800990e:	d0f4      	beq.n	80098fa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	2200      	movs	r2, #0
 8009914:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	2b1f      	cmp	r3, #31
 800991c:	d80a      	bhi.n	8009934 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2280      	movs	r2, #128	@ 0x80
 8009922:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009926:	2100      	movs	r1, #0
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f7ff f91c 	bl	8008b66 <dir_sdi>
 800992e:	4603      	mov	r3, r0
 8009930:	75fb      	strb	r3, [r7, #23]
 8009932:	e043      	b.n	80099bc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009934:	463b      	mov	r3, r7
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f7ff fe1b 	bl	8009574 <create_name>
 800993e:	4603      	mov	r3, r0
 8009940:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009942:	7dfb      	ldrb	r3, [r7, #23]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d134      	bne.n	80099b2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f7ff fc5a 	bl	8009202 <dir_find>
 800994e:	4603      	mov	r3, r0
 8009950:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009958:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800995a:	7dfb      	ldrb	r3, [r7, #23]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00a      	beq.n	8009976 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009960:	7dfb      	ldrb	r3, [r7, #23]
 8009962:	2b04      	cmp	r3, #4
 8009964:	d127      	bne.n	80099b6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009966:	7afb      	ldrb	r3, [r7, #11]
 8009968:	f003 0304 	and.w	r3, r3, #4
 800996c:	2b00      	cmp	r3, #0
 800996e:	d122      	bne.n	80099b6 <follow_path+0xd2>
 8009970:	2305      	movs	r3, #5
 8009972:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009974:	e01f      	b.n	80099b6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009976:	7afb      	ldrb	r3, [r7, #11]
 8009978:	f003 0304 	and.w	r3, r3, #4
 800997c:	2b00      	cmp	r3, #0
 800997e:	d11c      	bne.n	80099ba <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	799b      	ldrb	r3, [r3, #6]
 8009984:	f003 0310 	and.w	r3, r3, #16
 8009988:	2b00      	cmp	r3, #0
 800998a:	d102      	bne.n	8009992 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800998c:	2305      	movs	r3, #5
 800998e:	75fb      	strb	r3, [r7, #23]
 8009990:	e014      	b.n	80099bc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	695b      	ldr	r3, [r3, #20]
 800999c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099a0:	4413      	add	r3, r2
 80099a2:	4619      	mov	r1, r3
 80099a4:	68f8      	ldr	r0, [r7, #12]
 80099a6:	f7ff fa65 	bl	8008e74 <ld_clust>
 80099aa:	4602      	mov	r2, r0
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80099b0:	e7c0      	b.n	8009934 <follow_path+0x50>
			if (res != FR_OK) break;
 80099b2:	bf00      	nop
 80099b4:	e002      	b.n	80099bc <follow_path+0xd8>
				break;
 80099b6:	bf00      	nop
 80099b8:	e000      	b.n	80099bc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80099ba:	bf00      	nop
			}
		}
	}

	return res;
 80099bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3718      	adds	r7, #24
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80099c6:	b480      	push	{r7}
 80099c8:	b087      	sub	sp, #28
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80099ce:	f04f 33ff 	mov.w	r3, #4294967295
 80099d2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d031      	beq.n	8009a40 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	617b      	str	r3, [r7, #20]
 80099e2:	e002      	b.n	80099ea <get_ldnumber+0x24>
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	3301      	adds	r3, #1
 80099e8:	617b      	str	r3, [r7, #20]
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	781b      	ldrb	r3, [r3, #0]
 80099ee:	2b1f      	cmp	r3, #31
 80099f0:	d903      	bls.n	80099fa <get_ldnumber+0x34>
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	2b3a      	cmp	r3, #58	@ 0x3a
 80099f8:	d1f4      	bne.n	80099e4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	2b3a      	cmp	r3, #58	@ 0x3a
 8009a00:	d11c      	bne.n	8009a3c <get_ldnumber+0x76>
			tp = *path;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	1c5a      	adds	r2, r3, #1
 8009a0c:	60fa      	str	r2, [r7, #12]
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	3b30      	subs	r3, #48	@ 0x30
 8009a12:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	2b09      	cmp	r3, #9
 8009a18:	d80e      	bhi.n	8009a38 <get_ldnumber+0x72>
 8009a1a:	68fa      	ldr	r2, [r7, #12]
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d10a      	bne.n	8009a38 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d107      	bne.n	8009a38 <get_ldnumber+0x72>
					vol = (int)i;
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	3301      	adds	r3, #1
 8009a30:	617b      	str	r3, [r7, #20]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	697a      	ldr	r2, [r7, #20]
 8009a36:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	e002      	b.n	8009a42 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009a40:	693b      	ldr	r3, [r7, #16]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	371c      	adds	r7, #28
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr
	...

08009a50 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b082      	sub	sp, #8
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	70da      	strb	r2, [r3, #3]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f04f 32ff 	mov.w	r2, #4294967295
 8009a66:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009a68:	6839      	ldr	r1, [r7, #0]
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7fe fcfe 	bl	800846c <move_window>
 8009a70:	4603      	mov	r3, r0
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d001      	beq.n	8009a7a <check_fs+0x2a>
 8009a76:	2304      	movs	r3, #4
 8009a78:	e038      	b.n	8009aec <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	3334      	adds	r3, #52	@ 0x34
 8009a7e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fe fa40 	bl	8007f08 <ld_word>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d001      	beq.n	8009a98 <check_fs+0x48>
 8009a94:	2303      	movs	r3, #3
 8009a96:	e029      	b.n	8009aec <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009a9e:	2be9      	cmp	r3, #233	@ 0xe9
 8009aa0:	d009      	beq.n	8009ab6 <check_fs+0x66>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009aa8:	2beb      	cmp	r3, #235	@ 0xeb
 8009aaa:	d11e      	bne.n	8009aea <check_fs+0x9a>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009ab2:	2b90      	cmp	r3, #144	@ 0x90
 8009ab4:	d119      	bne.n	8009aea <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	3334      	adds	r3, #52	@ 0x34
 8009aba:	3336      	adds	r3, #54	@ 0x36
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7fe fa3c 	bl	8007f3a <ld_dword>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8009af4 <check_fs+0xa4>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d101      	bne.n	8009ad2 <check_fs+0x82>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	e00c      	b.n	8009aec <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	3334      	adds	r3, #52	@ 0x34
 8009ad6:	3352      	adds	r3, #82	@ 0x52
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f7fe fa2e 	bl	8007f3a <ld_dword>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	4a05      	ldr	r2, [pc, #20]	@ (8009af8 <check_fs+0xa8>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d101      	bne.n	8009aea <check_fs+0x9a>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	e000      	b.n	8009aec <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009aea:	2302      	movs	r3, #2
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3708      	adds	r7, #8
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}
 8009af4:	00544146 	.word	0x00544146
 8009af8:	33544146 	.word	0x33544146

08009afc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b096      	sub	sp, #88	@ 0x58
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	60f8      	str	r0, [r7, #12]
 8009b04:	60b9      	str	r1, [r7, #8]
 8009b06:	4613      	mov	r3, r2
 8009b08:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f7ff ff58 	bl	80099c6 <get_ldnumber>
 8009b16:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	da01      	bge.n	8009b22 <find_volume+0x26>
 8009b1e:	230b      	movs	r3, #11
 8009b20:	e22d      	b.n	8009f7e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009b22:	4aa1      	ldr	r2, [pc, #644]	@ (8009da8 <find_volume+0x2ac>)
 8009b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d101      	bne.n	8009b36 <find_volume+0x3a>
 8009b32:	230c      	movs	r3, #12
 8009b34:	e223      	b.n	8009f7e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b3a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009b3c:	79fb      	ldrb	r3, [r7, #7]
 8009b3e:	f023 0301 	bic.w	r3, r3, #1
 8009b42:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d01a      	beq.n	8009b82 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b4e:	785b      	ldrb	r3, [r3, #1]
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7fe f93b 	bl	8007dcc <disk_status>
 8009b56:	4603      	mov	r3, r0
 8009b58:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009b5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009b60:	f003 0301 	and.w	r3, r3, #1
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d10c      	bne.n	8009b82 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009b68:	79fb      	ldrb	r3, [r7, #7]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d007      	beq.n	8009b7e <find_volume+0x82>
 8009b6e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009b72:	f003 0304 	and.w	r3, r3, #4
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d001      	beq.n	8009b7e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009b7a:	230a      	movs	r3, #10
 8009b7c:	e1ff      	b.n	8009f7e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009b7e:	2300      	movs	r3, #0
 8009b80:	e1fd      	b.n	8009f7e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b84:	2200      	movs	r2, #0
 8009b86:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b8a:	b2da      	uxtb	r2, r3
 8009b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b8e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b92:	785b      	ldrb	r3, [r3, #1]
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7fe f933 	bl	8007e00 <disk_initialize>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009ba0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009ba4:	f003 0301 	and.w	r3, r3, #1
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d001      	beq.n	8009bb0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009bac:	2303      	movs	r3, #3
 8009bae:	e1e6      	b.n	8009f7e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009bb0:	79fb      	ldrb	r3, [r7, #7]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d007      	beq.n	8009bc6 <find_volume+0xca>
 8009bb6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009bba:	f003 0304 	and.w	r3, r3, #4
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d001      	beq.n	8009bc6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009bc2:	230a      	movs	r3, #10
 8009bc4:	e1db      	b.n	8009f7e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009bca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009bcc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009bce:	f7ff ff3f 	bl	8009a50 <check_fs>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009bd8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d149      	bne.n	8009c74 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009be0:	2300      	movs	r3, #0
 8009be2:	643b      	str	r3, [r7, #64]	@ 0x40
 8009be4:	e01e      	b.n	8009c24 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8009bec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bee:	011b      	lsls	r3, r3, #4
 8009bf0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8009bf4:	4413      	add	r3, r2
 8009bf6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfa:	3304      	adds	r3, #4
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d006      	beq.n	8009c10 <find_volume+0x114>
 8009c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c04:	3308      	adds	r3, #8
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7fe f997 	bl	8007f3a <ld_dword>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	e000      	b.n	8009c12 <find_volume+0x116>
 8009c10:	2200      	movs	r2, #0
 8009c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	3358      	adds	r3, #88	@ 0x58
 8009c18:	443b      	add	r3, r7
 8009c1a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c20:	3301      	adds	r3, #1
 8009c22:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	d9dd      	bls.n	8009be6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8009c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d002      	beq.n	8009c3a <find_volume+0x13e>
 8009c34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c36:	3b01      	subs	r3, #1
 8009c38:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	3358      	adds	r3, #88	@ 0x58
 8009c40:	443b      	add	r3, r7
 8009c42:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009c46:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009c48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d005      	beq.n	8009c5a <find_volume+0x15e>
 8009c4e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009c50:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009c52:	f7ff fefd 	bl	8009a50 <check_fs>
 8009c56:	4603      	mov	r3, r0
 8009c58:	e000      	b.n	8009c5c <find_volume+0x160>
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009c60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d905      	bls.n	8009c74 <find_volume+0x178>
 8009c68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c70:	2b03      	cmp	r3, #3
 8009c72:	d9e2      	bls.n	8009c3a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009c74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009c78:	2b04      	cmp	r3, #4
 8009c7a:	d101      	bne.n	8009c80 <find_volume+0x184>
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	e17e      	b.n	8009f7e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009c80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d901      	bls.n	8009c8c <find_volume+0x190>
 8009c88:	230d      	movs	r3, #13
 8009c8a:	e178      	b.n	8009f7e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c8e:	3334      	adds	r3, #52	@ 0x34
 8009c90:	330b      	adds	r3, #11
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7fe f938 	bl	8007f08 <ld_word>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c9e:	d001      	beq.n	8009ca4 <find_volume+0x1a8>
 8009ca0:	230d      	movs	r3, #13
 8009ca2:	e16c      	b.n	8009f7e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca6:	3334      	adds	r3, #52	@ 0x34
 8009ca8:	3316      	adds	r3, #22
 8009caa:	4618      	mov	r0, r3
 8009cac:	f7fe f92c 	bl	8007f08 <ld_word>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d106      	bne.n	8009cc8 <find_volume+0x1cc>
 8009cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cbc:	3334      	adds	r3, #52	@ 0x34
 8009cbe:	3324      	adds	r3, #36	@ 0x24
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7fe f93a 	bl	8007f3a <ld_dword>
 8009cc6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8009cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009ccc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd0:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cda:	789b      	ldrb	r3, [r3, #2]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d005      	beq.n	8009cec <find_volume+0x1f0>
 8009ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce2:	789b      	ldrb	r3, [r3, #2]
 8009ce4:	2b02      	cmp	r3, #2
 8009ce6:	d001      	beq.n	8009cec <find_volume+0x1f0>
 8009ce8:	230d      	movs	r3, #13
 8009cea:	e148      	b.n	8009f7e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cee:	789b      	ldrb	r3, [r3, #2]
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cf4:	fb02 f303 	mul.w	r3, r2, r3
 8009cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d00:	461a      	mov	r2, r3
 8009d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d04:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d08:	895b      	ldrh	r3, [r3, #10]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d008      	beq.n	8009d20 <find_volume+0x224>
 8009d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d10:	895b      	ldrh	r3, [r3, #10]
 8009d12:	461a      	mov	r2, r3
 8009d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d16:	895b      	ldrh	r3, [r3, #10]
 8009d18:	3b01      	subs	r3, #1
 8009d1a:	4013      	ands	r3, r2
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d001      	beq.n	8009d24 <find_volume+0x228>
 8009d20:	230d      	movs	r3, #13
 8009d22:	e12c      	b.n	8009f7e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d26:	3334      	adds	r3, #52	@ 0x34
 8009d28:	3311      	adds	r3, #17
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7fe f8ec 	bl	8007f08 <ld_word>
 8009d30:	4603      	mov	r3, r0
 8009d32:	461a      	mov	r2, r3
 8009d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d36:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d3a:	891b      	ldrh	r3, [r3, #8]
 8009d3c:	f003 030f 	and.w	r3, r3, #15
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d001      	beq.n	8009d4a <find_volume+0x24e>
 8009d46:	230d      	movs	r3, #13
 8009d48:	e119      	b.n	8009f7e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d4c:	3334      	adds	r3, #52	@ 0x34
 8009d4e:	3313      	adds	r3, #19
 8009d50:	4618      	mov	r0, r3
 8009d52:	f7fe f8d9 	bl	8007f08 <ld_word>
 8009d56:	4603      	mov	r3, r0
 8009d58:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d106      	bne.n	8009d6e <find_volume+0x272>
 8009d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d62:	3334      	adds	r3, #52	@ 0x34
 8009d64:	3320      	adds	r3, #32
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7fe f8e7 	bl	8007f3a <ld_dword>
 8009d6c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d70:	3334      	adds	r3, #52	@ 0x34
 8009d72:	330e      	adds	r3, #14
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7fe f8c7 	bl	8007f08 <ld_word>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009d7e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d101      	bne.n	8009d88 <find_volume+0x28c>
 8009d84:	230d      	movs	r3, #13
 8009d86:	e0fa      	b.n	8009f7e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009d88:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009d8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d8c:	4413      	add	r3, r2
 8009d8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d90:	8912      	ldrh	r2, [r2, #8]
 8009d92:	0912      	lsrs	r2, r2, #4
 8009d94:	b292      	uxth	r2, r2
 8009d96:	4413      	add	r3, r2
 8009d98:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009d9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d204      	bcs.n	8009dac <find_volume+0x2b0>
 8009da2:	230d      	movs	r3, #13
 8009da4:	e0eb      	b.n	8009f7e <find_volume+0x482>
 8009da6:	bf00      	nop
 8009da8:	200008dc 	.word	0x200008dc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009dac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009db4:	8952      	ldrh	r2, [r2, #10]
 8009db6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009dba:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d101      	bne.n	8009dc6 <find_volume+0x2ca>
 8009dc2:	230d      	movs	r3, #13
 8009dc4:	e0db      	b.n	8009f7e <find_volume+0x482>
		fmt = FS_FAT32;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dce:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d802      	bhi.n	8009ddc <find_volume+0x2e0>
 8009dd6:	2302      	movs	r3, #2
 8009dd8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dde:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d802      	bhi.n	8009dec <find_volume+0x2f0>
 8009de6:	2301      	movs	r3, #1
 8009de8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dee:	1c9a      	adds	r2, r3, #2
 8009df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df2:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8009df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009df8:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009dfa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009dfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dfe:	441a      	add	r2, r3
 8009e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e02:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8009e04:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e08:	441a      	add	r2, r3
 8009e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8009e0e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e12:	2b03      	cmp	r3, #3
 8009e14:	d11e      	bne.n	8009e54 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e18:	3334      	adds	r3, #52	@ 0x34
 8009e1a:	332a      	adds	r3, #42	@ 0x2a
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	f7fe f873 	bl	8007f08 <ld_word>
 8009e22:	4603      	mov	r3, r0
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d001      	beq.n	8009e2c <find_volume+0x330>
 8009e28:	230d      	movs	r3, #13
 8009e2a:	e0a8      	b.n	8009f7e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2e:	891b      	ldrh	r3, [r3, #8]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <find_volume+0x33c>
 8009e34:	230d      	movs	r3, #13
 8009e36:	e0a2      	b.n	8009f7e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e3a:	3334      	adds	r3, #52	@ 0x34
 8009e3c:	332c      	adds	r3, #44	@ 0x2c
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f7fe f87b 	bl	8007f3a <ld_dword>
 8009e44:	4602      	mov	r2, r0
 8009e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e48:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e4c:	699b      	ldr	r3, [r3, #24]
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e52:	e01f      	b.n	8009e94 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e56:	891b      	ldrh	r3, [r3, #8]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d101      	bne.n	8009e60 <find_volume+0x364>
 8009e5c:	230d      	movs	r3, #13
 8009e5e:	e08e      	b.n	8009f7e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e66:	441a      	add	r2, r3
 8009e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e6a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009e6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e70:	2b02      	cmp	r3, #2
 8009e72:	d103      	bne.n	8009e7c <find_volume+0x380>
 8009e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	005b      	lsls	r3, r3, #1
 8009e7a:	e00a      	b.n	8009e92 <find_volume+0x396>
 8009e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e7e:	699a      	ldr	r2, [r3, #24]
 8009e80:	4613      	mov	r3, r2
 8009e82:	005b      	lsls	r3, r3, #1
 8009e84:	4413      	add	r3, r2
 8009e86:	085a      	lsrs	r2, r3, #1
 8009e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e8a:	699b      	ldr	r3, [r3, #24]
 8009e8c:	f003 0301 	and.w	r3, r3, #1
 8009e90:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009e92:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e96:	69da      	ldr	r2, [r3, #28]
 8009e98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e9a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8009e9e:	0a5b      	lsrs	r3, r3, #9
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d201      	bcs.n	8009ea8 <find_volume+0x3ac>
 8009ea4:	230d      	movs	r3, #13
 8009ea6:	e06a      	b.n	8009f7e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8009eae:	615a      	str	r2, [r3, #20]
 8009eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb2:	695a      	ldr	r2, [r3, #20]
 8009eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eba:	2280      	movs	r2, #128	@ 0x80
 8009ebc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009ebe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ec2:	2b03      	cmp	r3, #3
 8009ec4:	d149      	bne.n	8009f5a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ec8:	3334      	adds	r3, #52	@ 0x34
 8009eca:	3330      	adds	r3, #48	@ 0x30
 8009ecc:	4618      	mov	r0, r3
 8009ece:	f7fe f81b 	bl	8007f08 <ld_word>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d140      	bne.n	8009f5a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009eda:	3301      	adds	r3, #1
 8009edc:	4619      	mov	r1, r3
 8009ede:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009ee0:	f7fe fac4 	bl	800846c <move_window>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d137      	bne.n	8009f5a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eec:	2200      	movs	r2, #0
 8009eee:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef2:	3334      	adds	r3, #52	@ 0x34
 8009ef4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fe f805 	bl	8007f08 <ld_word>
 8009efe:	4603      	mov	r3, r0
 8009f00:	461a      	mov	r2, r3
 8009f02:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d127      	bne.n	8009f5a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f0c:	3334      	adds	r3, #52	@ 0x34
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f7fe f813 	bl	8007f3a <ld_dword>
 8009f14:	4603      	mov	r3, r0
 8009f16:	4a1c      	ldr	r2, [pc, #112]	@ (8009f88 <find_volume+0x48c>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d11e      	bne.n	8009f5a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f1e:	3334      	adds	r3, #52	@ 0x34
 8009f20:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009f24:	4618      	mov	r0, r3
 8009f26:	f7fe f808 	bl	8007f3a <ld_dword>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	4a17      	ldr	r2, [pc, #92]	@ (8009f8c <find_volume+0x490>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d113      	bne.n	8009f5a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f34:	3334      	adds	r3, #52	@ 0x34
 8009f36:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f7fd fffd 	bl	8007f3a <ld_dword>
 8009f40:	4602      	mov	r2, r0
 8009f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f44:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f48:	3334      	adds	r3, #52	@ 0x34
 8009f4a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f7fd fff3 	bl	8007f3a <ld_dword>
 8009f54:	4602      	mov	r2, r0
 8009f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f58:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f5c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8009f60:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009f62:	4b0b      	ldr	r3, [pc, #44]	@ (8009f90 <find_volume+0x494>)
 8009f64:	881b      	ldrh	r3, [r3, #0]
 8009f66:	3301      	adds	r3, #1
 8009f68:	b29a      	uxth	r2, r3
 8009f6a:	4b09      	ldr	r3, [pc, #36]	@ (8009f90 <find_volume+0x494>)
 8009f6c:	801a      	strh	r2, [r3, #0]
 8009f6e:	4b08      	ldr	r3, [pc, #32]	@ (8009f90 <find_volume+0x494>)
 8009f70:	881a      	ldrh	r2, [r3, #0]
 8009f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f74:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009f76:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009f78:	f7fe fa10 	bl	800839c <clear_lock>
#endif
	return FR_OK;
 8009f7c:	2300      	movs	r3, #0
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3758      	adds	r7, #88	@ 0x58
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	41615252 	.word	0x41615252
 8009f8c:	61417272 	.word	0x61417272
 8009f90:	200008e0 	.word	0x200008e0

08009f94 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009f9e:	2309      	movs	r3, #9
 8009fa0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d01c      	beq.n	8009fe2 <validate+0x4e>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d018      	beq.n	8009fe2 <validate+0x4e>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d013      	beq.n	8009fe2 <validate+0x4e>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	889a      	ldrh	r2, [r3, #4]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	88db      	ldrh	r3, [r3, #6]
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d10c      	bne.n	8009fe2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	785b      	ldrb	r3, [r3, #1]
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7fd fefc 	bl	8007dcc <disk_status>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	f003 0301 	and.w	r3, r3, #1
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d101      	bne.n	8009fe2 <validate+0x4e>
			res = FR_OK;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009fe2:	7bfb      	ldrb	r3, [r7, #15]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d102      	bne.n	8009fee <validate+0x5a>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	e000      	b.n	8009ff0 <validate+0x5c>
 8009fee:	2300      	movs	r3, #0
 8009ff0:	683a      	ldr	r2, [r7, #0]
 8009ff2:	6013      	str	r3, [r2, #0]
	return res;
 8009ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3710      	adds	r7, #16
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
	...

0800a000 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b088      	sub	sp, #32
 800a004:	af00      	add	r7, sp, #0
 800a006:	60f8      	str	r0, [r7, #12]
 800a008:	60b9      	str	r1, [r7, #8]
 800a00a:	4613      	mov	r3, r2
 800a00c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a012:	f107 0310 	add.w	r3, r7, #16
 800a016:	4618      	mov	r0, r3
 800a018:	f7ff fcd5 	bl	80099c6 <get_ldnumber>
 800a01c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	2b00      	cmp	r3, #0
 800a022:	da01      	bge.n	800a028 <f_mount+0x28>
 800a024:	230b      	movs	r3, #11
 800a026:	e02b      	b.n	800a080 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a028:	4a17      	ldr	r2, [pc, #92]	@ (800a088 <f_mount+0x88>)
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a030:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a032:	69bb      	ldr	r3, [r7, #24]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d005      	beq.n	800a044 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a038:	69b8      	ldr	r0, [r7, #24]
 800a03a:	f7fe f9af 	bl	800839c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	2200      	movs	r2, #0
 800a042:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d002      	beq.n	800a050 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a050:	68fa      	ldr	r2, [r7, #12]
 800a052:	490d      	ldr	r1, [pc, #52]	@ (800a088 <f_mount+0x88>)
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d002      	beq.n	800a066 <f_mount+0x66>
 800a060:	79fb      	ldrb	r3, [r7, #7]
 800a062:	2b01      	cmp	r3, #1
 800a064:	d001      	beq.n	800a06a <f_mount+0x6a>
 800a066:	2300      	movs	r3, #0
 800a068:	e00a      	b.n	800a080 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a06a:	f107 010c 	add.w	r1, r7, #12
 800a06e:	f107 0308 	add.w	r3, r7, #8
 800a072:	2200      	movs	r2, #0
 800a074:	4618      	mov	r0, r3
 800a076:	f7ff fd41 	bl	8009afc <find_volume>
 800a07a:	4603      	mov	r3, r0
 800a07c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a07e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a080:	4618      	mov	r0, r3
 800a082:	3720      	adds	r7, #32
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	200008dc 	.word	0x200008dc

0800a08c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b09a      	sub	sp, #104	@ 0x68
 800a090:	af00      	add	r7, sp, #0
 800a092:	60f8      	str	r0, [r7, #12]
 800a094:	60b9      	str	r1, [r7, #8]
 800a096:	4613      	mov	r3, r2
 800a098:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d101      	bne.n	800a0a4 <f_open+0x18>
 800a0a0:	2309      	movs	r3, #9
 800a0a2:	e1b9      	b.n	800a418 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a0a4:	79fb      	ldrb	r3, [r7, #7]
 800a0a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a0aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a0ac:	79fa      	ldrb	r2, [r7, #7]
 800a0ae:	f107 0110 	add.w	r1, r7, #16
 800a0b2:	f107 0308 	add.w	r3, r7, #8
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f7ff fd20 	bl	8009afc <find_volume>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800a0c2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	f040 819d 	bne.w	800a406 <f_open+0x37a>
		dj.obj.fs = fs;
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800a0d0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a0d4:	f001 f82c 	bl	800b130 <ff_memalloc>
 800a0d8:	65b8      	str	r0, [r7, #88]	@ 0x58
 800a0da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d101      	bne.n	800a0e4 <f_open+0x58>
 800a0e0:	2311      	movs	r3, #17
 800a0e2:	e199      	b.n	800a418 <f_open+0x38c>
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0e8:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800a0ea:	68ba      	ldr	r2, [r7, #8]
 800a0ec:	f107 0314 	add.w	r3, r7, #20
 800a0f0:	4611      	mov	r1, r2
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7ff fbf6 	bl	80098e4 <follow_path>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a0fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a102:	2b00      	cmp	r3, #0
 800a104:	d118      	bne.n	800a138 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a106:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a10a:	b25b      	sxtb	r3, r3
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	da03      	bge.n	800a118 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800a110:	2306      	movs	r3, #6
 800a112:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a116:	e00f      	b.n	800a138 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a118:	79fb      	ldrb	r3, [r7, #7]
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	bf8c      	ite	hi
 800a11e:	2301      	movhi	r3, #1
 800a120:	2300      	movls	r3, #0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	461a      	mov	r2, r3
 800a126:	f107 0314 	add.w	r3, r7, #20
 800a12a:	4611      	mov	r1, r2
 800a12c:	4618      	mov	r0, r3
 800a12e:	f7fd ffed 	bl	800810c <chk_lock>
 800a132:	4603      	mov	r3, r0
 800a134:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a138:	79fb      	ldrb	r3, [r7, #7]
 800a13a:	f003 031c 	and.w	r3, r3, #28
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d07f      	beq.n	800a242 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800a142:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a146:	2b00      	cmp	r3, #0
 800a148:	d017      	beq.n	800a17a <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a14a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a14e:	2b04      	cmp	r3, #4
 800a150:	d10e      	bne.n	800a170 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a152:	f7fe f837 	bl	80081c4 <enq_lock>
 800a156:	4603      	mov	r3, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d006      	beq.n	800a16a <f_open+0xde>
 800a15c:	f107 0314 	add.w	r3, r7, #20
 800a160:	4618      	mov	r0, r3
 800a162:	f7ff f90f 	bl	8009384 <dir_register>
 800a166:	4603      	mov	r3, r0
 800a168:	e000      	b.n	800a16c <f_open+0xe0>
 800a16a:	2312      	movs	r3, #18
 800a16c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a170:	79fb      	ldrb	r3, [r7, #7]
 800a172:	f043 0308 	orr.w	r3, r3, #8
 800a176:	71fb      	strb	r3, [r7, #7]
 800a178:	e010      	b.n	800a19c <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a17a:	7ebb      	ldrb	r3, [r7, #26]
 800a17c:	f003 0311 	and.w	r3, r3, #17
 800a180:	2b00      	cmp	r3, #0
 800a182:	d003      	beq.n	800a18c <f_open+0x100>
					res = FR_DENIED;
 800a184:	2307      	movs	r3, #7
 800a186:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a18a:	e007      	b.n	800a19c <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a18c:	79fb      	ldrb	r3, [r7, #7]
 800a18e:	f003 0304 	and.w	r3, r3, #4
 800a192:	2b00      	cmp	r3, #0
 800a194:	d002      	beq.n	800a19c <f_open+0x110>
 800a196:	2308      	movs	r3, #8
 800a198:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a19c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d168      	bne.n	800a276 <f_open+0x1ea>
 800a1a4:	79fb      	ldrb	r3, [r7, #7]
 800a1a6:	f003 0308 	and.w	r3, r3, #8
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d063      	beq.n	800a276 <f_open+0x1ea>
				dw = GET_FATTIME();
 800a1ae:	f7fd fe04 	bl	8007dba <get_fattime>
 800a1b2:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1b6:	330e      	adds	r3, #14
 800a1b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7fd fefb 	bl	8007fb6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a1c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1c2:	3316      	adds	r3, #22
 800a1c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f7fd fef5 	bl	8007fb6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a1cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ce:	330b      	adds	r3, #11
 800a1d0:	2220      	movs	r2, #32
 800a1d2:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a1d8:	4611      	mov	r1, r2
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fe fe4a 	bl	8008e74 <ld_clust>
 800a1e0:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f7fe fe62 	bl	8008eb2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1f0:	331c      	adds	r3, #28
 800a1f2:	2100      	movs	r1, #0
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7fd fede 	bl	8007fb6 <st_dword>
					fs->wflag = 1;
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a200:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a202:	2b00      	cmp	r3, #0
 800a204:	d037      	beq.n	800a276 <f_open+0x1ea>
						dw = fs->winsect;
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a20a:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800a20c:	f107 0314 	add.w	r3, r7, #20
 800a210:	2200      	movs	r2, #0
 800a212:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a214:	4618      	mov	r0, r3
 800a216:	f7fe fb75 	bl	8008904 <remove_chain>
 800a21a:	4603      	mov	r3, r0
 800a21c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800a220:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a224:	2b00      	cmp	r3, #0
 800a226:	d126      	bne.n	800a276 <f_open+0x1ea>
							res = move_window(fs, dw);
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a22c:	4618      	mov	r0, r3
 800a22e:	f7fe f91d 	bl	800846c <move_window>
 800a232:	4603      	mov	r3, r0
 800a234:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a23c:	3a01      	subs	r2, #1
 800a23e:	611a      	str	r2, [r3, #16]
 800a240:	e019      	b.n	800a276 <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a242:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a246:	2b00      	cmp	r3, #0
 800a248:	d115      	bne.n	800a276 <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a24a:	7ebb      	ldrb	r3, [r7, #26]
 800a24c:	f003 0310 	and.w	r3, r3, #16
 800a250:	2b00      	cmp	r3, #0
 800a252:	d003      	beq.n	800a25c <f_open+0x1d0>
					res = FR_NO_FILE;
 800a254:	2304      	movs	r3, #4
 800a256:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a25a:	e00c      	b.n	800a276 <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a25c:	79fb      	ldrb	r3, [r7, #7]
 800a25e:	f003 0302 	and.w	r3, r3, #2
 800a262:	2b00      	cmp	r3, #0
 800a264:	d007      	beq.n	800a276 <f_open+0x1ea>
 800a266:	7ebb      	ldrb	r3, [r7, #26]
 800a268:	f003 0301 	and.w	r3, r3, #1
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d002      	beq.n	800a276 <f_open+0x1ea>
						res = FR_DENIED;
 800a270:	2307      	movs	r3, #7
 800a272:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a276:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d126      	bne.n	800a2cc <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a27e:	79fb      	ldrb	r3, [r7, #7]
 800a280:	f003 0308 	and.w	r3, r3, #8
 800a284:	2b00      	cmp	r3, #0
 800a286:	d003      	beq.n	800a290 <f_open+0x204>
				mode |= FA_MODIFIED;
 800a288:	79fb      	ldrb	r3, [r7, #7]
 800a28a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a28e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800a298:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a29e:	79fb      	ldrb	r3, [r7, #7]
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	bf8c      	ite	hi
 800a2a4:	2301      	movhi	r3, #1
 800a2a6:	2300      	movls	r3, #0
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	f107 0314 	add.w	r3, r7, #20
 800a2b0:	4611      	mov	r1, r2
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f7fd ffa8 	bl	8008208 <inc_lock>
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d102      	bne.n	800a2cc <f_open+0x240>
 800a2c6:	2302      	movs	r3, #2
 800a2c8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a2cc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	f040 8095 	bne.w	800a400 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2da:	4611      	mov	r1, r2
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f7fe fdc9 	bl	8008e74 <ld_clust>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a2e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ea:	331c      	adds	r3, #28
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f7fd fe24 	bl	8007f3a <ld_dword>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	88da      	ldrh	r2, [r3, #6]
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	79fa      	ldrb	r2, [r7, #7]
 800a310:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2200      	movs	r2, #0
 800a316:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2200      	movs	r2, #0
 800a31c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	2200      	movs	r2, #0
 800a322:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	3330      	adds	r3, #48	@ 0x30
 800a328:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a32c:	2100      	movs	r1, #0
 800a32e:	4618      	mov	r0, r3
 800a330:	f7fd fe8e 	bl	8008050 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a334:	79fb      	ldrb	r3, [r7, #7]
 800a336:	f003 0320 	and.w	r3, r3, #32
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d060      	beq.n	800a400 <f_open+0x374>
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d05c      	beq.n	800a400 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	68da      	ldr	r2, [r3, #12]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	895b      	ldrh	r3, [r3, #10]
 800a352:	025b      	lsls	r3, r3, #9
 800a354:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a362:	e016      	b.n	800a392 <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a368:	4618      	mov	r0, r3
 800a36a:	f7fe f93a 	bl	80085e2 <get_fat>
 800a36e:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a370:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a372:	2b01      	cmp	r3, #1
 800a374:	d802      	bhi.n	800a37c <f_open+0x2f0>
 800a376:	2302      	movs	r3, #2
 800a378:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a37c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a37e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a382:	d102      	bne.n	800a38a <f_open+0x2fe>
 800a384:	2301      	movs	r3, #1
 800a386:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a38a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a38c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a392:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a396:	2b00      	cmp	r3, #0
 800a398:	d103      	bne.n	800a3a2 <f_open+0x316>
 800a39a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a39c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d8e0      	bhi.n	800a364 <f_open+0x2d8>
				}
				fp->clust = clst;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a3a6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a3a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d127      	bne.n	800a400 <f_open+0x374>
 800a3b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d022      	beq.n	800a400 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f7fe f8f0 	bl	80085a4 <clust2sect>
 800a3c4:	64b8      	str	r0, [r7, #72]	@ 0x48
 800a3c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d103      	bne.n	800a3d4 <f_open+0x348>
						res = FR_INT_ERR;
 800a3cc:	2302      	movs	r3, #2
 800a3ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a3d2:	e015      	b.n	800a400 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a3d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3d6:	0a5a      	lsrs	r2, r3, #9
 800a3d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3da:	441a      	add	r2, r3
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	7858      	ldrb	r0, [r3, #1]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6a1a      	ldr	r2, [r3, #32]
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	f7fd fd2c 	bl	8007e4c <disk_read>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d002      	beq.n	800a400 <f_open+0x374>
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800a400:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a402:	f000 fea1 	bl	800b148 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a406:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <f_open+0x388>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	2200      	movs	r2, #0
 800a412:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a414:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3768      	adds	r7, #104	@ 0x68
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b08e      	sub	sp, #56	@ 0x38
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
 800a42c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	2200      	movs	r2, #0
 800a436:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f107 0214 	add.w	r2, r7, #20
 800a43e:	4611      	mov	r1, r2
 800a440:	4618      	mov	r0, r3
 800a442:	f7ff fda7 	bl	8009f94 <validate>
 800a446:	4603      	mov	r3, r0
 800a448:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a44c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a450:	2b00      	cmp	r3, #0
 800a452:	d107      	bne.n	800a464 <f_read+0x44>
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	7d5b      	ldrb	r3, [r3, #21]
 800a458:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800a45c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a460:	2b00      	cmp	r3, #0
 800a462:	d002      	beq.n	800a46a <f_read+0x4a>
 800a464:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a468:	e115      	b.n	800a696 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	7d1b      	ldrb	r3, [r3, #20]
 800a46e:	f003 0301 	and.w	r3, r3, #1
 800a472:	2b00      	cmp	r3, #0
 800a474:	d101      	bne.n	800a47a <f_read+0x5a>
 800a476:	2307      	movs	r3, #7
 800a478:	e10d      	b.n	800a696 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	68da      	ldr	r2, [r3, #12]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	699b      	ldr	r3, [r3, #24]
 800a482:	1ad3      	subs	r3, r2, r3
 800a484:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	6a3b      	ldr	r3, [r7, #32]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	f240 80fe 	bls.w	800a68c <f_read+0x26c>
 800a490:	6a3b      	ldr	r3, [r7, #32]
 800a492:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a494:	e0fa      	b.n	800a68c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	699b      	ldr	r3, [r3, #24]
 800a49a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	f040 80c6 	bne.w	800a630 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	699b      	ldr	r3, [r3, #24]
 800a4a8:	0a5b      	lsrs	r3, r3, #9
 800a4aa:	697a      	ldr	r2, [r7, #20]
 800a4ac:	8952      	ldrh	r2, [r2, #10]
 800a4ae:	3a01      	subs	r2, #1
 800a4b0:	4013      	ands	r3, r2
 800a4b2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800a4b4:	69fb      	ldr	r3, [r7, #28]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d12f      	bne.n	800a51a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	699b      	ldr	r3, [r3, #24]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d103      	bne.n	800a4ca <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4c8:	e013      	b.n	800a4f2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d007      	beq.n	800a4e2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	699b      	ldr	r3, [r3, #24]
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	68f8      	ldr	r0, [r7, #12]
 800a4da:	f7fe fb10 	bl	8008afe <clmt_clust>
 800a4de:	6338      	str	r0, [r7, #48]	@ 0x30
 800a4e0:	e007      	b.n	800a4f2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a4e2:	68fa      	ldr	r2, [r7, #12]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	69db      	ldr	r3, [r3, #28]
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	4610      	mov	r0, r2
 800a4ec:	f7fe f879 	bl	80085e2 <get_fat>
 800a4f0:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d804      	bhi.n	800a502 <f_read+0xe2>
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	2202      	movs	r2, #2
 800a4fc:	755a      	strb	r2, [r3, #21]
 800a4fe:	2302      	movs	r3, #2
 800a500:	e0c9      	b.n	800a696 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a504:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a508:	d104      	bne.n	800a514 <f_read+0xf4>
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2201      	movs	r2, #1
 800a50e:	755a      	strb	r2, [r3, #21]
 800a510:	2301      	movs	r3, #1
 800a512:	e0c0      	b.n	800a696 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a518:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	69db      	ldr	r3, [r3, #28]
 800a520:	4619      	mov	r1, r3
 800a522:	4610      	mov	r0, r2
 800a524:	f7fe f83e 	bl	80085a4 <clust2sect>
 800a528:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d104      	bne.n	800a53a <f_read+0x11a>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2202      	movs	r2, #2
 800a534:	755a      	strb	r2, [r3, #21]
 800a536:	2302      	movs	r3, #2
 800a538:	e0ad      	b.n	800a696 <f_read+0x276>
			sect += csect;
 800a53a:	69ba      	ldr	r2, [r7, #24]
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	4413      	add	r3, r2
 800a540:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	0a5b      	lsrs	r3, r3, #9
 800a546:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d039      	beq.n	800a5c2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a54e:	69fa      	ldr	r2, [r7, #28]
 800a550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a552:	4413      	add	r3, r2
 800a554:	697a      	ldr	r2, [r7, #20]
 800a556:	8952      	ldrh	r2, [r2, #10]
 800a558:	4293      	cmp	r3, r2
 800a55a:	d905      	bls.n	800a568 <f_read+0x148>
					cc = fs->csize - csect;
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	895b      	ldrh	r3, [r3, #10]
 800a560:	461a      	mov	r2, r3
 800a562:	69fb      	ldr	r3, [r7, #28]
 800a564:	1ad3      	subs	r3, r2, r3
 800a566:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	7858      	ldrb	r0, [r3, #1]
 800a56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56e:	69ba      	ldr	r2, [r7, #24]
 800a570:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a572:	f7fd fc6b 	bl	8007e4c <disk_read>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d004      	beq.n	800a586 <f_read+0x166>
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2201      	movs	r2, #1
 800a580:	755a      	strb	r2, [r3, #21]
 800a582:	2301      	movs	r3, #1
 800a584:	e087      	b.n	800a696 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	7d1b      	ldrb	r3, [r3, #20]
 800a58a:	b25b      	sxtb	r3, r3
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	da14      	bge.n	800a5ba <f_read+0x19a>
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	6a1a      	ldr	r2, [r3, #32]
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	1ad3      	subs	r3, r2, r3
 800a598:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d90d      	bls.n	800a5ba <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	6a1a      	ldr	r2, [r3, #32]
 800a5a2:	69bb      	ldr	r3, [r7, #24]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	025b      	lsls	r3, r3, #9
 800a5a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5aa:	18d0      	adds	r0, r2, r3
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	3330      	adds	r3, #48	@ 0x30
 800a5b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	f7fd fd2a 	bl	800800e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5bc:	025b      	lsls	r3, r3, #9
 800a5be:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800a5c0:	e050      	b.n	800a664 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	6a1b      	ldr	r3, [r3, #32]
 800a5c6:	69ba      	ldr	r2, [r7, #24]
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d02e      	beq.n	800a62a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	7d1b      	ldrb	r3, [r3, #20]
 800a5d0:	b25b      	sxtb	r3, r3
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	da18      	bge.n	800a608 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	7858      	ldrb	r0, [r3, #1]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	6a1a      	ldr	r2, [r3, #32]
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	f7fd fc51 	bl	8007e8c <disk_write>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d004      	beq.n	800a5fa <f_read+0x1da>
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	755a      	strb	r2, [r3, #21]
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e04d      	b.n	800a696 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	7d1b      	ldrb	r3, [r3, #20]
 800a5fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a602:	b2da      	uxtb	r2, r3
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	7858      	ldrb	r0, [r3, #1]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a612:	2301      	movs	r3, #1
 800a614:	69ba      	ldr	r2, [r7, #24]
 800a616:	f7fd fc19 	bl	8007e4c <disk_read>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d004      	beq.n	800a62a <f_read+0x20a>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	2201      	movs	r2, #1
 800a624:	755a      	strb	r2, [r3, #21]
 800a626:	2301      	movs	r3, #1
 800a628:	e035      	b.n	800a696 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	69ba      	ldr	r2, [r7, #24]
 800a62e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	699b      	ldr	r3, [r3, #24]
 800a634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a638:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800a63c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a63e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	429a      	cmp	r2, r3
 800a644:	d901      	bls.n	800a64a <f_read+0x22a>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	699b      	ldr	r3, [r3, #24]
 800a654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a658:	4413      	add	r3, r2
 800a65a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a65c:	4619      	mov	r1, r3
 800a65e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a660:	f7fd fcd5 	bl	800800e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a668:	4413      	add	r3, r2
 800a66a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	699a      	ldr	r2, [r3, #24]
 800a670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a672:	441a      	add	r2, r3
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	619a      	str	r2, [r3, #24]
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a67e:	441a      	add	r2, r3
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	601a      	str	r2, [r3, #0]
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a688:	1ad3      	subs	r3, r2, r3
 800a68a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f47f af01 	bne.w	800a496 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3738      	adds	r7, #56	@ 0x38
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b08c      	sub	sp, #48	@ 0x30
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	60f8      	str	r0, [r7, #12]
 800a6a6:	60b9      	str	r1, [r7, #8]
 800a6a8:	607a      	str	r2, [r7, #4]
 800a6aa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f107 0210 	add.w	r2, r7, #16
 800a6bc:	4611      	mov	r1, r2
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f7ff fc68 	bl	8009f94 <validate>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a6ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d107      	bne.n	800a6e2 <f_write+0x44>
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	7d5b      	ldrb	r3, [r3, #21]
 800a6d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a6da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d002      	beq.n	800a6e8 <f_write+0x4a>
 800a6e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a6e6:	e14b      	b.n	800a980 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	7d1b      	ldrb	r3, [r3, #20]
 800a6ec:	f003 0302 	and.w	r3, r3, #2
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d101      	bne.n	800a6f8 <f_write+0x5a>
 800a6f4:	2307      	movs	r3, #7
 800a6f6:	e143      	b.n	800a980 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	699a      	ldr	r2, [r3, #24]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	441a      	add	r2, r3
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	699b      	ldr	r3, [r3, #24]
 800a704:	429a      	cmp	r2, r3
 800a706:	f080 812d 	bcs.w	800a964 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	699b      	ldr	r3, [r3, #24]
 800a70e:	43db      	mvns	r3, r3
 800a710:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a712:	e127      	b.n	800a964 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	699b      	ldr	r3, [r3, #24]
 800a718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f040 80e3 	bne.w	800a8e8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	699b      	ldr	r3, [r3, #24]
 800a726:	0a5b      	lsrs	r3, r3, #9
 800a728:	693a      	ldr	r2, [r7, #16]
 800a72a:	8952      	ldrh	r2, [r2, #10]
 800a72c:	3a01      	subs	r2, #1
 800a72e:	4013      	ands	r3, r2
 800a730:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d143      	bne.n	800a7c0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	699b      	ldr	r3, [r3, #24]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d10c      	bne.n	800a75a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	689b      	ldr	r3, [r3, #8]
 800a744:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d11a      	bne.n	800a782 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2100      	movs	r1, #0
 800a750:	4618      	mov	r0, r3
 800a752:	f7fe f93c 	bl	80089ce <create_chain>
 800a756:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a758:	e013      	b.n	800a782 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d007      	beq.n	800a772 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	699b      	ldr	r3, [r3, #24]
 800a766:	4619      	mov	r1, r3
 800a768:	68f8      	ldr	r0, [r7, #12]
 800a76a:	f7fe f9c8 	bl	8008afe <clmt_clust>
 800a76e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a770:	e007      	b.n	800a782 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	69db      	ldr	r3, [r3, #28]
 800a778:	4619      	mov	r1, r3
 800a77a:	4610      	mov	r0, r2
 800a77c:	f7fe f927 	bl	80089ce <create_chain>
 800a780:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a784:	2b00      	cmp	r3, #0
 800a786:	f000 80f2 	beq.w	800a96e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78c:	2b01      	cmp	r3, #1
 800a78e:	d104      	bne.n	800a79a <f_write+0xfc>
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2202      	movs	r2, #2
 800a794:	755a      	strb	r2, [r3, #21]
 800a796:	2302      	movs	r3, #2
 800a798:	e0f2      	b.n	800a980 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a79c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a0:	d104      	bne.n	800a7ac <f_write+0x10e>
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	755a      	strb	r2, [r3, #21]
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	e0e9      	b.n	800a980 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7b0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d102      	bne.n	800a7c0 <f_write+0x122>
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7be:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	7d1b      	ldrb	r3, [r3, #20]
 800a7c4:	b25b      	sxtb	r3, r3
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	da18      	bge.n	800a7fc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	7858      	ldrb	r0, [r3, #1]
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	6a1a      	ldr	r2, [r3, #32]
 800a7d8:	2301      	movs	r3, #1
 800a7da:	f7fd fb57 	bl	8007e8c <disk_write>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d004      	beq.n	800a7ee <f_write+0x150>
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	755a      	strb	r2, [r3, #21]
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e0c8      	b.n	800a980 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	7d1b      	ldrb	r3, [r3, #20]
 800a7f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7f6:	b2da      	uxtb	r2, r3
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	69db      	ldr	r3, [r3, #28]
 800a802:	4619      	mov	r1, r3
 800a804:	4610      	mov	r0, r2
 800a806:	f7fd fecd 	bl	80085a4 <clust2sect>
 800a80a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d104      	bne.n	800a81c <f_write+0x17e>
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2202      	movs	r2, #2
 800a816:	755a      	strb	r2, [r3, #21]
 800a818:	2302      	movs	r3, #2
 800a81a:	e0b1      	b.n	800a980 <f_write+0x2e2>
			sect += csect;
 800a81c:	697a      	ldr	r2, [r7, #20]
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	4413      	add	r3, r2
 800a822:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	0a5b      	lsrs	r3, r3, #9
 800a828:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a82a:	6a3b      	ldr	r3, [r7, #32]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d03c      	beq.n	800a8aa <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a830:	69ba      	ldr	r2, [r7, #24]
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	4413      	add	r3, r2
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	8952      	ldrh	r2, [r2, #10]
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d905      	bls.n	800a84a <f_write+0x1ac>
					cc = fs->csize - csect;
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	895b      	ldrh	r3, [r3, #10]
 800a842:	461a      	mov	r2, r3
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	1ad3      	subs	r3, r2, r3
 800a848:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	7858      	ldrb	r0, [r3, #1]
 800a84e:	6a3b      	ldr	r3, [r7, #32]
 800a850:	697a      	ldr	r2, [r7, #20]
 800a852:	69f9      	ldr	r1, [r7, #28]
 800a854:	f7fd fb1a 	bl	8007e8c <disk_write>
 800a858:	4603      	mov	r3, r0
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d004      	beq.n	800a868 <f_write+0x1ca>
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2201      	movs	r2, #1
 800a862:	755a      	strb	r2, [r3, #21]
 800a864:	2301      	movs	r3, #1
 800a866:	e08b      	b.n	800a980 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	6a1a      	ldr	r2, [r3, #32]
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	1ad3      	subs	r3, r2, r3
 800a870:	6a3a      	ldr	r2, [r7, #32]
 800a872:	429a      	cmp	r2, r3
 800a874:	d915      	bls.n	800a8a2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	6a1a      	ldr	r2, [r3, #32]
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	1ad3      	subs	r3, r2, r3
 800a884:	025b      	lsls	r3, r3, #9
 800a886:	69fa      	ldr	r2, [r7, #28]
 800a888:	4413      	add	r3, r2
 800a88a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a88e:	4619      	mov	r1, r3
 800a890:	f7fd fbbd 	bl	800800e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	7d1b      	ldrb	r3, [r3, #20]
 800a898:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a89c:	b2da      	uxtb	r2, r3
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a8a2:	6a3b      	ldr	r3, [r7, #32]
 800a8a4:	025b      	lsls	r3, r3, #9
 800a8a6:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800a8a8:	e03f      	b.n	800a92a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	6a1b      	ldr	r3, [r3, #32]
 800a8ae:	697a      	ldr	r2, [r7, #20]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d016      	beq.n	800a8e2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	699a      	ldr	r2, [r3, #24]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d210      	bcs.n	800a8e2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	7858      	ldrb	r0, [r3, #1]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	697a      	ldr	r2, [r7, #20]
 800a8ce:	f7fd fabd 	bl	8007e4c <disk_read>
 800a8d2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d004      	beq.n	800a8e2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2201      	movs	r2, #1
 800a8dc:	755a      	strb	r2, [r3, #21]
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e04e      	b.n	800a980 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	697a      	ldr	r2, [r7, #20]
 800a8e6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8f0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800a8f4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a8f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d901      	bls.n	800a902 <f_write+0x264>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a910:	4413      	add	r3, r2
 800a912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a914:	69f9      	ldr	r1, [r7, #28]
 800a916:	4618      	mov	r0, r3
 800a918:	f7fd fb79 	bl	800800e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	7d1b      	ldrb	r3, [r3, #20]
 800a920:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a924:	b2da      	uxtb	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a92a:	69fa      	ldr	r2, [r7, #28]
 800a92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92e:	4413      	add	r3, r2
 800a930:	61fb      	str	r3, [r7, #28]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	699a      	ldr	r2, [r3, #24]
 800a936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a938:	441a      	add	r2, r3
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	619a      	str	r2, [r3, #24]
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	68da      	ldr	r2, [r3, #12]
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	699b      	ldr	r3, [r3, #24]
 800a946:	429a      	cmp	r2, r3
 800a948:	bf38      	it	cc
 800a94a:	461a      	movcc	r2, r3
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	60da      	str	r2, [r3, #12]
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a956:	441a      	add	r2, r3
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	601a      	str	r2, [r3, #0]
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	f47f aed4 	bne.w	800a714 <f_write+0x76>
 800a96c:	e000      	b.n	800a970 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a96e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	7d1b      	ldrb	r3, [r3, #20]
 800a974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a978:	b2da      	uxtb	r2, r3
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a97e:	2300      	movs	r3, #0
}
 800a980:	4618      	mov	r0, r3
 800a982:	3730      	adds	r7, #48	@ 0x30
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b086      	sub	sp, #24
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f107 0208 	add.w	r2, r7, #8
 800a996:	4611      	mov	r1, r2
 800a998:	4618      	mov	r0, r3
 800a99a:	f7ff fafb 	bl	8009f94 <validate>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a9a2:	7dfb      	ldrb	r3, [r7, #23]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d168      	bne.n	800aa7a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	7d1b      	ldrb	r3, [r3, #20]
 800a9ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d062      	beq.n	800aa7a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	7d1b      	ldrb	r3, [r3, #20]
 800a9b8:	b25b      	sxtb	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	da15      	bge.n	800a9ea <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	7858      	ldrb	r0, [r3, #1]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6a1a      	ldr	r2, [r3, #32]
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	f7fd fa5d 	bl	8007e8c <disk_write>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d001      	beq.n	800a9dc <f_sync+0x54>
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e04f      	b.n	800aa7c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	7d1b      	ldrb	r3, [r3, #20]
 800a9e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9e4:	b2da      	uxtb	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a9ea:	f7fd f9e6 	bl	8007dba <get_fattime>
 800a9ee:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a9f0:	68ba      	ldr	r2, [r7, #8]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	4610      	mov	r0, r2
 800a9fa:	f7fd fd37 	bl	800846c <move_window>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800aa02:	7dfb      	ldrb	r3, [r7, #23]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d138      	bne.n	800aa7a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa0c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	330b      	adds	r3, #11
 800aa12:	781a      	ldrb	r2, [r3, #0]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	330b      	adds	r3, #11
 800aa18:	f042 0220 	orr.w	r2, r2, #32
 800aa1c:	b2d2      	uxtb	r2, r2
 800aa1e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6818      	ldr	r0, [r3, #0]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	689b      	ldr	r3, [r3, #8]
 800aa28:	461a      	mov	r2, r3
 800aa2a:	68f9      	ldr	r1, [r7, #12]
 800aa2c:	f7fe fa41 	bl	8008eb2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f103 021c 	add.w	r2, r3, #28
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	68db      	ldr	r3, [r3, #12]
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	4610      	mov	r0, r2
 800aa3e:	f7fd faba 	bl	8007fb6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	3316      	adds	r3, #22
 800aa46:	6939      	ldr	r1, [r7, #16]
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f7fd fab4 	bl	8007fb6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	3312      	adds	r3, #18
 800aa52:	2100      	movs	r1, #0
 800aa54:	4618      	mov	r0, r3
 800aa56:	f7fd fa93 	bl	8007f80 <st_word>
					fs->wflag = 1;
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7fd fd30 	bl	80084c8 <sync_fs>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	7d1b      	ldrb	r3, [r3, #20]
 800aa70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa74:	b2da      	uxtb	r2, r3
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800aa7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f7ff ff7b 	bl	800a988 <f_sync>
 800aa92:	4603      	mov	r3, r0
 800aa94:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800aa96:	7bfb      	ldrb	r3, [r7, #15]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d118      	bne.n	800aace <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f107 0208 	add.w	r2, r7, #8
 800aaa2:	4611      	mov	r1, r2
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f7ff fa75 	bl	8009f94 <validate>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aaae:	7bfb      	ldrb	r3, [r7, #15]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d10c      	bne.n	800aace <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	691b      	ldr	r3, [r3, #16]
 800aab8:	4618      	mov	r0, r3
 800aaba:	f7fd fc33 	bl	8008324 <dec_lock>
 800aabe:	4603      	mov	r3, r0
 800aac0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800aac2:	7bfb      	ldrb	r3, [r7, #15]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d102      	bne.n	800aace <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800aace:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3710      	adds	r7, #16
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b090      	sub	sp, #64	@ 0x40
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f107 0208 	add.w	r2, r7, #8
 800aae8:	4611      	mov	r1, r2
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7ff fa52 	bl	8009f94 <validate>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800aaf6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d103      	bne.n	800ab06 <f_lseek+0x2e>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	7d5b      	ldrb	r3, [r3, #21]
 800ab02:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ab06:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d002      	beq.n	800ab14 <f_lseek+0x3c>
 800ab0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ab12:	e1e6      	b.n	800aee2 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	f000 80d1 	beq.w	800acc0 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab24:	d15a      	bne.n	800abdc <f_lseek+0x104>
			tbl = fp->cltbl;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab2a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ab2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2e:	1d1a      	adds	r2, r3, #4
 800ab30:	627a      	str	r2, [r7, #36]	@ 0x24
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	617b      	str	r3, [r7, #20]
 800ab36:	2302      	movs	r3, #2
 800ab38:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	689b      	ldr	r3, [r3, #8]
 800ab3e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800ab40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d03a      	beq.n	800abbc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ab46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab48:	613b      	str	r3, [r7, #16]
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab50:	3302      	adds	r3, #2
 800ab52:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800ab54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab56:	60fb      	str	r3, [r7, #12]
 800ab58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ab62:	4618      	mov	r0, r3
 800ab64:	f7fd fd3d 	bl	80085e2 <get_fat>
 800ab68:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ab6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d804      	bhi.n	800ab7a <f_lseek+0xa2>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2202      	movs	r2, #2
 800ab74:	755a      	strb	r2, [r3, #21]
 800ab76:	2302      	movs	r3, #2
 800ab78:	e1b3      	b.n	800aee2 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ab7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab80:	d104      	bne.n	800ab8c <f_lseek+0xb4>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2201      	movs	r2, #1
 800ab86:	755a      	strb	r2, [r3, #21]
 800ab88:	2301      	movs	r3, #1
 800ab8a:	e1aa      	b.n	800aee2 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d0de      	beq.n	800ab54 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ab96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d809      	bhi.n	800abb2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800ab9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba0:	1d1a      	adds	r2, r3, #4
 800aba2:	627a      	str	r2, [r7, #36]	@ 0x24
 800aba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aba6:	601a      	str	r2, [r3, #0]
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	1d1a      	adds	r2, r3, #4
 800abac:	627a      	str	r2, [r7, #36]	@ 0x24
 800abae:	693a      	ldr	r2, [r7, #16]
 800abb0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	699b      	ldr	r3, [r3, #24]
 800abb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abb8:	429a      	cmp	r2, r3
 800abba:	d3c4      	bcc.n	800ab46 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abc2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800abc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	429a      	cmp	r2, r3
 800abca:	d803      	bhi.n	800abd4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800abcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abce:	2200      	movs	r2, #0
 800abd0:	601a      	str	r2, [r3, #0]
 800abd2:	e184      	b.n	800aede <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800abd4:	2311      	movs	r3, #17
 800abd6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800abda:	e180      	b.n	800aede <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	68db      	ldr	r3, [r3, #12]
 800abe0:	683a      	ldr	r2, [r7, #0]
 800abe2:	429a      	cmp	r2, r3
 800abe4:	d902      	bls.n	800abec <f_lseek+0x114>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	f000 8172 	beq.w	800aede <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	3b01      	subs	r3, #1
 800abfe:	4619      	mov	r1, r3
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f7fd ff7c 	bl	8008afe <clmt_clust>
 800ac06:	4602      	mov	r2, r0
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ac0c:	68ba      	ldr	r2, [r7, #8]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	69db      	ldr	r3, [r3, #28]
 800ac12:	4619      	mov	r1, r3
 800ac14:	4610      	mov	r0, r2
 800ac16:	f7fd fcc5 	bl	80085a4 <clust2sect>
 800ac1a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ac1c:	69bb      	ldr	r3, [r7, #24]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d104      	bne.n	800ac2c <f_lseek+0x154>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2202      	movs	r2, #2
 800ac26:	755a      	strb	r2, [r3, #21]
 800ac28:	2302      	movs	r3, #2
 800ac2a:	e15a      	b.n	800aee2 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	0a5b      	lsrs	r3, r3, #9
 800ac32:	68ba      	ldr	r2, [r7, #8]
 800ac34:	8952      	ldrh	r2, [r2, #10]
 800ac36:	3a01      	subs	r2, #1
 800ac38:	4013      	ands	r3, r2
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	699b      	ldr	r3, [r3, #24]
 800ac44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 8148 	beq.w	800aede <f_lseek+0x406>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6a1b      	ldr	r3, [r3, #32]
 800ac52:	69ba      	ldr	r2, [r7, #24]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	f000 8142 	beq.w	800aede <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	7d1b      	ldrb	r3, [r3, #20]
 800ac5e:	b25b      	sxtb	r3, r3
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	da18      	bge.n	800ac96 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	7858      	ldrb	r0, [r3, #1]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a1a      	ldr	r2, [r3, #32]
 800ac72:	2301      	movs	r3, #1
 800ac74:	f7fd f90a 	bl	8007e8c <disk_write>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d004      	beq.n	800ac88 <f_lseek+0x1b0>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2201      	movs	r2, #1
 800ac82:	755a      	strb	r2, [r3, #21]
 800ac84:	2301      	movs	r3, #1
 800ac86:	e12c      	b.n	800aee2 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	7d1b      	ldrb	r3, [r3, #20]
 800ac8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	7858      	ldrb	r0, [r3, #1]
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aca0:	2301      	movs	r3, #1
 800aca2:	69ba      	ldr	r2, [r7, #24]
 800aca4:	f7fd f8d2 	bl	8007e4c <disk_read>
 800aca8:	4603      	mov	r3, r0
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d004      	beq.n	800acb8 <f_lseek+0x1e0>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2201      	movs	r2, #1
 800acb2:	755a      	strb	r2, [r3, #21]
 800acb4:	2301      	movs	r3, #1
 800acb6:	e114      	b.n	800aee2 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	69ba      	ldr	r2, [r7, #24]
 800acbc:	621a      	str	r2, [r3, #32]
 800acbe:	e10e      	b.n	800aede <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	683a      	ldr	r2, [r7, #0]
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d908      	bls.n	800acdc <f_lseek+0x204>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	7d1b      	ldrb	r3, [r3, #20]
 800acce:	f003 0302 	and.w	r3, r3, #2
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d102      	bne.n	800acdc <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	68db      	ldr	r3, [r3, #12]
 800acda:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	699b      	ldr	r3, [r3, #24]
 800ace0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ace2:	2300      	movs	r3, #0
 800ace4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acea:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f000 80a7 	beq.w	800ae42 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	895b      	ldrh	r3, [r3, #10]
 800acf8:	025b      	lsls	r3, r3, #9
 800acfa:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800acfc:	6a3b      	ldr	r3, [r7, #32]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d01b      	beq.n	800ad3a <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	1e5a      	subs	r2, r3, #1
 800ad06:	69fb      	ldr	r3, [r7, #28]
 800ad08:	fbb2 f2f3 	udiv	r2, r2, r3
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	1e59      	subs	r1, r3, #1
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d30f      	bcc.n	800ad3a <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ad1a:	6a3b      	ldr	r3, [r7, #32]
 800ad1c:	1e5a      	subs	r2, r3, #1
 800ad1e:	69fb      	ldr	r3, [r7, #28]
 800ad20:	425b      	negs	r3, r3
 800ad22:	401a      	ands	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	699b      	ldr	r3, [r3, #24]
 800ad2c:	683a      	ldr	r2, [r7, #0]
 800ad2e:	1ad3      	subs	r3, r2, r3
 800ad30:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	69db      	ldr	r3, [r3, #28]
 800ad36:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad38:	e022      	b.n	800ad80 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ad40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d119      	bne.n	800ad7a <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2100      	movs	r1, #0
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7fd fe3f 	bl	80089ce <create_chain>
 800ad50:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ad52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d104      	bne.n	800ad62 <f_lseek+0x28a>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2202      	movs	r2, #2
 800ad5c:	755a      	strb	r2, [r3, #21]
 800ad5e:	2302      	movs	r3, #2
 800ad60:	e0bf      	b.n	800aee2 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad68:	d104      	bne.n	800ad74 <f_lseek+0x29c>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2201      	movs	r2, #1
 800ad6e:	755a      	strb	r2, [r3, #21]
 800ad70:	2301      	movs	r3, #1
 800ad72:	e0b6      	b.n	800aee2 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ad78:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ad7e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ad80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d05d      	beq.n	800ae42 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ad86:	e03a      	b.n	800adfe <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ad88:	683a      	ldr	r2, [r7, #0]
 800ad8a:	69fb      	ldr	r3, [r7, #28]
 800ad8c:	1ad3      	subs	r3, r2, r3
 800ad8e:	603b      	str	r3, [r7, #0]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	699a      	ldr	r2, [r3, #24]
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	441a      	add	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	7d1b      	ldrb	r3, [r3, #20]
 800ada0:	f003 0302 	and.w	r3, r3, #2
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d00b      	beq.n	800adc0 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800adac:	4618      	mov	r0, r3
 800adae:	f7fd fe0e 	bl	80089ce <create_chain>
 800adb2:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800adb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d108      	bne.n	800adcc <f_lseek+0x2f4>
							ofs = 0; break;
 800adba:	2300      	movs	r3, #0
 800adbc:	603b      	str	r3, [r7, #0]
 800adbe:	e022      	b.n	800ae06 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800adc4:	4618      	mov	r0, r3
 800adc6:	f7fd fc0c 	bl	80085e2 <get_fat>
 800adca:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800adcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800add2:	d104      	bne.n	800adde <f_lseek+0x306>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2201      	movs	r2, #1
 800add8:	755a      	strb	r2, [r3, #21]
 800adda:	2301      	movs	r3, #1
 800addc:	e081      	b.n	800aee2 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800adde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d904      	bls.n	800adee <f_lseek+0x316>
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	699b      	ldr	r3, [r3, #24]
 800ade8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800adea:	429a      	cmp	r2, r3
 800adec:	d304      	bcc.n	800adf8 <f_lseek+0x320>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2202      	movs	r2, #2
 800adf2:	755a      	strb	r2, [r3, #21]
 800adf4:	2302      	movs	r3, #2
 800adf6:	e074      	b.n	800aee2 <f_lseek+0x40a>
					fp->clust = clst;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800adfc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800adfe:	683a      	ldr	r2, [r7, #0]
 800ae00:	69fb      	ldr	r3, [r7, #28]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d8c0      	bhi.n	800ad88 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	699a      	ldr	r2, [r3, #24]
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	441a      	add	r2, r3
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d012      	beq.n	800ae42 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ae20:	4618      	mov	r0, r3
 800ae22:	f7fd fbbf 	bl	80085a4 <clust2sect>
 800ae26:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ae28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d104      	bne.n	800ae38 <f_lseek+0x360>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2202      	movs	r2, #2
 800ae32:	755a      	strb	r2, [r3, #21]
 800ae34:	2302      	movs	r3, #2
 800ae36:	e054      	b.n	800aee2 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	0a5b      	lsrs	r3, r3, #9
 800ae3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae3e:	4413      	add	r3, r2
 800ae40:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	699a      	ldr	r2, [r3, #24]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	68db      	ldr	r3, [r3, #12]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d90a      	bls.n	800ae64 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	699a      	ldr	r2, [r3, #24]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	7d1b      	ldrb	r3, [r3, #20]
 800ae5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae5e:	b2da      	uxtb	r2, r3
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	699b      	ldr	r3, [r3, #24]
 800ae68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d036      	beq.n	800aede <f_lseek+0x406>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6a1b      	ldr	r3, [r3, #32]
 800ae74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d031      	beq.n	800aede <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	7d1b      	ldrb	r3, [r3, #20]
 800ae7e:	b25b      	sxtb	r3, r3
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	da18      	bge.n	800aeb6 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	7858      	ldrb	r0, [r3, #1]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6a1a      	ldr	r2, [r3, #32]
 800ae92:	2301      	movs	r3, #1
 800ae94:	f7fc fffa 	bl	8007e8c <disk_write>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d004      	beq.n	800aea8 <f_lseek+0x3d0>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2201      	movs	r2, #1
 800aea2:	755a      	strb	r2, [r3, #21]
 800aea4:	2301      	movs	r3, #1
 800aea6:	e01c      	b.n	800aee2 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	7d1b      	ldrb	r3, [r3, #20]
 800aeac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aeb0:	b2da      	uxtb	r2, r3
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	7858      	ldrb	r0, [r3, #1]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aec0:	2301      	movs	r3, #1
 800aec2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aec4:	f7fc ffc2 	bl	8007e4c <disk_read>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d004      	beq.n	800aed8 <f_lseek+0x400>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2201      	movs	r2, #1
 800aed2:	755a      	strb	r2, [r3, #21]
 800aed4:	2301      	movs	r3, #1
 800aed6:	e004      	b.n	800aee2 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aedc:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800aede:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3740      	adds	r7, #64	@ 0x40
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}
	...

0800aeec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b087      	sub	sp, #28
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	60f8      	str	r0, [r7, #12]
 800aef4:	60b9      	str	r1, [r7, #8]
 800aef6:	4613      	mov	r3, r2
 800aef8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800aefa:	2301      	movs	r3, #1
 800aefc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800aefe:	2300      	movs	r3, #0
 800af00:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800af02:	4b1f      	ldr	r3, [pc, #124]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af04:	7a5b      	ldrb	r3, [r3, #9]
 800af06:	b2db      	uxtb	r3, r3
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d131      	bne.n	800af70 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800af0c:	4b1c      	ldr	r3, [pc, #112]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af0e:	7a5b      	ldrb	r3, [r3, #9]
 800af10:	b2db      	uxtb	r3, r3
 800af12:	461a      	mov	r2, r3
 800af14:	4b1a      	ldr	r3, [pc, #104]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af16:	2100      	movs	r1, #0
 800af18:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800af1a:	4b19      	ldr	r3, [pc, #100]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af1c:	7a5b      	ldrb	r3, [r3, #9]
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	4a17      	ldr	r2, [pc, #92]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4413      	add	r3, r2
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800af2a:	4b15      	ldr	r3, [pc, #84]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af2c:	7a5b      	ldrb	r3, [r3, #9]
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	461a      	mov	r2, r3
 800af32:	4b13      	ldr	r3, [pc, #76]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af34:	4413      	add	r3, r2
 800af36:	79fa      	ldrb	r2, [r7, #7]
 800af38:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800af3a:	4b11      	ldr	r3, [pc, #68]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af3c:	7a5b      	ldrb	r3, [r3, #9]
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	1c5a      	adds	r2, r3, #1
 800af42:	b2d1      	uxtb	r1, r2
 800af44:	4a0e      	ldr	r2, [pc, #56]	@ (800af80 <FATFS_LinkDriverEx+0x94>)
 800af46:	7251      	strb	r1, [r2, #9]
 800af48:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800af4a:	7dbb      	ldrb	r3, [r7, #22]
 800af4c:	3330      	adds	r3, #48	@ 0x30
 800af4e:	b2da      	uxtb	r2, r3
 800af50:	68bb      	ldr	r3, [r7, #8]
 800af52:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	3301      	adds	r3, #1
 800af58:	223a      	movs	r2, #58	@ 0x3a
 800af5a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	3302      	adds	r3, #2
 800af60:	222f      	movs	r2, #47	@ 0x2f
 800af62:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	3303      	adds	r3, #3
 800af68:	2200      	movs	r2, #0
 800af6a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800af6c:	2300      	movs	r3, #0
 800af6e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800af70:	7dfb      	ldrb	r3, [r7, #23]
}
 800af72:	4618      	mov	r0, r3
 800af74:	371c      	adds	r7, #28
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop
 800af80:	20000904 	.word	0x20000904

0800af84 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b082      	sub	sp, #8
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800af8e:	2200      	movs	r2, #0
 800af90:	6839      	ldr	r1, [r7, #0]
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7ff ffaa 	bl	800aeec <FATFS_LinkDriverEx>
 800af98:	4603      	mov	r3, r0
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3708      	adds	r7, #8
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
	...

0800afa4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b085      	sub	sp, #20
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	4603      	mov	r3, r0
 800afac:	6039      	str	r1, [r7, #0]
 800afae:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800afb0:	88fb      	ldrh	r3, [r7, #6]
 800afb2:	2b7f      	cmp	r3, #127	@ 0x7f
 800afb4:	d802      	bhi.n	800afbc <ff_convert+0x18>
		c = chr;
 800afb6:	88fb      	ldrh	r3, [r7, #6]
 800afb8:	81fb      	strh	r3, [r7, #14]
 800afba:	e025      	b.n	800b008 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d00b      	beq.n	800afda <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800afc2:	88fb      	ldrh	r3, [r7, #6]
 800afc4:	2bff      	cmp	r3, #255	@ 0xff
 800afc6:	d805      	bhi.n	800afd4 <ff_convert+0x30>
 800afc8:	88fb      	ldrh	r3, [r7, #6]
 800afca:	3b80      	subs	r3, #128	@ 0x80
 800afcc:	4a12      	ldr	r2, [pc, #72]	@ (800b018 <ff_convert+0x74>)
 800afce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afd2:	e000      	b.n	800afd6 <ff_convert+0x32>
 800afd4:	2300      	movs	r3, #0
 800afd6:	81fb      	strh	r3, [r7, #14]
 800afd8:	e016      	b.n	800b008 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800afda:	2300      	movs	r3, #0
 800afdc:	81fb      	strh	r3, [r7, #14]
 800afde:	e009      	b.n	800aff4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800afe0:	89fb      	ldrh	r3, [r7, #14]
 800afe2:	4a0d      	ldr	r2, [pc, #52]	@ (800b018 <ff_convert+0x74>)
 800afe4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afe8:	88fa      	ldrh	r2, [r7, #6]
 800afea:	429a      	cmp	r2, r3
 800afec:	d006      	beq.n	800affc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800afee:	89fb      	ldrh	r3, [r7, #14]
 800aff0:	3301      	adds	r3, #1
 800aff2:	81fb      	strh	r3, [r7, #14]
 800aff4:	89fb      	ldrh	r3, [r7, #14]
 800aff6:	2b7f      	cmp	r3, #127	@ 0x7f
 800aff8:	d9f2      	bls.n	800afe0 <ff_convert+0x3c>
 800affa:	e000      	b.n	800affe <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800affc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800affe:	89fb      	ldrh	r3, [r7, #14]
 800b000:	3380      	adds	r3, #128	@ 0x80
 800b002:	b29b      	uxth	r3, r3
 800b004:	b2db      	uxtb	r3, r3
 800b006:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b008:	89fb      	ldrh	r3, [r7, #14]
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3714      	adds	r7, #20
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr
 800b016:	bf00      	nop
 800b018:	0800f6d8 	.word	0x0800f6d8

0800b01c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b087      	sub	sp, #28
 800b020:	af00      	add	r7, sp, #0
 800b022:	4603      	mov	r3, r0
 800b024:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b026:	88fb      	ldrh	r3, [r7, #6]
 800b028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b02c:	d201      	bcs.n	800b032 <ff_wtoupper+0x16>
 800b02e:	4b3e      	ldr	r3, [pc, #248]	@ (800b128 <ff_wtoupper+0x10c>)
 800b030:	e000      	b.n	800b034 <ff_wtoupper+0x18>
 800b032:	4b3e      	ldr	r3, [pc, #248]	@ (800b12c <ff_wtoupper+0x110>)
 800b034:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	1c9a      	adds	r2, r3, #2
 800b03a:	617a      	str	r2, [r7, #20]
 800b03c:	881b      	ldrh	r3, [r3, #0]
 800b03e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b040:	8a7b      	ldrh	r3, [r7, #18]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d068      	beq.n	800b118 <ff_wtoupper+0xfc>
 800b046:	88fa      	ldrh	r2, [r7, #6]
 800b048:	8a7b      	ldrh	r3, [r7, #18]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d364      	bcc.n	800b118 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	1c9a      	adds	r2, r3, #2
 800b052:	617a      	str	r2, [r7, #20]
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	823b      	strh	r3, [r7, #16]
 800b058:	8a3b      	ldrh	r3, [r7, #16]
 800b05a:	0a1b      	lsrs	r3, r3, #8
 800b05c:	81fb      	strh	r3, [r7, #14]
 800b05e:	8a3b      	ldrh	r3, [r7, #16]
 800b060:	b2db      	uxtb	r3, r3
 800b062:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b064:	88fa      	ldrh	r2, [r7, #6]
 800b066:	8a79      	ldrh	r1, [r7, #18]
 800b068:	8a3b      	ldrh	r3, [r7, #16]
 800b06a:	440b      	add	r3, r1
 800b06c:	429a      	cmp	r2, r3
 800b06e:	da49      	bge.n	800b104 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b070:	89fb      	ldrh	r3, [r7, #14]
 800b072:	2b08      	cmp	r3, #8
 800b074:	d84f      	bhi.n	800b116 <ff_wtoupper+0xfa>
 800b076:	a201      	add	r2, pc, #4	@ (adr r2, 800b07c <ff_wtoupper+0x60>)
 800b078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b07c:	0800b0a1 	.word	0x0800b0a1
 800b080:	0800b0b3 	.word	0x0800b0b3
 800b084:	0800b0c9 	.word	0x0800b0c9
 800b088:	0800b0d1 	.word	0x0800b0d1
 800b08c:	0800b0d9 	.word	0x0800b0d9
 800b090:	0800b0e1 	.word	0x0800b0e1
 800b094:	0800b0e9 	.word	0x0800b0e9
 800b098:	0800b0f1 	.word	0x0800b0f1
 800b09c:	0800b0f9 	.word	0x0800b0f9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b0a0:	88fa      	ldrh	r2, [r7, #6]
 800b0a2:	8a7b      	ldrh	r3, [r7, #18]
 800b0a4:	1ad3      	subs	r3, r2, r3
 800b0a6:	005b      	lsls	r3, r3, #1
 800b0a8:	697a      	ldr	r2, [r7, #20]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	881b      	ldrh	r3, [r3, #0]
 800b0ae:	80fb      	strh	r3, [r7, #6]
 800b0b0:	e027      	b.n	800b102 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b0b2:	88fa      	ldrh	r2, [r7, #6]
 800b0b4:	8a7b      	ldrh	r3, [r7, #18]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	f003 0301 	and.w	r3, r3, #1
 800b0be:	b29b      	uxth	r3, r3
 800b0c0:	88fa      	ldrh	r2, [r7, #6]
 800b0c2:	1ad3      	subs	r3, r2, r3
 800b0c4:	80fb      	strh	r3, [r7, #6]
 800b0c6:	e01c      	b.n	800b102 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b0c8:	88fb      	ldrh	r3, [r7, #6]
 800b0ca:	3b10      	subs	r3, #16
 800b0cc:	80fb      	strh	r3, [r7, #6]
 800b0ce:	e018      	b.n	800b102 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b0d0:	88fb      	ldrh	r3, [r7, #6]
 800b0d2:	3b20      	subs	r3, #32
 800b0d4:	80fb      	strh	r3, [r7, #6]
 800b0d6:	e014      	b.n	800b102 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b0d8:	88fb      	ldrh	r3, [r7, #6]
 800b0da:	3b30      	subs	r3, #48	@ 0x30
 800b0dc:	80fb      	strh	r3, [r7, #6]
 800b0de:	e010      	b.n	800b102 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b0e0:	88fb      	ldrh	r3, [r7, #6]
 800b0e2:	3b1a      	subs	r3, #26
 800b0e4:	80fb      	strh	r3, [r7, #6]
 800b0e6:	e00c      	b.n	800b102 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b0e8:	88fb      	ldrh	r3, [r7, #6]
 800b0ea:	3308      	adds	r3, #8
 800b0ec:	80fb      	strh	r3, [r7, #6]
 800b0ee:	e008      	b.n	800b102 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b0f0:	88fb      	ldrh	r3, [r7, #6]
 800b0f2:	3b50      	subs	r3, #80	@ 0x50
 800b0f4:	80fb      	strh	r3, [r7, #6]
 800b0f6:	e004      	b.n	800b102 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b0f8:	88fb      	ldrh	r3, [r7, #6]
 800b0fa:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b0fe:	80fb      	strh	r3, [r7, #6]
 800b100:	bf00      	nop
			}
			break;
 800b102:	e008      	b.n	800b116 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b104:	89fb      	ldrh	r3, [r7, #14]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d195      	bne.n	800b036 <ff_wtoupper+0x1a>
 800b10a:	8a3b      	ldrh	r3, [r7, #16]
 800b10c:	005b      	lsls	r3, r3, #1
 800b10e:	697a      	ldr	r2, [r7, #20]
 800b110:	4413      	add	r3, r2
 800b112:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b114:	e78f      	b.n	800b036 <ff_wtoupper+0x1a>
			break;
 800b116:	bf00      	nop
	}

	return chr;
 800b118:	88fb      	ldrh	r3, [r7, #6]
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	371c      	adds	r7, #28
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
 800b126:	bf00      	nop
 800b128:	0800f7d8 	.word	0x0800f7d8
 800b12c:	0800f9cc 	.word	0x0800f9cc

0800b130 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f001 fba1 	bl	800c880 <malloc>
 800b13e:	4603      	mov	r3, r0
}
 800b140:	4618      	mov	r0, r3
 800b142:	3708      	adds	r7, #8
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f001 fb9d 	bl	800c890 <free>
}
 800b156:	bf00      	nop
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
	...

0800b160 <getDelayScale>:
int runListLength = 0;
int currentRunId = 0;
#define MAX_RUN_LIST 16
struct Run RunList[MAX_RUN_LIST];
uint64_t getDelayScale()
{
 800b160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b164:	b08a      	sub	sp, #40	@ 0x28
 800b166:	af00      	add	r7, sp, #0
	// 80 MHz core -> derive how many TIM2 updates make 1ms
	uint64_t psc = (uint64_t)TIM2->PSC + 1U;
 800b168:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b16c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b16e:	2200      	movs	r2, #0
 800b170:	613b      	str	r3, [r7, #16]
 800b172:	617a      	str	r2, [r7, #20]
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	3301      	adds	r3, #1
 800b178:	60bb      	str	r3, [r7, #8]
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	f143 0300 	adc.w	r3, r3, #0
 800b180:	60fb      	str	r3, [r7, #12]
 800b182:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b186:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t arr = (uint64_t)TIM2->ARR + 1U;
 800b18a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b18e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b190:	2200      	movs	r2, #0
 800b192:	4618      	mov	r0, r3
 800b194:	4611      	mov	r1, r2
 800b196:	1c43      	adds	r3, r0, #1
 800b198:	603b      	str	r3, [r7, #0]
 800b19a:	f141 0300 	adc.w	r3, r1, #0
 800b19e:	607b      	str	r3, [r7, #4]
 800b1a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return 80000000UL / (1000UL * psc * arr);
 800b1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1aa:	69ba      	ldr	r2, [r7, #24]
 800b1ac:	fb03 f202 	mul.w	r2, r3, r2
 800b1b0:	69fb      	ldr	r3, [r7, #28]
 800b1b2:	6a39      	ldr	r1, [r7, #32]
 800b1b4:	fb01 f303 	mul.w	r3, r1, r3
 800b1b8:	4413      	add	r3, r2
 800b1ba:	6a39      	ldr	r1, [r7, #32]
 800b1bc:	69ba      	ldr	r2, [r7, #24]
 800b1be:	fba1 4502 	umull	r4, r5, r1, r2
 800b1c2:	442b      	add	r3, r5
 800b1c4:	461d      	mov	r5, r3
 800b1c6:	4622      	mov	r2, r4
 800b1c8:	462b      	mov	r3, r5
 800b1ca:	f04f 0000 	mov.w	r0, #0
 800b1ce:	f04f 0100 	mov.w	r1, #0
 800b1d2:	0159      	lsls	r1, r3, #5
 800b1d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b1d8:	0150      	lsls	r0, r2, #5
 800b1da:	4602      	mov	r2, r0
 800b1dc:	460b      	mov	r3, r1
 800b1de:	ebb2 0804 	subs.w	r8, r2, r4
 800b1e2:	eb63 0905 	sbc.w	r9, r3, r5
 800b1e6:	f04f 0200 	mov.w	r2, #0
 800b1ea:	f04f 0300 	mov.w	r3, #0
 800b1ee:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800b1f2:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800b1f6:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800b1fa:	4690      	mov	r8, r2
 800b1fc:	4699      	mov	r9, r3
 800b1fe:	eb18 0a04 	adds.w	sl, r8, r4
 800b202:	eb49 0b05 	adc.w	fp, r9, r5
 800b206:	f04f 0200 	mov.w	r2, #0
 800b20a:	f04f 0300 	mov.w	r3, #0
 800b20e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b212:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b216:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b21a:	4692      	mov	sl, r2
 800b21c:	469b      	mov	fp, r3
 800b21e:	4652      	mov	r2, sl
 800b220:	465b      	mov	r3, fp
 800b222:	a107      	add	r1, pc, #28	@ (adr r1, 800b240 <getDelayScale+0xe0>)
 800b224:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b228:	f7f5 fd0e 	bl	8000c48 <__aeabi_uldivmod>
 800b22c:	4602      	mov	r2, r0
 800b22e:	460b      	mov	r3, r1
}
 800b230:	4610      	mov	r0, r2
 800b232:	4619      	mov	r1, r3
 800b234:	3728      	adds	r7, #40	@ 0x28
 800b236:	46bd      	mov	sp, r7
 800b238:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b23c:	f3af 8000 	nop.w
 800b240:	04c4b400 	.word	0x04c4b400
 800b244:	00000000 	.word	0x00000000

0800b248 <timeoutCallback>:
bool timeoutCallback()
{
 800b248:	b480      	push	{r7}
 800b24a:	af00      	add	r7, sp, #0
	return true;
 800b24c:	2301      	movs	r3, #1
}
 800b24e:	4618      	mov	r0, r3
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <Delay_TIM_2_Callback>:
uint32_t time = 0;
void Delay_TIM_2_Callback()
{
 800b258:	b5b0      	push	{r4, r5, r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
	if (++time < getDelayScale())
 800b25e:	4b29      	ldr	r3, [pc, #164]	@ (800b304 <Delay_TIM_2_Callback+0xac>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	3301      	adds	r3, #1
 800b264:	4a27      	ldr	r2, [pc, #156]	@ (800b304 <Delay_TIM_2_Callback+0xac>)
 800b266:	6013      	str	r3, [r2, #0]
 800b268:	4b26      	ldr	r3, [pc, #152]	@ (800b304 <Delay_TIM_2_Callback+0xac>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2200      	movs	r2, #0
 800b26e:	461c      	mov	r4, r3
 800b270:	4615      	mov	r5, r2
 800b272:	f7ff ff75 	bl	800b160 <getDelayScale>
 800b276:	4602      	mov	r2, r0
 800b278:	460b      	mov	r3, r1
 800b27a:	4294      	cmp	r4, r2
 800b27c:	eb75 0303 	sbcs.w	r3, r5, r3
 800b280:	d33c      	bcc.n	800b2fc <Delay_TIM_2_Callback+0xa4>
		return;
	// LCD_WriteData('a');
	time = 0;
 800b282:	4b20      	ldr	r3, [pc, #128]	@ (800b304 <Delay_TIM_2_Callback+0xac>)
 800b284:	2200      	movs	r2, #0
 800b286:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < runListLength;)
 800b288:	2300      	movs	r3, #0
 800b28a:	607b      	str	r3, [r7, #4]
 800b28c:	e030      	b.n	800b2f0 <Delay_TIM_2_Callback+0x98>
	{
		struct Run *run = &RunList[i];
 800b28e:	687a      	ldr	r2, [r7, #4]
 800b290:	4613      	mov	r3, r2
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	4413      	add	r3, r2
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	4a1b      	ldr	r2, [pc, #108]	@ (800b308 <Delay_TIM_2_Callback+0xb0>)
 800b29a:	4413      	add	r3, r2
 800b29c:	603b      	str	r3, [r7, #0]
		if (--run->_delayLeft <= 0)
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	689b      	ldr	r3, [r3, #8]
 800b2a2:	1e5a      	subs	r2, r3, #1
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	609a      	str	r2, [r3, #8]
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	dc1c      	bgt.n	800b2ea <Delay_TIM_2_Callback+0x92>
		{
			run->_delayLeft = run->delay;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	609a      	str	r2, [r3, #8]
			if (run->callback != NULL)
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	68db      	ldr	r3, [r3, #12]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d002      	beq.n	800b2c8 <Delay_TIM_2_Callback+0x70>
				run->callback();
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	4798      	blx	r3
			if (run->UntilCheckCallback != NULL && run->UntilCheckCallback())
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	691b      	ldr	r3, [r3, #16]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d00c      	beq.n	800b2ea <Delay_TIM_2_Callback+0x92>
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	691b      	ldr	r3, [r3, #16]
 800b2d4:	4798      	blx	r3
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d006      	beq.n	800b2ea <Delay_TIM_2_Callback+0x92>
			{
				removeRunFromList(run->id, i);
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	6879      	ldr	r1, [r7, #4]
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f000 f852 	bl	800b38c <removeRunFromList>
				continue;
 800b2e8:	e002      	b.n	800b2f0 <Delay_TIM_2_Callback+0x98>
			}
		}
		++i;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	3301      	adds	r3, #1
 800b2ee:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < runListLength;)
 800b2f0:	4b06      	ldr	r3, [pc, #24]	@ (800b30c <Delay_TIM_2_Callback+0xb4>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	429a      	cmp	r2, r3
 800b2f8:	dbc9      	blt.n	800b28e <Delay_TIM_2_Callback+0x36>
 800b2fa:	e000      	b.n	800b2fe <Delay_TIM_2_Callback+0xa6>
		return;
 800b2fc:	bf00      	nop
	}
}
 800b2fe:	3708      	adds	r7, #8
 800b300:	46bd      	mov	sp, r7
 800b302:	bdb0      	pop	{r4, r5, r7, pc}
 800b304:	20000a58 	.word	0x20000a58
 800b308:	20000918 	.word	0x20000918
 800b30c:	20000910 	.word	0x20000910

0800b310 <runInterval>:
int runInterval(OnTimeCallback callback, uint32_t delay)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, NULL);
 800b31a:	2200      	movs	r2, #0
 800b31c:	6839      	ldr	r1, [r7, #0]
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 f898 	bl	800b454 <queueRun>
 800b324:	4603      	mov	r3, r0
}
 800b326:	4618      	mov	r0, r3
 800b328:	3708      	adds	r7, #8
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
	...

0800b330 <runTimeout>:
int runTimeout(OnTimeCallback callback, uint32_t delay)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b082      	sub	sp, #8
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, timeoutCallback);
 800b33a:	4a05      	ldr	r2, [pc, #20]	@ (800b350 <runTimeout+0x20>)
 800b33c:	6839      	ldr	r1, [r7, #0]
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 f888 	bl	800b454 <queueRun>
 800b344:	4603      	mov	r3, r0
}
 800b346:	4618      	mov	r0, r3
 800b348:	3708      	adds	r7, #8
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	0800b249 	.word	0x0800b249

0800b354 <getNullRun>:
int runIntervalUntil(UntilCheckCallback UntilCheckCallback, OnTimeCallback callback, uint32_t delay)
{
	return queueRun(callback, delay, UntilCheckCallback);
}
struct Run getNullRun()
{
 800b354:	b4b0      	push	{r4, r5, r7}
 800b356:	b089      	sub	sp, #36	@ 0x24
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
	struct Run run;
	run.callback = NULL;
 800b35c:	2300      	movs	r3, #0
 800b35e:	61bb      	str	r3, [r7, #24]
	run.UntilCheckCallback = NULL;
 800b360:	2300      	movs	r3, #0
 800b362:	61fb      	str	r3, [r7, #28]
	run.delay = 0;
 800b364:	2300      	movs	r3, #0
 800b366:	613b      	str	r3, [r7, #16]
	run._delayLeft = 0;
 800b368:	2300      	movs	r3, #0
 800b36a:	617b      	str	r3, [r7, #20]
	run.id = -1;
 800b36c:	f04f 33ff 	mov.w	r3, #4294967295
 800b370:	60fb      	str	r3, [r7, #12]
	return run;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	461d      	mov	r5, r3
 800b376:	f107 040c 	add.w	r4, r7, #12
 800b37a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b37c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b37e:	6823      	ldr	r3, [r4, #0]
 800b380:	602b      	str	r3, [r5, #0]
}
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	3724      	adds	r7, #36	@ 0x24
 800b386:	46bd      	mov	sp, r7
 800b388:	bcb0      	pop	{r4, r5, r7}
 800b38a:	4770      	bx	lr

0800b38c <removeRunFromList>:
		return false;
	removeRunFromList(runId, index);
	return true;
}
void removeRunFromList(int runIdFound, int index)
{
 800b38c:	b5b0      	push	{r4, r5, r7, lr}
 800b38e:	b08a      	sub	sp, #40	@ 0x28
 800b390:	af00      	add	r7, sp, #0
 800b392:	61f8      	str	r0, [r7, #28]
 800b394:	61b9      	str	r1, [r7, #24]
	if (runIdFound == -1)
 800b396:	69fb      	ldr	r3, [r7, #28]
 800b398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b39c:	d04e      	beq.n	800b43c <removeRunFromList+0xb0>
		return;
	if (index < 0 || index >= runListLength)
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	db4d      	blt.n	800b440 <removeRunFromList+0xb4>
 800b3a4:	4b29      	ldr	r3, [pc, #164]	@ (800b44c <removeRunFromList+0xc0>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	69ba      	ldr	r2, [r7, #24]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	da48      	bge.n	800b440 <removeRunFromList+0xb4>
		return;
	if (RunList[index].id != runIdFound)
 800b3ae:	4928      	ldr	r1, [pc, #160]	@ (800b450 <removeRunFromList+0xc4>)
 800b3b0:	69ba      	ldr	r2, [r7, #24]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	009b      	lsls	r3, r3, #2
 800b3b6:	4413      	add	r3, r2
 800b3b8:	009b      	lsls	r3, r3, #2
 800b3ba:	440b      	add	r3, r1
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	69fa      	ldr	r2, [r7, #28]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d13f      	bne.n	800b444 <removeRunFromList+0xb8>
  __ASM volatile ("cpsid i" : : : "memory");
 800b3c4:	b672      	cpsid	i
}
 800b3c6:	bf00      	nop
		return;
	__disable_irq();
	for (int i = index + 1; i < runListLength; i++)
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	3301      	adds	r3, #1
 800b3cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3ce:	e017      	b.n	800b400 <removeRunFromList+0x74>
	{
		RunList[i - 1] = RunList[i];
 800b3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d2:	1e5a      	subs	r2, r3, #1
 800b3d4:	491e      	ldr	r1, [pc, #120]	@ (800b450 <removeRunFromList+0xc4>)
 800b3d6:	4613      	mov	r3, r2
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	4413      	add	r3, r2
 800b3dc:	009b      	lsls	r3, r3, #2
 800b3de:	18c8      	adds	r0, r1, r3
 800b3e0:	491b      	ldr	r1, [pc, #108]	@ (800b450 <removeRunFromList+0xc4>)
 800b3e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3e4:	4613      	mov	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4413      	add	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	440b      	add	r3, r1
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	461d      	mov	r5, r3
 800b3f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3f6:	682b      	ldr	r3, [r5, #0]
 800b3f8:	6023      	str	r3, [r4, #0]
	for (int i = index + 1; i < runListLength; i++)
 800b3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800b400:	4b12      	ldr	r3, [pc, #72]	@ (800b44c <removeRunFromList+0xc0>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b406:	429a      	cmp	r2, r3
 800b408:	dbe2      	blt.n	800b3d0 <removeRunFromList+0x44>
	}
	runListLength--;
 800b40a:	4b10      	ldr	r3, [pc, #64]	@ (800b44c <removeRunFromList+0xc0>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	3b01      	subs	r3, #1
 800b410:	4a0e      	ldr	r2, [pc, #56]	@ (800b44c <removeRunFromList+0xc0>)
 800b412:	6013      	str	r3, [r2, #0]
	RunList[runListLength] = getNullRun();
 800b414:	4b0d      	ldr	r3, [pc, #52]	@ (800b44c <removeRunFromList+0xc0>)
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	490d      	ldr	r1, [pc, #52]	@ (800b450 <removeRunFromList+0xc4>)
 800b41a:	4613      	mov	r3, r2
 800b41c:	009b      	lsls	r3, r3, #2
 800b41e:	4413      	add	r3, r2
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	18cc      	adds	r4, r1, r3
 800b424:	463b      	mov	r3, r7
 800b426:	4618      	mov	r0, r3
 800b428:	f7ff ff94 	bl	800b354 <getNullRun>
 800b42c:	4625      	mov	r5, r4
 800b42e:	463c      	mov	r4, r7
 800b430:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b432:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b434:	6823      	ldr	r3, [r4, #0]
 800b436:	602b      	str	r3, [r5, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800b438:	b662      	cpsie	i
}
 800b43a:	e004      	b.n	800b446 <removeRunFromList+0xba>
		return;
 800b43c:	bf00      	nop
 800b43e:	e002      	b.n	800b446 <removeRunFromList+0xba>
		return;
 800b440:	bf00      	nop
 800b442:	e000      	b.n	800b446 <removeRunFromList+0xba>
		return;
 800b444:	bf00      	nop
	__enable_irq();
}
 800b446:	3728      	adds	r7, #40	@ 0x28
 800b448:	46bd      	mov	sp, r7
 800b44a:	bdb0      	pop	{r4, r5, r7, pc}
 800b44c:	20000910 	.word	0x20000910
 800b450:	20000918 	.word	0x20000918

0800b454 <queueRun>:

int queueRun(OnTimeCallback callback, uint32_t delay, UntilCheckCallback UntilCheckCallback)
{
 800b454:	b4b0      	push	{r4, r5, r7}
 800b456:	b08b      	sub	sp, #44	@ 0x2c
 800b458:	af00      	add	r7, sp, #0
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	60b9      	str	r1, [r7, #8]
 800b45e:	607a      	str	r2, [r7, #4]
	struct Run run;
	run.callback = callback;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	623b      	str	r3, [r7, #32]
	run.delay = delay;
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	61bb      	str	r3, [r7, #24]
	run._delayLeft = delay;
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	61fb      	str	r3, [r7, #28]
	if (currentRunId >= INT32_MAX)
 800b46c:	4b1a      	ldr	r3, [pc, #104]	@ (800b4d8 <queueRun+0x84>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800b474:	4293      	cmp	r3, r2
 800b476:	d102      	bne.n	800b47e <queueRun+0x2a>
	{
		currentRunId = 0;
 800b478:	4b17      	ldr	r3, [pc, #92]	@ (800b4d8 <queueRun+0x84>)
 800b47a:	2200      	movs	r2, #0
 800b47c:	601a      	str	r2, [r3, #0]
	}
	run.id = currentRunId++;
 800b47e:	4b16      	ldr	r3, [pc, #88]	@ (800b4d8 <queueRun+0x84>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	1c5a      	adds	r2, r3, #1
 800b484:	4914      	ldr	r1, [pc, #80]	@ (800b4d8 <queueRun+0x84>)
 800b486:	600a      	str	r2, [r1, #0]
 800b488:	617b      	str	r3, [r7, #20]
	run.UntilCheckCallback = UntilCheckCallback;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800b48e:	b672      	cpsid	i
}
 800b490:	bf00      	nop
	__disable_irq();
	if (runListLength >= MAX_RUN_LIST)
 800b492:	4b12      	ldr	r3, [pc, #72]	@ (800b4dc <queueRun+0x88>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2b0f      	cmp	r3, #15
 800b498:	dd04      	ble.n	800b4a4 <queueRun+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 800b49a:	b662      	cpsie	i
}
 800b49c:	bf00      	nop
	{
		__enable_irq();
		return -1;
 800b49e:	f04f 33ff 	mov.w	r3, #4294967295
 800b4a2:	e014      	b.n	800b4ce <queueRun+0x7a>
	}
	RunList[runListLength++] = run;
 800b4a4:	4b0d      	ldr	r3, [pc, #52]	@ (800b4dc <queueRun+0x88>)
 800b4a6:	681a      	ldr	r2, [r3, #0]
 800b4a8:	1c53      	adds	r3, r2, #1
 800b4aa:	490c      	ldr	r1, [pc, #48]	@ (800b4dc <queueRun+0x88>)
 800b4ac:	600b      	str	r3, [r1, #0]
 800b4ae:	490c      	ldr	r1, [pc, #48]	@ (800b4e0 <queueRun+0x8c>)
 800b4b0:	4613      	mov	r3, r2
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	4413      	add	r3, r2
 800b4b6:	009b      	lsls	r3, r3, #2
 800b4b8:	440b      	add	r3, r1
 800b4ba:	461d      	mov	r5, r3
 800b4bc:	f107 0414 	add.w	r4, r7, #20
 800b4c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b4c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b4c4:	6823      	ldr	r3, [r4, #0]
 800b4c6:	602b      	str	r3, [r5, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800b4c8:	b662      	cpsie	i
}
 800b4ca:	bf00      	nop
	__enable_irq();
	return run.id;
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	372c      	adds	r7, #44	@ 0x2c
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bcb0      	pop	{r4, r5, r7}
 800b4d6:	4770      	bx	lr
 800b4d8:	20000914 	.word	0x20000914
 800b4dc:	20000910 	.word	0x20000910
 800b4e0:	20000918 	.word	0x20000918
 800b4e4:	00000000 	.word	0x00000000

0800b4e8 <getFlowRateGPS>:
#include "stm32l476xx.h"
#include "main.h"
volatile uint32_t flowCount = 0;
volatile uint32_t lastFlowCount = 0;
float getFlowRateGPS()
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	af00      	add	r7, sp, #0
	return (float)(lastFlowCount) / 28.39;
 800b4ec:	4b10      	ldr	r3, [pc, #64]	@ (800b530 <getFlowRateGPS+0x48>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	ee07 3a90 	vmov	s15, r3
 800b4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4f8:	ee17 0a90 	vmov	r0, s15
 800b4fc:	f7f5 f824 	bl	8000548 <__aeabi_f2d>
 800b500:	a309      	add	r3, pc, #36	@ (adr r3, 800b528 <getFlowRateGPS+0x40>)
 800b502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b506:	f7f5 f9a1 	bl	800084c <__aeabi_ddiv>
 800b50a:	4602      	mov	r2, r0
 800b50c:	460b      	mov	r3, r1
 800b50e:	4610      	mov	r0, r2
 800b510:	4619      	mov	r1, r3
 800b512:	f7f5 fb49 	bl	8000ba8 <__aeabi_d2f>
 800b516:	4603      	mov	r3, r0
 800b518:	ee07 3a90 	vmov	s15, r3
}
 800b51c:	eeb0 0a67 	vmov.f32	s0, s15
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	f3af 8000 	nop.w
 800b528:	0a3d70a4 	.word	0x0a3d70a4
 800b52c:	403c63d7 	.word	0x403c63d7
 800b530:	20000a60 	.word	0x20000a60

0800b534 <flowSensorOnTimeCallback>:
void flowSensorOnTimeCallback()
{
 800b534:	b580      	push	{r7, lr}
 800b536:	af00      	add	r7, sp, #0
	lastFlowCount = flowCount;
 800b538:	4b07      	ldr	r3, [pc, #28]	@ (800b558 <flowSensorOnTimeCallback+0x24>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a07      	ldr	r2, [pc, #28]	@ (800b55c <flowSensorOnTimeCallback+0x28>)
 800b53e:	6013      	str	r3, [r2, #0]
	flowCount = 0;
 800b540:	4b05      	ldr	r3, [pc, #20]	@ (800b558 <flowSensorOnTimeCallback+0x24>)
 800b542:	2200      	movs	r2, #0
 800b544:	601a      	str	r2, [r3, #0]
	printf("flowCount: %d\n\r", lastFlowCount);
 800b546:	4b05      	ldr	r3, [pc, #20]	@ (800b55c <flowSensorOnTimeCallback+0x28>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4619      	mov	r1, r3
 800b54c:	4804      	ldr	r0, [pc, #16]	@ (800b560 <flowSensorOnTimeCallback+0x2c>)
 800b54e:	f001 fb17 	bl	800cb80 <iprintf>
}
 800b552:	bf00      	nop
 800b554:	bd80      	pop	{r7, pc}
 800b556:	bf00      	nop
 800b558:	20000a5c 	.word	0x20000a5c
 800b55c:	20000a60 	.word	0x20000a60
 800b560:	0800f464 	.word	0x0800f464

0800b564 <initFlowSensor>:
static bool doneInit = false;
void initFlowSensor()
{
 800b564:	b580      	push	{r7, lr}
 800b566:	af00      	add	r7, sp, #0
	if (doneInit)
 800b568:	4b07      	ldr	r3, [pc, #28]	@ (800b588 <initFlowSensor+0x24>)
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d108      	bne.n	800b582 <initFlowSensor+0x1e>
		return;
	doneInit = true;
 800b570:	4b05      	ldr	r3, [pc, #20]	@ (800b588 <initFlowSensor+0x24>)
 800b572:	2201      	movs	r2, #1
 800b574:	701a      	strb	r2, [r3, #0]
	runInterval(flowSensorOnTimeCallback, 1000);
 800b576:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800b57a:	4804      	ldr	r0, [pc, #16]	@ (800b58c <initFlowSensor+0x28>)
 800b57c:	f7ff fec8 	bl	800b310 <runInterval>
 800b580:	e000      	b.n	800b584 <initFlowSensor+0x20>
		return;
 800b582:	bf00      	nop
}
 800b584:	bd80      	pop	{r7, pc}
 800b586:	bf00      	nop
 800b588:	20000a64 	.word	0x20000a64
 800b58c:	0800b535 	.word	0x0800b535

0800b590 <onFlowPulse>:

void onFlowPulse()
{
 800b590:	b480      	push	{r7}
 800b592:	af00      	add	r7, sp, #0
	flowCount++;
 800b594:	4b04      	ldr	r3, [pc, #16]	@ (800b5a8 <onFlowPulse+0x18>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	3301      	adds	r3, #1
 800b59a:	4a03      	ldr	r2, [pc, #12]	@ (800b5a8 <onFlowPulse+0x18>)
 800b59c:	6013      	str	r3, [r2, #0]
}
 800b59e:	bf00      	nop
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr
 800b5a8:	20000a5c 	.word	0x20000a5c

0800b5ac <LenStr>:
#include "math.h"
#include "delay.h"

struct LCDCache cacheLCD;
int LenStr(char *str)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b085      	sub	sp, #20
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
	int i = 0;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	60fb      	str	r3, [r7, #12]
	while (*str++)
 800b5b8:	e002      	b.n	800b5c0 <LenStr+0x14>
	{
		i++;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	60fb      	str	r3, [r7, #12]
	while (*str++)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	1c5a      	adds	r2, r3, #1
 800b5c4:	607a      	str	r2, [r7, #4]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d1f6      	bne.n	800b5ba <LenStr+0xe>
	}
	return i;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3714      	adds	r7, #20
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr

0800b5da <QueueNextIndex>:
volatile int bytesQueuedStart = 0;
volatile int bytesQueuedEnd = 0;

uint8_t QueueHalfEmpting = 0;
uint16_t QueueNextIndex(uint16_t i)
{
 800b5da:	b480      	push	{r7}
 800b5dc:	b083      	sub	sp, #12
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	80fb      	strh	r3, [r7, #6]
	return (i + 1) % BytesQueuedSize;
 800b5e4:	88fb      	ldrh	r3, [r7, #6]
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	425a      	negs	r2, r3
 800b5ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b5f2:	bf58      	it	pl
 800b5f4:	4253      	negpl	r3, r2
 800b5f6:	b29b      	uxth	r3, r3
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	370c      	adds	r7, #12
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr

0800b604 <LCD_TIM_2_Callback>:
volatile enum CurrentTaskIndex currentTaskIndex = Upper;
volatile int wait = 0;
volatile uint16_t forcedByte = UINT16_MAX;
void LCD_TIM_2_Callback()
{
 800b604:	b590      	push	{r4, r7, lr}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
	if (queue_empty())
 800b60a:	f000 f9f7 	bl	800b9fc <queue_empty>
 800b60e:	4603      	mov	r3, r0
 800b610:	2b00      	cmp	r3, #0
 800b612:	f040 8086 	bne.w	800b722 <LCD_TIM_2_Callback+0x11e>
	{
		return;
	}
	if (queue_full())
 800b616:	f000 fa05 	bl	800ba24 <queue_full>
 800b61a:	4603      	mov	r3, r0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d003      	beq.n	800b628 <LCD_TIM_2_Callback+0x24>
	{
		QueueHalfEmpting = 1;
 800b620:	4b43      	ldr	r3, [pc, #268]	@ (800b730 <LCD_TIM_2_Callback+0x12c>)
 800b622:	2201      	movs	r2, #1
 800b624:	701a      	strb	r2, [r3, #0]
 800b626:	e008      	b.n	800b63a <LCD_TIM_2_Callback+0x36>
	}
	else if (queue_length() < (BytesQueuedSize / 2))
 800b628:	f000 f9c0 	bl	800b9ac <queue_length>
 800b62c:	4603      	mov	r3, r0
 800b62e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b632:	da02      	bge.n	800b63a <LCD_TIM_2_Callback+0x36>
	{
		QueueHalfEmpting = 0;
 800b634:	4b3e      	ldr	r3, [pc, #248]	@ (800b730 <LCD_TIM_2_Callback+0x12c>)
 800b636:	2200      	movs	r2, #0
 800b638:	701a      	strb	r2, [r3, #0]
	}
	enum CurrentTaskIndex task = currentTaskIndex;
 800b63a:	4b3e      	ldr	r3, [pc, #248]	@ (800b734 <LCD_TIM_2_Callback+0x130>)
 800b63c:	781b      	ldrb	r3, [r3, #0]
 800b63e:	71fb      	strb	r3, [r7, #7]
	uint16_t currentByte = (forcedByte != UINT16_MAX) ? forcedByte : BytesQueued[bytesQueuedStart];
 800b640:	4b3d      	ldr	r3, [pc, #244]	@ (800b738 <LCD_TIM_2_Callback+0x134>)
 800b642:	881b      	ldrh	r3, [r3, #0]
 800b644:	b29b      	uxth	r3, r3
 800b646:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d106      	bne.n	800b65c <LCD_TIM_2_Callback+0x58>
 800b64e:	4b3b      	ldr	r3, [pc, #236]	@ (800b73c <LCD_TIM_2_Callback+0x138>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a3b      	ldr	r2, [pc, #236]	@ (800b740 <LCD_TIM_2_Callback+0x13c>)
 800b654:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b658:	b29b      	uxth	r3, r3
 800b65a:	e002      	b.n	800b662 <LCD_TIM_2_Callback+0x5e>
 800b65c:	4b36      	ldr	r3, [pc, #216]	@ (800b738 <LCD_TIM_2_Callback+0x134>)
 800b65e:	881b      	ldrh	r3, [r3, #0]
 800b660:	b29b      	uxth	r3, r3
 800b662:	80bb      	strh	r3, [r7, #4]
	if (task == Upper)
 800b664:	79fb      	ldrb	r3, [r7, #7]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d115      	bne.n	800b696 <LCD_TIM_2_Callback+0x92>
	{
		wait = (int)((currentByte >> 9) & 0x7F) * getDelayScale();
 800b66a:	88bb      	ldrh	r3, [r7, #4]
 800b66c:	0a5b      	lsrs	r3, r3, #9
 800b66e:	b29b      	uxth	r3, r3
 800b670:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
 800b674:	f7ff fd74 	bl	800b160 <getDelayScale>
 800b678:	4602      	mov	r2, r0
 800b67a:	460b      	mov	r3, r1
 800b67c:	4613      	mov	r3, r2
 800b67e:	fb04 f303 	mul.w	r3, r4, r3
 800b682:	461a      	mov	r2, r3
 800b684:	4b2f      	ldr	r3, [pc, #188]	@ (800b744 <LCD_TIM_2_Callback+0x140>)
 800b686:	601a      	str	r2, [r3, #0]
		if (!wait)
 800b688:	4b2e      	ldr	r3, [pc, #184]	@ (800b744 <LCD_TIM_2_Callback+0x140>)
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d102      	bne.n	800b696 <LCD_TIM_2_Callback+0x92>
			wait = 1;
 800b690:	4b2c      	ldr	r3, [pc, #176]	@ (800b744 <LCD_TIM_2_Callback+0x140>)
 800b692:	2201      	movs	r2, #1
 800b694:	601a      	str	r2, [r3, #0]
	}

	uint8_t shouldReturn = LCD_WriteByteDirect(currentByte, currentTaskIndex);
 800b696:	4b27      	ldr	r3, [pc, #156]	@ (800b734 <LCD_TIM_2_Callback+0x130>)
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	b2da      	uxtb	r2, r3
 800b69c:	88bb      	ldrh	r3, [r7, #4]
 800b69e:	4611      	mov	r1, r2
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f000 f8eb 	bl	800b87c <LCD_WriteByteDirect>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	70fb      	strb	r3, [r7, #3]
	if (shouldReturn)
 800b6aa:	78fb      	ldrb	r3, [r7, #3]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d13a      	bne.n	800b726 <LCD_TIM_2_Callback+0x122>
		return;
	if (task == Wait && wait > 0)
 800b6b0:	79fb      	ldrb	r3, [r7, #7]
 800b6b2:	2b06      	cmp	r3, #6
 800b6b4:	d109      	bne.n	800b6ca <LCD_TIM_2_Callback+0xc6>
 800b6b6:	4b23      	ldr	r3, [pc, #140]	@ (800b744 <LCD_TIM_2_Callback+0x140>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	dd05      	ble.n	800b6ca <LCD_TIM_2_Callback+0xc6>
	{
		--wait;
 800b6be:	4b21      	ldr	r3, [pc, #132]	@ (800b744 <LCD_TIM_2_Callback+0x140>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	3b01      	subs	r3, #1
 800b6c4:	4a1f      	ldr	r2, [pc, #124]	@ (800b744 <LCD_TIM_2_Callback+0x140>)
 800b6c6:	6013      	str	r3, [r2, #0]
		return; // Stay in Wait state
 800b6c8:	e02e      	b.n	800b728 <LCD_TIM_2_Callback+0x124>
	}
	++currentTaskIndex;
 800b6ca:	4b1a      	ldr	r3, [pc, #104]	@ (800b734 <LCD_TIM_2_Callback+0x130>)
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	b2db      	uxtb	r3, r3
 800b6d0:	3301      	adds	r3, #1
 800b6d2:	b2da      	uxtb	r2, r3
 800b6d4:	4b17      	ldr	r3, [pc, #92]	@ (800b734 <LCD_TIM_2_Callback+0x130>)
 800b6d6:	701a      	strb	r2, [r3, #0]
	if (currentTaskIndex > Wait)
 800b6d8:	4b16      	ldr	r3, [pc, #88]	@ (800b734 <LCD_TIM_2_Callback+0x130>)
 800b6da:	781b      	ldrb	r3, [r3, #0]
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	2b06      	cmp	r3, #6
 800b6e0:	d922      	bls.n	800b728 <LCD_TIM_2_Callback+0x124>
	{
		currentTaskIndex = Upper;
 800b6e2:	4b14      	ldr	r3, [pc, #80]	@ (800b734 <LCD_TIM_2_Callback+0x130>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	701a      	strb	r2, [r3, #0]
		if (forcedByte != UINT16_MAX)
 800b6e8:	4b13      	ldr	r3, [pc, #76]	@ (800b738 <LCD_TIM_2_Callback+0x134>)
 800b6ea:	881b      	ldrh	r3, [r3, #0]
 800b6ec:	b29b      	uxth	r3, r3
 800b6ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d004      	beq.n	800b700 <LCD_TIM_2_Callback+0xfc>
		{
			forcedByte = UINT16_MAX;
 800b6f6:	4b10      	ldr	r3, [pc, #64]	@ (800b738 <LCD_TIM_2_Callback+0x134>)
 800b6f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b6fc:	801a      	strh	r2, [r3, #0]
			return;
 800b6fe:	e013      	b.n	800b728 <LCD_TIM_2_Callback+0x124>
		}

		BytesQueued[bytesQueuedStart] = 0;
 800b700:	4b0e      	ldr	r3, [pc, #56]	@ (800b73c <LCD_TIM_2_Callback+0x138>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a0e      	ldr	r2, [pc, #56]	@ (800b740 <LCD_TIM_2_Callback+0x13c>)
 800b706:	2100      	movs	r1, #0
 800b708:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		bytesQueuedStart = QueueNextIndex(bytesQueuedStart);
 800b70c:	4b0b      	ldr	r3, [pc, #44]	@ (800b73c <LCD_TIM_2_Callback+0x138>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	b29b      	uxth	r3, r3
 800b712:	4618      	mov	r0, r3
 800b714:	f7ff ff61 	bl	800b5da <QueueNextIndex>
 800b718:	4603      	mov	r3, r0
 800b71a:	461a      	mov	r2, r3
 800b71c:	4b07      	ldr	r3, [pc, #28]	@ (800b73c <LCD_TIM_2_Callback+0x138>)
 800b71e:	601a      	str	r2, [r3, #0]
 800b720:	e002      	b.n	800b728 <LCD_TIM_2_Callback+0x124>
		return;
 800b722:	bf00      	nop
 800b724:	e000      	b.n	800b728 <LCD_TIM_2_Callback+0x124>
		return;
 800b726:	bf00      	nop
	}
}
 800b728:	370c      	adds	r7, #12
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd90      	pop	{r4, r7, pc}
 800b72e:	bf00      	nop
 800b730:	20001294 	.word	0x20001294
 800b734:	20001295 	.word	0x20001295
 800b738:	2000000a 	.word	0x2000000a
 800b73c:	2000128c 	.word	0x2000128c
 800b740:	20000a8c 	.word	0x20000a8c
 800b744:	20001298 	.word	0x20001298

0800b748 <forceWriteByte>:
	uint16_t forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
	BytesQueued[bytesQueuedStart] = forcedByte;
	return forcedByte;
}
void forceWriteByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 800b748:	b480      	push	{r7}
 800b74a:	b083      	sub	sp, #12
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	4603      	mov	r3, r0
 800b750:	71fb      	strb	r3, [r7, #7]
 800b752:	460b      	mov	r3, r1
 800b754:	71bb      	strb	r3, [r7, #6]
 800b756:	4613      	mov	r3, r2
 800b758:	717b      	strb	r3, [r7, #5]
	currentTaskIndex = Upper;
 800b75a:	4b0d      	ldr	r3, [pc, #52]	@ (800b790 <forceWriteByte+0x48>)
 800b75c:	2200      	movs	r2, #0
 800b75e:	701a      	strb	r2, [r3, #0]

	forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 800b760:	79fb      	ldrb	r3, [r7, #7]
 800b762:	b21a      	sxth	r2, r3
 800b764:	79bb      	ldrb	r3, [r7, #6]
 800b766:	b21b      	sxth	r3, r3
 800b768:	021b      	lsls	r3, r3, #8
 800b76a:	b21b      	sxth	r3, r3
 800b76c:	4313      	orrs	r3, r2
 800b76e:	b21a      	sxth	r2, r3
 800b770:	797b      	ldrb	r3, [r7, #5]
 800b772:	b21b      	sxth	r3, r3
 800b774:	025b      	lsls	r3, r3, #9
 800b776:	b21b      	sxth	r3, r3
 800b778:	4313      	orrs	r3, r2
 800b77a:	b21b      	sxth	r3, r3
 800b77c:	b29a      	uxth	r2, r3
 800b77e:	4b05      	ldr	r3, [pc, #20]	@ (800b794 <forceWriteByte+0x4c>)
 800b780:	801a      	strh	r2, [r3, #0]
}
 800b782:	bf00      	nop
 800b784:	370c      	adds	r7, #12
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	20001295 	.word	0x20001295
 800b794:	2000000a 	.word	0x2000000a

0800b798 <LCD_WriteNibbleDirect>:
void LCD_WriteNibbleDirect(uint8_t nibble, enum CurrentTaskIndex task)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b082      	sub	sp, #8
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	4603      	mov	r3, r0
 800b7a0:	460a      	mov	r2, r1
 800b7a2:	71fb      	strb	r3, [r7, #7]
 800b7a4:	4613      	mov	r3, r2
 800b7a6:	71bb      	strb	r3, [r7, #6]
	switch (task)
 800b7a8:	79bb      	ldrb	r3, [r7, #6]
 800b7aa:	2b05      	cmp	r3, #5
 800b7ac:	bf8c      	ite	hi
 800b7ae:	2201      	movhi	r2, #1
 800b7b0:	2200      	movls	r2, #0
 800b7b2:	b2d2      	uxtb	r2, r2
 800b7b4:	2a00      	cmp	r2, #0
 800b7b6:	d157      	bne.n	800b868 <LCD_WriteNibbleDirect+0xd0>
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b7be:	f003 0224 	and.w	r2, r3, #36	@ 0x24
 800b7c2:	2a00      	cmp	r2, #0
 800b7c4:	bf14      	ite	ne
 800b7c6:	2201      	movne	r2, #1
 800b7c8:	2200      	moveq	r2, #0
 800b7ca:	b2d2      	uxtb	r2, r2
 800b7cc:	2a00      	cmp	r2, #0
 800b7ce:	d144      	bne.n	800b85a <LCD_WriteNibbleDirect+0xc2>
 800b7d0:	f003 0212 	and.w	r2, r3, #18
 800b7d4:	2a00      	cmp	r2, #0
 800b7d6:	bf14      	ite	ne
 800b7d8:	2201      	movne	r2, #1
 800b7da:	2200      	moveq	r2, #0
 800b7dc:	b2d2      	uxtb	r2, r2
 800b7de:	2a00      	cmp	r2, #0
 800b7e0:	d134      	bne.n	800b84c <LCD_WriteNibbleDirect+0xb4>
 800b7e2:	f003 0309 	and.w	r3, r3, #9
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	bf14      	ite	ne
 800b7ea:	2301      	movne	r3, #1
 800b7ec:	2300      	moveq	r3, #0
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d039      	beq.n	800b868 <LCD_WriteNibbleDirect+0xd0>
	{
	case Upper:
	case Lower:
	{
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01));
 800b7f4:	79fb      	ldrb	r3, [r7, #7]
 800b7f6:	f003 0301 	and.w	r3, r3, #1
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	2110      	movs	r1, #16
 800b800:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b804:	f7f7 ff8a 	bl	800371c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) >> 1);
 800b808:	79fb      	ldrb	r3, [r7, #7]
 800b80a:	105b      	asrs	r3, r3, #1
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	f003 0301 	and.w	r3, r3, #1
 800b812:	b2db      	uxtb	r3, r3
 800b814:	461a      	mov	r2, r3
 800b816:	2101      	movs	r1, #1
 800b818:	4816      	ldr	r0, [pc, #88]	@ (800b874 <LCD_WriteNibbleDirect+0xdc>)
 800b81a:	f7f7 ff7f 	bl	800371c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) >> 2);
 800b81e:	79fb      	ldrb	r3, [r7, #7]
 800b820:	109b      	asrs	r3, r3, #2
 800b822:	b2db      	uxtb	r3, r3
 800b824:	f003 0301 	and.w	r3, r3, #1
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	461a      	mov	r2, r3
 800b82c:	2102      	movs	r1, #2
 800b82e:	4812      	ldr	r0, [pc, #72]	@ (800b878 <LCD_WriteNibbleDirect+0xe0>)
 800b830:	f7f7 ff74 	bl	800371c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) >> 3);
 800b834:	79fb      	ldrb	r3, [r7, #7]
 800b836:	10db      	asrs	r3, r3, #3
 800b838:	b2db      	uxtb	r3, r3
 800b83a:	f003 0301 	and.w	r3, r3, #1
 800b83e:	b2db      	uxtb	r3, r3
 800b840:	461a      	mov	r2, r3
 800b842:	2101      	movs	r1, #1
 800b844:	480c      	ldr	r0, [pc, #48]	@ (800b878 <LCD_WriteNibbleDirect+0xe0>)
 800b846:	f7f7 ff69 	bl	800371c <HAL_GPIO_WritePin>
		break;
 800b84a:	e00e      	b.n	800b86a <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchSetLower:
	case LatchSetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 800b84c:	2201      	movs	r2, #1
 800b84e:	2102      	movs	r1, #2
 800b850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b854:	f7f7 ff62 	bl	800371c <HAL_GPIO_WritePin>
		break;
 800b858:	e007      	b.n	800b86a <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchResetLower:
	case LatchResetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 800b85a:	2200      	movs	r2, #0
 800b85c:	2102      	movs	r1, #2
 800b85e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b862:	f7f7 ff5b 	bl	800371c <HAL_GPIO_WritePin>
		break;
 800b866:	e000      	b.n	800b86a <LCD_WriteNibbleDirect+0xd2>
	}
	default:
	{
		break;
 800b868:	bf00      	nop
	}
	// Set D4-D7 according to the nibble value
	// Toggle EN pin to latch the nibble
	// HAL_Delay(1); // Small delay to ensure the LCD latches the data
	// HAL_Delay(1); // Small delay to ensure the LCD processes the nibble
}
 800b86a:	bf00      	nop
 800b86c:	3708      	adds	r7, #8
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}
 800b872:	bf00      	nop
 800b874:	48000400 	.word	0x48000400
 800b878:	48000800 	.word	0x48000800

0800b87c <LCD_WriteByteDirect>:

const uint8_t SHIFT_RIGHT = 0x10 | ((int8_t)(1) << 2);
const uint8_t SHIFT_LEFT = 0x10 | ((int8_t)(0) << 2);
uint8_t LCD_WriteByteDirect(uint16_t byte, enum CurrentTaskIndex task)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b084      	sub	sp, #16
 800b880:	af00      	add	r7, sp, #0
 800b882:	4603      	mov	r3, r0
 800b884:	460a      	mov	r2, r1
 800b886:	80fb      	strh	r3, [r7, #6]
 800b888:	4613      	mov	r3, r2
 800b88a:	717b      	strb	r3, [r7, #5]
	uint8_t processedByte = (uint8_t)(byte & 0xFF);
 800b88c:	88fb      	ldrh	r3, [r7, #6]
 800b88e:	73fb      	strb	r3, [r7, #15]

	uint8_t dataNotCommand = !!(byte & 0x100); // 9th bit controlls if command or data
 800b890:	88fb      	ldrh	r3, [r7, #6]
 800b892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b896:	2b00      	cmp	r3, #0
 800b898:	bf14      	ite	ne
 800b89a:	2301      	movne	r3, #1
 800b89c:	2300      	moveq	r3, #0
 800b89e:	b2db      	uxtb	r3, r3
 800b8a0:	73bb      	strb	r3, [r7, #14]
	switch (task)
 800b8a2:	797b      	ldrb	r3, [r7, #5]
 800b8a4:	2b05      	cmp	r3, #5
 800b8a6:	d046      	beq.n	800b936 <LCD_WriteByteDirect+0xba>
 800b8a8:	2b05      	cmp	r3, #5
 800b8aa:	dc70      	bgt.n	800b98e <LCD_WriteByteDirect+0x112>
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d002      	beq.n	800b8b6 <LCD_WriteByteDirect+0x3a>
 800b8b0:	2b03      	cmp	r3, #3
 800b8b2:	d036      	beq.n	800b922 <LCD_WriteByteDirect+0xa6>
 800b8b4:	e06b      	b.n	800b98e <LCD_WriteByteDirect+0x112>
		//				// overwrites the current code so that the lcd shift command doesn't run.
		//				uint8_t code = CursorPositionToCode(!cacheLCD.line, 0);
		//				processedByte = OveriteCurrentByte(code, 0, 1);
		//			}
		//		}
		if (dataNotCommand && cacheLCD.position >= 16)
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d01d      	beq.n	800b8f8 <LCD_WriteByteDirect+0x7c>
 800b8bc:	4b39      	ldr	r3, [pc, #228]	@ (800b9a4 <LCD_WriteByteDirect+0x128>)
 800b8be:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800b8c2:	2b0f      	cmp	r3, #15
 800b8c4:	d918      	bls.n	800b8f8 <LCD_WriteByteDirect+0x7c>
		{
			// the byte is force written here as I want it to shift then rerun the char write.
			testPoint = 1;
 800b8c6:	4b38      	ldr	r3, [pc, #224]	@ (800b9a8 <LCD_WriteByteDirect+0x12c>)
 800b8c8:	2201      	movs	r2, #1
 800b8ca:	701a      	strb	r2, [r3, #0]
			uint8_t code = CursorPositionToCode(cacheLCD.line ? 0 : 1, 0);
 800b8cc:	4b35      	ldr	r3, [pc, #212]	@ (800b9a4 <LCD_WriteByteDirect+0x128>)
 800b8ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	bf0c      	ite	eq
 800b8d6:	2301      	moveq	r3, #1
 800b8d8:	2300      	movne	r3, #0
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	2100      	movs	r1, #0
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f000 fa16 	bl	800bd10 <CursorPositionToCode>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	737b      	strb	r3, [r7, #13]
			forceWriteByte(code, 0, 1);
 800b8e8:	7b7b      	ldrb	r3, [r7, #13]
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7ff ff2a 	bl	800b748 <forceWriteByte>

			return 1;
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	e051      	b.n	800b99c <LCD_WriteByteDirect+0x120>
		}
		HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,
 800b8f8:	7bbb      	ldrb	r3, [r7, #14]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	bf14      	ite	ne
 800b8fe:	2301      	movne	r3, #1
 800b900:	2300      	moveq	r3, #0
 800b902:	b2db      	uxtb	r3, r3
 800b904:	461a      	mov	r2, r3
 800b906:	2101      	movs	r1, #1
 800b908:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b90c:	f7f7 ff06 	bl	800371c <HAL_GPIO_WritePin>
						  dataNotCommand ? GPIO_PIN_SET : GPIO_PIN_RESET);

		LCD_WriteNibbleDirect(processedByte >> 4, task);
 800b910:	7bfb      	ldrb	r3, [r7, #15]
 800b912:	091b      	lsrs	r3, r3, #4
 800b914:	b2db      	uxtb	r3, r3
 800b916:	797a      	ldrb	r2, [r7, #5]
 800b918:	4611      	mov	r1, r2
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7ff ff3c 	bl	800b798 <LCD_WriteNibbleDirect>
		break;
 800b920:	e03b      	b.n	800b99a <LCD_WriteByteDirect+0x11e>
	}
	case Lower:
	{

		LCD_WriteNibbleDirect(processedByte & 0x0F, task);
 800b922:	7bfb      	ldrb	r3, [r7, #15]
 800b924:	f003 030f 	and.w	r3, r3, #15
 800b928:	b2db      	uxtb	r3, r3
 800b92a:	797a      	ldrb	r2, [r7, #5]
 800b92c:	4611      	mov	r1, r2
 800b92e:	4618      	mov	r0, r3
 800b930:	f7ff ff32 	bl	800b798 <LCD_WriteNibbleDirect>
		break;
 800b934:	e031      	b.n	800b99a <LCD_WriteByteDirect+0x11e>
	}
	case LatchResetLower:
	{
		if (dataNotCommand)
 800b936:	7bbb      	ldrb	r3, [r7, #14]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d003      	beq.n	800b944 <LCD_WriteByteDirect+0xc8>
			CacheChar(processedByte);
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
 800b93e:	4618      	mov	r0, r3
 800b940:	f000 f962 	bl	800bc08 <CacheChar>

		if (!dataNotCommand)
 800b944:	7bbb      	ldrb	r3, [r7, #14]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d121      	bne.n	800b98e <LCD_WriteByteDirect+0x112>
		{
			if (processedByte == 0x1)
 800b94a:	7bfb      	ldrb	r3, [r7, #15]
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d102      	bne.n	800b956 <LCD_WriteByteDirect+0xda>
			{
				Clear_Cache();
 800b950:	f000 f980 	bl	800bc54 <Clear_Cache>
 800b954:	e01b      	b.n	800b98e <LCD_WriteByteDirect+0x112>
			}
			else if (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT)
 800b956:	2214      	movs	r2, #20
 800b958:	7bfb      	ldrb	r3, [r7, #15]
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d003      	beq.n	800b966 <LCD_WriteByteDirect+0xea>
 800b95e:	2210      	movs	r2, #16
 800b960:	7bfb      	ldrb	r3, [r7, #15]
 800b962:	4293      	cmp	r3, r2
 800b964:	d10f      	bne.n	800b986 <LCD_WriteByteDirect+0x10a>
			{
				cacheLCD.position += processedByte == SHIFT_RIGHT ? 1 : -1;
 800b966:	4b0f      	ldr	r3, [pc, #60]	@ (800b9a4 <LCD_WriteByteDirect+0x128>)
 800b968:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800b96c:	2114      	movs	r1, #20
 800b96e:	7bfa      	ldrb	r2, [r7, #15]
 800b970:	428a      	cmp	r2, r1
 800b972:	d101      	bne.n	800b978 <LCD_WriteByteDirect+0xfc>
 800b974:	2201      	movs	r2, #1
 800b976:	e000      	b.n	800b97a <LCD_WriteByteDirect+0xfe>
 800b978:	22ff      	movs	r2, #255	@ 0xff
 800b97a:	4413      	add	r3, r2
 800b97c:	b2da      	uxtb	r2, r3
 800b97e:	4b09      	ldr	r3, [pc, #36]	@ (800b9a4 <LCD_WriteByteDirect+0x128>)
 800b980:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800b984:	e003      	b.n	800b98e <LCD_WriteByteDirect+0x112>
			}
			else
			{
				CacheCursor(processedByte);
 800b986:	7bfb      	ldrb	r3, [r7, #15]
 800b988:	4618      	mov	r0, r3
 800b98a:	f000 f983 	bl	800bc94 <CacheCursor>
			}
		}
	}
	default:
	{
		LCD_WriteNibbleDirect(0, task);
 800b98e:	797b      	ldrb	r3, [r7, #5]
 800b990:	4619      	mov	r1, r3
 800b992:	2000      	movs	r0, #0
 800b994:	f7ff ff00 	bl	800b798 <LCD_WriteNibbleDirect>
		break;
 800b998:	bf00      	nop
	}
	}
	return 0;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3710      	adds	r7, #16
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	20000a68 	.word	0x20000a68
 800b9a8:	20000a8b 	.word	0x20000a8b

0800b9ac <queue_length>:
static inline int queue_length(void)
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	af00      	add	r7, sp, #0
	if (bytesQueuedEnd >= bytesQueuedStart)
 800b9b0:	4b0b      	ldr	r3, [pc, #44]	@ (800b9e0 <queue_length+0x34>)
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	4b0b      	ldr	r3, [pc, #44]	@ (800b9e4 <queue_length+0x38>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	db05      	blt.n	800b9c8 <queue_length+0x1c>
		return bytesQueuedEnd - bytesQueuedStart;
 800b9bc:	4b08      	ldr	r3, [pc, #32]	@ (800b9e0 <queue_length+0x34>)
 800b9be:	681a      	ldr	r2, [r3, #0]
 800b9c0:	4b08      	ldr	r3, [pc, #32]	@ (800b9e4 <queue_length+0x38>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	1ad3      	subs	r3, r2, r3
 800b9c6:	e006      	b.n	800b9d6 <queue_length+0x2a>
	else
		return BytesQueuedSize - bytesQueuedStart + bytesQueuedEnd;
 800b9c8:	4b06      	ldr	r3, [pc, #24]	@ (800b9e4 <queue_length+0x38>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f5c3 6280 	rsb	r2, r3, #1024	@ 0x400
 800b9d0:	4b03      	ldr	r3, [pc, #12]	@ (800b9e0 <queue_length+0x34>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4413      	add	r3, r2
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr
 800b9e0:	20001290 	.word	0x20001290
 800b9e4:	2000128c 	.word	0x2000128c

0800b9e8 <queue_left>:
static inline int queue_left(void)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	af00      	add	r7, sp, #0
	return BytesQueuedSize - queue_length();
 800b9ec:	f7ff ffde 	bl	800b9ac <queue_length>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	bd80      	pop	{r7, pc}
	...

0800b9fc <queue_empty>:
static inline int queue_empty(void)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	af00      	add	r7, sp, #0
	return bytesQueuedStart == bytesQueuedEnd;
 800ba00:	4b06      	ldr	r3, [pc, #24]	@ (800ba1c <queue_empty+0x20>)
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	4b06      	ldr	r3, [pc, #24]	@ (800ba20 <queue_empty+0x24>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	bf0c      	ite	eq
 800ba0c:	2301      	moveq	r3, #1
 800ba0e:	2300      	movne	r3, #0
 800ba10:	b2db      	uxtb	r3, r3
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	46bd      	mov	sp, r7
 800ba16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1a:	4770      	bx	lr
 800ba1c:	2000128c 	.word	0x2000128c
 800ba20:	20001290 	.word	0x20001290

0800ba24 <queue_full>:

static inline int queue_full(void)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	af00      	add	r7, sp, #0
	return QueueNextIndex(bytesQueuedEnd) == bytesQueuedStart;
 800ba28:	4b08      	ldr	r3, [pc, #32]	@ (800ba4c <queue_full+0x28>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	b29b      	uxth	r3, r3
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f7ff fdd3 	bl	800b5da <QueueNextIndex>
 800ba34:	4603      	mov	r3, r0
 800ba36:	461a      	mov	r2, r3
 800ba38:	4b05      	ldr	r3, [pc, #20]	@ (800ba50 <queue_full+0x2c>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	bf0c      	ite	eq
 800ba40:	2301      	moveq	r3, #1
 800ba42:	2300      	movne	r3, #0
 800ba44:	b2db      	uxtb	r3, r3
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	20001290 	.word	0x20001290
 800ba50:	2000128c 	.word	0x2000128c

0800ba54 <queue_full_or_emptying>:
static inline int queue_full_or_emptying(void)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	af00      	add	r7, sp, #0
	return queue_full() || QueueHalfEmpting;
 800ba58:	f7ff ffe4 	bl	800ba24 <queue_full>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d103      	bne.n	800ba6a <queue_full_or_emptying+0x16>
 800ba62:	4b04      	ldr	r3, [pc, #16]	@ (800ba74 <queue_full_or_emptying+0x20>)
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d001      	beq.n	800ba6e <queue_full_or_emptying+0x1a>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	e000      	b.n	800ba70 <queue_full_or_emptying+0x1c>
 800ba6e:	2300      	movs	r3, #0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	bd80      	pop	{r7, pc}
 800ba74:	20001294 	.word	0x20001294

0800ba78 <queueByte>:

uint8_t queueByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b082      	sub	sp, #8
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	4603      	mov	r3, r0
 800ba80:	71fb      	strb	r3, [r7, #7]
 800ba82:	460b      	mov	r3, r1
 800ba84:	71bb      	strb	r3, [r7, #6]
 800ba86:	4613      	mov	r3, r2
 800ba88:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba8a:	b672      	cpsid	i
}
 800ba8c:	bf00      	nop
	// printf("byteQueteLength: %d", queue_length());
	__disable_irq();
	if (queue_full_or_emptying())
 800ba8e:	f7ff ffe1 	bl	800ba54 <queue_full_or_emptying>
 800ba92:	4603      	mov	r3, r0
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d003      	beq.n	800baa0 <queueByte+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 800ba98:	b662      	cpsie	i
}
 800ba9a:	bf00      	nop
	{
		__enable_irq();
		return 0;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	e025      	b.n	800baec <queueByte+0x74>
	}
	if (!delay)
 800baa0:	797b      	ldrb	r3, [r7, #5]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d101      	bne.n	800baaa <queueByte+0x32>
		delay = 1;
 800baa6:	2301      	movs	r3, #1
 800baa8:	717b      	strb	r3, [r7, #5]
	BytesQueued[bytesQueuedEnd] = byte | (DataNotCommand << 8) | (delay << 9);
 800baaa:	79fb      	ldrb	r3, [r7, #7]
 800baac:	b21a      	sxth	r2, r3
 800baae:	79bb      	ldrb	r3, [r7, #6]
 800bab0:	b21b      	sxth	r3, r3
 800bab2:	021b      	lsls	r3, r3, #8
 800bab4:	b21b      	sxth	r3, r3
 800bab6:	4313      	orrs	r3, r2
 800bab8:	b21a      	sxth	r2, r3
 800baba:	797b      	ldrb	r3, [r7, #5]
 800babc:	b21b      	sxth	r3, r3
 800babe:	025b      	lsls	r3, r3, #9
 800bac0:	b21b      	sxth	r3, r3
 800bac2:	4313      	orrs	r3, r2
 800bac4:	b21a      	sxth	r2, r3
 800bac6:	4b0b      	ldr	r3, [pc, #44]	@ (800baf4 <queueByte+0x7c>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	b291      	uxth	r1, r2
 800bacc:	4a0a      	ldr	r2, [pc, #40]	@ (800baf8 <queueByte+0x80>)
 800bace:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	bytesQueuedEnd = QueueNextIndex(bytesQueuedEnd);
 800bad2:	4b08      	ldr	r3, [pc, #32]	@ (800baf4 <queueByte+0x7c>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	b29b      	uxth	r3, r3
 800bad8:	4618      	mov	r0, r3
 800bada:	f7ff fd7e 	bl	800b5da <QueueNextIndex>
 800bade:	4603      	mov	r3, r0
 800bae0:	461a      	mov	r2, r3
 800bae2:	4b04      	ldr	r3, [pc, #16]	@ (800baf4 <queueByte+0x7c>)
 800bae4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800bae6:	b662      	cpsie	i
}
 800bae8:	bf00      	nop
	__enable_irq();
	return 1;
 800baea:	2301      	movs	r3, #1
}
 800baec:	4618      	mov	r0, r3
 800baee:	3708      	adds	r7, #8
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	20001290 	.word	0x20001290
 800baf8:	20000a8c 	.word	0x20000a8c

0800bafc <LCD_WriteData>:
uint8_t LCD_WriteData(uint8_t data)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	4603      	mov	r3, r0
 800bb04:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 800bb06:	b672      	cpsid	i
}
 800bb08:	bf00      	nop
	__disable_irq();
	return queueByte(data, 1, 0);
 800bb0a:	79fb      	ldrb	r3, [r7, #7]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	2101      	movs	r1, #1
 800bb10:	4618      	mov	r0, r3
 800bb12:	f7ff ffb1 	bl	800ba78 <queueByte>
 800bb16:	4603      	mov	r3, r0
	__enable_irq();
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3708      	adds	r7, #8
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}

0800bb20 <LCD_WriteCommand>:
uint8_t LCD_WriteCommand(uint8_t data, uint8_t delay)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b082      	sub	sp, #8
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	4603      	mov	r3, r0
 800bb28:	460a      	mov	r2, r1
 800bb2a:	71fb      	strb	r3, [r7, #7]
 800bb2c:	4613      	mov	r3, r2
 800bb2e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800bb30:	b672      	cpsid	i
}
 800bb32:	bf00      	nop
	__disable_irq();
	return queueByte(data, 0, delay);
 800bb34:	79ba      	ldrb	r2, [r7, #6]
 800bb36:	79fb      	ldrb	r3, [r7, #7]
 800bb38:	2100      	movs	r1, #0
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f7ff ff9c 	bl	800ba78 <queueByte>
 800bb40:	4603      	mov	r3, r0
	__enable_irq();
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3708      	adds	r7, #8
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <Write_String_LCD>:

uint8_t Write_String_LCD(char *str)
{
 800bb4a:	b590      	push	{r4, r7, lr}
 800bb4c:	b085      	sub	sp, #20
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800bb52:	b672      	cpsid	i
}
 800bb54:	bf00      	nop
	__disable_irq();
	if (queue_full_or_emptying() || LenStr(str) >= queue_left())
 800bb56:	f7ff ff7d 	bl	800ba54 <queue_full_or_emptying>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d108      	bne.n	800bb72 <Write_String_LCD+0x28>
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f7ff fd23 	bl	800b5ac <LenStr>
 800bb66:	4604      	mov	r4, r0
 800bb68:	f7ff ff3e 	bl	800b9e8 <queue_left>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	429c      	cmp	r4, r3
 800bb70:	db13      	blt.n	800bb9a <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 800bb72:	b662      	cpsie	i
}
 800bb74:	bf00      	nop
	{
		__enable_irq();
		return 0;
 800bb76:	2300      	movs	r3, #0
 800bb78:	e016      	b.n	800bba8 <Write_String_LCD+0x5e>
	}
	while (*str)
	{
		uint8_t queueAvailable = LCD_WriteData(*str++);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	1c5a      	adds	r2, r3, #1
 800bb7e:	607a      	str	r2, [r7, #4]
 800bb80:	781b      	ldrb	r3, [r3, #0]
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7ff ffba 	bl	800bafc <LCD_WriteData>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	73fb      	strb	r3, [r7, #15]
		if (!queueAvailable)
 800bb8c:	7bfb      	ldrb	r3, [r7, #15]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d103      	bne.n	800bb9a <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 800bb92:	b662      	cpsie	i
}
 800bb94:	bf00      	nop
		{
			__enable_irq();
			return queueAvailable;
 800bb96:	7bfb      	ldrb	r3, [r7, #15]
 800bb98:	e006      	b.n	800bba8 <Write_String_LCD+0x5e>
	while (*str)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d1eb      	bne.n	800bb7a <Write_String_LCD+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 800bba2:	b662      	cpsie	i
}
 800bba4:	bf00      	nop
		}
	}
	__enable_irq();
	return 1;
 800bba6:	2301      	movs	r3, #1
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3714      	adds	r7, #20
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd90      	pop	{r4, r7, pc}

0800bbb0 <lcd_init>:
void lcd_init(void)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800bbb4:	b672      	cpsid	i
}
 800bbb6:	bf00      	nop
	__disable_irq();
	// 4 bit initialisation
	// HAL_Delay(50); // wait for >40ms
	LCD_WriteCommand(0x3, 5);
 800bbb8:	2105      	movs	r1, #5
 800bbba:	2003      	movs	r0, #3
 800bbbc:	f7ff ffb0 	bl	800bb20 <LCD_WriteCommand>
	// HAL_Delay(5); // wait for >4.1ms
	LCD_WriteCommand(0x3, 1);
 800bbc0:	2101      	movs	r1, #1
 800bbc2:	2003      	movs	r0, #3
 800bbc4:	f7ff ffac 	bl	800bb20 <LCD_WriteCommand>
	// HAL_Delay(1); // wait for >100us
	LCD_WriteCommand(0x3, 10);
 800bbc8:	210a      	movs	r1, #10
 800bbca:	2003      	movs	r0, #3
 800bbcc:	f7ff ffa8 	bl	800bb20 <LCD_WriteCommand>
	// HAL_Delay(10);
	LCD_WriteCommand(0x2, 10); // 4bit mode
 800bbd0:	210a      	movs	r1, #10
 800bbd2:	2002      	movs	r0, #2
 800bbd4:	f7ff ffa4 	bl	800bb20 <LCD_WriteCommand>
							   // HAL_Delay(10);
							   //  dislay initialisation
	LCD_WriteCommand(0x28, 1); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800bbd8:	2101      	movs	r1, #1
 800bbda:	2028      	movs	r0, #40	@ 0x28
 800bbdc:	f7ff ffa0 	bl	800bb20 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x08, 1); // Display on/off control --> D=0,C=0, B=0 ---> display off
 800bbe0:	2101      	movs	r1, #1
 800bbe2:	2008      	movs	r0, #8
 800bbe4:	f7ff ff9c 	bl	800bb20 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x01, 1); // clear display
 800bbe8:	2101      	movs	r1, #1
 800bbea:	2001      	movs	r0, #1
 800bbec:	f7ff ff98 	bl	800bb20 <LCD_WriteCommand>
							   // HAL_Delay(1);
							   // HAL_Delay(1);
	LCD_WriteCommand(0x06, 1); // Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800bbf0:	2101      	movs	r1, #1
 800bbf2:	2006      	movs	r0, #6
 800bbf4:	f7ff ff94 	bl	800bb20 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x0C, 1); // Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
 800bbf8:	2101      	movs	r1, #1
 800bbfa:	200c      	movs	r0, #12
 800bbfc:	f7ff ff90 	bl	800bb20 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 800bc00:	b662      	cpsie	i
}
 800bc02:	bf00      	nop
	__enable_irq();
}
 800bc04:	bf00      	nop
 800bc06:	bd80      	pop	{r7, pc}

0800bc08 <CacheChar>:
	LCD_WriteCommand(0x10 | (value << 2), 1);
	__enable_irq();
}

void CacheChar(uint8_t code)
{
 800bc08:	b480      	push	{r7}
 800bc0a:	b085      	sub	sp, #20
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	4603      	mov	r3, r0
 800bc10:	71fb      	strb	r3, [r7, #7]
	uint8_t index = 16 * cacheLCD.line + cacheLCD.position;
 800bc12:	4b0f      	ldr	r3, [pc, #60]	@ (800bc50 <CacheChar+0x48>)
 800bc14:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bc18:	011b      	lsls	r3, r3, #4
 800bc1a:	b2da      	uxtb	r2, r3
 800bc1c:	4b0c      	ldr	r3, [pc, #48]	@ (800bc50 <CacheChar+0x48>)
 800bc1e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800bc22:	4413      	add	r3, r2
 800bc24:	73fb      	strb	r3, [r7, #15]
	if (index < 32)
 800bc26:	7bfb      	ldrb	r3, [r7, #15]
 800bc28:	2b1f      	cmp	r3, #31
 800bc2a:	d803      	bhi.n	800bc34 <CacheChar+0x2c>
		cacheLCD.string[index] = code; // cache the string for later use in Set_LCD
 800bc2c:	7bfb      	ldrb	r3, [r7, #15]
 800bc2e:	4908      	ldr	r1, [pc, #32]	@ (800bc50 <CacheChar+0x48>)
 800bc30:	79fa      	ldrb	r2, [r7, #7]
 800bc32:	54ca      	strb	r2, [r1, r3]
	cacheLCD.position++;
 800bc34:	4b06      	ldr	r3, [pc, #24]	@ (800bc50 <CacheChar+0x48>)
 800bc36:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	b2da      	uxtb	r2, r3
 800bc3e:	4b04      	ldr	r3, [pc, #16]	@ (800bc50 <CacheChar+0x48>)
 800bc40:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800bc44:	bf00      	nop
 800bc46:	3714      	adds	r7, #20
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr
 800bc50:	20000a68 	.word	0x20000a68

0800bc54 <Clear_Cache>:

void Clear_Cache()
{
 800bc54:	b480      	push	{r7}
 800bc56:	b083      	sub	sp, #12
 800bc58:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 32; i++)
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	71fb      	strb	r3, [r7, #7]
 800bc5e:	e006      	b.n	800bc6e <Clear_Cache+0x1a>
	{
		cacheLCD.string[i] = 0;
 800bc60:	79fb      	ldrb	r3, [r7, #7]
 800bc62:	4a0b      	ldr	r2, [pc, #44]	@ (800bc90 <Clear_Cache+0x3c>)
 800bc64:	2100      	movs	r1, #0
 800bc66:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 32; i++)
 800bc68:	79fb      	ldrb	r3, [r7, #7]
 800bc6a:	3301      	adds	r3, #1
 800bc6c:	71fb      	strb	r3, [r7, #7]
 800bc6e:	79fb      	ldrb	r3, [r7, #7]
 800bc70:	2b1f      	cmp	r3, #31
 800bc72:	d9f5      	bls.n	800bc60 <Clear_Cache+0xc>
	}
	cacheLCD.line = 0;
 800bc74:	4b06      	ldr	r3, [pc, #24]	@ (800bc90 <Clear_Cache+0x3c>)
 800bc76:	2200      	movs	r2, #0
 800bc78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cacheLCD.position = 0;
 800bc7c:	4b04      	ldr	r3, [pc, #16]	@ (800bc90 <Clear_Cache+0x3c>)
 800bc7e:	2200      	movs	r2, #0
 800bc80:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr
 800bc90:	20000a68 	.word	0x20000a68

0800bc94 <CacheCursor>:
void CacheCursor(uint8_t code)
{
 800bc94:	b480      	push	{r7}
 800bc96:	b085      	sub	sp, #20
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	71fb      	strb	r3, [r7, #7]
	if (!((code >= 0x80 && code <= 0x8F) || (code >= 0xC0 && code <= 0xCF)))
 800bc9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	da02      	bge.n	800bcac <CacheCursor+0x18>
 800bca6:	79fb      	ldrb	r3, [r7, #7]
 800bca8:	2b8f      	cmp	r3, #143	@ 0x8f
 800bcaa:	d905      	bls.n	800bcb8 <CacheCursor+0x24>
 800bcac:	79fb      	ldrb	r3, [r7, #7]
 800bcae:	2bbf      	cmp	r3, #191	@ 0xbf
 800bcb0:	d91a      	bls.n	800bce8 <CacheCursor+0x54>
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	2bcf      	cmp	r3, #207	@ 0xcf
 800bcb6:	d817      	bhi.n	800bce8 <CacheCursor+0x54>
		return;
	uint8_t line = ((code >> 4) & 0xF) == 0xC ? 1 : 0;
 800bcb8:	79fb      	ldrb	r3, [r7, #7]
 800bcba:	091b      	lsrs	r3, r3, #4
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	f003 030f 	and.w	r3, r3, #15
 800bcc2:	2b0c      	cmp	r3, #12
 800bcc4:	bf0c      	ite	eq
 800bcc6:	2301      	moveq	r3, #1
 800bcc8:	2300      	movne	r3, #0
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	73fb      	strb	r3, [r7, #15]
	uint8_t position = (code & 0xF);
 800bcce:	79fb      	ldrb	r3, [r7, #7]
 800bcd0:	f003 030f 	and.w	r3, r3, #15
 800bcd4:	73bb      	strb	r3, [r7, #14]
	cacheLCD.line = line;
 800bcd6:	4a07      	ldr	r2, [pc, #28]	@ (800bcf4 <CacheCursor+0x60>)
 800bcd8:	7bfb      	ldrb	r3, [r7, #15]
 800bcda:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
	cacheLCD.position = position;
 800bcde:	4a05      	ldr	r2, [pc, #20]	@ (800bcf4 <CacheCursor+0x60>)
 800bce0:	7bbb      	ldrb	r3, [r7, #14]
 800bce2:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
 800bce6:	e000      	b.n	800bcea <CacheCursor+0x56>
		return;
 800bce8:	bf00      	nop
}
 800bcea:	3714      	adds	r7, #20
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr
 800bcf4:	20000a68 	.word	0x20000a68

0800bcf8 <Clear_Display>:
void Clear_Display()
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800bcfc:	b672      	cpsid	i
}
 800bcfe:	bf00      	nop
	__disable_irq();
	LCD_WriteCommand(0x01, 2);
 800bd00:	2102      	movs	r1, #2
 800bd02:	2001      	movs	r0, #1
 800bd04:	f7ff ff0c 	bl	800bb20 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 800bd08:	b662      	cpsie	i
}
 800bd0a:	bf00      	nop
	__enable_irq();
}
 800bd0c:	bf00      	nop
 800bd0e:	bd80      	pop	{r7, pc}

0800bd10 <CursorPositionToCode>:
	Set_CursorPosition(line, position);
	Write_String_LCD(string);
	__enable_irq();
}
uint8_t CursorPositionToCode(uint8_t line, uint8_t position)
{
 800bd10:	b480      	push	{r7}
 800bd12:	b085      	sub	sp, #20
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	4603      	mov	r3, r0
 800bd18:	460a      	mov	r2, r1
 800bd1a:	71fb      	strb	r3, [r7, #7]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd20:	b672      	cpsid	i
}
 800bd22:	bf00      	nop
	__disable_irq();
	uint8_t location = line ? 0xC0 : 0x80;
 800bd24:	79fb      	ldrb	r3, [r7, #7]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d001      	beq.n	800bd2e <CursorPositionToCode+0x1e>
 800bd2a:	23c0      	movs	r3, #192	@ 0xc0
 800bd2c:	e000      	b.n	800bd30 <CursorPositionToCode+0x20>
 800bd2e:	2380      	movs	r3, #128	@ 0x80
 800bd30:	73fb      	strb	r3, [r7, #15]
	location |= position;
 800bd32:	7bfa      	ldrb	r2, [r7, #15]
 800bd34:	79bb      	ldrb	r3, [r7, #6]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 800bd3a:	b662      	cpsie	i
}
 800bd3c:	bf00      	nop
	__enable_irq();
	return location;
 800bd3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	3714      	adds	r7, #20
 800bd44:	46bd      	mov	sp, r7
 800bd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4a:	4770      	bx	lr

0800bd4c <Set_CursorPosition>:
void Set_CursorPosition(uint8_t line, uint8_t position)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	4603      	mov	r3, r0
 800bd54:	460a      	mov	r2, r1
 800bd56:	71fb      	strb	r3, [r7, #7]
 800bd58:	4613      	mov	r3, r2
 800bd5a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd5c:	b672      	cpsid	i
}
 800bd5e:	bf00      	nop
	__disable_irq();
	uint8_t location = CursorPositionToCode(line, position);
 800bd60:	79ba      	ldrb	r2, [r7, #6]
 800bd62:	79fb      	ldrb	r3, [r7, #7]
 800bd64:	4611      	mov	r1, r2
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7ff ffd2 	bl	800bd10 <CursorPositionToCode>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73fb      	strb	r3, [r7, #15]
	LCD_WriteCommand(location, 0);
 800bd70:	7bfb      	ldrb	r3, [r7, #15]
 800bd72:	2100      	movs	r1, #0
 800bd74:	4618      	mov	r0, r3
 800bd76:	f7ff fed3 	bl	800bb20 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 800bd7a:	b662      	cpsie	i
}
 800bd7c:	bf00      	nop
	__enable_irq();
}
 800bd7e:	bf00      	nop
 800bd80:	3710      	adds	r7, #16
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <Write_String_Sector_LCD>:

void Write_String_Sector_LCD(uint8_t sector, char *string)
{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b082      	sub	sp, #8
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	6039      	str	r1, [r7, #0]
 800bd90:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd92:	b672      	cpsid	i
}
 800bd94:	bf00      	nop
	__disable_irq();
	// uint8_t lastPosition = cacheLCD.position;
	// uint8_t lastLine = cacheLCD.line;
	Set_CursorPosition(sector / 4, (sector % 4) * 4);
 800bd96:	79fb      	ldrb	r3, [r7, #7]
 800bd98:	089b      	lsrs	r3, r3, #2
 800bd9a:	b2da      	uxtb	r2, r3
 800bd9c:	79fb      	ldrb	r3, [r7, #7]
 800bd9e:	f003 0303 	and.w	r3, r3, #3
 800bda2:	b2db      	uxtb	r3, r3
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	4619      	mov	r1, r3
 800bdaa:	4610      	mov	r0, r2
 800bdac:	f7ff ffce 	bl	800bd4c <Set_CursorPosition>
	Write_String_LCD(string);
 800bdb0:	6838      	ldr	r0, [r7, #0]
 800bdb2:	f7ff feca 	bl	800bb4a <Write_String_LCD>
  __ASM volatile ("cpsie i" : : : "memory");
 800bdb6:	b662      	cpsie	i
}
 800bdb8:	bf00      	nop
	// Set_CursorPosition(lastLine, lastPosition);
	__enable_irq();
}
 800bdba:	bf00      	nop
 800bdbc:	3708      	adds	r7, #8
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	0000      	movs	r0, r0
 800bdc4:	0000      	movs	r0, r0
	...

0800bdc8 <DisplayNumber>:

void DisplayNumber(long num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b086      	sub	sp, #24
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	4608      	mov	r0, r1
 800bdd2:	4611      	mov	r1, r2
 800bdd4:	461a      	mov	r2, r3
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	70fb      	strb	r3, [r7, #3]
 800bdda:	460b      	mov	r3, r1
 800bddc:	70bb      	strb	r3, [r7, #2]
 800bdde:	4613      	mov	r3, r2
 800bde0:	707b      	strb	r3, [r7, #1]
  __ASM volatile ("cpsid i" : : : "memory");
 800bde2:	b672      	cpsid	i
}
 800bde4:	bf00      	nop
	__disable_irq();
	int logOf = digits - 1;
 800bde6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bdea:	3b01      	subs	r3, #1
 800bdec:	617b      	str	r3, [r7, #20]
	if ((line != -1) && (position != -1))
 800bdee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bdf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdf6:	d012      	beq.n	800be1e <DisplayNumber+0x56>
 800bdf8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800bdfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be00:	d00d      	beq.n	800be1e <DisplayNumber+0x56>
		Set_CursorPosition(line, from ? position - logOf : position);
 800be02:	78f8      	ldrb	r0, [r7, #3]
 800be04:	787b      	ldrb	r3, [r7, #1]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d005      	beq.n	800be16 <DisplayNumber+0x4e>
 800be0a:	78ba      	ldrb	r2, [r7, #2]
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	b2db      	uxtb	r3, r3
 800be10:	1ad3      	subs	r3, r2, r3
 800be12:	b2db      	uxtb	r3, r3
 800be14:	e000      	b.n	800be18 <DisplayNumber+0x50>
 800be16:	78bb      	ldrb	r3, [r7, #2]
 800be18:	4619      	mov	r1, r3
 800be1a:	f7ff ff97 	bl	800bd4c <Set_CursorPosition>
	if (num < 0)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2b00      	cmp	r3, #0
 800be22:	da08      	bge.n	800be36 <DisplayNumber+0x6e>
	{
		LCD_WriteData('-');
 800be24:	202d      	movs	r0, #45	@ 0x2d
 800be26:	f7ff fe69 	bl	800bafc <LCD_WriteData>
		--logOf;
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	3b01      	subs	r3, #1
 800be2e:	617b      	str	r3, [r7, #20]
		num = -num;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	425b      	negs	r3, r3
 800be34:	607b      	str	r3, [r7, #4]
	}

	for (int i = logOf; i >= 0; i--)
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	613b      	str	r3, [r7, #16]
 800be3a:	e029      	b.n	800be90 <DisplayNumber+0xc8>
	{
		uint8_t place = (int)num / (int)pow(10, i);
 800be3c:	6938      	ldr	r0, [r7, #16]
 800be3e:	f7f4 fb71 	bl	8000524 <__aeabi_i2d>
 800be42:	4602      	mov	r2, r0
 800be44:	460b      	mov	r3, r1
 800be46:	ec43 2b11 	vmov	d1, r2, r3
 800be4a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800bea8 <DisplayNumber+0xe0>
 800be4e:	f001 fec9 	bl	800dbe4 <pow>
 800be52:	ec53 2b10 	vmov	r2, r3, d0
 800be56:	4610      	mov	r0, r2
 800be58:	4619      	mov	r1, r3
 800be5a:	f7f4 fe7d 	bl	8000b58 <__aeabi_d2iz>
 800be5e:	4602      	mov	r2, r0
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	fb93 f3f2 	sdiv	r3, r3, r2
 800be66:	73fb      	strb	r3, [r7, #15]
		uint8_t digit = place % 10;
 800be68:	7bfa      	ldrb	r2, [r7, #15]
 800be6a:	4b11      	ldr	r3, [pc, #68]	@ (800beb0 <DisplayNumber+0xe8>)
 800be6c:	fba3 1302 	umull	r1, r3, r3, r2
 800be70:	08d9      	lsrs	r1, r3, #3
 800be72:	460b      	mov	r3, r1
 800be74:	009b      	lsls	r3, r3, #2
 800be76:	440b      	add	r3, r1
 800be78:	005b      	lsls	r3, r3, #1
 800be7a:	1ad3      	subs	r3, r2, r3
 800be7c:	73bb      	strb	r3, [r7, #14]
		LCD_WriteData(digit + '0');
 800be7e:	7bbb      	ldrb	r3, [r7, #14]
 800be80:	3330      	adds	r3, #48	@ 0x30
 800be82:	b2db      	uxtb	r3, r3
 800be84:	4618      	mov	r0, r3
 800be86:	f7ff fe39 	bl	800bafc <LCD_WriteData>
	for (int i = logOf; i >= 0; i--)
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	3b01      	subs	r3, #1
 800be8e:	613b      	str	r3, [r7, #16]
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	2b00      	cmp	r3, #0
 800be94:	dad2      	bge.n	800be3c <DisplayNumber+0x74>
  __ASM volatile ("cpsie i" : : : "memory");
 800be96:	b662      	cpsie	i
}
 800be98:	bf00      	nop
	}
	__enable_irq();
}
 800be9a:	bf00      	nop
 800be9c:	3718      	adds	r7, #24
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}
 800bea2:	bf00      	nop
 800bea4:	f3af 8000 	nop.w
 800bea8:	00000000 	.word	0x00000000
 800beac:	40240000 	.word	0x40240000
 800beb0:	cccccccd 	.word	0xcccccccd
 800beb4:	00000000 	.word	0x00000000

0800beb8 <DisplayDecimal>:

void DisplayDecimal(double num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 800beb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beba:	b08d      	sub	sp, #52	@ 0x34
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	ed87 0b02 	vstr	d0, [r7, #8]
 800bec2:	4606      	mov	r6, r0
 800bec4:	4608      	mov	r0, r1
 800bec6:	4611      	mov	r1, r2
 800bec8:	461a      	mov	r2, r3
 800beca:	4633      	mov	r3, r6
 800becc:	71fb      	strb	r3, [r7, #7]
 800bece:	4603      	mov	r3, r0
 800bed0:	71bb      	strb	r3, [r7, #6]
 800bed2:	460b      	mov	r3, r1
 800bed4:	717b      	strb	r3, [r7, #5]
 800bed6:	4613      	mov	r3, r2
 800bed8:	713b      	strb	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800beda:	b672      	cpsid	i
}
 800bedc:	bf00      	nop
	__disable_irq();
	int maxDigits = digits - 1;
 800bede:	793b      	ldrb	r3, [r7, #4]
 800bee0:	3b01      	subs	r3, #1
 800bee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int logOf = (abs(num) <= 1) ? 0 : (int)log10(abs(num));
 800bee4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bee8:	f7f4 fe36 	bl	8000b58 <__aeabi_d2iz>
 800beec:	4603      	mov	r3, r0
 800beee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bef2:	db06      	blt.n	800bf02 <DisplayDecimal+0x4a>
 800bef4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bef8:	f7f4 fe2e 	bl	8000b58 <__aeabi_d2iz>
 800befc:	4603      	mov	r3, r0
 800befe:	2b01      	cmp	r3, #1
 800bf00:	dd18      	ble.n	800bf34 <DisplayDecimal+0x7c>
 800bf02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf06:	f7f4 fe27 	bl	8000b58 <__aeabi_d2iz>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	bfb8      	it	lt
 800bf10:	425b      	neglt	r3, r3
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7f4 fb06 	bl	8000524 <__aeabi_i2d>
 800bf18:	4602      	mov	r2, r0
 800bf1a:	460b      	mov	r3, r1
 800bf1c:	ec43 2b10 	vmov	d0, r2, r3
 800bf20:	f001 fe22 	bl	800db68 <log10>
 800bf24:	ec53 2b10 	vmov	r2, r3, d0
 800bf28:	4610      	mov	r0, r2
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	f7f4 fe14 	bl	8000b58 <__aeabi_d2iz>
 800bf30:	4603      	mov	r3, r0
 800bf32:	e000      	b.n	800bf36 <DisplayDecimal+0x7e>
 800bf34:	2300      	movs	r3, #0
 800bf36:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t negitive = 0;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (num < 0)
 800bf3e:	f04f 0200 	mov.w	r2, #0
 800bf42:	f04f 0300 	mov.w	r3, #0
 800bf46:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf4a:	f7f4 fdc7 	bl	8000adc <__aeabi_dcmplt>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00b      	beq.n	800bf6c <DisplayDecimal+0xb4>
	{
		negitive = 1;
 800bf54:	2301      	movs	r3, #1
 800bf56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		--maxDigits;
 800bf5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		num = -num;
 800bf60:	68bc      	ldr	r4, [r7, #8]
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800bf68:	e9c7 4502 	strd	r4, r5, [r7, #8]
	}
	if (logOf > maxDigits)
 800bf6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf70:	429a      	cmp	r2, r3
 800bf72:	dd01      	ble.n	800bf78 <DisplayDecimal+0xc0>
		logOf = maxDigits;
 800bf74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf76:	62bb      	str	r3, [r7, #40]	@ 0x28
	if ((line != -1) && (position != -1))
 800bf78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf80:	d012      	beq.n	800bfa8 <DisplayDecimal+0xf0>
 800bf82:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800bf86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf8a:	d00d      	beq.n	800bfa8 <DisplayDecimal+0xf0>
		Set_CursorPosition(line, from ? position - maxDigits : position);
 800bf8c:	79f8      	ldrb	r0, [r7, #7]
 800bf8e:	797b      	ldrb	r3, [r7, #5]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d005      	beq.n	800bfa0 <DisplayDecimal+0xe8>
 800bf94:	79ba      	ldrb	r2, [r7, #6]
 800bf96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf98:	b2db      	uxtb	r3, r3
 800bf9a:	1ad3      	subs	r3, r2, r3
 800bf9c:	b2db      	uxtb	r3, r3
 800bf9e:	e000      	b.n	800bfa2 <DisplayDecimal+0xea>
 800bfa0:	79bb      	ldrb	r3, [r7, #6]
 800bfa2:	4619      	mov	r1, r3
 800bfa4:	f7ff fed2 	bl	800bd4c <Set_CursorPosition>
	int decimalplaces = fmin(-(maxDigits - logOf - 1), 0);
 800bfa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfac:	1ad3      	subs	r3, r2, r3
 800bfae:	f1c3 0301 	rsb	r3, r3, #1
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7f4 fab6 	bl	8000524 <__aeabi_i2d>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	460b      	mov	r3, r1
 800bfbc:	ed9f 1b30 	vldr	d1, [pc, #192]	@ 800c080 <DisplayDecimal+0x1c8>
 800bfc0:	ec43 2b10 	vmov	d0, r2, r3
 800bfc4:	f001 fe94 	bl	800dcf0 <fmin>
 800bfc8:	ec53 2b10 	vmov	r2, r3, d0
 800bfcc:	4610      	mov	r0, r2
 800bfce:	4619      	mov	r1, r3
 800bfd0:	f7f4 fdc2 	bl	8000b58 <__aeabi_d2iz>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	61bb      	str	r3, [r7, #24]
	if (negitive)
 800bfd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d002      	beq.n	800bfe6 <DisplayDecimal+0x12e>
		LCD_WriteData('-');
 800bfe0:	202d      	movs	r0, #45	@ 0x2d
 800bfe2:	f7ff fd8b 	bl	800bafc <LCD_WriteData>
	int j = 0;
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	623b      	str	r3, [r7, #32]
	for (int i = logOf; i >= decimalplaces; i--)
 800bfea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfec:	61fb      	str	r3, [r7, #28]
 800bfee:	e03b      	b.n	800c068 <DisplayDecimal+0x1b0>
	{
		int place = (int)(num / pow(10, i));
 800bff0:	69f8      	ldr	r0, [r7, #28]
 800bff2:	f7f4 fa97 	bl	8000524 <__aeabi_i2d>
 800bff6:	4602      	mov	r2, r0
 800bff8:	460b      	mov	r3, r1
 800bffa:	ec43 2b11 	vmov	d1, r2, r3
 800bffe:	ed9f 0b22 	vldr	d0, [pc, #136]	@ 800c088 <DisplayDecimal+0x1d0>
 800c002:	f001 fdef 	bl	800dbe4 <pow>
 800c006:	ec53 2b10 	vmov	r2, r3, d0
 800c00a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c00e:	f7f4 fc1d 	bl	800084c <__aeabi_ddiv>
 800c012:	4602      	mov	r2, r0
 800c014:	460b      	mov	r3, r1
 800c016:	4610      	mov	r0, r2
 800c018:	4619      	mov	r1, r3
 800c01a:	f7f4 fd9d 	bl	8000b58 <__aeabi_d2iz>
 800c01e:	4603      	mov	r3, r0
 800c020:	617b      	str	r3, [r7, #20]
		int digit = place % 10;
 800c022:	697a      	ldr	r2, [r7, #20]
 800c024:	4b1a      	ldr	r3, [pc, #104]	@ (800c090 <DisplayDecimal+0x1d8>)
 800c026:	fb83 1302 	smull	r1, r3, r3, r2
 800c02a:	1099      	asrs	r1, r3, #2
 800c02c:	17d3      	asrs	r3, r2, #31
 800c02e:	1ac9      	subs	r1, r1, r3
 800c030:	460b      	mov	r3, r1
 800c032:	009b      	lsls	r3, r3, #2
 800c034:	440b      	add	r3, r1
 800c036:	005b      	lsls	r3, r3, #1
 800c038:	1ad3      	subs	r3, r2, r3
 800c03a:	613b      	str	r3, [r7, #16]
		LCD_WriteData(digit + '0');
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	3330      	adds	r3, #48	@ 0x30
 800c042:	b2db      	uxtb	r3, r3
 800c044:	4618      	mov	r0, r3
 800c046:	f7ff fd59 	bl	800bafc <LCD_WriteData>
		if (j++ < maxDigits && i == 0)
 800c04a:	6a3b      	ldr	r3, [r7, #32]
 800c04c:	1c5a      	adds	r2, r3, #1
 800c04e:	623a      	str	r2, [r7, #32]
 800c050:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c052:	429a      	cmp	r2, r3
 800c054:	dd05      	ble.n	800c062 <DisplayDecimal+0x1aa>
 800c056:	69fb      	ldr	r3, [r7, #28]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d102      	bne.n	800c062 <DisplayDecimal+0x1aa>
			LCD_WriteData('.');
 800c05c:	202e      	movs	r0, #46	@ 0x2e
 800c05e:	f7ff fd4d 	bl	800bafc <LCD_WriteData>
	for (int i = logOf; i >= decimalplaces; i--)
 800c062:	69fb      	ldr	r3, [r7, #28]
 800c064:	3b01      	subs	r3, #1
 800c066:	61fb      	str	r3, [r7, #28]
 800c068:	69fa      	ldr	r2, [r7, #28]
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	dabf      	bge.n	800bff0 <DisplayDecimal+0x138>
  __ASM volatile ("cpsie i" : : : "memory");
 800c070:	b662      	cpsie	i
}
 800c072:	bf00      	nop
	}
	__enable_irq();
}
 800c074:	bf00      	nop
 800c076:	3734      	adds	r7, #52	@ 0x34
 800c078:	46bd      	mov	sp, r7
 800c07a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c07c:	f3af 8000 	nop.w
	...
 800c08c:	40240000 	.word	0x40240000
 800c090:	66666667 	.word	0x66666667

0800c094 <tc_init>:
#include "max6675.h"
#include "stdint.h"
max6675_tc *tc_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *CS_PORT, uint16_t CS_PIN)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b086      	sub	sp, #24
 800c098:	af00      	add	r7, sp, #0
 800c09a:	60f8      	str	r0, [r7, #12]
 800c09c:	60b9      	str	r1, [r7, #8]
 800c09e:	4613      	mov	r3, r2
 800c0a0:	80fb      	strh	r3, [r7, #6]
    max6675_tc *sensor = (max6675_tc *)malloc(sizeof(max6675_tc));
 800c0a2:	2010      	movs	r0, #16
 800c0a4:	f000 fbec 	bl	800c880 <malloc>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	617b      	str	r3, [r7, #20]
    sensor->hspi = hspi;
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	68fa      	ldr	r2, [r7, #12]
 800c0b0:	60da      	str	r2, [r3, #12]
    sensor->CS_PORT = CS_PORT;
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	68ba      	ldr	r2, [r7, #8]
 800c0b6:	605a      	str	r2, [r3, #4]
    sensor->CS_PIN = CS_PIN;
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	88fa      	ldrh	r2, [r7, #6]
 800c0bc:	811a      	strh	r2, [r3, #8]
    return sensor;
 800c0be:	697b      	ldr	r3, [r7, #20]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3718      	adds	r7, #24
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <tc_readTemp>:

float tc_readTemp(max6675_tc *sensor)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b086      	sub	sp, #24
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
    uint8_t buffer[2];
    uint16_t rawValue;
    if (!sensor || !sensor->CS_PORT || !sensor->hspi)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d007      	beq.n	800c0e6 <tc_readTemp+0x1e>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	685b      	ldr	r3, [r3, #4]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d003      	beq.n	800c0e6 <tc_readTemp+0x1e>
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	68db      	ldr	r3, [r3, #12]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d102      	bne.n	800c0ec <tc_readTemp+0x24>
    {
        return 0.0f;
 800c0e6:	f04f 0300 	mov.w	r3, #0
 800c0ea:	e03b      	b.n	800c164 <tc_readTemp+0x9c>
    }
    HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_RESET);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	6858      	ldr	r0, [r3, #4]
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	891b      	ldrh	r3, [r3, #8]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	f7f7 fb10 	bl	800371c <HAL_GPIO_WritePin>
    //    HAL_Delay(1);
    if (HAL_SPI_Receive(sensor->hspi, buffer, 2, 100) != HAL_OK)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	68d8      	ldr	r0, [r3, #12]
 800c100:	f107 010c 	add.w	r1, r7, #12
 800c104:	2364      	movs	r3, #100	@ 0x64
 800c106:	2202      	movs	r2, #2
 800c108:	f7f9 f9a3 	bl	8005452 <HAL_SPI_Receive>
 800c10c:	4603      	mov	r3, r0
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d00a      	beq.n	800c128 <tc_readTemp+0x60>
    {
        HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_SET);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	6858      	ldr	r0, [r3, #4]
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	891b      	ldrh	r3, [r3, #8]
 800c11a:	2201      	movs	r2, #1
 800c11c:	4619      	mov	r1, r3
 800c11e:	f7f7 fafd 	bl	800371c <HAL_GPIO_WritePin>
        return sensor->tempCelcius;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	e01d      	b.n	800c164 <tc_readTemp+0x9c>
    }
    HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_SET);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6858      	ldr	r0, [r3, #4]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	891b      	ldrh	r3, [r3, #8]
 800c130:	2201      	movs	r2, #1
 800c132:	4619      	mov	r1, r3
 800c134:	f7f7 faf2 	bl	800371c <HAL_GPIO_WritePin>

    rawValue = (buffer[0] | (buffer[1] << 8)) >> 2;
 800c138:	7b3b      	ldrb	r3, [r7, #12]
 800c13a:	461a      	mov	r2, r3
 800c13c:	7b7b      	ldrb	r3, [r7, #13]
 800c13e:	021b      	lsls	r3, r3, #8
 800c140:	4313      	orrs	r3, r2
 800c142:	109b      	asrs	r3, r3, #2
 800c144:	82fb      	strh	r3, [r7, #22]
    float celcius = rawValue * HIGH_TEMP_C / DATA_OUTPUT_RES;
 800c146:	8afb      	ldrh	r3, [r7, #22]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	da00      	bge.n	800c14e <tc_readTemp+0x86>
 800c14c:	3303      	adds	r3, #3
 800c14e:	109b      	asrs	r3, r3, #2
 800c150:	ee07 3a90 	vmov	s15, r3
 800c154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c158:	edc7 7a04 	vstr	s15, [r7, #16]
    sensor->tempCelcius = celcius;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	693a      	ldr	r2, [r7, #16]
 800c160:	601a      	str	r2, [r3, #0]

    return celcius;
 800c162:	693b      	ldr	r3, [r7, #16]
}
 800c164:	ee07 3a90 	vmov	s15, r3
 800c168:	eeb0 0a67 	vmov.f32	s0, s15
 800c16c:	3718      	adds	r7, #24
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}

0800c172 <sign>:
#include "delay.h"
#include "main.h"
#include "save.h"
#include "run.h"
int sign(int x)
{
 800c172:	b480      	push	{r7}
 800c174:	b083      	sub	sp, #12
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
	if (x > 0)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	dd01      	ble.n	800c184 <sign+0x12>
		return 1;
 800c180:	2301      	movs	r3, #1
 800c182:	e006      	b.n	800c192 <sign+0x20>
	else if (x < 0)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2b00      	cmp	r3, #0
 800c188:	da02      	bge.n	800c190 <sign+0x1e>
		return -1;
 800c18a:	f04f 33ff 	mov.w	r3, #4294967295
 800c18e:	e000      	b.n	800c192 <sign+0x20>
	else
		return 0;
 800c190:	2300      	movs	r3, #0
}
 800c192:	4618      	mov	r0, r3
 800c194:	370c      	adds	r7, #12
 800c196:	46bd      	mov	sp, r7
 800c198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19c:	4770      	bx	lr
	...

0800c1a0 <onRotateTimeoutCallback>:
bool onRotateTimeout = false;
#define ON_ROTATE_TIMEOUT_DELAY 100
void runRotateTimeout(bool force);

void onRotateTimeoutCallback(void)
{
 800c1a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c1a4:	b086      	sub	sp, #24
 800c1a6:	af02      	add	r7, sp, #8

	if (TIM3->CNT != timeoutLast)
 800c1a8:	4b3b      	ldr	r3, [pc, #236]	@ (800c298 <onRotateTimeoutCallback+0xf8>)
 800c1aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c1ac:	4b3b      	ldr	r3, [pc, #236]	@ (800c29c <onRotateTimeoutCallback+0xfc>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d061      	beq.n	800c278 <onRotateTimeoutCallback+0xd8>
	{
		long delta = ((long)TIM3->CNT - (long)timeoutLast);
 800c1b4:	4b38      	ldr	r3, [pc, #224]	@ (800c298 <onRotateTimeoutCallback+0xf8>)
 800c1b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	4b38      	ldr	r3, [pc, #224]	@ (800c29c <onRotateTimeoutCallback+0xfc>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	1ad3      	subs	r3, r2, r3
 800c1c0:	60fb      	str	r3, [r7, #12]
		long deltaABS = abs((long)TIM3->CNT - (long)timeoutLast);
 800c1c2:	4b35      	ldr	r3, [pc, #212]	@ (800c298 <onRotateTimeoutCallback+0xf8>)
 800c1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	4b34      	ldr	r3, [pc, #208]	@ (800c29c <onRotateTimeoutCallback+0xfc>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	1ad3      	subs	r3, r2, r3
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	bfb8      	it	lt
 800c1d2:	425b      	neglt	r3, r3
 800c1d4:	60bb      	str	r3, [r7, #8]
		int direction = sign(delta);
 800c1d6:	68f8      	ldr	r0, [r7, #12]
 800c1d8:	f7ff ffcb 	bl	800c172 <sign>
 800c1dc:	6078      	str	r0, [r7, #4]
		delta = direction * fmin(deltaABS, TIM3->ARR - deltaABS);
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f7f4 f9a0 	bl	8000524 <__aeabi_i2d>
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	460d      	mov	r5, r1
 800c1e8:	68b8      	ldr	r0, [r7, #8]
 800c1ea:	f7f4 f99b 	bl	8000524 <__aeabi_i2d>
 800c1ee:	4680      	mov	r8, r0
 800c1f0:	4689      	mov	r9, r1
 800c1f2:	4b29      	ldr	r3, [pc, #164]	@ (800c298 <onRotateTimeoutCallback+0xf8>)
 800c1f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1f6:	68bb      	ldr	r3, [r7, #8]
 800c1f8:	1ad3      	subs	r3, r2, r3
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f7f4 f982 	bl	8000504 <__aeabi_ui2d>
 800c200:	4602      	mov	r2, r0
 800c202:	460b      	mov	r3, r1
 800c204:	ec43 2b11 	vmov	d1, r2, r3
 800c208:	ec49 8b10 	vmov	d0, r8, r9
 800c20c:	f001 fd70 	bl	800dcf0 <fmin>
 800c210:	ec53 2b10 	vmov	r2, r3, d0
 800c214:	4620      	mov	r0, r4
 800c216:	4629      	mov	r1, r5
 800c218:	f7f4 f9ee 	bl	80005f8 <__aeabi_dmul>
 800c21c:	4602      	mov	r2, r0
 800c21e:	460b      	mov	r3, r1
 800c220:	4610      	mov	r0, r2
 800c222:	4619      	mov	r1, r3
 800c224:	f7f4 fc98 	bl	8000b58 <__aeabi_d2iz>
 800c228:	4603      	mov	r3, r0
 800c22a:	60fb      	str	r3, [r7, #12]
		DisplayNumber(delta, 1, 7, 0, 4);
 800c22c:	2304      	movs	r3, #4
 800c22e:	9300      	str	r3, [sp, #0]
 800c230:	2300      	movs	r3, #0
 800c232:	2207      	movs	r2, #7
 800c234:	2101      	movs	r1, #1
 800c236:	68f8      	ldr	r0, [r7, #12]
 800c238:	f7ff fdc6 	bl	800bdc8 <DisplayNumber>

		timeoutLast = TIM3->CNT;
 800c23c:	4b16      	ldr	r3, [pc, #88]	@ (800c298 <onRotateTimeoutCallback+0xf8>)
 800c23e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c240:	4a16      	ldr	r2, [pc, #88]	@ (800c29c <onRotateTimeoutCallback+0xfc>)
 800c242:	6013      	str	r3, [r2, #0]
		controllerData.desiredTemperature += (float)(delta) / 10.0f;
 800c244:	4b16      	ldr	r3, [pc, #88]	@ (800c2a0 <onRotateTimeoutCallback+0x100>)
 800c246:	ed93 7a00 	vldr	s14, [r3]
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	ee07 3a90 	vmov	s15, r3
 800c250:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c254:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 800c258:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800c25c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c260:	4b0f      	ldr	r3, [pc, #60]	@ (800c2a0 <onRotateTimeoutCallback+0x100>)
 800c262:	edc3 7a00 	vstr	s15, [r3]
		save();
 800c266:	f000 f8d5 	bl	800c414 <save>
		runRotateTimeout(true);
 800c26a:	2001      	movs	r0, #1
 800c26c:	f000 f81c 	bl	800c2a8 <runRotateTimeout>
		onRotateTimeout = true;
 800c270:	4b0c      	ldr	r3, [pc, #48]	@ (800c2a4 <onRotateTimeoutCallback+0x104>)
 800c272:	2201      	movs	r2, #1
 800c274:	701a      	strb	r2, [r3, #0]
	else
	{
		onRotateTimeout = false;
		DisplayNumber(0, 1, 7, 0, 4);
	}
}
 800c276:	e00a      	b.n	800c28e <onRotateTimeoutCallback+0xee>
		onRotateTimeout = false;
 800c278:	4b0a      	ldr	r3, [pc, #40]	@ (800c2a4 <onRotateTimeoutCallback+0x104>)
 800c27a:	2200      	movs	r2, #0
 800c27c:	701a      	strb	r2, [r3, #0]
		DisplayNumber(0, 1, 7, 0, 4);
 800c27e:	2304      	movs	r3, #4
 800c280:	9300      	str	r3, [sp, #0]
 800c282:	2300      	movs	r3, #0
 800c284:	2207      	movs	r2, #7
 800c286:	2101      	movs	r1, #1
 800c288:	2000      	movs	r0, #0
 800c28a:	f7ff fd9d 	bl	800bdc8 <DisplayNumber>
}
 800c28e:	bf00      	nop
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c298:	40000400 	.word	0x40000400
 800c29c:	2000000c 	.word	0x2000000c
 800c2a0:	200012b0 	.word	0x200012b0
 800c2a4:	200012a0 	.word	0x200012a0

0800c2a8 <runRotateTimeout>:
void runRotateTimeout(bool force)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b082      	sub	sp, #8
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	71fb      	strb	r3, [r7, #7]
	if (!force && onRotateTimeout)
 800c2b2:	79fb      	ldrb	r3, [r7, #7]
 800c2b4:	f083 0301 	eor.w	r3, r3, #1
 800c2b8:	b2db      	uxtb	r3, r3
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d003      	beq.n	800c2c6 <runRotateTimeout+0x1e>
 800c2be:	4b0a      	ldr	r3, [pc, #40]	@ (800c2e8 <runRotateTimeout+0x40>)
 800c2c0:	781b      	ldrb	r3, [r3, #0]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d10b      	bne.n	800c2de <runRotateTimeout+0x36>
		return;
	onRotateTimeout = true;
 800c2c6:	4b08      	ldr	r3, [pc, #32]	@ (800c2e8 <runRotateTimeout+0x40>)
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	701a      	strb	r2, [r3, #0]
	timeoutLast = TIM3->CNT;
 800c2cc:	4b07      	ldr	r3, [pc, #28]	@ (800c2ec <runRotateTimeout+0x44>)
 800c2ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2d0:	4a07      	ldr	r2, [pc, #28]	@ (800c2f0 <runRotateTimeout+0x48>)
 800c2d2:	6013      	str	r3, [r2, #0]
	runTimeout(onRotateTimeoutCallback, ON_ROTATE_TIMEOUT_DELAY);
 800c2d4:	2164      	movs	r1, #100	@ 0x64
 800c2d6:	4807      	ldr	r0, [pc, #28]	@ (800c2f4 <runRotateTimeout+0x4c>)
 800c2d8:	f7ff f82a 	bl	800b330 <runTimeout>
 800c2dc:	e000      	b.n	800c2e0 <runRotateTimeout+0x38>
		return;
 800c2de:	bf00      	nop
}
 800c2e0:	3708      	adds	r7, #8
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	200012a0 	.word	0x200012a0
 800c2ec:	40000400 	.word	0x40000400
 800c2f0:	2000000c 	.word	0x2000000c
 800c2f4:	0800c1a1 	.word	0x0800c1a1

0800c2f8 <onRotate>:
void onRotate(int16_t cnt, uint32_t counting_down)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b0ba      	sub	sp, #232	@ 0xe8
 800c2fc:	af02      	add	r7, sp, #8
 800c2fe:	4603      	mov	r3, r0
 800c300:	6039      	str	r1, [r7, #0]
 800c302:	80fb      	strh	r3, [r7, #6]
	int16_t delta = (int16_t)(cnt - last);
 800c304:	88fa      	ldrh	r2, [r7, #6]
 800c306:	4b23      	ldr	r3, [pc, #140]	@ (800c394 <onRotate+0x9c>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	1ad3      	subs	r3, r2, r3
 800c30e:	b29b      	uxth	r3, r3
 800c310:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	if (counting_down && delta > 0)
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d012      	beq.n	800c340 <onRotate+0x48>
 800c31a:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 800c31e:	2b00      	cmp	r3, #0
 800c320:	dd0e      	ble.n	800c340 <onRotate+0x48>
	{
		delta -= (getTimer3Instance().ARR + 1);
 800c322:	f107 030c 	add.w	r3, r7, #12
 800c326:	4618      	mov	r0, r3
 800c328:	f7f4 fe24 	bl	8000f74 <getTimer3Instance>
 800c32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c32e:	3301      	adds	r3, #1
 800c330:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 800c334:	b29b      	uxth	r3, r3
 800c336:	1ad3      	subs	r3, r2, r3
 800c338:	b29b      	uxth	r3, r3
 800c33a:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
 800c33e:	e015      	b.n	800c36c <onRotate+0x74>
	}
	else if (!counting_down && delta < 0)
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d112      	bne.n	800c36c <onRotate+0x74>
 800c346:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	da0e      	bge.n	800c36c <onRotate+0x74>
	{
		delta += (getTimer3Instance().ARR + 1);
 800c34e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800c352:	4618      	mov	r0, r3
 800c354:	f7f4 fe0e 	bl	8000f74 <getTimer3Instance>
 800c358:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c35c:	3301      	adds	r3, #1
 800c35e:	b29a      	uxth	r2, r3
 800c360:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 800c364:	4413      	add	r3, r2
 800c366:	b29b      	uxth	r3, r3
 800c368:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	}
	last = cnt;
 800c36c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c370:	4a08      	ldr	r2, [pc, #32]	@ (800c394 <onRotate+0x9c>)
 800c372:	6013      	str	r3, [r2, #0]
	DisplayNumber((int)cnt, 1, 12, 0, 4);
 800c374:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800c378:	2304      	movs	r3, #4
 800c37a:	9300      	str	r3, [sp, #0]
 800c37c:	2300      	movs	r3, #0
 800c37e:	220c      	movs	r2, #12
 800c380:	2101      	movs	r1, #1
 800c382:	f7ff fd21 	bl	800bdc8 <DisplayNumber>
	runRotateTimeout(false);
 800c386:	2000      	movs	r0, #0
 800c388:	f7ff ff8e 	bl	800c2a8 <runRotateTimeout>
}
 800c38c:	bf00      	nop
 800c38e:	37e0      	adds	r7, #224	@ 0xe0
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}
 800c394:	2000129c 	.word	0x2000129c

0800c398 <onWrap>:
void onWrap(uint32_t counting_down)
{
 800c398:	b480      	push	{r7}
 800c39a:	b083      	sub	sp, #12
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
}
 800c3a0:	bf00      	nop
 800c3a2:	370c      	adds	r7, #12
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr

0800c3ac <onRotaryPressTimeoutCallback>:
uint8_t buttonState = 0;
bool pressTimeOut = false;
void onRotaryPressTimeoutCallback(void)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b082      	sub	sp, #8
 800c3b0:	af02      	add	r7, sp, #8
	buttonState ^= 1;
 800c3b2:	4b0b      	ldr	r3, [pc, #44]	@ (800c3e0 <onRotaryPressTimeoutCallback+0x34>)
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	f083 0301 	eor.w	r3, r3, #1
 800c3ba:	b2da      	uxtb	r2, r3
 800c3bc:	4b08      	ldr	r3, [pc, #32]	@ (800c3e0 <onRotaryPressTimeoutCallback+0x34>)
 800c3be:	701a      	strb	r2, [r3, #0]
	DisplayNumber(buttonState, 0, 4, 0, 1);
 800c3c0:	4b07      	ldr	r3, [pc, #28]	@ (800c3e0 <onRotaryPressTimeoutCallback+0x34>)
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	9300      	str	r3, [sp, #0]
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	2204      	movs	r2, #4
 800c3ce:	2100      	movs	r1, #0
 800c3d0:	f7ff fcfa 	bl	800bdc8 <DisplayNumber>
	pressTimeOut = false;
 800c3d4:	4b03      	ldr	r3, [pc, #12]	@ (800c3e4 <onRotaryPressTimeoutCallback+0x38>)
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	701a      	strb	r2, [r3, #0]
}
 800c3da:	bf00      	nop
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	bd80      	pop	{r7, pc}
 800c3e0:	200012a1 	.word	0x200012a1
 800c3e4:	200012a2 	.word	0x200012a2

0800c3e8 <onRotaryPress>:
void onRotaryPress()
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	af00      	add	r7, sp, #0
	if (pressTimeOut)
 800c3ec:	4b07      	ldr	r3, [pc, #28]	@ (800c40c <onRotaryPress+0x24>)
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d108      	bne.n	800c406 <onRotaryPress+0x1e>
		return;
	pressTimeOut = true;
 800c3f4:	4b05      	ldr	r3, [pc, #20]	@ (800c40c <onRotaryPress+0x24>)
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	701a      	strb	r2, [r3, #0]
	runTimeout(onRotaryPressTimeoutCallback, 1000);
 800c3fa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c3fe:	4804      	ldr	r0, [pc, #16]	@ (800c410 <onRotaryPress+0x28>)
 800c400:	f7fe ff96 	bl	800b330 <runTimeout>
 800c404:	e000      	b.n	800c408 <onRotaryPress+0x20>
		return;
 800c406:	bf00      	nop

	// buttonState ^=1;
	// char *buttonString = (buttonState) ? "Button State, 1" : "Button State, 0";
	// //		Write_String_Sector_LCD(4, clearSector);
	// Write_String_Sector_LCD(4, buttonString);
}
 800c408:	bd80      	pop	{r7, pc}
 800c40a:	bf00      	nop
 800c40c:	200012a2 	.word	0x200012a2
 800c410:	0800c3ad 	.word	0x0800c3ad

0800c414 <save>:
#include "stm32l476xx.h"
#include "sd_functions.h"
volatile bool need_save = false;
volatile bool need_log = false;
void save()
{
 800c414:	b480      	push	{r7}
 800c416:	af00      	add	r7, sp, #0
	need_save = true;
 800c418:	4b03      	ldr	r3, [pc, #12]	@ (800c428 <save+0x14>)
 800c41a:	2201      	movs	r2, #1
 800c41c:	701a      	strb	r2, [r3, #0]
}
 800c41e:	bf00      	nop
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr
 800c428:	200012a3 	.word	0x200012a3

0800c42c <log>:
void log()
{
 800c42c:	b480      	push	{r7}
 800c42e:	af00      	add	r7, sp, #0
	need_log = true;
 800c430:	4b03      	ldr	r3, [pc, #12]	@ (800c440 <log+0x14>)
 800c432:	2201      	movs	r2, #1
 800c434:	701a      	strb	r2, [r3, #0]
}
 800c436:	bf00      	nop
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr
 800c440:	200012a4 	.word	0x200012a4

0800c444 <threeTenthSeconds>:
max6675_tc *thermoSPI2;
max6675_tc *thermoSPI3;
struct ControllerData controllerData;
int tick = 1;
void threeTenthSeconds(void)
{
 800c444:	b5b0      	push	{r4, r5, r7, lr}
 800c446:	b084      	sub	sp, #16
 800c448:	af00      	add	r7, sp, #0
	float tempSPI2 = tc_readTemp(thermoSPI2);
 800c44a:	4b2a      	ldr	r3, [pc, #168]	@ (800c4f4 <threeTenthSeconds+0xb0>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	4618      	mov	r0, r3
 800c450:	f7ff fe3a 	bl	800c0c8 <tc_readTemp>
 800c454:	ed87 0a03 	vstr	s0, [r7, #12]
	float tempSPI3 = tc_readTemp(thermoSPI3);
 800c458:	4b27      	ldr	r3, [pc, #156]	@ (800c4f8 <threeTenthSeconds+0xb4>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4618      	mov	r0, r3
 800c45e:	f7ff fe33 	bl	800c0c8 <tc_readTemp>
 800c462:	ed87 0a02 	vstr	s0, [r7, #8]
	controllerData.t1 = tempSPI2;
 800c466:	4a25      	ldr	r2, [pc, #148]	@ (800c4fc <threeTenthSeconds+0xb8>)
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6053      	str	r3, [r2, #4]
	controllerData.t2 = tempSPI3;
 800c46c:	4a23      	ldr	r2, [pc, #140]	@ (800c4fc <threeTenthSeconds+0xb8>)
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	6093      	str	r3, [r2, #8]
	// int voltsADC3 = 5.0f * (float)(value_adc) / 4096.0f;
	DisplayDecimal(tempSPI2, 0, 0, 0, 4);
 800c472:	68f8      	ldr	r0, [r7, #12]
 800c474:	f7f4 f868 	bl	8000548 <__aeabi_f2d>
 800c478:	4604      	mov	r4, r0
 800c47a:	460d      	mov	r5, r1
 800c47c:	2304      	movs	r3, #4
 800c47e:	2200      	movs	r2, #0
 800c480:	2100      	movs	r1, #0
 800c482:	2000      	movs	r0, #0
 800c484:	ec45 4b10 	vmov	d0, r4, r5
 800c488:	f7ff fd16 	bl	800beb8 <DisplayDecimal>
	DisplayDecimal(tempSPI3, 1, 0, 0, 4);
 800c48c:	68b8      	ldr	r0, [r7, #8]
 800c48e:	f7f4 f85b 	bl	8000548 <__aeabi_f2d>
 800c492:	4604      	mov	r4, r0
 800c494:	460d      	mov	r5, r1
 800c496:	2304      	movs	r3, #4
 800c498:	2200      	movs	r2, #0
 800c49a:	2100      	movs	r1, #0
 800c49c:	2001      	movs	r0, #1
 800c49e:	ec45 4b10 	vmov	d0, r4, r5
 800c4a2:	f7ff fd09 	bl	800beb8 <DisplayDecimal>
	float flowRate = getFlowRateGPS();
 800c4a6:	f7ff f81f 	bl	800b4e8 <getFlowRateGPS>
 800c4aa:	ed87 0a01 	vstr	s0, [r7, #4]
	DisplayDecimal(flowRate, 0, 5, 0, 6);
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f7f4 f84a 	bl	8000548 <__aeabi_f2d>
 800c4b4:	4604      	mov	r4, r0
 800c4b6:	460d      	mov	r5, r1
 800c4b8:	2306      	movs	r3, #6
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	2105      	movs	r1, #5
 800c4be:	2000      	movs	r0, #0
 800c4c0:	ec45 4b10 	vmov	d0, r4, r5
 800c4c4:	f7ff fcf8 	bl	800beb8 <DisplayDecimal>
	DisplayDecimal(controllerData.desiredTemperature, 0, 12, 0, 4);
 800c4c8:	4b0c      	ldr	r3, [pc, #48]	@ (800c4fc <threeTenthSeconds+0xb8>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7f4 f83b 	bl	8000548 <__aeabi_f2d>
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	460d      	mov	r5, r1
 800c4d6:	2304      	movs	r3, #4
 800c4d8:	2200      	movs	r2, #0
 800c4da:	210c      	movs	r1, #12
 800c4dc:	2000      	movs	r0, #0
 800c4de:	ec45 4b10 	vmov	d0, r4, r5
 800c4e2:	f7ff fce9 	bl	800beb8 <DisplayDecimal>
	log();
 800c4e6:	f7ff ffa1 	bl	800c42c <log>
}
 800c4ea:	bf00      	nop
 800c4ec:	3710      	adds	r7, #16
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bdb0      	pop	{r4, r5, r7, pc}
 800c4f2:	bf00      	nop
 800c4f4:	200012a8 	.word	0x200012a8
 800c4f8:	200012ac 	.word	0x200012ac
 800c4fc:	200012b0 	.word	0x200012b0

0800c500 <run>:

void run()
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
	printf("\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r");
 800c506:	4838      	ldr	r0, [pc, #224]	@ (800c5e8 <run+0xe8>)
 800c508:	f000 fb3a 	bl	800cb80 <iprintf>
	// Initial wait for I2C and LCD to be ready

	HAL_Delay(100);
 800c50c:	2064      	movs	r0, #100	@ 0x64
 800c50e:	f7f6 fc15 	bl	8002d3c <HAL_Delay>
	initFlowSensor();
 800c512:	f7ff f827 	bl	800b564 <initFlowSensor>
	// HAL_ADC_Start_DMA(&hadc3, (uint32_t *)&value_adc, 1);
	HAL_Delay(20);
 800c516:	2014      	movs	r0, #20
 800c518:	f7f6 fc10 	bl	8002d3c <HAL_Delay>
	//
	//	// Initialize LCD once
	lcd_init();
 800c51c:	f7ff fb48 	bl	800bbb0 <lcd_init>
	HAL_Delay(20); // Wait after init
 800c520:	2014      	movs	r0, #20
 800c522:	f7f6 fc0b 	bl	8002d3c <HAL_Delay>
	// sd_send_initial_dummy_clocks();
	thermoSPI2 = tc_init(&hspi2, spi_cn2_GPIO_Port, spi_cn2_Pin);
 800c526:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c52a:	4930      	ldr	r1, [pc, #192]	@ (800c5ec <run+0xec>)
 800c52c:	4830      	ldr	r0, [pc, #192]	@ (800c5f0 <run+0xf0>)
 800c52e:	f7ff fdb1 	bl	800c094 <tc_init>
 800c532:	4603      	mov	r3, r0
 800c534:	4a2f      	ldr	r2, [pc, #188]	@ (800c5f4 <run+0xf4>)
 800c536:	6013      	str	r3, [r2, #0]
	thermoSPI3 = tc_init(&hspi3, spi_cn3_GPIO_Port, spi_cn3_Pin);
 800c538:	2204      	movs	r2, #4
 800c53a:	492f      	ldr	r1, [pc, #188]	@ (800c5f8 <run+0xf8>)
 800c53c:	482f      	ldr	r0, [pc, #188]	@ (800c5fc <run+0xfc>)
 800c53e:	f7ff fda9 	bl	800c094 <tc_init>
 800c542:	4603      	mov	r3, r0
 800c544:	4a2e      	ldr	r2, [pc, #184]	@ (800c600 <run+0x100>)
 800c546:	6013      	str	r3, [r2, #0]
	int fr = sd_mount();
 800c548:	f7f5 fac6 	bl	8001ad8 <sd_mount>
 800c54c:	6078      	str	r0, [r7, #4]
	printf("sd_mount -> %d\r\n", fr);
 800c54e:	6879      	ldr	r1, [r7, #4]
 800c550:	482c      	ldr	r0, [pc, #176]	@ (800c604 <run+0x104>)
 800c552:	f000 fb15 	bl	800cb80 <iprintf>
	if (fr != FR_OK)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d003      	beq.n	800c564 <run+0x64>
	{
		printf("Mount failed\n");
 800c55c:	482a      	ldr	r0, [pc, #168]	@ (800c608 <run+0x108>)
 800c55e:	f000 fb77 	bl	800cc50 <puts>
		return;
 800c562:	e03e      	b.n	800c5e2 <run+0xe2>
	}
	bool success = loadControllerDataSD(CONTROLLER_DATA_PATH, &controllerData);
 800c564:	4929      	ldr	r1, [pc, #164]	@ (800c60c <run+0x10c>)
 800c566:	482a      	ldr	r0, [pc, #168]	@ (800c610 <run+0x110>)
 800c568:	f000 f8cc 	bl	800c704 <loadControllerDataSD>
 800c56c:	4603      	mov	r3, r0
 800c56e:	70fb      	strb	r3, [r7, #3]
	if (!success)
 800c570:	78fb      	ldrb	r3, [r7, #3]
 800c572:	f083 0301 	eor.w	r3, r3, #1
 800c576:	b2db      	uxtb	r3, r3
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d002      	beq.n	800c582 <run+0x82>

		controllerData.desiredTemperature = 48.8f;
 800c57c:	4b23      	ldr	r3, [pc, #140]	@ (800c60c <run+0x10c>)
 800c57e:	4a25      	ldr	r2, [pc, #148]	@ (800c614 <run+0x114>)
 800c580:	601a      	str	r2, [r3, #0]
	//
	//	// Clear display and home cursor
	//	HAL_Delay(2);		// Clear needs > 1.5ms
	// LCD_WriteCommand(0xF, 1);

	Write_String_Sector_LCD(0, "Tempature");
 800c582:	4925      	ldr	r1, [pc, #148]	@ (800c618 <run+0x118>)
 800c584:	2000      	movs	r0, #0
 800c586:	f7ff fbfe 	bl	800bd86 <Write_String_Sector_LCD>
	Write_String_Sector_LCD(4, "Sensors");
 800c58a:	4924      	ldr	r1, [pc, #144]	@ (800c61c <run+0x11c>)
 800c58c:	2004      	movs	r0, #4
 800c58e:	f7ff fbfa 	bl	800bd86 <Write_String_Sector_LCD>
	HAL_Delay(2000);
 800c592:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800c596:	f7f6 fbd1 	bl	8002d3c <HAL_Delay>
	Clear_Display();
 800c59a:	f7ff fbad 	bl	800bcf8 <Clear_Display>
	// WriteStringAt(success ? "true " : "false", 0, 6);

	// test();
	runInterval(threeTenthSeconds, 300);
 800c59e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800c5a2:	481f      	ldr	r0, [pc, #124]	@ (800c620 <run+0x120>)
 800c5a4:	f7fe feb4 	bl	800b310 <runInterval>

	while (1)
	{
		if (need_save)
 800c5a8:	4b1e      	ldr	r3, [pc, #120]	@ (800c624 <run+0x124>)
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	b2db      	uxtb	r3, r3
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d008      	beq.n	800c5c4 <run+0xc4>
		{

			bool result = saveControllerDataSD(CONTROLLER_DATA_PATH, &controllerData);
 800c5b2:	4916      	ldr	r1, [pc, #88]	@ (800c60c <run+0x10c>)
 800c5b4:	4816      	ldr	r0, [pc, #88]	@ (800c610 <run+0x110>)
 800c5b6:	f000 f83b 	bl	800c630 <saveControllerDataSD>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	70bb      	strb	r3, [r7, #2]
			// WriteStringAt(result ? "true " : "false", 0, 6);
			need_save = false;
 800c5be:	4b19      	ldr	r3, [pc, #100]	@ (800c624 <run+0x124>)
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	701a      	strb	r2, [r3, #0]
		}
		if (need_log)
 800c5c4:	4b18      	ldr	r3, [pc, #96]	@ (800c628 <run+0x128>)
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d0ec      	beq.n	800c5a8 <run+0xa8>
		{
			bool result = appendControllerDataSD(CONTROLLER_LOG_PATH, &controllerData);
 800c5ce:	490f      	ldr	r1, [pc, #60]	@ (800c60c <run+0x10c>)
 800c5d0:	4816      	ldr	r0, [pc, #88]	@ (800c62c <run+0x12c>)
 800c5d2:	f000 f8e7 	bl	800c7a4 <appendControllerDataSD>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	707b      	strb	r3, [r7, #1]
			// WriteStringAt(result ? "true " : "false", 0, 6);
			need_log = false;
 800c5da:	4b13      	ldr	r3, [pc, #76]	@ (800c628 <run+0x128>)
 800c5dc:	2200      	movs	r2, #0
 800c5de:	701a      	strb	r2, [r3, #0]
		if (need_save)
 800c5e0:	e7e2      	b.n	800c5a8 <run+0xa8>
		// }
		// if (cacheLCD.string[31] == charCurrent)
		// 	charCurrent++;
		// LCD_WriteData(charCurrent);
	}
}
 800c5e2:	3708      	adds	r7, #8
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	0800f474 	.word	0x0800f474
 800c5ec:	48000400 	.word	0x48000400
 800c5f0:	20000140 	.word	0x20000140
 800c5f4:	200012a8 	.word	0x200012a8
 800c5f8:	48000c00 	.word	0x48000c00
 800c5fc:	200001a4 	.word	0x200001a4
 800c600:	200012ac 	.word	0x200012ac
 800c604:	0800f4a0 	.word	0x0800f4a0
 800c608:	0800f4b4 	.word	0x0800f4b4
 800c60c:	200012b0 	.word	0x200012b0
 800c610:	0800f4c4 	.word	0x0800f4c4
 800c614:	42433333 	.word	0x42433333
 800c618:	0800f4dc 	.word	0x0800f4dc
 800c61c:	0800f4e8 	.word	0x0800f4e8
 800c620:	0800c445 	.word	0x0800c445
 800c624:	200012a3 	.word	0x200012a3
 800c628:	200012a4 	.word	0x200012a4
 800c62c:	0800f4f0 	.word	0x0800f4f0

0800c630 <saveControllerDataSD>:
	testnumber++;
	//	fr = sd_unmount();
	//	printf("sd_unmount -> %d\r\n", fr);
}
bool saveControllerDataSD(const char *path, const struct ControllerData *data)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 800c636:	af00      	add	r7, sp, #0
 800c638:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c63c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800c640:	6018      	str	r0, [r3, #0]
 800c642:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c646:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800c64a:	6019      	str	r1, [r3, #0]

	printf("writing COntrollerData:\r\n");
 800c64c:	482b      	ldr	r0, [pc, #172]	@ (800c6fc <saveControllerDataSD+0xcc>)
 800c64e:	f000 faff 	bl	800cc50 <puts>
	// return true;
	// if (!sd_mount())
	// 	return false;
	FIL file;
	UINT bw;
	FRESULT res = f_open(&file, path, FA_CREATE_ALWAYS | FA_WRITE);
 800c652:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c656:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800c65a:	f107 000c 	add.w	r0, r7, #12
 800c65e:	220a      	movs	r2, #10
 800c660:	6819      	ldr	r1, [r3, #0]
 800c662:	f7fd fd13 	bl	800a08c <f_open>
 800c666:	4603      	mov	r3, r0
 800c668:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (res != FR_OK)
 800c66c:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800c670:	2b00      	cmp	r3, #0
 800c672:	d007      	beq.n	800c684 <saveControllerDataSD+0x54>
		return res;
 800c674:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800c678:	2b00      	cmp	r3, #0
 800c67a:	bf14      	ite	ne
 800c67c:	2301      	movne	r3, #1
 800c67e:	2300      	moveq	r3, #0
 800c680:	b2db      	uxtb	r3, r3
 800c682:	e036      	b.n	800c6f2 <saveControllerDataSD+0xc2>

	res = f_write(&file, data, sizeof(struct ControllerData), &bw);
 800c684:	f107 0308 	add.w	r3, r7, #8
 800c688:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800c68c:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 800c690:	f107 000c 	add.w	r0, r7, #12
 800c694:	220c      	movs	r2, #12
 800c696:	6809      	ldr	r1, [r1, #0]
 800c698:	f7fe f801 	bl	800a69e <f_write>
 800c69c:	4603      	mov	r3, r0
 800c69e:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	f_sync(&file);
 800c6a2:	f107 030c 	add.w	r3, r7, #12
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f7fe f96e 	bl	800a988 <f_sync>
	f_close(&file);
 800c6ac:	f107 030c 	add.w	r3, r7, #12
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	f7fe f9e7 	bl	800aa84 <f_close>
	printf("Write %u bytes to %s\r\n", bw, path);
 800c6b6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c6ba:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800c6be:	6819      	ldr	r1, [r3, #0]
 800c6c0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c6c4:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800c6c8:	681a      	ldr	r2, [r3, #0]
 800c6ca:	480d      	ldr	r0, [pc, #52]	@ (800c700 <saveControllerDataSD+0xd0>)
 800c6cc:	f000 fa58 	bl	800cb80 <iprintf>
	//	if (!sd_unmount())
	//				return false;
	return (res == FR_OK && bw == sizeof(struct ControllerData)) ? true : false;
 800c6d0:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d108      	bne.n	800c6ea <saveControllerDataSD+0xba>
 800c6d8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c6dc:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	2b0c      	cmp	r3, #12
 800c6e4:	d101      	bne.n	800c6ea <saveControllerDataSD+0xba>
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	e000      	b.n	800c6ec <saveControllerDataSD+0xbc>
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	f003 0301 	and.w	r3, r3, #1
 800c6f0:	b2db      	uxtb	r3, r3
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bd80      	pop	{r7, pc}
 800c6fc:	0800f570 	.word	0x0800f570
 800c700:	0800f58c 	.word	0x0800f58c

0800c704 <loadControllerDataSD>:

bool loadControllerDataSD(const char *path, struct ControllerData *out)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 800c70a:	af00      	add	r7, sp, #0
 800c70c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c710:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800c714:	6018      	str	r0, [r3, #0]
 800c716:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c71a:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800c71e:	6019      	str	r1, [r3, #0]
	// if (!sd_mount())
	// 	return false;

	FIL f;
	UINT rd = 0;
 800c720:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c724:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800c728:	2200      	movs	r2, #0
 800c72a:	601a      	str	r2, [r3, #0]
	FRESULT fr = f_open(&f, path, FA_READ);
 800c72c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c730:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800c734:	f107 000c 	add.w	r0, r7, #12
 800c738:	2201      	movs	r2, #1
 800c73a:	6819      	ldr	r1, [r3, #0]
 800c73c:	f7fd fca6 	bl	800a08c <f_open>
 800c740:	4603      	mov	r3, r0
 800c742:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (fr == FR_OK)
 800c746:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d113      	bne.n	800c776 <loadControllerDataSD+0x72>
	{
		fr = f_read(&f, out, sizeof(*out), &rd);
 800c74e:	f107 0308 	add.w	r3, r7, #8
 800c752:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800c756:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 800c75a:	f107 000c 	add.w	r0, r7, #12
 800c75e:	220c      	movs	r2, #12
 800c760:	6809      	ldr	r1, [r1, #0]
 800c762:	f7fd fe5d 	bl	800a420 <f_read>
 800c766:	4603      	mov	r3, r0
 800c768:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
		f_close(&f);
 800c76c:	f107 030c 	add.w	r3, r7, #12
 800c770:	4618      	mov	r0, r3
 800c772:	f7fe f987 	bl	800aa84 <f_close>
	}
	// sd_unmount();
	return (fr == FR_OK && rd == sizeof(*out));
 800c776:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d108      	bne.n	800c790 <loadControllerDataSD+0x8c>
 800c77e:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800c782:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	2b0c      	cmp	r3, #12
 800c78a:	d101      	bne.n	800c790 <loadControllerDataSD+0x8c>
 800c78c:	2301      	movs	r3, #1
 800c78e:	e000      	b.n	800c792 <loadControllerDataSD+0x8e>
 800c790:	2300      	movs	r3, #0
 800c792:	f003 0301 	and.w	r3, r3, #1
 800c796:	b2db      	uxtb	r3, r3
	return false;
}
 800c798:	4618      	mov	r0, r3
 800c79a:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}
	...

0800c7a4 <appendControllerDataSD>:
uint32_t logId = 0;
bool appendControllerDataSD(const char *path, const struct ControllerData *data)
{
 800c7a4:	b590      	push	{r4, r7, lr}
 800c7a6:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
 800c7aa:	af04      	add	r7, sp, #16
 800c7ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c7b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800c7b4:	6018      	str	r0, [r3, #0]
 800c7b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c7ba:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c7be:	6019      	str	r1, [r3, #0]
	//	 if (!sd_mount())
	//	 	return false;
	char printBuffer[500];
	sprintf(printBuffer, "=============\n\rLogID: %d\n\rD: %d\n\rT1: %d\n\rT2: %d\n\rE: %d\n\r============\n\r", logId++, (int)data->desiredTemperature, (int)data->t1, (int)data->t2, (int)(data->t1 - data->t2));
 800c7c0:	4b2d      	ldr	r3, [pc, #180]	@ (800c878 <appendControllerDataSD+0xd4>)
 800c7c2:	681a      	ldr	r2, [r3, #0]
 800c7c4:	1c53      	adds	r3, r2, #1
 800c7c6:	492c      	ldr	r1, [pc, #176]	@ (800c878 <appendControllerDataSD+0xd4>)
 800c7c8:	600b      	str	r3, [r1, #0]
 800c7ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c7ce:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	edd3 7a00 	vldr	s15, [r3]
 800c7d8:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800c7dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c7e0:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	edd3 7a01 	vldr	s15, [r3, #4]
 800c7ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c7ee:	ee17 1a90 	vmov	r1, s15
 800c7f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c7f6:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	edd3 7a02 	vldr	s15, [r3, #8]
 800c800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c804:	ee17 4a90 	vmov	r4, s15
 800c808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c80c:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	ed93 7a01 	vldr	s14, [r3, #4]
 800c816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c81a:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	edd3 7a02 	vldr	s15, [r3, #8]
 800c824:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c828:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c82c:	ee17 3a90 	vmov	r3, s15
 800c830:	f107 0008 	add.w	r0, r7, #8
 800c834:	9302      	str	r3, [sp, #8]
 800c836:	9401      	str	r4, [sp, #4]
 800c838:	9100      	str	r1, [sp, #0]
 800c83a:	ee16 3a90 	vmov	r3, s13
 800c83e:	490f      	ldr	r1, [pc, #60]	@ (800c87c <appendControllerDataSD+0xd8>)
 800c840:	f000 fa0e 	bl	800cc60 <siprintf>
	FRESULT st = sd_append_file(path, printBuffer);
 800c844:	f107 0208 	add.w	r2, r7, #8
 800c848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800c84c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800c850:	4611      	mov	r1, r2
 800c852:	6818      	ldr	r0, [r3, #0]
 800c854:	f7f5 f9d4 	bl	8001c00 <sd_append_file>
 800c858:	4603      	mov	r3, r0
 800c85a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
	//	 sd_unmount();
	return st == FR_OK;
 800c85e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800c862:	2b00      	cmp	r3, #0
 800c864:	bf0c      	ite	eq
 800c866:	2301      	moveq	r3, #1
 800c868:	2300      	movne	r3, #0
 800c86a:	b2db      	uxtb	r3, r3
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 800c872:	46bd      	mov	sp, r7
 800c874:	bd90      	pop	{r4, r7, pc}
 800c876:	bf00      	nop
 800c878:	200012bc 	.word	0x200012bc
 800c87c:	0800f5a4 	.word	0x0800f5a4

0800c880 <malloc>:
 800c880:	4b02      	ldr	r3, [pc, #8]	@ (800c88c <malloc+0xc>)
 800c882:	4601      	mov	r1, r0
 800c884:	6818      	ldr	r0, [r3, #0]
 800c886:	f000 b82d 	b.w	800c8e4 <_malloc_r>
 800c88a:	bf00      	nop
 800c88c:	2000001c 	.word	0x2000001c

0800c890 <free>:
 800c890:	4b02      	ldr	r3, [pc, #8]	@ (800c89c <free+0xc>)
 800c892:	4601      	mov	r1, r0
 800c894:	6818      	ldr	r0, [r3, #0]
 800c896:	f000 bb77 	b.w	800cf88 <_free_r>
 800c89a:	bf00      	nop
 800c89c:	2000001c 	.word	0x2000001c

0800c8a0 <sbrk_aligned>:
 800c8a0:	b570      	push	{r4, r5, r6, lr}
 800c8a2:	4e0f      	ldr	r6, [pc, #60]	@ (800c8e0 <sbrk_aligned+0x40>)
 800c8a4:	460c      	mov	r4, r1
 800c8a6:	6831      	ldr	r1, [r6, #0]
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	b911      	cbnz	r1, 800c8b2 <sbrk_aligned+0x12>
 800c8ac:	f000 fb0e 	bl	800cecc <_sbrk_r>
 800c8b0:	6030      	str	r0, [r6, #0]
 800c8b2:	4621      	mov	r1, r4
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	f000 fb09 	bl	800cecc <_sbrk_r>
 800c8ba:	1c43      	adds	r3, r0, #1
 800c8bc:	d103      	bne.n	800c8c6 <sbrk_aligned+0x26>
 800c8be:	f04f 34ff 	mov.w	r4, #4294967295
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	bd70      	pop	{r4, r5, r6, pc}
 800c8c6:	1cc4      	adds	r4, r0, #3
 800c8c8:	f024 0403 	bic.w	r4, r4, #3
 800c8cc:	42a0      	cmp	r0, r4
 800c8ce:	d0f8      	beq.n	800c8c2 <sbrk_aligned+0x22>
 800c8d0:	1a21      	subs	r1, r4, r0
 800c8d2:	4628      	mov	r0, r5
 800c8d4:	f000 fafa 	bl	800cecc <_sbrk_r>
 800c8d8:	3001      	adds	r0, #1
 800c8da:	d1f2      	bne.n	800c8c2 <sbrk_aligned+0x22>
 800c8dc:	e7ef      	b.n	800c8be <sbrk_aligned+0x1e>
 800c8de:	bf00      	nop
 800c8e0:	200012c0 	.word	0x200012c0

0800c8e4 <_malloc_r>:
 800c8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8e8:	1ccd      	adds	r5, r1, #3
 800c8ea:	f025 0503 	bic.w	r5, r5, #3
 800c8ee:	3508      	adds	r5, #8
 800c8f0:	2d0c      	cmp	r5, #12
 800c8f2:	bf38      	it	cc
 800c8f4:	250c      	movcc	r5, #12
 800c8f6:	2d00      	cmp	r5, #0
 800c8f8:	4606      	mov	r6, r0
 800c8fa:	db01      	blt.n	800c900 <_malloc_r+0x1c>
 800c8fc:	42a9      	cmp	r1, r5
 800c8fe:	d904      	bls.n	800c90a <_malloc_r+0x26>
 800c900:	230c      	movs	r3, #12
 800c902:	6033      	str	r3, [r6, #0]
 800c904:	2000      	movs	r0, #0
 800c906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c90a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c9e0 <_malloc_r+0xfc>
 800c90e:	f000 f869 	bl	800c9e4 <__malloc_lock>
 800c912:	f8d8 3000 	ldr.w	r3, [r8]
 800c916:	461c      	mov	r4, r3
 800c918:	bb44      	cbnz	r4, 800c96c <_malloc_r+0x88>
 800c91a:	4629      	mov	r1, r5
 800c91c:	4630      	mov	r0, r6
 800c91e:	f7ff ffbf 	bl	800c8a0 <sbrk_aligned>
 800c922:	1c43      	adds	r3, r0, #1
 800c924:	4604      	mov	r4, r0
 800c926:	d158      	bne.n	800c9da <_malloc_r+0xf6>
 800c928:	f8d8 4000 	ldr.w	r4, [r8]
 800c92c:	4627      	mov	r7, r4
 800c92e:	2f00      	cmp	r7, #0
 800c930:	d143      	bne.n	800c9ba <_malloc_r+0xd6>
 800c932:	2c00      	cmp	r4, #0
 800c934:	d04b      	beq.n	800c9ce <_malloc_r+0xea>
 800c936:	6823      	ldr	r3, [r4, #0]
 800c938:	4639      	mov	r1, r7
 800c93a:	4630      	mov	r0, r6
 800c93c:	eb04 0903 	add.w	r9, r4, r3
 800c940:	f000 fac4 	bl	800cecc <_sbrk_r>
 800c944:	4581      	cmp	r9, r0
 800c946:	d142      	bne.n	800c9ce <_malloc_r+0xea>
 800c948:	6821      	ldr	r1, [r4, #0]
 800c94a:	1a6d      	subs	r5, r5, r1
 800c94c:	4629      	mov	r1, r5
 800c94e:	4630      	mov	r0, r6
 800c950:	f7ff ffa6 	bl	800c8a0 <sbrk_aligned>
 800c954:	3001      	adds	r0, #1
 800c956:	d03a      	beq.n	800c9ce <_malloc_r+0xea>
 800c958:	6823      	ldr	r3, [r4, #0]
 800c95a:	442b      	add	r3, r5
 800c95c:	6023      	str	r3, [r4, #0]
 800c95e:	f8d8 3000 	ldr.w	r3, [r8]
 800c962:	685a      	ldr	r2, [r3, #4]
 800c964:	bb62      	cbnz	r2, 800c9c0 <_malloc_r+0xdc>
 800c966:	f8c8 7000 	str.w	r7, [r8]
 800c96a:	e00f      	b.n	800c98c <_malloc_r+0xa8>
 800c96c:	6822      	ldr	r2, [r4, #0]
 800c96e:	1b52      	subs	r2, r2, r5
 800c970:	d420      	bmi.n	800c9b4 <_malloc_r+0xd0>
 800c972:	2a0b      	cmp	r2, #11
 800c974:	d917      	bls.n	800c9a6 <_malloc_r+0xc2>
 800c976:	1961      	adds	r1, r4, r5
 800c978:	42a3      	cmp	r3, r4
 800c97a:	6025      	str	r5, [r4, #0]
 800c97c:	bf18      	it	ne
 800c97e:	6059      	strne	r1, [r3, #4]
 800c980:	6863      	ldr	r3, [r4, #4]
 800c982:	bf08      	it	eq
 800c984:	f8c8 1000 	streq.w	r1, [r8]
 800c988:	5162      	str	r2, [r4, r5]
 800c98a:	604b      	str	r3, [r1, #4]
 800c98c:	4630      	mov	r0, r6
 800c98e:	f000 f82f 	bl	800c9f0 <__malloc_unlock>
 800c992:	f104 000b 	add.w	r0, r4, #11
 800c996:	1d23      	adds	r3, r4, #4
 800c998:	f020 0007 	bic.w	r0, r0, #7
 800c99c:	1ac2      	subs	r2, r0, r3
 800c99e:	bf1c      	itt	ne
 800c9a0:	1a1b      	subne	r3, r3, r0
 800c9a2:	50a3      	strne	r3, [r4, r2]
 800c9a4:	e7af      	b.n	800c906 <_malloc_r+0x22>
 800c9a6:	6862      	ldr	r2, [r4, #4]
 800c9a8:	42a3      	cmp	r3, r4
 800c9aa:	bf0c      	ite	eq
 800c9ac:	f8c8 2000 	streq.w	r2, [r8]
 800c9b0:	605a      	strne	r2, [r3, #4]
 800c9b2:	e7eb      	b.n	800c98c <_malloc_r+0xa8>
 800c9b4:	4623      	mov	r3, r4
 800c9b6:	6864      	ldr	r4, [r4, #4]
 800c9b8:	e7ae      	b.n	800c918 <_malloc_r+0x34>
 800c9ba:	463c      	mov	r4, r7
 800c9bc:	687f      	ldr	r7, [r7, #4]
 800c9be:	e7b6      	b.n	800c92e <_malloc_r+0x4a>
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	42a3      	cmp	r3, r4
 800c9c6:	d1fb      	bne.n	800c9c0 <_malloc_r+0xdc>
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	6053      	str	r3, [r2, #4]
 800c9cc:	e7de      	b.n	800c98c <_malloc_r+0xa8>
 800c9ce:	230c      	movs	r3, #12
 800c9d0:	6033      	str	r3, [r6, #0]
 800c9d2:	4630      	mov	r0, r6
 800c9d4:	f000 f80c 	bl	800c9f0 <__malloc_unlock>
 800c9d8:	e794      	b.n	800c904 <_malloc_r+0x20>
 800c9da:	6005      	str	r5, [r0, #0]
 800c9dc:	e7d6      	b.n	800c98c <_malloc_r+0xa8>
 800c9de:	bf00      	nop
 800c9e0:	200012c4 	.word	0x200012c4

0800c9e4 <__malloc_lock>:
 800c9e4:	4801      	ldr	r0, [pc, #4]	@ (800c9ec <__malloc_lock+0x8>)
 800c9e6:	f000 babe 	b.w	800cf66 <__retarget_lock_acquire_recursive>
 800c9ea:	bf00      	nop
 800c9ec:	20001408 	.word	0x20001408

0800c9f0 <__malloc_unlock>:
 800c9f0:	4801      	ldr	r0, [pc, #4]	@ (800c9f8 <__malloc_unlock+0x8>)
 800c9f2:	f000 bab9 	b.w	800cf68 <__retarget_lock_release_recursive>
 800c9f6:	bf00      	nop
 800c9f8:	20001408 	.word	0x20001408

0800c9fc <std>:
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	b510      	push	{r4, lr}
 800ca00:	4604      	mov	r4, r0
 800ca02:	e9c0 3300 	strd	r3, r3, [r0]
 800ca06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca0a:	6083      	str	r3, [r0, #8]
 800ca0c:	8181      	strh	r1, [r0, #12]
 800ca0e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ca10:	81c2      	strh	r2, [r0, #14]
 800ca12:	6183      	str	r3, [r0, #24]
 800ca14:	4619      	mov	r1, r3
 800ca16:	2208      	movs	r2, #8
 800ca18:	305c      	adds	r0, #92	@ 0x5c
 800ca1a:	f000 fa1b 	bl	800ce54 <memset>
 800ca1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ca54 <std+0x58>)
 800ca20:	6263      	str	r3, [r4, #36]	@ 0x24
 800ca22:	4b0d      	ldr	r3, [pc, #52]	@ (800ca58 <std+0x5c>)
 800ca24:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ca26:	4b0d      	ldr	r3, [pc, #52]	@ (800ca5c <std+0x60>)
 800ca28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ca2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ca60 <std+0x64>)
 800ca2c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ca2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ca64 <std+0x68>)
 800ca30:	6224      	str	r4, [r4, #32]
 800ca32:	429c      	cmp	r4, r3
 800ca34:	d006      	beq.n	800ca44 <std+0x48>
 800ca36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ca3a:	4294      	cmp	r4, r2
 800ca3c:	d002      	beq.n	800ca44 <std+0x48>
 800ca3e:	33d0      	adds	r3, #208	@ 0xd0
 800ca40:	429c      	cmp	r4, r3
 800ca42:	d105      	bne.n	800ca50 <std+0x54>
 800ca44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ca48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca4c:	f000 ba8a 	b.w	800cf64 <__retarget_lock_init_recursive>
 800ca50:	bd10      	pop	{r4, pc}
 800ca52:	bf00      	nop
 800ca54:	0800cca5 	.word	0x0800cca5
 800ca58:	0800ccc7 	.word	0x0800ccc7
 800ca5c:	0800ccff 	.word	0x0800ccff
 800ca60:	0800cd23 	.word	0x0800cd23
 800ca64:	200012c8 	.word	0x200012c8

0800ca68 <stdio_exit_handler>:
 800ca68:	4a02      	ldr	r2, [pc, #8]	@ (800ca74 <stdio_exit_handler+0xc>)
 800ca6a:	4903      	ldr	r1, [pc, #12]	@ (800ca78 <stdio_exit_handler+0x10>)
 800ca6c:	4803      	ldr	r0, [pc, #12]	@ (800ca7c <stdio_exit_handler+0x14>)
 800ca6e:	f000 b869 	b.w	800cb44 <_fwalk_sglue>
 800ca72:	bf00      	nop
 800ca74:	20000010 	.word	0x20000010
 800ca78:	0800d971 	.word	0x0800d971
 800ca7c:	20000020 	.word	0x20000020

0800ca80 <cleanup_stdio>:
 800ca80:	6841      	ldr	r1, [r0, #4]
 800ca82:	4b0c      	ldr	r3, [pc, #48]	@ (800cab4 <cleanup_stdio+0x34>)
 800ca84:	4299      	cmp	r1, r3
 800ca86:	b510      	push	{r4, lr}
 800ca88:	4604      	mov	r4, r0
 800ca8a:	d001      	beq.n	800ca90 <cleanup_stdio+0x10>
 800ca8c:	f000 ff70 	bl	800d970 <_fflush_r>
 800ca90:	68a1      	ldr	r1, [r4, #8]
 800ca92:	4b09      	ldr	r3, [pc, #36]	@ (800cab8 <cleanup_stdio+0x38>)
 800ca94:	4299      	cmp	r1, r3
 800ca96:	d002      	beq.n	800ca9e <cleanup_stdio+0x1e>
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f000 ff69 	bl	800d970 <_fflush_r>
 800ca9e:	68e1      	ldr	r1, [r4, #12]
 800caa0:	4b06      	ldr	r3, [pc, #24]	@ (800cabc <cleanup_stdio+0x3c>)
 800caa2:	4299      	cmp	r1, r3
 800caa4:	d004      	beq.n	800cab0 <cleanup_stdio+0x30>
 800caa6:	4620      	mov	r0, r4
 800caa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caac:	f000 bf60 	b.w	800d970 <_fflush_r>
 800cab0:	bd10      	pop	{r4, pc}
 800cab2:	bf00      	nop
 800cab4:	200012c8 	.word	0x200012c8
 800cab8:	20001330 	.word	0x20001330
 800cabc:	20001398 	.word	0x20001398

0800cac0 <global_stdio_init.part.0>:
 800cac0:	b510      	push	{r4, lr}
 800cac2:	4b0b      	ldr	r3, [pc, #44]	@ (800caf0 <global_stdio_init.part.0+0x30>)
 800cac4:	4c0b      	ldr	r4, [pc, #44]	@ (800caf4 <global_stdio_init.part.0+0x34>)
 800cac6:	4a0c      	ldr	r2, [pc, #48]	@ (800caf8 <global_stdio_init.part.0+0x38>)
 800cac8:	601a      	str	r2, [r3, #0]
 800caca:	4620      	mov	r0, r4
 800cacc:	2200      	movs	r2, #0
 800cace:	2104      	movs	r1, #4
 800cad0:	f7ff ff94 	bl	800c9fc <std>
 800cad4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cad8:	2201      	movs	r2, #1
 800cada:	2109      	movs	r1, #9
 800cadc:	f7ff ff8e 	bl	800c9fc <std>
 800cae0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cae4:	2202      	movs	r2, #2
 800cae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caea:	2112      	movs	r1, #18
 800caec:	f7ff bf86 	b.w	800c9fc <std>
 800caf0:	20001400 	.word	0x20001400
 800caf4:	200012c8 	.word	0x200012c8
 800caf8:	0800ca69 	.word	0x0800ca69

0800cafc <__sfp_lock_acquire>:
 800cafc:	4801      	ldr	r0, [pc, #4]	@ (800cb04 <__sfp_lock_acquire+0x8>)
 800cafe:	f000 ba32 	b.w	800cf66 <__retarget_lock_acquire_recursive>
 800cb02:	bf00      	nop
 800cb04:	20001409 	.word	0x20001409

0800cb08 <__sfp_lock_release>:
 800cb08:	4801      	ldr	r0, [pc, #4]	@ (800cb10 <__sfp_lock_release+0x8>)
 800cb0a:	f000 ba2d 	b.w	800cf68 <__retarget_lock_release_recursive>
 800cb0e:	bf00      	nop
 800cb10:	20001409 	.word	0x20001409

0800cb14 <__sinit>:
 800cb14:	b510      	push	{r4, lr}
 800cb16:	4604      	mov	r4, r0
 800cb18:	f7ff fff0 	bl	800cafc <__sfp_lock_acquire>
 800cb1c:	6a23      	ldr	r3, [r4, #32]
 800cb1e:	b11b      	cbz	r3, 800cb28 <__sinit+0x14>
 800cb20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb24:	f7ff bff0 	b.w	800cb08 <__sfp_lock_release>
 800cb28:	4b04      	ldr	r3, [pc, #16]	@ (800cb3c <__sinit+0x28>)
 800cb2a:	6223      	str	r3, [r4, #32]
 800cb2c:	4b04      	ldr	r3, [pc, #16]	@ (800cb40 <__sinit+0x2c>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d1f5      	bne.n	800cb20 <__sinit+0xc>
 800cb34:	f7ff ffc4 	bl	800cac0 <global_stdio_init.part.0>
 800cb38:	e7f2      	b.n	800cb20 <__sinit+0xc>
 800cb3a:	bf00      	nop
 800cb3c:	0800ca81 	.word	0x0800ca81
 800cb40:	20001400 	.word	0x20001400

0800cb44 <_fwalk_sglue>:
 800cb44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb48:	4607      	mov	r7, r0
 800cb4a:	4688      	mov	r8, r1
 800cb4c:	4614      	mov	r4, r2
 800cb4e:	2600      	movs	r6, #0
 800cb50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb54:	f1b9 0901 	subs.w	r9, r9, #1
 800cb58:	d505      	bpl.n	800cb66 <_fwalk_sglue+0x22>
 800cb5a:	6824      	ldr	r4, [r4, #0]
 800cb5c:	2c00      	cmp	r4, #0
 800cb5e:	d1f7      	bne.n	800cb50 <_fwalk_sglue+0xc>
 800cb60:	4630      	mov	r0, r6
 800cb62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb66:	89ab      	ldrh	r3, [r5, #12]
 800cb68:	2b01      	cmp	r3, #1
 800cb6a:	d907      	bls.n	800cb7c <_fwalk_sglue+0x38>
 800cb6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb70:	3301      	adds	r3, #1
 800cb72:	d003      	beq.n	800cb7c <_fwalk_sglue+0x38>
 800cb74:	4629      	mov	r1, r5
 800cb76:	4638      	mov	r0, r7
 800cb78:	47c0      	blx	r8
 800cb7a:	4306      	orrs	r6, r0
 800cb7c:	3568      	adds	r5, #104	@ 0x68
 800cb7e:	e7e9      	b.n	800cb54 <_fwalk_sglue+0x10>

0800cb80 <iprintf>:
 800cb80:	b40f      	push	{r0, r1, r2, r3}
 800cb82:	b507      	push	{r0, r1, r2, lr}
 800cb84:	4906      	ldr	r1, [pc, #24]	@ (800cba0 <iprintf+0x20>)
 800cb86:	ab04      	add	r3, sp, #16
 800cb88:	6808      	ldr	r0, [r1, #0]
 800cb8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb8e:	6881      	ldr	r1, [r0, #8]
 800cb90:	9301      	str	r3, [sp, #4]
 800cb92:	f000 fbc5 	bl	800d320 <_vfiprintf_r>
 800cb96:	b003      	add	sp, #12
 800cb98:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb9c:	b004      	add	sp, #16
 800cb9e:	4770      	bx	lr
 800cba0:	2000001c 	.word	0x2000001c

0800cba4 <_puts_r>:
 800cba4:	6a03      	ldr	r3, [r0, #32]
 800cba6:	b570      	push	{r4, r5, r6, lr}
 800cba8:	6884      	ldr	r4, [r0, #8]
 800cbaa:	4605      	mov	r5, r0
 800cbac:	460e      	mov	r6, r1
 800cbae:	b90b      	cbnz	r3, 800cbb4 <_puts_r+0x10>
 800cbb0:	f7ff ffb0 	bl	800cb14 <__sinit>
 800cbb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cbb6:	07db      	lsls	r3, r3, #31
 800cbb8:	d405      	bmi.n	800cbc6 <_puts_r+0x22>
 800cbba:	89a3      	ldrh	r3, [r4, #12]
 800cbbc:	0598      	lsls	r0, r3, #22
 800cbbe:	d402      	bmi.n	800cbc6 <_puts_r+0x22>
 800cbc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cbc2:	f000 f9d0 	bl	800cf66 <__retarget_lock_acquire_recursive>
 800cbc6:	89a3      	ldrh	r3, [r4, #12]
 800cbc8:	0719      	lsls	r1, r3, #28
 800cbca:	d502      	bpl.n	800cbd2 <_puts_r+0x2e>
 800cbcc:	6923      	ldr	r3, [r4, #16]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d135      	bne.n	800cc3e <_puts_r+0x9a>
 800cbd2:	4621      	mov	r1, r4
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	f000 f8e7 	bl	800cda8 <__swsetup_r>
 800cbda:	b380      	cbz	r0, 800cc3e <_puts_r+0x9a>
 800cbdc:	f04f 35ff 	mov.w	r5, #4294967295
 800cbe0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cbe2:	07da      	lsls	r2, r3, #31
 800cbe4:	d405      	bmi.n	800cbf2 <_puts_r+0x4e>
 800cbe6:	89a3      	ldrh	r3, [r4, #12]
 800cbe8:	059b      	lsls	r3, r3, #22
 800cbea:	d402      	bmi.n	800cbf2 <_puts_r+0x4e>
 800cbec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cbee:	f000 f9bb 	bl	800cf68 <__retarget_lock_release_recursive>
 800cbf2:	4628      	mov	r0, r5
 800cbf4:	bd70      	pop	{r4, r5, r6, pc}
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	da04      	bge.n	800cc04 <_puts_r+0x60>
 800cbfa:	69a2      	ldr	r2, [r4, #24]
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	dc17      	bgt.n	800cc30 <_puts_r+0x8c>
 800cc00:	290a      	cmp	r1, #10
 800cc02:	d015      	beq.n	800cc30 <_puts_r+0x8c>
 800cc04:	6823      	ldr	r3, [r4, #0]
 800cc06:	1c5a      	adds	r2, r3, #1
 800cc08:	6022      	str	r2, [r4, #0]
 800cc0a:	7019      	strb	r1, [r3, #0]
 800cc0c:	68a3      	ldr	r3, [r4, #8]
 800cc0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cc12:	3b01      	subs	r3, #1
 800cc14:	60a3      	str	r3, [r4, #8]
 800cc16:	2900      	cmp	r1, #0
 800cc18:	d1ed      	bne.n	800cbf6 <_puts_r+0x52>
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	da11      	bge.n	800cc42 <_puts_r+0x9e>
 800cc1e:	4622      	mov	r2, r4
 800cc20:	210a      	movs	r1, #10
 800cc22:	4628      	mov	r0, r5
 800cc24:	f000 f881 	bl	800cd2a <__swbuf_r>
 800cc28:	3001      	adds	r0, #1
 800cc2a:	d0d7      	beq.n	800cbdc <_puts_r+0x38>
 800cc2c:	250a      	movs	r5, #10
 800cc2e:	e7d7      	b.n	800cbe0 <_puts_r+0x3c>
 800cc30:	4622      	mov	r2, r4
 800cc32:	4628      	mov	r0, r5
 800cc34:	f000 f879 	bl	800cd2a <__swbuf_r>
 800cc38:	3001      	adds	r0, #1
 800cc3a:	d1e7      	bne.n	800cc0c <_puts_r+0x68>
 800cc3c:	e7ce      	b.n	800cbdc <_puts_r+0x38>
 800cc3e:	3e01      	subs	r6, #1
 800cc40:	e7e4      	b.n	800cc0c <_puts_r+0x68>
 800cc42:	6823      	ldr	r3, [r4, #0]
 800cc44:	1c5a      	adds	r2, r3, #1
 800cc46:	6022      	str	r2, [r4, #0]
 800cc48:	220a      	movs	r2, #10
 800cc4a:	701a      	strb	r2, [r3, #0]
 800cc4c:	e7ee      	b.n	800cc2c <_puts_r+0x88>
	...

0800cc50 <puts>:
 800cc50:	4b02      	ldr	r3, [pc, #8]	@ (800cc5c <puts+0xc>)
 800cc52:	4601      	mov	r1, r0
 800cc54:	6818      	ldr	r0, [r3, #0]
 800cc56:	f7ff bfa5 	b.w	800cba4 <_puts_r>
 800cc5a:	bf00      	nop
 800cc5c:	2000001c 	.word	0x2000001c

0800cc60 <siprintf>:
 800cc60:	b40e      	push	{r1, r2, r3}
 800cc62:	b510      	push	{r4, lr}
 800cc64:	b09d      	sub	sp, #116	@ 0x74
 800cc66:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cc68:	9002      	str	r0, [sp, #8]
 800cc6a:	9006      	str	r0, [sp, #24]
 800cc6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cc70:	480a      	ldr	r0, [pc, #40]	@ (800cc9c <siprintf+0x3c>)
 800cc72:	9107      	str	r1, [sp, #28]
 800cc74:	9104      	str	r1, [sp, #16]
 800cc76:	490a      	ldr	r1, [pc, #40]	@ (800cca0 <siprintf+0x40>)
 800cc78:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc7c:	9105      	str	r1, [sp, #20]
 800cc7e:	2400      	movs	r4, #0
 800cc80:	a902      	add	r1, sp, #8
 800cc82:	6800      	ldr	r0, [r0, #0]
 800cc84:	9301      	str	r3, [sp, #4]
 800cc86:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cc88:	f000 fa24 	bl	800d0d4 <_svfiprintf_r>
 800cc8c:	9b02      	ldr	r3, [sp, #8]
 800cc8e:	701c      	strb	r4, [r3, #0]
 800cc90:	b01d      	add	sp, #116	@ 0x74
 800cc92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc96:	b003      	add	sp, #12
 800cc98:	4770      	bx	lr
 800cc9a:	bf00      	nop
 800cc9c:	2000001c 	.word	0x2000001c
 800cca0:	ffff0208 	.word	0xffff0208

0800cca4 <__sread>:
 800cca4:	b510      	push	{r4, lr}
 800cca6:	460c      	mov	r4, r1
 800cca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccac:	f000 f8fc 	bl	800cea8 <_read_r>
 800ccb0:	2800      	cmp	r0, #0
 800ccb2:	bfab      	itete	ge
 800ccb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ccb6:	89a3      	ldrhlt	r3, [r4, #12]
 800ccb8:	181b      	addge	r3, r3, r0
 800ccba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ccbe:	bfac      	ite	ge
 800ccc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ccc2:	81a3      	strhlt	r3, [r4, #12]
 800ccc4:	bd10      	pop	{r4, pc}

0800ccc6 <__swrite>:
 800ccc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccca:	461f      	mov	r7, r3
 800cccc:	898b      	ldrh	r3, [r1, #12]
 800ccce:	05db      	lsls	r3, r3, #23
 800ccd0:	4605      	mov	r5, r0
 800ccd2:	460c      	mov	r4, r1
 800ccd4:	4616      	mov	r6, r2
 800ccd6:	d505      	bpl.n	800cce4 <__swrite+0x1e>
 800ccd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccdc:	2302      	movs	r3, #2
 800ccde:	2200      	movs	r2, #0
 800cce0:	f000 f8d0 	bl	800ce84 <_lseek_r>
 800cce4:	89a3      	ldrh	r3, [r4, #12]
 800cce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ccee:	81a3      	strh	r3, [r4, #12]
 800ccf0:	4632      	mov	r2, r6
 800ccf2:	463b      	mov	r3, r7
 800ccf4:	4628      	mov	r0, r5
 800ccf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfa:	f000 b8f7 	b.w	800ceec <_write_r>

0800ccfe <__sseek>:
 800ccfe:	b510      	push	{r4, lr}
 800cd00:	460c      	mov	r4, r1
 800cd02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd06:	f000 f8bd 	bl	800ce84 <_lseek_r>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	89a3      	ldrh	r3, [r4, #12]
 800cd0e:	bf15      	itete	ne
 800cd10:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cd12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cd16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cd1a:	81a3      	strheq	r3, [r4, #12]
 800cd1c:	bf18      	it	ne
 800cd1e:	81a3      	strhne	r3, [r4, #12]
 800cd20:	bd10      	pop	{r4, pc}

0800cd22 <__sclose>:
 800cd22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd26:	f000 b89d 	b.w	800ce64 <_close_r>

0800cd2a <__swbuf_r>:
 800cd2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd2c:	460e      	mov	r6, r1
 800cd2e:	4614      	mov	r4, r2
 800cd30:	4605      	mov	r5, r0
 800cd32:	b118      	cbz	r0, 800cd3c <__swbuf_r+0x12>
 800cd34:	6a03      	ldr	r3, [r0, #32]
 800cd36:	b90b      	cbnz	r3, 800cd3c <__swbuf_r+0x12>
 800cd38:	f7ff feec 	bl	800cb14 <__sinit>
 800cd3c:	69a3      	ldr	r3, [r4, #24]
 800cd3e:	60a3      	str	r3, [r4, #8]
 800cd40:	89a3      	ldrh	r3, [r4, #12]
 800cd42:	071a      	lsls	r2, r3, #28
 800cd44:	d501      	bpl.n	800cd4a <__swbuf_r+0x20>
 800cd46:	6923      	ldr	r3, [r4, #16]
 800cd48:	b943      	cbnz	r3, 800cd5c <__swbuf_r+0x32>
 800cd4a:	4621      	mov	r1, r4
 800cd4c:	4628      	mov	r0, r5
 800cd4e:	f000 f82b 	bl	800cda8 <__swsetup_r>
 800cd52:	b118      	cbz	r0, 800cd5c <__swbuf_r+0x32>
 800cd54:	f04f 37ff 	mov.w	r7, #4294967295
 800cd58:	4638      	mov	r0, r7
 800cd5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd5c:	6823      	ldr	r3, [r4, #0]
 800cd5e:	6922      	ldr	r2, [r4, #16]
 800cd60:	1a98      	subs	r0, r3, r2
 800cd62:	6963      	ldr	r3, [r4, #20]
 800cd64:	b2f6      	uxtb	r6, r6
 800cd66:	4283      	cmp	r3, r0
 800cd68:	4637      	mov	r7, r6
 800cd6a:	dc05      	bgt.n	800cd78 <__swbuf_r+0x4e>
 800cd6c:	4621      	mov	r1, r4
 800cd6e:	4628      	mov	r0, r5
 800cd70:	f000 fdfe 	bl	800d970 <_fflush_r>
 800cd74:	2800      	cmp	r0, #0
 800cd76:	d1ed      	bne.n	800cd54 <__swbuf_r+0x2a>
 800cd78:	68a3      	ldr	r3, [r4, #8]
 800cd7a:	3b01      	subs	r3, #1
 800cd7c:	60a3      	str	r3, [r4, #8]
 800cd7e:	6823      	ldr	r3, [r4, #0]
 800cd80:	1c5a      	adds	r2, r3, #1
 800cd82:	6022      	str	r2, [r4, #0]
 800cd84:	701e      	strb	r6, [r3, #0]
 800cd86:	6962      	ldr	r2, [r4, #20]
 800cd88:	1c43      	adds	r3, r0, #1
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d004      	beq.n	800cd98 <__swbuf_r+0x6e>
 800cd8e:	89a3      	ldrh	r3, [r4, #12]
 800cd90:	07db      	lsls	r3, r3, #31
 800cd92:	d5e1      	bpl.n	800cd58 <__swbuf_r+0x2e>
 800cd94:	2e0a      	cmp	r6, #10
 800cd96:	d1df      	bne.n	800cd58 <__swbuf_r+0x2e>
 800cd98:	4621      	mov	r1, r4
 800cd9a:	4628      	mov	r0, r5
 800cd9c:	f000 fde8 	bl	800d970 <_fflush_r>
 800cda0:	2800      	cmp	r0, #0
 800cda2:	d0d9      	beq.n	800cd58 <__swbuf_r+0x2e>
 800cda4:	e7d6      	b.n	800cd54 <__swbuf_r+0x2a>
	...

0800cda8 <__swsetup_r>:
 800cda8:	b538      	push	{r3, r4, r5, lr}
 800cdaa:	4b29      	ldr	r3, [pc, #164]	@ (800ce50 <__swsetup_r+0xa8>)
 800cdac:	4605      	mov	r5, r0
 800cdae:	6818      	ldr	r0, [r3, #0]
 800cdb0:	460c      	mov	r4, r1
 800cdb2:	b118      	cbz	r0, 800cdbc <__swsetup_r+0x14>
 800cdb4:	6a03      	ldr	r3, [r0, #32]
 800cdb6:	b90b      	cbnz	r3, 800cdbc <__swsetup_r+0x14>
 800cdb8:	f7ff feac 	bl	800cb14 <__sinit>
 800cdbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdc0:	0719      	lsls	r1, r3, #28
 800cdc2:	d422      	bmi.n	800ce0a <__swsetup_r+0x62>
 800cdc4:	06da      	lsls	r2, r3, #27
 800cdc6:	d407      	bmi.n	800cdd8 <__swsetup_r+0x30>
 800cdc8:	2209      	movs	r2, #9
 800cdca:	602a      	str	r2, [r5, #0]
 800cdcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdd0:	81a3      	strh	r3, [r4, #12]
 800cdd2:	f04f 30ff 	mov.w	r0, #4294967295
 800cdd6:	e033      	b.n	800ce40 <__swsetup_r+0x98>
 800cdd8:	0758      	lsls	r0, r3, #29
 800cdda:	d512      	bpl.n	800ce02 <__swsetup_r+0x5a>
 800cddc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cdde:	b141      	cbz	r1, 800cdf2 <__swsetup_r+0x4a>
 800cde0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cde4:	4299      	cmp	r1, r3
 800cde6:	d002      	beq.n	800cdee <__swsetup_r+0x46>
 800cde8:	4628      	mov	r0, r5
 800cdea:	f000 f8cd 	bl	800cf88 <_free_r>
 800cdee:	2300      	movs	r3, #0
 800cdf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdf2:	89a3      	ldrh	r3, [r4, #12]
 800cdf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cdf8:	81a3      	strh	r3, [r4, #12]
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	6063      	str	r3, [r4, #4]
 800cdfe:	6923      	ldr	r3, [r4, #16]
 800ce00:	6023      	str	r3, [r4, #0]
 800ce02:	89a3      	ldrh	r3, [r4, #12]
 800ce04:	f043 0308 	orr.w	r3, r3, #8
 800ce08:	81a3      	strh	r3, [r4, #12]
 800ce0a:	6923      	ldr	r3, [r4, #16]
 800ce0c:	b94b      	cbnz	r3, 800ce22 <__swsetup_r+0x7a>
 800ce0e:	89a3      	ldrh	r3, [r4, #12]
 800ce10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ce14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce18:	d003      	beq.n	800ce22 <__swsetup_r+0x7a>
 800ce1a:	4621      	mov	r1, r4
 800ce1c:	4628      	mov	r0, r5
 800ce1e:	f000 fdf5 	bl	800da0c <__smakebuf_r>
 800ce22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce26:	f013 0201 	ands.w	r2, r3, #1
 800ce2a:	d00a      	beq.n	800ce42 <__swsetup_r+0x9a>
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	60a2      	str	r2, [r4, #8]
 800ce30:	6962      	ldr	r2, [r4, #20]
 800ce32:	4252      	negs	r2, r2
 800ce34:	61a2      	str	r2, [r4, #24]
 800ce36:	6922      	ldr	r2, [r4, #16]
 800ce38:	b942      	cbnz	r2, 800ce4c <__swsetup_r+0xa4>
 800ce3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ce3e:	d1c5      	bne.n	800cdcc <__swsetup_r+0x24>
 800ce40:	bd38      	pop	{r3, r4, r5, pc}
 800ce42:	0799      	lsls	r1, r3, #30
 800ce44:	bf58      	it	pl
 800ce46:	6962      	ldrpl	r2, [r4, #20]
 800ce48:	60a2      	str	r2, [r4, #8]
 800ce4a:	e7f4      	b.n	800ce36 <__swsetup_r+0x8e>
 800ce4c:	2000      	movs	r0, #0
 800ce4e:	e7f7      	b.n	800ce40 <__swsetup_r+0x98>
 800ce50:	2000001c 	.word	0x2000001c

0800ce54 <memset>:
 800ce54:	4402      	add	r2, r0
 800ce56:	4603      	mov	r3, r0
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d100      	bne.n	800ce5e <memset+0xa>
 800ce5c:	4770      	bx	lr
 800ce5e:	f803 1b01 	strb.w	r1, [r3], #1
 800ce62:	e7f9      	b.n	800ce58 <memset+0x4>

0800ce64 <_close_r>:
 800ce64:	b538      	push	{r3, r4, r5, lr}
 800ce66:	4d06      	ldr	r5, [pc, #24]	@ (800ce80 <_close_r+0x1c>)
 800ce68:	2300      	movs	r3, #0
 800ce6a:	4604      	mov	r4, r0
 800ce6c:	4608      	mov	r0, r1
 800ce6e:	602b      	str	r3, [r5, #0]
 800ce70:	f7f5 fe41 	bl	8002af6 <_close>
 800ce74:	1c43      	adds	r3, r0, #1
 800ce76:	d102      	bne.n	800ce7e <_close_r+0x1a>
 800ce78:	682b      	ldr	r3, [r5, #0]
 800ce7a:	b103      	cbz	r3, 800ce7e <_close_r+0x1a>
 800ce7c:	6023      	str	r3, [r4, #0]
 800ce7e:	bd38      	pop	{r3, r4, r5, pc}
 800ce80:	20001404 	.word	0x20001404

0800ce84 <_lseek_r>:
 800ce84:	b538      	push	{r3, r4, r5, lr}
 800ce86:	4d07      	ldr	r5, [pc, #28]	@ (800cea4 <_lseek_r+0x20>)
 800ce88:	4604      	mov	r4, r0
 800ce8a:	4608      	mov	r0, r1
 800ce8c:	4611      	mov	r1, r2
 800ce8e:	2200      	movs	r2, #0
 800ce90:	602a      	str	r2, [r5, #0]
 800ce92:	461a      	mov	r2, r3
 800ce94:	f7f5 fe56 	bl	8002b44 <_lseek>
 800ce98:	1c43      	adds	r3, r0, #1
 800ce9a:	d102      	bne.n	800cea2 <_lseek_r+0x1e>
 800ce9c:	682b      	ldr	r3, [r5, #0]
 800ce9e:	b103      	cbz	r3, 800cea2 <_lseek_r+0x1e>
 800cea0:	6023      	str	r3, [r4, #0]
 800cea2:	bd38      	pop	{r3, r4, r5, pc}
 800cea4:	20001404 	.word	0x20001404

0800cea8 <_read_r>:
 800cea8:	b538      	push	{r3, r4, r5, lr}
 800ceaa:	4d07      	ldr	r5, [pc, #28]	@ (800cec8 <_read_r+0x20>)
 800ceac:	4604      	mov	r4, r0
 800ceae:	4608      	mov	r0, r1
 800ceb0:	4611      	mov	r1, r2
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	602a      	str	r2, [r5, #0]
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	f7f5 fe00 	bl	8002abc <_read>
 800cebc:	1c43      	adds	r3, r0, #1
 800cebe:	d102      	bne.n	800cec6 <_read_r+0x1e>
 800cec0:	682b      	ldr	r3, [r5, #0]
 800cec2:	b103      	cbz	r3, 800cec6 <_read_r+0x1e>
 800cec4:	6023      	str	r3, [r4, #0]
 800cec6:	bd38      	pop	{r3, r4, r5, pc}
 800cec8:	20001404 	.word	0x20001404

0800cecc <_sbrk_r>:
 800cecc:	b538      	push	{r3, r4, r5, lr}
 800cece:	4d06      	ldr	r5, [pc, #24]	@ (800cee8 <_sbrk_r+0x1c>)
 800ced0:	2300      	movs	r3, #0
 800ced2:	4604      	mov	r4, r0
 800ced4:	4608      	mov	r0, r1
 800ced6:	602b      	str	r3, [r5, #0]
 800ced8:	f7f5 fe42 	bl	8002b60 <_sbrk>
 800cedc:	1c43      	adds	r3, r0, #1
 800cede:	d102      	bne.n	800cee6 <_sbrk_r+0x1a>
 800cee0:	682b      	ldr	r3, [r5, #0]
 800cee2:	b103      	cbz	r3, 800cee6 <_sbrk_r+0x1a>
 800cee4:	6023      	str	r3, [r4, #0]
 800cee6:	bd38      	pop	{r3, r4, r5, pc}
 800cee8:	20001404 	.word	0x20001404

0800ceec <_write_r>:
 800ceec:	b538      	push	{r3, r4, r5, lr}
 800ceee:	4d07      	ldr	r5, [pc, #28]	@ (800cf0c <_write_r+0x20>)
 800cef0:	4604      	mov	r4, r0
 800cef2:	4608      	mov	r0, r1
 800cef4:	4611      	mov	r1, r2
 800cef6:	2200      	movs	r2, #0
 800cef8:	602a      	str	r2, [r5, #0]
 800cefa:	461a      	mov	r2, r3
 800cefc:	f7f4 f8b6 	bl	800106c <_write>
 800cf00:	1c43      	adds	r3, r0, #1
 800cf02:	d102      	bne.n	800cf0a <_write_r+0x1e>
 800cf04:	682b      	ldr	r3, [r5, #0]
 800cf06:	b103      	cbz	r3, 800cf0a <_write_r+0x1e>
 800cf08:	6023      	str	r3, [r4, #0]
 800cf0a:	bd38      	pop	{r3, r4, r5, pc}
 800cf0c:	20001404 	.word	0x20001404

0800cf10 <__errno>:
 800cf10:	4b01      	ldr	r3, [pc, #4]	@ (800cf18 <__errno+0x8>)
 800cf12:	6818      	ldr	r0, [r3, #0]
 800cf14:	4770      	bx	lr
 800cf16:	bf00      	nop
 800cf18:	2000001c 	.word	0x2000001c

0800cf1c <__libc_init_array>:
 800cf1c:	b570      	push	{r4, r5, r6, lr}
 800cf1e:	4d0d      	ldr	r5, [pc, #52]	@ (800cf54 <__libc_init_array+0x38>)
 800cf20:	4c0d      	ldr	r4, [pc, #52]	@ (800cf58 <__libc_init_array+0x3c>)
 800cf22:	1b64      	subs	r4, r4, r5
 800cf24:	10a4      	asrs	r4, r4, #2
 800cf26:	2600      	movs	r6, #0
 800cf28:	42a6      	cmp	r6, r4
 800cf2a:	d109      	bne.n	800cf40 <__libc_init_array+0x24>
 800cf2c:	4d0b      	ldr	r5, [pc, #44]	@ (800cf5c <__libc_init_array+0x40>)
 800cf2e:	4c0c      	ldr	r4, [pc, #48]	@ (800cf60 <__libc_init_array+0x44>)
 800cf30:	f002 f854 	bl	800efdc <_init>
 800cf34:	1b64      	subs	r4, r4, r5
 800cf36:	10a4      	asrs	r4, r4, #2
 800cf38:	2600      	movs	r6, #0
 800cf3a:	42a6      	cmp	r6, r4
 800cf3c:	d105      	bne.n	800cf4a <__libc_init_array+0x2e>
 800cf3e:	bd70      	pop	{r4, r5, r6, pc}
 800cf40:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf44:	4798      	blx	r3
 800cf46:	3601      	adds	r6, #1
 800cf48:	e7ee      	b.n	800cf28 <__libc_init_array+0xc>
 800cf4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf4e:	4798      	blx	r3
 800cf50:	3601      	adds	r6, #1
 800cf52:	e7f2      	b.n	800cf3a <__libc_init_array+0x1e>
 800cf54:	0800fb08 	.word	0x0800fb08
 800cf58:	0800fb08 	.word	0x0800fb08
 800cf5c:	0800fb08 	.word	0x0800fb08
 800cf60:	0800fb0c 	.word	0x0800fb0c

0800cf64 <__retarget_lock_init_recursive>:
 800cf64:	4770      	bx	lr

0800cf66 <__retarget_lock_acquire_recursive>:
 800cf66:	4770      	bx	lr

0800cf68 <__retarget_lock_release_recursive>:
 800cf68:	4770      	bx	lr

0800cf6a <memcpy>:
 800cf6a:	440a      	add	r2, r1
 800cf6c:	4291      	cmp	r1, r2
 800cf6e:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf72:	d100      	bne.n	800cf76 <memcpy+0xc>
 800cf74:	4770      	bx	lr
 800cf76:	b510      	push	{r4, lr}
 800cf78:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf80:	4291      	cmp	r1, r2
 800cf82:	d1f9      	bne.n	800cf78 <memcpy+0xe>
 800cf84:	bd10      	pop	{r4, pc}
	...

0800cf88 <_free_r>:
 800cf88:	b538      	push	{r3, r4, r5, lr}
 800cf8a:	4605      	mov	r5, r0
 800cf8c:	2900      	cmp	r1, #0
 800cf8e:	d041      	beq.n	800d014 <_free_r+0x8c>
 800cf90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf94:	1f0c      	subs	r4, r1, #4
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	bfb8      	it	lt
 800cf9a:	18e4      	addlt	r4, r4, r3
 800cf9c:	f7ff fd22 	bl	800c9e4 <__malloc_lock>
 800cfa0:	4a1d      	ldr	r2, [pc, #116]	@ (800d018 <_free_r+0x90>)
 800cfa2:	6813      	ldr	r3, [r2, #0]
 800cfa4:	b933      	cbnz	r3, 800cfb4 <_free_r+0x2c>
 800cfa6:	6063      	str	r3, [r4, #4]
 800cfa8:	6014      	str	r4, [r2, #0]
 800cfaa:	4628      	mov	r0, r5
 800cfac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfb0:	f7ff bd1e 	b.w	800c9f0 <__malloc_unlock>
 800cfb4:	42a3      	cmp	r3, r4
 800cfb6:	d908      	bls.n	800cfca <_free_r+0x42>
 800cfb8:	6820      	ldr	r0, [r4, #0]
 800cfba:	1821      	adds	r1, r4, r0
 800cfbc:	428b      	cmp	r3, r1
 800cfbe:	bf01      	itttt	eq
 800cfc0:	6819      	ldreq	r1, [r3, #0]
 800cfc2:	685b      	ldreq	r3, [r3, #4]
 800cfc4:	1809      	addeq	r1, r1, r0
 800cfc6:	6021      	streq	r1, [r4, #0]
 800cfc8:	e7ed      	b.n	800cfa6 <_free_r+0x1e>
 800cfca:	461a      	mov	r2, r3
 800cfcc:	685b      	ldr	r3, [r3, #4]
 800cfce:	b10b      	cbz	r3, 800cfd4 <_free_r+0x4c>
 800cfd0:	42a3      	cmp	r3, r4
 800cfd2:	d9fa      	bls.n	800cfca <_free_r+0x42>
 800cfd4:	6811      	ldr	r1, [r2, #0]
 800cfd6:	1850      	adds	r0, r2, r1
 800cfd8:	42a0      	cmp	r0, r4
 800cfda:	d10b      	bne.n	800cff4 <_free_r+0x6c>
 800cfdc:	6820      	ldr	r0, [r4, #0]
 800cfde:	4401      	add	r1, r0
 800cfe0:	1850      	adds	r0, r2, r1
 800cfe2:	4283      	cmp	r3, r0
 800cfe4:	6011      	str	r1, [r2, #0]
 800cfe6:	d1e0      	bne.n	800cfaa <_free_r+0x22>
 800cfe8:	6818      	ldr	r0, [r3, #0]
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	6053      	str	r3, [r2, #4]
 800cfee:	4408      	add	r0, r1
 800cff0:	6010      	str	r0, [r2, #0]
 800cff2:	e7da      	b.n	800cfaa <_free_r+0x22>
 800cff4:	d902      	bls.n	800cffc <_free_r+0x74>
 800cff6:	230c      	movs	r3, #12
 800cff8:	602b      	str	r3, [r5, #0]
 800cffa:	e7d6      	b.n	800cfaa <_free_r+0x22>
 800cffc:	6820      	ldr	r0, [r4, #0]
 800cffe:	1821      	adds	r1, r4, r0
 800d000:	428b      	cmp	r3, r1
 800d002:	bf04      	itt	eq
 800d004:	6819      	ldreq	r1, [r3, #0]
 800d006:	685b      	ldreq	r3, [r3, #4]
 800d008:	6063      	str	r3, [r4, #4]
 800d00a:	bf04      	itt	eq
 800d00c:	1809      	addeq	r1, r1, r0
 800d00e:	6021      	streq	r1, [r4, #0]
 800d010:	6054      	str	r4, [r2, #4]
 800d012:	e7ca      	b.n	800cfaa <_free_r+0x22>
 800d014:	bd38      	pop	{r3, r4, r5, pc}
 800d016:	bf00      	nop
 800d018:	200012c4 	.word	0x200012c4

0800d01c <__ssputs_r>:
 800d01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d020:	688e      	ldr	r6, [r1, #8]
 800d022:	461f      	mov	r7, r3
 800d024:	42be      	cmp	r6, r7
 800d026:	680b      	ldr	r3, [r1, #0]
 800d028:	4682      	mov	sl, r0
 800d02a:	460c      	mov	r4, r1
 800d02c:	4690      	mov	r8, r2
 800d02e:	d82d      	bhi.n	800d08c <__ssputs_r+0x70>
 800d030:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d034:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d038:	d026      	beq.n	800d088 <__ssputs_r+0x6c>
 800d03a:	6965      	ldr	r5, [r4, #20]
 800d03c:	6909      	ldr	r1, [r1, #16]
 800d03e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d042:	eba3 0901 	sub.w	r9, r3, r1
 800d046:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d04a:	1c7b      	adds	r3, r7, #1
 800d04c:	444b      	add	r3, r9
 800d04e:	106d      	asrs	r5, r5, #1
 800d050:	429d      	cmp	r5, r3
 800d052:	bf38      	it	cc
 800d054:	461d      	movcc	r5, r3
 800d056:	0553      	lsls	r3, r2, #21
 800d058:	d527      	bpl.n	800d0aa <__ssputs_r+0x8e>
 800d05a:	4629      	mov	r1, r5
 800d05c:	f7ff fc42 	bl	800c8e4 <_malloc_r>
 800d060:	4606      	mov	r6, r0
 800d062:	b360      	cbz	r0, 800d0be <__ssputs_r+0xa2>
 800d064:	6921      	ldr	r1, [r4, #16]
 800d066:	464a      	mov	r2, r9
 800d068:	f7ff ff7f 	bl	800cf6a <memcpy>
 800d06c:	89a3      	ldrh	r3, [r4, #12]
 800d06e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d076:	81a3      	strh	r3, [r4, #12]
 800d078:	6126      	str	r6, [r4, #16]
 800d07a:	6165      	str	r5, [r4, #20]
 800d07c:	444e      	add	r6, r9
 800d07e:	eba5 0509 	sub.w	r5, r5, r9
 800d082:	6026      	str	r6, [r4, #0]
 800d084:	60a5      	str	r5, [r4, #8]
 800d086:	463e      	mov	r6, r7
 800d088:	42be      	cmp	r6, r7
 800d08a:	d900      	bls.n	800d08e <__ssputs_r+0x72>
 800d08c:	463e      	mov	r6, r7
 800d08e:	6820      	ldr	r0, [r4, #0]
 800d090:	4632      	mov	r2, r6
 800d092:	4641      	mov	r1, r8
 800d094:	f000 fcf6 	bl	800da84 <memmove>
 800d098:	68a3      	ldr	r3, [r4, #8]
 800d09a:	1b9b      	subs	r3, r3, r6
 800d09c:	60a3      	str	r3, [r4, #8]
 800d09e:	6823      	ldr	r3, [r4, #0]
 800d0a0:	4433      	add	r3, r6
 800d0a2:	6023      	str	r3, [r4, #0]
 800d0a4:	2000      	movs	r0, #0
 800d0a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0aa:	462a      	mov	r2, r5
 800d0ac:	f000 fd26 	bl	800dafc <_realloc_r>
 800d0b0:	4606      	mov	r6, r0
 800d0b2:	2800      	cmp	r0, #0
 800d0b4:	d1e0      	bne.n	800d078 <__ssputs_r+0x5c>
 800d0b6:	6921      	ldr	r1, [r4, #16]
 800d0b8:	4650      	mov	r0, sl
 800d0ba:	f7ff ff65 	bl	800cf88 <_free_r>
 800d0be:	230c      	movs	r3, #12
 800d0c0:	f8ca 3000 	str.w	r3, [sl]
 800d0c4:	89a3      	ldrh	r3, [r4, #12]
 800d0c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0ca:	81a3      	strh	r3, [r4, #12]
 800d0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d0:	e7e9      	b.n	800d0a6 <__ssputs_r+0x8a>
	...

0800d0d4 <_svfiprintf_r>:
 800d0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0d8:	4698      	mov	r8, r3
 800d0da:	898b      	ldrh	r3, [r1, #12]
 800d0dc:	061b      	lsls	r3, r3, #24
 800d0de:	b09d      	sub	sp, #116	@ 0x74
 800d0e0:	4607      	mov	r7, r0
 800d0e2:	460d      	mov	r5, r1
 800d0e4:	4614      	mov	r4, r2
 800d0e6:	d510      	bpl.n	800d10a <_svfiprintf_r+0x36>
 800d0e8:	690b      	ldr	r3, [r1, #16]
 800d0ea:	b973      	cbnz	r3, 800d10a <_svfiprintf_r+0x36>
 800d0ec:	2140      	movs	r1, #64	@ 0x40
 800d0ee:	f7ff fbf9 	bl	800c8e4 <_malloc_r>
 800d0f2:	6028      	str	r0, [r5, #0]
 800d0f4:	6128      	str	r0, [r5, #16]
 800d0f6:	b930      	cbnz	r0, 800d106 <_svfiprintf_r+0x32>
 800d0f8:	230c      	movs	r3, #12
 800d0fa:	603b      	str	r3, [r7, #0]
 800d0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d100:	b01d      	add	sp, #116	@ 0x74
 800d102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d106:	2340      	movs	r3, #64	@ 0x40
 800d108:	616b      	str	r3, [r5, #20]
 800d10a:	2300      	movs	r3, #0
 800d10c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d10e:	2320      	movs	r3, #32
 800d110:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d114:	f8cd 800c 	str.w	r8, [sp, #12]
 800d118:	2330      	movs	r3, #48	@ 0x30
 800d11a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d2b8 <_svfiprintf_r+0x1e4>
 800d11e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d122:	f04f 0901 	mov.w	r9, #1
 800d126:	4623      	mov	r3, r4
 800d128:	469a      	mov	sl, r3
 800d12a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d12e:	b10a      	cbz	r2, 800d134 <_svfiprintf_r+0x60>
 800d130:	2a25      	cmp	r2, #37	@ 0x25
 800d132:	d1f9      	bne.n	800d128 <_svfiprintf_r+0x54>
 800d134:	ebba 0b04 	subs.w	fp, sl, r4
 800d138:	d00b      	beq.n	800d152 <_svfiprintf_r+0x7e>
 800d13a:	465b      	mov	r3, fp
 800d13c:	4622      	mov	r2, r4
 800d13e:	4629      	mov	r1, r5
 800d140:	4638      	mov	r0, r7
 800d142:	f7ff ff6b 	bl	800d01c <__ssputs_r>
 800d146:	3001      	adds	r0, #1
 800d148:	f000 80a7 	beq.w	800d29a <_svfiprintf_r+0x1c6>
 800d14c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d14e:	445a      	add	r2, fp
 800d150:	9209      	str	r2, [sp, #36]	@ 0x24
 800d152:	f89a 3000 	ldrb.w	r3, [sl]
 800d156:	2b00      	cmp	r3, #0
 800d158:	f000 809f 	beq.w	800d29a <_svfiprintf_r+0x1c6>
 800d15c:	2300      	movs	r3, #0
 800d15e:	f04f 32ff 	mov.w	r2, #4294967295
 800d162:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d166:	f10a 0a01 	add.w	sl, sl, #1
 800d16a:	9304      	str	r3, [sp, #16]
 800d16c:	9307      	str	r3, [sp, #28]
 800d16e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d172:	931a      	str	r3, [sp, #104]	@ 0x68
 800d174:	4654      	mov	r4, sl
 800d176:	2205      	movs	r2, #5
 800d178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d17c:	484e      	ldr	r0, [pc, #312]	@ (800d2b8 <_svfiprintf_r+0x1e4>)
 800d17e:	f7f3 f82f 	bl	80001e0 <memchr>
 800d182:	9a04      	ldr	r2, [sp, #16]
 800d184:	b9d8      	cbnz	r0, 800d1be <_svfiprintf_r+0xea>
 800d186:	06d0      	lsls	r0, r2, #27
 800d188:	bf44      	itt	mi
 800d18a:	2320      	movmi	r3, #32
 800d18c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d190:	0711      	lsls	r1, r2, #28
 800d192:	bf44      	itt	mi
 800d194:	232b      	movmi	r3, #43	@ 0x2b
 800d196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d19a:	f89a 3000 	ldrb.w	r3, [sl]
 800d19e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1a0:	d015      	beq.n	800d1ce <_svfiprintf_r+0xfa>
 800d1a2:	9a07      	ldr	r2, [sp, #28]
 800d1a4:	4654      	mov	r4, sl
 800d1a6:	2000      	movs	r0, #0
 800d1a8:	f04f 0c0a 	mov.w	ip, #10
 800d1ac:	4621      	mov	r1, r4
 800d1ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1b2:	3b30      	subs	r3, #48	@ 0x30
 800d1b4:	2b09      	cmp	r3, #9
 800d1b6:	d94b      	bls.n	800d250 <_svfiprintf_r+0x17c>
 800d1b8:	b1b0      	cbz	r0, 800d1e8 <_svfiprintf_r+0x114>
 800d1ba:	9207      	str	r2, [sp, #28]
 800d1bc:	e014      	b.n	800d1e8 <_svfiprintf_r+0x114>
 800d1be:	eba0 0308 	sub.w	r3, r0, r8
 800d1c2:	fa09 f303 	lsl.w	r3, r9, r3
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	9304      	str	r3, [sp, #16]
 800d1ca:	46a2      	mov	sl, r4
 800d1cc:	e7d2      	b.n	800d174 <_svfiprintf_r+0xa0>
 800d1ce:	9b03      	ldr	r3, [sp, #12]
 800d1d0:	1d19      	adds	r1, r3, #4
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	9103      	str	r1, [sp, #12]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	bfbb      	ittet	lt
 800d1da:	425b      	neglt	r3, r3
 800d1dc:	f042 0202 	orrlt.w	r2, r2, #2
 800d1e0:	9307      	strge	r3, [sp, #28]
 800d1e2:	9307      	strlt	r3, [sp, #28]
 800d1e4:	bfb8      	it	lt
 800d1e6:	9204      	strlt	r2, [sp, #16]
 800d1e8:	7823      	ldrb	r3, [r4, #0]
 800d1ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1ec:	d10a      	bne.n	800d204 <_svfiprintf_r+0x130>
 800d1ee:	7863      	ldrb	r3, [r4, #1]
 800d1f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1f2:	d132      	bne.n	800d25a <_svfiprintf_r+0x186>
 800d1f4:	9b03      	ldr	r3, [sp, #12]
 800d1f6:	1d1a      	adds	r2, r3, #4
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	9203      	str	r2, [sp, #12]
 800d1fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d200:	3402      	adds	r4, #2
 800d202:	9305      	str	r3, [sp, #20]
 800d204:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d2c8 <_svfiprintf_r+0x1f4>
 800d208:	7821      	ldrb	r1, [r4, #0]
 800d20a:	2203      	movs	r2, #3
 800d20c:	4650      	mov	r0, sl
 800d20e:	f7f2 ffe7 	bl	80001e0 <memchr>
 800d212:	b138      	cbz	r0, 800d224 <_svfiprintf_r+0x150>
 800d214:	9b04      	ldr	r3, [sp, #16]
 800d216:	eba0 000a 	sub.w	r0, r0, sl
 800d21a:	2240      	movs	r2, #64	@ 0x40
 800d21c:	4082      	lsls	r2, r0
 800d21e:	4313      	orrs	r3, r2
 800d220:	3401      	adds	r4, #1
 800d222:	9304      	str	r3, [sp, #16]
 800d224:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d228:	4824      	ldr	r0, [pc, #144]	@ (800d2bc <_svfiprintf_r+0x1e8>)
 800d22a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d22e:	2206      	movs	r2, #6
 800d230:	f7f2 ffd6 	bl	80001e0 <memchr>
 800d234:	2800      	cmp	r0, #0
 800d236:	d036      	beq.n	800d2a6 <_svfiprintf_r+0x1d2>
 800d238:	4b21      	ldr	r3, [pc, #132]	@ (800d2c0 <_svfiprintf_r+0x1ec>)
 800d23a:	bb1b      	cbnz	r3, 800d284 <_svfiprintf_r+0x1b0>
 800d23c:	9b03      	ldr	r3, [sp, #12]
 800d23e:	3307      	adds	r3, #7
 800d240:	f023 0307 	bic.w	r3, r3, #7
 800d244:	3308      	adds	r3, #8
 800d246:	9303      	str	r3, [sp, #12]
 800d248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d24a:	4433      	add	r3, r6
 800d24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d24e:	e76a      	b.n	800d126 <_svfiprintf_r+0x52>
 800d250:	fb0c 3202 	mla	r2, ip, r2, r3
 800d254:	460c      	mov	r4, r1
 800d256:	2001      	movs	r0, #1
 800d258:	e7a8      	b.n	800d1ac <_svfiprintf_r+0xd8>
 800d25a:	2300      	movs	r3, #0
 800d25c:	3401      	adds	r4, #1
 800d25e:	9305      	str	r3, [sp, #20]
 800d260:	4619      	mov	r1, r3
 800d262:	f04f 0c0a 	mov.w	ip, #10
 800d266:	4620      	mov	r0, r4
 800d268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d26c:	3a30      	subs	r2, #48	@ 0x30
 800d26e:	2a09      	cmp	r2, #9
 800d270:	d903      	bls.n	800d27a <_svfiprintf_r+0x1a6>
 800d272:	2b00      	cmp	r3, #0
 800d274:	d0c6      	beq.n	800d204 <_svfiprintf_r+0x130>
 800d276:	9105      	str	r1, [sp, #20]
 800d278:	e7c4      	b.n	800d204 <_svfiprintf_r+0x130>
 800d27a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d27e:	4604      	mov	r4, r0
 800d280:	2301      	movs	r3, #1
 800d282:	e7f0      	b.n	800d266 <_svfiprintf_r+0x192>
 800d284:	ab03      	add	r3, sp, #12
 800d286:	9300      	str	r3, [sp, #0]
 800d288:	462a      	mov	r2, r5
 800d28a:	4b0e      	ldr	r3, [pc, #56]	@ (800d2c4 <_svfiprintf_r+0x1f0>)
 800d28c:	a904      	add	r1, sp, #16
 800d28e:	4638      	mov	r0, r7
 800d290:	f3af 8000 	nop.w
 800d294:	1c42      	adds	r2, r0, #1
 800d296:	4606      	mov	r6, r0
 800d298:	d1d6      	bne.n	800d248 <_svfiprintf_r+0x174>
 800d29a:	89ab      	ldrh	r3, [r5, #12]
 800d29c:	065b      	lsls	r3, r3, #25
 800d29e:	f53f af2d 	bmi.w	800d0fc <_svfiprintf_r+0x28>
 800d2a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2a4:	e72c      	b.n	800d100 <_svfiprintf_r+0x2c>
 800d2a6:	ab03      	add	r3, sp, #12
 800d2a8:	9300      	str	r3, [sp, #0]
 800d2aa:	462a      	mov	r2, r5
 800d2ac:	4b05      	ldr	r3, [pc, #20]	@ (800d2c4 <_svfiprintf_r+0x1f0>)
 800d2ae:	a904      	add	r1, sp, #16
 800d2b0:	4638      	mov	r0, r7
 800d2b2:	f000 f9bb 	bl	800d62c <_printf_i>
 800d2b6:	e7ed      	b.n	800d294 <_svfiprintf_r+0x1c0>
 800d2b8:	0800fa88 	.word	0x0800fa88
 800d2bc:	0800fa92 	.word	0x0800fa92
 800d2c0:	00000000 	.word	0x00000000
 800d2c4:	0800d01d 	.word	0x0800d01d
 800d2c8:	0800fa8e 	.word	0x0800fa8e

0800d2cc <__sfputc_r>:
 800d2cc:	6893      	ldr	r3, [r2, #8]
 800d2ce:	3b01      	subs	r3, #1
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	b410      	push	{r4}
 800d2d4:	6093      	str	r3, [r2, #8]
 800d2d6:	da08      	bge.n	800d2ea <__sfputc_r+0x1e>
 800d2d8:	6994      	ldr	r4, [r2, #24]
 800d2da:	42a3      	cmp	r3, r4
 800d2dc:	db01      	blt.n	800d2e2 <__sfputc_r+0x16>
 800d2de:	290a      	cmp	r1, #10
 800d2e0:	d103      	bne.n	800d2ea <__sfputc_r+0x1e>
 800d2e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2e6:	f7ff bd20 	b.w	800cd2a <__swbuf_r>
 800d2ea:	6813      	ldr	r3, [r2, #0]
 800d2ec:	1c58      	adds	r0, r3, #1
 800d2ee:	6010      	str	r0, [r2, #0]
 800d2f0:	7019      	strb	r1, [r3, #0]
 800d2f2:	4608      	mov	r0, r1
 800d2f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2f8:	4770      	bx	lr

0800d2fa <__sfputs_r>:
 800d2fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2fc:	4606      	mov	r6, r0
 800d2fe:	460f      	mov	r7, r1
 800d300:	4614      	mov	r4, r2
 800d302:	18d5      	adds	r5, r2, r3
 800d304:	42ac      	cmp	r4, r5
 800d306:	d101      	bne.n	800d30c <__sfputs_r+0x12>
 800d308:	2000      	movs	r0, #0
 800d30a:	e007      	b.n	800d31c <__sfputs_r+0x22>
 800d30c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d310:	463a      	mov	r2, r7
 800d312:	4630      	mov	r0, r6
 800d314:	f7ff ffda 	bl	800d2cc <__sfputc_r>
 800d318:	1c43      	adds	r3, r0, #1
 800d31a:	d1f3      	bne.n	800d304 <__sfputs_r+0xa>
 800d31c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d320 <_vfiprintf_r>:
 800d320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d324:	460d      	mov	r5, r1
 800d326:	b09d      	sub	sp, #116	@ 0x74
 800d328:	4614      	mov	r4, r2
 800d32a:	4698      	mov	r8, r3
 800d32c:	4606      	mov	r6, r0
 800d32e:	b118      	cbz	r0, 800d338 <_vfiprintf_r+0x18>
 800d330:	6a03      	ldr	r3, [r0, #32]
 800d332:	b90b      	cbnz	r3, 800d338 <_vfiprintf_r+0x18>
 800d334:	f7ff fbee 	bl	800cb14 <__sinit>
 800d338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d33a:	07d9      	lsls	r1, r3, #31
 800d33c:	d405      	bmi.n	800d34a <_vfiprintf_r+0x2a>
 800d33e:	89ab      	ldrh	r3, [r5, #12]
 800d340:	059a      	lsls	r2, r3, #22
 800d342:	d402      	bmi.n	800d34a <_vfiprintf_r+0x2a>
 800d344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d346:	f7ff fe0e 	bl	800cf66 <__retarget_lock_acquire_recursive>
 800d34a:	89ab      	ldrh	r3, [r5, #12]
 800d34c:	071b      	lsls	r3, r3, #28
 800d34e:	d501      	bpl.n	800d354 <_vfiprintf_r+0x34>
 800d350:	692b      	ldr	r3, [r5, #16]
 800d352:	b99b      	cbnz	r3, 800d37c <_vfiprintf_r+0x5c>
 800d354:	4629      	mov	r1, r5
 800d356:	4630      	mov	r0, r6
 800d358:	f7ff fd26 	bl	800cda8 <__swsetup_r>
 800d35c:	b170      	cbz	r0, 800d37c <_vfiprintf_r+0x5c>
 800d35e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d360:	07dc      	lsls	r4, r3, #31
 800d362:	d504      	bpl.n	800d36e <_vfiprintf_r+0x4e>
 800d364:	f04f 30ff 	mov.w	r0, #4294967295
 800d368:	b01d      	add	sp, #116	@ 0x74
 800d36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d36e:	89ab      	ldrh	r3, [r5, #12]
 800d370:	0598      	lsls	r0, r3, #22
 800d372:	d4f7      	bmi.n	800d364 <_vfiprintf_r+0x44>
 800d374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d376:	f7ff fdf7 	bl	800cf68 <__retarget_lock_release_recursive>
 800d37a:	e7f3      	b.n	800d364 <_vfiprintf_r+0x44>
 800d37c:	2300      	movs	r3, #0
 800d37e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d380:	2320      	movs	r3, #32
 800d382:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d386:	f8cd 800c 	str.w	r8, [sp, #12]
 800d38a:	2330      	movs	r3, #48	@ 0x30
 800d38c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d53c <_vfiprintf_r+0x21c>
 800d390:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d394:	f04f 0901 	mov.w	r9, #1
 800d398:	4623      	mov	r3, r4
 800d39a:	469a      	mov	sl, r3
 800d39c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3a0:	b10a      	cbz	r2, 800d3a6 <_vfiprintf_r+0x86>
 800d3a2:	2a25      	cmp	r2, #37	@ 0x25
 800d3a4:	d1f9      	bne.n	800d39a <_vfiprintf_r+0x7a>
 800d3a6:	ebba 0b04 	subs.w	fp, sl, r4
 800d3aa:	d00b      	beq.n	800d3c4 <_vfiprintf_r+0xa4>
 800d3ac:	465b      	mov	r3, fp
 800d3ae:	4622      	mov	r2, r4
 800d3b0:	4629      	mov	r1, r5
 800d3b2:	4630      	mov	r0, r6
 800d3b4:	f7ff ffa1 	bl	800d2fa <__sfputs_r>
 800d3b8:	3001      	adds	r0, #1
 800d3ba:	f000 80a7 	beq.w	800d50c <_vfiprintf_r+0x1ec>
 800d3be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3c0:	445a      	add	r2, fp
 800d3c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f000 809f 	beq.w	800d50c <_vfiprintf_r+0x1ec>
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d3d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3d8:	f10a 0a01 	add.w	sl, sl, #1
 800d3dc:	9304      	str	r3, [sp, #16]
 800d3de:	9307      	str	r3, [sp, #28]
 800d3e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d3e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d3e6:	4654      	mov	r4, sl
 800d3e8:	2205      	movs	r2, #5
 800d3ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3ee:	4853      	ldr	r0, [pc, #332]	@ (800d53c <_vfiprintf_r+0x21c>)
 800d3f0:	f7f2 fef6 	bl	80001e0 <memchr>
 800d3f4:	9a04      	ldr	r2, [sp, #16]
 800d3f6:	b9d8      	cbnz	r0, 800d430 <_vfiprintf_r+0x110>
 800d3f8:	06d1      	lsls	r1, r2, #27
 800d3fa:	bf44      	itt	mi
 800d3fc:	2320      	movmi	r3, #32
 800d3fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d402:	0713      	lsls	r3, r2, #28
 800d404:	bf44      	itt	mi
 800d406:	232b      	movmi	r3, #43	@ 0x2b
 800d408:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d40c:	f89a 3000 	ldrb.w	r3, [sl]
 800d410:	2b2a      	cmp	r3, #42	@ 0x2a
 800d412:	d015      	beq.n	800d440 <_vfiprintf_r+0x120>
 800d414:	9a07      	ldr	r2, [sp, #28]
 800d416:	4654      	mov	r4, sl
 800d418:	2000      	movs	r0, #0
 800d41a:	f04f 0c0a 	mov.w	ip, #10
 800d41e:	4621      	mov	r1, r4
 800d420:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d424:	3b30      	subs	r3, #48	@ 0x30
 800d426:	2b09      	cmp	r3, #9
 800d428:	d94b      	bls.n	800d4c2 <_vfiprintf_r+0x1a2>
 800d42a:	b1b0      	cbz	r0, 800d45a <_vfiprintf_r+0x13a>
 800d42c:	9207      	str	r2, [sp, #28]
 800d42e:	e014      	b.n	800d45a <_vfiprintf_r+0x13a>
 800d430:	eba0 0308 	sub.w	r3, r0, r8
 800d434:	fa09 f303 	lsl.w	r3, r9, r3
 800d438:	4313      	orrs	r3, r2
 800d43a:	9304      	str	r3, [sp, #16]
 800d43c:	46a2      	mov	sl, r4
 800d43e:	e7d2      	b.n	800d3e6 <_vfiprintf_r+0xc6>
 800d440:	9b03      	ldr	r3, [sp, #12]
 800d442:	1d19      	adds	r1, r3, #4
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	9103      	str	r1, [sp, #12]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	bfbb      	ittet	lt
 800d44c:	425b      	neglt	r3, r3
 800d44e:	f042 0202 	orrlt.w	r2, r2, #2
 800d452:	9307      	strge	r3, [sp, #28]
 800d454:	9307      	strlt	r3, [sp, #28]
 800d456:	bfb8      	it	lt
 800d458:	9204      	strlt	r2, [sp, #16]
 800d45a:	7823      	ldrb	r3, [r4, #0]
 800d45c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d45e:	d10a      	bne.n	800d476 <_vfiprintf_r+0x156>
 800d460:	7863      	ldrb	r3, [r4, #1]
 800d462:	2b2a      	cmp	r3, #42	@ 0x2a
 800d464:	d132      	bne.n	800d4cc <_vfiprintf_r+0x1ac>
 800d466:	9b03      	ldr	r3, [sp, #12]
 800d468:	1d1a      	adds	r2, r3, #4
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	9203      	str	r2, [sp, #12]
 800d46e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d472:	3402      	adds	r4, #2
 800d474:	9305      	str	r3, [sp, #20]
 800d476:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d54c <_vfiprintf_r+0x22c>
 800d47a:	7821      	ldrb	r1, [r4, #0]
 800d47c:	2203      	movs	r2, #3
 800d47e:	4650      	mov	r0, sl
 800d480:	f7f2 feae 	bl	80001e0 <memchr>
 800d484:	b138      	cbz	r0, 800d496 <_vfiprintf_r+0x176>
 800d486:	9b04      	ldr	r3, [sp, #16]
 800d488:	eba0 000a 	sub.w	r0, r0, sl
 800d48c:	2240      	movs	r2, #64	@ 0x40
 800d48e:	4082      	lsls	r2, r0
 800d490:	4313      	orrs	r3, r2
 800d492:	3401      	adds	r4, #1
 800d494:	9304      	str	r3, [sp, #16]
 800d496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d49a:	4829      	ldr	r0, [pc, #164]	@ (800d540 <_vfiprintf_r+0x220>)
 800d49c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4a0:	2206      	movs	r2, #6
 800d4a2:	f7f2 fe9d 	bl	80001e0 <memchr>
 800d4a6:	2800      	cmp	r0, #0
 800d4a8:	d03f      	beq.n	800d52a <_vfiprintf_r+0x20a>
 800d4aa:	4b26      	ldr	r3, [pc, #152]	@ (800d544 <_vfiprintf_r+0x224>)
 800d4ac:	bb1b      	cbnz	r3, 800d4f6 <_vfiprintf_r+0x1d6>
 800d4ae:	9b03      	ldr	r3, [sp, #12]
 800d4b0:	3307      	adds	r3, #7
 800d4b2:	f023 0307 	bic.w	r3, r3, #7
 800d4b6:	3308      	adds	r3, #8
 800d4b8:	9303      	str	r3, [sp, #12]
 800d4ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4bc:	443b      	add	r3, r7
 800d4be:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4c0:	e76a      	b.n	800d398 <_vfiprintf_r+0x78>
 800d4c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4c6:	460c      	mov	r4, r1
 800d4c8:	2001      	movs	r0, #1
 800d4ca:	e7a8      	b.n	800d41e <_vfiprintf_r+0xfe>
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	3401      	adds	r4, #1
 800d4d0:	9305      	str	r3, [sp, #20]
 800d4d2:	4619      	mov	r1, r3
 800d4d4:	f04f 0c0a 	mov.w	ip, #10
 800d4d8:	4620      	mov	r0, r4
 800d4da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4de:	3a30      	subs	r2, #48	@ 0x30
 800d4e0:	2a09      	cmp	r2, #9
 800d4e2:	d903      	bls.n	800d4ec <_vfiprintf_r+0x1cc>
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d0c6      	beq.n	800d476 <_vfiprintf_r+0x156>
 800d4e8:	9105      	str	r1, [sp, #20]
 800d4ea:	e7c4      	b.n	800d476 <_vfiprintf_r+0x156>
 800d4ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4f0:	4604      	mov	r4, r0
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	e7f0      	b.n	800d4d8 <_vfiprintf_r+0x1b8>
 800d4f6:	ab03      	add	r3, sp, #12
 800d4f8:	9300      	str	r3, [sp, #0]
 800d4fa:	462a      	mov	r2, r5
 800d4fc:	4b12      	ldr	r3, [pc, #72]	@ (800d548 <_vfiprintf_r+0x228>)
 800d4fe:	a904      	add	r1, sp, #16
 800d500:	4630      	mov	r0, r6
 800d502:	f3af 8000 	nop.w
 800d506:	4607      	mov	r7, r0
 800d508:	1c78      	adds	r0, r7, #1
 800d50a:	d1d6      	bne.n	800d4ba <_vfiprintf_r+0x19a>
 800d50c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d50e:	07d9      	lsls	r1, r3, #31
 800d510:	d405      	bmi.n	800d51e <_vfiprintf_r+0x1fe>
 800d512:	89ab      	ldrh	r3, [r5, #12]
 800d514:	059a      	lsls	r2, r3, #22
 800d516:	d402      	bmi.n	800d51e <_vfiprintf_r+0x1fe>
 800d518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d51a:	f7ff fd25 	bl	800cf68 <__retarget_lock_release_recursive>
 800d51e:	89ab      	ldrh	r3, [r5, #12]
 800d520:	065b      	lsls	r3, r3, #25
 800d522:	f53f af1f 	bmi.w	800d364 <_vfiprintf_r+0x44>
 800d526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d528:	e71e      	b.n	800d368 <_vfiprintf_r+0x48>
 800d52a:	ab03      	add	r3, sp, #12
 800d52c:	9300      	str	r3, [sp, #0]
 800d52e:	462a      	mov	r2, r5
 800d530:	4b05      	ldr	r3, [pc, #20]	@ (800d548 <_vfiprintf_r+0x228>)
 800d532:	a904      	add	r1, sp, #16
 800d534:	4630      	mov	r0, r6
 800d536:	f000 f879 	bl	800d62c <_printf_i>
 800d53a:	e7e4      	b.n	800d506 <_vfiprintf_r+0x1e6>
 800d53c:	0800fa88 	.word	0x0800fa88
 800d540:	0800fa92 	.word	0x0800fa92
 800d544:	00000000 	.word	0x00000000
 800d548:	0800d2fb 	.word	0x0800d2fb
 800d54c:	0800fa8e 	.word	0x0800fa8e

0800d550 <_printf_common>:
 800d550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d554:	4616      	mov	r6, r2
 800d556:	4698      	mov	r8, r3
 800d558:	688a      	ldr	r2, [r1, #8]
 800d55a:	690b      	ldr	r3, [r1, #16]
 800d55c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d560:	4293      	cmp	r3, r2
 800d562:	bfb8      	it	lt
 800d564:	4613      	movlt	r3, r2
 800d566:	6033      	str	r3, [r6, #0]
 800d568:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d56c:	4607      	mov	r7, r0
 800d56e:	460c      	mov	r4, r1
 800d570:	b10a      	cbz	r2, 800d576 <_printf_common+0x26>
 800d572:	3301      	adds	r3, #1
 800d574:	6033      	str	r3, [r6, #0]
 800d576:	6823      	ldr	r3, [r4, #0]
 800d578:	0699      	lsls	r1, r3, #26
 800d57a:	bf42      	ittt	mi
 800d57c:	6833      	ldrmi	r3, [r6, #0]
 800d57e:	3302      	addmi	r3, #2
 800d580:	6033      	strmi	r3, [r6, #0]
 800d582:	6825      	ldr	r5, [r4, #0]
 800d584:	f015 0506 	ands.w	r5, r5, #6
 800d588:	d106      	bne.n	800d598 <_printf_common+0x48>
 800d58a:	f104 0a19 	add.w	sl, r4, #25
 800d58e:	68e3      	ldr	r3, [r4, #12]
 800d590:	6832      	ldr	r2, [r6, #0]
 800d592:	1a9b      	subs	r3, r3, r2
 800d594:	42ab      	cmp	r3, r5
 800d596:	dc26      	bgt.n	800d5e6 <_printf_common+0x96>
 800d598:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d59c:	6822      	ldr	r2, [r4, #0]
 800d59e:	3b00      	subs	r3, #0
 800d5a0:	bf18      	it	ne
 800d5a2:	2301      	movne	r3, #1
 800d5a4:	0692      	lsls	r2, r2, #26
 800d5a6:	d42b      	bmi.n	800d600 <_printf_common+0xb0>
 800d5a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d5ac:	4641      	mov	r1, r8
 800d5ae:	4638      	mov	r0, r7
 800d5b0:	47c8      	blx	r9
 800d5b2:	3001      	adds	r0, #1
 800d5b4:	d01e      	beq.n	800d5f4 <_printf_common+0xa4>
 800d5b6:	6823      	ldr	r3, [r4, #0]
 800d5b8:	6922      	ldr	r2, [r4, #16]
 800d5ba:	f003 0306 	and.w	r3, r3, #6
 800d5be:	2b04      	cmp	r3, #4
 800d5c0:	bf02      	ittt	eq
 800d5c2:	68e5      	ldreq	r5, [r4, #12]
 800d5c4:	6833      	ldreq	r3, [r6, #0]
 800d5c6:	1aed      	subeq	r5, r5, r3
 800d5c8:	68a3      	ldr	r3, [r4, #8]
 800d5ca:	bf0c      	ite	eq
 800d5cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5d0:	2500      	movne	r5, #0
 800d5d2:	4293      	cmp	r3, r2
 800d5d4:	bfc4      	itt	gt
 800d5d6:	1a9b      	subgt	r3, r3, r2
 800d5d8:	18ed      	addgt	r5, r5, r3
 800d5da:	2600      	movs	r6, #0
 800d5dc:	341a      	adds	r4, #26
 800d5de:	42b5      	cmp	r5, r6
 800d5e0:	d11a      	bne.n	800d618 <_printf_common+0xc8>
 800d5e2:	2000      	movs	r0, #0
 800d5e4:	e008      	b.n	800d5f8 <_printf_common+0xa8>
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	4652      	mov	r2, sl
 800d5ea:	4641      	mov	r1, r8
 800d5ec:	4638      	mov	r0, r7
 800d5ee:	47c8      	blx	r9
 800d5f0:	3001      	adds	r0, #1
 800d5f2:	d103      	bne.n	800d5fc <_printf_common+0xac>
 800d5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5fc:	3501      	adds	r5, #1
 800d5fe:	e7c6      	b.n	800d58e <_printf_common+0x3e>
 800d600:	18e1      	adds	r1, r4, r3
 800d602:	1c5a      	adds	r2, r3, #1
 800d604:	2030      	movs	r0, #48	@ 0x30
 800d606:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d60a:	4422      	add	r2, r4
 800d60c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d610:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d614:	3302      	adds	r3, #2
 800d616:	e7c7      	b.n	800d5a8 <_printf_common+0x58>
 800d618:	2301      	movs	r3, #1
 800d61a:	4622      	mov	r2, r4
 800d61c:	4641      	mov	r1, r8
 800d61e:	4638      	mov	r0, r7
 800d620:	47c8      	blx	r9
 800d622:	3001      	adds	r0, #1
 800d624:	d0e6      	beq.n	800d5f4 <_printf_common+0xa4>
 800d626:	3601      	adds	r6, #1
 800d628:	e7d9      	b.n	800d5de <_printf_common+0x8e>
	...

0800d62c <_printf_i>:
 800d62c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d630:	7e0f      	ldrb	r7, [r1, #24]
 800d632:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d634:	2f78      	cmp	r7, #120	@ 0x78
 800d636:	4691      	mov	r9, r2
 800d638:	4680      	mov	r8, r0
 800d63a:	460c      	mov	r4, r1
 800d63c:	469a      	mov	sl, r3
 800d63e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d642:	d807      	bhi.n	800d654 <_printf_i+0x28>
 800d644:	2f62      	cmp	r7, #98	@ 0x62
 800d646:	d80a      	bhi.n	800d65e <_printf_i+0x32>
 800d648:	2f00      	cmp	r7, #0
 800d64a:	f000 80d1 	beq.w	800d7f0 <_printf_i+0x1c4>
 800d64e:	2f58      	cmp	r7, #88	@ 0x58
 800d650:	f000 80b8 	beq.w	800d7c4 <_printf_i+0x198>
 800d654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d658:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d65c:	e03a      	b.n	800d6d4 <_printf_i+0xa8>
 800d65e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d662:	2b15      	cmp	r3, #21
 800d664:	d8f6      	bhi.n	800d654 <_printf_i+0x28>
 800d666:	a101      	add	r1, pc, #4	@ (adr r1, 800d66c <_printf_i+0x40>)
 800d668:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d66c:	0800d6c5 	.word	0x0800d6c5
 800d670:	0800d6d9 	.word	0x0800d6d9
 800d674:	0800d655 	.word	0x0800d655
 800d678:	0800d655 	.word	0x0800d655
 800d67c:	0800d655 	.word	0x0800d655
 800d680:	0800d655 	.word	0x0800d655
 800d684:	0800d6d9 	.word	0x0800d6d9
 800d688:	0800d655 	.word	0x0800d655
 800d68c:	0800d655 	.word	0x0800d655
 800d690:	0800d655 	.word	0x0800d655
 800d694:	0800d655 	.word	0x0800d655
 800d698:	0800d7d7 	.word	0x0800d7d7
 800d69c:	0800d703 	.word	0x0800d703
 800d6a0:	0800d791 	.word	0x0800d791
 800d6a4:	0800d655 	.word	0x0800d655
 800d6a8:	0800d655 	.word	0x0800d655
 800d6ac:	0800d7f9 	.word	0x0800d7f9
 800d6b0:	0800d655 	.word	0x0800d655
 800d6b4:	0800d703 	.word	0x0800d703
 800d6b8:	0800d655 	.word	0x0800d655
 800d6bc:	0800d655 	.word	0x0800d655
 800d6c0:	0800d799 	.word	0x0800d799
 800d6c4:	6833      	ldr	r3, [r6, #0]
 800d6c6:	1d1a      	adds	r2, r3, #4
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	6032      	str	r2, [r6, #0]
 800d6cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	e09c      	b.n	800d812 <_printf_i+0x1e6>
 800d6d8:	6833      	ldr	r3, [r6, #0]
 800d6da:	6820      	ldr	r0, [r4, #0]
 800d6dc:	1d19      	adds	r1, r3, #4
 800d6de:	6031      	str	r1, [r6, #0]
 800d6e0:	0606      	lsls	r6, r0, #24
 800d6e2:	d501      	bpl.n	800d6e8 <_printf_i+0xbc>
 800d6e4:	681d      	ldr	r5, [r3, #0]
 800d6e6:	e003      	b.n	800d6f0 <_printf_i+0xc4>
 800d6e8:	0645      	lsls	r5, r0, #25
 800d6ea:	d5fb      	bpl.n	800d6e4 <_printf_i+0xb8>
 800d6ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d6f0:	2d00      	cmp	r5, #0
 800d6f2:	da03      	bge.n	800d6fc <_printf_i+0xd0>
 800d6f4:	232d      	movs	r3, #45	@ 0x2d
 800d6f6:	426d      	negs	r5, r5
 800d6f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d6fc:	4858      	ldr	r0, [pc, #352]	@ (800d860 <_printf_i+0x234>)
 800d6fe:	230a      	movs	r3, #10
 800d700:	e011      	b.n	800d726 <_printf_i+0xfa>
 800d702:	6821      	ldr	r1, [r4, #0]
 800d704:	6833      	ldr	r3, [r6, #0]
 800d706:	0608      	lsls	r0, r1, #24
 800d708:	f853 5b04 	ldr.w	r5, [r3], #4
 800d70c:	d402      	bmi.n	800d714 <_printf_i+0xe8>
 800d70e:	0649      	lsls	r1, r1, #25
 800d710:	bf48      	it	mi
 800d712:	b2ad      	uxthmi	r5, r5
 800d714:	2f6f      	cmp	r7, #111	@ 0x6f
 800d716:	4852      	ldr	r0, [pc, #328]	@ (800d860 <_printf_i+0x234>)
 800d718:	6033      	str	r3, [r6, #0]
 800d71a:	bf14      	ite	ne
 800d71c:	230a      	movne	r3, #10
 800d71e:	2308      	moveq	r3, #8
 800d720:	2100      	movs	r1, #0
 800d722:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d726:	6866      	ldr	r6, [r4, #4]
 800d728:	60a6      	str	r6, [r4, #8]
 800d72a:	2e00      	cmp	r6, #0
 800d72c:	db05      	blt.n	800d73a <_printf_i+0x10e>
 800d72e:	6821      	ldr	r1, [r4, #0]
 800d730:	432e      	orrs	r6, r5
 800d732:	f021 0104 	bic.w	r1, r1, #4
 800d736:	6021      	str	r1, [r4, #0]
 800d738:	d04b      	beq.n	800d7d2 <_printf_i+0x1a6>
 800d73a:	4616      	mov	r6, r2
 800d73c:	fbb5 f1f3 	udiv	r1, r5, r3
 800d740:	fb03 5711 	mls	r7, r3, r1, r5
 800d744:	5dc7      	ldrb	r7, [r0, r7]
 800d746:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d74a:	462f      	mov	r7, r5
 800d74c:	42bb      	cmp	r3, r7
 800d74e:	460d      	mov	r5, r1
 800d750:	d9f4      	bls.n	800d73c <_printf_i+0x110>
 800d752:	2b08      	cmp	r3, #8
 800d754:	d10b      	bne.n	800d76e <_printf_i+0x142>
 800d756:	6823      	ldr	r3, [r4, #0]
 800d758:	07df      	lsls	r7, r3, #31
 800d75a:	d508      	bpl.n	800d76e <_printf_i+0x142>
 800d75c:	6923      	ldr	r3, [r4, #16]
 800d75e:	6861      	ldr	r1, [r4, #4]
 800d760:	4299      	cmp	r1, r3
 800d762:	bfde      	ittt	le
 800d764:	2330      	movle	r3, #48	@ 0x30
 800d766:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d76a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d76e:	1b92      	subs	r2, r2, r6
 800d770:	6122      	str	r2, [r4, #16]
 800d772:	f8cd a000 	str.w	sl, [sp]
 800d776:	464b      	mov	r3, r9
 800d778:	aa03      	add	r2, sp, #12
 800d77a:	4621      	mov	r1, r4
 800d77c:	4640      	mov	r0, r8
 800d77e:	f7ff fee7 	bl	800d550 <_printf_common>
 800d782:	3001      	adds	r0, #1
 800d784:	d14a      	bne.n	800d81c <_printf_i+0x1f0>
 800d786:	f04f 30ff 	mov.w	r0, #4294967295
 800d78a:	b004      	add	sp, #16
 800d78c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d790:	6823      	ldr	r3, [r4, #0]
 800d792:	f043 0320 	orr.w	r3, r3, #32
 800d796:	6023      	str	r3, [r4, #0]
 800d798:	4832      	ldr	r0, [pc, #200]	@ (800d864 <_printf_i+0x238>)
 800d79a:	2778      	movs	r7, #120	@ 0x78
 800d79c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d7a0:	6823      	ldr	r3, [r4, #0]
 800d7a2:	6831      	ldr	r1, [r6, #0]
 800d7a4:	061f      	lsls	r7, r3, #24
 800d7a6:	f851 5b04 	ldr.w	r5, [r1], #4
 800d7aa:	d402      	bmi.n	800d7b2 <_printf_i+0x186>
 800d7ac:	065f      	lsls	r7, r3, #25
 800d7ae:	bf48      	it	mi
 800d7b0:	b2ad      	uxthmi	r5, r5
 800d7b2:	6031      	str	r1, [r6, #0]
 800d7b4:	07d9      	lsls	r1, r3, #31
 800d7b6:	bf44      	itt	mi
 800d7b8:	f043 0320 	orrmi.w	r3, r3, #32
 800d7bc:	6023      	strmi	r3, [r4, #0]
 800d7be:	b11d      	cbz	r5, 800d7c8 <_printf_i+0x19c>
 800d7c0:	2310      	movs	r3, #16
 800d7c2:	e7ad      	b.n	800d720 <_printf_i+0xf4>
 800d7c4:	4826      	ldr	r0, [pc, #152]	@ (800d860 <_printf_i+0x234>)
 800d7c6:	e7e9      	b.n	800d79c <_printf_i+0x170>
 800d7c8:	6823      	ldr	r3, [r4, #0]
 800d7ca:	f023 0320 	bic.w	r3, r3, #32
 800d7ce:	6023      	str	r3, [r4, #0]
 800d7d0:	e7f6      	b.n	800d7c0 <_printf_i+0x194>
 800d7d2:	4616      	mov	r6, r2
 800d7d4:	e7bd      	b.n	800d752 <_printf_i+0x126>
 800d7d6:	6833      	ldr	r3, [r6, #0]
 800d7d8:	6825      	ldr	r5, [r4, #0]
 800d7da:	6961      	ldr	r1, [r4, #20]
 800d7dc:	1d18      	adds	r0, r3, #4
 800d7de:	6030      	str	r0, [r6, #0]
 800d7e0:	062e      	lsls	r6, r5, #24
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	d501      	bpl.n	800d7ea <_printf_i+0x1be>
 800d7e6:	6019      	str	r1, [r3, #0]
 800d7e8:	e002      	b.n	800d7f0 <_printf_i+0x1c4>
 800d7ea:	0668      	lsls	r0, r5, #25
 800d7ec:	d5fb      	bpl.n	800d7e6 <_printf_i+0x1ba>
 800d7ee:	8019      	strh	r1, [r3, #0]
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	6123      	str	r3, [r4, #16]
 800d7f4:	4616      	mov	r6, r2
 800d7f6:	e7bc      	b.n	800d772 <_printf_i+0x146>
 800d7f8:	6833      	ldr	r3, [r6, #0]
 800d7fa:	1d1a      	adds	r2, r3, #4
 800d7fc:	6032      	str	r2, [r6, #0]
 800d7fe:	681e      	ldr	r6, [r3, #0]
 800d800:	6862      	ldr	r2, [r4, #4]
 800d802:	2100      	movs	r1, #0
 800d804:	4630      	mov	r0, r6
 800d806:	f7f2 fceb 	bl	80001e0 <memchr>
 800d80a:	b108      	cbz	r0, 800d810 <_printf_i+0x1e4>
 800d80c:	1b80      	subs	r0, r0, r6
 800d80e:	6060      	str	r0, [r4, #4]
 800d810:	6863      	ldr	r3, [r4, #4]
 800d812:	6123      	str	r3, [r4, #16]
 800d814:	2300      	movs	r3, #0
 800d816:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d81a:	e7aa      	b.n	800d772 <_printf_i+0x146>
 800d81c:	6923      	ldr	r3, [r4, #16]
 800d81e:	4632      	mov	r2, r6
 800d820:	4649      	mov	r1, r9
 800d822:	4640      	mov	r0, r8
 800d824:	47d0      	blx	sl
 800d826:	3001      	adds	r0, #1
 800d828:	d0ad      	beq.n	800d786 <_printf_i+0x15a>
 800d82a:	6823      	ldr	r3, [r4, #0]
 800d82c:	079b      	lsls	r3, r3, #30
 800d82e:	d413      	bmi.n	800d858 <_printf_i+0x22c>
 800d830:	68e0      	ldr	r0, [r4, #12]
 800d832:	9b03      	ldr	r3, [sp, #12]
 800d834:	4298      	cmp	r0, r3
 800d836:	bfb8      	it	lt
 800d838:	4618      	movlt	r0, r3
 800d83a:	e7a6      	b.n	800d78a <_printf_i+0x15e>
 800d83c:	2301      	movs	r3, #1
 800d83e:	4632      	mov	r2, r6
 800d840:	4649      	mov	r1, r9
 800d842:	4640      	mov	r0, r8
 800d844:	47d0      	blx	sl
 800d846:	3001      	adds	r0, #1
 800d848:	d09d      	beq.n	800d786 <_printf_i+0x15a>
 800d84a:	3501      	adds	r5, #1
 800d84c:	68e3      	ldr	r3, [r4, #12]
 800d84e:	9903      	ldr	r1, [sp, #12]
 800d850:	1a5b      	subs	r3, r3, r1
 800d852:	42ab      	cmp	r3, r5
 800d854:	dcf2      	bgt.n	800d83c <_printf_i+0x210>
 800d856:	e7eb      	b.n	800d830 <_printf_i+0x204>
 800d858:	2500      	movs	r5, #0
 800d85a:	f104 0619 	add.w	r6, r4, #25
 800d85e:	e7f5      	b.n	800d84c <_printf_i+0x220>
 800d860:	0800fa99 	.word	0x0800fa99
 800d864:	0800faaa 	.word	0x0800faaa

0800d868 <__sflush_r>:
 800d868:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d870:	0716      	lsls	r6, r2, #28
 800d872:	4605      	mov	r5, r0
 800d874:	460c      	mov	r4, r1
 800d876:	d454      	bmi.n	800d922 <__sflush_r+0xba>
 800d878:	684b      	ldr	r3, [r1, #4]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	dc02      	bgt.n	800d884 <__sflush_r+0x1c>
 800d87e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d880:	2b00      	cmp	r3, #0
 800d882:	dd48      	ble.n	800d916 <__sflush_r+0xae>
 800d884:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d886:	2e00      	cmp	r6, #0
 800d888:	d045      	beq.n	800d916 <__sflush_r+0xae>
 800d88a:	2300      	movs	r3, #0
 800d88c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d890:	682f      	ldr	r7, [r5, #0]
 800d892:	6a21      	ldr	r1, [r4, #32]
 800d894:	602b      	str	r3, [r5, #0]
 800d896:	d030      	beq.n	800d8fa <__sflush_r+0x92>
 800d898:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d89a:	89a3      	ldrh	r3, [r4, #12]
 800d89c:	0759      	lsls	r1, r3, #29
 800d89e:	d505      	bpl.n	800d8ac <__sflush_r+0x44>
 800d8a0:	6863      	ldr	r3, [r4, #4]
 800d8a2:	1ad2      	subs	r2, r2, r3
 800d8a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8a6:	b10b      	cbz	r3, 800d8ac <__sflush_r+0x44>
 800d8a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8aa:	1ad2      	subs	r2, r2, r3
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8b0:	6a21      	ldr	r1, [r4, #32]
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	47b0      	blx	r6
 800d8b6:	1c43      	adds	r3, r0, #1
 800d8b8:	89a3      	ldrh	r3, [r4, #12]
 800d8ba:	d106      	bne.n	800d8ca <__sflush_r+0x62>
 800d8bc:	6829      	ldr	r1, [r5, #0]
 800d8be:	291d      	cmp	r1, #29
 800d8c0:	d82b      	bhi.n	800d91a <__sflush_r+0xb2>
 800d8c2:	4a2a      	ldr	r2, [pc, #168]	@ (800d96c <__sflush_r+0x104>)
 800d8c4:	40ca      	lsrs	r2, r1
 800d8c6:	07d6      	lsls	r6, r2, #31
 800d8c8:	d527      	bpl.n	800d91a <__sflush_r+0xb2>
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	6062      	str	r2, [r4, #4]
 800d8ce:	04d9      	lsls	r1, r3, #19
 800d8d0:	6922      	ldr	r2, [r4, #16]
 800d8d2:	6022      	str	r2, [r4, #0]
 800d8d4:	d504      	bpl.n	800d8e0 <__sflush_r+0x78>
 800d8d6:	1c42      	adds	r2, r0, #1
 800d8d8:	d101      	bne.n	800d8de <__sflush_r+0x76>
 800d8da:	682b      	ldr	r3, [r5, #0]
 800d8dc:	b903      	cbnz	r3, 800d8e0 <__sflush_r+0x78>
 800d8de:	6560      	str	r0, [r4, #84]	@ 0x54
 800d8e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8e2:	602f      	str	r7, [r5, #0]
 800d8e4:	b1b9      	cbz	r1, 800d916 <__sflush_r+0xae>
 800d8e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8ea:	4299      	cmp	r1, r3
 800d8ec:	d002      	beq.n	800d8f4 <__sflush_r+0x8c>
 800d8ee:	4628      	mov	r0, r5
 800d8f0:	f7ff fb4a 	bl	800cf88 <_free_r>
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8f8:	e00d      	b.n	800d916 <__sflush_r+0xae>
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	4628      	mov	r0, r5
 800d8fe:	47b0      	blx	r6
 800d900:	4602      	mov	r2, r0
 800d902:	1c50      	adds	r0, r2, #1
 800d904:	d1c9      	bne.n	800d89a <__sflush_r+0x32>
 800d906:	682b      	ldr	r3, [r5, #0]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d0c6      	beq.n	800d89a <__sflush_r+0x32>
 800d90c:	2b1d      	cmp	r3, #29
 800d90e:	d001      	beq.n	800d914 <__sflush_r+0xac>
 800d910:	2b16      	cmp	r3, #22
 800d912:	d11e      	bne.n	800d952 <__sflush_r+0xea>
 800d914:	602f      	str	r7, [r5, #0]
 800d916:	2000      	movs	r0, #0
 800d918:	e022      	b.n	800d960 <__sflush_r+0xf8>
 800d91a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d91e:	b21b      	sxth	r3, r3
 800d920:	e01b      	b.n	800d95a <__sflush_r+0xf2>
 800d922:	690f      	ldr	r7, [r1, #16]
 800d924:	2f00      	cmp	r7, #0
 800d926:	d0f6      	beq.n	800d916 <__sflush_r+0xae>
 800d928:	0793      	lsls	r3, r2, #30
 800d92a:	680e      	ldr	r6, [r1, #0]
 800d92c:	bf08      	it	eq
 800d92e:	694b      	ldreq	r3, [r1, #20]
 800d930:	600f      	str	r7, [r1, #0]
 800d932:	bf18      	it	ne
 800d934:	2300      	movne	r3, #0
 800d936:	eba6 0807 	sub.w	r8, r6, r7
 800d93a:	608b      	str	r3, [r1, #8]
 800d93c:	f1b8 0f00 	cmp.w	r8, #0
 800d940:	dde9      	ble.n	800d916 <__sflush_r+0xae>
 800d942:	6a21      	ldr	r1, [r4, #32]
 800d944:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d946:	4643      	mov	r3, r8
 800d948:	463a      	mov	r2, r7
 800d94a:	4628      	mov	r0, r5
 800d94c:	47b0      	blx	r6
 800d94e:	2800      	cmp	r0, #0
 800d950:	dc08      	bgt.n	800d964 <__sflush_r+0xfc>
 800d952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d95a:	81a3      	strh	r3, [r4, #12]
 800d95c:	f04f 30ff 	mov.w	r0, #4294967295
 800d960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d964:	4407      	add	r7, r0
 800d966:	eba8 0800 	sub.w	r8, r8, r0
 800d96a:	e7e7      	b.n	800d93c <__sflush_r+0xd4>
 800d96c:	20400001 	.word	0x20400001

0800d970 <_fflush_r>:
 800d970:	b538      	push	{r3, r4, r5, lr}
 800d972:	690b      	ldr	r3, [r1, #16]
 800d974:	4605      	mov	r5, r0
 800d976:	460c      	mov	r4, r1
 800d978:	b913      	cbnz	r3, 800d980 <_fflush_r+0x10>
 800d97a:	2500      	movs	r5, #0
 800d97c:	4628      	mov	r0, r5
 800d97e:	bd38      	pop	{r3, r4, r5, pc}
 800d980:	b118      	cbz	r0, 800d98a <_fflush_r+0x1a>
 800d982:	6a03      	ldr	r3, [r0, #32]
 800d984:	b90b      	cbnz	r3, 800d98a <_fflush_r+0x1a>
 800d986:	f7ff f8c5 	bl	800cb14 <__sinit>
 800d98a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d0f3      	beq.n	800d97a <_fflush_r+0xa>
 800d992:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d994:	07d0      	lsls	r0, r2, #31
 800d996:	d404      	bmi.n	800d9a2 <_fflush_r+0x32>
 800d998:	0599      	lsls	r1, r3, #22
 800d99a:	d402      	bmi.n	800d9a2 <_fflush_r+0x32>
 800d99c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d99e:	f7ff fae2 	bl	800cf66 <__retarget_lock_acquire_recursive>
 800d9a2:	4628      	mov	r0, r5
 800d9a4:	4621      	mov	r1, r4
 800d9a6:	f7ff ff5f 	bl	800d868 <__sflush_r>
 800d9aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9ac:	07da      	lsls	r2, r3, #31
 800d9ae:	4605      	mov	r5, r0
 800d9b0:	d4e4      	bmi.n	800d97c <_fflush_r+0xc>
 800d9b2:	89a3      	ldrh	r3, [r4, #12]
 800d9b4:	059b      	lsls	r3, r3, #22
 800d9b6:	d4e1      	bmi.n	800d97c <_fflush_r+0xc>
 800d9b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9ba:	f7ff fad5 	bl	800cf68 <__retarget_lock_release_recursive>
 800d9be:	e7dd      	b.n	800d97c <_fflush_r+0xc>

0800d9c0 <__swhatbuf_r>:
 800d9c0:	b570      	push	{r4, r5, r6, lr}
 800d9c2:	460c      	mov	r4, r1
 800d9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9c8:	2900      	cmp	r1, #0
 800d9ca:	b096      	sub	sp, #88	@ 0x58
 800d9cc:	4615      	mov	r5, r2
 800d9ce:	461e      	mov	r6, r3
 800d9d0:	da0d      	bge.n	800d9ee <__swhatbuf_r+0x2e>
 800d9d2:	89a3      	ldrh	r3, [r4, #12]
 800d9d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9d8:	f04f 0100 	mov.w	r1, #0
 800d9dc:	bf14      	ite	ne
 800d9de:	2340      	movne	r3, #64	@ 0x40
 800d9e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9e4:	2000      	movs	r0, #0
 800d9e6:	6031      	str	r1, [r6, #0]
 800d9e8:	602b      	str	r3, [r5, #0]
 800d9ea:	b016      	add	sp, #88	@ 0x58
 800d9ec:	bd70      	pop	{r4, r5, r6, pc}
 800d9ee:	466a      	mov	r2, sp
 800d9f0:	f000 f862 	bl	800dab8 <_fstat_r>
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	dbec      	blt.n	800d9d2 <__swhatbuf_r+0x12>
 800d9f8:	9901      	ldr	r1, [sp, #4]
 800d9fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d9fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da02:	4259      	negs	r1, r3
 800da04:	4159      	adcs	r1, r3
 800da06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da0a:	e7eb      	b.n	800d9e4 <__swhatbuf_r+0x24>

0800da0c <__smakebuf_r>:
 800da0c:	898b      	ldrh	r3, [r1, #12]
 800da0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da10:	079d      	lsls	r5, r3, #30
 800da12:	4606      	mov	r6, r0
 800da14:	460c      	mov	r4, r1
 800da16:	d507      	bpl.n	800da28 <__smakebuf_r+0x1c>
 800da18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da1c:	6023      	str	r3, [r4, #0]
 800da1e:	6123      	str	r3, [r4, #16]
 800da20:	2301      	movs	r3, #1
 800da22:	6163      	str	r3, [r4, #20]
 800da24:	b003      	add	sp, #12
 800da26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da28:	ab01      	add	r3, sp, #4
 800da2a:	466a      	mov	r2, sp
 800da2c:	f7ff ffc8 	bl	800d9c0 <__swhatbuf_r>
 800da30:	9f00      	ldr	r7, [sp, #0]
 800da32:	4605      	mov	r5, r0
 800da34:	4639      	mov	r1, r7
 800da36:	4630      	mov	r0, r6
 800da38:	f7fe ff54 	bl	800c8e4 <_malloc_r>
 800da3c:	b948      	cbnz	r0, 800da52 <__smakebuf_r+0x46>
 800da3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da42:	059a      	lsls	r2, r3, #22
 800da44:	d4ee      	bmi.n	800da24 <__smakebuf_r+0x18>
 800da46:	f023 0303 	bic.w	r3, r3, #3
 800da4a:	f043 0302 	orr.w	r3, r3, #2
 800da4e:	81a3      	strh	r3, [r4, #12]
 800da50:	e7e2      	b.n	800da18 <__smakebuf_r+0xc>
 800da52:	89a3      	ldrh	r3, [r4, #12]
 800da54:	6020      	str	r0, [r4, #0]
 800da56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da5a:	81a3      	strh	r3, [r4, #12]
 800da5c:	9b01      	ldr	r3, [sp, #4]
 800da5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da62:	b15b      	cbz	r3, 800da7c <__smakebuf_r+0x70>
 800da64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da68:	4630      	mov	r0, r6
 800da6a:	f000 f837 	bl	800dadc <_isatty_r>
 800da6e:	b128      	cbz	r0, 800da7c <__smakebuf_r+0x70>
 800da70:	89a3      	ldrh	r3, [r4, #12]
 800da72:	f023 0303 	bic.w	r3, r3, #3
 800da76:	f043 0301 	orr.w	r3, r3, #1
 800da7a:	81a3      	strh	r3, [r4, #12]
 800da7c:	89a3      	ldrh	r3, [r4, #12]
 800da7e:	431d      	orrs	r5, r3
 800da80:	81a5      	strh	r5, [r4, #12]
 800da82:	e7cf      	b.n	800da24 <__smakebuf_r+0x18>

0800da84 <memmove>:
 800da84:	4288      	cmp	r0, r1
 800da86:	b510      	push	{r4, lr}
 800da88:	eb01 0402 	add.w	r4, r1, r2
 800da8c:	d902      	bls.n	800da94 <memmove+0x10>
 800da8e:	4284      	cmp	r4, r0
 800da90:	4623      	mov	r3, r4
 800da92:	d807      	bhi.n	800daa4 <memmove+0x20>
 800da94:	1e43      	subs	r3, r0, #1
 800da96:	42a1      	cmp	r1, r4
 800da98:	d008      	beq.n	800daac <memmove+0x28>
 800da9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800daa2:	e7f8      	b.n	800da96 <memmove+0x12>
 800daa4:	4402      	add	r2, r0
 800daa6:	4601      	mov	r1, r0
 800daa8:	428a      	cmp	r2, r1
 800daaa:	d100      	bne.n	800daae <memmove+0x2a>
 800daac:	bd10      	pop	{r4, pc}
 800daae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dab2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dab6:	e7f7      	b.n	800daa8 <memmove+0x24>

0800dab8 <_fstat_r>:
 800dab8:	b538      	push	{r3, r4, r5, lr}
 800daba:	4d07      	ldr	r5, [pc, #28]	@ (800dad8 <_fstat_r+0x20>)
 800dabc:	2300      	movs	r3, #0
 800dabe:	4604      	mov	r4, r0
 800dac0:	4608      	mov	r0, r1
 800dac2:	4611      	mov	r1, r2
 800dac4:	602b      	str	r3, [r5, #0]
 800dac6:	f7f5 f822 	bl	8002b0e <_fstat>
 800daca:	1c43      	adds	r3, r0, #1
 800dacc:	d102      	bne.n	800dad4 <_fstat_r+0x1c>
 800dace:	682b      	ldr	r3, [r5, #0]
 800dad0:	b103      	cbz	r3, 800dad4 <_fstat_r+0x1c>
 800dad2:	6023      	str	r3, [r4, #0]
 800dad4:	bd38      	pop	{r3, r4, r5, pc}
 800dad6:	bf00      	nop
 800dad8:	20001404 	.word	0x20001404

0800dadc <_isatty_r>:
 800dadc:	b538      	push	{r3, r4, r5, lr}
 800dade:	4d06      	ldr	r5, [pc, #24]	@ (800daf8 <_isatty_r+0x1c>)
 800dae0:	2300      	movs	r3, #0
 800dae2:	4604      	mov	r4, r0
 800dae4:	4608      	mov	r0, r1
 800dae6:	602b      	str	r3, [r5, #0]
 800dae8:	f7f5 f821 	bl	8002b2e <_isatty>
 800daec:	1c43      	adds	r3, r0, #1
 800daee:	d102      	bne.n	800daf6 <_isatty_r+0x1a>
 800daf0:	682b      	ldr	r3, [r5, #0]
 800daf2:	b103      	cbz	r3, 800daf6 <_isatty_r+0x1a>
 800daf4:	6023      	str	r3, [r4, #0]
 800daf6:	bd38      	pop	{r3, r4, r5, pc}
 800daf8:	20001404 	.word	0x20001404

0800dafc <_realloc_r>:
 800dafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db00:	4607      	mov	r7, r0
 800db02:	4614      	mov	r4, r2
 800db04:	460d      	mov	r5, r1
 800db06:	b921      	cbnz	r1, 800db12 <_realloc_r+0x16>
 800db08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db0c:	4611      	mov	r1, r2
 800db0e:	f7fe bee9 	b.w	800c8e4 <_malloc_r>
 800db12:	b92a      	cbnz	r2, 800db20 <_realloc_r+0x24>
 800db14:	f7ff fa38 	bl	800cf88 <_free_r>
 800db18:	4625      	mov	r5, r4
 800db1a:	4628      	mov	r0, r5
 800db1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db20:	f000 f81a 	bl	800db58 <_malloc_usable_size_r>
 800db24:	4284      	cmp	r4, r0
 800db26:	4606      	mov	r6, r0
 800db28:	d802      	bhi.n	800db30 <_realloc_r+0x34>
 800db2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db2e:	d8f4      	bhi.n	800db1a <_realloc_r+0x1e>
 800db30:	4621      	mov	r1, r4
 800db32:	4638      	mov	r0, r7
 800db34:	f7fe fed6 	bl	800c8e4 <_malloc_r>
 800db38:	4680      	mov	r8, r0
 800db3a:	b908      	cbnz	r0, 800db40 <_realloc_r+0x44>
 800db3c:	4645      	mov	r5, r8
 800db3e:	e7ec      	b.n	800db1a <_realloc_r+0x1e>
 800db40:	42b4      	cmp	r4, r6
 800db42:	4622      	mov	r2, r4
 800db44:	4629      	mov	r1, r5
 800db46:	bf28      	it	cs
 800db48:	4632      	movcs	r2, r6
 800db4a:	f7ff fa0e 	bl	800cf6a <memcpy>
 800db4e:	4629      	mov	r1, r5
 800db50:	4638      	mov	r0, r7
 800db52:	f7ff fa19 	bl	800cf88 <_free_r>
 800db56:	e7f1      	b.n	800db3c <_realloc_r+0x40>

0800db58 <_malloc_usable_size_r>:
 800db58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db5c:	1f18      	subs	r0, r3, #4
 800db5e:	2b00      	cmp	r3, #0
 800db60:	bfbc      	itt	lt
 800db62:	580b      	ldrlt	r3, [r1, r0]
 800db64:	18c0      	addlt	r0, r0, r3
 800db66:	4770      	bx	lr

0800db68 <log10>:
 800db68:	b538      	push	{r3, r4, r5, lr}
 800db6a:	ed2d 8b02 	vpush	{d8}
 800db6e:	ec55 4b10 	vmov	r4, r5, d0
 800db72:	f000 f90d 	bl	800dd90 <__ieee754_log10>
 800db76:	4622      	mov	r2, r4
 800db78:	462b      	mov	r3, r5
 800db7a:	4620      	mov	r0, r4
 800db7c:	4629      	mov	r1, r5
 800db7e:	eeb0 8a40 	vmov.f32	s16, s0
 800db82:	eef0 8a60 	vmov.f32	s17, s1
 800db86:	f7f2 ffd1 	bl	8000b2c <__aeabi_dcmpun>
 800db8a:	b998      	cbnz	r0, 800dbb4 <log10+0x4c>
 800db8c:	2200      	movs	r2, #0
 800db8e:	2300      	movs	r3, #0
 800db90:	4620      	mov	r0, r4
 800db92:	4629      	mov	r1, r5
 800db94:	f7f2 ffac 	bl	8000af0 <__aeabi_dcmple>
 800db98:	b160      	cbz	r0, 800dbb4 <log10+0x4c>
 800db9a:	2200      	movs	r2, #0
 800db9c:	2300      	movs	r3, #0
 800db9e:	4620      	mov	r0, r4
 800dba0:	4629      	mov	r1, r5
 800dba2:	f7f2 ff91 	bl	8000ac8 <__aeabi_dcmpeq>
 800dba6:	b160      	cbz	r0, 800dbc2 <log10+0x5a>
 800dba8:	f7ff f9b2 	bl	800cf10 <__errno>
 800dbac:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800dbd8 <log10+0x70>
 800dbb0:	2322      	movs	r3, #34	@ 0x22
 800dbb2:	6003      	str	r3, [r0, #0]
 800dbb4:	eeb0 0a48 	vmov.f32	s0, s16
 800dbb8:	eef0 0a68 	vmov.f32	s1, s17
 800dbbc:	ecbd 8b02 	vpop	{d8}
 800dbc0:	bd38      	pop	{r3, r4, r5, pc}
 800dbc2:	f7ff f9a5 	bl	800cf10 <__errno>
 800dbc6:	ecbd 8b02 	vpop	{d8}
 800dbca:	2321      	movs	r3, #33	@ 0x21
 800dbcc:	6003      	str	r3, [r0, #0]
 800dbce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbd2:	4803      	ldr	r0, [pc, #12]	@ (800dbe0 <log10+0x78>)
 800dbd4:	f000 b884 	b.w	800dce0 <nan>
 800dbd8:	00000000 	.word	0x00000000
 800dbdc:	fff00000 	.word	0xfff00000
 800dbe0:	0800fa8d 	.word	0x0800fa8d

0800dbe4 <pow>:
 800dbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbe6:	ed2d 8b02 	vpush	{d8}
 800dbea:	eeb0 8a40 	vmov.f32	s16, s0
 800dbee:	eef0 8a60 	vmov.f32	s17, s1
 800dbf2:	ec55 4b11 	vmov	r4, r5, d1
 800dbf6:	f000 f957 	bl	800dea8 <__ieee754_pow>
 800dbfa:	4622      	mov	r2, r4
 800dbfc:	462b      	mov	r3, r5
 800dbfe:	4620      	mov	r0, r4
 800dc00:	4629      	mov	r1, r5
 800dc02:	ec57 6b10 	vmov	r6, r7, d0
 800dc06:	f7f2 ff91 	bl	8000b2c <__aeabi_dcmpun>
 800dc0a:	2800      	cmp	r0, #0
 800dc0c:	d13b      	bne.n	800dc86 <pow+0xa2>
 800dc0e:	ec51 0b18 	vmov	r0, r1, d8
 800dc12:	2200      	movs	r2, #0
 800dc14:	2300      	movs	r3, #0
 800dc16:	f7f2 ff57 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc1a:	b1b8      	cbz	r0, 800dc4c <pow+0x68>
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	2300      	movs	r3, #0
 800dc20:	4620      	mov	r0, r4
 800dc22:	4629      	mov	r1, r5
 800dc24:	f7f2 ff50 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d146      	bne.n	800dcba <pow+0xd6>
 800dc2c:	ec45 4b10 	vmov	d0, r4, r5
 800dc30:	f000 f848 	bl	800dcc4 <finite>
 800dc34:	b338      	cbz	r0, 800dc86 <pow+0xa2>
 800dc36:	2200      	movs	r2, #0
 800dc38:	2300      	movs	r3, #0
 800dc3a:	4620      	mov	r0, r4
 800dc3c:	4629      	mov	r1, r5
 800dc3e:	f7f2 ff4d 	bl	8000adc <__aeabi_dcmplt>
 800dc42:	b300      	cbz	r0, 800dc86 <pow+0xa2>
 800dc44:	f7ff f964 	bl	800cf10 <__errno>
 800dc48:	2322      	movs	r3, #34	@ 0x22
 800dc4a:	e01b      	b.n	800dc84 <pow+0xa0>
 800dc4c:	ec47 6b10 	vmov	d0, r6, r7
 800dc50:	f000 f838 	bl	800dcc4 <finite>
 800dc54:	b9e0      	cbnz	r0, 800dc90 <pow+0xac>
 800dc56:	eeb0 0a48 	vmov.f32	s0, s16
 800dc5a:	eef0 0a68 	vmov.f32	s1, s17
 800dc5e:	f000 f831 	bl	800dcc4 <finite>
 800dc62:	b1a8      	cbz	r0, 800dc90 <pow+0xac>
 800dc64:	ec45 4b10 	vmov	d0, r4, r5
 800dc68:	f000 f82c 	bl	800dcc4 <finite>
 800dc6c:	b180      	cbz	r0, 800dc90 <pow+0xac>
 800dc6e:	4632      	mov	r2, r6
 800dc70:	463b      	mov	r3, r7
 800dc72:	4630      	mov	r0, r6
 800dc74:	4639      	mov	r1, r7
 800dc76:	f7f2 ff59 	bl	8000b2c <__aeabi_dcmpun>
 800dc7a:	2800      	cmp	r0, #0
 800dc7c:	d0e2      	beq.n	800dc44 <pow+0x60>
 800dc7e:	f7ff f947 	bl	800cf10 <__errno>
 800dc82:	2321      	movs	r3, #33	@ 0x21
 800dc84:	6003      	str	r3, [r0, #0]
 800dc86:	ecbd 8b02 	vpop	{d8}
 800dc8a:	ec47 6b10 	vmov	d0, r6, r7
 800dc8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc90:	2200      	movs	r2, #0
 800dc92:	2300      	movs	r3, #0
 800dc94:	4630      	mov	r0, r6
 800dc96:	4639      	mov	r1, r7
 800dc98:	f7f2 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	d0f2      	beq.n	800dc86 <pow+0xa2>
 800dca0:	eeb0 0a48 	vmov.f32	s0, s16
 800dca4:	eef0 0a68 	vmov.f32	s1, s17
 800dca8:	f000 f80c 	bl	800dcc4 <finite>
 800dcac:	2800      	cmp	r0, #0
 800dcae:	d0ea      	beq.n	800dc86 <pow+0xa2>
 800dcb0:	ec45 4b10 	vmov	d0, r4, r5
 800dcb4:	f000 f806 	bl	800dcc4 <finite>
 800dcb8:	e7c3      	b.n	800dc42 <pow+0x5e>
 800dcba:	4f01      	ldr	r7, [pc, #4]	@ (800dcc0 <pow+0xdc>)
 800dcbc:	2600      	movs	r6, #0
 800dcbe:	e7e2      	b.n	800dc86 <pow+0xa2>
 800dcc0:	3ff00000 	.word	0x3ff00000

0800dcc4 <finite>:
 800dcc4:	b082      	sub	sp, #8
 800dcc6:	ed8d 0b00 	vstr	d0, [sp]
 800dcca:	9801      	ldr	r0, [sp, #4]
 800dccc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800dcd0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800dcd4:	0fc0      	lsrs	r0, r0, #31
 800dcd6:	b002      	add	sp, #8
 800dcd8:	4770      	bx	lr
 800dcda:	0000      	movs	r0, r0
 800dcdc:	0000      	movs	r0, r0
	...

0800dce0 <nan>:
 800dce0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dce8 <nan+0x8>
 800dce4:	4770      	bx	lr
 800dce6:	bf00      	nop
 800dce8:	00000000 	.word	0x00000000
 800dcec:	7ff80000 	.word	0x7ff80000

0800dcf0 <fmin>:
 800dcf0:	b508      	push	{r3, lr}
 800dcf2:	ed2d 8b04 	vpush	{d8-d9}
 800dcf6:	eeb0 8a40 	vmov.f32	s16, s0
 800dcfa:	eef0 8a60 	vmov.f32	s17, s1
 800dcfe:	eeb0 9a41 	vmov.f32	s18, s2
 800dd02:	eef0 9a61 	vmov.f32	s19, s3
 800dd06:	f000 f81d 	bl	800dd44 <__fpclassifyd>
 800dd0a:	b950      	cbnz	r0, 800dd22 <fmin+0x32>
 800dd0c:	eeb0 8a49 	vmov.f32	s16, s18
 800dd10:	eef0 8a69 	vmov.f32	s17, s19
 800dd14:	eeb0 0a48 	vmov.f32	s0, s16
 800dd18:	eef0 0a68 	vmov.f32	s1, s17
 800dd1c:	ecbd 8b04 	vpop	{d8-d9}
 800dd20:	bd08      	pop	{r3, pc}
 800dd22:	eeb0 0a49 	vmov.f32	s0, s18
 800dd26:	eef0 0a69 	vmov.f32	s1, s19
 800dd2a:	f000 f80b 	bl	800dd44 <__fpclassifyd>
 800dd2e:	2800      	cmp	r0, #0
 800dd30:	d0f0      	beq.n	800dd14 <fmin+0x24>
 800dd32:	ec53 2b19 	vmov	r2, r3, d9
 800dd36:	ec51 0b18 	vmov	r0, r1, d8
 800dd3a:	f7f2 fecf 	bl	8000adc <__aeabi_dcmplt>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	d0e4      	beq.n	800dd0c <fmin+0x1c>
 800dd42:	e7e7      	b.n	800dd14 <fmin+0x24>

0800dd44 <__fpclassifyd>:
 800dd44:	ec51 0b10 	vmov	r0, r1, d0
 800dd48:	460b      	mov	r3, r1
 800dd4a:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 800dd4e:	b510      	push	{r4, lr}
 800dd50:	d104      	bne.n	800dd5c <__fpclassifyd+0x18>
 800dd52:	2800      	cmp	r0, #0
 800dd54:	bf0c      	ite	eq
 800dd56:	2002      	moveq	r0, #2
 800dd58:	2003      	movne	r0, #3
 800dd5a:	bd10      	pop	{r4, pc}
 800dd5c:	4a09      	ldr	r2, [pc, #36]	@ (800dd84 <__fpclassifyd+0x40>)
 800dd5e:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 800dd62:	4294      	cmp	r4, r2
 800dd64:	d908      	bls.n	800dd78 <__fpclassifyd+0x34>
 800dd66:	4a08      	ldr	r2, [pc, #32]	@ (800dd88 <__fpclassifyd+0x44>)
 800dd68:	4213      	tst	r3, r2
 800dd6a:	d007      	beq.n	800dd7c <__fpclassifyd+0x38>
 800dd6c:	4291      	cmp	r1, r2
 800dd6e:	d107      	bne.n	800dd80 <__fpclassifyd+0x3c>
 800dd70:	fab0 f080 	clz	r0, r0
 800dd74:	0940      	lsrs	r0, r0, #5
 800dd76:	e7f0      	b.n	800dd5a <__fpclassifyd+0x16>
 800dd78:	2004      	movs	r0, #4
 800dd7a:	e7ee      	b.n	800dd5a <__fpclassifyd+0x16>
 800dd7c:	2003      	movs	r0, #3
 800dd7e:	e7ec      	b.n	800dd5a <__fpclassifyd+0x16>
 800dd80:	2000      	movs	r0, #0
 800dd82:	e7ea      	b.n	800dd5a <__fpclassifyd+0x16>
 800dd84:	7fdfffff 	.word	0x7fdfffff
 800dd88:	7ff00000 	.word	0x7ff00000
 800dd8c:	00000000 	.word	0x00000000

0800dd90 <__ieee754_log10>:
 800dd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd94:	ec55 4b10 	vmov	r4, r5, d0
 800dd98:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800dd9c:	ed2d 8b02 	vpush	{d8}
 800dda0:	462b      	mov	r3, r5
 800dda2:	da2e      	bge.n	800de02 <__ieee754_log10+0x72>
 800dda4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800dda8:	4322      	orrs	r2, r4
 800ddaa:	d10b      	bne.n	800ddc4 <__ieee754_log10+0x34>
 800ddac:	493a      	ldr	r1, [pc, #232]	@ (800de98 <__ieee754_log10+0x108>)
 800ddae:	2200      	movs	r2, #0
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	2000      	movs	r0, #0
 800ddb4:	f7f2 fd4a 	bl	800084c <__aeabi_ddiv>
 800ddb8:	ecbd 8b02 	vpop	{d8}
 800ddbc:	ec41 0b10 	vmov	d0, r0, r1
 800ddc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddc4:	2d00      	cmp	r5, #0
 800ddc6:	da07      	bge.n	800ddd8 <__ieee754_log10+0x48>
 800ddc8:	4622      	mov	r2, r4
 800ddca:	4620      	mov	r0, r4
 800ddcc:	4629      	mov	r1, r5
 800ddce:	f7f2 fa5b 	bl	8000288 <__aeabi_dsub>
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	e7ed      	b.n	800ddb4 <__ieee754_log10+0x24>
 800ddd8:	4b30      	ldr	r3, [pc, #192]	@ (800de9c <__ieee754_log10+0x10c>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	4620      	mov	r0, r4
 800ddde:	4629      	mov	r1, r5
 800dde0:	f7f2 fc0a 	bl	80005f8 <__aeabi_dmul>
 800dde4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800dde8:	4604      	mov	r4, r0
 800ddea:	460d      	mov	r5, r1
 800ddec:	460b      	mov	r3, r1
 800ddee:	492c      	ldr	r1, [pc, #176]	@ (800dea0 <__ieee754_log10+0x110>)
 800ddf0:	428b      	cmp	r3, r1
 800ddf2:	dd08      	ble.n	800de06 <__ieee754_log10+0x76>
 800ddf4:	4622      	mov	r2, r4
 800ddf6:	462b      	mov	r3, r5
 800ddf8:	4620      	mov	r0, r4
 800ddfa:	4629      	mov	r1, r5
 800ddfc:	f7f2 fa46 	bl	800028c <__adddf3>
 800de00:	e7da      	b.n	800ddb8 <__ieee754_log10+0x28>
 800de02:	2200      	movs	r2, #0
 800de04:	e7f3      	b.n	800ddee <__ieee754_log10+0x5e>
 800de06:	1518      	asrs	r0, r3, #20
 800de08:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800de0c:	4410      	add	r0, r2
 800de0e:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800de12:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800de16:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800de1a:	f7f2 fb83 	bl	8000524 <__aeabi_i2d>
 800de1e:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800de22:	3303      	adds	r3, #3
 800de24:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800de28:	a315      	add	r3, pc, #84	@ (adr r3, 800de80 <__ieee754_log10+0xf0>)
 800de2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2e:	ec45 4b18 	vmov	d8, r4, r5
 800de32:	4606      	mov	r6, r0
 800de34:	460f      	mov	r7, r1
 800de36:	f7f2 fbdf 	bl	80005f8 <__aeabi_dmul>
 800de3a:	eeb0 0a48 	vmov.f32	s0, s16
 800de3e:	eef0 0a68 	vmov.f32	s1, s17
 800de42:	4604      	mov	r4, r0
 800de44:	460d      	mov	r5, r1
 800de46:	f000 ff13 	bl	800ec70 <__ieee754_log>
 800de4a:	a30f      	add	r3, pc, #60	@ (adr r3, 800de88 <__ieee754_log10+0xf8>)
 800de4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de50:	ec51 0b10 	vmov	r0, r1, d0
 800de54:	f7f2 fbd0 	bl	80005f8 <__aeabi_dmul>
 800de58:	4622      	mov	r2, r4
 800de5a:	462b      	mov	r3, r5
 800de5c:	f7f2 fa16 	bl	800028c <__adddf3>
 800de60:	a30b      	add	r3, pc, #44	@ (adr r3, 800de90 <__ieee754_log10+0x100>)
 800de62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de66:	4604      	mov	r4, r0
 800de68:	460d      	mov	r5, r1
 800de6a:	4630      	mov	r0, r6
 800de6c:	4639      	mov	r1, r7
 800de6e:	f7f2 fbc3 	bl	80005f8 <__aeabi_dmul>
 800de72:	4602      	mov	r2, r0
 800de74:	460b      	mov	r3, r1
 800de76:	4620      	mov	r0, r4
 800de78:	4629      	mov	r1, r5
 800de7a:	e7bf      	b.n	800ddfc <__ieee754_log10+0x6c>
 800de7c:	f3af 8000 	nop.w
 800de80:	11f12b36 	.word	0x11f12b36
 800de84:	3d59fef3 	.word	0x3d59fef3
 800de88:	1526e50e 	.word	0x1526e50e
 800de8c:	3fdbcb7b 	.word	0x3fdbcb7b
 800de90:	509f6000 	.word	0x509f6000
 800de94:	3fd34413 	.word	0x3fd34413
 800de98:	c3500000 	.word	0xc3500000
 800de9c:	43500000 	.word	0x43500000
 800dea0:	7fefffff 	.word	0x7fefffff
 800dea4:	00000000 	.word	0x00000000

0800dea8 <__ieee754_pow>:
 800dea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deac:	b091      	sub	sp, #68	@ 0x44
 800deae:	ed8d 1b00 	vstr	d1, [sp]
 800deb2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800deb6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800deba:	ea5a 0001 	orrs.w	r0, sl, r1
 800debe:	ec57 6b10 	vmov	r6, r7, d0
 800dec2:	d113      	bne.n	800deec <__ieee754_pow+0x44>
 800dec4:	19b3      	adds	r3, r6, r6
 800dec6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800deca:	4152      	adcs	r2, r2
 800decc:	4298      	cmp	r0, r3
 800dece:	4b9a      	ldr	r3, [pc, #616]	@ (800e138 <__ieee754_pow+0x290>)
 800ded0:	4193      	sbcs	r3, r2
 800ded2:	f080 84ee 	bcs.w	800e8b2 <__ieee754_pow+0xa0a>
 800ded6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800deda:	4630      	mov	r0, r6
 800dedc:	4639      	mov	r1, r7
 800dede:	f7f2 f9d5 	bl	800028c <__adddf3>
 800dee2:	ec41 0b10 	vmov	d0, r0, r1
 800dee6:	b011      	add	sp, #68	@ 0x44
 800dee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deec:	4a93      	ldr	r2, [pc, #588]	@ (800e13c <__ieee754_pow+0x294>)
 800deee:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800def2:	4295      	cmp	r5, r2
 800def4:	46b8      	mov	r8, r7
 800def6:	4633      	mov	r3, r6
 800def8:	d80a      	bhi.n	800df10 <__ieee754_pow+0x68>
 800defa:	d104      	bne.n	800df06 <__ieee754_pow+0x5e>
 800defc:	2e00      	cmp	r6, #0
 800defe:	d1ea      	bne.n	800ded6 <__ieee754_pow+0x2e>
 800df00:	45aa      	cmp	sl, r5
 800df02:	d8e8      	bhi.n	800ded6 <__ieee754_pow+0x2e>
 800df04:	e001      	b.n	800df0a <__ieee754_pow+0x62>
 800df06:	4592      	cmp	sl, r2
 800df08:	d802      	bhi.n	800df10 <__ieee754_pow+0x68>
 800df0a:	4592      	cmp	sl, r2
 800df0c:	d10f      	bne.n	800df2e <__ieee754_pow+0x86>
 800df0e:	b171      	cbz	r1, 800df2e <__ieee754_pow+0x86>
 800df10:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800df14:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800df18:	ea58 0803 	orrs.w	r8, r8, r3
 800df1c:	d1db      	bne.n	800ded6 <__ieee754_pow+0x2e>
 800df1e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800df22:	18db      	adds	r3, r3, r3
 800df24:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800df28:	4152      	adcs	r2, r2
 800df2a:	4598      	cmp	r8, r3
 800df2c:	e7cf      	b.n	800dece <__ieee754_pow+0x26>
 800df2e:	f1b8 0f00 	cmp.w	r8, #0
 800df32:	46ab      	mov	fp, r5
 800df34:	da43      	bge.n	800dfbe <__ieee754_pow+0x116>
 800df36:	4a82      	ldr	r2, [pc, #520]	@ (800e140 <__ieee754_pow+0x298>)
 800df38:	4592      	cmp	sl, r2
 800df3a:	d856      	bhi.n	800dfea <__ieee754_pow+0x142>
 800df3c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800df40:	4592      	cmp	sl, r2
 800df42:	f240 84c5 	bls.w	800e8d0 <__ieee754_pow+0xa28>
 800df46:	ea4f 522a 	mov.w	r2, sl, asr #20
 800df4a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800df4e:	2a14      	cmp	r2, #20
 800df50:	dd18      	ble.n	800df84 <__ieee754_pow+0xdc>
 800df52:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800df56:	fa21 f402 	lsr.w	r4, r1, r2
 800df5a:	fa04 f202 	lsl.w	r2, r4, r2
 800df5e:	428a      	cmp	r2, r1
 800df60:	f040 84b6 	bne.w	800e8d0 <__ieee754_pow+0xa28>
 800df64:	f004 0401 	and.w	r4, r4, #1
 800df68:	f1c4 0402 	rsb	r4, r4, #2
 800df6c:	2900      	cmp	r1, #0
 800df6e:	d159      	bne.n	800e024 <__ieee754_pow+0x17c>
 800df70:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800df74:	d148      	bne.n	800e008 <__ieee754_pow+0x160>
 800df76:	4632      	mov	r2, r6
 800df78:	463b      	mov	r3, r7
 800df7a:	4630      	mov	r0, r6
 800df7c:	4639      	mov	r1, r7
 800df7e:	f7f2 fb3b 	bl	80005f8 <__aeabi_dmul>
 800df82:	e7ae      	b.n	800dee2 <__ieee754_pow+0x3a>
 800df84:	2900      	cmp	r1, #0
 800df86:	d14c      	bne.n	800e022 <__ieee754_pow+0x17a>
 800df88:	f1c2 0214 	rsb	r2, r2, #20
 800df8c:	fa4a f402 	asr.w	r4, sl, r2
 800df90:	fa04 f202 	lsl.w	r2, r4, r2
 800df94:	4552      	cmp	r2, sl
 800df96:	f040 8498 	bne.w	800e8ca <__ieee754_pow+0xa22>
 800df9a:	f004 0401 	and.w	r4, r4, #1
 800df9e:	f1c4 0402 	rsb	r4, r4, #2
 800dfa2:	4a68      	ldr	r2, [pc, #416]	@ (800e144 <__ieee754_pow+0x29c>)
 800dfa4:	4592      	cmp	sl, r2
 800dfa6:	d1e3      	bne.n	800df70 <__ieee754_pow+0xc8>
 800dfa8:	f1b9 0f00 	cmp.w	r9, #0
 800dfac:	f280 8489 	bge.w	800e8c2 <__ieee754_pow+0xa1a>
 800dfb0:	4964      	ldr	r1, [pc, #400]	@ (800e144 <__ieee754_pow+0x29c>)
 800dfb2:	4632      	mov	r2, r6
 800dfb4:	463b      	mov	r3, r7
 800dfb6:	2000      	movs	r0, #0
 800dfb8:	f7f2 fc48 	bl	800084c <__aeabi_ddiv>
 800dfbc:	e791      	b.n	800dee2 <__ieee754_pow+0x3a>
 800dfbe:	2400      	movs	r4, #0
 800dfc0:	bb81      	cbnz	r1, 800e024 <__ieee754_pow+0x17c>
 800dfc2:	4a5e      	ldr	r2, [pc, #376]	@ (800e13c <__ieee754_pow+0x294>)
 800dfc4:	4592      	cmp	sl, r2
 800dfc6:	d1ec      	bne.n	800dfa2 <__ieee754_pow+0xfa>
 800dfc8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800dfcc:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800dfd0:	431a      	orrs	r2, r3
 800dfd2:	f000 846e 	beq.w	800e8b2 <__ieee754_pow+0xa0a>
 800dfd6:	4b5c      	ldr	r3, [pc, #368]	@ (800e148 <__ieee754_pow+0x2a0>)
 800dfd8:	429d      	cmp	r5, r3
 800dfda:	d908      	bls.n	800dfee <__ieee754_pow+0x146>
 800dfdc:	f1b9 0f00 	cmp.w	r9, #0
 800dfe0:	f280 846b 	bge.w	800e8ba <__ieee754_pow+0xa12>
 800dfe4:	2000      	movs	r0, #0
 800dfe6:	2100      	movs	r1, #0
 800dfe8:	e77b      	b.n	800dee2 <__ieee754_pow+0x3a>
 800dfea:	2402      	movs	r4, #2
 800dfec:	e7e8      	b.n	800dfc0 <__ieee754_pow+0x118>
 800dfee:	f1b9 0f00 	cmp.w	r9, #0
 800dff2:	f04f 0000 	mov.w	r0, #0
 800dff6:	f04f 0100 	mov.w	r1, #0
 800dffa:	f6bf af72 	bge.w	800dee2 <__ieee754_pow+0x3a>
 800dffe:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e002:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e006:	e76c      	b.n	800dee2 <__ieee754_pow+0x3a>
 800e008:	4a50      	ldr	r2, [pc, #320]	@ (800e14c <__ieee754_pow+0x2a4>)
 800e00a:	4591      	cmp	r9, r2
 800e00c:	d10a      	bne.n	800e024 <__ieee754_pow+0x17c>
 800e00e:	f1b8 0f00 	cmp.w	r8, #0
 800e012:	db07      	blt.n	800e024 <__ieee754_pow+0x17c>
 800e014:	ec47 6b10 	vmov	d0, r6, r7
 800e018:	b011      	add	sp, #68	@ 0x44
 800e01a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e01e:	f000 bd4f 	b.w	800eac0 <__ieee754_sqrt>
 800e022:	2400      	movs	r4, #0
 800e024:	ec47 6b10 	vmov	d0, r6, r7
 800e028:	9302      	str	r3, [sp, #8]
 800e02a:	f000 fc87 	bl	800e93c <fabs>
 800e02e:	9b02      	ldr	r3, [sp, #8]
 800e030:	ec51 0b10 	vmov	r0, r1, d0
 800e034:	bb43      	cbnz	r3, 800e088 <__ieee754_pow+0x1e0>
 800e036:	4b43      	ldr	r3, [pc, #268]	@ (800e144 <__ieee754_pow+0x29c>)
 800e038:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800e03c:	429a      	cmp	r2, r3
 800e03e:	d000      	beq.n	800e042 <__ieee754_pow+0x19a>
 800e040:	bb15      	cbnz	r5, 800e088 <__ieee754_pow+0x1e0>
 800e042:	f1b9 0f00 	cmp.w	r9, #0
 800e046:	da05      	bge.n	800e054 <__ieee754_pow+0x1ac>
 800e048:	4602      	mov	r2, r0
 800e04a:	460b      	mov	r3, r1
 800e04c:	2000      	movs	r0, #0
 800e04e:	493d      	ldr	r1, [pc, #244]	@ (800e144 <__ieee754_pow+0x29c>)
 800e050:	f7f2 fbfc 	bl	800084c <__aeabi_ddiv>
 800e054:	f1b8 0f00 	cmp.w	r8, #0
 800e058:	f6bf af43 	bge.w	800dee2 <__ieee754_pow+0x3a>
 800e05c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800e060:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800e064:	4325      	orrs	r5, r4
 800e066:	d108      	bne.n	800e07a <__ieee754_pow+0x1d2>
 800e068:	4602      	mov	r2, r0
 800e06a:	460b      	mov	r3, r1
 800e06c:	4610      	mov	r0, r2
 800e06e:	4619      	mov	r1, r3
 800e070:	f7f2 f90a 	bl	8000288 <__aeabi_dsub>
 800e074:	4602      	mov	r2, r0
 800e076:	460b      	mov	r3, r1
 800e078:	e79e      	b.n	800dfb8 <__ieee754_pow+0x110>
 800e07a:	2c01      	cmp	r4, #1
 800e07c:	f47f af31 	bne.w	800dee2 <__ieee754_pow+0x3a>
 800e080:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e084:	4619      	mov	r1, r3
 800e086:	e72c      	b.n	800dee2 <__ieee754_pow+0x3a>
 800e088:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800e08c:	3b01      	subs	r3, #1
 800e08e:	ea53 0204 	orrs.w	r2, r3, r4
 800e092:	d102      	bne.n	800e09a <__ieee754_pow+0x1f2>
 800e094:	4632      	mov	r2, r6
 800e096:	463b      	mov	r3, r7
 800e098:	e7e8      	b.n	800e06c <__ieee754_pow+0x1c4>
 800e09a:	3c01      	subs	r4, #1
 800e09c:	431c      	orrs	r4, r3
 800e09e:	d016      	beq.n	800e0ce <__ieee754_pow+0x226>
 800e0a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e128 <__ieee754_pow+0x280>
 800e0a4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800e0a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e0ac:	f240 8110 	bls.w	800e2d0 <__ieee754_pow+0x428>
 800e0b0:	4b27      	ldr	r3, [pc, #156]	@ (800e150 <__ieee754_pow+0x2a8>)
 800e0b2:	459a      	cmp	sl, r3
 800e0b4:	4b24      	ldr	r3, [pc, #144]	@ (800e148 <__ieee754_pow+0x2a0>)
 800e0b6:	d916      	bls.n	800e0e6 <__ieee754_pow+0x23e>
 800e0b8:	429d      	cmp	r5, r3
 800e0ba:	d80b      	bhi.n	800e0d4 <__ieee754_pow+0x22c>
 800e0bc:	f1b9 0f00 	cmp.w	r9, #0
 800e0c0:	da0b      	bge.n	800e0da <__ieee754_pow+0x232>
 800e0c2:	2000      	movs	r0, #0
 800e0c4:	b011      	add	sp, #68	@ 0x44
 800e0c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ca:	f000 bcf1 	b.w	800eab0 <__math_oflow>
 800e0ce:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800e130 <__ieee754_pow+0x288>
 800e0d2:	e7e7      	b.n	800e0a4 <__ieee754_pow+0x1fc>
 800e0d4:	f1b9 0f00 	cmp.w	r9, #0
 800e0d8:	dcf3      	bgt.n	800e0c2 <__ieee754_pow+0x21a>
 800e0da:	2000      	movs	r0, #0
 800e0dc:	b011      	add	sp, #68	@ 0x44
 800e0de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0e2:	f000 bcdd 	b.w	800eaa0 <__math_uflow>
 800e0e6:	429d      	cmp	r5, r3
 800e0e8:	d20c      	bcs.n	800e104 <__ieee754_pow+0x25c>
 800e0ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	f7f2 fcf3 	bl	8000adc <__aeabi_dcmplt>
 800e0f6:	3800      	subs	r0, #0
 800e0f8:	bf18      	it	ne
 800e0fa:	2001      	movne	r0, #1
 800e0fc:	f1b9 0f00 	cmp.w	r9, #0
 800e100:	daec      	bge.n	800e0dc <__ieee754_pow+0x234>
 800e102:	e7df      	b.n	800e0c4 <__ieee754_pow+0x21c>
 800e104:	4b0f      	ldr	r3, [pc, #60]	@ (800e144 <__ieee754_pow+0x29c>)
 800e106:	429d      	cmp	r5, r3
 800e108:	f04f 0200 	mov.w	r2, #0
 800e10c:	d922      	bls.n	800e154 <__ieee754_pow+0x2ac>
 800e10e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e112:	2300      	movs	r3, #0
 800e114:	f7f2 fce2 	bl	8000adc <__aeabi_dcmplt>
 800e118:	3800      	subs	r0, #0
 800e11a:	bf18      	it	ne
 800e11c:	2001      	movne	r0, #1
 800e11e:	f1b9 0f00 	cmp.w	r9, #0
 800e122:	dccf      	bgt.n	800e0c4 <__ieee754_pow+0x21c>
 800e124:	e7da      	b.n	800e0dc <__ieee754_pow+0x234>
 800e126:	bf00      	nop
 800e128:	00000000 	.word	0x00000000
 800e12c:	3ff00000 	.word	0x3ff00000
 800e130:	00000000 	.word	0x00000000
 800e134:	bff00000 	.word	0xbff00000
 800e138:	fff00000 	.word	0xfff00000
 800e13c:	7ff00000 	.word	0x7ff00000
 800e140:	433fffff 	.word	0x433fffff
 800e144:	3ff00000 	.word	0x3ff00000
 800e148:	3fefffff 	.word	0x3fefffff
 800e14c:	3fe00000 	.word	0x3fe00000
 800e150:	43f00000 	.word	0x43f00000
 800e154:	4b5a      	ldr	r3, [pc, #360]	@ (800e2c0 <__ieee754_pow+0x418>)
 800e156:	f7f2 f897 	bl	8000288 <__aeabi_dsub>
 800e15a:	a351      	add	r3, pc, #324	@ (adr r3, 800e2a0 <__ieee754_pow+0x3f8>)
 800e15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e160:	4604      	mov	r4, r0
 800e162:	460d      	mov	r5, r1
 800e164:	f7f2 fa48 	bl	80005f8 <__aeabi_dmul>
 800e168:	a34f      	add	r3, pc, #316	@ (adr r3, 800e2a8 <__ieee754_pow+0x400>)
 800e16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16e:	4606      	mov	r6, r0
 800e170:	460f      	mov	r7, r1
 800e172:	4620      	mov	r0, r4
 800e174:	4629      	mov	r1, r5
 800e176:	f7f2 fa3f 	bl	80005f8 <__aeabi_dmul>
 800e17a:	4b52      	ldr	r3, [pc, #328]	@ (800e2c4 <__ieee754_pow+0x41c>)
 800e17c:	4682      	mov	sl, r0
 800e17e:	468b      	mov	fp, r1
 800e180:	2200      	movs	r2, #0
 800e182:	4620      	mov	r0, r4
 800e184:	4629      	mov	r1, r5
 800e186:	f7f2 fa37 	bl	80005f8 <__aeabi_dmul>
 800e18a:	4602      	mov	r2, r0
 800e18c:	460b      	mov	r3, r1
 800e18e:	a148      	add	r1, pc, #288	@ (adr r1, 800e2b0 <__ieee754_pow+0x408>)
 800e190:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e194:	f7f2 f878 	bl	8000288 <__aeabi_dsub>
 800e198:	4622      	mov	r2, r4
 800e19a:	462b      	mov	r3, r5
 800e19c:	f7f2 fa2c 	bl	80005f8 <__aeabi_dmul>
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	2000      	movs	r0, #0
 800e1a6:	4948      	ldr	r1, [pc, #288]	@ (800e2c8 <__ieee754_pow+0x420>)
 800e1a8:	f7f2 f86e 	bl	8000288 <__aeabi_dsub>
 800e1ac:	4622      	mov	r2, r4
 800e1ae:	4680      	mov	r8, r0
 800e1b0:	4689      	mov	r9, r1
 800e1b2:	462b      	mov	r3, r5
 800e1b4:	4620      	mov	r0, r4
 800e1b6:	4629      	mov	r1, r5
 800e1b8:	f7f2 fa1e 	bl	80005f8 <__aeabi_dmul>
 800e1bc:	4602      	mov	r2, r0
 800e1be:	460b      	mov	r3, r1
 800e1c0:	4640      	mov	r0, r8
 800e1c2:	4649      	mov	r1, r9
 800e1c4:	f7f2 fa18 	bl	80005f8 <__aeabi_dmul>
 800e1c8:	a33b      	add	r3, pc, #236	@ (adr r3, 800e2b8 <__ieee754_pow+0x410>)
 800e1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ce:	f7f2 fa13 	bl	80005f8 <__aeabi_dmul>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	460b      	mov	r3, r1
 800e1d6:	4650      	mov	r0, sl
 800e1d8:	4659      	mov	r1, fp
 800e1da:	f7f2 f855 	bl	8000288 <__aeabi_dsub>
 800e1de:	4602      	mov	r2, r0
 800e1e0:	460b      	mov	r3, r1
 800e1e2:	4680      	mov	r8, r0
 800e1e4:	4689      	mov	r9, r1
 800e1e6:	4630      	mov	r0, r6
 800e1e8:	4639      	mov	r1, r7
 800e1ea:	f7f2 f84f 	bl	800028c <__adddf3>
 800e1ee:	2400      	movs	r4, #0
 800e1f0:	4632      	mov	r2, r6
 800e1f2:	463b      	mov	r3, r7
 800e1f4:	4620      	mov	r0, r4
 800e1f6:	460d      	mov	r5, r1
 800e1f8:	f7f2 f846 	bl	8000288 <__aeabi_dsub>
 800e1fc:	4602      	mov	r2, r0
 800e1fe:	460b      	mov	r3, r1
 800e200:	4640      	mov	r0, r8
 800e202:	4649      	mov	r1, r9
 800e204:	f7f2 f840 	bl	8000288 <__aeabi_dsub>
 800e208:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e20c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e210:	2300      	movs	r3, #0
 800e212:	9304      	str	r3, [sp, #16]
 800e214:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e218:	4606      	mov	r6, r0
 800e21a:	460f      	mov	r7, r1
 800e21c:	465b      	mov	r3, fp
 800e21e:	4652      	mov	r2, sl
 800e220:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e224:	f7f2 f830 	bl	8000288 <__aeabi_dsub>
 800e228:	4622      	mov	r2, r4
 800e22a:	462b      	mov	r3, r5
 800e22c:	f7f2 f9e4 	bl	80005f8 <__aeabi_dmul>
 800e230:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e234:	4680      	mov	r8, r0
 800e236:	4689      	mov	r9, r1
 800e238:	4630      	mov	r0, r6
 800e23a:	4639      	mov	r1, r7
 800e23c:	f7f2 f9dc 	bl	80005f8 <__aeabi_dmul>
 800e240:	4602      	mov	r2, r0
 800e242:	460b      	mov	r3, r1
 800e244:	4640      	mov	r0, r8
 800e246:	4649      	mov	r1, r9
 800e248:	f7f2 f820 	bl	800028c <__adddf3>
 800e24c:	465b      	mov	r3, fp
 800e24e:	4606      	mov	r6, r0
 800e250:	460f      	mov	r7, r1
 800e252:	4652      	mov	r2, sl
 800e254:	4620      	mov	r0, r4
 800e256:	4629      	mov	r1, r5
 800e258:	f7f2 f9ce 	bl	80005f8 <__aeabi_dmul>
 800e25c:	460b      	mov	r3, r1
 800e25e:	4602      	mov	r2, r0
 800e260:	4680      	mov	r8, r0
 800e262:	4689      	mov	r9, r1
 800e264:	4630      	mov	r0, r6
 800e266:	4639      	mov	r1, r7
 800e268:	f7f2 f810 	bl	800028c <__adddf3>
 800e26c:	4b17      	ldr	r3, [pc, #92]	@ (800e2cc <__ieee754_pow+0x424>)
 800e26e:	4299      	cmp	r1, r3
 800e270:	4604      	mov	r4, r0
 800e272:	460d      	mov	r5, r1
 800e274:	468b      	mov	fp, r1
 800e276:	f340 820b 	ble.w	800e690 <__ieee754_pow+0x7e8>
 800e27a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800e27e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800e282:	4303      	orrs	r3, r0
 800e284:	f000 81ea 	beq.w	800e65c <__ieee754_pow+0x7b4>
 800e288:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e28c:	2200      	movs	r2, #0
 800e28e:	2300      	movs	r3, #0
 800e290:	f7f2 fc24 	bl	8000adc <__aeabi_dcmplt>
 800e294:	3800      	subs	r0, #0
 800e296:	bf18      	it	ne
 800e298:	2001      	movne	r0, #1
 800e29a:	e713      	b.n	800e0c4 <__ieee754_pow+0x21c>
 800e29c:	f3af 8000 	nop.w
 800e2a0:	60000000 	.word	0x60000000
 800e2a4:	3ff71547 	.word	0x3ff71547
 800e2a8:	f85ddf44 	.word	0xf85ddf44
 800e2ac:	3e54ae0b 	.word	0x3e54ae0b
 800e2b0:	55555555 	.word	0x55555555
 800e2b4:	3fd55555 	.word	0x3fd55555
 800e2b8:	652b82fe 	.word	0x652b82fe
 800e2bc:	3ff71547 	.word	0x3ff71547
 800e2c0:	3ff00000 	.word	0x3ff00000
 800e2c4:	3fd00000 	.word	0x3fd00000
 800e2c8:	3fe00000 	.word	0x3fe00000
 800e2cc:	408fffff 	.word	0x408fffff
 800e2d0:	4bd5      	ldr	r3, [pc, #852]	@ (800e628 <__ieee754_pow+0x780>)
 800e2d2:	ea08 0303 	and.w	r3, r8, r3
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	b92b      	cbnz	r3, 800e2e6 <__ieee754_pow+0x43e>
 800e2da:	4bd4      	ldr	r3, [pc, #848]	@ (800e62c <__ieee754_pow+0x784>)
 800e2dc:	f7f2 f98c 	bl	80005f8 <__aeabi_dmul>
 800e2e0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800e2e4:	468b      	mov	fp, r1
 800e2e6:	ea4f 532b 	mov.w	r3, fp, asr #20
 800e2ea:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e2ee:	4413      	add	r3, r2
 800e2f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e2f2:	4bcf      	ldr	r3, [pc, #828]	@ (800e630 <__ieee754_pow+0x788>)
 800e2f4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800e2f8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800e2fc:	459b      	cmp	fp, r3
 800e2fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e302:	dd08      	ble.n	800e316 <__ieee754_pow+0x46e>
 800e304:	4bcb      	ldr	r3, [pc, #812]	@ (800e634 <__ieee754_pow+0x78c>)
 800e306:	459b      	cmp	fp, r3
 800e308:	f340 81a5 	ble.w	800e656 <__ieee754_pow+0x7ae>
 800e30c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e30e:	3301      	adds	r3, #1
 800e310:	930a      	str	r3, [sp, #40]	@ 0x28
 800e312:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800e316:	f04f 0a00 	mov.w	sl, #0
 800e31a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800e31e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e320:	4bc5      	ldr	r3, [pc, #788]	@ (800e638 <__ieee754_pow+0x790>)
 800e322:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e326:	ed93 7b00 	vldr	d7, [r3]
 800e32a:	4629      	mov	r1, r5
 800e32c:	ec53 2b17 	vmov	r2, r3, d7
 800e330:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e334:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e338:	f7f1 ffa6 	bl	8000288 <__aeabi_dsub>
 800e33c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e340:	4606      	mov	r6, r0
 800e342:	460f      	mov	r7, r1
 800e344:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e348:	f7f1 ffa0 	bl	800028c <__adddf3>
 800e34c:	4602      	mov	r2, r0
 800e34e:	460b      	mov	r3, r1
 800e350:	2000      	movs	r0, #0
 800e352:	49ba      	ldr	r1, [pc, #744]	@ (800e63c <__ieee754_pow+0x794>)
 800e354:	f7f2 fa7a 	bl	800084c <__aeabi_ddiv>
 800e358:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800e35c:	4602      	mov	r2, r0
 800e35e:	460b      	mov	r3, r1
 800e360:	4630      	mov	r0, r6
 800e362:	4639      	mov	r1, r7
 800e364:	f7f2 f948 	bl	80005f8 <__aeabi_dmul>
 800e368:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e36c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800e370:	106d      	asrs	r5, r5, #1
 800e372:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800e376:	f04f 0b00 	mov.w	fp, #0
 800e37a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800e37e:	4661      	mov	r1, ip
 800e380:	2200      	movs	r2, #0
 800e382:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800e386:	4658      	mov	r0, fp
 800e388:	46e1      	mov	r9, ip
 800e38a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800e38e:	4614      	mov	r4, r2
 800e390:	461d      	mov	r5, r3
 800e392:	f7f2 f931 	bl	80005f8 <__aeabi_dmul>
 800e396:	4602      	mov	r2, r0
 800e398:	460b      	mov	r3, r1
 800e39a:	4630      	mov	r0, r6
 800e39c:	4639      	mov	r1, r7
 800e39e:	f7f1 ff73 	bl	8000288 <__aeabi_dsub>
 800e3a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e3a6:	4606      	mov	r6, r0
 800e3a8:	460f      	mov	r7, r1
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	4629      	mov	r1, r5
 800e3ae:	f7f1 ff6b 	bl	8000288 <__aeabi_dsub>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e3ba:	f7f1 ff65 	bl	8000288 <__aeabi_dsub>
 800e3be:	465a      	mov	r2, fp
 800e3c0:	464b      	mov	r3, r9
 800e3c2:	f7f2 f919 	bl	80005f8 <__aeabi_dmul>
 800e3c6:	4602      	mov	r2, r0
 800e3c8:	460b      	mov	r3, r1
 800e3ca:	4630      	mov	r0, r6
 800e3cc:	4639      	mov	r1, r7
 800e3ce:	f7f1 ff5b 	bl	8000288 <__aeabi_dsub>
 800e3d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e3d6:	f7f2 f90f 	bl	80005f8 <__aeabi_dmul>
 800e3da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e3e2:	4610      	mov	r0, r2
 800e3e4:	4619      	mov	r1, r3
 800e3e6:	f7f2 f907 	bl	80005f8 <__aeabi_dmul>
 800e3ea:	a37d      	add	r3, pc, #500	@ (adr r3, 800e5e0 <__ieee754_pow+0x738>)
 800e3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3f0:	4604      	mov	r4, r0
 800e3f2:	460d      	mov	r5, r1
 800e3f4:	f7f2 f900 	bl	80005f8 <__aeabi_dmul>
 800e3f8:	a37b      	add	r3, pc, #492	@ (adr r3, 800e5e8 <__ieee754_pow+0x740>)
 800e3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fe:	f7f1 ff45 	bl	800028c <__adddf3>
 800e402:	4622      	mov	r2, r4
 800e404:	462b      	mov	r3, r5
 800e406:	f7f2 f8f7 	bl	80005f8 <__aeabi_dmul>
 800e40a:	a379      	add	r3, pc, #484	@ (adr r3, 800e5f0 <__ieee754_pow+0x748>)
 800e40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e410:	f7f1 ff3c 	bl	800028c <__adddf3>
 800e414:	4622      	mov	r2, r4
 800e416:	462b      	mov	r3, r5
 800e418:	f7f2 f8ee 	bl	80005f8 <__aeabi_dmul>
 800e41c:	a376      	add	r3, pc, #472	@ (adr r3, 800e5f8 <__ieee754_pow+0x750>)
 800e41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e422:	f7f1 ff33 	bl	800028c <__adddf3>
 800e426:	4622      	mov	r2, r4
 800e428:	462b      	mov	r3, r5
 800e42a:	f7f2 f8e5 	bl	80005f8 <__aeabi_dmul>
 800e42e:	a374      	add	r3, pc, #464	@ (adr r3, 800e600 <__ieee754_pow+0x758>)
 800e430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e434:	f7f1 ff2a 	bl	800028c <__adddf3>
 800e438:	4622      	mov	r2, r4
 800e43a:	462b      	mov	r3, r5
 800e43c:	f7f2 f8dc 	bl	80005f8 <__aeabi_dmul>
 800e440:	a371      	add	r3, pc, #452	@ (adr r3, 800e608 <__ieee754_pow+0x760>)
 800e442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e446:	f7f1 ff21 	bl	800028c <__adddf3>
 800e44a:	4622      	mov	r2, r4
 800e44c:	4606      	mov	r6, r0
 800e44e:	460f      	mov	r7, r1
 800e450:	462b      	mov	r3, r5
 800e452:	4620      	mov	r0, r4
 800e454:	4629      	mov	r1, r5
 800e456:	f7f2 f8cf 	bl	80005f8 <__aeabi_dmul>
 800e45a:	4602      	mov	r2, r0
 800e45c:	460b      	mov	r3, r1
 800e45e:	4630      	mov	r0, r6
 800e460:	4639      	mov	r1, r7
 800e462:	f7f2 f8c9 	bl	80005f8 <__aeabi_dmul>
 800e466:	465a      	mov	r2, fp
 800e468:	4604      	mov	r4, r0
 800e46a:	460d      	mov	r5, r1
 800e46c:	464b      	mov	r3, r9
 800e46e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e472:	f7f1 ff0b 	bl	800028c <__adddf3>
 800e476:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e47a:	f7f2 f8bd 	bl	80005f8 <__aeabi_dmul>
 800e47e:	4622      	mov	r2, r4
 800e480:	462b      	mov	r3, r5
 800e482:	f7f1 ff03 	bl	800028c <__adddf3>
 800e486:	465a      	mov	r2, fp
 800e488:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e48c:	464b      	mov	r3, r9
 800e48e:	4658      	mov	r0, fp
 800e490:	4649      	mov	r1, r9
 800e492:	f7f2 f8b1 	bl	80005f8 <__aeabi_dmul>
 800e496:	4b6a      	ldr	r3, [pc, #424]	@ (800e640 <__ieee754_pow+0x798>)
 800e498:	2200      	movs	r2, #0
 800e49a:	4606      	mov	r6, r0
 800e49c:	460f      	mov	r7, r1
 800e49e:	f7f1 fef5 	bl	800028c <__adddf3>
 800e4a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e4a6:	f7f1 fef1 	bl	800028c <__adddf3>
 800e4aa:	46d8      	mov	r8, fp
 800e4ac:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800e4b0:	460d      	mov	r5, r1
 800e4b2:	465a      	mov	r2, fp
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	4640      	mov	r0, r8
 800e4b8:	4649      	mov	r1, r9
 800e4ba:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800e4be:	f7f2 f89b 	bl	80005f8 <__aeabi_dmul>
 800e4c2:	465c      	mov	r4, fp
 800e4c4:	4680      	mov	r8, r0
 800e4c6:	4689      	mov	r9, r1
 800e4c8:	4b5d      	ldr	r3, [pc, #372]	@ (800e640 <__ieee754_pow+0x798>)
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	4629      	mov	r1, r5
 800e4d0:	f7f1 feda 	bl	8000288 <__aeabi_dsub>
 800e4d4:	4632      	mov	r2, r6
 800e4d6:	463b      	mov	r3, r7
 800e4d8:	f7f1 fed6 	bl	8000288 <__aeabi_dsub>
 800e4dc:	4602      	mov	r2, r0
 800e4de:	460b      	mov	r3, r1
 800e4e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e4e4:	f7f1 fed0 	bl	8000288 <__aeabi_dsub>
 800e4e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4ec:	f7f2 f884 	bl	80005f8 <__aeabi_dmul>
 800e4f0:	4622      	mov	r2, r4
 800e4f2:	4606      	mov	r6, r0
 800e4f4:	460f      	mov	r7, r1
 800e4f6:	462b      	mov	r3, r5
 800e4f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4fc:	f7f2 f87c 	bl	80005f8 <__aeabi_dmul>
 800e500:	4602      	mov	r2, r0
 800e502:	460b      	mov	r3, r1
 800e504:	4630      	mov	r0, r6
 800e506:	4639      	mov	r1, r7
 800e508:	f7f1 fec0 	bl	800028c <__adddf3>
 800e50c:	4606      	mov	r6, r0
 800e50e:	460f      	mov	r7, r1
 800e510:	4602      	mov	r2, r0
 800e512:	460b      	mov	r3, r1
 800e514:	4640      	mov	r0, r8
 800e516:	4649      	mov	r1, r9
 800e518:	f7f1 feb8 	bl	800028c <__adddf3>
 800e51c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800e520:	a33b      	add	r3, pc, #236	@ (adr r3, 800e610 <__ieee754_pow+0x768>)
 800e522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e526:	4658      	mov	r0, fp
 800e528:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800e52c:	460d      	mov	r5, r1
 800e52e:	f7f2 f863 	bl	80005f8 <__aeabi_dmul>
 800e532:	465c      	mov	r4, fp
 800e534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e538:	4642      	mov	r2, r8
 800e53a:	464b      	mov	r3, r9
 800e53c:	4620      	mov	r0, r4
 800e53e:	4629      	mov	r1, r5
 800e540:	f7f1 fea2 	bl	8000288 <__aeabi_dsub>
 800e544:	4602      	mov	r2, r0
 800e546:	460b      	mov	r3, r1
 800e548:	4630      	mov	r0, r6
 800e54a:	4639      	mov	r1, r7
 800e54c:	f7f1 fe9c 	bl	8000288 <__aeabi_dsub>
 800e550:	a331      	add	r3, pc, #196	@ (adr r3, 800e618 <__ieee754_pow+0x770>)
 800e552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e556:	f7f2 f84f 	bl	80005f8 <__aeabi_dmul>
 800e55a:	a331      	add	r3, pc, #196	@ (adr r3, 800e620 <__ieee754_pow+0x778>)
 800e55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e560:	4606      	mov	r6, r0
 800e562:	460f      	mov	r7, r1
 800e564:	4620      	mov	r0, r4
 800e566:	4629      	mov	r1, r5
 800e568:	f7f2 f846 	bl	80005f8 <__aeabi_dmul>
 800e56c:	4602      	mov	r2, r0
 800e56e:	460b      	mov	r3, r1
 800e570:	4630      	mov	r0, r6
 800e572:	4639      	mov	r1, r7
 800e574:	f7f1 fe8a 	bl	800028c <__adddf3>
 800e578:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e57a:	4b32      	ldr	r3, [pc, #200]	@ (800e644 <__ieee754_pow+0x79c>)
 800e57c:	4413      	add	r3, r2
 800e57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e582:	f7f1 fe83 	bl	800028c <__adddf3>
 800e586:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e58a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e58c:	f7f1 ffca 	bl	8000524 <__aeabi_i2d>
 800e590:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e592:	4b2d      	ldr	r3, [pc, #180]	@ (800e648 <__ieee754_pow+0x7a0>)
 800e594:	4413      	add	r3, r2
 800e596:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e59a:	4606      	mov	r6, r0
 800e59c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5a0:	460f      	mov	r7, r1
 800e5a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e5a6:	f7f1 fe71 	bl	800028c <__adddf3>
 800e5aa:	4642      	mov	r2, r8
 800e5ac:	464b      	mov	r3, r9
 800e5ae:	f7f1 fe6d 	bl	800028c <__adddf3>
 800e5b2:	4632      	mov	r2, r6
 800e5b4:	463b      	mov	r3, r7
 800e5b6:	f7f1 fe69 	bl	800028c <__adddf3>
 800e5ba:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800e5be:	4632      	mov	r2, r6
 800e5c0:	463b      	mov	r3, r7
 800e5c2:	4658      	mov	r0, fp
 800e5c4:	460d      	mov	r5, r1
 800e5c6:	f7f1 fe5f 	bl	8000288 <__aeabi_dsub>
 800e5ca:	4642      	mov	r2, r8
 800e5cc:	464b      	mov	r3, r9
 800e5ce:	f7f1 fe5b 	bl	8000288 <__aeabi_dsub>
 800e5d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5d6:	f7f1 fe57 	bl	8000288 <__aeabi_dsub>
 800e5da:	465c      	mov	r4, fp
 800e5dc:	e036      	b.n	800e64c <__ieee754_pow+0x7a4>
 800e5de:	bf00      	nop
 800e5e0:	4a454eef 	.word	0x4a454eef
 800e5e4:	3fca7e28 	.word	0x3fca7e28
 800e5e8:	93c9db65 	.word	0x93c9db65
 800e5ec:	3fcd864a 	.word	0x3fcd864a
 800e5f0:	a91d4101 	.word	0xa91d4101
 800e5f4:	3fd17460 	.word	0x3fd17460
 800e5f8:	518f264d 	.word	0x518f264d
 800e5fc:	3fd55555 	.word	0x3fd55555
 800e600:	db6fabff 	.word	0xdb6fabff
 800e604:	3fdb6db6 	.word	0x3fdb6db6
 800e608:	33333303 	.word	0x33333303
 800e60c:	3fe33333 	.word	0x3fe33333
 800e610:	e0000000 	.word	0xe0000000
 800e614:	3feec709 	.word	0x3feec709
 800e618:	dc3a03fd 	.word	0xdc3a03fd
 800e61c:	3feec709 	.word	0x3feec709
 800e620:	145b01f5 	.word	0x145b01f5
 800e624:	be3e2fe0 	.word	0xbe3e2fe0
 800e628:	7ff00000 	.word	0x7ff00000
 800e62c:	43400000 	.word	0x43400000
 800e630:	0003988e 	.word	0x0003988e
 800e634:	000bb679 	.word	0x000bb679
 800e638:	0800fae0 	.word	0x0800fae0
 800e63c:	3ff00000 	.word	0x3ff00000
 800e640:	40080000 	.word	0x40080000
 800e644:	0800fac0 	.word	0x0800fac0
 800e648:	0800fad0 	.word	0x0800fad0
 800e64c:	4602      	mov	r2, r0
 800e64e:	460b      	mov	r3, r1
 800e650:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e654:	e5d6      	b.n	800e204 <__ieee754_pow+0x35c>
 800e656:	f04f 0a01 	mov.w	sl, #1
 800e65a:	e65e      	b.n	800e31a <__ieee754_pow+0x472>
 800e65c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800e934 <__ieee754_pow+0xa8c>)
 800e65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e662:	4630      	mov	r0, r6
 800e664:	4639      	mov	r1, r7
 800e666:	f7f1 fe11 	bl	800028c <__adddf3>
 800e66a:	4642      	mov	r2, r8
 800e66c:	e9cd 0100 	strd	r0, r1, [sp]
 800e670:	464b      	mov	r3, r9
 800e672:	4620      	mov	r0, r4
 800e674:	4629      	mov	r1, r5
 800e676:	f7f1 fe07 	bl	8000288 <__aeabi_dsub>
 800e67a:	4602      	mov	r2, r0
 800e67c:	460b      	mov	r3, r1
 800e67e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e682:	f7f2 fa49 	bl	8000b18 <__aeabi_dcmpgt>
 800e686:	2800      	cmp	r0, #0
 800e688:	f47f adfe 	bne.w	800e288 <__ieee754_pow+0x3e0>
 800e68c:	4ba2      	ldr	r3, [pc, #648]	@ (800e918 <__ieee754_pow+0xa70>)
 800e68e:	e022      	b.n	800e6d6 <__ieee754_pow+0x82e>
 800e690:	4ca2      	ldr	r4, [pc, #648]	@ (800e91c <__ieee754_pow+0xa74>)
 800e692:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e696:	42a3      	cmp	r3, r4
 800e698:	d919      	bls.n	800e6ce <__ieee754_pow+0x826>
 800e69a:	4ba1      	ldr	r3, [pc, #644]	@ (800e920 <__ieee754_pow+0xa78>)
 800e69c:	440b      	add	r3, r1
 800e69e:	4303      	orrs	r3, r0
 800e6a0:	d009      	beq.n	800e6b6 <__ieee754_pow+0x80e>
 800e6a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	f7f2 fa17 	bl	8000adc <__aeabi_dcmplt>
 800e6ae:	3800      	subs	r0, #0
 800e6b0:	bf18      	it	ne
 800e6b2:	2001      	movne	r0, #1
 800e6b4:	e512      	b.n	800e0dc <__ieee754_pow+0x234>
 800e6b6:	4642      	mov	r2, r8
 800e6b8:	464b      	mov	r3, r9
 800e6ba:	f7f1 fde5 	bl	8000288 <__aeabi_dsub>
 800e6be:	4632      	mov	r2, r6
 800e6c0:	463b      	mov	r3, r7
 800e6c2:	f7f2 fa1f 	bl	8000b04 <__aeabi_dcmpge>
 800e6c6:	2800      	cmp	r0, #0
 800e6c8:	d1eb      	bne.n	800e6a2 <__ieee754_pow+0x7fa>
 800e6ca:	4b96      	ldr	r3, [pc, #600]	@ (800e924 <__ieee754_pow+0xa7c>)
 800e6cc:	e003      	b.n	800e6d6 <__ieee754_pow+0x82e>
 800e6ce:	4a96      	ldr	r2, [pc, #600]	@ (800e928 <__ieee754_pow+0xa80>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	f240 80e7 	bls.w	800e8a4 <__ieee754_pow+0x9fc>
 800e6d6:	151b      	asrs	r3, r3, #20
 800e6d8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800e6dc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800e6e0:	fa4a fa03 	asr.w	sl, sl, r3
 800e6e4:	44da      	add	sl, fp
 800e6e6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800e6ea:	4890      	ldr	r0, [pc, #576]	@ (800e92c <__ieee754_pow+0xa84>)
 800e6ec:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800e6f0:	4108      	asrs	r0, r1
 800e6f2:	ea00 030a 	and.w	r3, r0, sl
 800e6f6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800e6fa:	f1c1 0114 	rsb	r1, r1, #20
 800e6fe:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800e702:	fa4a fa01 	asr.w	sl, sl, r1
 800e706:	f1bb 0f00 	cmp.w	fp, #0
 800e70a:	4640      	mov	r0, r8
 800e70c:	4649      	mov	r1, r9
 800e70e:	f04f 0200 	mov.w	r2, #0
 800e712:	bfb8      	it	lt
 800e714:	f1ca 0a00 	rsblt	sl, sl, #0
 800e718:	f7f1 fdb6 	bl	8000288 <__aeabi_dsub>
 800e71c:	4680      	mov	r8, r0
 800e71e:	4689      	mov	r9, r1
 800e720:	4632      	mov	r2, r6
 800e722:	463b      	mov	r3, r7
 800e724:	4640      	mov	r0, r8
 800e726:	4649      	mov	r1, r9
 800e728:	f7f1 fdb0 	bl	800028c <__adddf3>
 800e72c:	2400      	movs	r4, #0
 800e72e:	a36a      	add	r3, pc, #424	@ (adr r3, 800e8d8 <__ieee754_pow+0xa30>)
 800e730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e734:	4620      	mov	r0, r4
 800e736:	460d      	mov	r5, r1
 800e738:	f7f1 ff5e 	bl	80005f8 <__aeabi_dmul>
 800e73c:	4642      	mov	r2, r8
 800e73e:	e9cd 0100 	strd	r0, r1, [sp]
 800e742:	464b      	mov	r3, r9
 800e744:	4620      	mov	r0, r4
 800e746:	4629      	mov	r1, r5
 800e748:	f7f1 fd9e 	bl	8000288 <__aeabi_dsub>
 800e74c:	4602      	mov	r2, r0
 800e74e:	460b      	mov	r3, r1
 800e750:	4630      	mov	r0, r6
 800e752:	4639      	mov	r1, r7
 800e754:	f7f1 fd98 	bl	8000288 <__aeabi_dsub>
 800e758:	a361      	add	r3, pc, #388	@ (adr r3, 800e8e0 <__ieee754_pow+0xa38>)
 800e75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e75e:	f7f1 ff4b 	bl	80005f8 <__aeabi_dmul>
 800e762:	a361      	add	r3, pc, #388	@ (adr r3, 800e8e8 <__ieee754_pow+0xa40>)
 800e764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e768:	4680      	mov	r8, r0
 800e76a:	4689      	mov	r9, r1
 800e76c:	4620      	mov	r0, r4
 800e76e:	4629      	mov	r1, r5
 800e770:	f7f1 ff42 	bl	80005f8 <__aeabi_dmul>
 800e774:	4602      	mov	r2, r0
 800e776:	460b      	mov	r3, r1
 800e778:	4640      	mov	r0, r8
 800e77a:	4649      	mov	r1, r9
 800e77c:	f7f1 fd86 	bl	800028c <__adddf3>
 800e780:	4604      	mov	r4, r0
 800e782:	460d      	mov	r5, r1
 800e784:	4602      	mov	r2, r0
 800e786:	460b      	mov	r3, r1
 800e788:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e78c:	f7f1 fd7e 	bl	800028c <__adddf3>
 800e790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e794:	4680      	mov	r8, r0
 800e796:	4689      	mov	r9, r1
 800e798:	f7f1 fd76 	bl	8000288 <__aeabi_dsub>
 800e79c:	4602      	mov	r2, r0
 800e79e:	460b      	mov	r3, r1
 800e7a0:	4620      	mov	r0, r4
 800e7a2:	4629      	mov	r1, r5
 800e7a4:	f7f1 fd70 	bl	8000288 <__aeabi_dsub>
 800e7a8:	4642      	mov	r2, r8
 800e7aa:	4606      	mov	r6, r0
 800e7ac:	460f      	mov	r7, r1
 800e7ae:	464b      	mov	r3, r9
 800e7b0:	4640      	mov	r0, r8
 800e7b2:	4649      	mov	r1, r9
 800e7b4:	f7f1 ff20 	bl	80005f8 <__aeabi_dmul>
 800e7b8:	a34d      	add	r3, pc, #308	@ (adr r3, 800e8f0 <__ieee754_pow+0xa48>)
 800e7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7be:	4604      	mov	r4, r0
 800e7c0:	460d      	mov	r5, r1
 800e7c2:	f7f1 ff19 	bl	80005f8 <__aeabi_dmul>
 800e7c6:	a34c      	add	r3, pc, #304	@ (adr r3, 800e8f8 <__ieee754_pow+0xa50>)
 800e7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7cc:	f7f1 fd5c 	bl	8000288 <__aeabi_dsub>
 800e7d0:	4622      	mov	r2, r4
 800e7d2:	462b      	mov	r3, r5
 800e7d4:	f7f1 ff10 	bl	80005f8 <__aeabi_dmul>
 800e7d8:	a349      	add	r3, pc, #292	@ (adr r3, 800e900 <__ieee754_pow+0xa58>)
 800e7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7de:	f7f1 fd55 	bl	800028c <__adddf3>
 800e7e2:	4622      	mov	r2, r4
 800e7e4:	462b      	mov	r3, r5
 800e7e6:	f7f1 ff07 	bl	80005f8 <__aeabi_dmul>
 800e7ea:	a347      	add	r3, pc, #284	@ (adr r3, 800e908 <__ieee754_pow+0xa60>)
 800e7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f0:	f7f1 fd4a 	bl	8000288 <__aeabi_dsub>
 800e7f4:	4622      	mov	r2, r4
 800e7f6:	462b      	mov	r3, r5
 800e7f8:	f7f1 fefe 	bl	80005f8 <__aeabi_dmul>
 800e7fc:	a344      	add	r3, pc, #272	@ (adr r3, 800e910 <__ieee754_pow+0xa68>)
 800e7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e802:	f7f1 fd43 	bl	800028c <__adddf3>
 800e806:	4622      	mov	r2, r4
 800e808:	462b      	mov	r3, r5
 800e80a:	f7f1 fef5 	bl	80005f8 <__aeabi_dmul>
 800e80e:	4602      	mov	r2, r0
 800e810:	460b      	mov	r3, r1
 800e812:	4640      	mov	r0, r8
 800e814:	4649      	mov	r1, r9
 800e816:	f7f1 fd37 	bl	8000288 <__aeabi_dsub>
 800e81a:	4604      	mov	r4, r0
 800e81c:	460d      	mov	r5, r1
 800e81e:	4602      	mov	r2, r0
 800e820:	460b      	mov	r3, r1
 800e822:	4640      	mov	r0, r8
 800e824:	4649      	mov	r1, r9
 800e826:	f7f1 fee7 	bl	80005f8 <__aeabi_dmul>
 800e82a:	2200      	movs	r2, #0
 800e82c:	e9cd 0100 	strd	r0, r1, [sp]
 800e830:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e834:	4620      	mov	r0, r4
 800e836:	4629      	mov	r1, r5
 800e838:	f7f1 fd26 	bl	8000288 <__aeabi_dsub>
 800e83c:	4602      	mov	r2, r0
 800e83e:	460b      	mov	r3, r1
 800e840:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e844:	f7f2 f802 	bl	800084c <__aeabi_ddiv>
 800e848:	4632      	mov	r2, r6
 800e84a:	4604      	mov	r4, r0
 800e84c:	460d      	mov	r5, r1
 800e84e:	463b      	mov	r3, r7
 800e850:	4640      	mov	r0, r8
 800e852:	4649      	mov	r1, r9
 800e854:	f7f1 fed0 	bl	80005f8 <__aeabi_dmul>
 800e858:	4632      	mov	r2, r6
 800e85a:	463b      	mov	r3, r7
 800e85c:	f7f1 fd16 	bl	800028c <__adddf3>
 800e860:	4602      	mov	r2, r0
 800e862:	460b      	mov	r3, r1
 800e864:	4620      	mov	r0, r4
 800e866:	4629      	mov	r1, r5
 800e868:	f7f1 fd0e 	bl	8000288 <__aeabi_dsub>
 800e86c:	4642      	mov	r2, r8
 800e86e:	464b      	mov	r3, r9
 800e870:	f7f1 fd0a 	bl	8000288 <__aeabi_dsub>
 800e874:	460b      	mov	r3, r1
 800e876:	4602      	mov	r2, r0
 800e878:	492d      	ldr	r1, [pc, #180]	@ (800e930 <__ieee754_pow+0xa88>)
 800e87a:	2000      	movs	r0, #0
 800e87c:	f7f1 fd04 	bl	8000288 <__aeabi_dsub>
 800e880:	ec41 0b10 	vmov	d0, r0, r1
 800e884:	ee10 3a90 	vmov	r3, s1
 800e888:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e88c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e890:	da0b      	bge.n	800e8aa <__ieee754_pow+0xa02>
 800e892:	4650      	mov	r0, sl
 800e894:	f000 f85c 	bl	800e950 <scalbn>
 800e898:	ec51 0b10 	vmov	r0, r1, d0
 800e89c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e8a0:	f7ff bb6d 	b.w	800df7e <__ieee754_pow+0xd6>
 800e8a4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800e8a8:	e73a      	b.n	800e720 <__ieee754_pow+0x878>
 800e8aa:	ec51 0b10 	vmov	r0, r1, d0
 800e8ae:	4619      	mov	r1, r3
 800e8b0:	e7f4      	b.n	800e89c <__ieee754_pow+0x9f4>
 800e8b2:	491f      	ldr	r1, [pc, #124]	@ (800e930 <__ieee754_pow+0xa88>)
 800e8b4:	2000      	movs	r0, #0
 800e8b6:	f7ff bb14 	b.w	800dee2 <__ieee754_pow+0x3a>
 800e8ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8be:	f7ff bb10 	b.w	800dee2 <__ieee754_pow+0x3a>
 800e8c2:	4630      	mov	r0, r6
 800e8c4:	4639      	mov	r1, r7
 800e8c6:	f7ff bb0c 	b.w	800dee2 <__ieee754_pow+0x3a>
 800e8ca:	460c      	mov	r4, r1
 800e8cc:	f7ff bb69 	b.w	800dfa2 <__ieee754_pow+0xfa>
 800e8d0:	2400      	movs	r4, #0
 800e8d2:	f7ff bb4b 	b.w	800df6c <__ieee754_pow+0xc4>
 800e8d6:	bf00      	nop
 800e8d8:	00000000 	.word	0x00000000
 800e8dc:	3fe62e43 	.word	0x3fe62e43
 800e8e0:	fefa39ef 	.word	0xfefa39ef
 800e8e4:	3fe62e42 	.word	0x3fe62e42
 800e8e8:	0ca86c39 	.word	0x0ca86c39
 800e8ec:	be205c61 	.word	0xbe205c61
 800e8f0:	72bea4d0 	.word	0x72bea4d0
 800e8f4:	3e663769 	.word	0x3e663769
 800e8f8:	c5d26bf1 	.word	0xc5d26bf1
 800e8fc:	3ebbbd41 	.word	0x3ebbbd41
 800e900:	af25de2c 	.word	0xaf25de2c
 800e904:	3f11566a 	.word	0x3f11566a
 800e908:	16bebd93 	.word	0x16bebd93
 800e90c:	3f66c16c 	.word	0x3f66c16c
 800e910:	5555553e 	.word	0x5555553e
 800e914:	3fc55555 	.word	0x3fc55555
 800e918:	40900000 	.word	0x40900000
 800e91c:	4090cbff 	.word	0x4090cbff
 800e920:	3f6f3400 	.word	0x3f6f3400
 800e924:	4090cc00 	.word	0x4090cc00
 800e928:	3fe00000 	.word	0x3fe00000
 800e92c:	fff00000 	.word	0xfff00000
 800e930:	3ff00000 	.word	0x3ff00000
 800e934:	652b82fe 	.word	0x652b82fe
 800e938:	3c971547 	.word	0x3c971547

0800e93c <fabs>:
 800e93c:	ec51 0b10 	vmov	r0, r1, d0
 800e940:	4602      	mov	r2, r0
 800e942:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e946:	ec43 2b10 	vmov	d0, r2, r3
 800e94a:	4770      	bx	lr
 800e94c:	0000      	movs	r0, r0
	...

0800e950 <scalbn>:
 800e950:	b570      	push	{r4, r5, r6, lr}
 800e952:	ec55 4b10 	vmov	r4, r5, d0
 800e956:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e95a:	4606      	mov	r6, r0
 800e95c:	462b      	mov	r3, r5
 800e95e:	b991      	cbnz	r1, 800e986 <scalbn+0x36>
 800e960:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e964:	4323      	orrs	r3, r4
 800e966:	d03b      	beq.n	800e9e0 <scalbn+0x90>
 800e968:	4b33      	ldr	r3, [pc, #204]	@ (800ea38 <scalbn+0xe8>)
 800e96a:	4620      	mov	r0, r4
 800e96c:	4629      	mov	r1, r5
 800e96e:	2200      	movs	r2, #0
 800e970:	f7f1 fe42 	bl	80005f8 <__aeabi_dmul>
 800e974:	4b31      	ldr	r3, [pc, #196]	@ (800ea3c <scalbn+0xec>)
 800e976:	429e      	cmp	r6, r3
 800e978:	4604      	mov	r4, r0
 800e97a:	460d      	mov	r5, r1
 800e97c:	da0f      	bge.n	800e99e <scalbn+0x4e>
 800e97e:	a326      	add	r3, pc, #152	@ (adr r3, 800ea18 <scalbn+0xc8>)
 800e980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e984:	e01e      	b.n	800e9c4 <scalbn+0x74>
 800e986:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800e98a:	4291      	cmp	r1, r2
 800e98c:	d10b      	bne.n	800e9a6 <scalbn+0x56>
 800e98e:	4622      	mov	r2, r4
 800e990:	4620      	mov	r0, r4
 800e992:	4629      	mov	r1, r5
 800e994:	f7f1 fc7a 	bl	800028c <__adddf3>
 800e998:	4604      	mov	r4, r0
 800e99a:	460d      	mov	r5, r1
 800e99c:	e020      	b.n	800e9e0 <scalbn+0x90>
 800e99e:	460b      	mov	r3, r1
 800e9a0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e9a4:	3936      	subs	r1, #54	@ 0x36
 800e9a6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e9aa:	4296      	cmp	r6, r2
 800e9ac:	dd0d      	ble.n	800e9ca <scalbn+0x7a>
 800e9ae:	2d00      	cmp	r5, #0
 800e9b0:	a11b      	add	r1, pc, #108	@ (adr r1, 800ea20 <scalbn+0xd0>)
 800e9b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9b6:	da02      	bge.n	800e9be <scalbn+0x6e>
 800e9b8:	a11b      	add	r1, pc, #108	@ (adr r1, 800ea28 <scalbn+0xd8>)
 800e9ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9be:	a318      	add	r3, pc, #96	@ (adr r3, 800ea20 <scalbn+0xd0>)
 800e9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c4:	f7f1 fe18 	bl	80005f8 <__aeabi_dmul>
 800e9c8:	e7e6      	b.n	800e998 <scalbn+0x48>
 800e9ca:	1872      	adds	r2, r6, r1
 800e9cc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e9d0:	428a      	cmp	r2, r1
 800e9d2:	dcec      	bgt.n	800e9ae <scalbn+0x5e>
 800e9d4:	2a00      	cmp	r2, #0
 800e9d6:	dd06      	ble.n	800e9e6 <scalbn+0x96>
 800e9d8:	f36f 531e 	bfc	r3, #20, #11
 800e9dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e9e0:	ec45 4b10 	vmov	d0, r4, r5
 800e9e4:	bd70      	pop	{r4, r5, r6, pc}
 800e9e6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800e9ea:	da08      	bge.n	800e9fe <scalbn+0xae>
 800e9ec:	2d00      	cmp	r5, #0
 800e9ee:	a10a      	add	r1, pc, #40	@ (adr r1, 800ea18 <scalbn+0xc8>)
 800e9f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9f4:	dac3      	bge.n	800e97e <scalbn+0x2e>
 800e9f6:	a10e      	add	r1, pc, #56	@ (adr r1, 800ea30 <scalbn+0xe0>)
 800e9f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9fc:	e7bf      	b.n	800e97e <scalbn+0x2e>
 800e9fe:	3236      	adds	r2, #54	@ 0x36
 800ea00:	f36f 531e 	bfc	r3, #20, #11
 800ea04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ea08:	4620      	mov	r0, r4
 800ea0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ea40 <scalbn+0xf0>)
 800ea0c:	4629      	mov	r1, r5
 800ea0e:	2200      	movs	r2, #0
 800ea10:	e7d8      	b.n	800e9c4 <scalbn+0x74>
 800ea12:	bf00      	nop
 800ea14:	f3af 8000 	nop.w
 800ea18:	c2f8f359 	.word	0xc2f8f359
 800ea1c:	01a56e1f 	.word	0x01a56e1f
 800ea20:	8800759c 	.word	0x8800759c
 800ea24:	7e37e43c 	.word	0x7e37e43c
 800ea28:	8800759c 	.word	0x8800759c
 800ea2c:	fe37e43c 	.word	0xfe37e43c
 800ea30:	c2f8f359 	.word	0xc2f8f359
 800ea34:	81a56e1f 	.word	0x81a56e1f
 800ea38:	43500000 	.word	0x43500000
 800ea3c:	ffff3cb0 	.word	0xffff3cb0
 800ea40:	3c900000 	.word	0x3c900000

0800ea44 <with_errno>:
 800ea44:	b510      	push	{r4, lr}
 800ea46:	ed2d 8b02 	vpush	{d8}
 800ea4a:	eeb0 8a40 	vmov.f32	s16, s0
 800ea4e:	eef0 8a60 	vmov.f32	s17, s1
 800ea52:	4604      	mov	r4, r0
 800ea54:	f7fe fa5c 	bl	800cf10 <__errno>
 800ea58:	eeb0 0a48 	vmov.f32	s0, s16
 800ea5c:	eef0 0a68 	vmov.f32	s1, s17
 800ea60:	ecbd 8b02 	vpop	{d8}
 800ea64:	6004      	str	r4, [r0, #0]
 800ea66:	bd10      	pop	{r4, pc}

0800ea68 <xflow>:
 800ea68:	4603      	mov	r3, r0
 800ea6a:	b507      	push	{r0, r1, r2, lr}
 800ea6c:	ec51 0b10 	vmov	r0, r1, d0
 800ea70:	b183      	cbz	r3, 800ea94 <xflow+0x2c>
 800ea72:	4602      	mov	r2, r0
 800ea74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ea78:	e9cd 2300 	strd	r2, r3, [sp]
 800ea7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea80:	f7f1 fdba 	bl	80005f8 <__aeabi_dmul>
 800ea84:	ec41 0b10 	vmov	d0, r0, r1
 800ea88:	2022      	movs	r0, #34	@ 0x22
 800ea8a:	b003      	add	sp, #12
 800ea8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea90:	f7ff bfd8 	b.w	800ea44 <with_errno>
 800ea94:	4602      	mov	r2, r0
 800ea96:	460b      	mov	r3, r1
 800ea98:	e7ee      	b.n	800ea78 <xflow+0x10>
 800ea9a:	0000      	movs	r0, r0
 800ea9c:	0000      	movs	r0, r0
	...

0800eaa0 <__math_uflow>:
 800eaa0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800eaa8 <__math_uflow+0x8>
 800eaa4:	f7ff bfe0 	b.w	800ea68 <xflow>
 800eaa8:	00000000 	.word	0x00000000
 800eaac:	10000000 	.word	0x10000000

0800eab0 <__math_oflow>:
 800eab0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800eab8 <__math_oflow+0x8>
 800eab4:	f7ff bfd8 	b.w	800ea68 <xflow>
 800eab8:	00000000 	.word	0x00000000
 800eabc:	70000000 	.word	0x70000000

0800eac0 <__ieee754_sqrt>:
 800eac0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eac4:	4a66      	ldr	r2, [pc, #408]	@ (800ec60 <__ieee754_sqrt+0x1a0>)
 800eac6:	ec55 4b10 	vmov	r4, r5, d0
 800eaca:	43aa      	bics	r2, r5
 800eacc:	462b      	mov	r3, r5
 800eace:	4621      	mov	r1, r4
 800ead0:	d110      	bne.n	800eaf4 <__ieee754_sqrt+0x34>
 800ead2:	4622      	mov	r2, r4
 800ead4:	4620      	mov	r0, r4
 800ead6:	4629      	mov	r1, r5
 800ead8:	f7f1 fd8e 	bl	80005f8 <__aeabi_dmul>
 800eadc:	4602      	mov	r2, r0
 800eade:	460b      	mov	r3, r1
 800eae0:	4620      	mov	r0, r4
 800eae2:	4629      	mov	r1, r5
 800eae4:	f7f1 fbd2 	bl	800028c <__adddf3>
 800eae8:	4604      	mov	r4, r0
 800eaea:	460d      	mov	r5, r1
 800eaec:	ec45 4b10 	vmov	d0, r4, r5
 800eaf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf4:	2d00      	cmp	r5, #0
 800eaf6:	dc0e      	bgt.n	800eb16 <__ieee754_sqrt+0x56>
 800eaf8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800eafc:	4322      	orrs	r2, r4
 800eafe:	d0f5      	beq.n	800eaec <__ieee754_sqrt+0x2c>
 800eb00:	b19d      	cbz	r5, 800eb2a <__ieee754_sqrt+0x6a>
 800eb02:	4622      	mov	r2, r4
 800eb04:	4620      	mov	r0, r4
 800eb06:	4629      	mov	r1, r5
 800eb08:	f7f1 fbbe 	bl	8000288 <__aeabi_dsub>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	460b      	mov	r3, r1
 800eb10:	f7f1 fe9c 	bl	800084c <__aeabi_ddiv>
 800eb14:	e7e8      	b.n	800eae8 <__ieee754_sqrt+0x28>
 800eb16:	152a      	asrs	r2, r5, #20
 800eb18:	d115      	bne.n	800eb46 <__ieee754_sqrt+0x86>
 800eb1a:	2000      	movs	r0, #0
 800eb1c:	e009      	b.n	800eb32 <__ieee754_sqrt+0x72>
 800eb1e:	0acb      	lsrs	r3, r1, #11
 800eb20:	3a15      	subs	r2, #21
 800eb22:	0549      	lsls	r1, r1, #21
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d0fa      	beq.n	800eb1e <__ieee754_sqrt+0x5e>
 800eb28:	e7f7      	b.n	800eb1a <__ieee754_sqrt+0x5a>
 800eb2a:	462a      	mov	r2, r5
 800eb2c:	e7fa      	b.n	800eb24 <__ieee754_sqrt+0x64>
 800eb2e:	005b      	lsls	r3, r3, #1
 800eb30:	3001      	adds	r0, #1
 800eb32:	02dc      	lsls	r4, r3, #11
 800eb34:	d5fb      	bpl.n	800eb2e <__ieee754_sqrt+0x6e>
 800eb36:	1e44      	subs	r4, r0, #1
 800eb38:	1b12      	subs	r2, r2, r4
 800eb3a:	f1c0 0420 	rsb	r4, r0, #32
 800eb3e:	fa21 f404 	lsr.w	r4, r1, r4
 800eb42:	4323      	orrs	r3, r4
 800eb44:	4081      	lsls	r1, r0
 800eb46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb4a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800eb4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb52:	07d2      	lsls	r2, r2, #31
 800eb54:	bf5c      	itt	pl
 800eb56:	005b      	lslpl	r3, r3, #1
 800eb58:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800eb5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800eb60:	bf58      	it	pl
 800eb62:	0049      	lslpl	r1, r1, #1
 800eb64:	2600      	movs	r6, #0
 800eb66:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800eb6a:	107f      	asrs	r7, r7, #1
 800eb6c:	0049      	lsls	r1, r1, #1
 800eb6e:	2016      	movs	r0, #22
 800eb70:	4632      	mov	r2, r6
 800eb72:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800eb76:	1915      	adds	r5, r2, r4
 800eb78:	429d      	cmp	r5, r3
 800eb7a:	bfde      	ittt	le
 800eb7c:	192a      	addle	r2, r5, r4
 800eb7e:	1b5b      	suble	r3, r3, r5
 800eb80:	1936      	addle	r6, r6, r4
 800eb82:	0fcd      	lsrs	r5, r1, #31
 800eb84:	3801      	subs	r0, #1
 800eb86:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800eb8a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800eb8e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800eb92:	d1f0      	bne.n	800eb76 <__ieee754_sqrt+0xb6>
 800eb94:	4605      	mov	r5, r0
 800eb96:	2420      	movs	r4, #32
 800eb98:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800eb9c:	4293      	cmp	r3, r2
 800eb9e:	eb0c 0e00 	add.w	lr, ip, r0
 800eba2:	dc02      	bgt.n	800ebaa <__ieee754_sqrt+0xea>
 800eba4:	d113      	bne.n	800ebce <__ieee754_sqrt+0x10e>
 800eba6:	458e      	cmp	lr, r1
 800eba8:	d811      	bhi.n	800ebce <__ieee754_sqrt+0x10e>
 800ebaa:	f1be 0f00 	cmp.w	lr, #0
 800ebae:	eb0e 000c 	add.w	r0, lr, ip
 800ebb2:	da3f      	bge.n	800ec34 <__ieee754_sqrt+0x174>
 800ebb4:	2800      	cmp	r0, #0
 800ebb6:	db3d      	blt.n	800ec34 <__ieee754_sqrt+0x174>
 800ebb8:	f102 0801 	add.w	r8, r2, #1
 800ebbc:	1a9b      	subs	r3, r3, r2
 800ebbe:	458e      	cmp	lr, r1
 800ebc0:	bf88      	it	hi
 800ebc2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ebc6:	eba1 010e 	sub.w	r1, r1, lr
 800ebca:	4465      	add	r5, ip
 800ebcc:	4642      	mov	r2, r8
 800ebce:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800ebd2:	3c01      	subs	r4, #1
 800ebd4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ebd8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ebdc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ebe0:	d1dc      	bne.n	800eb9c <__ieee754_sqrt+0xdc>
 800ebe2:	4319      	orrs	r1, r3
 800ebe4:	d01b      	beq.n	800ec1e <__ieee754_sqrt+0x15e>
 800ebe6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800ec64 <__ieee754_sqrt+0x1a4>
 800ebea:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800ec68 <__ieee754_sqrt+0x1a8>
 800ebee:	e9da 0100 	ldrd	r0, r1, [sl]
 800ebf2:	e9db 2300 	ldrd	r2, r3, [fp]
 800ebf6:	f7f1 fb47 	bl	8000288 <__aeabi_dsub>
 800ebfa:	e9da 8900 	ldrd	r8, r9, [sl]
 800ebfe:	4602      	mov	r2, r0
 800ec00:	460b      	mov	r3, r1
 800ec02:	4640      	mov	r0, r8
 800ec04:	4649      	mov	r1, r9
 800ec06:	f7f1 ff73 	bl	8000af0 <__aeabi_dcmple>
 800ec0a:	b140      	cbz	r0, 800ec1e <__ieee754_sqrt+0x15e>
 800ec0c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800ec10:	e9da 0100 	ldrd	r0, r1, [sl]
 800ec14:	e9db 2300 	ldrd	r2, r3, [fp]
 800ec18:	d10e      	bne.n	800ec38 <__ieee754_sqrt+0x178>
 800ec1a:	3601      	adds	r6, #1
 800ec1c:	4625      	mov	r5, r4
 800ec1e:	1073      	asrs	r3, r6, #1
 800ec20:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800ec24:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800ec28:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800ec2c:	086b      	lsrs	r3, r5, #1
 800ec2e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800ec32:	e759      	b.n	800eae8 <__ieee754_sqrt+0x28>
 800ec34:	4690      	mov	r8, r2
 800ec36:	e7c1      	b.n	800ebbc <__ieee754_sqrt+0xfc>
 800ec38:	f7f1 fb28 	bl	800028c <__adddf3>
 800ec3c:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec40:	4602      	mov	r2, r0
 800ec42:	460b      	mov	r3, r1
 800ec44:	4640      	mov	r0, r8
 800ec46:	4649      	mov	r1, r9
 800ec48:	f7f1 ff48 	bl	8000adc <__aeabi_dcmplt>
 800ec4c:	b120      	cbz	r0, 800ec58 <__ieee754_sqrt+0x198>
 800ec4e:	1cab      	adds	r3, r5, #2
 800ec50:	bf08      	it	eq
 800ec52:	3601      	addeq	r6, #1
 800ec54:	3502      	adds	r5, #2
 800ec56:	e7e2      	b.n	800ec1e <__ieee754_sqrt+0x15e>
 800ec58:	1c6b      	adds	r3, r5, #1
 800ec5a:	f023 0501 	bic.w	r5, r3, #1
 800ec5e:	e7de      	b.n	800ec1e <__ieee754_sqrt+0x15e>
 800ec60:	7ff00000 	.word	0x7ff00000
 800ec64:	0800faf8 	.word	0x0800faf8
 800ec68:	0800faf0 	.word	0x0800faf0
 800ec6c:	00000000 	.word	0x00000000

0800ec70 <__ieee754_log>:
 800ec70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec74:	ec51 0b10 	vmov	r0, r1, d0
 800ec78:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800ec7c:	b087      	sub	sp, #28
 800ec7e:	460d      	mov	r5, r1
 800ec80:	da26      	bge.n	800ecd0 <__ieee754_log+0x60>
 800ec82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ec86:	4303      	orrs	r3, r0
 800ec88:	4602      	mov	r2, r0
 800ec8a:	d10a      	bne.n	800eca2 <__ieee754_log+0x32>
 800ec8c:	49ce      	ldr	r1, [pc, #824]	@ (800efc8 <__ieee754_log+0x358>)
 800ec8e:	2200      	movs	r2, #0
 800ec90:	2300      	movs	r3, #0
 800ec92:	2000      	movs	r0, #0
 800ec94:	f7f1 fdda 	bl	800084c <__aeabi_ddiv>
 800ec98:	ec41 0b10 	vmov	d0, r0, r1
 800ec9c:	b007      	add	sp, #28
 800ec9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca2:	2900      	cmp	r1, #0
 800eca4:	da05      	bge.n	800ecb2 <__ieee754_log+0x42>
 800eca6:	460b      	mov	r3, r1
 800eca8:	f7f1 faee 	bl	8000288 <__aeabi_dsub>
 800ecac:	2200      	movs	r2, #0
 800ecae:	2300      	movs	r3, #0
 800ecb0:	e7f0      	b.n	800ec94 <__ieee754_log+0x24>
 800ecb2:	4bc6      	ldr	r3, [pc, #792]	@ (800efcc <__ieee754_log+0x35c>)
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	f7f1 fc9f 	bl	80005f8 <__aeabi_dmul>
 800ecba:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800ecbe:	460d      	mov	r5, r1
 800ecc0:	4ac3      	ldr	r2, [pc, #780]	@ (800efd0 <__ieee754_log+0x360>)
 800ecc2:	4295      	cmp	r5, r2
 800ecc4:	dd06      	ble.n	800ecd4 <__ieee754_log+0x64>
 800ecc6:	4602      	mov	r2, r0
 800ecc8:	460b      	mov	r3, r1
 800ecca:	f7f1 fadf 	bl	800028c <__adddf3>
 800ecce:	e7e3      	b.n	800ec98 <__ieee754_log+0x28>
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	e7f5      	b.n	800ecc0 <__ieee754_log+0x50>
 800ecd4:	152c      	asrs	r4, r5, #20
 800ecd6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800ecda:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ecde:	441c      	add	r4, r3
 800ece0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800ece4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800ece8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ecec:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800ecf0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800ecf4:	ea42 0105 	orr.w	r1, r2, r5
 800ecf8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	4bb5      	ldr	r3, [pc, #724]	@ (800efd4 <__ieee754_log+0x364>)
 800ed00:	f7f1 fac2 	bl	8000288 <__aeabi_dsub>
 800ed04:	1cab      	adds	r3, r5, #2
 800ed06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed0a:	2b02      	cmp	r3, #2
 800ed0c:	4682      	mov	sl, r0
 800ed0e:	468b      	mov	fp, r1
 800ed10:	f04f 0200 	mov.w	r2, #0
 800ed14:	dc53      	bgt.n	800edbe <__ieee754_log+0x14e>
 800ed16:	2300      	movs	r3, #0
 800ed18:	f7f1 fed6 	bl	8000ac8 <__aeabi_dcmpeq>
 800ed1c:	b1d0      	cbz	r0, 800ed54 <__ieee754_log+0xe4>
 800ed1e:	2c00      	cmp	r4, #0
 800ed20:	f000 8120 	beq.w	800ef64 <__ieee754_log+0x2f4>
 800ed24:	4620      	mov	r0, r4
 800ed26:	f7f1 fbfd 	bl	8000524 <__aeabi_i2d>
 800ed2a:	a391      	add	r3, pc, #580	@ (adr r3, 800ef70 <__ieee754_log+0x300>)
 800ed2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed30:	4606      	mov	r6, r0
 800ed32:	460f      	mov	r7, r1
 800ed34:	f7f1 fc60 	bl	80005f8 <__aeabi_dmul>
 800ed38:	a38f      	add	r3, pc, #572	@ (adr r3, 800ef78 <__ieee754_log+0x308>)
 800ed3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed3e:	4604      	mov	r4, r0
 800ed40:	460d      	mov	r5, r1
 800ed42:	4630      	mov	r0, r6
 800ed44:	4639      	mov	r1, r7
 800ed46:	f7f1 fc57 	bl	80005f8 <__aeabi_dmul>
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	460b      	mov	r3, r1
 800ed4e:	4620      	mov	r0, r4
 800ed50:	4629      	mov	r1, r5
 800ed52:	e7ba      	b.n	800ecca <__ieee754_log+0x5a>
 800ed54:	a38a      	add	r3, pc, #552	@ (adr r3, 800ef80 <__ieee754_log+0x310>)
 800ed56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed5a:	4650      	mov	r0, sl
 800ed5c:	4659      	mov	r1, fp
 800ed5e:	f7f1 fc4b 	bl	80005f8 <__aeabi_dmul>
 800ed62:	4602      	mov	r2, r0
 800ed64:	460b      	mov	r3, r1
 800ed66:	2000      	movs	r0, #0
 800ed68:	499b      	ldr	r1, [pc, #620]	@ (800efd8 <__ieee754_log+0x368>)
 800ed6a:	f7f1 fa8d 	bl	8000288 <__aeabi_dsub>
 800ed6e:	4652      	mov	r2, sl
 800ed70:	4606      	mov	r6, r0
 800ed72:	460f      	mov	r7, r1
 800ed74:	465b      	mov	r3, fp
 800ed76:	4650      	mov	r0, sl
 800ed78:	4659      	mov	r1, fp
 800ed7a:	f7f1 fc3d 	bl	80005f8 <__aeabi_dmul>
 800ed7e:	4602      	mov	r2, r0
 800ed80:	460b      	mov	r3, r1
 800ed82:	4630      	mov	r0, r6
 800ed84:	4639      	mov	r1, r7
 800ed86:	f7f1 fc37 	bl	80005f8 <__aeabi_dmul>
 800ed8a:	4606      	mov	r6, r0
 800ed8c:	460f      	mov	r7, r1
 800ed8e:	b914      	cbnz	r4, 800ed96 <__ieee754_log+0x126>
 800ed90:	4632      	mov	r2, r6
 800ed92:	463b      	mov	r3, r7
 800ed94:	e0a0      	b.n	800eed8 <__ieee754_log+0x268>
 800ed96:	4620      	mov	r0, r4
 800ed98:	f7f1 fbc4 	bl	8000524 <__aeabi_i2d>
 800ed9c:	a374      	add	r3, pc, #464	@ (adr r3, 800ef70 <__ieee754_log+0x300>)
 800ed9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eda2:	4680      	mov	r8, r0
 800eda4:	4689      	mov	r9, r1
 800eda6:	f7f1 fc27 	bl	80005f8 <__aeabi_dmul>
 800edaa:	a373      	add	r3, pc, #460	@ (adr r3, 800ef78 <__ieee754_log+0x308>)
 800edac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb0:	4604      	mov	r4, r0
 800edb2:	460d      	mov	r5, r1
 800edb4:	4640      	mov	r0, r8
 800edb6:	4649      	mov	r1, r9
 800edb8:	f7f1 fc1e 	bl	80005f8 <__aeabi_dmul>
 800edbc:	e0a5      	b.n	800ef0a <__ieee754_log+0x29a>
 800edbe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800edc2:	f7f1 fa63 	bl	800028c <__adddf3>
 800edc6:	4602      	mov	r2, r0
 800edc8:	460b      	mov	r3, r1
 800edca:	4650      	mov	r0, sl
 800edcc:	4659      	mov	r1, fp
 800edce:	f7f1 fd3d 	bl	800084c <__aeabi_ddiv>
 800edd2:	e9cd 0100 	strd	r0, r1, [sp]
 800edd6:	4620      	mov	r0, r4
 800edd8:	f7f1 fba4 	bl	8000524 <__aeabi_i2d>
 800eddc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ede0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ede4:	4610      	mov	r0, r2
 800ede6:	4619      	mov	r1, r3
 800ede8:	f7f1 fc06 	bl	80005f8 <__aeabi_dmul>
 800edec:	4602      	mov	r2, r0
 800edee:	460b      	mov	r3, r1
 800edf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800edf4:	f7f1 fc00 	bl	80005f8 <__aeabi_dmul>
 800edf8:	a363      	add	r3, pc, #396	@ (adr r3, 800ef88 <__ieee754_log+0x318>)
 800edfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edfe:	4680      	mov	r8, r0
 800ee00:	4689      	mov	r9, r1
 800ee02:	f7f1 fbf9 	bl	80005f8 <__aeabi_dmul>
 800ee06:	a362      	add	r3, pc, #392	@ (adr r3, 800ef90 <__ieee754_log+0x320>)
 800ee08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee0c:	f7f1 fa3e 	bl	800028c <__adddf3>
 800ee10:	4642      	mov	r2, r8
 800ee12:	464b      	mov	r3, r9
 800ee14:	f7f1 fbf0 	bl	80005f8 <__aeabi_dmul>
 800ee18:	a35f      	add	r3, pc, #380	@ (adr r3, 800ef98 <__ieee754_log+0x328>)
 800ee1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee1e:	f7f1 fa35 	bl	800028c <__adddf3>
 800ee22:	4642      	mov	r2, r8
 800ee24:	464b      	mov	r3, r9
 800ee26:	f7f1 fbe7 	bl	80005f8 <__aeabi_dmul>
 800ee2a:	a35d      	add	r3, pc, #372	@ (adr r3, 800efa0 <__ieee754_log+0x330>)
 800ee2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee30:	f7f1 fa2c 	bl	800028c <__adddf3>
 800ee34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee38:	f7f1 fbde 	bl	80005f8 <__aeabi_dmul>
 800ee3c:	a35a      	add	r3, pc, #360	@ (adr r3, 800efa8 <__ieee754_log+0x338>)
 800ee3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee46:	4640      	mov	r0, r8
 800ee48:	4649      	mov	r1, r9
 800ee4a:	f7f1 fbd5 	bl	80005f8 <__aeabi_dmul>
 800ee4e:	a358      	add	r3, pc, #352	@ (adr r3, 800efb0 <__ieee754_log+0x340>)
 800ee50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee54:	f7f1 fa1a 	bl	800028c <__adddf3>
 800ee58:	4642      	mov	r2, r8
 800ee5a:	464b      	mov	r3, r9
 800ee5c:	f7f1 fbcc 	bl	80005f8 <__aeabi_dmul>
 800ee60:	a355      	add	r3, pc, #340	@ (adr r3, 800efb8 <__ieee754_log+0x348>)
 800ee62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee66:	f7f1 fa11 	bl	800028c <__adddf3>
 800ee6a:	4642      	mov	r2, r8
 800ee6c:	464b      	mov	r3, r9
 800ee6e:	f7f1 fbc3 	bl	80005f8 <__aeabi_dmul>
 800ee72:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800ee76:	4602      	mov	r2, r0
 800ee78:	460b      	mov	r3, r1
 800ee7a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800ee7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee82:	f7f1 fa03 	bl	800028c <__adddf3>
 800ee86:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800ee8a:	3551      	adds	r5, #81	@ 0x51
 800ee8c:	4335      	orrs	r5, r6
 800ee8e:	2d00      	cmp	r5, #0
 800ee90:	4680      	mov	r8, r0
 800ee92:	4689      	mov	r9, r1
 800ee94:	dd48      	ble.n	800ef28 <__ieee754_log+0x2b8>
 800ee96:	4b50      	ldr	r3, [pc, #320]	@ (800efd8 <__ieee754_log+0x368>)
 800ee98:	2200      	movs	r2, #0
 800ee9a:	4650      	mov	r0, sl
 800ee9c:	4659      	mov	r1, fp
 800ee9e:	f7f1 fbab 	bl	80005f8 <__aeabi_dmul>
 800eea2:	4652      	mov	r2, sl
 800eea4:	465b      	mov	r3, fp
 800eea6:	f7f1 fba7 	bl	80005f8 <__aeabi_dmul>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	460b      	mov	r3, r1
 800eeae:	4606      	mov	r6, r0
 800eeb0:	460f      	mov	r7, r1
 800eeb2:	4640      	mov	r0, r8
 800eeb4:	4649      	mov	r1, r9
 800eeb6:	f7f1 f9e9 	bl	800028c <__adddf3>
 800eeba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eebe:	f7f1 fb9b 	bl	80005f8 <__aeabi_dmul>
 800eec2:	4680      	mov	r8, r0
 800eec4:	4689      	mov	r9, r1
 800eec6:	b964      	cbnz	r4, 800eee2 <__ieee754_log+0x272>
 800eec8:	4602      	mov	r2, r0
 800eeca:	460b      	mov	r3, r1
 800eecc:	4630      	mov	r0, r6
 800eece:	4639      	mov	r1, r7
 800eed0:	f7f1 f9da 	bl	8000288 <__aeabi_dsub>
 800eed4:	4602      	mov	r2, r0
 800eed6:	460b      	mov	r3, r1
 800eed8:	4650      	mov	r0, sl
 800eeda:	4659      	mov	r1, fp
 800eedc:	f7f1 f9d4 	bl	8000288 <__aeabi_dsub>
 800eee0:	e6da      	b.n	800ec98 <__ieee754_log+0x28>
 800eee2:	a323      	add	r3, pc, #140	@ (adr r3, 800ef70 <__ieee754_log+0x300>)
 800eee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eeec:	f7f1 fb84 	bl	80005f8 <__aeabi_dmul>
 800eef0:	a321      	add	r3, pc, #132	@ (adr r3, 800ef78 <__ieee754_log+0x308>)
 800eef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eef6:	4604      	mov	r4, r0
 800eef8:	460d      	mov	r5, r1
 800eefa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eefe:	f7f1 fb7b 	bl	80005f8 <__aeabi_dmul>
 800ef02:	4642      	mov	r2, r8
 800ef04:	464b      	mov	r3, r9
 800ef06:	f7f1 f9c1 	bl	800028c <__adddf3>
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	460b      	mov	r3, r1
 800ef0e:	4630      	mov	r0, r6
 800ef10:	4639      	mov	r1, r7
 800ef12:	f7f1 f9b9 	bl	8000288 <__aeabi_dsub>
 800ef16:	4652      	mov	r2, sl
 800ef18:	465b      	mov	r3, fp
 800ef1a:	f7f1 f9b5 	bl	8000288 <__aeabi_dsub>
 800ef1e:	4602      	mov	r2, r0
 800ef20:	460b      	mov	r3, r1
 800ef22:	4620      	mov	r0, r4
 800ef24:	4629      	mov	r1, r5
 800ef26:	e7d9      	b.n	800eedc <__ieee754_log+0x26c>
 800ef28:	4602      	mov	r2, r0
 800ef2a:	460b      	mov	r3, r1
 800ef2c:	4650      	mov	r0, sl
 800ef2e:	4659      	mov	r1, fp
 800ef30:	f7f1 f9aa 	bl	8000288 <__aeabi_dsub>
 800ef34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef38:	f7f1 fb5e 	bl	80005f8 <__aeabi_dmul>
 800ef3c:	4606      	mov	r6, r0
 800ef3e:	460f      	mov	r7, r1
 800ef40:	2c00      	cmp	r4, #0
 800ef42:	f43f af25 	beq.w	800ed90 <__ieee754_log+0x120>
 800ef46:	a30a      	add	r3, pc, #40	@ (adr r3, 800ef70 <__ieee754_log+0x300>)
 800ef48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef50:	f7f1 fb52 	bl	80005f8 <__aeabi_dmul>
 800ef54:	a308      	add	r3, pc, #32	@ (adr r3, 800ef78 <__ieee754_log+0x308>)
 800ef56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5a:	4604      	mov	r4, r0
 800ef5c:	460d      	mov	r5, r1
 800ef5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef62:	e729      	b.n	800edb8 <__ieee754_log+0x148>
 800ef64:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800efc0 <__ieee754_log+0x350>
 800ef68:	e698      	b.n	800ec9c <__ieee754_log+0x2c>
 800ef6a:	bf00      	nop
 800ef6c:	f3af 8000 	nop.w
 800ef70:	fee00000 	.word	0xfee00000
 800ef74:	3fe62e42 	.word	0x3fe62e42
 800ef78:	35793c76 	.word	0x35793c76
 800ef7c:	3dea39ef 	.word	0x3dea39ef
 800ef80:	55555555 	.word	0x55555555
 800ef84:	3fd55555 	.word	0x3fd55555
 800ef88:	df3e5244 	.word	0xdf3e5244
 800ef8c:	3fc2f112 	.word	0x3fc2f112
 800ef90:	96cb03de 	.word	0x96cb03de
 800ef94:	3fc74664 	.word	0x3fc74664
 800ef98:	94229359 	.word	0x94229359
 800ef9c:	3fd24924 	.word	0x3fd24924
 800efa0:	55555593 	.word	0x55555593
 800efa4:	3fe55555 	.word	0x3fe55555
 800efa8:	d078c69f 	.word	0xd078c69f
 800efac:	3fc39a09 	.word	0x3fc39a09
 800efb0:	1d8e78af 	.word	0x1d8e78af
 800efb4:	3fcc71c5 	.word	0x3fcc71c5
 800efb8:	9997fa04 	.word	0x9997fa04
 800efbc:	3fd99999 	.word	0x3fd99999
	...
 800efc8:	c3500000 	.word	0xc3500000
 800efcc:	43500000 	.word	0x43500000
 800efd0:	7fefffff 	.word	0x7fefffff
 800efd4:	3ff00000 	.word	0x3ff00000
 800efd8:	3fe00000 	.word	0x3fe00000

0800efdc <_init>:
 800efdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efde:	bf00      	nop
 800efe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efe2:	bc08      	pop	{r3}
 800efe4:	469e      	mov	lr, r3
 800efe6:	4770      	bx	lr

0800efe8 <_fini>:
 800efe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efea:	bf00      	nop
 800efec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efee:	bc08      	pop	{r3}
 800eff0:	469e      	mov	lr, r3
 800eff2:	4770      	bx	lr
