# Single-Cycle Processor  

This repository contains my single-cycle processor design, implemented in Verilog.  
It includes 9 modules and is tested using QuestaSim for functional verification.  
