;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/21/2016 11:45:00 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x28310000  	10289
0x0008	0x27B90000  	10169
0x000C	0x27B90000  	10169
0x0010	0x27B90000  	10169
0x0014	0x27B90000  	10169
0x0018	0x27B90000  	10169
0x001C	0x27B90000  	10169
0x0020	0x27B90000  	10169
0x0024	0x27B90000  	10169
0x0028	0x27B90000  	10169
0x002C	0x27B90000  	10169
0x0030	0x27B90000  	10169
0x0034	0x27B90000  	10169
0x0038	0x27B90000  	10169
0x003C	0x27B90000  	10169
0x0040	0x27B90000  	10169
0x0044	0x27B90000  	10169
0x0048	0x27B90000  	10169
0x004C	0x27B90000  	10169
0x0050	0x27B90000  	10169
0x0054	0x27B90000  	10169
0x0058	0x27B90000  	10169
0x005C	0x27B90000  	10169
0x0060	0x27B90000  	10169
0x0064	0x27B90000  	10169
0x0068	0x27B90000  	10169
0x006C	0x27B90000  	10169
0x0070	0x27B90000  	10169
0x0074	0x27B90000  	10169
0x0078	0x27B90000  	10169
0x007C	0x27B90000  	10169
0x0080	0x27B90000  	10169
0x0084	0x27B90000  	10169
0x0088	0x27B90000  	10169
0x008C	0x27B90000  	10169
0x0090	0x27B90000  	10169
0x0094	0x27B90000  	10169
0x0098	0x27B90000  	10169
0x009C	0x27B90000  	10169
0x00A0	0x27B90000  	10169
0x00A4	0x27B90000  	10169
0x00A8	0x27B90000  	10169
0x00AC	0x27B90000  	10169
0x00B0	0x27C10000  	10177
0x00B4	0x27B90000  	10169
0x00B8	0x27B90000  	10169
0x00BC	0x27B90000  	10169
0x00C0	0x27B90000  	10169
0x00C4	0x27B90000  	10169
0x00C8	0x27B90000  	10169
0x00CC	0x27B90000  	10169
0x00D0	0x27B90000  	10169
0x00D4	0x27B90000  	10169
0x00D8	0x27B90000  	10169
0x00DC	0x27B90000  	10169
0x00E0	0x27B90000  	10169
0x00E4	0x27B90000  	10169
0x00E8	0x27B90000  	10169
0x00EC	0x27B90000  	10169
0x00F0	0x27B90000  	10169
0x00F4	0x27B90000  	10169
0x00F8	0x27B90000  	10169
0x00FC	0x27B90000  	10169
0x0100	0x27B90000  	10169
0x0104	0x27B90000  	10169
0x0108	0x27B90000  	10169
0x010C	0x27B90000  	10169
0x0110	0x27B90000  	10169
0x0114	0x27B90000  	10169
0x0118	0x27B90000  	10169
0x011C	0x27B90000  	10169
0x0120	0x27B90000  	10169
0x0124	0x27B90000  	10169
0x0128	0x27B90000  	10169
0x012C	0x27B90000  	10169
0x0130	0x27B90000  	10169
0x0134	0x27B90000  	10169
0x0138	0x27B90000  	10169
0x013C	0x27B90000  	10169
0x0140	0x27B90000  	10169
0x0144	0x27B90000  	10169
0x0148	0x27B90000  	10169
0x014C	0x27B90000  	10169
0x0150	0x27B90000  	10169
0x0154	0x27B90000  	10169
0x0158	0x27B90000  	10169
0x015C	0x27B90000  	10169
0x0160	0x27B90000  	10169
0x0164	0x27B90000  	10169
0x0168	0x27B90000  	10169
0x016C	0x27B90000  	10169
0x0170	0x27B90000  	10169
0x0174	0x27B90000  	10169
0x0178	0x27B90000  	10169
0x017C	0x27B90000  	10169
0x0180	0x27B90000  	10169
0x0184	0x27B90000  	10169
; end of ____SysVT
_main:
;ekg_firmware.c, 22 :: 		void main()
0x2830	0xB088    SUB	SP, SP, #32
0x2832	0xF000F8C3  BL	10684
0x2836	0xF7FFFFE3  BL	10240
0x283A	0xF000FBB1  BL	12192
0x283E	0xF000FA6D  BL	11548
0x2842	0xF000FB51  BL	12008
;ekg_firmware.c, 24 :: 		uint16_t adc_read = 0;
;ekg_firmware.c, 26 :: 		uint32_t i = 0;
;ekg_firmware.c, 30 :: 		temp_adc_read = temp_timer_read = 0;
0x2846	0xF04F0000  MOV	R0, #0
0x284A	0xEE000A10  VMOV	S0, R0
0x284E	0x484D    LDR	R0, [PC, #308]
0x2850	0xED000A00  VSTR.32	S0, [R0, #0]
0x2854	0xF04F0100  MOV	R1, #0
0x2858	0x484B    LDR	R0, [PC, #300]
0x285A	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 32 :: 		GPIO_Analog_Input( &GPIOA_BASE, _GPIO_PINMASK_4 );        // PA4 is analog input
0x285C	0xF2400110  MOVW	R1, #16
0x2860	0x484A    LDR	R0, [PC, #296]
0x2862	0xF7FFFDB3  BL	_GPIO_Analog_Input+0
;ekg_firmware.c, 33 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_10 );     // PD10 is input for button
0x2866	0xF2404100  MOVW	R1, #1024
0x286A	0x4849    LDR	R0, [PC, #292]
0x286C	0xF7FFFDA2  BL	_GPIO_Digital_Input+0
;ekg_firmware.c, 35 :: 		UART1_Init(57600);
0x2870	0xF24E1000  MOVW	R0, #57600
0x2874	0xF7FFFDC0  BL	_UART1_Init+0
;ekg_firmware.c, 37 :: 		delay_ms(500);
0x2878	0xF64017D3  MOVW	R7, #2515
0x287C	0xF2C01764  MOVT	R7, #356
L_main0:
0x2880	0x1E7F    SUBS	R7, R7, #1
0x2882	0xD1FD    BNE	L_main0
0x2884	0xBF00    NOP
0x2886	0xBF00    NOP
0x2888	0xBF00    NOP
0x288A	0xBF00    NOP
0x288C	0xBF00    NOP
0x288E	0xBF00    NOP
;ekg_firmware.c, 41 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_4);
0x2890	0xF2400010  MOVW	R0, #16
0x2894	0xF7FFFE9E  BL	_ADC_Set_Input_Channel+0
;ekg_firmware.c, 42 :: 		ADC1_Init();
0x2898	0xF7FFFE10  BL	_ADC1_Init+0
;ekg_firmware.c, 43 :: 		Delay_ms(100);
0x289C	0xF2435729  MOVW	R7, #13609
0x28A0	0xF2C00747  MOVT	R7, #71
0x28A4	0xBF00    NOP
0x28A6	0xBF00    NOP
L_main2:
0x28A8	0x1E7F    SUBS	R7, R7, #1
0x28AA	0xD1FD    BNE	L_main2
0x28AC	0xBF00    NOP
0x28AE	0xBF00    NOP
;ekg_firmware.c, 45 :: 		while(1)
L_main4:
;ekg_firmware.c, 47 :: 		if (Button(&GPIOD_IDR, 10, 10, 1))                 // if button on PD10 is pressed, interrupts are activated and the measuring begins
0x28B0	0x2301    MOVS	R3, #1
0x28B2	0x220A    MOVS	R2, #10
0x28B4	0x210A    MOVS	R1, #10
0x28B6	0x4837    LDR	R0, [PC, #220]
0x28B8	0xF7FFFE42  BL	_Button+0
0x28BC	0xB190    CBZ	R0, L_main6
;ekg_firmware.c, 49 :: 		Uart1_Write_Text("START\r\n");
0x28BE	0x4836    LDR	R0, [PC, #216]
0x28C0	0xF7FFFDEE  BL	_UART1_Write_Text+0
;ekg_firmware.c, 50 :: 		InitTimer2();
0x28C4	0xF7FFFDC2  BL	_InitTimer2+0
;ekg_firmware.c, 51 :: 		EnableInterrupts();
0x28C8	0xF7FFFDB0  BL	_EnableInterrupts+0
;ekg_firmware.c, 52 :: 		delay_ms(500);
0x28CC	0xF64017D3  MOVW	R7, #2515
0x28D0	0xF2C01764  MOVT	R7, #356
0x28D4	0xBF00    NOP
0x28D6	0xBF00    NOP
L_main7:
0x28D8	0x1E7F    SUBS	R7, R7, #1
0x28DA	0xD1FD    BNE	L_main7
0x28DC	0xBF00    NOP
0x28DE	0xBF00    NOP
0x28E0	0xBF00    NOP
0x28E2	0xBF00    NOP
;ekg_firmware.c, 53 :: 		}
L_main6:
;ekg_firmware.c, 56 :: 		if (read_flag == true)                           // every 3.9ms, measure data, measure time, and send them to the PC
0x28E4	0x482D    LDR	R0, [PC, #180]
0x28E6	0x7800    LDRB	R0, [R0, #0]
0x28E8	0x2801    CMP	R0, #1
0x28EA	0xD13F    BNE	L_main9
;ekg_firmware.c, 58 :: 		DisableInterrupts();
0x28EC	0xF7FFFDA6  BL	_DisableInterrupts+0
;ekg_firmware.c, 59 :: 		temp_adc_read = ADC1_Get_Sample(4);
0x28F0	0x2004    MOVS	R0, #4
0x28F2	0xF7FFFDFD  BL	_ADC1_Get_Sample+0
0x28F6	0x4A24    LDR	R2, [PC, #144]
0x28F8	0x6010    STR	R0, [R2, #0]
;ekg_firmware.c, 60 :: 		temp_timer_read = interrupt_ctr*3.9;
0x28FA	0x4829    LDR	R0, [PC, #164]
0x28FC	0xED100A00  VLDR.32	S0, [R0, #0]
0x2900	0xEEF80A40  VCVT.F32.U32	S1, S0
0x2904	0x4827    LDR	R0, [PC, #156]
0x2906	0xEE000A10  VMOV	S0, R0
0x290A	0xEE200A80  VMUL.F32	S0, S1, S0
0x290E	0x481D    LDR	R0, [PC, #116]
0x2910	0xED000A00  VSTR.32	S0, [R0, #0]
;ekg_firmware.c, 61 :: 		inttostr(temp_adc_read, final_string);
0x2914	0xF10D010A  ADD	R1, SP, #10
0x2918	0x4610    MOV	R0, R2
0x291A	0x6800    LDR	R0, [R0, #0]
0x291C	0xF7FFFF14  BL	_IntToStr+0
;ekg_firmware.c, 62 :: 		sprintf(timer_read_string,"%.2f", temp_timer_read);
0x2920	0x4818    LDR	R0, [PC, #96]
0x2922	0xED100A00  VLDR.32	S0, [R0, #0]
0x2926	0x4920    LDR	R1, [PC, #128]
0x2928	0xA800    ADD	R0, SP, #0
0x292A	0xED2D0A01  VPUSH	(S0)
0x292E	0xB402    PUSH	(R1)
0x2930	0xB401    PUSH	(R0)
0x2932	0xF7FFFDEB  BL	_sprintf+0
0x2936	0xB003    ADD	SP, SP, #12
;ekg_firmware.c, 63 :: 		strcat(final_string, ",");
0x2938	0x491C    LDR	R1, [PC, #112]
0x293A	0xF10D000A  ADD	R0, SP, #10
0x293E	0xF7FFFE35  BL	_strcat+0
;ekg_firmware.c, 64 :: 		strcat(final_string, timer_read_string);
0x2942	0xA900    ADD	R1, SP, #0
0x2944	0xF10D000A  ADD	R0, SP, #10
0x2948	0xF7FFFE30  BL	_strcat+0
;ekg_firmware.c, 65 :: 		ltrim(final_string);
0x294C	0xF10D000A  ADD	R0, SP, #10
0x2950	0xF7FFFCD0  BL	_Ltrim+0
;ekg_firmware.c, 66 :: 		Uart_Write_Text(final_string);
0x2954	0xF10D000A  ADD	R0, SP, #10
0x2958	0xF7FFFCB0  BL	_UART_Write_Text+0
;ekg_firmware.c, 67 :: 		Uart_Write_Text("\r\n");
0x295C	0x4814    LDR	R0, [PC, #80]
0x295E	0xF7FFFCAD  BL	_UART_Write_Text+0
;ekg_firmware.c, 68 :: 		read_flag = false;
0x2962	0x2100    MOVS	R1, #0
0x2964	0x480D    LDR	R0, [PC, #52]
0x2966	0x7001    STRB	R1, [R0, #0]
;ekg_firmware.c, 69 :: 		EnableInterrupts();
0x2968	0xF7FFFD60  BL	_EnableInterrupts+0
;ekg_firmware.c, 70 :: 		}
L_main9:
;ekg_firmware.c, 72 :: 		if (seconds_counter == 15)           // after 15 seconds of measuring is done, send the END string and finish
0x296C	0x4811    LDR	R0, [PC, #68]
0x296E	0x6800    LDR	R0, [R0, #0]
0x2970	0x280F    CMP	R0, #15
0x2972	0xD105    BNE	L_main10
;ekg_firmware.c, 74 :: 		DisableInterrupts();
0x2974	0xF7FFFD62  BL	_DisableInterrupts+0
;ekg_firmware.c, 76 :: 		Uart1_Write_Text("END\r\n");
0x2978	0x480F    LDR	R0, [PC, #60]
0x297A	0xF7FFFD91  BL	_UART1_Write_Text+0
;ekg_firmware.c, 77 :: 		while(1);
L_main11:
0x297E	0xE7FE    B	L_main11
;ekg_firmware.c, 78 :: 		}
L_main10:
;ekg_firmware.c, 80 :: 		}
0x2980	0xE796    B	L_main4
;ekg_firmware.c, 83 :: 		}
L_end_main:
L__main_end_loop:
0x2982	0xE7FE    B	L__main_end_loop
0x2984	0x003C2000  	_temp_timer_read+0
0x2988	0x00382000  	_temp_adc_read+0
0x298C	0x00004002  	GPIOA_BASE+0
0x2990	0x0C004002  	GPIOD_BASE+0
0x2994	0x0C104002  	GPIOD_IDR+0
0x2998	0x00002000  	?lstr1_ekg_firmware+0
0x299C	0x00082000  	ekg_firmware_read_flag+0
0x29A0	0x000C2000  	ekg_firmware_interrupt_ctr+0
0x29A4	0x999A4079  	#1081711002
0x29A8	0x282A0000  	?lstr_2_ekg_firmware+0
0x29AC	0x00092000  	?lstr3_ekg_firmware+0
0x29B0	0x00102000  	?lstr4_ekg_firmware+0
0x29B4	0x00142000  	ekg_firmware_seconds_counter+0
0x29B8	0x00182000  	?lstr5_ekg_firmware+0
; end of _main
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x23CC	0xB081    SUB	SP, SP, #4
0x23CE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x23D2	0xF04F0201  MOV	R2, #1
0x23D6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x23D8	0xF7FFFE58  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x23DC	0xF8DDE000  LDR	LR, [SP, #0]
0x23E0	0xB001    ADD	SP, SP, #4
0x23E2	0x4770    BX	LR
; end of _GPIO_Analog_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x208C	0xB084    SUB	SP, SP, #16
0x208E	0xF8CDE000  STR	LR, [SP, #0]
0x2092	0xB28D    UXTH	R5, R1
0x2094	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x2096	0x4B86    LDR	R3, [PC, #536]
0x2098	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x209C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x209E	0x4618    MOV	R0, R3
0x20A0	0xF7FEFAF0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x20A4	0xF1B50FFF  CMP	R5, #255
0x20A8	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x20AA	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x20AC	0x4B81    LDR	R3, [PC, #516]
0x20AE	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x20B2	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x20B4	0x4B80    LDR	R3, [PC, #512]
0x20B6	0x429E    CMP	R6, R3
0x20B8	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x20BA	0xF2455355  MOVW	R3, #21845
0x20BE	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x20C2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x20C4	0x1D3D    ADDS	R5, R7, #4
0x20C6	0x682C    LDR	R4, [R5, #0]
0x20C8	0xF06F03FF  MVN	R3, #255
0x20CC	0xEA040303  AND	R3, R4, R3, LSL #0
0x20D0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x20D2	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x20D6	0x682C    LDR	R4, [R5, #0]
0x20D8	0xF64F73FF  MOVW	R3, #65535
0x20DC	0xEA440303  ORR	R3, R4, R3, LSL #0
0x20E0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x20E2	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x20E4	0x2E42    CMP	R6, #66
0x20E6	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x20E8	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x20EA	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x20EC	0xF64F73FF  MOVW	R3, #65535
0x20F0	0x429D    CMP	R5, R3
0x20F2	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x20F4	0x4B70    LDR	R3, [PC, #448]
0x20F6	0x429E    CMP	R6, R3
0x20F8	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x20FA	0xF04F3355  MOV	R3, #1431655765
0x20FE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x2100	0x1D3C    ADDS	R4, R7, #4
0x2102	0x2300    MOVS	R3, #0
0x2104	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x2106	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x210A	0xF04F33FF  MOV	R3, #-1
0x210E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x2110	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2112	0x2E42    CMP	R6, #66
0x2114	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x2116	0x2300    MOVS	R3, #0
0x2118	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x211A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x211C	0xF0060301  AND	R3, R6, #1
0x2120	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x2122	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x2124	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x2126	0xF0060308  AND	R3, R6, #8
0x212A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x212C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x212E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x2130	0xF0060304  AND	R3, R6, #4
0x2134	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x2136	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x2138	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x213A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x213C	0xF4062301  AND	R3, R6, #528384
0x2140	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x2142	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x2144	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x2146	0xF4066300  AND	R3, R6, #2048
0x214A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x214C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x214E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x2150	0xF4066380  AND	R3, R6, #1024
0x2154	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x2156	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x2158	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x215A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x215C	0xF0060320  AND	R3, R6, #32
0x2160	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x2162	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x2164	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x2166	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x2168	0xF4067380  AND	R3, R6, #256
0x216C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x216E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x2170	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x2172	0xF0060380  AND	R3, R6, #128
0x2176	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x2178	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x217A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x217C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x217E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x2182	0x9201    STR	R2, [SP, #4]
0x2184	0xFA1FF985  UXTH	R9, R5
0x2188	0x46B0    MOV	R8, R6
0x218A	0x4606    MOV	R6, R0
0x218C	0x4618    MOV	R0, R3
0x218E	0x460A    MOV	R2, R1
0x2190	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x2192	0xF1BA0F10  CMP	R10, #16
0x2196	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x219A	0xF04F0301  MOV	R3, #1
0x219E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x21A2	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x21A6	0x42A3    CMP	R3, R4
0x21A8	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x21AC	0xEA4F044A  LSL	R4, R10, #1
0x21B0	0xF04F0303  MOV	R3, #3
0x21B4	0x40A3    LSLS	R3, R4
0x21B6	0x43DC    MVN	R4, R3
0x21B8	0x683B    LDR	R3, [R7, #0]
0x21BA	0x4023    ANDS	R3, R4
0x21BC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x21BE	0xEA4F034A  LSL	R3, R10, #1
0x21C2	0xFA06F403  LSL	R4, R6, R3
0x21C6	0x683B    LDR	R3, [R7, #0]
0x21C8	0x4323    ORRS	R3, R4
0x21CA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x21CC	0xF008030C  AND	R3, R8, #12
0x21D0	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x21D2	0xF2070508  ADDW	R5, R7, #8
0x21D6	0xEA4F044A  LSL	R4, R10, #1
0x21DA	0xF04F0303  MOV	R3, #3
0x21DE	0x40A3    LSLS	R3, R4
0x21E0	0x43DC    MVN	R4, R3
0x21E2	0x682B    LDR	R3, [R5, #0]
0x21E4	0x4023    ANDS	R3, R4
0x21E6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x21E8	0xF2070508  ADDW	R5, R7, #8
0x21EC	0xEA4F034A  LSL	R3, R10, #1
0x21F0	0xFA02F403  LSL	R4, R2, R3
0x21F4	0x682B    LDR	R3, [R5, #0]
0x21F6	0x4323    ORRS	R3, R4
0x21F8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x21FA	0x1D3D    ADDS	R5, R7, #4
0x21FC	0xFA1FF48A  UXTH	R4, R10
0x2200	0xF04F0301  MOV	R3, #1
0x2204	0x40A3    LSLS	R3, R4
0x2206	0x43DC    MVN	R4, R3
0x2208	0x682B    LDR	R3, [R5, #0]
0x220A	0x4023    ANDS	R3, R4
0x220C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x220E	0x1D3D    ADDS	R5, R7, #4
0x2210	0xFA1FF48A  UXTH	R4, R10
0x2214	0xB28B    UXTH	R3, R1
0x2216	0xFA03F404  LSL	R4, R3, R4
0x221A	0xB2A4    UXTH	R4, R4
0x221C	0x682B    LDR	R3, [R5, #0]
0x221E	0x4323    ORRS	R3, R4
0x2220	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x2222	0xF207050C  ADDW	R5, R7, #12
0x2226	0xFA1FF38A  UXTH	R3, R10
0x222A	0x005C    LSLS	R4, R3, #1
0x222C	0xB2A4    UXTH	R4, R4
0x222E	0xF04F0303  MOV	R3, #3
0x2232	0x40A3    LSLS	R3, R4
0x2234	0x43DC    MVN	R4, R3
0x2236	0x682B    LDR	R3, [R5, #0]
0x2238	0x4023    ANDS	R3, R4
0x223A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x223C	0xF207050C  ADDW	R5, R7, #12
0x2240	0xEA4F034A  LSL	R3, R10, #1
0x2244	0xFA00F403  LSL	R4, R0, R3
0x2248	0x682B    LDR	R3, [R5, #0]
0x224A	0x4323    ORRS	R3, R4
0x224C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x224E	0xF0080308  AND	R3, R8, #8
0x2252	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x2254	0xF4080370  AND	R3, R8, #15728640
0x2258	0x0D1B    LSRS	R3, R3, #20
0x225A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x225E	0xF1BA0F07  CMP	R10, #7
0x2262	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x2264	0xF2070324  ADDW	R3, R7, #36
0x2268	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x226A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x226E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x2270	0xF2070320  ADDW	R3, R7, #32
0x2274	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x2276	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x2278	0x00AC    LSLS	R4, R5, #2
0x227A	0xF04F030F  MOV	R3, #15
0x227E	0x40A3    LSLS	R3, R4
0x2280	0x43DC    MVN	R4, R3
0x2282	0x9B02    LDR	R3, [SP, #8]
0x2284	0x681B    LDR	R3, [R3, #0]
0x2286	0xEA030404  AND	R4, R3, R4, LSL #0
0x228A	0x9B02    LDR	R3, [SP, #8]
0x228C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x228E	0xF89D400C  LDRB	R4, [SP, #12]
0x2292	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x2294	0x409C    LSLS	R4, R3
0x2296	0x9B02    LDR	R3, [SP, #8]
0x2298	0x681B    LDR	R3, [R3, #0]
0x229A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x229E	0x9B02    LDR	R3, [SP, #8]
0x22A0	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x22A2	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x22A6	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x22A8	0xF8DDE000  LDR	LR, [SP, #0]
0x22AC	0xB004    ADD	SP, SP, #16
0x22AE	0x4770    BX	LR
0x22B0	0xFC00FFFF  	#-1024
0x22B4	0x0000FFFF  	#-65536
0x22B8	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0684	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0686	0x491E    LDR	R1, [PC, #120]
0x0688	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x068C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x068E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0690	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0692	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0694	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0696	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0698	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x069A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x069C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x069E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x06A0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x06A2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x06A4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x06A6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x06A8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x06AA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x06AC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x06AE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x06B0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x06B2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x06B6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x06B8	0x4912    LDR	R1, [PC, #72]
0x06BA	0x4288    CMP	R0, R1
0x06BC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x06BE	0x4912    LDR	R1, [PC, #72]
0x06C0	0x4288    CMP	R0, R1
0x06C2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x06C4	0x4911    LDR	R1, [PC, #68]
0x06C6	0x4288    CMP	R0, R1
0x06C8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x06CA	0x4911    LDR	R1, [PC, #68]
0x06CC	0x4288    CMP	R0, R1
0x06CE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x06D0	0x4910    LDR	R1, [PC, #64]
0x06D2	0x4288    CMP	R0, R1
0x06D4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x06D6	0x4910    LDR	R1, [PC, #64]
0x06D8	0x4288    CMP	R0, R1
0x06DA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x06DC	0x490F    LDR	R1, [PC, #60]
0x06DE	0x4288    CMP	R0, R1
0x06E0	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x06E2	0x490F    LDR	R1, [PC, #60]
0x06E4	0x4288    CMP	R0, R1
0x06E6	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x06E8	0x490E    LDR	R1, [PC, #56]
0x06EA	0x4288    CMP	R0, R1
0x06EC	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x06EE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x06F0	0x490D    LDR	R1, [PC, #52]
0x06F2	0x6809    LDR	R1, [R1, #0]
0x06F4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x06F8	0x490B    LDR	R1, [PC, #44]
0x06FA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x06FC	0xB001    ADD	SP, SP, #4
0x06FE	0x4770    BX	LR
0x0700	0xFC00FFFF  	#-1024
0x0704	0x00004002  	#1073872896
0x0708	0x04004002  	#1073873920
0x070C	0x08004002  	#1073874944
0x0710	0x0C004002  	#1073875968
0x0714	0x10004002  	#1073876992
0x0718	0x14004002  	#1073878016
0x071C	0x18004002  	#1073879040
0x0720	0x1C004002  	#1073880064
0x0724	0x20004002  	#1073881088
0x0728	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x23B4	0xB081    SUB	SP, SP, #4
0x23B6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x23BA	0xF04F0242  MOV	R2, #66
0x23BE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x23C0	0xF7FFFE64  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x23C4	0xF8DDE000  LDR	LR, [SP, #0]
0x23C8	0xB001    ADD	SP, SP, #4
0x23CA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x23F8	0xB081    SUB	SP, SP, #4
0x23FA	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x23FE	0x4A09    LDR	R2, [PC, #36]
0x2400	0xF2400100  MOVW	R1, #0
0x2404	0xB404    PUSH	(R2)
0x2406	0xB402    PUSH	(R1)
0x2408	0xF2400300  MOVW	R3, #0
0x240C	0xF2400200  MOVW	R2, #0
0x2410	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2412	0x4805    LDR	R0, [PC, #20]
0x2414	0xF7FEFA8C  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x2418	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x241A	0xF8DDE000  LDR	LR, [SP, #0]
0x241E	0xB001    ADD	SP, SP, #4
0x2420	0x4770    BX	LR
0x2422	0xBF00    NOP
0x2424	0x2D400000  	__GPIO_MODULE_USART1_PA9_10+0
0x2428	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0930	0xB08B    SUB	SP, SP, #44
0x0932	0xF8CDE000  STR	LR, [SP, #0]
0x0936	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0938	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x093C	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x093E	0xAC06    ADD	R4, SP, #24
0x0940	0xF8AD3004  STRH	R3, [SP, #4]
0x0944	0xF8AD2008  STRH	R2, [SP, #8]
0x0948	0x9103    STR	R1, [SP, #12]
0x094A	0x9004    STR	R0, [SP, #16]
0x094C	0x4620    MOV	R0, R4
0x094E	0xF7FFFE57  BL	_RCC_GetClocksFrequency+0
0x0952	0x9804    LDR	R0, [SP, #16]
0x0954	0x9903    LDR	R1, [SP, #12]
0x0956	0xF8BD2008  LDRH	R2, [SP, #8]
0x095A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x095E	0x4C71    LDR	R4, [PC, #452]
0x0960	0x42A0    CMP	R0, R4
0x0962	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0964	0x2501    MOVS	R5, #1
0x0966	0xB26D    SXTB	R5, R5
0x0968	0x4C6F    LDR	R4, [PC, #444]
0x096A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x096C	0x4D6F    LDR	R5, [PC, #444]
0x096E	0x4C70    LDR	R4, [PC, #448]
0x0970	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0972	0x4D70    LDR	R5, [PC, #448]
0x0974	0x4C70    LDR	R4, [PC, #448]
0x0976	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0978	0x4D70    LDR	R5, [PC, #448]
0x097A	0x4C71    LDR	R4, [PC, #452]
0x097C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x097E	0x4D71    LDR	R5, [PC, #452]
0x0980	0x4C71    LDR	R4, [PC, #452]
0x0982	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0984	0x9C09    LDR	R4, [SP, #36]
0x0986	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0988	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x098A	0x4C70    LDR	R4, [PC, #448]
0x098C	0x42A0    CMP	R0, R4
0x098E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0990	0x2501    MOVS	R5, #1
0x0992	0xB26D    SXTB	R5, R5
0x0994	0x4C6E    LDR	R4, [PC, #440]
0x0996	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0998	0x4D6E    LDR	R5, [PC, #440]
0x099A	0x4C65    LDR	R4, [PC, #404]
0x099C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x099E	0x4D6E    LDR	R5, [PC, #440]
0x09A0	0x4C65    LDR	R4, [PC, #404]
0x09A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x09A4	0x4D6D    LDR	R5, [PC, #436]
0x09A6	0x4C66    LDR	R4, [PC, #408]
0x09A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x09AA	0x4D6D    LDR	R5, [PC, #436]
0x09AC	0x4C66    LDR	R4, [PC, #408]
0x09AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x09B0	0x9C08    LDR	R4, [SP, #32]
0x09B2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x09B4	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x09B6	0x4C6B    LDR	R4, [PC, #428]
0x09B8	0x42A0    CMP	R0, R4
0x09BA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x09BC	0x2501    MOVS	R5, #1
0x09BE	0xB26D    SXTB	R5, R5
0x09C0	0x4C69    LDR	R4, [PC, #420]
0x09C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x09C4	0x4D69    LDR	R5, [PC, #420]
0x09C6	0x4C5A    LDR	R4, [PC, #360]
0x09C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x09CA	0x4D69    LDR	R5, [PC, #420]
0x09CC	0x4C5A    LDR	R4, [PC, #360]
0x09CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x09D0	0x4D68    LDR	R5, [PC, #416]
0x09D2	0x4C5B    LDR	R4, [PC, #364]
0x09D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x09D6	0x4D68    LDR	R5, [PC, #416]
0x09D8	0x4C5B    LDR	R4, [PC, #364]
0x09DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x09DC	0x9C08    LDR	R4, [SP, #32]
0x09DE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x09E0	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x09E2	0x4C66    LDR	R4, [PC, #408]
0x09E4	0x42A0    CMP	R0, R4
0x09E6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x09E8	0x2501    MOVS	R5, #1
0x09EA	0xB26D    SXTB	R5, R5
0x09EC	0x4C64    LDR	R4, [PC, #400]
0x09EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x09F0	0x4D64    LDR	R5, [PC, #400]
0x09F2	0x4C4F    LDR	R4, [PC, #316]
0x09F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x09F6	0x4D64    LDR	R5, [PC, #400]
0x09F8	0x4C4F    LDR	R4, [PC, #316]
0x09FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x09FC	0x4D63    LDR	R5, [PC, #396]
0x09FE	0x4C50    LDR	R4, [PC, #320]
0x0A00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0A02	0x4D63    LDR	R5, [PC, #396]
0x0A04	0x4C50    LDR	R4, [PC, #320]
0x0A06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0A08	0x9C08    LDR	R4, [SP, #32]
0x0A0A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0A0C	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0A0E	0x4C61    LDR	R4, [PC, #388]
0x0A10	0x42A0    CMP	R0, R4
0x0A12	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0A14	0x2501    MOVS	R5, #1
0x0A16	0xB26D    SXTB	R5, R5
0x0A18	0x4C5F    LDR	R4, [PC, #380]
0x0A1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0A1C	0x4D5F    LDR	R5, [PC, #380]
0x0A1E	0x4C44    LDR	R4, [PC, #272]
0x0A20	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0A22	0x4D5F    LDR	R5, [PC, #380]
0x0A24	0x4C44    LDR	R4, [PC, #272]
0x0A26	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0A28	0x4D5E    LDR	R5, [PC, #376]
0x0A2A	0x4C45    LDR	R4, [PC, #276]
0x0A2C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0A2E	0x4D5E    LDR	R5, [PC, #376]
0x0A30	0x4C45    LDR	R4, [PC, #276]
0x0A32	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0A34	0x9C08    LDR	R4, [SP, #32]
0x0A36	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0A38	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0A3A	0x4C5C    LDR	R4, [PC, #368]
0x0A3C	0x42A0    CMP	R0, R4
0x0A3E	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0A40	0x2501    MOVS	R5, #1
0x0A42	0xB26D    SXTB	R5, R5
0x0A44	0x4C5A    LDR	R4, [PC, #360]
0x0A46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0A48	0x4D5A    LDR	R5, [PC, #360]
0x0A4A	0x4C39    LDR	R4, [PC, #228]
0x0A4C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0A4E	0x4D5A    LDR	R5, [PC, #360]
0x0A50	0x4C39    LDR	R4, [PC, #228]
0x0A52	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0A54	0x4D59    LDR	R5, [PC, #356]
0x0A56	0x4C3A    LDR	R4, [PC, #232]
0x0A58	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0A5A	0x4D59    LDR	R5, [PC, #356]
0x0A5C	0x4C3A    LDR	R4, [PC, #232]
0x0A5E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0A60	0x9C09    LDR	R4, [SP, #36]
0x0A62	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0A64	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0A68	0xF8AD2008  STRH	R2, [SP, #8]
0x0A6C	0x9103    STR	R1, [SP, #12]
0x0A6E	0x9004    STR	R0, [SP, #16]
0x0A70	0x4630    MOV	R0, R6
0x0A72	0xF7FFFDA1  BL	_GPIO_Alternate_Function_Enable+0
0x0A76	0x9804    LDR	R0, [SP, #16]
0x0A78	0x9903    LDR	R1, [SP, #12]
0x0A7A	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A7E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0A82	0xF2000510  ADDW	R5, R0, #16
0x0A86	0x2400    MOVS	R4, #0
0x0A88	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0A8A	0xF2000510  ADDW	R5, R0, #16
0x0A8E	0x682C    LDR	R4, [R5, #0]
0x0A90	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0A92	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0A94	0xF200050C  ADDW	R5, R0, #12
0x0A98	0x2400    MOVS	R4, #0
0x0A9A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0A9C	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0A9E	0xF4426280  ORR	R2, R2, #1024
0x0AA2	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0AA4	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0AA6	0xF200050C  ADDW	R5, R0, #12
0x0AAA	0x682C    LDR	R4, [R5, #0]
0x0AAC	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0AAE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0AB0	0xF200060C  ADDW	R6, R0, #12
0x0AB4	0x2501    MOVS	R5, #1
0x0AB6	0x6834    LDR	R4, [R6, #0]
0x0AB8	0xF365344D  BFI	R4, R5, #13, #1
0x0ABC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0ABE	0xF200060C  ADDW	R6, R0, #12
0x0AC2	0x2501    MOVS	R5, #1
0x0AC4	0x6834    LDR	R4, [R6, #0]
0x0AC6	0xF36504C3  BFI	R4, R5, #3, #1
0x0ACA	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0ACC	0xF200060C  ADDW	R6, R0, #12
0x0AD0	0x2501    MOVS	R5, #1
0x0AD2	0x6834    LDR	R4, [R6, #0]
0x0AD4	0xF3650482  BFI	R4, R5, #2, #1
0x0AD8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0ADA	0xF2000514  ADDW	R5, R0, #20
0x0ADE	0x2400    MOVS	R4, #0
0x0AE0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0AE2	0x9D05    LDR	R5, [SP, #20]
0x0AE4	0x2419    MOVS	R4, #25
0x0AE6	0x4365    MULS	R5, R4, R5
0x0AE8	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0AEA	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0AEE	0x2464    MOVS	R4, #100
0x0AF0	0xFBB7F4F4  UDIV	R4, R7, R4
0x0AF4	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0AF6	0x0935    LSRS	R5, R6, #4
0x0AF8	0x2464    MOVS	R4, #100
0x0AFA	0x436C    MULS	R4, R5, R4
0x0AFC	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0AFE	0x0124    LSLS	R4, R4, #4
0x0B00	0xF2040532  ADDW	R5, R4, #50
0x0B04	0x2464    MOVS	R4, #100
0x0B06	0xFBB5F4F4  UDIV	R4, R5, R4
0x0B0A	0xF004040F  AND	R4, R4, #15
0x0B0E	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0B12	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0B16	0xB2A4    UXTH	R4, R4
0x0B18	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0B1A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B1E	0xB00B    ADD	SP, SP, #44
0x0B20	0x4770    BX	LR
0x0B22	0xBF00    NOP
0x0B24	0x10004001  	USART1_SR+0
0x0B28	0x08904247  	RCC_APB2ENR+0
0x0B2C	0x05650000  	_UART1_Write+0
0x0B30	0x004C2000  	_UART_Wr_Ptr+0
0x0B34	0xFFFFFFFF  	_UART1_Read+0
0x0B38	0x00502000  	_UART_Rd_Ptr+0
0x0B3C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0B40	0x00542000  	_UART_Rdy_Ptr+0
0x0B44	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0B48	0x00582000  	_UART_Tx_Idle_Ptr+0
0x0B4C	0x44004000  	USART2_SR+0
0x0B50	0x08444247  	RCC_APB1ENR+0
0x0B54	0x05810000  	_UART2_Write+0
0x0B58	0xFFFFFFFF  	_UART2_Read+0
0x0B5C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0B60	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0B64	0x48004000  	USART3_SR+0
0x0B68	0x08484247  	RCC_APB1ENR+0
0x0B6C	0x059D0000  	_UART3_Write+0
0x0B70	0xFFFFFFFF  	_UART3_Read+0
0x0B74	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0B78	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0B7C	0x4C004000  	UART4_SR+0
0x0B80	0x084C4247  	RCC_APB1ENR+0
0x0B84	0x05110000  	_UART4_Write+0
0x0B88	0xFFFFFFFF  	_UART4_Read+0
0x0B8C	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0B90	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0B94	0x50004000  	UART5_SR+0
0x0B98	0x08504247  	RCC_APB1ENR+0
0x0B9C	0x052D0000  	_UART5_Write+0
0x0BA0	0xFFFFFFFF  	_UART5_Read+0
0x0BA4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0BA8	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0BAC	0x14004001  	USART6_SR+0
0x0BB0	0x08944247  	RCC_APB2ENR+0
0x0BB4	0x05490000  	_UART6_Write+0
0x0BB8	0xFFFFFFFF  	_UART6_Read+0
0x0BBC	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0BC0	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0600	0xB082    SUB	SP, SP, #8
0x0602	0xF8CDE000  STR	LR, [SP, #0]
0x0606	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0608	0x4619    MOV	R1, R3
0x060A	0x9101    STR	R1, [SP, #4]
0x060C	0xF7FFFE3A  BL	_Get_Fosc_kHz+0
0x0610	0xF24031E8  MOVW	R1, #1000
0x0614	0xFB00F201  MUL	R2, R0, R1
0x0618	0x9901    LDR	R1, [SP, #4]
0x061A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x061C	0x4917    LDR	R1, [PC, #92]
0x061E	0x6809    LDR	R1, [R1, #0]
0x0620	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0624	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0626	0x4916    LDR	R1, [PC, #88]
0x0628	0x1889    ADDS	R1, R1, R2
0x062A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x062C	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x062E	0x1D1A    ADDS	R2, R3, #4
0x0630	0x6819    LDR	R1, [R3, #0]
0x0632	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0634	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0636	0x4911    LDR	R1, [PC, #68]
0x0638	0x6809    LDR	R1, [R1, #0]
0x063A	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x063E	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0640	0x490F    LDR	R1, [PC, #60]
0x0642	0x1889    ADDS	R1, R1, R2
0x0644	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0646	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0648	0xF2030208  ADDW	R2, R3, #8
0x064C	0x1D19    ADDS	R1, R3, #4
0x064E	0x6809    LDR	R1, [R1, #0]
0x0650	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0652	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0654	0x4909    LDR	R1, [PC, #36]
0x0656	0x6809    LDR	R1, [R1, #0]
0x0658	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x065C	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x065E	0x4908    LDR	R1, [PC, #32]
0x0660	0x1889    ADDS	R1, R1, R2
0x0662	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0664	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x0666	0xF203020C  ADDW	R2, R3, #12
0x066A	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x066C	0x6809    LDR	R1, [R1, #0]
0x066E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0670	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x0672	0xF8DDE000  LDR	LR, [SP, #0]
0x0676	0xB002    ADD	SP, SP, #8
0x0678	0x4770    BX	LR
0x067A	0xBF00    NOP
0x067C	0x38084002  	RCC_CFGR+0
0x0680	0x00252000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0284	0x4801    LDR	R0, [PC, #4]
0x0286	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0288	0x4770    BX	LR
0x028A	0xBF00    NOP
0x028C	0x00442000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x05B8	0xB083    SUB	SP, SP, #12
0x05BA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x05BE	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x05C0	0x00A1    LSLS	R1, R4, #2
0x05C2	0x1841    ADDS	R1, R0, R1
0x05C4	0x6809    LDR	R1, [R1, #0]
0x05C6	0xF1B13FFF  CMP	R1, #-1
0x05CA	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x05CC	0xF2000134  ADDW	R1, R0, #52
0x05D0	0x00A3    LSLS	R3, R4, #2
0x05D2	0x18C9    ADDS	R1, R1, R3
0x05D4	0x6809    LDR	R1, [R1, #0]
0x05D6	0x460A    MOV	R2, R1
0x05D8	0x18C1    ADDS	R1, R0, R3
0x05DA	0x6809    LDR	R1, [R1, #0]
0x05DC	0x9001    STR	R0, [SP, #4]
0x05DE	0xF8AD4008  STRH	R4, [SP, #8]
0x05E2	0x4608    MOV	R0, R1
0x05E4	0x4611    MOV	R1, R2
0x05E6	0xF7FFFDCF  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x05EA	0xF8BD4008  LDRH	R4, [SP, #8]
0x05EE	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x05F0	0x1C64    ADDS	R4, R4, #1
0x05F2	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x05F4	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05F6	0xF8DDE000  LDR	LR, [SP, #0]
0x05FA	0xB003    ADD	SP, SP, #12
0x05FC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2D    LDR	R2, [PC, #180]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2D    LDR	R2, [PC, #180]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2C    LDR	R2, [PC, #176]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2C    LDR	R2, [PC, #176]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2B    LDR	R2, [PC, #172]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2B    LDR	R2, [PC, #172]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A2A    LDR	R2, [PC, #168]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A2A    LDR	R2, [PC, #168]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A29    LDR	R2, [PC, #164]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xB212    SXTH	R2, R2
0x0206	0xFA02F20C  LSL	R2, R2, R12
0x020A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020E	0x9802    LDR	R0, [SP, #8]
0x0210	0x460A    MOV	R2, R1
0x0212	0xF8BD1004  LDRH	R1, [SP, #4]
0x0216	0xF001FF39  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x021A	0x9A02    LDR	R2, [SP, #8]
0x021C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0220	0xF1BC0F07  CMP	R12, #7
0x0224	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0226	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0228	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x022A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0230	0x9101    STR	R1, [SP, #4]
0x0232	0x4601    MOV	R1, R0
0x0234	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0236	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0238	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x023A	0x0083    LSLS	R3, R0, #2
0x023C	0xF04F020F  MOV	R2, #15
0x0240	0x409A    LSLS	R2, R3
0x0242	0x43D3    MVN	R3, R2
0x0244	0x680A    LDR	R2, [R1, #0]
0x0246	0x401A    ANDS	R2, R3
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x024A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x431A    ORRS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB003    ADD	SP, SP, #12
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00004002  	#1073872896
0x0264	0x04004002  	#1073873920
0x0268	0x08004002  	#1073874944
0x026C	0x0C004002  	#1073875968
0x0270	0x10004002  	#1073876992
0x0274	0x14004002  	#1073878016
0x0278	0x18004002  	#1073879040
0x027C	0x1C004002  	#1073880064
0x0280	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x25D4	0xB081    SUB	SP, SP, #4
0x25D6	0xF8CDE000  STR	LR, [SP, #0]
0x25DA	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x25DE	0xF3CB0100  UBFX	R1, R11, #0, #1
0x25E2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x25E4	0xF2400101  MOVW	R1, #1
0x25E8	0x4853    LDR	R0, [PC, #332]
0x25EA	0xF7FFFEEF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x25EE	0xF3CB0140  UBFX	R1, R11, #1, #1
0x25F2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x25F4	0xF2400102  MOVW	R1, #2
0x25F8	0x484F    LDR	R0, [PC, #316]
0x25FA	0xF7FFFEE7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x25FE	0xF3CB0180  UBFX	R1, R11, #2, #1
0x2602	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x2604	0xF2400104  MOVW	R1, #4
0x2608	0x484B    LDR	R0, [PC, #300]
0x260A	0xF7FFFEDF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x260E	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x2612	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x2614	0xF2400108  MOVW	R1, #8
0x2618	0x4847    LDR	R0, [PC, #284]
0x261A	0xF7FFFED7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x261E	0xF3CB1100  UBFX	R1, R11, #4, #1
0x2622	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x2624	0xF2400110  MOVW	R1, #16
0x2628	0x4843    LDR	R0, [PC, #268]
0x262A	0xF7FFFECF  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x262E	0xF2400140  MOVW	R1, #64
0x2632	0x4842    LDR	R0, [PC, #264]
0x2634	0xF7FFFECA  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x2638	0xF3CB1140  UBFX	R1, R11, #5, #1
0x263C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x263E	0xF2400120  MOVW	R1, #32
0x2642	0x483D    LDR	R0, [PC, #244]
0x2644	0xF7FFFEC2  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x2648	0xF2400180  MOVW	R1, #128
0x264C	0x483B    LDR	R0, [PC, #236]
0x264E	0xF7FFFEBD  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x2652	0xF3CB1180  UBFX	R1, R11, #6, #1
0x2656	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x2658	0xF2400140  MOVW	R1, #64
0x265C	0x4836    LDR	R0, [PC, #216]
0x265E	0xF7FFFEB5  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x2662	0xF2401100  MOVW	R1, #256
0x2666	0x4835    LDR	R0, [PC, #212]
0x2668	0xF7FFFEB0  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x266C	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x2670	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x2672	0xF2400180  MOVW	R1, #128
0x2676	0x4830    LDR	R0, [PC, #192]
0x2678	0xF7FFFEA8  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x267C	0xF2402100  MOVW	R1, #512
0x2680	0x482E    LDR	R0, [PC, #184]
0x2682	0xF7FFFEA3  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x2686	0xF3CB2100  UBFX	R1, R11, #8, #1
0x268A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x268C	0xF2400101  MOVW	R1, #1
0x2690	0x482B    LDR	R0, [PC, #172]
0x2692	0xF7FFFE9B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x2696	0xF2404100  MOVW	R1, #1024
0x269A	0x4828    LDR	R0, [PC, #160]
0x269C	0xF7FFFE96  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x26A0	0xF3CB2140  UBFX	R1, R11, #9, #1
0x26A4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x26A6	0xF2400102  MOVW	R1, #2
0x26AA	0x4825    LDR	R0, [PC, #148]
0x26AC	0xF7FFFE8E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x26B0	0xF2400108  MOVW	R1, #8
0x26B4	0x4821    LDR	R0, [PC, #132]
0x26B6	0xF7FFFE89  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x26BA	0xF3CB2180  UBFX	R1, R11, #10, #1
0x26BE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x26C0	0xF2400101  MOVW	R1, #1
0x26C4	0x481F    LDR	R0, [PC, #124]
0x26C6	0xF7FFFE81  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x26CA	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x26CE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x26D0	0xF2400102  MOVW	R1, #2
0x26D4	0x481B    LDR	R0, [PC, #108]
0x26D6	0xF7FFFE79  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x26DA	0xF3CB3100  UBFX	R1, R11, #12, #1
0x26DE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x26E0	0xF2400104  MOVW	R1, #4
0x26E4	0x4817    LDR	R0, [PC, #92]
0x26E6	0xF7FFFE71  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x26EA	0xF3CB3140  UBFX	R1, R11, #13, #1
0x26EE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x26F0	0xF2400108  MOVW	R1, #8
0x26F4	0x4813    LDR	R0, [PC, #76]
0x26F6	0xF7FFFE69  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x26FA	0xF3CB3180  UBFX	R1, R11, #14, #1
0x26FE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x2700	0xF2400110  MOVW	R1, #16
0x2704	0x480F    LDR	R0, [PC, #60]
0x2706	0xF7FFFE61  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x270A	0xF2400110  MOVW	R1, #16
0x270E	0x480B    LDR	R0, [PC, #44]
0x2710	0xF7FFFE5C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x2714	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x2718	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x271A	0xF2400120  MOVW	R1, #32
0x271E	0x4809    LDR	R0, [PC, #36]
0x2720	0xF7FFFE54  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x2724	0xF2400120  MOVW	R1, #32
0x2728	0x4804    LDR	R0, [PC, #16]
0x272A	0xF7FFFE4F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x272E	0xF8DDE000  LDR	LR, [SP, #0]
0x2732	0xB001    ADD	SP, SP, #4
0x2734	0x4770    BX	LR
0x2736	0xBF00    NOP
0x2738	0x00004002  	GPIOA_BASE+0
0x273C	0x14004002  	GPIOF_BASE+0
0x2740	0x04004002  	GPIOB_BASE+0
0x2744	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x24BC	0xB081    SUB	SP, SP, #4
0x24BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x24C2	0x4907    LDR	R1, [PC, #28]
0x24C4	0x4807    LDR	R0, [PC, #28]
0x24C6	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x24C8	0x2101    MOVS	R1, #1
0x24CA	0xB249    SXTB	R1, R1
0x24CC	0x4806    LDR	R0, [PC, #24]
0x24CE	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x24D0	0x4806    LDR	R0, [PC, #24]
0x24D2	0xF7FEF997  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x24D6	0xF8DDE000  LDR	LR, [SP, #0]
0x24DA	0xB001    ADD	SP, SP, #4
0x24DC	0x4770    BX	LR
0x24DE	0xBF00    NOP
0x24E0	0x24F10000  	_ADC1_Get_Sample+0
0x24E4	0x00402000  	_ADC_Get_Sample_Ptr+0
0x24E8	0x08A04247  	RCC_APB2ENRbits+0
0x24EC	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x0804	0xB086    SUB	SP, SP, #24
0x0806	0xF8CDE000  STR	LR, [SP, #0]
0x080A	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x080C	0xA901    ADD	R1, SP, #4
0x080E	0x4608    MOV	R0, R1
0x0810	0xF7FFFEF6  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x0814	0x9A04    LDR	R2, [SP, #16]
0x0816	0x4939    LDR	R1, [PC, #228]
0x0818	0x428A    CMP	R2, R1
0x081A	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x081C	0x2201    MOVS	R2, #1
0x081E	0xB252    SXTB	R2, R2
0x0820	0x4937    LDR	R1, [PC, #220]
0x0822	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x0824	0x4937    LDR	R1, [PC, #220]
0x0826	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x0828	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x082A	0x9A04    LDR	R2, [SP, #16]
0x082C	0x4936    LDR	R1, [PC, #216]
0x082E	0x428A    CMP	R2, R1
0x0830	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x0832	0x2200    MOVS	R2, #0
0x0834	0xB252    SXTB	R2, R2
0x0836	0x4932    LDR	R1, [PC, #200]
0x0838	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x083A	0x2201    MOVS	R2, #1
0x083C	0xB252    SXTB	R2, R2
0x083E	0x4931    LDR	R1, [PC, #196]
0x0840	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x0842	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0844	0x9A04    LDR	R2, [SP, #16]
0x0846	0x4931    LDR	R1, [PC, #196]
0x0848	0x428A    CMP	R2, R1
0x084A	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x084C	0x2201    MOVS	R2, #1
0x084E	0xB252    SXTB	R2, R2
0x0850	0x492B    LDR	R1, [PC, #172]
0x0852	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x0854	0x2200    MOVS	R2, #0
0x0856	0xB252    SXTB	R2, R2
0x0858	0x492A    LDR	R1, [PC, #168]
0x085A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x085C	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x085E	0x2200    MOVS	R2, #0
0x0860	0xB252    SXTB	R2, R2
0x0862	0x4927    LDR	R1, [PC, #156]
0x0864	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x0866	0x4927    LDR	R1, [PC, #156]
0x0868	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x086A	0x1D23    ADDS	R3, R4, #4
0x086C	0x681A    LDR	R2, [R3, #0]
0x086E	0x4928    LDR	R1, [PC, #160]
0x0870	0xEA020101  AND	R1, R2, R1, LSL #0
0x0874	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x0876	0xF2040308  ADDW	R3, R4, #8
0x087A	0x681A    LDR	R2, [R3, #0]
0x087C	0x4925    LDR	R1, [PC, #148]
0x087E	0xEA020101  AND	R1, R2, R1, LSL #0
0x0882	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0884	0x1D23    ADDS	R3, R4, #4
0x0886	0x2200    MOVS	R2, #0
0x0888	0x6819    LDR	R1, [R3, #0]
0x088A	0xF3622108  BFI	R1, R2, #8, #1
0x088E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0890	0xF2040308  ADDW	R3, R4, #8
0x0894	0x2200    MOVS	R2, #0
0x0896	0x6819    LDR	R1, [R3, #0]
0x0898	0xF3620141  BFI	R1, R2, #1, #1
0x089C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x089E	0xF2040308  ADDW	R3, R4, #8
0x08A2	0x2200    MOVS	R2, #0
0x08A4	0x6819    LDR	R1, [R3, #0]
0x08A6	0xF36221CB  BFI	R1, R2, #11, #1
0x08AA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x08AC	0xF204032C  ADDW	R3, R4, #44
0x08B0	0x2200    MOVS	R2, #0
0x08B2	0x6819    LDR	R1, [R3, #0]
0x08B4	0xF3625114  BFI	R1, R2, #20, #1
0x08B8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x08BA	0xF204032C  ADDW	R3, R4, #44
0x08BE	0x2200    MOVS	R2, #0
0x08C0	0x6819    LDR	R1, [R3, #0]
0x08C2	0xF3625155  BFI	R1, R2, #21, #1
0x08C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x08C8	0xF204032C  ADDW	R3, R4, #44
0x08CC	0x2200    MOVS	R2, #0
0x08CE	0x6819    LDR	R1, [R3, #0]
0x08D0	0xF3625196  BFI	R1, R2, #22, #1
0x08D4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x08D6	0xF204032C  ADDW	R3, R4, #44
0x08DA	0x2200    MOVS	R2, #0
0x08DC	0x6819    LDR	R1, [R3, #0]
0x08DE	0xF36251D7  BFI	R1, R2, #23, #1
0x08E2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x08E4	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x08E8	0x2201    MOVS	R2, #1
0x08EA	0x6819    LDR	R1, [R3, #0]
0x08EC	0xF3620100  BFI	R1, R2, #0, #1
0x08F0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x08F2	0xF8DDE000  LDR	LR, [SP, #0]
0x08F6	0xB006    ADD	SP, SP, #24
0x08F8	0x4770    BX	LR
0x08FA	0xBF00    NOP
0x08FC	0x95000ABA  	#180000000
0x0900	0x60C04224  	ADC_CCR+0
0x0904	0x60C44224  	ADC_CCR+0
0x0908	0x0E000727  	#120000000
0x090C	0x87000393  	#60000000
0x0910	0xFEFFFFF0  	#-983297
0x0914	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x2540	0xB082    SUB	SP, SP, #8
0x2542	0xF8CDE000  STR	LR, [SP, #0]
0x2546	0x460D    MOV	R5, R1
0x2548	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x254A	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x254E	0x2401    MOVS	R4, #1
0x2550	0xB224    SXTH	R4, R4
0x2552	0x40AC    LSLS	R4, R5
0x2554	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x2556	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x2558	0x6804    LDR	R4, [R0, #0]
0x255A	0x402C    ANDS	R4, R5
0x255C	0x2C00    CMP	R4, #0
0x255E	0xF2400400  MOVW	R4, #0
0x2562	0xD100    BNE	L__Button7
0x2564	0x2401    MOVS	R4, #1
L__Button7:
0x2566	0xB2E4    UXTB	R4, R4
0x2568	0x405C    EORS	R4, R3
0x256A	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x256C	0x9501    STR	R5, [SP, #4]
0x256E	0x460D    MOV	R5, R1
0x2570	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x2572	0x2D00    CMP	R5, #0
0x2574	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x2576	0xF7FEFB27  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x257A	0xF7FEFB25  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x257E	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x2580	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x2582	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x2584	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x2586	0x2C00    CMP	R4, #0
0x2588	0xF2400400  MOVW	R4, #0
0x258C	0xD100    BNE	L__Button8
0x258E	0x2401    MOVS	R4, #1
L__Button8:
0x2590	0xB2E4    UXTB	R4, R4
0x2592	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x2594	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x2596	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x2598	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x259A	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x259C	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x259E	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x25A0	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x25A2	0xF8DDE000  LDR	LR, [SP, #0]
0x25A6	0xB002    ADD	SP, SP, #8
0x25A8	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x0BC8	0xF64527C6  MOVW	R7, #23238
0x0BCC	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x0BD0	0x1E7F    SUBS	R7, R7, #1
0x0BD2	0xD1FD    BNE	L_Delay_500us10
0x0BD4	0xBF00    NOP
0x0BD6	0xBF00    NOP
0x0BD8	0xBF00    NOP
0x0BDA	0xBF00    NOP
0x0BDC	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x0BDE	0x4770    BX	LR
; end of _Delay_500us
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x24A0	0xB081    SUB	SP, SP, #4
0x24A2	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x24A6	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x24A8	0x4803    LDR	R0, [PC, #12]
0x24AA	0xF7FFFDD5  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x24AE	0xF8DDE000  LDR	LR, [SP, #0]
0x24B2	0xB001    ADD	SP, SP, #4
0x24B4	0x4770    BX	LR
0x24B6	0xBF00    NOP
0x24B8	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2058	0xB081    SUB	SP, SP, #4
0x205A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x205E	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x2060	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x2062	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x2064	0x4605    MOV	R5, R0
0x2066	0xB2D8    UXTB	R0, R3
0x2068	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x206A	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x206C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x206E	0x4628    MOV	R0, R5
0x2070	0xF7FEF90E  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x2074	0x1C72    ADDS	R2, R6, #1
0x2076	0xB2D2    UXTB	R2, R2
0x2078	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x207A	0x18A2    ADDS	R2, R4, R2
0x207C	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x207E	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x2080	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x2082	0xF8DDE000  LDR	LR, [SP, #0]
0x2086	0xB001    ADD	SP, SP, #4
0x2088	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0290	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0292	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0296	0x4601    MOV	R1, R0
0x0298	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x029C	0x680B    LDR	R3, [R1, #0]
0x029E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x02A2	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x02A4	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x02A6	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x02A8	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x02AA	0xB001    ADD	SP, SP, #4
0x02AC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_InitTimer2:
;ekg_firmware.c, 5 :: 		void InitTimer2(){
0x244C	0xB081    SUB	SP, SP, #4
0x244E	0xF8CDE000  STR	LR, [SP, #0]
;ekg_firmware.c, 6 :: 		RCC_APB1ENR.TIM2EN = 1;
0x2452	0x2101    MOVS	R1, #1
0x2454	0xB249    SXTB	R1, R1
0x2456	0x480D    LDR	R0, [PC, #52]
0x2458	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 7 :: 		TIM2_CR1.CEN = 0;
0x245A	0x2100    MOVS	R1, #0
0x245C	0xB249    SXTB	R1, R1
0x245E	0x480C    LDR	R0, [PC, #48]
0x2460	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 8 :: 		TIM2_PSC = 5;
0x2462	0x2105    MOVS	R1, #5
0x2464	0x480B    LDR	R0, [PC, #44]
0x2466	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 9 :: 		TIM2_ARR = 54599;
0x2468	0xF24D5147  MOVW	R1, #54599
0x246C	0x480A    LDR	R0, [PC, #40]
0x246E	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 10 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x2470	0xF240002C  MOVW	R0, #44
0x2474	0xF7FFFDB4  BL	_NVIC_IntEnable+0
;ekg_firmware.c, 11 :: 		TIM2_DIER.UIE = 1;
0x2478	0x2101    MOVS	R1, #1
0x247A	0xB249    SXTB	R1, R1
0x247C	0x4807    LDR	R0, [PC, #28]
0x247E	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 12 :: 		TIM2_CR1.CEN = 1;
0x2480	0x4803    LDR	R0, [PC, #12]
0x2482	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 13 :: 		}
L_end_InitTimer2:
0x2484	0xF8DDE000  LDR	LR, [SP, #0]
0x2488	0xB001    ADD	SP, SP, #4
0x248A	0x4770    BX	LR
0x248C	0x08004247  	RCC_APB1ENR+0
0x2490	0x00004200  	TIM2_CR1+0
0x2494	0x00284000  	TIM2_PSC+0
0x2498	0x002C4000  	TIM2_ARR+0
0x249C	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x1FE0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x1FE2	0x2804    CMP	R0, #4
0x1FE4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x1FE6	0x4919    LDR	R1, [PC, #100]
0x1FE8	0x6809    LDR	R1, [R1, #0]
0x1FEA	0xF4413280  ORR	R2, R1, #65536
0x1FEE	0x4917    LDR	R1, [PC, #92]
0x1FF0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x1FF2	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x1FF4	0x2805    CMP	R0, #5
0x1FF6	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x1FF8	0x4914    LDR	R1, [PC, #80]
0x1FFA	0x6809    LDR	R1, [R1, #0]
0x1FFC	0xF4413200  ORR	R2, R1, #131072
0x2000	0x4912    LDR	R1, [PC, #72]
0x2002	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x2004	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x2006	0x2806    CMP	R0, #6
0x2008	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x200A	0x4910    LDR	R1, [PC, #64]
0x200C	0x6809    LDR	R1, [R1, #0]
0x200E	0xF4412280  ORR	R2, R1, #262144
0x2012	0x490E    LDR	R1, [PC, #56]
0x2014	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x2016	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x2018	0x280F    CMP	R0, #15
0x201A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x201C	0x490C    LDR	R1, [PC, #48]
0x201E	0x6809    LDR	R1, [R1, #0]
0x2020	0xF0410202  ORR	R2, R1, #2
0x2024	0x490A    LDR	R1, [PC, #40]
0x2026	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x2028	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x202A	0x2810    CMP	R0, #16
0x202C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x202E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x2032	0x0961    LSRS	R1, R4, #5
0x2034	0x008A    LSLS	R2, R1, #2
0x2036	0x4907    LDR	R1, [PC, #28]
0x2038	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x203A	0xF004021F  AND	R2, R4, #31
0x203E	0xF04F0101  MOV	R1, #1
0x2042	0x4091    LSLS	R1, R2
0x2044	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x2046	0xB001    ADD	SP, SP, #4
0x2048	0x4770    BX	LR
0x204A	0xBF00    NOP
0x204C	0xED24E000  	SCB_SHCRS+0
0x2050	0xE010E000  	STK_CTRL+0
0x2054	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_4XX.c, 122 :: 		
0x242C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 125 :: 		
0x242E	0xF3EF8C10  MRS	R12, #16
0x2432	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 126 :: 		
0x2434	0xB662    CPSIE	i
;__Lib_System_4XX.c, 128 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 129 :: 		
L_end_EnableInterrupts:
0x2436	0xB001    ADD	SP, SP, #4
0x2438	0x4770    BX	LR
; end of _EnableInterrupts
_DisableInterrupts:
;__Lib_System_4XX.c, 142 :: 		
0x243C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 145 :: 		
0x243E	0xF3EF8C10  MRS	R12, #16
0x2442	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 146 :: 		
0x2444	0xB672    CPSID	i
;__Lib_System_4XX.c, 148 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 149 :: 		
L_end_DisableInterrupts:
0x2446	0xB001    ADD	SP, SP, #4
0x2448	0x4770    BX	LR
; end of _DisableInterrupts
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x24F0	0xB081    SUB	SP, SP, #4
0x24F2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x24F6	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x24F8	0x4803    LDR	R0, [PC, #12]
0x24FA	0xF7FEF93F  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x24FE	0xF8DDE000  LDR	LR, [SP, #0]
0x2502	0xB001    ADD	SP, SP, #4
0x2504	0x4770    BX	LR
0x2506	0xBF00    NOP
0x2508	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x077C	0xB081    SUB	SP, SP, #4
0x077E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x0782	0xF2000434  ADDW	R4, R0, #52
0x0786	0x090A    LSRS	R2, R1, #4
0x0788	0xB292    UXTH	R2, R2
0x078A	0xB293    UXTH	R3, R2
0x078C	0x6822    LDR	R2, [R4, #0]
0x078E	0xF3631204  BFI	R2, R3, #4, #1
0x0792	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0794	0xF2000434  ADDW	R4, R0, #52
0x0798	0x08CA    LSRS	R2, R1, #3
0x079A	0xB292    UXTH	R2, R2
0x079C	0xB293    UXTH	R3, R2
0x079E	0x6822    LDR	R2, [R4, #0]
0x07A0	0xF36302C3  BFI	R2, R3, #3, #1
0x07A4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x07A6	0xF2000434  ADDW	R4, R0, #52
0x07AA	0x088A    LSRS	R2, R1, #2
0x07AC	0xB292    UXTH	R2, R2
0x07AE	0xB293    UXTH	R3, R2
0x07B0	0x6822    LDR	R2, [R4, #0]
0x07B2	0xF3630282  BFI	R2, R3, #2, #1
0x07B6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x07B8	0xF2000434  ADDW	R4, R0, #52
0x07BC	0x084A    LSRS	R2, R1, #1
0x07BE	0xB292    UXTH	R2, R2
0x07C0	0xB293    UXTH	R3, R2
0x07C2	0x6822    LDR	R2, [R4, #0]
0x07C4	0xF3630241  BFI	R2, R3, #1, #1
0x07C8	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x07CA	0xF2000434  ADDW	R4, R0, #52
0x07CE	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x07D0	0x6822    LDR	R2, [R4, #0]
0x07D2	0xF3630200  BFI	R2, R3, #0, #1
0x07D6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x07D8	0xF2000408  ADDW	R4, R0, #8
0x07DC	0x2301    MOVS	R3, #1
0x07DE	0x6822    LDR	R2, [R4, #0]
0x07E0	0xF363729E  BFI	R2, R3, #30, #1
0x07E4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x07E6	0xF7FFFE1B  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x07EA	0x6803    LDR	R3, [R0, #0]
0x07EC	0xF3C30240  UBFX	R2, R3, #1, #1
0x07F0	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x07F2	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x07F4	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x07F8	0x6812    LDR	R2, [R2, #0]
0x07FA	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x07FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0800	0xB001    ADD	SP, SP, #4
0x0802	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0420	0xF240072D  MOVW	R7, #45
0x0424	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0428	0x1E7F    SUBS	R7, R7, #1
0x042A	0xD1FD    BNE	L_Delay_1us0
0x042C	0xBF00    NOP
0x042E	0xBF00    NOP
0x0430	0xBF00    NOP
0x0432	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0434	0x4770    BX	LR
; end of _Delay_1us
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2748	0xB081    SUB	SP, SP, #4
0x274A	0xF8CDE000  STR	LR, [SP, #0]
0x274E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x2750	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x2752	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x2754	0x2800    CMP	R0, #0
0x2756	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x2758	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x275A	0x4240    RSBS	R0, R0, #0
0x275C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x275E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x2760	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x2762	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x2764	0xB298    UXTH	R0, R3
0x2766	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x2768	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x276A	0xF7FDFFDF  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x276E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x2770	0x4634    MOV	R4, R6
0x2772	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x2774	0x2900    CMP	R1, #0
0x2776	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x2778	0x1863    ADDS	R3, R4, R1
0x277A	0x1E4A    SUBS	R2, R1, #1
0x277C	0xB292    UXTH	R2, R2
0x277E	0x18A2    ADDS	R2, R4, R2
0x2780	0x7812    LDRB	R2, [R2, #0]
0x2782	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x2784	0x1E49    SUBS	R1, R1, #1
0x2786	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x2788	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x278A	0x2220    MOVS	R2, #32
0x278C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x278E	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x2790	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x2792	0xB281    UXTH	R1, R0
0x2794	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x2796	0x1842    ADDS	R2, R0, R1
0x2798	0x7812    LDRB	R2, [R2, #0]
0x279A	0x2A20    CMP	R2, #32
0x279C	0xD102    BNE	L_IntToStr42
0x279E	0x1C49    ADDS	R1, R1, #1
0x27A0	0xB289    UXTH	R1, R1
0x27A2	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x27A4	0x1E4A    SUBS	R2, R1, #1
0x27A6	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x27A8	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x27AA	0x222D    MOVS	R2, #45
0x27AC	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x27AE	0xF8DDE000  LDR	LR, [SP, #0]
0x27B2	0xB001    ADD	SP, SP, #4
0x27B4	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x072C	0xB081    SUB	SP, SP, #4
0x072E	0x460A    MOV	R2, R1
0x0730	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0732	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0734	0xB28D    UXTH	R5, R1
0x0736	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0738	0x2805    CMP	R0, #5
0x073A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x073C	0x180B    ADDS	R3, R1, R0
0x073E	0x2220    MOVS	R2, #32
0x0740	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0742	0x1C40    ADDS	R0, R0, #1
0x0744	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0746	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0748	0x180B    ADDS	R3, R1, R0
0x074A	0x2200    MOVS	R2, #0
0x074C	0x701A    STRB	R2, [R3, #0]
0x074E	0x1E40    SUBS	R0, R0, #1
0x0750	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0752	0x180C    ADDS	R4, R1, R0
0x0754	0x230A    MOVS	R3, #10
0x0756	0xFBB5F2F3  UDIV	R2, R5, R3
0x075A	0xFB035212  MLS	R2, R3, R2, R5
0x075E	0xB292    UXTH	R2, R2
0x0760	0x3230    ADDS	R2, #48
0x0762	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0764	0x220A    MOVS	R2, #10
0x0766	0xFBB5F2F2  UDIV	R2, R5, R2
0x076A	0xB292    UXTH	R2, R2
0x076C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x076E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0770	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0772	0x1E40    SUBS	R0, R0, #1
0x0774	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0776	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0778	0xB001    ADD	SP, SP, #4
0x077A	0x4770    BX	LR
; end of _WordToStr
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x250C	0xB083    SUB	SP, SP, #12
0x250E	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 8 (R2)
0x2512	0x9A03    LDR	R2, [SP, #12]
0x2514	0x9804    LDR	R0, [SP, #16]
0x2516	0x9004    STR	R0, [SP, #16]
;__Lib_Sprintf.c, 732 :: 		
0x2518	0xA902    ADD	R1, SP, #8
0x251A	0xA804    ADD	R0, SP, #16
0x251C	0x1D00    ADDS	R0, R0, #4
0x251E	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x2520	0x9201    STR	R2, [SP, #4]
0x2522	0x4610    MOV	R0, R2
0x2524	0x460A    MOV	R2, R1
0x2526	0x9904    LDR	R1, [SP, #16]
0x2528	0xF7FEFB5A  BL	__Lib_Sprintf__doprntf+0
0x252C	0x9A01    LDR	R2, [SP, #4]
; cnt start address is: 12 (R3)
0x252E	0xB203    SXTH	R3, R0
;__Lib_Sprintf.c, 734 :: 		
0x2530	0x1811    ADDS	R1, R2, R0
; wh end address is: 8 (R2)
0x2532	0x2000    MOVS	R0, #0
0x2534	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x2536	0xB218    SXTH	R0, R3
; cnt end address is: 12 (R3)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x2538	0xF8DDE000  LDR	LR, [SP, #0]
0x253C	0xB003    ADD	SP, SP, #12
0x253E	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 0 (R0)
0x0BE0	0xB08B    SUB	SP, SP, #44
0x0BE2	0xF8CDE000  STR	LR, [SP, #0]
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
;__Lib_Sprintf.c, 193 :: 		
; ccnt start address is: 24 (R6)
0x0BE6	0xF2400600  MOVW	R6, #0
0x0BEA	0xB236    SXTH	R6, R6
; pb end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x0BEC	0x4615    MOV	R5, R2
0x0BEE	0x4602    MOV	R2, R0
0x0BF0	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; f start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
0x0BF2	0x4604    MOV	R4, R0
0x0BF4	0x1C47    ADDS	R7, R0, #1
; f end address is: 0 (R0)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
0x0BF6	0x7823    LDRB	R3, [R4, #0]
0x0BF8	0xF88D3014  STRB	R3, [SP, #20]
0x0BFC	0x2B00    CMP	R3, #0
0x0BFE	0xF00181E9  BEQ	L___Lib_Sprintf__doprntf11
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
;__Lib_Sprintf.c, 224 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
0x0C02	0xF89D3014  LDRB	R3, [SP, #20]
0x0C06	0x2B25    CMP	R3, #37
0x0C08	0xD007    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x0C0A	0xF89D3014  LDRB	R3, [SP, #20]
0x0C0E	0x7013    STRB	R3, [R2, #0]
0x0C10	0x1C52    ADDS	R2, R2, #1
0x0C12	0x1C76    ADDS	R6, R6, #1
0x0C14	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 226 :: 		
0x0C16	0x4638    MOV	R0, R7
0x0C18	0xE7EB    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; width start address is: 16 (R4)
0x0C1A	0x2400    MOVS	R4, #0
0x0C1C	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 229 :: 		
; flag start address is: 0 (R0)
0x0C1E	0x2000    MOVS	R0, #0
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; flag start address is: 0 (R0)
; width start address is: 16 (R4)
; width end address is: 16 (R4)
; f start address is: 28 (R7)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
0x0C20	0xE01E    B	L___Lib_Sprintf__doprntf16
; width end address is: 16 (R4)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; width start address is: 16 (R4)
0x0C22	0xF0400008  ORR	R0, R0, #8
0x0C26	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 234 :: 		
0x0C28	0x1C7B    ADDS	R3, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
0x0C2A	0x4619    MOV	R1, R3
;__Lib_Sprintf.c, 235 :: 		
; f end address is: 4 (R1)
0x0C2C	0x460F    MOV	R7, R1
0x0C2E	0xE027    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
; f start address is: 28 (R7)
0x0C30	0xF0400001  ORR	R0, R0, #1
0x0C34	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 239 :: 		
0x0C36	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 240 :: 		
; f end address is: 4 (R1)
0x0C38	0x460F    MOV	R7, R1
0x0C3A	0xE021    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
; f start address is: 28 (R7)
0x0C3C	0xF0400002  ORR	R0, R0, #2
0x0C40	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 244 :: 		
0x0C42	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 245 :: 		
; f end address is: 4 (R1)
0x0C44	0x460F    MOV	R7, R1
0x0C46	0xE01B    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
; f start address is: 28 (R7)
0x0C48	0xF4406000  ORR	R0, R0, #2048
0x0C4C	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 249 :: 		
0x0C4E	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 250 :: 		
; f end address is: 4 (R1)
0x0C50	0x460F    MOV	R7, R1
0x0C52	0xE015    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
; f start address is: 28 (R7)
0x0C54	0xF0400004  ORR	R0, R0, #4
0x0C58	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 254 :: 		
0x0C5A	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 255 :: 		
; f end address is: 4 (R1)
0x0C5C	0x460F    MOV	R7, R1
0x0C5E	0xE00F    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
; f start address is: 28 (R7)
0x0C60	0x783B    LDRB	R3, [R7, #0]
0x0C62	0x2B2D    CMP	R3, #45
0x0C64	0xD0DD    BEQ	L___Lib_Sprintf__doprntf18
0x0C66	0x783B    LDRB	R3, [R7, #0]
0x0C68	0x2B20    CMP	R3, #32
0x0C6A	0xD0E1    BEQ	L___Lib_Sprintf__doprntf19
0x0C6C	0x783B    LDRB	R3, [R7, #0]
0x0C6E	0x2B2B    CMP	R3, #43
0x0C70	0xD0E4    BEQ	L___Lib_Sprintf__doprntf20
0x0C72	0x783B    LDRB	R3, [R7, #0]
0x0C74	0x2B23    CMP	R3, #35
0x0C76	0xD0E7    BEQ	L___Lib_Sprintf__doprntf21
0x0C78	0x783B    LDRB	R3, [R7, #0]
0x0C7A	0x2B30    CMP	R3, #48
0x0C7C	0xD0EA    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x0C7E	0xE000    B	L___Lib_Sprintf__doprntf14
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
; f start address is: 28 (R7)
; flag start address is: 0 (R0)
0x0C80	0xE7CE    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x0C82	0xF0000302  AND	R3, R0, #2
0x0C86	0xB29B    UXTH	R3, R3
0x0C88	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf354
;__Lib_Sprintf.c, 260 :: 		
0x0C8A	0xF64F73FE  MOVW	R3, #65534
0x0C8E	0x4018    ANDS	R0, R3
0x0C90	0xB280    UXTH	R0, R0
; flag end address is: 0 (R0)
0x0C92	0xFA1FF880  UXTH	R8, R0
0x0C96	0xE001    B	L___Lib_Sprintf__doprntf23
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 259 :: 		
0x0C98	0xFA1FF880  UXTH	R8, R0
;__Lib_Sprintf.c, 260 :: 		
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
; flag start address is: 32 (R8)
0x0C9C	0xF0080308  AND	R3, R8, #8
0x0CA0	0xB29B    UXTH	R3, R3
0x0CA2	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf355
;__Lib_Sprintf.c, 262 :: 		
0x0CA4	0xF64F73FB  MOVW	R3, #65531
0x0CA8	0xEA080803  AND	R8, R8, R3, LSL #0
0x0CAC	0xFA1FF888  UXTH	R8, R8
; flag end address is: 32 (R8)
0x0CB0	0xE7FF    B	L___Lib_Sprintf__doprntf24
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 261 :: 		
;__Lib_Sprintf.c, 262 :: 		
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
; flag start address is: 32 (R8)
0x0CB2	0x783B    LDRB	R3, [R7, #0]
0x0CB4	0xB2D8    UXTB	R0, R3
0x0CB6	0xF7FFFBBF  BL	_isdigit+0
0x0CBA	0xB328    CBZ	R0, L___Lib_Sprintf__doprntf25
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 264 :: 		
; width start address is: 0 (R0)
0x0CBC	0x2000    MOVS	R0, #0
0x0CBE	0xB200    SXTH	R0, R0
; width end address is: 0 (R0)
; f end address is: 28 (R7)
0x0CC0	0x4639    MOV	R1, R7
;__Lib_Sprintf.c, 265 :: 		
0x0CC2	0xE001    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 267 :: 		
0x0CC4	0xB238    SXTH	R0, R7
0x0CC6	0x4649    MOV	R1, R9
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; width start address is: 28 (R7)
; width start address is: 0 (R0)
; f start address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; f start address is: 4 (R1)
0x0CC8	0x230A    MOVS	R3, #10
0x0CCA	0xB21B    SXTH	R3, R3
0x0CCC	0xFB00F703  MUL	R7, R0, R3
0x0CD0	0xB23F    SXTH	R7, R7
; width end address is: 0 (R0)
0x0CD2	0x780B    LDRB	R3, [R1, #0]
0x0CD4	0x18FF    ADDS	R7, R7, R3
0x0CD6	0xB23F    SXTH	R7, R7
0x0CD8	0x3F30    SUBS	R7, #48
0x0CDA	0xB23F    SXTH	R7, R7
; width start address is: 28 (R7)
; width end address is: 28 (R7)
0x0CDC	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 36 (R9)
0x0CDE	0x4699    MOV	R9, R3
; f end address is: 36 (R9)
;__Lib_Sprintf.c, 267 :: 		
0x0CE0	0x781B    LDRB	R3, [R3, #0]
0x0CE2	0xB2D8    UXTB	R0, R3
0x0CE4	0xF7FFFBA8  BL	_isdigit+0
0x0CE8	0x2800    CMP	R0, #0
0x0CEA	0xD1EB    BNE	L___Lib_Sprintf__doprntf356
; f end address is: 36 (R9)
; width end address is: 28 (R7)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 268 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; flag start address is: 32 (R8)
; width start address is: 28 (R7)
; f start address is: 36 (R9)
0x0CEC	0xF8AD6004  STRH	R6, [SP, #4]
; f end address is: 36 (R9)
; width end address is: 28 (R7)
0x0CF0	0xF8AD7006  STRH	R7, [SP, #6]
0x0CF4	0x4617    MOV	R7, R2
0x0CF6	0x462E    MOV	R6, R5
0x0CF8	0xFA1FF088  UXTH	R0, R8
0x0CFC	0x4649    MOV	R1, R9
0x0CFE	0xF9BD2006  LDRSH	R2, [SP, #6]
0x0D02	0xF9BD5004  LDRSH	R5, [SP, #4]
0x0D06	0xE014    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; f start address is: 28 (R7)
; width start address is: 16 (R4)
0x0D08	0x783B    LDRB	R3, [R7, #0]
0x0D0A	0x2B2A    CMP	R3, #42
0x0D0C	0xD106    BNE	L___Lib_Sprintf__doprntf357
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 271 :: 		
0x0D0E	0x682C    LDR	R4, [R5, #0]
0x0D10	0x1D23    ADDS	R3, R4, #4
0x0D12	0x602B    STR	R3, [R5, #0]
0x0D14	0xF9B40000  LDRSH	R0, [R4, #0]
; width start address is: 0 (R0)
;__Lib_Sprintf.c, 272 :: 		
0x0D18	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
; width end address is: 0 (R0)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 273 :: 		
0x0D1A	0xE001    B	L___Lib_Sprintf__doprntf30
L___Lib_Sprintf__doprntf357:
;__Lib_Sprintf.c, 270 :: 		
0x0D1C	0x4639    MOV	R1, R7
0x0D1E	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
; f start address is: 4 (R1)
; width start address is: 0 (R0)
0x0D20	0xF8AD6004  STRH	R6, [SP, #4]
; width end address is: 0 (R0)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x0D24	0x4617    MOV	R7, R2
0x0D26	0xB202    SXTH	R2, R0
0x0D28	0xFA1FF088  UXTH	R0, R8
0x0D2C	0x462E    MOV	R6, R5
0x0D2E	0xF9BD5004  LDRSH	R5, [SP, #4]
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; flag start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; ap start address is: 24 (R6)
; pb start address is: 28 (R7)
0x0D32	0x780B    LDRB	R3, [R1, #0]
0x0D34	0x2B2E    CMP	R3, #46
0x0D36	0xD146    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x0D38	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 32 (R8)
0x0D3A	0x4698    MOV	R8, R3
0x0D3C	0x781B    LDRB	R3, [R3, #0]
0x0D3E	0x2B2A    CMP	R3, #42
0x0D40	0xD110    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x0D42	0x6834    LDR	R4, [R6, #0]
0x0D44	0x1D23    ADDS	R3, R4, #4
0x0D46	0x6033    STR	R3, [R6, #0]
0x0D48	0xF9B41000  LDRSH	R1, [R4, #0]
; prec start address is: 4 (R1)
;__Lib_Sprintf.c, 277 :: 		
0x0D4C	0xF1080301  ADD	R3, R8, #1
; f end address is: 32 (R8)
; f start address is: 12 (R3)
;__Lib_Sprintf.c, 278 :: 		
0x0D50	0xF8AD2004  STRH	R2, [SP, #4]
; prec end address is: 4 (R1)
; f end address is: 12 (R3)
0x0D54	0xB22A    SXTH	R2, R5
0x0D56	0x461D    MOV	R5, R3
0x0D58	0x4633    MOV	R3, R6
0x0D5A	0xB20E    SXTH	R6, R1
0x0D5C	0x463C    MOV	R4, R7
0x0D5E	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0D62	0xE027    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
; prec start address is: 36 (R9)
; f start address is: 32 (R8)
0x0D64	0xF2400900  MOVW	R9, #0
0x0D68	0xFA0FF989  SXTH	R9, R9
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 36 (R9)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; flag end address is: 0 (R0)
0x0D6C	0xFA1FFA80  UXTH	R10, R0
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; prec start address is: 36 (R9)
; f start address is: 32 (R8)
; pb start address is: 28 (R7)
; ap start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; flag start address is: 40 (R10)
; width start address is: 8 (R2)
0x0D70	0xF8983000  LDRB	R3, [R8, #0]
0x0D74	0xB2D8    UXTB	R0, R3
0x0D76	0xF7FFFB5F  BL	_isdigit+0
0x0D7A	0xB190    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x0D7C	0x230A    MOVS	R3, #10
0x0D7E	0xB21B    SXTH	R3, R3
0x0D80	0xFB03F909  MUL	R9, R3, R9
0x0D84	0xFA0FF989  SXTH	R9, R9
; prec end address is: 36 (R9)
0x0D88	0xF8983000  LDRB	R3, [R8, #0]
0x0D8C	0xEB090903  ADD	R9, R9, R3, LSL #0
0x0D90	0xFA0FF989  SXTH	R9, R9
0x0D94	0xF1A90930  SUB	R9, R9, #48
0x0D98	0xFA0FF989  SXTH	R9, R9
; prec start address is: 36 (R9)
0x0D9C	0xF1080801  ADD	R8, R8, #1
0x0DA0	0xE7E6    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x0DA2	0x4633    MOV	R3, R6
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 36 (R9)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x0DA4	0xFA0FF689  SXTH	R6, R9
0x0DA8	0xB211    SXTH	R1, R2
0x0DAA	0xB22A    SXTH	R2, R5
0x0DAC	0x4645    MOV	R5, R8
0x0DAE	0x463C    MOV	R4, R7
0x0DB0	0xFA1FF08A  UXTH	R0, R10
L___Lib_Sprintf__doprntf33:
; flag end address is: 40 (R10)
; width start address is: 4 (R1)
; flag start address is: 0 (R0)
; ccnt start address is: 8 (R2)
; ap start address is: 12 (R3)
; pb start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 24 (R6)
0x0DB4	0x9501    STR	R5, [SP, #4]
; ap end address is: 12 (R3)
; prec end address is: 24 (R6)
; width end address is: 4 (R1)
; ccnt end address is: 8 (R2)
; pb end address is: 16 (R4)
; f end address is: 20 (R5)
0x0DB6	0xB285    UXTH	R5, R0
0x0DB8	0xB230    SXTH	R0, R6
0x0DBA	0xB20E    SXTH	R6, R1
0x0DBC	0xB217    SXTH	R7, R2
0x0DBE	0x4698    MOV	R8, R3
0x0DC0	0x46A1    MOV	R9, R4
0x0DC2	0x9901    LDR	R1, [SP, #4]
0x0DC4	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; f start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
; prec start address is: 16 (R4)
; ap start address is: 24 (R6)
; width start address is: 8 (R2)
0x0DC6	0x2400    MOVS	R4, #0
0x0DC8	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 286 :: 		
0x0DCA	0xF4405080  ORR	R0, R0, #4096
0x0DCE	0xB280    UXTH	R0, R0
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 16 (R4)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
; flag end address is: 0 (R0)
0x0DD0	0x46B0    MOV	R8, R6
0x0DD2	0xB216    SXTH	R6, R2
0x0DD4	0x46B9    MOV	R9, R7
0x0DD6	0xB22F    SXTH	R7, R5
0x0DD8	0xB285    UXTH	R5, R0
0x0DDA	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; f start address is: 4 (R1)
; width start address is: 24 (R6)
; width start address is: 24 (R6)
; width end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; width start address is: 24 (R6)
; f start address is: 40 (R10)
; width end address is: 24 (R6)
; f start address is: 4 (R1)
; ccnt start address is: 28 (R7)
; ccnt end address is: 28 (R7)
; ap start address is: 32 (R8)
; ap end address is: 32 (R8)
; pb start address is: 36 (R9)
; pb end address is: 36 (R9)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
; flag start address is: 20 (R5)
0x0DDC	0x460C    MOV	R4, R1
0x0DDE	0xF1010A01  ADD	R10, R1, #1
; f end address is: 4 (R1)
; f start address is: 40 (R10)
; f end address is: 40 (R10)
0x0DE2	0x7823    LDRB	R3, [R4, #0]
0x0DE4	0xF88D3014  STRB	R3, [SP, #20]
0x0DE8	0xE0CB    B	L___Lib_Sprintf__doprntf37
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
; ccnt start address is: 28 (R7)
0x0DEA	0xB238    SXTH	R0, R7
; ccnt end address is: 28 (R7)
0x0DEC	0xF001B8F3  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x0DF0	0xF0450510  ORR	R5, R5, #16
0x0DF4	0xB2AD    UXTH	R5, R5
;__Lib_Sprintf.c, 299 :: 		
0x0DF6	0x4651    MOV	R1, R10
0x0DF8	0xE7F0    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x0DFA	0xF4456B80  ORR	R11, R5, #1024
0x0DFE	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 315 :: 		
; flag end address is: 44 (R11)
0x0E02	0xE10D    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
; flag start address is: 20 (R5)
0x0E04	0xF0450120  ORR	R1, R5, #32
0x0E08	0xB289    UXTH	R1, R1
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 319 :: 		
0x0E0A	0xE000    B	L___Lib_Sprintf__doprntf44
L___Lib_Sprintf__doprntf358:
;__Lib_Sprintf.c, 380 :: 		
0x0E0C	0xB2A9    UXTH	R1, R5
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
; flag start address is: 4 (R1)
0x0E0E	0xF4417B80  ORR	R11, R1, #256
0x0E12	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 4 (R1)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 321 :: 		
; flag end address is: 44 (R11)
0x0E16	0xE103    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
; flag start address is: 20 (R5)
0x0E18	0xF4457B00  ORR	R11, R5, #512
0x0E1C	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 324 :: 		
; flag end address is: 44 (R11)
0x0E20	0xE0FE    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
; flag start address is: 20 (R5)
0x0E22	0xF0450B40  ORR	R11, R5, #64
0x0E26	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 328 :: 		
; flag end address is: 44 (R11)
0x0E2A	0xE0F9    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
; flag start address is: 20 (R5)
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x0E2C	0xFA1FFB85  UXTH	R11, R5
0x0E30	0xE0F6    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x0E32	0xF0450120  ORR	R1, R5, #32
0x0E36	0xB289    UXTH	R1, R1
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 338 :: 		
0x0E38	0xE000    B	L___Lib_Sprintf__doprntf51
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 380 :: 		
0x0E3A	0xB2A9    UXTH	R1, R5
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
; flag start address is: 4 (R1)
0x0E3C	0xF0410B80  ORR	R11, R1, #128
0x0E40	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 4 (R1)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 340 :: 		
; flag end address is: 44 (R11)
0x0E44	0xE0EC    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
; flag start address is: 20 (R5)
0x0E46	0xF8D84000  LDR	R4, [R8, #0]
0x0E4A	0x1D23    ADDS	R3, R4, #4
0x0E4C	0xF8C83000  STR	R3, [R8, #0]
0x0E50	0x6823    LDR	R3, [R4, #0]
0x0E52	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x0E54	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x0E56	0x4BFC    LDR	R3, [PC, #1008]
0x0E58	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x0E5A	0x2300    MOVS	R3, #0
0x0E5C	0xF8AD3024  STRH	R3, [SP, #36]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
0x0E60	0xB2AA    UXTH	R2, R5
0x0E62	0x464D    MOV	R5, R9
0x0E64	0x4651    MOV	R1, R10
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 0 (R0)
; pb start address is: 20 (R5)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x0E66	0xF8BD4024  LDRH	R4, [SP, #36]
0x0E6A	0x9B08    LDR	R3, [SP, #32]
0x0E6C	0x191B    ADDS	R3, R3, R4
0x0E6E	0x781B    LDRB	R3, [R3, #0]
0x0E70	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x0E72	0xF8BD3024  LDRH	R3, [SP, #36]
0x0E76	0x1C5B    ADDS	R3, R3, #1
0x0E78	0xF8AD3024  STRH	R3, [SP, #36]
0x0E7C	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x0E7E	0x462C    MOV	R4, R5
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; flag end address is: 8 (R2)
; pb end address is: 20 (R5)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x0E80	0x460D    MOV	R5, R1
0x0E82	0xB239    SXTH	R1, R7
0x0E84	0xB207    SXTH	R7, R0
0x0E86	0xB290    UXTH	R0, R2
0x0E88	0x4642    MOV	R2, R8
____doprntf_dostring:
; ap end address is: 32 (R8)
;__Lib_Sprintf.c, 353 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; prec start address is: 28 (R7)
; flag start address is: 0 (R0)
; f start address is: 20 (R5)
0x0E8A	0xB12F    CBZ	R7, L___Lib_Sprintf__doprntf318
0x0E8C	0xF8BD3024  LDRH	R3, [SP, #36]
0x0E90	0x429F    CMP	R7, R3
0x0E92	0xD201    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x0E94	0xF8AD7024  STRH	R7, [SP, #36]
; prec end address is: 28 (R7)
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x0E98	0xF8BD3024  LDRH	R3, [SP, #36]
0x0E9C	0x429E    CMP	R6, R3
0x0E9E	0xD904    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x0EA0	0xF8BD3024  LDRH	R3, [SP, #36]
0x0EA4	0x1AF6    SUB	R6, R6, R3
0x0EA6	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x0EA8	0xE001    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
; width start address is: 24 (R6)
0x0EAA	0x2600    MOVS	R6, #0
0x0EAC	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
; width start address is: 24 (R6)
0x0EAE	0xF0000308  AND	R3, R0, #8
0x0EB2	0xB29B    UXTH	R3, R3
0x0EB4	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf360
; width end address is: 24 (R6)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x0EB6	0x4627    MOV	R7, R4
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; width start address is: 24 (R6)
; f start address is: 20 (R5)
; flag start address is: 0 (R0)
; pb start address is: 28 (R7)
; ap start address is: 8 (R2)
; ccnt start address is: 4 (R1)
0x0EB8	0xB234    SXTH	R4, R6
0x0EBA	0x1E76    SUBS	R6, R6, #1
0x0EBC	0xB236    SXTH	R6, R6
0x0EBE	0xB12C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x0EC0	0x2320    MOVS	R3, #32
0x0EC2	0x703B    STRB	R3, [R7, #0]
0x0EC4	0x1C7F    ADDS	R7, R7, #1
0x0EC6	0x1C49    ADDS	R1, R1, #1
0x0EC8	0xB209    SXTH	R1, R1
0x0ECA	0xE7F5    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
0x0ECC	0xF8AD6004  STRH	R6, [SP, #4]
; pb end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x0ED0	0x9202    STR	R2, [SP, #8]
0x0ED2	0x462A    MOV	R2, R5
0x0ED4	0xB285    UXTH	R5, R0
0x0ED6	0xB208    SXTH	R0, R1
0x0ED8	0x463E    MOV	R6, R7
0x0EDA	0x9902    LDR	R1, [SP, #8]
0x0EDC	0xF9BD7004  LDRSH	R7, [SP, #4]
0x0EE0	0xE008    B	L___Lib_Sprintf__doprntf61
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 359 :: 		
0x0EE2	0xF8AD0004  STRH	R0, [SP, #4]
0x0EE6	0xB237    SXTH	R7, R6
0x0EE8	0x4626    MOV	R6, R4
0x0EEA	0xB208    SXTH	R0, R1
0x0EEC	0x4611    MOV	R1, R2
0x0EEE	0x462A    MOV	R2, R5
0x0EF0	0xF8BD5004  LDRH	R5, [SP, #4]
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; width start address is: 28 (R7)
; f start address is: 8 (R2)
; flag start address is: 20 (R5)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
; ap end address is: 4 (R1)
; width end address is: 28 (R7)
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf64:
; ccnt start address is: 0 (R0)
; ap start address is: 4 (R1)
; pb start address is: 24 (R6)
; flag start address is: 20 (R5)
; f start address is: 8 (R2)
; width start address is: 28 (R7)
0x0EF4	0xF8BD4024  LDRH	R4, [SP, #36]
0x0EF8	0xF8BD3024  LDRH	R3, [SP, #36]
0x0EFC	0x1E5B    SUBS	R3, R3, #1
0x0EFE	0xF8AD3024  STRH	R3, [SP, #36]
0x0F02	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x0F04	0x9B08    LDR	R3, [SP, #32]
0x0F06	0x781B    LDRB	R3, [R3, #0]
0x0F08	0x7033    STRB	R3, [R6, #0]
0x0F0A	0x1C76    ADDS	R6, R6, #1
0x0F0C	0x9B08    LDR	R3, [SP, #32]
0x0F0E	0x1C5B    ADDS	R3, R3, #1
0x0F10	0x9308    STR	R3, [SP, #32]
0x0F12	0x1C40    ADDS	R0, R0, #1
0x0F14	0xB200    SXTH	R0, R0
0x0F16	0xE7ED    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
0x0F18	0xF0050308  AND	R3, R5, #8
0x0F1C	0xB29B    UXTH	R3, R3
; flag end address is: 20 (R5)
0x0F1E	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf361
; ap end address is: 4 (R1)
; width end address is: 28 (R7)
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x0F20	0xB23D    SXTH	R5, R7
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; width start address is: 20 (R5)
; width start address is: 20 (R5)
; f start address is: 8 (R2)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x0F22	0xB22C    SXTH	R4, R5
0x0F24	0x1E6D    SUBS	R5, R5, #1
0x0F26	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x0F28	0xB12C    CBZ	R4, L___Lib_Sprintf__doprntf68
; width end address is: 20 (R5)
;__Lib_Sprintf.c, 367 :: 		
; width start address is: 20 (R5)
0x0F2A	0x2320    MOVS	R3, #32
0x0F2C	0x7033    STRB	R3, [R6, #0]
0x0F2E	0x1C76    ADDS	R6, R6, #1
0x0F30	0x1C40    ADDS	R0, R0, #1
0x0F32	0xB200    SXTH	R0, R0
; width end address is: 20 (R5)
0x0F34	0xE7F5    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
0x0F36	0x9201    STR	R2, [SP, #4]
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x0F38	0x4632    MOV	R2, R6
0x0F3A	0xB206    SXTH	R6, R0
0x0F3C	0x460D    MOV	R5, R1
0x0F3E	0x9801    LDR	R0, [SP, #4]
0x0F40	0xE004    B	L___Lib_Sprintf__doprntf66
; ap end address is: 4 (R1)
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 365 :: 		
0x0F42	0x9601    STR	R6, [SP, #4]
0x0F44	0xB206    SXTH	R6, R0
0x0F46	0x4610    MOV	R0, R2
0x0F48	0x460D    MOV	R5, R1
0x0F4A	0x9A01    LDR	R2, [SP, #4]
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; f end address is: 0 (R0)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x0F4C	0xE651    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
0x0F4E	0xF8D84000  LDR	R4, [R8, #0]
0x0F52	0x1D23    ADDS	R3, R4, #4
0x0F54	0xF8C83000  STR	R3, [R8, #0]
0x0F58	0xF9B43000  LDRSH	R3, [R4, #0]
0x0F5C	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x0F60	0xAB05    ADD	R3, SP, #20
0x0F62	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x0F64	0x2301    MOVS	R3, #1
0x0F66	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x0F6A	0xB239    SXTH	R1, R7
0x0F6C	0xB207    SXTH	R7, R0
0x0F6E	0xB2A8    UXTH	R0, R5
0x0F70	0x4655    MOV	R5, R10
0x0F72	0x464C    MOV	R4, R9
0x0F74	0x4642    MOV	R2, R8
0x0F76	0xE788    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x0F78	0xF0450BC0  ORR	R11, R5, #192
0x0F7C	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 378 :: 		
; flag end address is: 44 (R11)
0x0F80	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
; flag start address is: 20 (R5)
0x0F82	0xF89D3014  LDRB	R3, [SP, #20]
0x0F86	0x2B00    CMP	R3, #0
0x0F88	0xF43FAF2F  BEQ	L___Lib_Sprintf__doprntf39
0x0F8C	0xF89D3014  LDRB	R3, [SP, #20]
0x0F90	0x2B6C    CMP	R3, #108
0x0F92	0xF43FAF2D  BEQ	L___Lib_Sprintf__doprntf40
0x0F96	0xF89D3014  LDRB	R3, [SP, #20]
0x0F9A	0x2B4C    CMP	R3, #76
0x0F9C	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf41
0x0FA0	0xF89D3014  LDRB	R3, [SP, #20]
0x0FA4	0x2B66    CMP	R3, #102
0x0FA6	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf42
0x0FAA	0xF89D3014  LDRB	R3, [SP, #20]
0x0FAE	0x2B45    CMP	R3, #69
0x0FB0	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf43
0x0FB4	0xF89D3014  LDRB	R3, [SP, #20]
0x0FB8	0x2B65    CMP	R3, #101
0x0FBA	0xF43FAF27  BEQ	L___Lib_Sprintf__doprntf358
0x0FBE	0xF89D3014  LDRB	R3, [SP, #20]
0x0FC2	0x2B67    CMP	R3, #103
0x0FC4	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf45
0x0FC8	0xF89D3014  LDRB	R3, [SP, #20]
0x0FCC	0x2B6F    CMP	R3, #111
0x0FCE	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf46
0x0FD2	0xF89D3014  LDRB	R3, [SP, #20]
0x0FD6	0x2B64    CMP	R3, #100
0x0FD8	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf47
0x0FDC	0xF89D3014  LDRB	R3, [SP, #20]
0x0FE0	0x2B69    CMP	R3, #105
0x0FE2	0xF43FAF23  BEQ	L___Lib_Sprintf__doprntf48
0x0FE6	0xF89D3014  LDRB	R3, [SP, #20]
0x0FEA	0x2B70    CMP	R3, #112
0x0FEC	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf49
0x0FF0	0xF89D3014  LDRB	R3, [SP, #20]
0x0FF4	0x2B58    CMP	R3, #88
0x0FF6	0xF43FAF1C  BEQ	L___Lib_Sprintf__doprntf50
0x0FFA	0xF89D3014  LDRB	R3, [SP, #20]
0x0FFE	0x2B78    CMP	R3, #120
0x1000	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf359
0x1004	0xF89D3014  LDRB	R3, [SP, #20]
0x1008	0x2B73    CMP	R3, #115
0x100A	0xF43FAF1C  BEQ	L___Lib_Sprintf__doprntf52
0x100E	0xF89D3014  LDRB	R3, [SP, #20]
0x1012	0x2B63    CMP	R3, #99
0x1014	0xD09B    BEQ	L___Lib_Sprintf__doprntf69
0x1016	0xF89D3014  LDRB	R3, [SP, #20]
0x101A	0x2B75    CMP	R3, #117
0x101C	0xD0AC    BEQ	L___Lib_Sprintf__doprntf71
0x101E	0xE79F    B	L___Lib_Sprintf__doprntf70
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
; flag start address is: 44 (R11)
0x1020	0xF40B63E0  AND	R3, R11, #1792
0x1024	0xB29B    UXTH	R3, R3
0x1026	0x2B00    CMP	R3, #0
0x1028	0xF0008558  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x102C	0xF40B5380  AND	R3, R11, #4096
0x1030	0xB29B    UXTH	R3, R3
0x1032	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf362
;__Lib_Sprintf.c, 384 :: 		
0x1034	0x2006    MOVS	R0, #6
0x1036	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x1038	0xFA0FFC80  SXTH	R12, R0
0x103C	0xE001    B	L___Lib_Sprintf__doprntf73
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 383 :: 		
0x103E	0xFA0FFC80  SXTH	R12, R0
;__Lib_Sprintf.c, 384 :: 		
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
; prec start address is: 48 (R12)
0x1042	0xF8D84000  LDR	R4, [R8, #0]
0x1046	0x1D23    ADDS	R3, R4, #4
0x1048	0xF8C83000  STR	R3, [R8, #0]
0x104C	0xED140A00  VLDR.32	S0, [R4, #0]
0x1050	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x1054	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1058	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x105C	0xDA0A    BGE	L___Lib_Sprintf__doprntf363
;__Lib_Sprintf.c, 387 :: 		
0x105E	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1062	0xEEB10A40  VNEG.F32	S0, S0
0x1066	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x106A	0xF04B0B03  ORR	R11, R11, #3
0x106E	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 44 (R11)
;__Lib_Sprintf.c, 389 :: 		
0x1072	0xE7FF    B	L___Lib_Sprintf__doprntf74
L___Lib_Sprintf__doprntf363:
;__Lib_Sprintf.c, 386 :: 		
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
; flag start address is: 44 (R11)
0x1074	0x2300    MOVS	R3, #0
0x1076	0xB21B    SXTH	R3, R3
0x1078	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x107C	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1080	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1084	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1088	0xD04A    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x108A	0xAC07    ADD	R4, SP, #28
0x108C	0xAB06    ADD	R3, SP, #24
0x108E	0x681B    LDR	R3, [R3, #0]
0x1090	0x0DDB    LSRS	R3, R3, #23
0x1092	0xF00303FF  AND	R3, R3, #255
0x1096	0x3B7E    SUBS	R3, #126
0x1098	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x109A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x109E	0x1E5C    SUBS	R4, R3, #1
0x10A0	0xB224    SXTH	R4, R4
0x10A2	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x10A6	0x2303    MOVS	R3, #3
0x10A8	0xB21B    SXTH	R3, R3
0x10AA	0x435C    MULS	R4, R3, R4
0x10AC	0xB224    SXTH	R4, R4
0x10AE	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x10B2	0x230A    MOVS	R3, #10
0x10B4	0xB21B    SXTH	R3, R3
0x10B6	0xFB94F3F3  SDIV	R3, R4, R3
0x10BA	0xB21B    SXTH	R3, R3
0x10BC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x10C0	0x2B00    CMP	R3, #0
0x10C2	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x10C4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10C8	0x1E5B    SUBS	R3, R3, #1
0x10CA	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x10CE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10D2	0x425B    RSBS	R3, R3, #0
0x10D4	0xB258    SXTB	R0, R3
0x10D6	0xF7FFF8EB  BL	__Lib_Sprintf_scale+0
0x10DA	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x10DE	0xEE200A80  VMUL.F32	S0, S1, S0
0x10E2	0xED8D0A08  VSTR.32	S0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x10E6	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x10EA	0xEEB70A00  VMOV.F32	S0, #1
0x10EE	0xEEF40AC0  VCMPE.F32	S1, S0
0x10F2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x10F6	0xDA05    BGE	L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x10F8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10FC	0x1E5B    SUBS	R3, R3, #1
0x10FE	0xF8AD301C  STRH	R3, [SP, #28]
0x1102	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x1104	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x1108	0xEEB20A04  VMOV.F32	S0, #10
0x110C	0xEEF40AC0  VCMPE.F32	S1, S0
0x1110	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1114	0xDB04    BLT	L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x1116	0xF9BD301C  LDRSH	R3, [SP, #28]
0x111A	0x1C5B    ADDS	R3, R3, #1
0x111C	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x1120	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1124	0x2B00    CMP	R3, #0
0x1126	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x1128	0x2301    MOVS	R3, #1
0x112A	0xF88D3014  STRB	R3, [SP, #20]
0x112E	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x1130	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1134	0xF88D3014  STRB	R3, [SP, #20]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x1138	0xF40B7380  AND	R3, R11, #256
0x113C	0xB29B    UXTH	R3, R3
0x113E	0xB983    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x1140	0xF40B7300  AND	R3, R11, #512
0x1144	0xB29B    UXTH	R3, R3
0x1146	0xB15B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x1148	0xF9BD401C  LDRSH	R4, [SP, #28]
0x114C	0xF06F0303  MVN	R3, #3
0x1150	0x429C    CMP	R4, R3
0x1152	0xDB04    BLT	L___Lib_Sprintf__doprntf320
0x1154	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1158	0x4563    CMP	R3, R12
0x115A	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x115C	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x115E	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x1160	0xE258    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x1162	0xF1BC0F00  CMP	R12, #0
0x1166	0xD009    BEQ	L___Lib_Sprintf__doprntf364
0x1168	0xF40B7300  AND	R3, R11, #512
0x116C	0xB29B    UXTH	R3, R3
0x116E	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf365
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x1170	0xF1AC0001  SUB	R0, R12, #1
0x1174	0xB200    SXTH	R0, R0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x1176	0xFA0FFC80  SXTH	R12, R0
;__Lib_Sprintf.c, 410 :: 		
0x117A	0xE7FF    B	L___Lib_Sprintf__doprntf324
L___Lib_Sprintf__doprntf364:
L___Lib_Sprintf__doprntf324:
; prec start address is: 48 (R12)
; prec end address is: 48 (R12)
0x117C	0xE7FF    B	L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf365:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
; prec start address is: 48 (R12)
0x117E	0xFA1FF38C  UXTH	R3, R12
0x1182	0x2B08    CMP	R3, #8
0x1184	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x1186	0x2308    MOVS	R3, #8
0x1188	0xF88D3014  STRB	R3, [SP, #20]
0x118C	0xE001    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x118E	0xF88DC014  STRB	R12, [SP, #20]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x1192	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1196	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x119A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x119E	0xD070    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x11A0	0xF9BD001C  LDRSH	R0, [SP, #28]
0x11A4	0xF7FFF884  BL	__Lib_Sprintf_scale+0
0x11A8	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x11AC	0xEE800A80  VDIV.F32	S0, S1, S0
0x11B0	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x11B4	0xF89D3014  LDRB	R3, [SP, #20]
0x11B8	0x425B    RSBS	R3, R3, #0
0x11BA	0xB258    SXTB	R0, R3
0x11BC	0xF7FFF878  BL	__Lib_Sprintf_scale+0
0x11C0	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x11C4	0xEEC00A80  VDIV.F32	S1, S1, S0
0x11C8	0xEDCD0A06  VSTR.32	S1, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x11CC	0xEEBC0A60  VCVT.U32.F32	S0, S1
0x11D0	0xEE103A10  VMOV	R3, S0
0x11D4	0xEE003A10  VMOV	S0, R3
0x11D8	0xEEB80A40  VCVT.F32.U32	S0, S0
0x11DC	0xEE700AC0  VSUB.F32	S1, S1, S0
0x11E0	0xEEB60A00  VMOV.F32	S0, #0.5
0x11E4	0xEEF40AC0  VCMPE.F32	S1, S0
0x11E8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x11EC	0xDB07    BLT	L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x11EE	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x11F2	0xEEB60A00  VMOV.F32	S0, #0.5
0x11F6	0xEE300A80  VADD.F32	S0, S1, S0
0x11FA	0xED8D0A06  VSTR.32	S0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x11FE	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1202	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1206	0xEE105A10  VMOV	R5, S0
0x120A	0xF89D3014  LDRB	R3, [SP, #20]
0x120E	0x1C5B    ADDS	R3, R3, #1
0x1210	0xB21B    SXTH	R3, R3
0x1212	0x009C    LSLS	R4, R3, #2
0x1214	0x4B0D    LDR	R3, [PC, #52]
0x1216	0x191B    ADDS	R3, R3, R4
0x1218	0x681B    LDR	R3, [R3, #0]
0x121A	0x429D    CMP	R5, R3
0x121C	0xD30E    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x121E	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1222	0x4B0B    LDR	R3, [PC, #44]
0x1224	0xEE003A10  VMOV	S0, R3
0x1228	0xEE200A80  VMUL.F32	S0, S1, S0
0x122C	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x1230	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1234	0x1C5B    ADDS	R3, R3, #1
0x1236	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x123A	0xE022    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x123C	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1240	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1244	0xF000B806  B	#12
0x1248	0x001E2000  	?lstr1___Lib_Sprintf+0
0x124C	0x2E440000  	__Lib_Sprintf_dpowers+0
0x1250	0xCCCD3DCC  	#1036831949
0x1254	0xEE105A10  VMOV	R5, S0
0x1258	0xF89D3014  LDRB	R3, [SP, #20]
0x125C	0x009C    LSLS	R4, R3, #2
0x125E	0x4BFB    LDR	R3, [PC, #1004]
0x1260	0x191B    ADDS	R3, R3, R4
0x1262	0x681B    LDR	R3, [R3, #0]
0x1264	0x429D    CMP	R5, R3
0x1266	0xD20C    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x1268	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x126C	0xEEB20A04  VMOV.F32	S0, #10
0x1270	0xEE200A80  VMUL.F32	S0, S1, S0
0x1274	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x1278	0xF9BD301C  LDRSH	R3, [SP, #28]
0x127C	0x1E5B    SUBS	R3, R3, #1
0x127E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x1282	0xF40B7300  AND	R3, R11, #512
0x1286	0xB29B    UXTH	R3, R3
0x1288	0x2B00    CMP	R3, #0
0x128A	0xD041    BEQ	L___Lib_Sprintf__doprntf367
0x128C	0xF40B6300  AND	R3, R11, #2048
0x1290	0xB29B    UXTH	R3, R3
0x1292	0x2B00    CMP	R3, #0
0x1294	0xD145    BNE	L___Lib_Sprintf__doprntf368
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x1296	0xF1BC0F0A  CMP	R12, #10
0x129A	0xDD04    BLE	L___Lib_Sprintf__doprntf366
; prec end address is: 48 (R12)
;__Lib_Sprintf.c, 433 :: 		
; prec start address is: 0 (R0)
0x129C	0x200A    MOVS	R0, #10
0x129E	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x12A0	0xFA0FFC80  SXTH	R12, R0
0x12A4	0xE7FF    B	L___Lib_Sprintf__doprntf102
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 432 :: 		
;__Lib_Sprintf.c, 433 :: 		
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
; prec start address is: 48 (R12)
0x12A6	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x12AA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x12AE	0xEE103A10  VMOV	R3, S0
0x12B2	0x9308    STR	R3, [SP, #32]
; flag end address is: 44 (R11)
; f end address is: 40 (R10)
; prec end address is: 48 (R12)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; prec start address is: 48 (R12)
; flag start address is: 44 (R11)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x12B4	0x9B08    LDR	R3, [SP, #32]
0x12B6	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf326
0x12B8	0x9D08    LDR	R5, [SP, #32]
0x12BA	0x240A    MOVS	R4, #10
0x12BC	0xFBB5F3F4  UDIV	R3, R5, R4
0x12C0	0xFB045313  MLS	R3, R4, R3, R5
0x12C4	0xB94B    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x12C6	0xF1AC0C01  SUB	R12, R12, #1
0x12CA	0xFA0FFC8C  SXTH	R12, R12
;__Lib_Sprintf.c, 437 :: 		
0x12CE	0x9C08    LDR	R4, [SP, #32]
0x12D0	0x230A    MOVS	R3, #10
0x12D2	0xFBB4F3F3  UDIV	R3, R4, R3
0x12D6	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x12D8	0xE7EC    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x12DA	0xF89D3014  LDRB	R3, [SP, #20]
0x12DE	0x459C    CMP	R12, R3
0x12E0	0xDA0E    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x12E2	0xF89D3014  LDRB	R3, [SP, #20]
0x12E6	0xEBA3030C  SUB	R3, R3, R12, LSL #0
0x12EA	0xB258    SXTB	R0, R3
0x12EC	0xF7FEFFE0  BL	__Lib_Sprintf_scale+0
0x12F0	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x12F4	0xEE800A80  VDIV.F32	S0, S1, S0
0x12F8	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x12FC	0xF88DC014  STRB	R12, [SP, #20]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1300	0xB233    SXTH	R3, R6
; f end address is: 40 (R10)
; prec end address is: 48 (R12)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
0x1302	0x4644    MOV	R4, R8
0x1304	0x4652    MOV	R2, R10
0x1306	0xFA1FF08B  UXTH	R0, R11
0x130A	0xFA0FF18C  SXTH	R1, R12
0x130E	0xE006    B	L___Lib_Sprintf__doprntf328
; flag end address is: 44 (R11)
L___Lib_Sprintf__doprntf367:
0x1310	0xFA0FF18C  SXTH	R1, R12
0x1314	0xFA1FF08B  UXTH	R0, R11
0x1318	0x4652    MOV	R2, R10
0x131A	0x4644    MOV	R4, R8
0x131C	0xB233    SXTH	R3, R6
L___Lib_Sprintf__doprntf328:
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 36 (R9)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 12 (R3)
0x131E	0xB21D    SXTH	R5, R3
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; pb end address is: 36 (R9)
; ccnt end address is: 28 (R7)
; width end address is: 12 (R3)
; flag end address is: 0 (R0)
0x1320	0xE006    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf368:
0x1322	0xFA0FF18C  SXTH	R1, R12
0x1326	0xFA1FF08B  UXTH	R0, R11
0x132A	0x4652    MOV	R2, R10
0x132C	0x4644    MOV	R4, R8
0x132E	0xB235    SXTH	R5, R6
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 36 (R9)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 20 (R5)
0x1330	0x1D4B    ADDS	R3, R1, #5
0x1332	0xB21B    SXTH	R3, R3
0x1334	0x1AED    SUB	R5, R5, R3
0x1336	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 445 :: 		
0x1338	0xB921    CBNZ	R1, L___Lib_Sprintf__doprntf330
0x133A	0xF4006300  AND	R3, R0, #2048
0x133E	0xB29B    UXTH	R3, R3
0x1340	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1342	0xE001    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1344	0x1E6D    SUBS	R5, R5, #1
0x1346	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
; width start address is: 20 (R5)
0x1348	0xF0000303  AND	R3, R0, #3
0x134C	0xB29B    UXTH	R3, R3
0x134E	0xB113    CBZ	R3, L___Lib_Sprintf__doprntf369
;__Lib_Sprintf.c, 448 :: 		
0x1350	0x1E6D    SUBS	R5, R5, #1
0x1352	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x1354	0xE7FF    B	L___Lib_Sprintf__doprntf111
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 447 :: 		
;__Lib_Sprintf.c, 448 :: 		
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
; width start address is: 20 (R5)
0x1356	0xF0000304  AND	R3, R0, #4
0x135A	0xB29B    UXTH	R3, R3
0x135C	0x2B00    CMP	R3, #0
0x135E	0xD03E    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1360	0xF0000302  AND	R3, R0, #2
0x1364	0xB29B    UXTH	R3, R3
0x1366	0xB1AB    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1368	0xF0000301  AND	R3, R0, #1
0x136C	0xB29B    UXTH	R3, R3
0x136E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x1370	0x232D    MOVS	R3, #45
0x1372	0xF88D300C  STRB	R3, [SP, #12]
0x1376	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1378	0x232B    MOVS	R3, #43
0x137A	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf115:
0x137E	0xF89D300C  LDRB	R3, [SP, #12]
0x1382	0xF8893000  STRB	R3, [R9, #0]
0x1386	0xF1090601  ADD	R6, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 24 (R6)
0x138A	0x1C7B    ADDS	R3, R7, #1
0x138C	0xB21B    SXTH	R3, R3
; ccnt end address is: 28 (R7)
; ccnt start address is: 12 (R3)
0x138E	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x1390	0xB21E    SXTH	R6, R3
0x1392	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; ccnt start address is: 28 (R7)
; pb start address is: 36 (R9)
0x1394	0xF0000301  AND	R3, R0, #1
0x1398	0xB29B    UXTH	R3, R3
0x139A	0xB143    CBZ	R3, L___Lib_Sprintf__doprntf370
;__Lib_Sprintf.c, 454 :: 		
0x139C	0x2320    MOVS	R3, #32
0x139E	0xF8893000  STRB	R3, [R9, #0]
0x13A2	0xF1090601  ADD	R6, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 24 (R6)
0x13A6	0x1C7F    ADDS	R7, R7, #1
0x13A8	0xB23F    SXTH	R7, R7
; pb end address is: 24 (R6)
; ccnt end address is: 28 (R7)
0x13AA	0xB23B    SXTH	R3, R7
0x13AC	0xE001    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf370:
;__Lib_Sprintf.c, 453 :: 		
0x13AE	0xB23B    SXTH	R3, R7
0x13B0	0x464E    MOV	R6, R9
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x13B2	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x13B4	0xB21E    SXTH	R6, R3
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
; flag end address is: 0 (R0)
L___Lib_Sprintf__doprntf118:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 20 (R5)
; ap start address is: 16 (R4)
; f start address is: 8 (R2)
; flag start address is: 0 (R0)
; prec start address is: 4 (R1)
0x13B6	0x2D00    CMP	R5, #0
0x13B8	0xDD07    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x13BA	0x2330    MOVS	R3, #48
0x13BC	0x703B    STRB	R3, [R7, #0]
0x13BE	0x1C7F    ADDS	R7, R7, #1
0x13C0	0x1C76    ADDS	R6, R6, #1
0x13C2	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 457 :: 		
0x13C4	0x1E6D    SUBS	R5, R5, #1
0x13C6	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 458 :: 		
0x13C8	0xE7F5    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
0x13CA	0xF8AD1004  STRH	R1, [SP, #4]
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x13CE	0x4611    MOV	R1, R2
0x13D0	0xB22A    SXTH	R2, R5
0x13D2	0x46B8    MOV	R8, R7
0x13D4	0xB287    UXTH	R7, R0
0x13D6	0x4620    MOV	R0, R4
0x13D8	0xF9BD5004  LDRSH	R5, [SP, #4]
0x13DC	0xE050    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; ccnt start address is: 28 (R7)
; pb start address is: 36 (R9)
0x13DE	0xF0000308  AND	R3, R0, #8
0x13E2	0xB29B    UXTH	R3, R3
0x13E4	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf371
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; pb end address is: 36 (R9)
; ccnt end address is: 28 (R7)
; flag end address is: 0 (R0)
0x13E6	0xB23E    SXTH	R6, R7
0x13E8	0xB287    UXTH	R7, R0
0x13EA	0xB208    SXTH	R0, R1
0x13EC	0x46C8    MOV	R8, R9
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; width start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ap start address is: 16 (R4)
; pb start address is: 32 (R8)
; f start address is: 8 (R2)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
0x13EE	0x2D00    CMP	R5, #0
0x13F0	0xDD09    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x13F2	0x2320    MOVS	R3, #32
0x13F4	0xF8883000  STRB	R3, [R8, #0]
0x13F8	0xF1080801  ADD	R8, R8, #1
0x13FC	0x1C76    ADDS	R6, R6, #1
0x13FE	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 464 :: 		
0x1400	0x1E6D    SUBS	R5, R5, #1
0x1402	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 465 :: 		
0x1404	0xE7F3    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
0x1406	0x9401    STR	R4, [SP, #4]
; f end address is: 8 (R2)
; flag end address is: 28 (R7)
; pb end address is: 32 (R8)
; width end address is: 20 (R5)
; prec end address is: 0 (R0)
; ccnt end address is: 24 (R6)
0x1408	0x4614    MOV	R4, R2
0x140A	0xB229    SXTH	R1, R5
0x140C	0xB235    SXTH	R5, R6
0x140E	0x4646    MOV	R6, R8
0x1410	0x9A01    LDR	R2, [SP, #4]
0x1412	0xE00A    B	L___Lib_Sprintf__doprntf121
; ap end address is: 16 (R4)
L___Lib_Sprintf__doprntf371:
;__Lib_Sprintf.c, 461 :: 		
0x1414	0x9201    STR	R2, [SP, #4]
0x1416	0xF8AD7008  STRH	R7, [SP, #8]
0x141A	0xB287    UXTH	R7, R0
0x141C	0xB208    SXTH	R0, R1
0x141E	0xB229    SXTH	R1, R5
0x1420	0x4622    MOV	R2, R4
0x1422	0x464E    MOV	R6, R9
0x1424	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1428	0x9C01    LDR	R4, [SP, #4]
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; width start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; ap start address is: 8 (R2)
; pb start address is: 24 (R6)
; f start address is: 16 (R4)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
0x142A	0xF0070302  AND	R3, R7, #2
0x142E	0xB29B    UXTH	R3, R3
0x1430	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1432	0xF0070301  AND	R3, R7, #1
0x1436	0xB29B    UXTH	R3, R3
0x1438	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x143A	0x232D    MOVS	R3, #45
0x143C	0xF88D300D  STRB	R3, [SP, #13]
0x1440	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1442	0x232B    MOVS	R3, #43
0x1444	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf126:
0x1448	0xF89D300D  LDRB	R3, [SP, #13]
0x144C	0x7033    STRB	R3, [R6, #0]
0x144E	0x1C76    ADDS	R6, R6, #1
0x1450	0x1C6B    ADDS	R3, R5, #1
0x1452	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1454	0x46B0    MOV	R8, R6
; ccnt end address is: 12 (R3)
0x1456	0xB21E    SXTH	R6, R3
0x1458	0xE00E    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; ccnt start address is: 20 (R5)
0x145A	0xF0070301  AND	R3, R7, #1
0x145E	0xB29B    UXTH	R3, R3
0x1460	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 470 :: 		
0x1462	0x2320    MOVS	R3, #32
0x1464	0x7033    STRB	R3, [R6, #0]
0x1466	0x1C76    ADDS	R6, R6, #1
0x1468	0x1C6D    ADDS	R5, R5, #1
0x146A	0xB22D    SXTH	R5, R5
; pb end address is: 24 (R6)
; ccnt end address is: 20 (R5)
0x146C	0x4633    MOV	R3, R6
0x146E	0xB22E    SXTH	R6, R5
0x1470	0xE001    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 469 :: 		
0x1472	0x4633    MOV	R3, R6
0x1474	0xB22E    SXTH	R6, R5
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x1476	0x4698    MOV	R8, R3
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 32 (R8)
; ccnt start address is: 24 (R6)
0x1478	0xB205    SXTH	R5, R0
; f end address is: 16 (R4)
; width end address is: 4 (R1)
; flag end address is: 28 (R7)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x147A	0x4610    MOV	R0, R2
0x147C	0xB20A    SXTH	R2, R1
0x147E	0x4621    MOV	R1, R4
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
; prec start address is: 20 (R5)
; flag start address is: 28 (R7)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
0x1480	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1484	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1488	0xEE103A10  VMOV	R3, S0
0x148C	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x148E	0xF89D3014  LDRB	R3, [SP, #20]
0x1492	0x009C    LSLS	R4, R3, #2
0x1494	0x4B6D    LDR	R3, [PC, #436]
0x1496	0x191B    ADDS	R3, R3, R4
0x1498	0x681C    LDR	R4, [R3, #0]
0x149A	0x9B08    LDR	R3, [SP, #32]
0x149C	0xFBB3F3F4  UDIV	R3, R3, R4
0x14A0	0x3330    ADDS	R3, #48
0x14A2	0xF8883000  STRB	R3, [R8, #0]
0x14A6	0xF1080801  ADD	R8, R8, #1
0x14AA	0x1C74    ADDS	R4, R6, #1
0x14AC	0xB224    SXTH	R4, R4
; ccnt end address is: 24 (R6)
; ccnt start address is: 16 (R4)
;__Lib_Sprintf.c, 474 :: 		
0x14AE	0xB92D    CBNZ	R5, L___Lib_Sprintf__doprntf332
0x14B0	0xF4076300  AND	R3, R7, #2048
0x14B4	0xB29B    UXTH	R3, R3
0x14B6	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf331
; prec end address is: 20 (R5)
0x14B8	0x4645    MOV	R5, R8
0x14BA	0xE041    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
; prec start address is: 20 (R5)
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x14BC	0x232E    MOVS	R3, #46
0x14BE	0xF8883000  STRB	R3, [R8, #0]
0x14C2	0xF1080901  ADD	R9, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 36 (R9)
0x14C6	0xF1040801  ADD	R8, R4, #1
0x14CA	0xFA0FF888  SXTH	R8, R8
; ccnt end address is: 16 (R4)
; ccnt start address is: 32 (R8)
;__Lib_Sprintf.c, 476 :: 		
0x14CE	0xF89D3014  LDRB	R3, [SP, #20]
0x14D2	0x1AEC    SUB	R4, R5, R3
0x14D4	0xB224    SXTH	R4, R4
; prec end address is: 20 (R5)
; prec start address is: 16 (R4)
; width end address is: 8 (R2)
; flag end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 16 (R4)
; ap end address is: 0 (R0)
; f end address is: 4 (R1)
0x14D6	0x460E    MOV	R6, R1
0x14D8	0xB211    SXTH	R1, R2
0x14DA	0x4602    MOV	R2, R0
0x14DC	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; prec start address is: 0 (R0)
; ccnt start address is: 32 (R8)
; pb start address is: 36 (R9)
; width start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 24 (R6)
; flag start address is: 28 (R7)
0x14DE	0xF89D3014  LDRB	R3, [SP, #20]
0x14E2	0xB1DB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x14E4	0xF89D3014  LDRB	R3, [SP, #20]
0x14E8	0x1E5B    SUBS	R3, R3, #1
0x14EA	0xB2DB    UXTB	R3, R3
0x14EC	0xF88D3014  STRB	R3, [SP, #20]
0x14F0	0x009C    LSLS	R4, R3, #2
0x14F2	0x4B56    LDR	R3, [PC, #344]
0x14F4	0x191B    ADDS	R3, R3, R4
0x14F6	0x681C    LDR	R4, [R3, #0]
0x14F8	0x9B08    LDR	R3, [SP, #32]
0x14FA	0xFBB3F5F4  UDIV	R5, R3, R4
0x14FE	0x240A    MOVS	R4, #10
0x1500	0xFBB5F3F4  UDIV	R3, R5, R4
0x1504	0xFB045313  MLS	R3, R4, R3, R5
0x1508	0x3330    ADDS	R3, #48
0x150A	0xF8893000  STRB	R3, [R9, #0]
0x150E	0xF1090901  ADD	R9, R9, #1
0x1512	0xF1080801  ADD	R8, R8, #1
0x1516	0xFA0FF888  SXTH	R8, R8
;__Lib_Sprintf.c, 479 :: 		
0x151A	0xE7E0    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
0x151C	0xB204    SXTH	R4, R0
; f end address is: 24 (R6)
; flag end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
0x151E	0x4610    MOV	R0, R2
0x1520	0xB20A    SXTH	R2, R1
0x1522	0x4631    MOV	R1, R6
0x1524	0x464E    MOV	R6, R9
0x1526	0xFA0FF588  SXTH	R5, R8
L___Lib_Sprintf__doprntf134:
; width end address is: 4 (R1)
; flag start address is: 28 (R7)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
; pb start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; prec start address is: 16 (R4)
0x152A	0xB13C    CBZ	R4, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x152C	0x2330    MOVS	R3, #48
0x152E	0x7033    STRB	R3, [R6, #0]
0x1530	0x1C76    ADDS	R6, R6, #1
0x1532	0x1C6D    ADDS	R5, R5, #1
0x1534	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 482 :: 		
0x1536	0x1E64    SUBS	R4, R4, #1
0x1538	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 483 :: 		
; prec end address is: 16 (R4)
0x153A	0xE7F6    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; width end address is: 8 (R2)
; flag end address is: 28 (R7)
; ap end address is: 0 (R0)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x153C	0xB22C    SXTH	R4, R5
0x153E	0x4635    MOV	R5, R6
L___Lib_Sprintf__doprntf131:
; pb end address is: 24 (R6)
;__Lib_Sprintf.c, 485 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
; width start address is: 8 (R2)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 28 (R7)
0x1540	0xF0070320  AND	R3, R7, #32
0x1544	0xB29B    UXTH	R3, R3
0x1546	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1548	0x2345    MOVS	R3, #69
0x154A	0x702B    STRB	R3, [R5, #0]
0x154C	0x1C6D    ADDS	R5, R5, #1
0x154E	0x1C64    ADDS	R4, R4, #1
0x1550	0xB224    SXTH	R4, R4
0x1552	0xE004    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
0x1554	0x2365    MOVS	R3, #101
0x1556	0x702B    STRB	R3, [R5, #0]
0x1558	0x1C6D    ADDS	R5, R5, #1
0x155A	0x1C64    ADDS	R4, R4, #1
0x155C	0xB224    SXTH	R4, R4
; ccnt end address is: 16 (R4)
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
0x155E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1562	0x2B00    CMP	R3, #0
0x1564	0xDA0B    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x1566	0xF9BD301C  LDRSH	R3, [SP, #28]
0x156A	0x425B    RSBS	R3, R3, #0
0x156C	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x1570	0x232D    MOVS	R3, #45
0x1572	0x702B    STRB	R3, [R5, #0]
0x1574	0xF1050801  ADD	R8, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 32 (R8)
0x1578	0x1C65    ADDS	R5, R4, #1
0x157A	0xB22D    SXTH	R5, R5
; ccnt end address is: 16 (R4)
; ccnt start address is: 20 (R5)
;__Lib_Sprintf.c, 492 :: 		
; pb end address is: 32 (R8)
; ccnt end address is: 20 (R5)
0x157C	0xE005    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 20 (R5)
; ccnt start address is: 16 (R4)
0x157E	0x232B    MOVS	R3, #43
0x1580	0x702B    STRB	R3, [R5, #0]
0x1582	0xF1050801  ADD	R8, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 32 (R8)
0x1586	0x1C65    ADDS	R5, R4, #1
0x1588	0xB22D    SXTH	R5, R5
; ccnt end address is: 16 (R4)
; ccnt start address is: 20 (R5)
; pb end address is: 32 (R8)
; ccnt end address is: 20 (R5)
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; ccnt start address is: 20 (R5)
; pb start address is: 32 (R8)
0x158A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x158E	0x230A    MOVS	R3, #10
0x1590	0xB21B    SXTH	R3, R3
0x1592	0xFB94F3F3  SDIV	R3, R4, R3
0x1596	0xB21B    SXTH	R3, R3
0x1598	0x3330    ADDS	R3, #48
0x159A	0xF8883000  STRB	R3, [R8, #0]
0x159E	0xF1080601  ADD	R6, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 36 (R9)
0x15A2	0x46B1    MOV	R9, R6
0x15A4	0xF1050801  ADD	R8, R5, #1
0x15A8	0xFA0FF888  SXTH	R8, R8
; ccnt end address is: 20 (R5)
; ccnt start address is: 32 (R8)
;__Lib_Sprintf.c, 496 :: 		
0x15AC	0xF9BD501C  LDRSH	R5, [SP, #28]
0x15B0	0x240A    MOVS	R4, #10
0x15B2	0xB224    SXTH	R4, R4
0x15B4	0xFB95F3F4  SDIV	R3, R5, R4
0x15B8	0xFB045313  MLS	R3, R4, R3, R5
0x15BC	0xB21B    SXTH	R3, R3
0x15BE	0x3330    ADDS	R3, #48
0x15C0	0x7033    STRB	R3, [R6, #0]
0x15C2	0xF1090401  ADD	R4, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 16 (R4)
0x15C6	0xF1080501  ADD	R5, R8, #1
0x15CA	0xB22D    SXTH	R5, R5
; ccnt end address is: 32 (R8)
; ccnt start address is: 20 (R5)
;__Lib_Sprintf.c, 497 :: 		
0x15CC	0xF0070308  AND	R3, R7, #8
0x15D0	0xB29B    UXTH	R3, R3
; flag end address is: 28 (R7)
0x15D2	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf374
0x15D4	0x2A00    CMP	R2, #0
0x15D6	0xDD17    BLE	L___Lib_Sprintf__doprntf375
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x15D8	0xF8AD5004  STRH	R5, [SP, #4]
; ccnt end address is: 20 (R5)
0x15DC	0xB215    SXTH	R5, R2
0x15DE	0xF9BD2004  LDRSH	R2, [SP, #4]
0x15E2	0xE7FF    B	L___Lib_Sprintf__doprntf143
; width end address is: 8 (R2)
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; ccnt start address is: 8 (R2)
; ccnt start address is: 8 (R2)
; width start address is: 20 (R5)
; pb start address is: 16 (R4)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; width start address is: 20 (R5)
0x15E4	0x2320    MOVS	R3, #32
0x15E6	0x7023    STRB	R3, [R4, #0]
0x15E8	0x1C64    ADDS	R4, R4, #1
; pb end address is: 16 (R4)
0x15EA	0x1C52    ADDS	R2, R2, #1
0x15EC	0xB212    SXTH	R2, R2
; ccnt end address is: 8 (R2)
;__Lib_Sprintf.c, 500 :: 		
0x15EE	0x1E6B    SUBS	R3, R5, #1
0x15F0	0xB21B    SXTH	R3, R3
0x15F2	0xB21D    SXTH	R5, R3
; width end address is: 20 (R5)
0x15F4	0x2B00    CMP	R3, #0
0x15F6	0xD1F5    BNE	L___Lib_Sprintf__doprntf373
; width end address is: 20 (R5)
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 16 (R4)
; f end address is: 4 (R1)
0x15F8	0x4623    MOV	R3, R4
;__Lib_Sprintf.c, 497 :: 		
0x15FA	0xE001    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf374:
0x15FC	0xB22A    SXTH	R2, R5
0x15FE	0x4623    MOV	R3, R4
L___Lib_Sprintf__doprntf334:
; ccnt start address is: 8 (R2)
; pb start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1600	0x4605    MOV	R5, R0
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x1602	0xB216    SXTH	R6, R2
0x1604	0x461A    MOV	R2, R3
0x1606	0xE002    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf375:
0x1608	0xB22E    SXTH	R6, R5
0x160A	0x4605    MOV	R5, R0
0x160C	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x160E	0x4608    MOV	R0, R1
0x1610	0xF7FFBAEF  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; prec start address is: 48 (R12)
; f start address is: 40 (R10)
; flag start address is: 44 (R11)
0x1614	0xF40B7300  AND	R3, R11, #512
0x1618	0xB29B    UXTH	R3, R3
0x161A	0x2B00    CMP	R3, #0
0x161C	0xF0008073  BEQ	L___Lib_Sprintf__doprntf377
;__Lib_Sprintf.c, 506 :: 		
0x1620	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1624	0x2B00    CMP	R3, #0
0x1626	0xDA07    BGE	L___Lib_Sprintf__doprntf376
;__Lib_Sprintf.c, 507 :: 		
0x1628	0xF9BD301C  LDRSH	R3, [SP, #28]
0x162C	0x1E5B    SUBS	R3, R3, #1
0x162E	0xB21B    SXTH	R3, R3
0x1630	0xEBAC0003  SUB	R0, R12, R3, LSL #0
0x1634	0xB200    SXTH	R0, R0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x1636	0xE001    B	L___Lib_Sprintf__doprntf147
L___Lib_Sprintf__doprntf376:
;__Lib_Sprintf.c, 506 :: 		
0x1638	0xFA0FF08C  SXTH	R0, R12
;__Lib_Sprintf.c, 507 :: 		
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
; prec start address is: 0 (R0)
0x163C	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1640	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1644	0xEE103A10  VMOV	R3, S0
0x1648	0x9308    STR	R3, [SP, #32]
0x164A	0xE001    B	#2
0x164C	0x2E440000  	__Lib_Sprintf_dpowers+0
;__Lib_Sprintf.c, 509 :: 		
0x1650	0x2301    MOVS	R3, #1
0x1652	0xF88D3014  STRB	R3, [SP, #20]
; flag end address is: 44 (R11)
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
0x1656	0xFA1FF58B  UXTH	R5, R11
L___Lib_Sprintf__doprntf148:
; prec start address is: 0 (R0)
; flag start address is: 20 (R5)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x165A	0xF89D3014  LDRB	R3, [SP, #20]
0x165E	0x2B0A    CMP	R3, #10
0x1660	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x1662	0xF89D3014  LDRB	R3, [SP, #20]
0x1666	0x009C    LSLS	R4, R3, #2
0x1668	0x4BF8    LDR	R3, [PC, #992]
0x166A	0x191B    ADDS	R3, R3, R4
0x166C	0x681C    LDR	R4, [R3, #0]
0x166E	0x9B08    LDR	R3, [SP, #32]
0x1670	0x42A3    CMP	R3, R4
0x1672	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x1674	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x1676	0xF89D3014  LDRB	R3, [SP, #20]
0x167A	0x1C5B    ADDS	R3, R3, #1
0x167C	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 511 :: 		
0x1680	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x1682	0xF89D3014  LDRB	R3, [SP, #20]
0x1686	0x1AC4    SUB	R4, R0, R3
; prec end address is: 0 (R0)
; prec start address is: 44 (R11)
0x1688	0xFA0FFB84  SXTH	R11, R4
;__Lib_Sprintf.c, 513 :: 		
0x168C	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x1690	0xEEF80A40  VCVT.F32.U32	S1, S0
0x1694	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1698	0xEE300A60  VSUB.F32	S0, S0, S1
0x169C	0xED8D0A0A  VSTR.32	S0, [SP, #40]
0x16A0	0xB260    SXTB	R0, R4
0x16A2	0xF7FEFE05  BL	__Lib_Sprintf_scale+0
0x16A6	0xEDDD0A0A  VLDR.32	S1, [SP, #40]
0x16AA	0xEE600A80  VMUL.F32	S1, S1, S0
0x16AE	0xEEB60A00  VMOV.F32	S0, #0.5
0x16B2	0xEE300A80  VADD.F32	S0, S1, S0
0x16B6	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x16BA	0xEE103A10  VMOV	R3, S0
0x16BE	0x9308    STR	R3, [SP, #32]
; prec end address is: 44 (R11)
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; flag end address is: 20 (R5)
0x16C0	0xB239    SXTH	R1, R7
0x16C2	0xB2AF    UXTH	R7, R5
0x16C4	0xB230    SXTH	R0, R6
0x16C6	0x464E    MOV	R6, R9
0x16C8	0x4642    MOV	R2, R8
0x16CA	0xFA0FF88B  SXTH	R8, R11
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; prec start address is: 32 (R8)
; width start address is: 0 (R0)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 24 (R6)
; f start address is: 40 (R10)
; flag start address is: 28 (R7)
0x16CE	0xF1B80F00  CMP	R8, #0
0x16D2	0xD010    BEQ	L___Lib_Sprintf__doprntf336
0x16D4	0x9D08    LDR	R5, [SP, #32]
0x16D6	0x240A    MOVS	R4, #10
0x16D8	0xFBB5F3F4  UDIV	R3, R5, R4
0x16DC	0xFB045313  MLS	R3, R4, R3, R5
0x16E0	0xB94B    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x16E2	0x9C08    LDR	R4, [SP, #32]
0x16E4	0x230A    MOVS	R3, #10
0x16E6	0xFBB4F3F3  UDIV	R3, R4, R3
0x16EA	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x16EC	0xF1A80801  SUB	R8, R8, #1
0x16F0	0xFA0FF888  SXTH	R8, R8
;__Lib_Sprintf.c, 517 :: 		
0x16F4	0xE7EB    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x16F6	0x46B1    MOV	R9, R6
; prec end address is: 32 (R8)
; f end address is: 40 (R10)
; pb end address is: 24 (R6)
; flag end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; ap end address is: 8 (R2)
0x16F8	0xB206    SXTH	R6, R0
0x16FA	0xB2BD    UXTH	R5, R7
0x16FC	0xB20F    SXTH	R7, R1
0x16FE	0xFA0FF488  SXTH	R4, R8
0x1702	0x4690    MOV	R8, R2
0x1704	0xE003    B	L___Lib_Sprintf__doprntf146
; width end address is: 0 (R0)
L___Lib_Sprintf__doprntf377:
;__Lib_Sprintf.c, 505 :: 		
0x1706	0xFA1FF58B  UXTH	R5, R11
0x170A	0xFA0FF48C  SXTH	R4, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; flag start address is: 20 (R5)
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x170E	0x2C0C    CMP	R4, #12
0x1710	0xDC08    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x1712	0xB2E0    UXTB	R0, R4
0x1714	0xF7FEFE9C  BL	__Lib_Sprintf_fround+0
0x1718	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x171C	0xEE300A80  VADD.F32	S0, S1, S0
0x1720	0xED8D0A06  VSTR.32	S0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x1724	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1728	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x172C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1730	0xD039    BEQ	L___Lib_Sprintf__doprntf339
0x1732	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1736	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x173A	0xEE103A10  VMOV	R3, S0
0x173E	0xBB93    CBNZ	R3, L___Lib_Sprintf__doprntf338
0x1740	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1744	0x2B01    CMP	R3, #1
0x1746	0xDD2E    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x1748	0xF9BD001C  LDRSH	R0, [SP, #28]
0x174C	0xF7FEFDB0  BL	__Lib_Sprintf_scale+0
0x1750	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1754	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1758	0x4BBD    LDR	R3, [PC, #756]
0x175A	0xEE003A10  VMOV	S0, R3
0x175E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1762	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1766	0xDA05    BGE	L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x1768	0xF9BD301C  LDRSH	R3, [SP, #28]
0x176C	0x3B09    SUBS	R3, #9
0x176E	0xF8AD301C  STRH	R3, [SP, #28]
0x1772	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x1774	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1778	0x3B08    SUBS	R3, #8
0x177A	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x177E	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1782	0xF7FEFD95  BL	__Lib_Sprintf_scale+0
0x1786	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x178A	0xEE800A80  VDIV.F32	S0, S1, S0
0x178E	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1792	0xEE103A10  VMOV	R3, S0
0x1796	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x1798	0xF04F0300  MOV	R3, #0
0x179C	0xEE003A10  VMOV	S0, R3
0x17A0	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x17A4	0xE014    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x17A6	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x17AA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x17AE	0xEE103A10  VMOV	R3, S0
0x17B2	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x17B4	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x17B8	0xEEF80A40  VCVT.F32.U32	S1, S0
0x17BC	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x17C0	0xEE300A60  VSUB.F32	S0, S0, S1
0x17C4	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x17C8	0x2300    MOVS	R3, #0
0x17CA	0xB21B    SXTH	R3, R3
0x17CC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x17D0	0x2301    MOVS	R3, #1
0x17D2	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 20 (R5)
0x17D6	0xB222    SXTH	R2, R4
0x17D8	0x4651    MOV	R1, R10
0x17DA	0x4640    MOV	R0, R8
0x17DC	0xFA0FF886  SXTH	R8, R6
0x17E0	0xB23E    SXTH	R6, R7
0x17E2	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; width start address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; prec start address is: 8 (R2)
; flag start address is: 20 (R5)
0x17E4	0xF89D3014  LDRB	R3, [SP, #20]
0x17E8	0x2B0A    CMP	R3, #10
0x17EA	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x17EC	0xF89D3014  LDRB	R3, [SP, #20]
0x17F0	0x009C    LSLS	R4, R3, #2
0x17F2	0x4B96    LDR	R3, [PC, #600]
0x17F4	0x191B    ADDS	R3, R3, R4
0x17F6	0x681C    LDR	R4, [R3, #0]
0x17F8	0x9B08    LDR	R3, [SP, #32]
0x17FA	0x42A3    CMP	R3, R4
0x17FC	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x17FE	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x1800	0xF89D3014  LDRB	R3, [SP, #20]
0x1804	0x1C5B    ADDS	R3, R3, #1
0x1806	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 540 :: 		
0x180A	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x180C	0xF89D3014  LDRB	R3, [SP, #20]
0x1810	0x18D4    ADDS	R4, R2, R3
0x1812	0xB224    SXTH	R4, R4
0x1814	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1818	0x18E3    ADDS	R3, R4, R3
0x181A	0xB21B    SXTH	R3, R3
0x181C	0xEBA80403  SUB	R4, R8, R3, LSL #0
0x1820	0xB224    SXTH	R4, R4
; width end address is: 32 (R8)
; width start address is: 16 (R4)
;__Lib_Sprintf.c, 542 :: 		
0x1822	0xF4056300  AND	R3, R5, #2048
0x1826	0xB29B    UXTH	R3, R3
0x1828	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x182A	0xB902    CBNZ	R2, L___Lib_Sprintf__doprntf340
0x182C	0xE001    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x182E	0x1E64    SUBS	R4, R4, #1
0x1830	0xB224    SXTH	R4, R4
; width end address is: 16 (R4)
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
; width start address is: 16 (R4)
0x1832	0xF0050303  AND	R3, R5, #3
0x1836	0xB29B    UXTH	R3, R3
0x1838	0xB113    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 545 :: 		
0x183A	0x1E64    SUBS	R4, R4, #1
0x183C	0xB224    SXTH	R4, R4
; width end address is: 16 (R4)
0x183E	0xE7FF    B	L___Lib_Sprintf__doprntf170
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 544 :: 		
;__Lib_Sprintf.c, 545 :: 		
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
; width start address is: 16 (R4)
0x1840	0xF0050304  AND	R3, R5, #4
0x1844	0xB29B    UXTH	R3, R3
0x1846	0x2B00    CMP	R3, #0
0x1848	0xD038    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x184A	0xF0050302  AND	R3, R5, #2
0x184E	0xB29B    UXTH	R3, R3
0x1850	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x1852	0xF0050301  AND	R3, R5, #1
0x1856	0xB29B    UXTH	R3, R3
0x1858	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x185A	0x232D    MOVS	R3, #45
0x185C	0xF88D300E  STRB	R3, [SP, #14]
0x1860	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x1862	0x232B    MOVS	R3, #43
0x1864	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf174:
0x1868	0xF89D300E  LDRB	R3, [SP, #14]
0x186C	0x703B    STRB	R3, [R7, #0]
0x186E	0x1C7F    ADDS	R7, R7, #1
0x1870	0x1C76    ADDS	R6, R6, #1
0x1872	0xB236    SXTH	R6, R6
0x1874	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x1876	0xF0050301  AND	R3, R5, #1
0x187A	0xB29B    UXTH	R3, R3
0x187C	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 551 :: 		
0x187E	0x2320    MOVS	R3, #32
0x1880	0x703B    STRB	R3, [R7, #0]
0x1882	0x1C7F    ADDS	R7, R7, #1
0x1884	0x1C76    ADDS	R6, R6, #1
0x1886	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x1888	0xB233    SXTH	R3, R6
0x188A	0x463E    MOV	R6, R7
0x188C	0xE001    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 550 :: 		
0x188E	0xB233    SXTH	R3, R6
0x1890	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x1892	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x1894	0xB21E    SXTH	R6, R3
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf177:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1896	0x2C00    CMP	R4, #0
0x1898	0xDD07    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x189A	0x2330    MOVS	R3, #48
0x189C	0x703B    STRB	R3, [R7, #0]
0x189E	0x1C7F    ADDS	R7, R7, #1
0x18A0	0x1C76    ADDS	R6, R6, #1
0x18A2	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 554 :: 		
0x18A4	0x1E64    SUBS	R4, R4, #1
0x18A6	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 555 :: 		
0x18A8	0xE7F5    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
0x18AA	0x9001    STR	R0, [SP, #4]
0x18AC	0x46B9    MOV	R9, R7
0x18AE	0xB227    SXTH	R7, R4
0x18B0	0xFA0FF886  SXTH	R8, R6
0x18B4	0xB2AE    UXTH	R6, R5
0x18B6	0xB210    SXTH	R0, R2
0x18B8	0x9A01    LDR	R2, [SP, #4]
0x18BA	0xE048    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
0x18BC	0xF0050308  AND	R3, R5, #8
0x18C0	0xB29B    UXTH	R3, R3
0x18C2	0xB98B    CBNZ	R3, L___Lib_Sprintf__doprntf380
; prec end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 24 (R6)
0x18C4	0x2C00    CMP	R4, #0
0x18C6	0xDD07    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x18C8	0x2320    MOVS	R3, #32
0x18CA	0x703B    STRB	R3, [R7, #0]
0x18CC	0x1C7F    ADDS	R7, R7, #1
0x18CE	0x1C76    ADDS	R6, R6, #1
0x18D0	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 561 :: 		
0x18D2	0x1E64    SUBS	R4, R4, #1
0x18D4	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 562 :: 		
0x18D6	0xE7F5    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
0x18D8	0xF8AD4004  STRH	R4, [SP, #4]
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
0x18DC	0x460C    MOV	R4, R1
0x18DE	0xB2A9    UXTH	R1, R5
0x18E0	0x4605    MOV	R5, R0
0x18E2	0xF9BD0004  LDRSH	R0, [SP, #4]
0x18E6	0xE004    B	L___Lib_Sprintf__doprntf180
; prec end address is: 8 (R2)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 558 :: 		
0x18E8	0x9101    STR	R1, [SP, #4]
0x18EA	0xB2A9    UXTH	R1, R5
0x18EC	0x4605    MOV	R5, R0
0x18EE	0xB220    SXTH	R0, R4
0x18F0	0x9C01    LDR	R4, [SP, #4]
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; width start address is: 0 (R0)
; flag start address is: 4 (R1)
; prec start address is: 8 (R2)
; f start address is: 16 (R4)
; pb start address is: 28 (R7)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
0x18F2	0xF0010302  AND	R3, R1, #2
0x18F6	0xB29B    UXTH	R3, R3
0x18F8	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x18FA	0xF0010301  AND	R3, R1, #1
0x18FE	0xB29B    UXTH	R3, R3
0x1900	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x1902	0x232D    MOVS	R3, #45
0x1904	0xF88D300F  STRB	R3, [SP, #15]
0x1908	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x190A	0x232B    MOVS	R3, #43
0x190C	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf185:
0x1910	0xF89D300F  LDRB	R3, [SP, #15]
0x1914	0x703B    STRB	R3, [R7, #0]
0x1916	0x1C7F    ADDS	R7, R7, #1
0x1918	0x1C73    ADDS	R3, R6, #1
0x191A	0xB21B    SXTH	R3, R3
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x191C	0x463E    MOV	R6, R7
0x191E	0xE00E    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; ccnt start address is: 24 (R6)
0x1920	0xF0010301  AND	R3, R1, #1
0x1924	0xB29B    UXTH	R3, R3
0x1926	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf381
;__Lib_Sprintf.c, 567 :: 		
0x1928	0x2320    MOVS	R3, #32
0x192A	0x703B    STRB	R3, [R7, #0]
0x192C	0x1C7F    ADDS	R7, R7, #1
0x192E	0x1C76    ADDS	R6, R6, #1
0x1930	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x1932	0x463B    MOV	R3, R7
0x1934	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf381:
;__Lib_Sprintf.c, 566 :: 		
0x1936	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
0x1938	0x9301    STR	R3, [SP, #4]
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x193A	0xB233    SXTH	R3, R6
0x193C	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 24 (R6)
; ccnt start address is: 12 (R3)
0x193E	0xB207    SXTH	R7, R0
; width end address is: 0 (R0)
; prec end address is: 8 (R2)
; f end address is: 16 (R4)
; pb end address is: 24 (R6)
; flag end address is: 4 (R1)
; ccnt end address is: 12 (R3)
; ap end address is: 20 (R5)
0x1940	0xB210    SXTH	R0, R2
0x1942	0x462A    MOV	R2, R5
0x1944	0x46B1    MOV	R9, R6
0x1946	0xB28E    UXTH	R6, R1
0x1948	0x4621    MOV	R1, R4
0x194A	0xFA0FF883  SXTH	R8, R3
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; ccnt start address is: 32 (R8)
; pb start address is: 36 (R9)
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; prec start address is: 0 (R0)
; flag start address is: 24 (R6)
; width start address is: 28 (R7)
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf188:
; width start address is: 28 (R7)
; flag start address is: 24 (R6)
; prec start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 36 (R9)
; ccnt start address is: 32 (R8)
0x194E	0xF89D4014  LDRB	R4, [SP, #20]
0x1952	0xF89D3014  LDRB	R3, [SP, #20]
0x1956	0x1E5B    SUBS	R3, R3, #1
0x1958	0xF88D3014  STRB	R3, [SP, #20]
0x195C	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x195E	0xF89D3014  LDRB	R3, [SP, #20]
0x1962	0x009C    LSLS	R4, R3, #2
0x1964	0x4B39    LDR	R3, [PC, #228]
0x1966	0x191B    ADDS	R3, R3, R4
0x1968	0x681C    LDR	R4, [R3, #0]
0x196A	0x9B08    LDR	R3, [SP, #32]
0x196C	0xFBB3F5F4  UDIV	R5, R3, R4
0x1970	0x240A    MOVS	R4, #10
0x1972	0xFBB5F3F4  UDIV	R3, R5, R4
0x1976	0xFB045313  MLS	R3, R4, R3, R5
0x197A	0x3330    ADDS	R3, #48
0x197C	0xF8893000  STRB	R3, [R9, #0]
0x1980	0xF1090901  ADD	R9, R9, #1
0x1984	0xF1080801  ADD	R8, R8, #1
0x1988	0xFA0FF888  SXTH	R8, R8
0x198C	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; width end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
0x198E	0x460D    MOV	R5, R1
0x1990	0x4614    MOV	R4, R2
0x1992	0x46CA    MOV	R10, R9
0x1994	0xFA0FF988  SXTH	R9, R8
L___Lib_Sprintf__doprntf190:
; flag end address is: 24 (R6)
; ccnt start address is: 36 (R9)
; pb start address is: 40 (R10)
; ap start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 0 (R0)
; flag start address is: 24 (R6)
; width start address is: 28 (R7)
0x1998	0xF9BD301C  LDRSH	R3, [SP, #28]
0x199C	0x2B00    CMP	R3, #0
0x199E	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x19A0	0x2330    MOVS	R3, #48
0x19A2	0xF88A3000  STRB	R3, [R10, #0]
0x19A6	0xF10A0A01  ADD	R10, R10, #1
0x19AA	0xF1090901  ADD	R9, R9, #1
0x19AE	0xFA0FF989  SXTH	R9, R9
;__Lib_Sprintf.c, 573 :: 		
0x19B2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x19B6	0x1E5B    SUBS	R3, R3, #1
0x19B8	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x19BC	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
0x19BE	0x2808    CMP	R0, #8
0x19C0	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x19C2	0x2308    MOVS	R3, #8
0x19C4	0xF88D3014  STRB	R3, [SP, #20]
0x19C8	0xE001    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x19CA	0xF88D0014  STRB	R0, [SP, #20]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x19CE	0xF89D3014  LDRB	R3, [SP, #20]
0x19D2	0x1AC3    SUB	R3, R0, R3
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
0x19D4	0xFA0FF883  SXTH	R8, R3
;__Lib_Sprintf.c, 580 :: 		
0x19D8	0xF89D3014  LDRB	R3, [SP, #20]
0x19DC	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x19DE	0xF4066300  AND	R3, R6, #2048
0x19E2	0xB29B    UXTH	R3, R3
0x19E4	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x19E6	0xE00A    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x19E8	0x232E    MOVS	R3, #46
0x19EA	0xF88A3000  STRB	R3, [R10, #0]
0x19EE	0xF10A0301  ADD	R3, R10, #1
; pb end address is: 40 (R10)
; pb start address is: 0 (R0)
0x19F2	0x4618    MOV	R0, R3
0x19F4	0xF1090901  ADD	R9, R9, #1
0x19F8	0xFA0FF989  SXTH	R9, R9
; pb end address is: 0 (R0)
; ccnt end address is: 36 (R9)
0x19FC	0x4682    MOV	R10, R0
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; ccnt start address is: 36 (R9)
; pb start address is: 40 (R10)
0x19FE	0xF89D0014  LDRB	R0, [SP, #20]
0x1A02	0xF7FEFC55  BL	__Lib_Sprintf_scale+0
0x1A06	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1A0A	0xEE200A80  VMUL.F32	S0, S1, S0
0x1A0E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1A12	0xEE103A10  VMOV	R3, S0
0x1A16	0x9308    STR	R3, [SP, #32]
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; prec end address is: 32 (R8)
; ccnt end address is: 36 (R9)
; pb end address is: 40 (R10)
; ap end address is: 16 (R4)
; f end address is: 20 (R5)
0x1A18	0xB239    SXTH	R1, R7
0x1A1A	0x4627    MOV	R7, R4
0x1A1C	0xB2B2    UXTH	R2, R6
0x1A1E	0x462E    MOV	R6, R5
0x1A20	0xFA0FF088  SXTH	R0, R8
0x1A24	0xFA0FF889  SXTH	R8, R9
0x1A28	0x46D1    MOV	R9, R10
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 36 (R9)
; ccnt start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 4 (R1)
; flag start address is: 8 (R2)
; f start address is: 24 (R6)
; ap start address is: 28 (R7)
0x1A2A	0xF89D3014  LDRB	R3, [SP, #20]
0x1A2E	0xB303    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x1A30	0xF89D3014  LDRB	R3, [SP, #20]
0x1A34	0x1E5B    SUBS	R3, R3, #1
0x1A36	0xB2DB    UXTB	R3, R3
0x1A38	0xF88D3014  STRB	R3, [SP, #20]
0x1A3C	0x009C    LSLS	R4, R3, #2
0x1A3E	0x4B03    LDR	R3, [PC, #12]
0x1A40	0x191B    ADDS	R3, R3, R4
0x1A42	0x681C    LDR	R4, [R3, #0]
0x1A44	0x9B08    LDR	R3, [SP, #32]
0x1A46	0xFBB3F5F4  UDIV	R5, R3, R4
0x1A4A	0xE003    B	#6
0x1A4C	0x2E440000  	__Lib_Sprintf_dpowers+0
0x1A50	0x705F4089  	#1082749023
0x1A54	0x240A    MOVS	R4, #10
0x1A56	0xFBB5F3F4  UDIV	R3, R5, R4
0x1A5A	0xFB045313  MLS	R3, R4, R3, R5
0x1A5E	0x3330    ADDS	R3, #48
0x1A60	0xF8893000  STRB	R3, [R9, #0]
0x1A64	0xF1090901  ADD	R9, R9, #1
0x1A68	0xF1080801  ADD	R8, R8, #1
0x1A6C	0xFA0FF888  SXTH	R8, R8
0x1A70	0xE7DB    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
0x1A72	0xB20D    SXTH	R5, R1
; width end address is: 4 (R1)
; f end address is: 24 (R6)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; flag end address is: 8 (R2)
; prec end address is: 0 (R0)
0x1A74	0x4631    MOV	R1, R6
0x1A76	0xB206    SXTH	R6, R0
0x1A78	0x4638    MOV	R0, R7
0x1A7A	0x464F    MOV	R7, R9
0x1A7C	0xB294    UXTH	R4, R2
0x1A7E	0xFA0FF288  SXTH	R2, R8
L___Lib_Sprintf__doprntf199:
; ap end address is: 28 (R7)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 16 (R4)
; width start address is: 20 (R5)
; prec start address is: 24 (R6)
; ccnt start address is: 8 (R2)
; pb start address is: 28 (R7)
0x1A82	0xB13E    CBZ	R6, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x1A84	0x2330    MOVS	R3, #48
0x1A86	0x703B    STRB	R3, [R7, #0]
0x1A88	0x1C7F    ADDS	R7, R7, #1
0x1A8A	0x1C52    ADDS	R2, R2, #1
0x1A8C	0xB212    SXTH	R2, R2
;__Lib_Sprintf.c, 589 :: 		
0x1A8E	0x1E76    SUBS	R6, R6, #1
0x1A90	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 590 :: 		
; prec end address is: 24 (R6)
0x1A92	0xE7F6    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
0x1A94	0xF0040308  AND	R3, R4, #8
0x1A98	0xB29B    UXTH	R3, R3
; flag end address is: 16 (R4)
0x1A9A	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf383
0x1A9C	0x2D00    CMP	R5, #0
0x1A9E	0xDD16    BLE	L___Lib_Sprintf__doprntf384
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
; ccnt end address is: 8 (R2)
; pb end address is: 28 (R7)
0x1AA0	0xB214    SXTH	R4, R2
0x1AA2	0xB22A    SXTH	R2, R5
0x1AA4	0x463D    MOV	R5, R7
0x1AA6	0xE7FF    B	L___Lib_Sprintf__doprntf204
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf382:
;__Lib_Sprintf.c, 594 :: 		
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
0x1AA8	0x2320    MOVS	R3, #32
0x1AAA	0x702B    STRB	R3, [R5, #0]
0x1AAC	0x1C6D    ADDS	R5, R5, #1
; pb end address is: 20 (R5)
0x1AAE	0x1C64    ADDS	R4, R4, #1
0x1AB0	0xB224    SXTH	R4, R4
; ccnt end address is: 16 (R4)
;__Lib_Sprintf.c, 594 :: 		
0x1AB2	0x1E53    SUBS	R3, R2, #1
0x1AB4	0xB21B    SXTH	R3, R3
0x1AB6	0xB21A    SXTH	R2, R3
; width end address is: 8 (R2)
0x1AB8	0x2B00    CMP	R3, #0
0x1ABA	0xD1F5    BNE	L___Lib_Sprintf__doprntf382
; width end address is: 8 (R2)
; ccnt end address is: 16 (R4)
; ap end address is: 0 (R0)
; pb end address is: 20 (R5)
; f end address is: 4 (R1)
0x1ABC	0xB223    SXTH	R3, R4
0x1ABE	0x462A    MOV	R2, R5
;__Lib_Sprintf.c, 591 :: 		
0x1AC0	0xE001    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf383:
0x1AC2	0xB213    SXTH	R3, R2
0x1AC4	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf345:
; pb start address is: 8 (R2)
; ccnt start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1AC6	0x4605    MOV	R5, R0
; ap end address is: 0 (R0)
; ccnt end address is: 12 (R3)
; pb end address is: 8 (R2)
; f end address is: 4 (R1)
0x1AC8	0xB21E    SXTH	R6, R3
0x1ACA	0x4613    MOV	R3, R2
0x1ACC	0xE002    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf384:
0x1ACE	0x463B    MOV	R3, R7
0x1AD0	0xB216    SXTH	R6, R2
0x1AD2	0x4605    MOV	R5, R0
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 24 (R6)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
0x1AD4	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
; ap end address is: 20 (R5)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x1AD6	0x4608    MOV	R0, R1
0x1AD8	0xF7FFB88B  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
; flag start address is: 44 (R11)
0x1ADC	0xF00B03C0  AND	R3, R11, #192
0x1AE0	0xB29B    UXTH	R3, R3
0x1AE2	0xBB0B    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x1AE4	0xF00B0310  AND	R3, R11, #16
0x1AE8	0xB29B    UXTH	R3, R3
0x1AEA	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x1AEC	0xF8D84000  LDR	R4, [R8, #0]
0x1AF0	0x1D23    ADDS	R3, R4, #4
0x1AF2	0xF8C83000  STR	R3, [R8, #0]
0x1AF6	0x6823    LDR	R3, [R4, #0]
0x1AF8	0x9308    STR	R3, [SP, #32]
0x1AFA	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x1AFC	0xF8D84000  LDR	R4, [R8, #0]
0x1B00	0x1D23    ADDS	R3, R4, #4
0x1B02	0xF8C83000  STR	R3, [R8, #0]
0x1B06	0xF9B43000  LDRSH	R3, [R4, #0]
0x1B0A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x1B0C	0x9B08    LDR	R3, [SP, #32]
0x1B0E	0x2B00    CMP	R3, #0
0x1B10	0xDA07    BGE	L___Lib_Sprintf__doprntf385
;__Lib_Sprintf.c, 606 :: 		
0x1B12	0xF04B0303  ORR	R3, R11, #3
; flag end address is: 44 (R11)
; flag start address is: 4 (R1)
0x1B16	0xB299    UXTH	R1, R3
;__Lib_Sprintf.c, 607 :: 		
0x1B18	0x9B08    LDR	R3, [SP, #32]
0x1B1A	0x425B    RSBS	R3, R3, #0
0x1B1C	0x9308    STR	R3, [SP, #32]
; flag end address is: 4 (R1)
0x1B1E	0xB28A    UXTH	R2, R1
;__Lib_Sprintf.c, 608 :: 		
0x1B20	0xE001    B	L___Lib_Sprintf__doprntf210
L___Lib_Sprintf__doprntf385:
;__Lib_Sprintf.c, 605 :: 		
0x1B22	0xFA1FF28B  UXTH	R2, R11
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
0x1B26	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
; flag start address is: 44 (R11)
0x1B28	0xF00B0310  AND	R3, R11, #16
0x1B2C	0xB29B    UXTH	R3, R3
0x1B2E	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x1B30	0xF8D84000  LDR	R4, [R8, #0]
0x1B34	0x1D23    ADDS	R3, R4, #4
0x1B36	0xF8C83000  STR	R3, [R8, #0]
0x1B3A	0x6823    LDR	R3, [R4, #0]
0x1B3C	0x9308    STR	R3, [SP, #32]
0x1B3E	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x1B40	0xF8D84000  LDR	R4, [R8, #0]
0x1B44	0x1D23    ADDS	R3, R4, #4
0x1B46	0xF8C83000  STR	R3, [R8, #0]
0x1B4A	0x8823    LDRH	R3, [R4, #0]
0x1B4C	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
0x1B4E	0xFA1FF28B  UXTH	R2, R11
L___Lib_Sprintf__doprntf211:
; flag end address is: 44 (R11)
;__Lib_Sprintf.c, 618 :: 		
; flag start address is: 8 (R2)
0x1B52	0xB928    CBNZ	R0, L___Lib_Sprintf__doprntf386
0x1B54	0x9B08    LDR	R3, [SP, #32]
0x1B56	0xB92B    CBNZ	R3, L___Lib_Sprintf__doprntf387
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x1B58	0x1C40    ADDS	R0, R0, #1
0x1B5A	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x1B5C	0xB204    SXTH	R4, R0
;__Lib_Sprintf.c, 618 :: 		
0x1B5E	0xE000    B	L___Lib_Sprintf__doprntf347
L___Lib_Sprintf__doprntf386:
0x1B60	0xB204    SXTH	R4, R0
L___Lib_Sprintf__doprntf347:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
0x1B62	0xE000    B	L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf387:
0x1B64	0xB204    SXTH	R4, R0
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
; prec start address is: 16 (R4)
0x1B66	0xF00203C0  AND	R3, R2, #192
0x1B6A	0xB2DD    UXTB	R5, R3
0x1B6C	0xE063    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x1B6E	0x2301    MOVS	R3, #1
0x1B70	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1B74	0xF8CD8004  STR	R8, [SP, #4]
0x1B78	0xFA0FF887  SXTH	R8, R7
0x1B7C	0x464F    MOV	R7, R9
0x1B7E	0xFA0FF986  SXTH	R9, R6
0x1B82	0x4651    MOV	R1, R10
0x1B84	0xB220    SXTH	R0, R4
0x1B86	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprintf__doprntf221:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 24 (R6)
; ccnt start address is: 32 (R8)
; width start address is: 36 (R9)
0x1B88	0xF89D3014  LDRB	R3, [SP, #20]
0x1B8C	0x2B0A    CMP	R3, #10
0x1B8E	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x1B90	0xF89D3014  LDRB	R3, [SP, #20]
0x1B94	0x009C    LSLS	R4, R3, #2
0x1B96	0x4BF2    LDR	R3, [PC, #968]
0x1B98	0x191B    ADDS	R3, R3, R4
0x1B9A	0x681C    LDR	R4, [R3, #0]
0x1B9C	0x9B08    LDR	R3, [SP, #32]
0x1B9E	0x42A3    CMP	R3, R4
0x1BA0	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x1BA2	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x1BA4	0xF89D3014  LDRB	R3, [SP, #20]
0x1BA8	0x1C5B    ADDS	R3, R3, #1
0x1BAA	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 625 :: 		
0x1BAE	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
0x1BB0	0xB204    SXTH	R4, R0
; ap end address is: 24 (R6)
; ccnt end address is: 32 (R8)
; pb end address is: 28 (R7)
; prec end address is: 0 (R0)
; width end address is: 36 (R9)
; f end address is: 4 (R1)
0x1BB2	0x4630    MOV	R0, R6
0x1BB4	0xFA0FF689  SXTH	R6, R9
0x1BB8	0xFA0FF588  SXTH	R5, R8
0x1BBC	0xE047    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; prec start address is: 16 (R4)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
0x1BBE	0x2301    MOVS	R3, #1
0x1BC0	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1BC4	0x4651    MOV	R1, R10
0x1BC6	0xB220    SXTH	R0, R4
L___Lib_Sprintf__doprntf226:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x1BC8	0xF89D3014  LDRB	R3, [SP, #20]
0x1BCC	0x2B08    CMP	R3, #8
0x1BCE	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x1BD0	0xF89D3014  LDRB	R3, [SP, #20]
0x1BD4	0x009C    LSLS	R4, R3, #2
0x1BD6	0x4BE3    LDR	R3, [PC, #908]
0x1BD8	0x191B    ADDS	R3, R3, R4
0x1BDA	0x681C    LDR	R4, [R3, #0]
0x1BDC	0x9B08    LDR	R3, [SP, #32]
0x1BDE	0x42A3    CMP	R3, R4
0x1BE0	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x1BE2	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x1BE4	0xF89D3014  LDRB	R3, [SP, #20]
0x1BE8	0x1C5B    ADDS	R3, R3, #1
0x1BEA	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 631 :: 		
0x1BEE	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
0x1BF0	0xB204    SXTH	R4, R0
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x1BF2	0x4640    MOV	R0, R8
0x1BF4	0xB23D    SXTH	R5, R7
0x1BF6	0x464F    MOV	R7, R9
0x1BF8	0xE029    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
0x1BFA	0x2301    MOVS	R3, #1
0x1BFC	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1C00	0x4651    MOV	R1, R10
0x1C02	0xB220    SXTH	R0, R4
L___Lib_Sprintf__doprntf231:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x1C04	0xF89D3014  LDRB	R3, [SP, #20]
0x1C08	0x2B0C    CMP	R3, #12
0x1C0A	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x1C0C	0xF89D3014  LDRB	R3, [SP, #20]
0x1C10	0x009C    LSLS	R4, R3, #2
0x1C12	0x4BD5    LDR	R3, [PC, #852]
0x1C14	0x191B    ADDS	R3, R3, R4
0x1C16	0x681C    LDR	R4, [R3, #0]
0x1C18	0x9B08    LDR	R3, [SP, #32]
0x1C1A	0x42A3    CMP	R3, R4
0x1C1C	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x1C1E	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x1C20	0xF89D3014  LDRB	R3, [SP, #20]
0x1C24	0x1C5B    ADDS	R3, R3, #1
0x1C26	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 637 :: 		
0x1C2A	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
0x1C2C	0xB204    SXTH	R4, R0
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x1C2E	0x4640    MOV	R0, R8
0x1C30	0xB23D    SXTH	R5, R7
0x1C32	0x464F    MOV	R7, R9
0x1C34	0xE00B    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
0x1C36	0x2D00    CMP	R5, #0
0x1C38	0xD099    BEQ	L___Lib_Sprintf__doprntf219
0x1C3A	0x2DC0    CMP	R5, #192
0x1C3C	0xD097    BEQ	L___Lib_Sprintf__doprntf220
0x1C3E	0x2D80    CMP	R5, #128
0x1C40	0xD0BD    BEQ	L___Lib_Sprintf__doprntf225
0x1C42	0x2D40    CMP	R5, #64
0x1C44	0xD0D9    BEQ	L___Lib_Sprintf__doprntf230
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1C46	0x4651    MOV	R1, R10
0x1C48	0xB23D    SXTH	R5, R7
0x1C4A	0x464F    MOV	R7, R9
0x1C4C	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 16 (R4)
0x1C4E	0xF89D3014  LDRB	R3, [SP, #20]
0x1C52	0x42A3    CMP	R3, R4
0x1C54	0xDA02    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x1C56	0xF88D4014  STRB	R4, [SP, #20]
0x1C5A	0xE007    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x1C5C	0xF89D3014  LDRB	R3, [SP, #20]
0x1C60	0x429C    CMP	R4, R3
0x1C62	0xDA03    BGE	L___Lib_Sprintf__doprntf388
; prec end address is: 16 (R4)
;__Lib_Sprintf.c, 644 :: 		
; prec start address is: 12 (R3)
0x1C64	0xF89D3014  LDRB	R3, [SP, #20]
; prec end address is: 12 (R3)
0x1C68	0xB21C    SXTH	R4, R3
0x1C6A	0xE7FF    B	L___Lib_Sprintf__doprntf237
L___Lib_Sprintf__doprntf388:
;__Lib_Sprintf.c, 643 :: 		
;__Lib_Sprintf.c, 644 :: 		
L___Lib_Sprintf__doprntf237:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
; prec start address is: 16 (R4)
0x1C6C	0xB136    CBZ	R6, L___Lib_Sprintf__doprntf389
0x1C6E	0xF0020303  AND	R3, R2, #3
0x1C72	0xB29B    UXTH	R3, R3
0x1C74	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf390
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x1C76	0x1E76    SUBS	R6, R6, #1
0x1C78	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
;__Lib_Sprintf.c, 645 :: 		
0x1C7A	0xE7FF    B	L___Lib_Sprintf__doprntf349
L___Lib_Sprintf__doprntf389:
L___Lib_Sprintf__doprntf349:
; width start address is: 24 (R6)
; width end address is: 24 (R6)
0x1C7C	0xE7FF    B	L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf390:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
; width start address is: 24 (R6)
0x1C7E	0x42A6    CMP	R6, R4
0x1C80	0xDD02    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x1C82	0x1B36    SUB	R6, R6, R4
0x1C84	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x1C86	0xE001    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
; width start address is: 24 (R6)
0x1C88	0x2600    MOVS	R6, #0
0x1C8A	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
; width start address is: 24 (R6)
0x1C8C	0xF64003C4  MOVW	R3, #2244
0x1C90	0xEA020303  AND	R3, R2, R3, LSL #0
0x1C94	0xB29B    UXTH	R3, R3
0x1C96	0xF5B36F04  CMP	R3, #2112
0x1C9A	0xD104    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x1C9C	0xB116    CBZ	R6, L___Lib_Sprintf__doprntf391
;__Lib_Sprintf.c, 653 :: 		
0x1C9E	0x1E76    SUBS	R6, R6, #1
0x1CA0	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x1CA2	0xE7FF    B	L___Lib_Sprintf__doprntf244
L___Lib_Sprintf__doprntf391:
;__Lib_Sprintf.c, 652 :: 		
;__Lib_Sprintf.c, 653 :: 		
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
; width start address is: 24 (R6)
0x1CA4	0xE00E    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x1CA6	0xF402630C  AND	R3, R2, #2240
0x1CAA	0xB29B    UXTH	R3, R3
0x1CAC	0xF5B36F08  CMP	R3, #2176
0x1CB0	0xD108    BNE	L___Lib_Sprintf__doprntf392
;__Lib_Sprintf.c, 657 :: 		
0x1CB2	0x2E02    CMP	R6, #2
0x1CB4	0xDD02    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x1CB6	0x1EB3    SUBS	R3, R6, #2
0x1CB8	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 12 (R3)
; width end address is: 12 (R3)
0x1CBA	0xE001    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
; width start address is: 12 (R3)
0x1CBC	0x2300    MOVS	R3, #0
0x1CBE	0xB21B    SXTH	R3, R3
; width end address is: 12 (R3)
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
; width start address is: 12 (R3)
0x1CC0	0xB21E    SXTH	R6, R3
; width end address is: 12 (R3)
0x1CC2	0xE7FF    B	L___Lib_Sprintf__doprntf246
L___Lib_Sprintf__doprntf392:
;__Lib_Sprintf.c, 656 :: 		
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
; width start address is: 24 (R6)
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
; width start address is: 24 (R6)
0x1CC4	0xF0020304  AND	R3, R2, #4
0x1CC8	0xB29B    UXTH	R3, R3
0x1CCA	0x2B00    CMP	R3, #0
0x1CCC	0xF0008079  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x1CD0	0xF0020302  AND	R3, R2, #2
0x1CD4	0xB29B    UXTH	R3, R3
0x1CD6	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x1CD8	0xF0020301  AND	R3, R2, #1
0x1CDC	0xB29B    UXTH	R3, R3
0x1CDE	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x1CE0	0x232D    MOVS	R3, #45
0x1CE2	0xF88D3010  STRB	R3, [SP, #16]
0x1CE6	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x1CE8	0x232B    MOVS	R3, #43
0x1CEA	0xF88D3010  STRB	R3, [SP, #16]
L___Lib_Sprintf__doprntf252:
0x1CEE	0xF89D3010  LDRB	R3, [SP, #16]
0x1CF2	0x703B    STRB	R3, [R7, #0]
0x1CF4	0x1C7F    ADDS	R7, R7, #1
0x1CF6	0xF1050A01  ADD	R10, R5, #1
0x1CFA	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 20 (R5)
; ccnt start address is: 40 (R10)
0x1CFE	0x463B    MOV	R3, R7
; ccnt end address is: 40 (R10)
0x1D00	0xE02E    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; ccnt start address is: 20 (R5)
0x1D02	0xF0020301  AND	R3, R2, #1
0x1D06	0xB29B    UXTH	R3, R3
0x1D08	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x1D0A	0x2320    MOVS	R3, #32
0x1D0C	0x703B    STRB	R3, [R7, #0]
0x1D0E	0x1C7F    ADDS	R7, R7, #1
0x1D10	0x1C6B    ADDS	R3, R5, #1
0x1D12	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1D14	0x463D    MOV	R5, R7
0x1D16	0xE020    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; ccnt start address is: 20 (R5)
0x1D18	0xF402630C  AND	R3, R2, #2240
0x1D1C	0xB29B    UXTH	R3, R3
0x1D1E	0xF5B36F08  CMP	R3, #2176
0x1D22	0xD118    BNE	L___Lib_Sprintf__doprntf393
;__Lib_Sprintf.c, 670 :: 		
0x1D24	0x2330    MOVS	R3, #48
0x1D26	0x703B    STRB	R3, [R7, #0]
0x1D28	0x1C7F    ADDS	R7, R7, #1
0x1D2A	0x1C6D    ADDS	R5, R5, #1
0x1D2C	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 671 :: 		
0x1D2E	0xF0020320  AND	R3, R2, #32
0x1D32	0xB29B    UXTH	R3, R3
0x1D34	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x1D36	0x2358    MOVS	R3, #88
0x1D38	0xF88D3011  STRB	R3, [SP, #17]
0x1D3C	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x1D3E	0x2378    MOVS	R3, #120
0x1D40	0xF88D3011  STRB	R3, [SP, #17]
L___Lib_Sprintf__doprntf258:
0x1D44	0xF89D3011  LDRB	R3, [SP, #17]
0x1D48	0x703B    STRB	R3, [R7, #0]
0x1D4A	0x1C7F    ADDS	R7, R7, #1
0x1D4C	0x1C6D    ADDS	R5, R5, #1
0x1D4E	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1D50	0xB22B    SXTH	R3, R5
0x1D52	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
0x1D54	0xE001    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf393:
;__Lib_Sprintf.c, 669 :: 		
0x1D56	0xB22B    SXTH	R3, R5
0x1D58	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; ccnt start address is: 12 (R3)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
L___Lib_Sprintf__doprntf255:
; pb start address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1D5A	0xFA0FFA83  SXTH	R10, R3
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
0x1D5E	0x462B    MOV	R3, R5
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; ccnt start address is: 40 (R10)
; pb start address is: 12 (R3)
0x1D60	0xB326    CBZ	R6, L___Lib_Sprintf__doprntf395
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x1D62	0x4605    MOV	R5, R0
0x1D64	0x460F    MOV	R7, R1
0x1D66	0xFA1FF882  UXTH	R8, R2
0x1D6A	0xFA0FF984  SXTH	R9, R4
0x1D6E	0x469B    MOV	R11, R3
;__Lib_Sprintf.c, 674 :: 		
0x1D70	0xE002    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf394:
;__Lib_Sprintf.c, 676 :: 		
0x1D72	0xFA0FF68B  SXTH	R6, R11
0x1D76	0x46E3    MOV	R11, R12
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
; flag start address is: 32 (R8)
; width start address is: 44 (R11)
; pb start address is: 48 (R12)
; prec start address is: 36 (R9)
; pb start address is: 44 (R11)
; ccnt start address is: 40 (R10)
; width start address is: 24 (R6)
; prec start address is: 36 (R9)
; prec end address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
0x1D78	0x2330    MOVS	R3, #48
0x1D7A	0xF88B3000  STRB	R3, [R11, #0]
0x1D7E	0xF10B0301  ADD	R3, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 48 (R12)
0x1D82	0x469C    MOV	R12, R3
; pb end address is: 48 (R12)
0x1D84	0xF10A0A01  ADD	R10, R10, #1
0x1D88	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 40 (R10)
;__Lib_Sprintf.c, 676 :: 		
0x1D8C	0x1E73    SUBS	R3, R6, #1
0x1D8E	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 44 (R11)
0x1D90	0xFA0FFB83  SXTH	R11, R3
; width end address is: 44 (R11)
0x1D94	0x2B00    CMP	R3, #0
0x1D96	0xD1EC    BNE	L___Lib_Sprintf__doprntf394
; prec end address is: 36 (R9)
; pb end address is: 48 (R12)
; width end address is: 44 (R11)
; ccnt end address is: 40 (R10)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
0x1D98	0x4628    MOV	R0, R5
0x1D9A	0x4639    MOV	R1, R7
0x1D9C	0xFA1FF288  UXTH	R2, R8
0x1DA0	0xFA0FF489  SXTH	R4, R9
0x1DA4	0xFA0FF68B  SXTH	R6, R11
0x1DA8	0x4663    MOV	R3, R12
0x1DAA	0xE7FF    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf395:
;__Lib_Sprintf.c, 673 :: 		
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 40 (R10)
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1DAC	0xFA0FF986  SXTH	R9, R6
; ccnt end address is: 40 (R10)
; pb end address is: 12 (R3)
0x1DB0	0xFA1FF882  UXTH	R8, R2
0x1DB4	0x4602    MOV	R2, R0
0x1DB6	0xB220    SXTH	R0, R4
0x1DB8	0x461C    MOV	R4, R3
0x1DBA	0x460F    MOV	R7, R1
0x1DBC	0xFA0FF18A  SXTH	R1, R10
0x1DC0	0xE06E    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
0x1DC2	0xB1A6    CBZ	R6, L___Lib_Sprintf__doprntf397
0x1DC4	0xF0020308  AND	R3, R2, #8
0x1DC8	0xB29B    UXTH	R3, R3
0x1DCA	0xB98B    CBNZ	R3, L___Lib_Sprintf__doprntf398
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x1DCC	0xE001    B	L___Lib_Sprintf__doprntf267
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf396:
;__Lib_Sprintf.c, 682 :: 		
0x1DCE	0xFA0FF688  SXTH	R6, R8
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; width start address is: 24 (R6)
; width start address is: 32 (R8)
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; ccnt start address is: 20 (R5)
0x1DD2	0x2320    MOVS	R3, #32
0x1DD4	0x703B    STRB	R3, [R7, #0]
0x1DD6	0x1C7F    ADDS	R7, R7, #1
; pb end address is: 28 (R7)
0x1DD8	0x1C6D    ADDS	R5, R5, #1
0x1DDA	0xB22D    SXTH	R5, R5
; ccnt end address is: 20 (R5)
;__Lib_Sprintf.c, 682 :: 		
0x1DDC	0x1E73    SUBS	R3, R6, #1
0x1DDE	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 32 (R8)
0x1DE0	0xFA0FF883  SXTH	R8, R3
; width end address is: 32 (R8)
0x1DE4	0x2B00    CMP	R3, #0
0x1DE6	0xD1F2    BNE	L___Lib_Sprintf__doprntf396
; width end address is: 32 (R8)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x1DE8	0xFA0FF688  SXTH	R6, R8
;__Lib_Sprintf.c, 679 :: 		
0x1DEC	0xE7FF    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf397:
L___Lib_Sprintf__doprntf351:
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x1DEE	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf398:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 20 (R5)
0x1DF0	0xF0020302  AND	R3, R2, #2
0x1DF4	0xB29B    UXTH	R3, R3
0x1DF6	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x1DF8	0xF0020301  AND	R3, R2, #1
0x1DFC	0xB29B    UXTH	R3, R3
0x1DFE	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x1E00	0x232D    MOVS	R3, #45
0x1E02	0xF88D3012  STRB	R3, [SP, #18]
0x1E06	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x1E08	0x232B    MOVS	R3, #43
0x1E0A	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf272:
0x1E0E	0xF89D3012  LDRB	R3, [SP, #18]
0x1E12	0x703B    STRB	R3, [R7, #0]
0x1E14	0x1C7F    ADDS	R7, R7, #1
0x1E16	0x1C6D    ADDS	R5, R5, #1
0x1E18	0xB22D    SXTH	R5, R5
0x1E1A	0xE009    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x1E1C	0xF0020301  AND	R3, R2, #1
0x1E20	0xB29B    UXTH	R3, R3
0x1E22	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf399
;__Lib_Sprintf.c, 687 :: 		
0x1E24	0x2320    MOVS	R3, #32
0x1E26	0x703B    STRB	R3, [R7, #0]
0x1E28	0x1C7F    ADDS	R7, R7, #1
0x1E2A	0x1C6D    ADDS	R5, R5, #1
0x1E2C	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1E2E	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf399:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 20 (R5)
0x1E30	0xF402630C  AND	R3, R2, #2240
0x1E34	0xB29B    UXTH	R3, R3
0x1E36	0xF5B36F04  CMP	R3, #2112
0x1E3A	0xD106    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x1E3C	0x2330    MOVS	R3, #48
0x1E3E	0x703B    STRB	R3, [R7, #0]
0x1E40	0x1C7F    ADDS	R7, R7, #1
0x1E42	0x1C6B    ADDS	R3, R5, #1
0x1E44	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1E46	0x463D    MOV	R5, R7
0x1E48	0xE021    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; ccnt start address is: 20 (R5)
0x1E4A	0xF402630C  AND	R3, R2, #2240
0x1E4E	0xB29B    UXTH	R3, R3
0x1E50	0xF5B36F08  CMP	R3, #2176
0x1E54	0xD117    BNE	L___Lib_Sprintf__doprntf400
;__Lib_Sprintf.c, 692 :: 		
0x1E56	0x2330    MOVS	R3, #48
0x1E58	0x703B    STRB	R3, [R7, #0]
0x1E5A	0x1C7F    ADDS	R7, R7, #1
0x1E5C	0x1C6D    ADDS	R5, R5, #1
0x1E5E	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 693 :: 		
0x1E60	0xF0020320  AND	R3, R2, #32
0x1E64	0xB29B    UXTH	R3, R3
0x1E66	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x1E68	0x2358    MOVS	R3, #88
0x1E6A	0xF88D3013  STRB	R3, [SP, #19]
0x1E6E	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x1E70	0x2378    MOVS	R3, #120
0x1E72	0xF88D3013  STRB	R3, [SP, #19]
L___Lib_Sprintf__doprntf279:
0x1E76	0xF89D3013  LDRB	R3, [SP, #19]
0x1E7A	0x703B    STRB	R3, [R7, #0]
0x1E7C	0x1C7F    ADDS	R7, R7, #1
0x1E7E	0x1C6D    ADDS	R5, R5, #1
0x1E80	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1E82	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 694 :: 		
0x1E84	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf400:
;__Lib_Sprintf.c, 691 :: 		
0x1E86	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; ccnt start address is: 20 (R5)
; pb start address is: 12 (R3)
0x1E88	0x9301    STR	R3, [SP, #4]
; ccnt end address is: 20 (R5)
; pb end address is: 12 (R3)
0x1E8A	0xB22B    SXTH	R3, R5
0x1E8C	0x9D01    LDR	R5, [SP, #4]
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1E8E	0xFA0FF986  SXTH	R9, R6
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
; f end address is: 4 (R1)
0x1E92	0xFA1FF882  UXTH	R8, R2
0x1E96	0x4602    MOV	R2, R0
0x1E98	0xB220    SXTH	R0, R4
0x1E9A	0x462C    MOV	R4, R5
0x1E9C	0x460F    MOV	R7, R1
0x1E9E	0xB219    SXTH	R1, R3
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; ccnt start address is: 4 (R1)
; pb start address is: 16 (R4)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 36 (R9)
; prec end address is: 0 (R0)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
L___Lib_Sprintf__doprntf280:
; width start address is: 36 (R9)
; prec start address is: 0 (R0)
; flag start address is: 32 (R8)
; f start address is: 28 (R7)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; ccnt start address is: 4 (R1)
0x1EA0	0xF89D3014  LDRB	R3, [SP, #20]
0x1EA4	0x4298    CMP	R0, R3
0x1EA6	0xDD05    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x1EA8	0x2330    MOVS	R3, #48
0x1EAA	0x7023    STRB	R3, [R4, #0]
0x1EAC	0x1C64    ADDS	R4, R4, #1
0x1EAE	0x1C49    ADDS	R1, R1, #1
0x1EB0	0xB209    SXTH	R1, R1
0x1EB2	0xE7F5    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
0x1EB4	0xB205    SXTH	R5, R0
0x1EB6	0xB208    SXTH	R0, R1
0x1EB8	0x4621    MOV	R1, R4
L___Lib_Sprintf__doprntf282:
; prec end address is: 0 (R0)
; ccnt start address is: 0 (R0)
; prec start address is: 40 (R10)
; pb start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 20 (R5)
; width start address is: 36 (R9)
0x1EBA	0xB22C    SXTH	R4, R5
0x1EBC	0x1E6B    SUBS	R3, R5, #1
; prec end address is: 20 (R5)
; prec start address is: 40 (R10)
0x1EBE	0xFA0FFA83  SXTH	R10, R3
; prec end address is: 40 (R10)
0x1EC2	0x2C00    CMP	R4, #0
0x1EC4	0xF0008063  BEQ	L___Lib_Sprintf__doprntf283
; prec end address is: 40 (R10)
;__Lib_Sprintf.c, 699 :: 		
; prec start address is: 40 (R10)
0x1EC8	0xF00803C0  AND	R3, R8, #192
0x1ECC	0xB2DE    UXTB	R6, R3
0x1ECE	0xE042    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x1ED0	0xEA4F048A  LSL	R4, R10, #2
0x1ED4	0x4B22    LDR	R3, [PC, #136]
0x1ED6	0x191B    ADDS	R3, R3, R4
0x1ED8	0x681C    LDR	R4, [R3, #0]
0x1EDA	0x9B08    LDR	R3, [SP, #32]
0x1EDC	0xFBB3F5F4  UDIV	R5, R3, R4
0x1EE0	0x240A    MOVS	R4, #10
0x1EE2	0xFBB5F3F4  UDIV	R3, R5, R4
0x1EE6	0xFB045313  MLS	R3, R4, R3, R5
0x1EEA	0x3330    ADDS	R3, #48
0x1EEC	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 703 :: 		
0x1EF0	0xE044    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x1EF2	0xF0080320  AND	R3, R8, #32
0x1EF6	0xB29B    UXTH	R3, R3
0x1EF8	0xB17B    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x1EFA	0xEA4F048A  LSL	R4, R10, #2
0x1EFE	0x4B19    LDR	R3, [PC, #100]
0x1F00	0x191B    ADDS	R3, R3, R4
0x1F02	0x681C    LDR	R4, [R3, #0]
0x1F04	0x9B08    LDR	R3, [SP, #32]
0x1F06	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F0A	0xF003040F  AND	R4, R3, #15
0x1F0E	0x4B17    LDR	R3, [PC, #92]
0x1F10	0x191B    ADDS	R3, R3, R4
0x1F12	0x781B    LDRB	R3, [R3, #0]
0x1F14	0xF88D3014  STRB	R3, [SP, #20]
0x1F18	0xE00E    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x1F1A	0xEA4F048A  LSL	R4, R10, #2
0x1F1E	0x4B11    LDR	R3, [PC, #68]
0x1F20	0x191B    ADDS	R3, R3, R4
0x1F22	0x681C    LDR	R4, [R3, #0]
0x1F24	0x9B08    LDR	R3, [SP, #32]
0x1F26	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F2A	0xF003040F  AND	R4, R3, #15
0x1F2E	0x4B10    LDR	R3, [PC, #64]
0x1F30	0x191B    ADDS	R3, R3, R4
0x1F32	0x781B    LDRB	R3, [R3, #0]
0x1F34	0xF88D3014  STRB	R3, [SP, #20]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x1F38	0xE020    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x1F3A	0xEA4F048A  LSL	R4, R10, #2
0x1F3E	0x4B0A    LDR	R3, [PC, #40]
0x1F40	0x191B    ADDS	R3, R3, R4
0x1F42	0x681C    LDR	R4, [R3, #0]
0x1F44	0x9B08    LDR	R3, [SP, #32]
0x1F46	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F4A	0xF0030307  AND	R3, R3, #7
0x1F4E	0x3330    ADDS	R3, #48
0x1F50	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 714 :: 		
0x1F54	0xE012    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x1F56	0x2E00    CMP	R6, #0
0x1F58	0xD0BA    BEQ	L___Lib_Sprintf__doprntf286
0x1F5A	0x2EC0    CMP	R6, #192
0x1F5C	0xD0B8    BEQ	L___Lib_Sprintf__doprntf287
0x1F5E	0xE009    B	#18
0x1F60	0x2E440000  	__Lib_Sprintf_dpowers+0
0x1F64	0x2E900000  	__Lib_Sprintf_hexpowers+0
0x1F68	0x2E140000  	__Lib_Sprintf_octpowers+0
0x1F6C	0x2EC10000  	__Lib_Sprintf_hexb+0
0x1F70	0x2EB00000  	__Lib_Sprintf_hexs+0
0x1F74	0x2E80    CMP	R6, #128
0x1F76	0xD0BC    BEQ	L___Lib_Sprintf__doprntf288
0x1F78	0x2E40    CMP	R6, #64
0x1F7A	0xD0DE    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x1F7C	0xF89D3014  LDRB	R3, [SP, #20]
0x1F80	0x700B    STRB	R3, [R1, #0]
0x1F82	0x1C49    ADDS	R1, R1, #1
0x1F84	0x1C40    ADDS	R0, R0, #1
0x1F86	0xB200    SXTH	R0, R0
;__Lib_Sprintf.c, 717 :: 		
; prec end address is: 40 (R10)
0x1F88	0xFA0FF58A  SXTH	R5, R10
0x1F8C	0xE795    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
0x1F8E	0xF0080308  AND	R3, R8, #8
0x1F92	0xB29B    UXTH	R3, R3
; flag end address is: 32 (R8)
0x1F94	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf402
0x1F96	0xF1B90F00  CMP	R9, #0
0x1F9A	0xDD14    BLE	L___Lib_Sprintf__doprntf403
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
; f end address is: 28 (R7)
0x1F9C	0x463D    MOV	R5, R7
0x1F9E	0xFA0FF489  SXTH	R4, R9
0x1FA2	0xE7FF    B	L___Lib_Sprintf__doprntf295
; width end address is: 36 (R9)
L___Lib_Sprintf__doprntf401:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; f end address is: 20 (R5)
; ap start address is: 8 (R2)
; ap end address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x1FA4	0x2320    MOVS	R3, #32
0x1FA6	0x700B    STRB	R3, [R1, #0]
0x1FA8	0x1C49    ADDS	R1, R1, #1
; pb end address is: 4 (R1)
0x1FAA	0x1C40    ADDS	R0, R0, #1
0x1FAC	0xB200    SXTH	R0, R0
; ccnt end address is: 0 (R0)
;__Lib_Sprintf.c, 721 :: 		
0x1FAE	0x1E63    SUBS	R3, R4, #1
0x1FB0	0xB21B    SXTH	R3, R3
0x1FB2	0xB21C    SXTH	R4, R3
; width end address is: 16 (R4)
0x1FB4	0x2B00    CMP	R3, #0
0x1FB6	0xD1F5    BNE	L___Lib_Sprintf__doprntf401
; f end address is: 20 (R5)
; width end address is: 16 (R4)
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
0x1FB8	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 718 :: 		
0x1FBA	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf402:
0x1FBC	0x463B    MOV	R3, R7
L___Lib_Sprintf__doprntf353:
; f start address is: 12 (R3)
; ap start address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x1FBE	0xB206    SXTH	R6, R0
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
; f end address is: 12 (R3)
0x1FC0	0x4615    MOV	R5, R2
0x1FC2	0x460A    MOV	R2, R1
0x1FC4	0xE003    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf403:
0x1FC6	0x463B    MOV	R3, R7
0x1FC8	0x4615    MOV	R5, R2
0x1FCA	0x460A    MOV	R2, R1
0x1FCC	0xB206    SXTH	R6, R0
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; f start address is: 12 (R3)
; ap start address is: 20 (R5)
; pb start address is: 8 (R2)
; ccnt start address is: 24 (R6)
; f end address is: 12 (R3)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
0x1FCE	0x4618    MOV	R0, R3
0x1FD0	0xF7FEBE0F  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x1FD4	0xB230    SXTH	R0, R6
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x1FD6	0xF8DDE000  LDR	LR, [SP, #0]
0x1FDA	0xB00B    ADD	SP, SP, #44
0x1FDC	0x4770    BX	LR
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0438	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x043A	0x2839    CMP	R0, #57
0x043C	0xD803    BHI	L_isdigit9
0x043E	0x2830    CMP	R0, #48
0x0440	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0442	0x2101    MOVS	R1, #1
0x0444	0xE000    B	L_isdigit8
L_isdigit9:
0x0446	0x2100    MOVS	R1, #0
L_isdigit8:
0x0448	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x044A	0xB001    ADD	SP, SP, #4
0x044C	0x4770    BX	LR
; end of _isdigit
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x02B0	0xB081    SUB	SP, SP, #4
; scl end address is: 0 (R0)
; scl start address is: 0 (R0)
;__Lib_Sprintf.c, 146 :: 		
0x02B2	0x2800    CMP	R0, #0
0x02B4	0xDA57    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x02B6	0x4241    RSBS	R1, R0, #0
0x02B8	0xB248    SXTB	R0, R1
;__Lib_Sprintf.c, 148 :: 		
0x02BA	0xB249    SXTB	R1, R1
0x02BC	0x296E    CMP	R1, #110
0x02BE	0xDB2F    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x02C0	0x2164    MOVS	R1, #100
0x02C2	0xB249    SXTB	R1, R1
0x02C4	0xFB90F1F1  SDIV	R1, R0, R1
0x02C8	0xB249    SXTB	R1, R1
0x02CA	0x3112    ADDS	R1, #18
0x02CC	0xB209    SXTH	R1, R1
0x02CE	0x008A    LSLS	R2, R1, #2
0x02D0	0x4950    LDR	R1, [PC, #320]
0x02D2	0x1889    ADDS	R1, R1, R2
0x02D4	0xED510A00  VLDR.32	S1, [R1, #0]
0x02D8	0x2164    MOVS	R1, #100
0x02DA	0xB249    SXTB	R1, R1
0x02DC	0xFB90F2F1  SDIV	R2, R0, R1
0x02E0	0xFB010212  MLS	R2, R1, R2, R0
0x02E4	0xB252    SXTB	R2, R2
0x02E6	0x210A    MOVS	R1, #10
0x02E8	0xB249    SXTB	R1, R1
0x02EA	0xFB92F1F1  SDIV	R1, R2, R1
0x02EE	0xB249    SXTB	R1, R1
0x02F0	0x3109    ADDS	R1, #9
0x02F2	0xB209    SXTH	R1, R1
0x02F4	0x008A    LSLS	R2, R1, #2
0x02F6	0x4947    LDR	R1, [PC, #284]
0x02F8	0x1889    ADDS	R1, R1, R2
0x02FA	0xED110A00  VLDR.32	S0, [R1, #0]
0x02FE	0xEE600A80  VMUL.F32	S1, S1, S0
0x0302	0x220A    MOVS	R2, #10
0x0304	0xB252    SXTB	R2, R2
0x0306	0xFB90F1F2  SDIV	R1, R0, R2
0x030A	0xFB020111  MLS	R1, R2, R1, R0
0x030E	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0310	0x008A    LSLS	R2, R1, #2
0x0312	0x4940    LDR	R1, [PC, #256]
0x0314	0x1889    ADDS	R1, R1, R2
0x0316	0xED110A00  VLDR.32	S0, [R1, #0]
0x031A	0xEE200A80  VMUL.F32	S0, S1, S0
0x031E	0xE076    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 0 (R0)
0x0320	0x280A    CMP	R0, #10
0x0322	0xDD1A    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x0324	0x210A    MOVS	R1, #10
0x0326	0xB249    SXTB	R1, R1
0x0328	0xFB90F1F1  SDIV	R1, R0, R1
0x032C	0xB249    SXTB	R1, R1
0x032E	0x3109    ADDS	R1, #9
0x0330	0xB209    SXTH	R1, R1
0x0332	0x008A    LSLS	R2, R1, #2
0x0334	0x4937    LDR	R1, [PC, #220]
0x0336	0x1889    ADDS	R1, R1, R2
0x0338	0xED510A00  VLDR.32	S1, [R1, #0]
0x033C	0x220A    MOVS	R2, #10
0x033E	0xB252    SXTB	R2, R2
0x0340	0xFB90F1F2  SDIV	R1, R0, R2
0x0344	0xFB020111  MLS	R1, R2, R1, R0
0x0348	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x034A	0x008A    LSLS	R2, R1, #2
0x034C	0x4931    LDR	R1, [PC, #196]
0x034E	0x1889    ADDS	R1, R1, R2
0x0350	0xED110A00  VLDR.32	S0, [R1, #0]
0x0354	0xEE200A80  VMUL.F32	S0, S1, S0
0x0358	0xE059    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 0 (R0)
0x035A	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x035C	0x492D    LDR	R1, [PC, #180]
0x035E	0x1889    ADDS	R1, R1, R2
0x0360	0xED110A00  VLDR.32	S0, [R1, #0]
0x0364	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 0 (R0)
0x0366	0x286E    CMP	R0, #110
0x0368	0xDB2F    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x036A	0x2164    MOVS	R1, #100
0x036C	0xB249    SXTB	R1, R1
0x036E	0xFB90F1F1  SDIV	R1, R0, R1
0x0372	0xB249    SXTB	R1, R1
0x0374	0x3112    ADDS	R1, #18
0x0376	0xB209    SXTH	R1, R1
0x0378	0x008A    LSLS	R2, R1, #2
0x037A	0x4927    LDR	R1, [PC, #156]
0x037C	0x1889    ADDS	R1, R1, R2
0x037E	0xED510A00  VLDR.32	S1, [R1, #0]
0x0382	0x2164    MOVS	R1, #100
0x0384	0xB249    SXTB	R1, R1
0x0386	0xFB90F2F1  SDIV	R2, R0, R1
0x038A	0xFB010212  MLS	R2, R1, R2, R0
0x038E	0xB252    SXTB	R2, R2
0x0390	0x210A    MOVS	R1, #10
0x0392	0xB249    SXTB	R1, R1
0x0394	0xFB92F1F1  SDIV	R1, R2, R1
0x0398	0xB249    SXTB	R1, R1
0x039A	0x3109    ADDS	R1, #9
0x039C	0xB209    SXTH	R1, R1
0x039E	0x008A    LSLS	R2, R1, #2
0x03A0	0x491D    LDR	R1, [PC, #116]
0x03A2	0x1889    ADDS	R1, R1, R2
0x03A4	0xED110A00  VLDR.32	S0, [R1, #0]
0x03A8	0xEE600A80  VMUL.F32	S1, S1, S0
0x03AC	0x220A    MOVS	R2, #10
0x03AE	0xB252    SXTB	R2, R2
0x03B0	0xFB90F1F2  SDIV	R1, R0, R2
0x03B4	0xFB020111  MLS	R1, R2, R1, R0
0x03B8	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x03BA	0x008A    LSLS	R2, R1, #2
0x03BC	0x4916    LDR	R1, [PC, #88]
0x03BE	0x1889    ADDS	R1, R1, R2
0x03C0	0xED110A00  VLDR.32	S0, [R1, #0]
0x03C4	0xEE200A80  VMUL.F32	S0, S1, S0
0x03C8	0xE021    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 0 (R0)
0x03CA	0x280A    CMP	R0, #10
0x03CC	0xDD1A    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x03CE	0x210A    MOVS	R1, #10
0x03D0	0xB249    SXTB	R1, R1
0x03D2	0xFB90F1F1  SDIV	R1, R0, R1
0x03D6	0xB249    SXTB	R1, R1
0x03D8	0x3109    ADDS	R1, #9
0x03DA	0xB209    SXTH	R1, R1
0x03DC	0x008A    LSLS	R2, R1, #2
0x03DE	0x490E    LDR	R1, [PC, #56]
0x03E0	0x1889    ADDS	R1, R1, R2
0x03E2	0xED510A00  VLDR.32	S1, [R1, #0]
0x03E6	0x220A    MOVS	R2, #10
0x03E8	0xB252    SXTB	R2, R2
0x03EA	0xFB90F1F2  SDIV	R1, R0, R2
0x03EE	0xFB020111  MLS	R1, R2, R1, R0
0x03F2	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x03F4	0x008A    LSLS	R2, R1, #2
0x03F6	0x4908    LDR	R1, [PC, #32]
0x03F8	0x1889    ADDS	R1, R1, R2
0x03FA	0xED110A00  VLDR.32	S0, [R1, #0]
0x03FE	0xEE200A80  VMUL.F32	S0, S1, S0
0x0402	0xE004    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 0 (R0)
0x0404	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x0406	0x4904    LDR	R1, [PC, #16]
0x0408	0x1889    ADDS	R1, R1, R2
0x040A	0xED110A00  VLDR.32	S0, [R1, #0]
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x040E	0xB001    ADD	SP, SP, #4
0x0410	0x4770    BX	LR
0x0412	0xBF00    NOP
0x0414	0x2DE00000  	__Lib_Sprintf__npowers_+0
0x0418	0x2DAC0000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0450	0xB081    SUB	SP, SP, #4
; prec end address is: 0 (R0)
; prec start address is: 0 (R0)
;__Lib_Sprintf.c, 134 :: 		
0x0452	0x286E    CMP	R0, #110
0x0454	0xD32F    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x0456	0x2164    MOVS	R1, #100
0x0458	0xFBB0F1F1  UDIV	R1, R0, R1
0x045C	0xB2C9    UXTB	R1, R1
0x045E	0x3112    ADDS	R1, #18
0x0460	0xB209    SXTH	R1, R1
0x0462	0x008A    LSLS	R2, R1, #2
0x0464	0x4929    LDR	R1, [PC, #164]
0x0466	0x1889    ADDS	R1, R1, R2
0x0468	0xED510A00  VLDR.32	S1, [R1, #0]
0x046C	0xEEB60A00  VMOV.F32	S0, #0.5
0x0470	0xEE600A20  VMUL.F32	S1, S0, S1
0x0474	0x2164    MOVS	R1, #100
0x0476	0xFBB0F2F1  UDIV	R2, R0, R1
0x047A	0xFB010212  MLS	R2, R1, R2, R0
0x047E	0xB2D2    UXTB	R2, R2
0x0480	0x210A    MOVS	R1, #10
0x0482	0xFBB2F1F1  UDIV	R1, R2, R1
0x0486	0xB2C9    UXTB	R1, R1
0x0488	0x3109    ADDS	R1, #9
0x048A	0xB209    SXTH	R1, R1
0x048C	0x008A    LSLS	R2, R1, #2
0x048E	0x491F    LDR	R1, [PC, #124]
0x0490	0x1889    ADDS	R1, R1, R2
0x0492	0xED110A00  VLDR.32	S0, [R1, #0]
0x0496	0xEE600A80  VMUL.F32	S1, S1, S0
0x049A	0x220A    MOVS	R2, #10
0x049C	0xFBB0F1F2  UDIV	R1, R0, R2
0x04A0	0xFB020111  MLS	R1, R2, R1, R0
0x04A4	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x04A6	0x008A    LSLS	R2, R1, #2
0x04A8	0x4918    LDR	R1, [PC, #96]
0x04AA	0x1889    ADDS	R1, R1, R2
0x04AC	0xED110A00  VLDR.32	S0, [R1, #0]
0x04B0	0xEE200A80  VMUL.F32	S0, S1, S0
0x04B4	0xE027    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 0 (R0)
0x04B6	0x280A    CMP	R0, #10
0x04B8	0xD91C    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x04BA	0x210A    MOVS	R1, #10
0x04BC	0xFBB0F1F1  UDIV	R1, R0, R1
0x04C0	0xB2C9    UXTB	R1, R1
0x04C2	0x3109    ADDS	R1, #9
0x04C4	0xB209    SXTH	R1, R1
0x04C6	0x008A    LSLS	R2, R1, #2
0x04C8	0x4910    LDR	R1, [PC, #64]
0x04CA	0x1889    ADDS	R1, R1, R2
0x04CC	0xED510A00  VLDR.32	S1, [R1, #0]
0x04D0	0xEEB60A00  VMOV.F32	S0, #0.5
0x04D4	0xEE600A20  VMUL.F32	S1, S0, S1
0x04D8	0x220A    MOVS	R2, #10
0x04DA	0xFBB0F1F2  UDIV	R1, R0, R2
0x04DE	0xFB020111  MLS	R1, R2, R1, R0
0x04E2	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x04E4	0x008A    LSLS	R2, R1, #2
0x04E6	0x4909    LDR	R1, [PC, #36]
0x04E8	0x1889    ADDS	R1, R1, R2
0x04EA	0xED110A00  VLDR.32	S0, [R1, #0]
0x04EE	0xEE200A80  VMUL.F32	S0, S1, S0
0x04F2	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 0 (R0)
0x04F4	0x0082    LSLS	R2, R0, #2
; prec end address is: 0 (R0)
0x04F6	0x4905    LDR	R1, [PC, #20]
0x04F8	0x1889    ADDS	R1, R1, R2
0x04FA	0xED510A00  VLDR.32	S1, [R1, #0]
0x04FE	0xEEB60A00  VMOV.F32	S0, #0.5
0x0502	0xEE200A20  VMUL.F32	S0, S0, S1
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x0506	0xB001    ADD	SP, SP, #4
0x0508	0x4770    BX	LR
0x050A	0xBF00    NOP
0x050C	0x2DE00000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x25AC	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x25AE	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x25B0	0x781A    LDRB	R2, [R3, #0]
0x25B2	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x25B4	0x1C5B    ADDS	R3, R3, #1
0x25B6	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x25B8	0x461C    MOV	R4, R3
0x25BA	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x25BC	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x25BE	0x460B    MOV	R3, R1
0x25C0	0x1C4A    ADDS	R2, R1, #1
0x25C2	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x25C4	0x781A    LDRB	R2, [R3, #0]
0x25C6	0x7022    STRB	R2, [R4, #0]
0x25C8	0x7822    LDRB	R2, [R4, #0]
0x25CA	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x25CC	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x25CE	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x25D0	0xB001    ADD	SP, SP, #4
0x25D2	0x4770    BX	LR
; end of _strcat
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x22F4	0xB081    SUB	SP, SP, #4
0x22F6	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x22F8	0xF2400500  MOVW	R5, #0
0x22FC	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x22FE	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x2300	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x2302	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x2304	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x2306	0x7801    LDRB	R1, [R0, #0]
0x2308	0x2920    CMP	R1, #32
0x230A	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x230C	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x230E	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x2310	0x2501    MOVS	R5, #1
0x2312	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x2314	0x7801    LDRB	R1, [R0, #0]
0x2316	0x7021    STRB	R1, [R4, #0]
0x2318	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x231A	0x4602    MOV	R2, R0
0x231C	0x1C40    ADDS	R0, R0, #1
0x231E	0x7811    LDRB	R1, [R2, #0]
0x2320	0x2900    CMP	R1, #0
0x2322	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x2324	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x2326	0xB001    ADD	SP, SP, #4
0x2328	0x4770    BX	LR
; end of _Ltrim
_UART_Write_Text:
;__Lib_UART_123_45_6.c, 476 :: 		
; uart_text start address is: 0 (R0)
0x22BC	0xB083    SUB	SP, SP, #12
0x22BE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 477 :: 		
; counter start address is: 8 (R2)
0x22C2	0x2200    MOVS	R2, #0
;__Lib_UART_123_45_6.c, 479 :: 		
0x22C4	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x22C6	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x22C8	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45_6.c, 480 :: 		
L_UART_Write_Text27:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x22CA	0xB171    CBZ	R1, L_UART_Write_Text28
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 481 :: 		
; uart_text start address is: 0 (R0)
0x22CC	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x22CE	0xF88D2008  STRB	R2, [SP, #8]
0x22D2	0xB2C8    UXTB	R0, R1
0x22D4	0xF7FEFB20  BL	_UART_Write+0
0x22D8	0xF89D2008  LDRB	R2, [SP, #8]
0x22DC	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45_6.c, 482 :: 		
0x22DE	0x1C51    ADDS	R1, R2, #1
0x22E0	0xB2C9    UXTB	R1, R1
0x22E2	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45_6.c, 483 :: 		
0x22E4	0x1841    ADDS	R1, R0, R1
0x22E6	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 484 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x22E8	0xE7EF    B	L_UART_Write_Text27
L_UART_Write_Text28:
;__Lib_UART_123_45_6.c, 485 :: 		
L_end_UART_Write_Text:
0x22EA	0xF8DDE000  LDR	LR, [SP, #0]
0x22EE	0xB003    ADD	SP, SP, #12
0x22F0	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45_6.c, 472 :: 		
; _data start address is: 0 (R0)
0x0918	0xB081    SUB	SP, SP, #4
0x091A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 473 :: 		
; _data end address is: 0 (R0)
0x091E	0x4C03    LDR	R4, [PC, #12]
0x0920	0x6824    LDR	R4, [R4, #0]
0x0922	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 474 :: 		
L_end_UART_Write:
0x0924	0xF8DDE000  LDR	LR, [SP, #0]
0x0928	0xB001    ADD	SP, SP, #4
0x092A	0x4770    BX	LR
0x092C	0x004C2000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x0564	0xB081    SUB	SP, SP, #4
0x0566	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x056A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x056C	0x4803    LDR	R0, [PC, #12]
0x056E	0xF7FFFE8F  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x0572	0xF8DDE000  LDR	LR, [SP, #0]
0x0576	0xB001    ADD	SP, SP, #4
0x0578	0x4770    BX	LR
0x057A	0xBF00    NOP
0x057C	0x10004001  	USART1_SR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0580	0xB081    SUB	SP, SP, #4
0x0582	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x0586	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0588	0x4803    LDR	R0, [PC, #12]
0x058A	0xF7FFFE81  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x058E	0xF8DDE000  LDR	LR, [SP, #0]
0x0592	0xB001    ADD	SP, SP, #4
0x0594	0x4770    BX	LR
0x0596	0xBF00    NOP
0x0598	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x059C	0xB081    SUB	SP, SP, #4
0x059E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x05A2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x05A4	0x4803    LDR	R0, [PC, #12]
0x05A6	0xF7FFFE73  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x05AA	0xF8DDE000  LDR	LR, [SP, #0]
0x05AE	0xB001    ADD	SP, SP, #4
0x05B0	0x4770    BX	LR
0x05B2	0xBF00    NOP
0x05B4	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x0510	0xB081    SUB	SP, SP, #4
0x0512	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x0516	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0518	0x4803    LDR	R0, [PC, #12]
0x051A	0xF7FFFEB9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x051E	0xF8DDE000  LDR	LR, [SP, #0]
0x0522	0xB001    ADD	SP, SP, #4
0x0524	0x4770    BX	LR
0x0526	0xBF00    NOP
0x0528	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x052C	0xB081    SUB	SP, SP, #4
0x052E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x0532	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0534	0x4803    LDR	R0, [PC, #12]
0x0536	0xF7FFFEAB  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x053A	0xF8DDE000  LDR	LR, [SP, #0]
0x053E	0xB001    ADD	SP, SP, #4
0x0540	0x4770    BX	LR
0x0542	0xBF00    NOP
0x0544	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x0548	0xB081    SUB	SP, SP, #4
0x054A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x054E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0550	0x4803    LDR	R0, [PC, #12]
0x0552	0xF7FFFE9D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x0556	0xF8DDE000  LDR	LR, [SP, #0]
0x055A	0xB001    ADD	SP, SP, #4
0x055C	0x4770    BX	LR
0x055E	0xBF00    NOP
0x0560	0x14004001  	USART6_SR+0
; end of _UART6_Write
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x23E4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x23E6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x23EA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x23EE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x23F2	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x23F4	0xB001    ADD	SP, SP, #4
0x23F6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x2378	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x237A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x237E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x2382	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x2386	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x2388	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x238C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x238E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x2390	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x2392	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x2396	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x239A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x239C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x23A0	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x23A2	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x23A4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x23A8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x23AC	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x23AE	0xB001    ADD	SP, SP, #4
0x23B0	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x29BC	0xB082    SUB	SP, SP, #8
0x29BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x29C2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x29C4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x29C6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x29C8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x29CA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x29CC	0x2803    CMP	R0, #3
0x29CE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x29D2	0x4893    LDR	R0, [PC, #588]
0x29D4	0x4281    CMP	R1, R0
0x29D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x29D8	0x4892    LDR	R0, [PC, #584]
0x29DA	0x6800    LDR	R0, [R0, #0]
0x29DC	0xF0400105  ORR	R1, R0, #5
0x29E0	0x4890    LDR	R0, [PC, #576]
0x29E2	0x6001    STR	R1, [R0, #0]
0x29E4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x29E6	0x4890    LDR	R0, [PC, #576]
0x29E8	0x4281    CMP	R1, R0
0x29EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x29EC	0x488D    LDR	R0, [PC, #564]
0x29EE	0x6800    LDR	R0, [R0, #0]
0x29F0	0xF0400104  ORR	R1, R0, #4
0x29F4	0x488B    LDR	R0, [PC, #556]
0x29F6	0x6001    STR	R1, [R0, #0]
0x29F8	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x29FA	0x488C    LDR	R0, [PC, #560]
0x29FC	0x4281    CMP	R1, R0
0x29FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x2A00	0x4888    LDR	R0, [PC, #544]
0x2A02	0x6800    LDR	R0, [R0, #0]
0x2A04	0xF0400103  ORR	R1, R0, #3
0x2A08	0x4886    LDR	R0, [PC, #536]
0x2A0A	0x6001    STR	R1, [R0, #0]
0x2A0C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A0E	0xF64E2060  MOVW	R0, #60000
0x2A12	0x4281    CMP	R1, R0
0x2A14	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x2A16	0x4883    LDR	R0, [PC, #524]
0x2A18	0x6800    LDR	R0, [R0, #0]
0x2A1A	0xF0400102  ORR	R1, R0, #2
0x2A1E	0x4881    LDR	R0, [PC, #516]
0x2A20	0x6001    STR	R1, [R0, #0]
0x2A22	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A24	0xF2475030  MOVW	R0, #30000
0x2A28	0x4281    CMP	R1, R0
0x2A2A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x2A2C	0x487D    LDR	R0, [PC, #500]
0x2A2E	0x6800    LDR	R0, [R0, #0]
0x2A30	0xF0400101  ORR	R1, R0, #1
0x2A34	0x487B    LDR	R0, [PC, #492]
0x2A36	0x6001    STR	R1, [R0, #0]
0x2A38	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x2A3A	0x487A    LDR	R0, [PC, #488]
0x2A3C	0x6801    LDR	R1, [R0, #0]
0x2A3E	0xF06F0007  MVN	R0, #7
0x2A42	0x4001    ANDS	R1, R0
0x2A44	0x4877    LDR	R0, [PC, #476]
0x2A46	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x2A48	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2A4A	0x2802    CMP	R0, #2
0x2A4C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x2A50	0x4877    LDR	R0, [PC, #476]
0x2A52	0x4281    CMP	R1, R0
0x2A54	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x2A56	0x4873    LDR	R0, [PC, #460]
0x2A58	0x6800    LDR	R0, [R0, #0]
0x2A5A	0xF0400106  ORR	R1, R0, #6
0x2A5E	0x4871    LDR	R0, [PC, #452]
0x2A60	0x6001    STR	R1, [R0, #0]
0x2A62	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A64	0x4870    LDR	R0, [PC, #448]
0x2A66	0x4281    CMP	R1, R0
0x2A68	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x2A6A	0x486E    LDR	R0, [PC, #440]
0x2A6C	0x6800    LDR	R0, [R0, #0]
0x2A6E	0xF0400105  ORR	R1, R0, #5
0x2A72	0x486C    LDR	R0, [PC, #432]
0x2A74	0x6001    STR	R1, [R0, #0]
0x2A76	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A78	0x486E    LDR	R0, [PC, #440]
0x2A7A	0x4281    CMP	R1, R0
0x2A7C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x2A7E	0x4869    LDR	R0, [PC, #420]
0x2A80	0x6800    LDR	R0, [R0, #0]
0x2A82	0xF0400104  ORR	R1, R0, #4
0x2A86	0x4867    LDR	R0, [PC, #412]
0x2A88	0x6001    STR	R1, [R0, #0]
0x2A8A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2A8C	0x486A    LDR	R0, [PC, #424]
0x2A8E	0x4281    CMP	R1, R0
0x2A90	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x2A92	0x4864    LDR	R0, [PC, #400]
0x2A94	0x6800    LDR	R0, [R0, #0]
0x2A96	0xF0400103  ORR	R1, R0, #3
0x2A9A	0x4862    LDR	R0, [PC, #392]
0x2A9C	0x6001    STR	R1, [R0, #0]
0x2A9E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AA0	0xF64B3080  MOVW	R0, #48000
0x2AA4	0x4281    CMP	R1, R0
0x2AA6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x2AA8	0x485E    LDR	R0, [PC, #376]
0x2AAA	0x6800    LDR	R0, [R0, #0]
0x2AAC	0xF0400102  ORR	R1, R0, #2
0x2AB0	0x485C    LDR	R0, [PC, #368]
0x2AB2	0x6001    STR	R1, [R0, #0]
0x2AB4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AB6	0xF64550C0  MOVW	R0, #24000
0x2ABA	0x4281    CMP	R1, R0
0x2ABC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x2ABE	0x4859    LDR	R0, [PC, #356]
0x2AC0	0x6800    LDR	R0, [R0, #0]
0x2AC2	0xF0400101  ORR	R1, R0, #1
0x2AC6	0x4857    LDR	R0, [PC, #348]
0x2AC8	0x6001    STR	R1, [R0, #0]
0x2ACA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x2ACC	0x4855    LDR	R0, [PC, #340]
0x2ACE	0x6801    LDR	R1, [R0, #0]
0x2AD0	0xF06F0007  MVN	R0, #7
0x2AD4	0x4001    ANDS	R1, R0
0x2AD6	0x4853    LDR	R0, [PC, #332]
0x2AD8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x2ADA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2ADC	0x2801    CMP	R0, #1
0x2ADE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x2AE2	0x4851    LDR	R0, [PC, #324]
0x2AE4	0x4281    CMP	R1, R0
0x2AE6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x2AE8	0x484E    LDR	R0, [PC, #312]
0x2AEA	0x6800    LDR	R0, [R0, #0]
0x2AEC	0xF0400107  ORR	R1, R0, #7
0x2AF0	0x484C    LDR	R0, [PC, #304]
0x2AF2	0x6001    STR	R1, [R0, #0]
0x2AF4	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2AF6	0x4851    LDR	R0, [PC, #324]
0x2AF8	0x4281    CMP	R1, R0
0x2AFA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2AFC	0x4849    LDR	R0, [PC, #292]
0x2AFE	0x6800    LDR	R0, [R0, #0]
0x2B00	0xF0400106  ORR	R1, R0, #6
0x2B04	0x4847    LDR	R0, [PC, #284]
0x2B06	0x6001    STR	R1, [R0, #0]
0x2B08	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B0A	0x4848    LDR	R0, [PC, #288]
0x2B0C	0x4281    CMP	R1, R0
0x2B0E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x2B10	0x4844    LDR	R0, [PC, #272]
0x2B12	0x6800    LDR	R0, [R0, #0]
0x2B14	0xF0400105  ORR	R1, R0, #5
0x2B18	0x4842    LDR	R0, [PC, #264]
0x2B1A	0x6001    STR	R1, [R0, #0]
0x2B1C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B1E	0x4846    LDR	R0, [PC, #280]
0x2B20	0x4281    CMP	R1, R0
0x2B22	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2B24	0x483F    LDR	R0, [PC, #252]
0x2B26	0x6800    LDR	R0, [R0, #0]
0x2B28	0xF0400104  ORR	R1, R0, #4
0x2B2C	0x483D    LDR	R0, [PC, #244]
0x2B2E	0x6001    STR	R1, [R0, #0]
0x2B30	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B32	0xF24D20F0  MOVW	R0, #54000
0x2B36	0x4281    CMP	R1, R0
0x2B38	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x2B3A	0x483A    LDR	R0, [PC, #232]
0x2B3C	0x6800    LDR	R0, [R0, #0]
0x2B3E	0xF0400103  ORR	R1, R0, #3
0x2B42	0x4838    LDR	R0, [PC, #224]
0x2B44	0x6001    STR	R1, [R0, #0]
0x2B46	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B48	0xF64840A0  MOVW	R0, #36000
0x2B4C	0x4281    CMP	R1, R0
0x2B4E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x2B50	0x4834    LDR	R0, [PC, #208]
0x2B52	0x6800    LDR	R0, [R0, #0]
0x2B54	0xF0400102  ORR	R1, R0, #2
0x2B58	0x4832    LDR	R0, [PC, #200]
0x2B5A	0x6001    STR	R1, [R0, #0]
0x2B5C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B5E	0xF2446050  MOVW	R0, #18000
0x2B62	0x4281    CMP	R1, R0
0x2B64	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2B66	0x482F    LDR	R0, [PC, #188]
0x2B68	0x6800    LDR	R0, [R0, #0]
0x2B6A	0xF0400101  ORR	R1, R0, #1
0x2B6E	0x482D    LDR	R0, [PC, #180]
0x2B70	0x6001    STR	R1, [R0, #0]
0x2B72	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x2B74	0x482B    LDR	R0, [PC, #172]
0x2B76	0x6801    LDR	R1, [R0, #0]
0x2B78	0xF06F0007  MVN	R0, #7
0x2B7C	0x4001    ANDS	R1, R0
0x2B7E	0x4829    LDR	R0, [PC, #164]
0x2B80	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x2B82	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2B84	0x2800    CMP	R0, #0
0x2B86	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x2B8A	0x482D    LDR	R0, [PC, #180]
0x2B8C	0x4281    CMP	R1, R0
0x2B8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x2B90	0x4824    LDR	R0, [PC, #144]
0x2B92	0x6800    LDR	R0, [R0, #0]
0x2B94	0xF0400107  ORR	R1, R0, #7
0x2B98	0x4822    LDR	R0, [PC, #136]
0x2B9A	0x6001    STR	R1, [R0, #0]
0x2B9C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2B9E	0x4825    LDR	R0, [PC, #148]
0x2BA0	0x4281    CMP	R1, R0
0x2BA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x2BA4	0x481F    LDR	R0, [PC, #124]
0x2BA6	0x6800    LDR	R0, [R0, #0]
0x2BA8	0xF0400106  ORR	R1, R0, #6
0x2BAC	0x481D    LDR	R0, [PC, #116]
0x2BAE	0x6001    STR	R1, [R0, #0]
0x2BB0	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2BB2	0x4824    LDR	R0, [PC, #144]
0x2BB4	0x4281    CMP	R1, R0
0x2BB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x2BB8	0x481A    LDR	R0, [PC, #104]
0x2BBA	0x6800    LDR	R0, [R0, #0]
0x2BBC	0xF0400105  ORR	R1, R0, #5
0x2BC0	0x4818    LDR	R0, [PC, #96]
0x2BC2	0x6001    STR	R1, [R0, #0]
0x2BC4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2BC6	0xF5B14F7A  CMP	R1, #64000
0x2BCA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x2BCC	0x4815    LDR	R0, [PC, #84]
0x2BCE	0x6800    LDR	R0, [R0, #0]
0x2BD0	0xF0400104  ORR	R1, R0, #4
0x2BD4	0x4813    LDR	R0, [PC, #76]
0x2BD6	0x6001    STR	R1, [R0, #0]
0x2BD8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2BDA	0xF64B3080  MOVW	R0, #48000
0x2BDE	0x4281    CMP	R1, R0
0x2BE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x2BE2	0x4810    LDR	R0, [PC, #64]
0x2BE4	0x6800    LDR	R0, [R0, #0]
0x2BE6	0xF0400103  ORR	R1, R0, #3
0x2BEA	0x480E    LDR	R0, [PC, #56]
0x2BEC	0x6001    STR	R1, [R0, #0]
0x2BEE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2BF0	0xF5B14FFA  CMP	R1, #32000
0x2BF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2BF6	0x480B    LDR	R0, [PC, #44]
0x2BF8	0x6800    LDR	R0, [R0, #0]
0x2BFA	0xF0400102  ORR	R1, R0, #2
0x2BFE	0x4809    LDR	R0, [PC, #36]
0x2C00	0x6001    STR	R1, [R0, #0]
0x2C02	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2C04	0xF5B15F7A  CMP	R1, #16000
0x2C08	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x2C0A	0xE01D    B	#58
0x2C0C	0x00810100  	#16777345
0x2C10	0x348C0600  	#100676748
0x2C14	0x94020000  	#37890
0x2C18	0x00030000  	#3
0x2C1C	0x22E00002  	#140000
0x2C20	0x49F00002  	#150000
0x2C24	0x3C004002  	FLASH_ACR+0
0x2C28	0xD4C00001  	#120000
0x2C2C	0x5F900001  	#90000
0x2C30	0x32800002  	#144000
0x2C34	0x77000001  	#96000
0x2C38	0x19400001  	#72000
0x2C3C	0xA5E00001  	#108000
0x2C40	0xB5800001  	#112000
0x2C44	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x2C48	0x482D    LDR	R0, [PC, #180]
0x2C4A	0x6800    LDR	R0, [R0, #0]
0x2C4C	0xF0400101  ORR	R1, R0, #1
0x2C50	0x482B    LDR	R0, [PC, #172]
0x2C52	0x6001    STR	R1, [R0, #0]
0x2C54	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x2C56	0x482A    LDR	R0, [PC, #168]
0x2C58	0x6801    LDR	R1, [R0, #0]
0x2C5A	0xF06F0007  MVN	R0, #7
0x2C5E	0x4001    ANDS	R1, R0
0x2C60	0x4827    LDR	R0, [PC, #156]
0x2C62	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2C64	0x2101    MOVS	R1, #1
0x2C66	0xB249    SXTB	R1, R1
0x2C68	0x4826    LDR	R0, [PC, #152]
0x2C6A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x2C6C	0x4826    LDR	R0, [PC, #152]
0x2C6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x2C70	0xF7FFFB5C  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x2C74	0x4825    LDR	R0, [PC, #148]
0x2C76	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x2C78	0x4825    LDR	R0, [PC, #148]
0x2C7A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x2C7C	0x4825    LDR	R0, [PC, #148]
0x2C7E	0xEA020100  AND	R1, R2, R0, LSL #0
0x2C82	0x4825    LDR	R0, [PC, #148]
0x2C84	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x2C86	0xF0020001  AND	R0, R2, #1
0x2C8A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x2C8C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2C8E	0x4822    LDR	R0, [PC, #136]
0x2C90	0x6800    LDR	R0, [R0, #0]
0x2C92	0xF0000002  AND	R0, R0, #2
0x2C96	0x2800    CMP	R0, #0
0x2C98	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x2C9A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2C9C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x2C9E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2CA0	0xF4023080  AND	R0, R2, #65536
0x2CA4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x2CA6	0x481C    LDR	R0, [PC, #112]
0x2CA8	0x6800    LDR	R0, [R0, #0]
0x2CAA	0xF4003000  AND	R0, R0, #131072
0x2CAE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x2CB0	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x2CB2	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x2CB4	0x460A    MOV	R2, R1
0x2CB6	0x9901    LDR	R1, [SP, #4]
0x2CB8	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x2CBA	0x9101    STR	R1, [SP, #4]
0x2CBC	0x4611    MOV	R1, R2
0x2CBE	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2CC0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2CC4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x2CC6	0x4814    LDR	R0, [PC, #80]
0x2CC8	0x6800    LDR	R0, [R0, #0]
0x2CCA	0xF0407180  ORR	R1, R0, #16777216
0x2CCE	0x4812    LDR	R0, [PC, #72]
0x2CD0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2CD2	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x2CD4	0x4810    LDR	R0, [PC, #64]
0x2CD6	0x6800    LDR	R0, [R0, #0]
0x2CD8	0xF0007000  AND	R0, R0, #33554432
0x2CDC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x2CDE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x2CE0	0x460A    MOV	R2, R1
0x2CE2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x2CE4	0x480A    LDR	R0, [PC, #40]
0x2CE6	0x6800    LDR	R0, [R0, #0]
0x2CE8	0xF000010C  AND	R1, R0, #12
0x2CEC	0x0090    LSLS	R0, R2, #2
0x2CEE	0xF000000C  AND	R0, R0, #12
0x2CF2	0x4281    CMP	R1, R0
0x2CF4	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2CF6	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x2CF8	0xF8DDE000  LDR	LR, [SP, #0]
0x2CFC	0xB002    ADD	SP, SP, #8
0x2CFE	0x4770    BX	LR
0x2D00	0x3C004002  	FLASH_ACR+0
0x2D04	0x80204247  	FLASH_ACR+0
0x2D08	0x80244247  	FLASH_ACR+0
0x2D0C	0x38044002  	RCC_PLLCFGR+0
0x2D10	0x38084002  	RCC_CFGR+0
0x2D14	0xFFFF000F  	#1048575
0x2D18	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x232C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x232E	0x480D    LDR	R0, [PC, #52]
0x2330	0x6800    LDR	R0, [R0, #0]
0x2332	0xF0400101  ORR	R1, R0, #1
0x2336	0x480B    LDR	R0, [PC, #44]
0x2338	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x233A	0x2100    MOVS	R1, #0
0x233C	0x480A    LDR	R0, [PC, #40]
0x233E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x2340	0x4808    LDR	R0, [PC, #32]
0x2342	0x6801    LDR	R1, [R0, #0]
0x2344	0x4809    LDR	R0, [PC, #36]
0x2346	0x4001    ANDS	R1, R0
0x2348	0x4806    LDR	R0, [PC, #24]
0x234A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x234C	0x4908    LDR	R1, [PC, #32]
0x234E	0x4809    LDR	R0, [PC, #36]
0x2350	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x2352	0x4804    LDR	R0, [PC, #16]
0x2354	0x6801    LDR	R1, [R0, #0]
0x2356	0xF46F2080  MVN	R0, #262144
0x235A	0x4001    ANDS	R1, R0
0x235C	0x4801    LDR	R0, [PC, #4]
0x235E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x2360	0xB001    ADD	SP, SP, #4
0x2362	0x4770    BX	LR
0x2364	0x38004002  	RCC_CR+0
0x2368	0x38084002  	RCC_CFGR+0
0x236C	0xFFFFFEF6  	#-17367041
0x2370	0x30102400  	#603992080
0x2374	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x2D1C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x2D1E	0x4904    LDR	R1, [PC, #16]
0x2D20	0x4804    LDR	R0, [PC, #16]
0x2D22	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x2D24	0x4904    LDR	R1, [PC, #16]
0x2D26	0x4805    LDR	R0, [PC, #20]
0x2D28	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x2D2A	0xB001    ADD	SP, SP, #4
0x2D2C	0x4770    BX	LR
0x2D2E	0xBF00    NOP
0x2D30	0x22E00002  	#140000
0x2D34	0x00442000  	___System_CLOCK_IN_KHZ+0
0x2D38	0x00030000  	#3
0x2D3C	0x00482000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x27B8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x27BA	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x27BC	0xB001    ADD	SP, SP, #4
0x27BE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x2800	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x2802	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x2806	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x280A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x280C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x2810	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x2812	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x2814	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x2816	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x2818	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x281A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x281E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x2822	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x2826	0xB001    ADD	SP, SP, #4
0x2828	0x4770    BX	LR
; end of ___EnableFPU
0x2EE8	0xB500    PUSH	(R14)
0x2EEA	0xF8DFB034  LDR	R11, [PC, #52]
0x2EEE	0xF8DFA034  LDR	R10, [PC, #52]
0x2EF2	0xF8DFC034  LDR	R12, [PC, #52]
0x2EF6	0xF7FFFA75  BL	9188
0x2EFA	0xF8DFB030  LDR	R11, [PC, #48]
0x2EFE	0xF8DFA030  LDR	R10, [PC, #48]
0x2F02	0xF8DFC030  LDR	R12, [PC, #48]
0x2F06	0xF7FFFA6D  BL	9188
0x2F0A	0xF8DFB02C  LDR	R11, [PC, #44]
0x2F0E	0xF8DFA02C  LDR	R10, [PC, #44]
0x2F12	0xF8DFC02C  LDR	R12, [PC, #44]
0x2F16	0xF7FFFA65  BL	9188
0x2F1A	0xBD00    POP	(R15)
0x2F1C	0x4770    BX	LR
0x2F1E	0xBF00    NOP
0x2F20	0x00002000  	#536870912
0x2F24	0x000B2000  	#536870923
0x2F28	0x2ED20000  	#11986
0x2F2C	0x000C2000  	#536870924
0x2F30	0x00132000  	#536870931
0x2F34	0x2EE00000  	#12000
0x2F38	0x00142000  	#536870932
0x2F3C	0x00352000  	#536870965
0x2F40	0x2E6C0000  	#11884
0x2FA0	0xB500    PUSH	(R14)
0x2FA2	0xF8DFB010  LDR	R11, [PC, #16]
0x2FA6	0xF8DFA010  LDR	R10, [PC, #16]
0x2FAA	0xF7FFF9E5  BL	9080
0x2FAE	0xBD00    POP	(R15)
0x2FB0	0x4770    BX	LR
0x2FB2	0xBF00    NOP
0x2FB4	0x00002000  	#536870912
0x2FB8	0x005C2000  	#536871004
_Timer2_interrupt:
;ekg_firmware.c, 85 :: 		void Timer2_interrupt() iv IVT_INT_TIM2
;ekg_firmware.c, 88 :: 		TIM2_SR.UIF = 0;
0x27C0	0x2100    MOVS	R1, #0
0x27C2	0xB249    SXTB	R1, R1
0x27C4	0x480A    LDR	R0, [PC, #40]
0x27C6	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 89 :: 		interrupt_ctr++;
0x27C8	0x480A    LDR	R0, [PC, #40]
0x27CA	0x6800    LDR	R0, [R0, #0]
0x27CC	0x1C41    ADDS	R1, R0, #1
0x27CE	0x4809    LDR	R0, [PC, #36]
0x27D0	0x6001    STR	R1, [R0, #0]
;ekg_firmware.c, 90 :: 		if (interrupt_ctr % 256 == 0)
0x27D2	0x4808    LDR	R0, [PC, #32]
0x27D4	0x6800    LDR	R0, [R0, #0]
0x27D6	0xF00000FF  AND	R0, R0, #255
0x27DA	0xB920    CBNZ	R0, L_Timer2_interrupt13
;ekg_firmware.c, 91 :: 		seconds_counter++;
0x27DC	0x4806    LDR	R0, [PC, #24]
0x27DE	0x6800    LDR	R0, [R0, #0]
0x27E0	0x1C41    ADDS	R1, R0, #1
0x27E2	0x4805    LDR	R0, [PC, #20]
0x27E4	0x6001    STR	R1, [R0, #0]
L_Timer2_interrupt13:
;ekg_firmware.c, 92 :: 		read_flag = true;
0x27E6	0x2101    MOVS	R1, #1
0x27E8	0x4804    LDR	R0, [PC, #16]
0x27EA	0x7001    STRB	R1, [R0, #0]
;ekg_firmware.c, 94 :: 		}
L_end_Timer2_interrupt:
0x27EC	0x4770    BX	LR
0x27EE	0xBF00    NOP
0x27F0	0x02004200  	TIM2_SR+0
0x27F4	0x000C2000  	ekg_firmware_interrupt_ctr+0
0x27F8	0x00142000  	ekg_firmware_seconds_counter+0
0x27FC	0x00082000  	ekg_firmware_read_flag+0
; end of _Timer2_interrupt
;ekg_firmware.c,0 :: ?lstr_2_ekg_firmware [5]
0x282A	0x66322E25 ;?lstr_2_ekg_firmware+0
0x282E	0x00 ;?lstr_2_ekg_firmware+4
; end of ?lstr_2_ekg_firmware
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2D40	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x2D44	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x2D48	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2D4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2D50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2D54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2D58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2D5C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2D60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2D64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2D68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2D6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x2D70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2D74	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x2D78	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2D7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x2D80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2D84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2D88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2D8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x2D90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x2D94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2D98	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x2D9C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x2DA0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x2DA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2DA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x2DAC	0x3F800000 ;__Lib_Sprintf__powers_+0
0x2DB0	0x41200000 ;__Lib_Sprintf__powers_+4
0x2DB4	0x42C80000 ;__Lib_Sprintf__powers_+8
0x2DB8	0x447A0000 ;__Lib_Sprintf__powers_+12
0x2DBC	0x461C4000 ;__Lib_Sprintf__powers_+16
0x2DC0	0x47C35000 ;__Lib_Sprintf__powers_+20
0x2DC4	0x49742400 ;__Lib_Sprintf__powers_+24
0x2DC8	0x4B189680 ;__Lib_Sprintf__powers_+28
0x2DCC	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x2DD0	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x2DD4	0x501502F9 ;__Lib_Sprintf__powers_+40
0x2DD8	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x2DDC	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x2DE0	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x2DE4	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x2DE8	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x2DEC	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x2DF0	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x2DF4	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x2DF8	0x358637BD ;__Lib_Sprintf__npowers_+24
0x2DFC	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x2E00	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x2E04	0x3089705F ;__Lib_Sprintf__npowers_+36
0x2E08	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x2E0C	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x2E10	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x2E14	0x00000001 ;__Lib_Sprintf_octpowers+0
0x2E18	0x00000008 ;__Lib_Sprintf_octpowers+4
0x2E1C	0x00000040 ;__Lib_Sprintf_octpowers+8
0x2E20	0x00000200 ;__Lib_Sprintf_octpowers+12
0x2E24	0x00001000 ;__Lib_Sprintf_octpowers+16
0x2E28	0x00008000 ;__Lib_Sprintf_octpowers+20
0x2E2C	0x00040000 ;__Lib_Sprintf_octpowers+24
0x2E30	0x00200000 ;__Lib_Sprintf_octpowers+28
0x2E34	0x01000000 ;__Lib_Sprintf_octpowers+32
0x2E38	0x08000000 ;__Lib_Sprintf_octpowers+36
0x2E3C	0x40000000 ;__Lib_Sprintf_octpowers+40
0x2E40	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x2E44	0x00000001 ;__Lib_Sprintf_dpowers+0
0x2E48	0x0000000A ;__Lib_Sprintf_dpowers+4
0x2E4C	0x00000064 ;__Lib_Sprintf_dpowers+8
0x2E50	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x2E54	0x00002710 ;__Lib_Sprintf_dpowers+16
0x2E58	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x2E5C	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x2E60	0x00989680 ;__Lib_Sprintf_dpowers+28
0x2E64	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x2E68	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;ekg_firmware.c,0 :: ?ICSekg_firmware_seconds_counter [4]
0x2E6C	0x00000000 ;?ICSekg_firmware_seconds_counter+0
; end of ?ICSekg_firmware_seconds_counter
;ekg_firmware.c,0 :: ?ICS?lstr5_ekg_firmware [6]
0x2E70	0x0D444E45 ;?ICS?lstr5_ekg_firmware+0
0x2E74	0x000A ;?ICS?lstr5_ekg_firmware+4
; end of ?ICS?lstr5_ekg_firmware
;,0 :: _initBlock_8 [23]
; Containing: ?ICS?lstr1___Lib_Sprintf [7]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x2E76	0x6C756E28 ;_initBlock_8+0 : ?ICS?lstr1___Lib_Sprintf at 0x2E76
0x2E7A	0x0000296C ;_initBlock_8+4 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x2E7D
0x2E7E	0x01000000 ;_initBlock_8+8
0x2E82	0x01040302 ;_initBlock_8+12
0x2E86	0x06040302 ;_initBlock_8+16
0x2E8A	0x090807 ;_initBlock_8+20
; end of _initBlock_8
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x2E90	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x2E94	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x2E98	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x2E9C	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x2EA0	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x2EA4	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x2EA8	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x2EAC	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_10 [34]
; Containing: hexs [17]
;             hexb [17]
0x2EB0	0x33323130 ;_initBlock_10+0 : hexs at 0x2EB0
0x2EB4	0x37363534 ;_initBlock_10+4
0x2EB8	0x62613938 ;_initBlock_10+8
0x2EBC	0x66656463 ;_initBlock_10+12
0x2EC0	0x32313000 ;_initBlock_10+16 : hexb at 0x2EC1
0x2EC4	0x36353433 ;_initBlock_10+20
0x2EC8	0x41393837 ;_initBlock_10+24
0x2ECC	0x45444342 ;_initBlock_10+28
0x2ED0	0x0046 ;_initBlock_10+32
; end of _initBlock_10
;ekg_firmware.c,0 :: ?ICS?lstr1_ekg_firmware [8]
0x2ED2	0x52415453 ;?ICS?lstr1_ekg_firmware+0
0x2ED6	0x000A0D54 ;?ICS?lstr1_ekg_firmware+4
; end of ?ICS?lstr1_ekg_firmware
;,0 :: _initBlock_12 [3]
; Containing: ?ICSekg_firmware_read_flag [1]
;             ?ICS?lstr3_ekg_firmware [2]
0x2EDA	0x002C00 ;_initBlock_12+0 : ?ICSekg_firmware_read_flag at 0x2EDA : ?ICS?lstr3_ekg_firmware at 0x2EDB
; end of _initBlock_12
;ekg_firmware.c,0 :: ?ICSekg_firmware_interrupt_ctr [4]
0x2EE0	0x00000000 ;?ICSekg_firmware_interrupt_ctr+0
; end of ?ICSekg_firmware_interrupt_ctr
;ekg_firmware.c,0 :: ?ICS?lstr4_ekg_firmware [3]
0x2EE4	0x000A0D ;?ICS?lstr4_ekg_firmware+0
; end of ?ICS?lstr4_ekg_firmware
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0284      [12]    _Get_Fosc_kHz
0x0290      [30]    __Lib_UART_123_45_6_UARTx_Write
0x02B0     [364]    __Lib_Sprintf_scale
0x0420      [22]    _Delay_1us
0x0438      [22]    _isdigit
0x0450     [192]    __Lib_Sprintf_fround
0x0510      [28]    _UART4_Write
0x052C      [28]    _UART5_Write
0x0548      [28]    _UART6_Write
0x0564      [28]    _UART1_Write
0x0580      [28]    _UART2_Write
0x059C      [28]    _UART3_Write
0x05B8      [70]    _GPIO_Alternate_Function_Enable
0x0600     [132]    _RCC_GetClocksFrequency
0x0684     [168]    _GPIO_Clk_Enable
0x072C      [80]    _WordToStr
0x077C     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0804     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x0918      [24]    _UART_Write
0x0930     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0BC8      [24]    _Delay_500us
0x0BE0    [5118]    __Lib_Sprintf__doprntf
0x1FE0     [120]    _NVIC_IntEnable
0x2058      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x208C     [560]    _GPIO_Config
0x22BC      [54]    _UART_Write_Text
0x22F4      [54]    _Ltrim
0x232C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x2378      [58]    ___FillZeros
0x23B4      [24]    _GPIO_Digital_Input
0x23CC      [24]    _GPIO_Analog_Input
0x23E4      [20]    ___CC2DW
0x23F8      [52]    _UART1_Init
0x242C      [14]    _EnableInterrupts
0x243C      [14]    _DisableInterrupts
0x244C      [84]    _InitTimer2
0x24A0      [28]    _UART1_Write_Text
0x24BC      [52]    _ADC1_Init
0x24F0      [28]    _ADC1_Get_Sample
0x250C      [52]    _sprintf
0x2540     [106]    _Button
0x25AC      [40]    _strcat
0x25D4     [372]    _ADC_Set_Input_Channel
0x2748     [110]    _IntToStr
0x27B8       [8]    ___GenExcept
0x27C0      [64]    _Timer2_interrupt
0x2800      [42]    ___EnableFPU
0x2830     [396]    _main
0x29BC     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x2D1C      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000       [8]    ?lstr1_ekg_firmware
0x20000008       [1]    ekg_firmware_read_flag
0x20000009       [2]    ?lstr3_ekg_firmware
0x2000000C       [4]    ekg_firmware_interrupt_ctr
0x20000010       [3]    ?lstr4_ekg_firmware
0x20000014       [4]    ekg_firmware_seconds_counter
0x20000018       [6]    ?lstr5_ekg_firmware
0x2000001E       [7]    ?lstr1___Lib_Sprintf
0x20000025      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000038       [4]    _temp_adc_read
0x2000003C       [4]    _temp_timer_read
0x20000040       [4]    _ADC_Get_Sample_Ptr
0x20000044       [4]    ___System_CLOCK_IN_KHZ
0x20000048       [4]    __VOLTAGE_RANGE
0x2000004C       [4]    _UART_Wr_Ptr
0x20000050       [4]    _UART_Rd_Ptr
0x20000054       [4]    _UART_Rdy_Ptr
0x20000058       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x282A       [5]    ?lstr_2_ekg_firmware
0x2D40     [108]    __GPIO_MODULE_USART1_PA9_10
0x2DAC      [52]    __Lib_Sprintf__powers_
0x2DE0      [52]    __Lib_Sprintf__npowers_
0x2E14      [48]    __Lib_Sprintf_octpowers
0x2E44      [40]    __Lib_Sprintf_dpowers
0x2E6C       [4]    ?ICSekg_firmware_seconds_counter
0x2E70       [6]    ?ICS?lstr5_ekg_firmware
0x2E76       [7]    ?ICS?lstr1___Lib_Sprintf
0x2E7D      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2E90      [32]    __Lib_Sprintf_hexpowers
0x2EB0      [17]    __Lib_Sprintf_hexs
0x2EC1      [17]    __Lib_Sprintf_hexb
0x2ED2       [8]    ?ICS?lstr1_ekg_firmware
0x2EDA       [1]    ?ICSekg_firmware_read_flag
0x2EDB       [2]    ?ICS?lstr3_ekg_firmware
0x2EE0       [4]    ?ICSekg_firmware_interrupt_ctr
0x2EE4       [3]    ?ICS?lstr4_ekg_firmware
