// Seed: 432584920
module module_0;
  reg id_1 = 1 && 1 == id_1;
  always @(id_1 or 1) begin
    if (id_1) begin
      disable module_0;
    end else assume (1 || 1 || 1);
  end
  initial begin
    id_1 <= id_1;
    begin
      id_1 <= 1;
      if (id_1) begin
        $display(1);
      end else begin
        id_1 = 1;
      end
    end
    #1;
    if (id_1) begin
      id_1 <= 1 < id_1;
    end
    wait (id_1);
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd70,
    parameter id_6 = 32'd83
) (
    input tri id_0,
    output tri0 id_1,
    output supply1 id_2,
    output uwire id_3
);
  defparam id_5.id_6 = 1; module_0();
endmodule
