Warning (10268): Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments File: C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v Line: 15
