// Generated by stratus_hls 17.20-p100  (88533.190925)
// Wed Nov 18 11:36:15 2020
// from dut.cc
#ifndef CYNTH_PART_dut_dut_rtl_h
#define CYNTH_PART_dut_dut_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct dut : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rst;
  sc_out<bool > din_busy;
  sc_in<bool > din_vld;
  sc_in<sc_uint<8> > din_data_a;
  sc_in<sc_uint<8> > din_data_b;
  sc_in<sc_uint<8> > din_data_c;
  sc_in<sc_uint<8> > din_data_d;
  sc_in<sc_uint<8> > din_data_e;
  sc_in<sc_uint<8> > din_data_f;
  sc_in<sc_uint<8> > din_data_g;
  sc_in<sc_uint<8> > din_data_h;
  sc_in<bool > dout_busy;
  sc_out<bool > dout_vld;
  sc_out<sc_uint<32> > dout_data;
  dut( sc_module_name name );
  SC_HAS_PROCESS(dut);
  sc_signal<bool > dout_m_req_m_prev_trig_req;
  sc_signal<sc_uint<1> > dut_Xor_1Ux1U_1U_4_9_out1;
  sc_signal<bool > dout_m_unacked_req;
  sc_signal<sc_uint<1> > dut_Or_1Ux1U_1U_4_10_out1;
  sc_signal<sc_uint<1> > dut_N_Muxb_1_2_0_4_1_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_5_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_4_out1;
  sc_signal<sc_uint<1> > dut_Or_1Ux1U_1U_4_2_out1;
  sc_signal<bool > din_m_unvalidated_req;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_3_out1;
  sc_signal<sc_uint<3> > global_state_next;
  sc_signal<sc_uint<32> > dut_Add_32Ux32U_32U_1_19_out1;
  sc_signal<sc_uint<32> > dut_Mul_32Ux32U_32U_4_15_in1;
  sc_signal<sc_uint<1> > gs_ctrl0;
  sc_signal<sc_uint<20> > dut_Mul2Add3u8u8u8Add3u8u8u8_1_14_out1;
  sc_signal<sc_uint<9> > dut_Add_8Ux8U_9U_4_13_out1;
  sc_signal<sc_uint<16> > dut_Mul_8Ux8U_16U_4_16_out1;
  sc_signal<sc_uint<16> > s_reg_20;
  sc_signal<sc_uint<32> > dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21_out1;
  sc_signal<sc_uint<29> > dut_Mul_20Ux9U_29U_1_23_out1;
  sc_signal<sc_uint<32> > s_reg_19;
  sc_signal<sc_uint<17> > dut_Add2Mul2u8u8Mul2u8u8_4_17_out1;
  sc_signal<sc_uint<17> > s_reg_18;
  sc_signal<sc_uint<8> > s_reg_17;
  sc_signal<sc_uint<8> > s_reg_16;
  sc_signal<sc_uint<8> > s_reg_15;
  sc_signal<sc_uint<8> > s_reg_14;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_6_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_11_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_12_out1;
  sc_signal<bool > dout_m_req_m_trig_req;
  sc_signal<bool > din_m_busy_req_0;
  sc_signal<sc_uint<32> > dut_Add_32Ux16U_32U_4_20_out1;
  sc_signal<sc_uint<32> > dut_Mul_32Ux32U_32U_4_15_out1;
  sc_signal<sc_uint<3> > global_state;
  sc_signal<sc_uint<1> > stall0;
  void drive_dout_data();
  void drive_din_m_busy_req_0();
  void drive_dout_m_req_m_trig_req();
  void drive_stall0();
  void drive_s_reg_14();
  void drive_s_reg_15();
  void drive_s_reg_16();
  void drive_s_reg_17();
  void drive_s_reg_18();
  void drive_s_reg_19();
  void drive_s_reg_20();
  void dut_Add_8Ux8U_9U_4_13();
  void dut_Mul2Add3u8u8u8Add3u8u8u8_1_14();
  void dut_Mul_20Ux9U_29U_1_23();
  void dut_Mul_8Ux8U_16U_4_16();
  void dut_Add2Mul2u8u8Mul2u8u8_4_17();
  void drive_dut_Mul_32Ux32U_32U_4_15_in1();
  void dut_Mul_32Ux32U_32U_4_15();
  void dut_Add_32Ux32U_32U_1_19();
  void dut_Add_32Ux16U_32U_4_20();
  void dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21();
  void drive_global_state();
  void drive_global_state_next();
  void drive_gs_ctrl0();
  void drive_din_busy();
  void dut_Or_1Ux1U_1U_4_2();
  void dut_And_1Ux1U_1U_4_3();
  void dut_Not_1U_1U_4_4();
  void dut_And_1Ux1U_1U_4_5();
  void dut_Not_1U_1U_4_6();
  void drive_din_m_unvalidated_req();
  void dut_N_Muxb_1_2_0_4_1();
  void drive_dout_vld();
  void dut_Or_1Ux1U_1U_4_10();
  void drive_dout_m_unacked_req();
  void dut_And_1Ux1U_1U_4_11();
  void dut_Xor_1Ux1U_1U_4_9();
  void drive_dout_m_req_m_prev_trig_req();
  void dut_Not_1U_1U_4_12();
};

#endif
