Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:03:41 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file kc705_ethernet_rgmii_example_design_control_sets_placed.rpt
| Design       : kc705_ethernet_rgmii_example_design
| Device       : xc7k325t
----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   154 |
| Minimum Number of register sites lost to control set restrictions |   421 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             624 |          209 |
| No           | No                    | Yes                    |              41 |            9 |
| No           | Yes                   | No                     |             498 |          184 |
| Yes          | No                    | No                     |             416 |          139 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |            1052 |          317 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                       Enable Signal                                                                       |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[12]_i_1                           |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[11]_i_1                           |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[10]_i_1                           |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[9]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[0]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[13]_i_1                           |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[3]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[6]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/async_rst4                                     |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[8]_i_1                            |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/n_0_async_rst4_reg            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[7]_i_1                            |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT3                                                     |                                                                                                                                                           |                                                                                                                                                          |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/n_0_async_rst4_reg                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/n_0_CAPTURE_i_1                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/n_0_sfd_enable_reg                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[5]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[4]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[1]_i_1                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_1                           |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                           | example_resets/clear                                                                                                                                     |                4 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_araddr[10]_i_1                                                                                                              |                                                                                                                                                          |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_awaddr[10]_i_1                                                                                                              |                                                                                                                                                          |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_address_match_i_1      |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/header_count015_out                                                                                                   | basic_pat_gen_inst/axi_pat_gen_inst/n_0_header_count[3]_i_1                                                                                              |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_data_count[3]_i_2                                                                                          | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_data_count[3]_i_1                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/bad_pfc_opcode_int                                       |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I15[0]                        |                3 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | example_resets/dcm_sync/data_out                                                                                                                          | example_resets/reset_in0                                                                                                                                 |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | example_resets/dcm_sync/data_out                                                                                                                          | trimac_fifo_block/trimac_sup_block/reset_in00_out                                                                                                        |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | example_resets/dcm_sync/data_out                                                                                                                          | glbl_rst_IBUF                                                                                                                                            |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/conf/int_rx_rst_asynch                       |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | example_resets/SR[0]                                                                                                                                     |                4 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset_input     |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT3                                                     |                                                                                                                                                           | example_resets/idelayctrl_reset_in                                                                                                                       |                1 |              5 |
|  example_clocks/clkin1_bufg                                                                  |                                                                                                                                                           | example_clocks/n_0_mmcm_reset_gen_i_1                                                                                                                    |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_rst_in                                                                |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/packet_count0                                                                                                       | trimac_fifo_block/user_side_FIFO/rx_fifo_i/I8[0]                                                                                                         |                3 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/conf/int_tx_rst_asynch                       |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_tx_ifg_del_en              |                                                                                                                                                          |                2 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | example_resets/O1                                                                                                                                         | glbl_rst_IBUF                                                                                                                                            |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_rx_ps_lt_disable           |                                                                                                                                                          |                4 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/n_0_counter[5]_i_1                                                            |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/O1                                                                                                                    | example_resets/O2[0]                                                                                                                                     |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/INT_CRC_MODE                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                5 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/SR[0]                               |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_clk_fall                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/n_0_state_count[5]_i_1                   |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_out                                                           |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/O10[0]                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset           |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/O4                                                       |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                    | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                             |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_1                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                3 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/address_swap_inst/wr_slot1                                                                                                             | example_resets/O2[0]                                                                                                                                     |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/data_count                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/SR[0]                                                    |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_counter[5]_i_2          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/O3[0]                                                    |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I86[0]                        |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O11                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                             |                4 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_mdio_wr_data[20]_i_1                                                                                                              |                                                                                                                                                          |                3 |              7 |
|  example_clocks/clkin1_bufg                                                                  |                                                                                                                                                           |                                                                                                                                                          |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_FSM_onehot_access_cs[7]_i_1            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/O1                                        |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i |                                                                                                                                                          |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_mdio_op[1]_i_1                                                                                                                    | example_resets/SR[0]                                                                                                                                     |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_ram_rd_byte[7]_i_1     |                4 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O5                                     |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                           | example_resets/SS[0]                                                                                                                                     |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O6                                     |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1 |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/n_0_expected_data[7]_i_1                                                                                            |                                                                                                                                                          |                4 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/n_0_packet_size[15]_i_1                                                                                             |                                                                                                                                                          |                4 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/n_0_packet_size[7]_i_1                                                                                              |                                                                                                                                                          |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/O8[0]                                                                                                          |                                                                                                                                                          |                4 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_DATA_REG[2][7]_i_1                            |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/n_0_pause_opcode_early[7]_i_2                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/SR[0]                                                    |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rx_axi_shim/rx_mac_tdata0                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                             |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_tdata[7]_i_1                                                                                                      |                                                                                                                                                          |                4 |              8 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_awaddr[10]_i_1                                                                                                              | axi_lite_controller/n_0_s_axi_awaddr[11]_i_1                                                                                                             |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_araddr[10]_i_1                                                                                                              | axi_lite_controller/n_0_s_axi_araddr[11]_i_1                                                                                                             |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/n_0_tx_data[7]_i_1                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                6 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_tx_axis_mac_tdata_int[7]_i_1                                                                               |                                                                                                                                                          |                5 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/E[0]                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                6 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O3[0]                                  |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_gen_fd_count.wr_frames[8]_i_1                                                                              | example_resets/O2[0]                                                                                                                                     |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_rd_frames[8]_i_1                                                                                           | example_resets/O2[0]                                                                                                                                     |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]_7                                                                                        |                                                                                                                                                          |                5 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]_6                                                                                        |                                                                                                                                                          |                4 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                              |                                                                                                                                                          |                6 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O4                                                 |                3 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/E[0]                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/I16[0]                                         |                2 |             11 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_addr[11]_i_1                                                                                                                      | example_resets/SR[0]                                                                                                                                     |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                    | example_resets/O2[0]                                                                                                                                     |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_wr_addr[0]_i_1__1                                                                                          | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                             |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                             | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                             |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_byte_count[0]_i_1                                                                                                 | example_resets/O2[0]                                                                                                                                     |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/pkt_size0                                                                                                             | example_resets/O2[0]                                                                                                                                     |                4 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                    | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                             |                4 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_rd_addr[0]_i_1                                                                                             | example_resets/O2[0]                                                                                                                                     |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_wr_addr[0]_i_1                                                                                             | example_resets/O2[0]                                                                                                                                     |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                             | example_resets/O2[0]                                                                                                                                     |                4 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/O9[0]                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset           |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT3                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                 |                4 |             13 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_credit_count[0]_i_1                                                                                               | example_resets/O2[0]                                                                                                                                     |                4 |             13 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1               |                                                                                                                                                          |                4 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_BYTE_COUNT[0][14]_i_1                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                3 |             15 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I82[0]                         |                                                                                                                                                          |                4 |             15 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I79[0]                         |                                                                                                                                                          |                6 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                             |                6 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O4                                                 |                4 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O12[0]                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                             |                3 |             15 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                           | n_0_pause_val[15]_i_1                                                                                                                                    |                2 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/O17                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O4[0]                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/I88[0]                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset           |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/E[0]                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                             |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/O8[0]                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset           |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_ram_field_wr_uc_reg     |                                                                                                                                                          |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/load_wr                     |                                                                                                                                                          |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx/E[0]                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                2 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/O1                                                                                                             | example_resets/clear                                                                                                                                     |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_en                                                                                                          |                                                                                                                                                          |                3 |             17 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/address_swap_inst/n_0_ram_loop[0].RAM64X1D_inst_i_1__0                                                                                 |                                                                                                                                                          |                5 |             18 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/O1                                                                                                                    |                                                                                                                                                          |                5 |             18 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                           | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                             |                6 |             20 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/O1                                        |                9 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O2[0]                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                4 |             23 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_FSM_onehot_axi_state[24]_i_2                                                                                                      | example_resets/SR[0]                                                                                                                                     |                8 |             24 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                           |                                                                                                                                                          |                7 |             24 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                              | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                             |                7 |             24 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_mdio_wr_data[20]_i_1                                                                                                              | axi_lite_controller/n_0_mdio_wr_data[31]_i_1                                                                                                             |                5 |             25 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |                9 |             28 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/O5[0]                                                                                                                  |                                                                                                                                                          |                7 |             29 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/n_0_mdio_data[31]_i_1                     |                                                                                                                                                          |                7 |             30 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rvalid_i                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/O1                                        |                6 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/SR[0]                                            |               13 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_ip2bus_data[31]_i_1__1 |                6 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/p_19_in                                                                                                                               | axi_lite_controller/n_0_s_axi_wdata[31]_i_1                                                                                                              |                5 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_axi_wr_data[31]_i_1                                                                                                               | example_resets/SR[0]                                                                                                                                     |                8 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/FCS_CHECK/n_0_CALC[31]_i_2                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/SR[0]                                              |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_axi_rd_data[31]_i_2                                                                                                               | axi_lite_controller/n_0_axi_rd_data[31]_i_1                                                                                                              |                7 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_cpu_data_shift[31]_i_1  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset           |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/n_0_ip2bus_data[31]_i_2                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/n_0_ip2bus_data[31]_i_1                          |                9 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_PREAMBLE_PIPE_reg[2]                          |               11 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/E[0]                                                                                                                   |                                                                                                                                                          |                9 |             33 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |               26 |             51 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                           | example_resets/O2[0]                                                                                                                                     |               29 |             52 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                          |               30 |             55 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                             |               25 |             62 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                             |               25 |             85 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                            |                                                                                                                                                          |               26 |             87 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                 |                                                                                                                                                          |               24 |             88 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                           |                                                                                                                                                          |               33 |            100 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                           |                                                                                                                                                          |               47 |            111 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset           |               31 |            122 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                           |                                                                                                                                                          |               63 |            191 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                           |                                                                                                                                                          |               63 |            216 |
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


