// Seed: 1648473225
program module_0 (
    id_1,
    id_2
);
  inout reg id_2;
  output wire id_1;
  always wait (-1) id_2 = id_2;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout tri0 id_1;
  real id_8;
  ;
  logic id_9;
  always for (id_1 = id_9; id_9; id_9 = (-1)) $clog2(74);
  ;
  localparam [-1  -  1 : 1] id_10 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_9
  );
  logic id_11 = 1;
endmodule
