;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 16.
BASE EAPB:0x0
;###################Tree###################
TREE "MM"
    SGROUP "u_aon_wrapper.u_sys_aon.u_aon_reg_apb_reg.u_aon_apb_rf.u_aon_apb_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0000000A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "            mm_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "           ckg_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "           jpg_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "           isp_eb ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       isp_ahb_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "           cpp_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 6. "          dcam_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 7. "          csi0_eb ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "          csi1_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "          csi2_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "   sensor2_ckg_en ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "   sensor1_ckg_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "   sensor0_ckg_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13. " mipi_csi2_ckg_en ," "0     ,%d..."
    BITFLD.LONG 0x00 14. " mipi_csi1_ckg_en ," "0     ,%d..."
    BITFLD.LONG 0x00 15. " mipi_csi0_ckg_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "  dcam_axi_ckg_en ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "   isp_axi_ckg_en ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "          dvfs_eb ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "            fd_eb ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "         reserved ," "0x0   ,%x..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_ahb_reg.u_mm_ahb_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 1(0x1)" 
    VARX 0x00 %l SWD.read(0x0000010A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " cgm_mm_mtx_s0_auto_gate_en ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "             mm_lpc_disable ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "                  lp_eb_isp ," "0      ,%d..."
    BITFLD.LONG 0x00 3. "                  lp_eb_jpg ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "                  lp_eb_cpp ," "0      ,%d..."
    BITFLD.LONG 0x00 5. "               lp_eb_mtx_s0 ," "0      ,%d..."
    BITFLD.LONG 0x00 6. "           lp_eb_axi2ahb_m0 ," "0      ,%d..."
    BITFLD.LONG 0x00 7. "              lp_eb_dcam_as ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "               lp_eb_mtx_as ," "0      ,%d..."
    BITFLD.LONG 0x00 9. "             lp_stat_mtx_as ," "0      ,%d..."
    BITFLD.LONG 0x00 10. "            lp_stat_dcam_as ," "0      ,%d..."
    BITFLD.LONG 0x00 11. "             lp_stat_mtx_s0 ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "                lp_stat_cpp ," "0      ,%d..."
    BITFLD.LONG 0x00 13. "                lp_stat_isp ," "0      ,%d..."
    BITFLD.LONG 0x00 14. "                lp_stat_jpg ," "0      ,%d..."
    BITFLD.LONG 0x00 15. "                 lp_stat_fd ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                   lp_eb_fd ," "0      ,%d..."
    BITFLD.LONG 0x00 17.--31. "                   reserved ," "0x0    ,%x..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_ahb_clk_gate @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 2(0x2)" 
    VARX 0x00 %l SWD.read(0x0000020A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--31. "                reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 13. "         cgm_busy_lpc_fd ," "0       ,%d..."
    BITFLD.LONG 0x00 12. "        cgm_busy_lpc_isp ," "0       ,%d..."
    BITFLD.LONG 0x00 11. "        cgm_busy_lpc_jpg ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        cgm_busy_lpc_cpp ," "0       ,%d..."
    BITFLD.LONG 0x00 9. "     cgm_busy_lpc_mtx_s0 ," "0       ,%d..."
    BITFLD.LONG 0x00 8. " cgm_busy_lpc_axi2ahb_m0 ," "0       ,%d..."
    BITFLD.LONG 0x00 7. "    cgm_busy_lpc_dcam_as ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "     cgm_busy_lpc_mtx_as ," "0       ,%d..."
    BITFLD.LONG 0x00 5. "              cgm_jpg_en ," "0       ,%d..."
    BITFLD.LONG 0x00 4. "              cgm_cpp_en ," "0       ,%d..."
    BITFLD.LONG 0x00 3. "              cgm_isp_en ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "             cgm_dcam_en ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "           cgm_mm_mtx_en ," "0       ,%d..."
    BITFLD.LONG 0x00 0. "       mm_sys_light_stop ," "0       ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_ahb_reg.u_mm_ahb_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 3(0x3)" 
    VARX 0x00 %l SWD.read(0x0000030A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "           reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "        fd_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "  dcam_all_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 20. " isp_dcam0_soft_rst ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " isp_dcam1_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "  jpg_soft_rst_mask ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "  cpp_soft_rst_mask ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "   mm_main_soft_rst ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       cpp_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 14. " cpp_path0_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 13. " cpp_path1_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "   cpp_dma_soft_rst ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   isp_ahb_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "   isp_axi_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "       isp_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 8. " mipi_csi0_soft_rst ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " mipi_csi1_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 6. " mipi_csi2_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "     dcam0_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 4. "     dcam1_soft_rst ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "     dcam2_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "  dcam_axi_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "       jpg_soft_rst ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "       ckg_soft_rst ," "0     ,%d..."
    TEXTLINE ""
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_wrap.u_nic400_mm_main_mtx_wrap @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 4(0x4)" 
    VARX 0x00 %l SWD.read(0x0000040A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "   rd_trans_cnt_m0[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "          trans_idle_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24.--27. "      leading_wr_cnt_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20.--23. "        wr_trans_cnt_m1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--19. "        rd_trans_cnt_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "          trans_idle_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 11.--14. "      leading_wr_cnt_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 7.--10. "        wr_trans_cnt_m2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--6. "        rd_trans_cnt_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "          trans_idle_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--1. " leading_wr_cnt_m3[3:2] ," "0   ,%d..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 5(0x5)" 
    VARX 0x00 %l SWD.read(0x0000050A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. " leading_wr_cnt_m3[1:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 26.--29. "        wr_trans_cnt_m3 ," "0    ,%d..."
    BITFLD.LONG 0x00 22.--25. "        rd_trans_cnt_m3 ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "          trans_idle_s0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--20. "      leading_wr_cnt_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--13. "        wr_trans_cnt_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--6. "        rd_trans_cnt_s0 ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 10(0xa)" 
    VARX 0x00 %l SWD.read(0x00000A0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--31. "                      reserved ," "0x0       ,%x..."
    BITFLD.LONG 0x00 5. " axi_detector_overflow_dcam_as ," "0         ,%d..."
    BITFLD.LONG 0x00 4. "   pwr_handshk_clk_req_dcam_as ," "0         ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "     bridge_trans_idle_dcam_as ," "0         ,%d..."
    BITFLD.LONG 0x00 2. "  axi_detector_overflow_mtx_as ," "0         ,%d..."
    BITFLD.LONG 0x00 1. "    pwr_handshk_clk_req_mtx_as ," "0         ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "      bridge_trans_idle_mtx_as ," "0         ,%d..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 11(0xb)" 
    VARX 0x00 %l SWD.read(0x00000B0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. " bridge_debug_signal_w_dcam_as[31:22] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21. "    bridge_debug_signal_w_dcam_as[21] ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "    bridge_debug_signal_w_dcam_as[20] ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11.--19. " bridge_debug_signal_w_dcam_as[19:11] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 10. "    bridge_debug_signal_w_dcam_as[10] ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--9. "   bridge_debug_signal_w_dcam_as[9:0] ," "0x0   ,%x..."
    TEXTLINE ""
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 12(0xc)" 
    VARX 0x00 %l SWD.read(0x00000C0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. " bridge_debug_signal_w_mtx_as[31:22] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21. "    bridge_debug_signal_w_mtx_as[21] ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "    bridge_debug_signal_w_mtx_as[20] ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11.--19. " bridge_debug_signal_w_mtx_as[19:11] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 10. "    bridge_debug_signal_w_mtx_as[10] ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--9. "   bridge_debug_signal_w_mtx_as[9:0] ," "0x0   ,%x..."
    TEXTLINE ""
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 13(0xd)" 
    VARX 0x00 %l SWD.read(0x00000D0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                         reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 22.--24. "        cgm_dcam_if_sel_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--21. "       cgm_dcam_axi_sel_dvfs[1:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--19. "            cgm_jpg_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--17. "             cgm_fd_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 14.--15. "            cgm_cpp_sel_dvfs[1:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11.--13. "            cgm_isp_sel_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 8.--10. "         cgm_mm_mtx_sel_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 4.--7. " cgm_dcam_if_fdiv_denom_dvfs[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "   cgm_dcam_if_fdiv_num_dvfs[3:0] ," "0x0  ,%x..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 14(0xe)" 
    VARX 0x00 %l SWD.read(0x00000E0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "       fd_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 28. "               cgm_dcam_if_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "              cgm_dcam_axi_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "                   cgm_jpg_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "                   cgm_cpp_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "                   cgm_isp_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "             dcam_dfs_sw_trig ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "               fd_dfs_sw_trig ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "              jpg_dfs_sw_trig ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "              cpp_dfs_sw_trig ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "              isp_dfs_sw_trig ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "               dcam_work_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "                jpg_work_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "                cpp_work_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "                isp_work_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--14. "  dcam_if_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. " dcam_axi_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "      jpg_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "      cpp_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "      isp_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 15(0xf)" 
    VARX 0x00 %l SWD.read(0x00000F0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                   reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26.--28. "           fd_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25. "          fd_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 23.--24. "      cgm_fd_sel_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--22. "     fd_vote_mtx_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 19. "                  cgm_fd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "               fd_work_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "                 rst_dvfs_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "        mm_sys_dvfs_clk_req ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "         cgm_mm_dvfs_clk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "           mm_sys_dvfs_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "        mm_mtx_auto_tune_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "              cgm_mm_mtx_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9.--11. "    jpg_vote_mtx_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "    cpp_vote_mtx_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "    isp_vote_mtx_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " mm_mtx_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 16(0x10)" 
    VARX 0x00 %l SWD.read(0x0000100A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "                    reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 18.--20. "      cgm_isp_sel_index[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 16.--17. "      cgm_jpg_sel_index[1:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_cpp_sel_index[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 11.--13. "   cgm_mm_mtx_sel_index[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 9.--10. " cgm_dcam_axi_sel_index[1:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--8. "  cgm_dcam_if_sel_index[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 5. "      dcam_if_freq_upd_en_hw ," "0     ,%d..."
    BITFLD.LONG 0x00 4. "          jpg_freq_upd_en_hw ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "          cpp_freq_upd_en_hw ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "          isp_freq_upd_en_hw ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "       mm_mtx_freq_upd_en_hw ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "     dcam_axi_freq_upd_en_hw ," "0     ,%d..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 17(0x11)" 
    VARX 0x00 %l SWD.read(0x0000110A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                         reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "                isp_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--26. "            dcam_if_vote_vol[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. "           dcam_axi_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "                cpp_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. "                jpg_vote_vol[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--14. "             mm_mtx_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. " mm_internal_vote_voltage_hw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "             mm_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "          mm_current_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 2. "                mm_sys_sw_dvfs_en ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "                      mm_dvfs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                      mm_dvfs_ack ," "0   ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_dcam_if_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 18(0x12)" 
    VARX 0x00 %l SWD.read(0x0000120A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 19(0x13)" 
    VARX 0x00 %l SWD.read(0x0000130A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_dcam_axi_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 20(0x14)" 
    VARX 0x00 %l SWD.read(0x0000140A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 21(0x15)" 
    VARX 0x00 %l SWD.read(0x0000150A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_isp_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 22(0x16)" 
    VARX 0x00 %l SWD.read(0x0000160A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 23(0x17)" 
    VARX 0x00 %l SWD.read(0x0000170A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_jpg_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 24(0x18)" 
    VARX 0x00 %l SWD.read(0x0000180A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 25(0x19)" 
    VARX 0x00 %l SWD.read(0x0000190A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_cpp_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 26(0x1a)" 
    VARX 0x00 %l SWD.read(0x00001A0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 27(0x1b)" 
    VARX 0x00 %l SWD.read(0x00001B0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_mm_mtx_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 28(0x1c)" 
    VARX 0x00 %l SWD.read(0x00001C0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 29(0x1d)" 
    VARX 0x00 %l SWD.read(0x00001D0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_mm_dvfs_fsm @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 30(0x1e)" 
    VARX 0x00 %l SWD.read(0x00001E0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        dvfs_busy_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "       freq_update_en ," "0     ,%d..."
    BITFLD.LONG 0x00 20.--29. "             reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "    vote_voltage_hold ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         window_close ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "       window_cnt_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        window_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--15. "   current_state[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. " current_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--9. "    vote_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "       dvfs_hold_comb ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "        dvfs_ack_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--4. "    dvfs_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "             dvfs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "             dvfs_ack ," "0     ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_clk_top.u_mm_dvfs_top.u_mm_dvfs_ctrl.u_fd_freq_upd @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 31(0x1f)" 
    VARX 0x00 %l SWD.read(0x00001F0A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 32(0x20)" 
    VARX 0x00 %l SWD.read(0x0000200A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26.--28. " cgm_sel_shdw[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--25. " cgm_div_shdw[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "     sel_ind[SEL_IND_NUM-1 :0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_sel_dvfs[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. " cgm_div_dvfs[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "      cgm_sel[SEL_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "      cgm_div[DIV_WIDTH-1 : 0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "            dvfs_freq_upd_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "                      sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "                     master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "         freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_sys_ap_mm.u_mm_top_wrap.u_mm_top.u_mm_wrap.u_nic400_mm_main_mtx_wrap @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 5(0x5) mod 0(0x0) sig 33(0x21)" 
    VARX 0x00 %l SWD.read(0x0000210A)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--31. "             reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 12. "        trans_idle_m0 ," "0       ,%d..."
    BITFLD.LONG 0x00 7.--11. "    leading_wr_cnt_m0 ," "0       ,%d..."
    BITFLD.LONG 0x00 2.--6. "      wr_trans_cnt_m0 ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--1. " rd_trans_cnt_m0[4:3] ," "0       ,%d..."
TREE.END
