Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p011.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.12-s181_1 (64bit) 07/28/2011 22:52 (Linux 2.6)
@(#)CDS: NanoRoute v10.12-s010 NR110720-1815/10_10_USR2-UB (database version 2.30, 124.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v10.12-s013_1 (64bit) 07/27/2011 04:14:35 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.12-s001 (64bit) 07/28/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.12-s010_1 (64bit) Jul 18 2011 22:58:43 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.12-s007
--- Starting "Encounter v10.12-s181_1" on Thu Dec 10 20:57:35 2015 (mem=59.2M) ---
--- Running on co2046-06.ece.iastate.edu (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) ---
This version was compiled on Thu Jul 28 22:52:33 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadRTLConfig saved.conf
Loaded in RTL config file saved.conf.
Finished RTL import.
**WARNING: **WARN: (ENCRTLC-3029):	Running post-synthesis placement without specifying either floorplan or def file.

<CMD> compileDesign
Prepare to launch compileDesign.
      synEffort = medium
      mapEffort = high
      incrEffort = high
      opCond = 
      wlmName = 
      wlmLibrary = 
      wlmMode = 
      rcVar = 
      rcAttr = 
      preloadInclude = 
      postloadInclude = 
      prewriteInclude = 
      endInclude = 
      report = all
      outDir = ./r2g_output
      setupOnly = 0
      removeTempFiles = 0

Launching rc -f ./r2g_input/r2g.tcl -logfile /dev/null ...

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './r2g_input/r2g.tcl' (Thu Dec 10 21:01:37 -0600 2015)...
Start at: 12/10/2015 21:01:37
Sourcing '/usr/local/cadence/EDI101/tools.lnx86/lib/etc/load_etc.tcl' (Thu Dec 10 21:01:37 -0600 2015)...
Sourcing '/usr/local/cadence/EDI101/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Thu Dec 10 21:01:37 -0600 2015)...
Warning : Potential variable name conflict. [TUI-666]
        : A variable that controls the tool's behavior was set. The 'iopt_stats' variable has the same name as an internal variable.
        : Some Tcl variables are used internally to enable features that are not officially supported. If this variable was set as a part of a script that was not intended to change the tool's behavior (perhaps as a temporary variable to store a command result), choose another variable name. Otherwise, this variable name could produce unintended results. If you are setting this variable to change the tool's behavior, this warning can be ignored.
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'hdl_max_loop_limit' = 1024
  Setting attribute of root '/': 'hdl_reg_naming_style' = %s_reg%s
  Setting attribute of root '/': 'gen_module_prefix' = G2C_DP_
  Setting attribute of root '/': 'optimize_constant_0_flops' = false
  Setting attribute of root '/': 'optimize_constant_1_flops' = false
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c
  Setting attribute of root '/': 'synthesis_off_command' = translate_off
  Setting attribute of root '/': 'synthesis_on_command' = translate_on
  Setting attribute of root '/': 'input_case_cover_pragma' = full_case
  Setting attribute of root '/': 'input_case_decode_pragma' = parallel_case
  Setting attribute of root '/': 'input_synchro_reset_pragma' = sync_set_reset
  Setting attribute of root '/': 'input_synchro_reset_blk_pragma' = sync_set_reset_local
  Setting attribute of root '/': 'input_asynchro_reset_pragma' = async_set_reset
  Setting attribute of root '/': 'input_asynchro_reset_blk_pragma' = async_set_reset_local
  Setting attribute of root '/': 'script_begin' = dc_script_begin
  Setting attribute of root '/': 'script_end' = dc_script_end
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of root '/': 'shrink_factor' = 1.0
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
            Reading file '/home/abp250/Documents/EE465/FinalProject/layout/run_dir/../encounter/libdir/lib/tcbn65gpluswc.lib'
    Loading library ../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:65:20: Construct 'define_cell_area' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:67:20: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:70:17: Construct 'input_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:106:18: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:428:29: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:429:29: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:435:29: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:436:29: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD1', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 56834, column 29.
        : Currently, state tables are only supported for scan cells for the clocked LSSD scan style and for clock-gating cells whose Liberty attribute 'clock_gating_integrated_cell' is set to 'generic'.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD2', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57098, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD3', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57362, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD4', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57626, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD6', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57890, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD8', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58154, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD12', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58418, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD16', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58682, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD20', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58948, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD24', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59214, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD1', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59478, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD2', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59742, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD3', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60006, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD4', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60270, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD6', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60534, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD8', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60798, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD12', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61062, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD16', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61326, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD20', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61592, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD24', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61858, column 28.
        Cell 'ANTENNA' has no outputs.
        Cell 'ANTENNA' has no outputs.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
  Setting attribute of root '/': 'library' = ../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D4'.
  Library has 432 usable logic and 280 usable sequential lib-cells.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

  Setting attribute of root '/': 'lef_library' = /home/abp250/Documents/EE465/FinalProject/layout/run_dir/../encounter/libdir/lef/tcbn65gplus_8lmT2.lef

EC INFO: Total cpu-time and memory after SETUP: 3 sec., 103.70 MBytes.

            Reading Verilog file './../design_mapped.v'

EC INFO: Total cpu-time and memory after LOAD: 3 sec., 105.04 MBytes.

  Elaborating top-level block 'triangle' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_1' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_10' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_11' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_12' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_13' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_14' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_15' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_16' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_17' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_451' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_451_1' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_2' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_3' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_4' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_5' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_6' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_7' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_8' from file './../design_mapped.v'.
    Elaborating block 'RC_CG_MOD_9' from file './../design_mapped.v'.
    Elaborating block 'mult_signed' from file './../design_mapped.v'.
  Done elaborating 'triangle'.
  Setting attribute of root '/': 'remove_assigns' = true

EC INFO: Total cpu-time and memory after ELAB: 4 sec., 109.96 MBytes.

Warning : In PLE mode. This attribute will be ignored. [LBR-93]
        : Cannot set the 'wireload_mode' attribute.
        : If you want, set attribute 'interconnect_mode' to 'wireload' first.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful      8 , failed      0 (runtime  0.00)
 "get_lib_cells"           - successful     81 , failed      0 (runtime  0.00)
 "get_pins"                - successful     20 , failed      0 (runtime  0.00)
 "get_ports"               - successful      9 , failed      0 (runtime  0.00)
 "group_path"              - successful      1 , failed      0 (runtime  0.00)
 "set_clock_gating_check"  - successful      1 , failed      0 (runtime  0.00)
 "set_dont_use"            - successful     81 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      8 , failed      0 (runtime  0.00)
 "set_max_leakage_power"   - successful      1 , failed      0 (runtime  0.00)
 "set_units"               - successful      2 , failed      0 (runtime  0.00)
 "set_wire_load_mode"      - successful      1 , failed      0 (runtime  0.00)
 "set_wire_load_selection_group" - successful      1 , failed      0 (runtime  0.00)
Total runtime 0

EC INFO: Total cpu-time and memory after CONSTRAINT: 4 sec., 109.96 MBytes.


EC INFO: Total numbers of exceptions: 6


EC INFO: Total cpu-time and memory after POST-SDC: 5 sec., 110.00 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.

EC INFO: Reporting Initial QoR below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 10 2015  09:01:41 pm
  Module:                 triangle
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
clk    400.0 


        Cost          Critical           Violating 
       Group         Path Slack   TNS      Paths   
---------------------------------------------------
default                No paths       0            
clk                    No paths       0            
cg_enable_group_clk    No paths       0            
I2C                        29.6       0          0 
C2O                    No paths       0            
C2C                       -82.4   -2205         65 
I2O                    No paths       0            
---------------------------------------------------
Total                             -2205         65 

Instance Count
--------------
Leaf Instance Count            577 
Sequential Instance Count      182 
Combinational Instance Count   395 
Hierarchical Instance Count     21 

Area & Power
------------
Total Area                         2763.898
Cell Area                          2131.200
Leakage Power                      13844.578 nW
Dynamic Power                      432071.633 nW
Total Power                        445916.212 nW
Number of Clock Gating Logic       20


Max Fanout                         80 (n_348)
Min Fanout                         0 (UNCONNECTED)
Average Fanout                     2.5
Terms to net ratio                 3.5
Terms to instance ratio            3.7
Runtime                            5 seconds
Hostname                           co2046-06.ece.iastate.edu

EC INFO: Reporting Initial Summary below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 10 2015  09:01:41 pm
  Module:                 triangle
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

	Timing
	------

 Slack    Endpoint  Cost Group 
------------------------------------
  -82ps inc_y_reg/D C2C        


	Area
	----

Instance  Cells  Cell Area  Net Area  
--------------------------------------
triangle    577       2131       633  

	Design Rule Check
	-----------------

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.


Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

    Unmapping 'triangle' ...
  Done unmapping 'triangle'
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2GEN: 5 sec., 112.92 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

      Removing temporary intermediate hierarchies under triangle
Mapping triangle to gates.
      Mapping 'triangle'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) triangle...
          Done structuring (delay-based) triangle
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) mult_signed...
            Starting partial collapsing (xors only) mult_signed
            Finished partial collapsing.
            Starting partial collapsing  mult_signed
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) mult_signed
        Mapping component mult_signed...
          Structuring (delay-based) cb_seq...
            Starting partial collapsing (xors only) cb_seq
            Finished partial collapsing.
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'I2C' target slack:    11 ps
Target path end-point (Pin: inc_y_reg/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 <<<  launch                              40 R 
(design_mapped.sdc_line_45)      ext delay                                
reset                       (u)  in port                 1  5.0           
cb_oseqi/reset 
  g4806/in_0                                                              
  g4806/z                   (u)  unmapped_or2           46 35.0           
  g4807/in_0                                                              
  g4807/z                   (u)  unmapped_not           15 75.0           
cb_oseqi/cb_seqi_g592_z 
cb_seqi/g592_z 
  g6141/in_1                                                              
  g6141/z                   (u)  unmapped_complex2       1  5.0           
  g5962/in_1                                                              
  g5962/z                   (u)  unmapped_or2            4 20.0           
  g5946/in_1                                                              
  g5946/z                   (u)  unmapped_or2            1  5.0           
  g6157/in_0                                                              
  g6157/z                   (u)  unmapped_complex2       1  5.0           
  g5922/in_1                                                              
  g5922/z                   (u)  unmapped_nand2          1  5.0           
  g4467/in_1                                                              
  g4467/z                   (u)  unmapped_or2            1  5.0           
  inc_y_reg/d               <<<  unmapped_d_flop                          
  inc_y_reg/clk                  setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                            440 R 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : reset
End-point    : cb_seqi/inc_y_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 188ps.
 
Cost Group 'C2C' target slack:     8 ps
Target path end-point (Pin: inc_x_reg/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)       <<<  launch                              40 R 
cb_seqi
  rst_int_reg/clk                                               
  rst_int_reg/q   (u)  unmapped_d_flop         1  5.0           
cb_seqi/g592_in_1 
cb_oseqi/cb_seqi_g592_in_1 
  g4806/in_1                                                    
  g4806/z         (u)  unmapped_or2           46 35.0           
  g4807/in_0                                                    
  g4807/z         (u)  unmapped_not           15 75.0           
cb_oseqi/cb_seqi_g592_z 
cb_seqi/g592_z 
  g6141/in_1                                                    
  g6141/z         (u)  unmapped_complex2       1  5.0           
  g5962/in_1                                                    
  g5962/z         (u)  unmapped_or2            4 20.0           
  g5960/in_1                                                    
  g5960/z         (u)  unmapped_or2            1  5.0           
  g6159/in_1                                                    
  g6159/z         (u)  unmapped_complex2       1  5.0           
  g5911/in_0                                                    
  g5911/z         (u)  unmapped_nand2          1  5.0           
  inc_x_reg/d     <<<  unmapped_d_flop                          
  inc_x_reg/clk        setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                            440 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/rst_int_reg/clk
End-point    : cb_seqi/inc_x_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8ps.
 
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
           Pin                        Type      Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                          launch                                 40 R 
(design_mapped.sdc_line_43)          ext delay                      +1      41 F 
yi[1]                                in port         1  1.8    0    +0      41 F 
cb_oseqi/yi[1] 
  g6167/I                                                           +0      41   
  g6167/ZN                           INVD1           5  8.0   75   +42      83 R 
  g6016/A1                                                          +0      83   
  g6016/ZN                           OAI211D1        1  1.8   67   +59     142 F 
  g6011/B                                                           +0     142   
  g6011/ZN                           IOA21D1         1  2.5   41   +37     178 R 
  g5986/B                                                           +0     178   
  g5986/ZN                           MAOI222D1       1  1.7   93   +80     259 F 
  g5975/A2                                                          +0     259   
  g5975/ZN                           OAI21D1         1  1.7   59   +58     317 R 
cb_oseqi/RC_CG_HIER_INST17_enable 
RC_CG_HIER_INST17/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                        +0     317   
  RC_CGIC_INST/CP                    setup                     0   +48     366 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                               440 R 
---------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      74ps 
Start-point  : yi[1]
End-point    : RC_CG_HIER_INST17/RC_CGIC_INST/E

(P) : Instance is preserved

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
      Pin                   Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)                launch                                 40 R 
cb_oseqi
  x_min_reg[1]/CP                                    0            40 R 
  x_min_reg[1]/Q           DFQD4           5  9.9   34  +128     168 F 
  g6090/I                                                 +0     168   
  g6090/ZN                 CKND2           1  1.8   17   +18     185 R 
  g6030/A1                                                +0     185   
  g6030/ZN                 ND2D1           1  1.6   29   +25     210 F 
  g6015/A2                                                +0     210   
  g6015/ZN                 CKND2D1         1  1.8   37   +32     242 R 
  g6010/B                                                 +0     242   
  g6010/ZN                 IOA21D1         1  2.4   40   +34     276 F 
  g5985/B                                                 +0     276   
  g5985/ZN                 MAOI222D1       1  1.7  112   +74     350 R 
  g5976/A2                                                +0     350   
  g5976/ZN                 OAI21D1         1  1.6   48   +49     399 F 
cb_oseqi/RC_CG_HIER_INST15_enable 
RC_CG_HIER_INST15/enable 
  RC_CGIC_INST/E  <<< (P)  CKLNQD1                        +0     399   
  RC_CGIC_INST/CP          setup                     0   +54     453 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                               440 R 
-----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     -13ps (TIMING VIOLATION)
Start-point  : cb_oseqi/x_min_reg[1]/CP
End-point    : RC_CG_HIER_INST15/RC_CGIC_INST/E

(P) : Instance is preserved

 
 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       2952     -12  x_min_reg[1]/CP -->
                                   RC_CG_HIER_INST15/RC_CGIC_INST/E
 
Global incremental target info
==============================
Cost Group 'I2C' target slack:     7 ps
Target path end-point (Pin: RC_CG_HIER_INST17/RC_CGIC_INST/E (CKLNQD1/E))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
           Pin                        Type      Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)                   <<<    launch                      40 R 
(design_mapped.sdc_line_43)          ext delay                        
yi[1]                                in port         1  1.8           
cb_oseqi/yi[1] 
  g6167/I                                                             
  g6167/ZN                           INVD1           5  8.0           
  g6016/A1                                                            
  g6016/ZN                           OAI211D1        1  1.8           
  g6011/B                                                             
  g6011/ZN                           IOA21D1         1  2.5           
  g5986/B                                                             
  g5986/ZN                           MAOI222D1       1  1.7           
  g5975/A2                                                            
  g5975/ZN                           OAI21D1         1  1.7           
cb_oseqi/RC_CG_HIER_INST17_enable 
RC_CG_HIER_INST17/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                          
  RC_CGIC_INST/CP                    setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                    440 R 
----------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : yi[1]
End-point    : RC_CG_HIER_INST17/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 77ps.
 
Cost Group 'C2C' target slack:   -13 ps
Target path end-point (Pin: RC_CG_HIER_INST15/RC_CGIC_INST/E (CKLNQD1/E))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
      Pin                   Type      Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock clk)         <<<    launch                      40 R 
cb_oseqi
  x_min_reg[1]/CP                                           
  x_min_reg[1]/Q           DFQD4           5  9.9           
  g6090/I                                                   
  g6090/ZN                 CKND2           1  1.8           
  g6030/A1                                                  
  g6030/ZN                 ND2D1           1  1.6           
  g6015/A2                                                  
  g6015/ZN                 CKND2D1         1  1.8           
  g6010/B                                                   
  g6010/ZN                 IOA21D1         1  2.4           
  g5985/B                                                   
  g5985/ZN                 MAOI222D1       1  1.7           
  g5976/A2                                                  
  g5976/ZN                 OAI21D1         1  1.6           
cb_oseqi/RC_CG_HIER_INST15_enable 
RC_CG_HIER_INST15/enable 
  RC_CGIC_INST/E  <<< (P)  CKLNQD1                          
  RC_CGIC_INST/CP          setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                capture                    440 R 
------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_oseqi/x_min_reg[1]/CP
End-point    : RC_CG_HIER_INST15/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of -13ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
           Pin                        Type      Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                          launch                                 40 R 
(design_mapped.sdc_line_43)          ext delay                      +1      41 F 
yi[1]                                in port         1  1.8    0    +0      41 F 
cb_oseqi/yi[1] 
  g6167/I                                                           +0      41   
  g6167/ZN                           INVD1           5  8.0   75   +42      83 R 
  g6016/A1                                                          +0      83   
  g6016/ZN                           OAI211D1        1  1.8   67   +59     142 F 
  g6011/B                                                           +0     142   
  g6011/ZN                           IOA21D1         1  2.5   41   +37     178 R 
  g5986/B                                                           +0     178   
  g5986/ZN                           MAOI222D1       1  1.7   93   +80     259 F 
  g5975/A2                                                          +0     259   
  g5975/ZN                           OAI21D1         1  1.7   59   +58     317 R 
cb_oseqi/RC_CG_HIER_INST17_enable 
RC_CG_HIER_INST17/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                        +0     317   
  RC_CGIC_INST/CP                    setup                     0   +48     366 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                               440 R 
---------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      74ps 
Start-point  : yi[1]
End-point    : RC_CG_HIER_INST17/RC_CGIC_INST/E

(P) : Instance is preserved

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
       Pin               Type     Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)              launch                               40 R 
cb_seqi
  control_reg[1]/CP                              0            40 R 
  control_reg[1]/Q       DFQD2         5 14.9   52  +152     192 F 
cb_seqi/g3115_in_0 
cb_oseqi/cb_seqi_g3115_in_0 
  g6135/A2                                            +0     192   
  g6135/ZN               NR2D3         5 10.0   77   +62     254 R 
cb_oseqi/cb_seqi_g598_z 
cb_seqi/g598_z 
  g7230/A1                                            +0     254   
  g7230/ZN               OAI21D0       2  3.0   82   +67     322 F 
  g7229/I                                             +0     322   
  g7229/ZN               CKND1         3  4.7   54   +50     372 R 
  g7191/A2                                            +0     372   
  g7191/ZN               IOA21D1       1  1.7   35   +73     445 R 
  control_reg[2]/D  <<<  DFQD4                        +0     445   
  control_reg[2]/CP      setup                   0   +37     482 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                             440 R 
-------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     -42ps (TIMING VIOLATION)
Start-point  : cb_seqi/control_reg[1]/CP
End-point    : cb_seqi/control_reg[2]/D

 
 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       2817     -41  control_reg[1]/CP --> control_reg[2]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'triangle' in file 'fv/triangle/rtl_to_g1.do' ...
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'incremental_opto', value: '0' (default: '1')
        : Some Tcl variables are used internally to enable features that are not officially supported.

  Done mapping triangle
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2MAP: 18 sec., 125.37 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

  Incrementally optimizing triangle
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        2817     -41         0        0
            Path: control_reg[1]/CP --> control_reg[2]/D
 const_prop       2816     -41         0        0
            Path: control_reg[1]/CP --> control_reg[2]/D
 simp_cc_in       2816     -41         0        0
            Path: control_reg[1]/CP --> control_reg[2]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       2816     -41         0        0
            Path: control_reg[1]/CP --> control_reg[2]/D
 incr_delay       2845     -21         0        0
            Path: rst_int_reg/CP --> y_max_reg[0]/D
 incr_delay       2866     -13         0        0
            Path: x_max_reg[0]/CP --> inc_y_reg/D
 incr_delay       2863     -13         0        0
            Path: x_max_reg[0]/CP --> inc_y_reg/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz       107  (       58 /       62 )  241
  crit_upsz        38  (        7 /        7 )  40
  crit_slew        28  (        0 /        0 )  29
   setup_dn        28  (        0 /        0 )  11
       fopt        28  (        0 /        0 )  1
  crit_swap        28  (        0 /        0 )  2
  mux2_swap        28  (        0 /        0 )  14
  crit_dnsz        31  (        0 /        0 )  23
  load_swap        28  (        0 /        0 )  2
       fopt        28  (        0 /        0 )  4
   setup_dn        28  (        0 /        0 )  3
  load_isol        35  (        1 /        1 )  71
  load_isol        33  (        0 /        0 )  0
   move_for        33  (        0 /        0 )  0
   move_for        33  (        0 /        0 )  0
     rem_bi        33  (        0 /        0 )  0
    offload        33  (        0 /        0 )  0
     rem_bi        33  (        0 /        1 )  3
    offload        33  (        0 /        0 )  3
      phase        33  (        0 /        0 )  0
   in_phase        33  (        0 /        0 )  0
  merge_bit        33  (        0 /        0 )  0
 merge_idrvr        33  (        0 /        0 )  0
 merge_iload        33  (        0 /        0 )  0
 merge_idload        33  (        0 /        0 )  0
 merge_drvr        33  (        0 /        0 )  0
 merge_load        33  (        0 /        0 )  0
     decomp        33  (        0 /        0 )  44
   p_decomp        33  (        0 /        0 )  23
   levelize        33  (        0 /        0 )  0
   mb_split        33  (        0 /        0 )  0
        dup        33  (        0 /        0 )  0
 mux_retime        33  (        0 /        4 )  14
        exp        26  (        1 /       19 )  6
  gate_deco        16  (        0 /        0 )  143
  gcomp_tim        15  (        1 /        1 )  46

Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'crr_max_tries', value: '300' (default: '62')
 incr_delay       2862     -12         0        0
            Path: x_min_reg[0]/CP --> control_reg[1]/D
 incr_delay       2871      -8         0        0
            Path: xi_ff_reg[0][0]/CP --> inc_y_reg/D
 incr_delay       2871      -6         0        0
            Path: xi_ff_reg[0][2]/CP --> inc_y_reg/D
 incr_delay       2871      -5         0        0
            Path: control_reg[2]/CP --> RC_CG_HIER_INST5/RC_CGIC_INST/E
 incr_delay       2872      -4         0        0
            Path: control_reg[0]/CP --> control_reg[2]/D
 incr_delay       2872      -3         0        0
            Path: control_reg[0]/CP --> control_reg[2]/D
 incr_delay       2888       0         0        0
            Path: control_reg[1]/CP --> y_reg[0]/D
 incr_delay       2888       0         0        0
            Path: control_reg[0]/CP --> control_reg[2]/D
 incr_delay       2889       0         0        0
 incr_delay       2889       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220        18  (        1 /       13 )  605
   crr_glob        20  (        1 /        1 )  39
    crr_200        34  (       16 /       26 )  439
   crr_glob        43  (       12 /       16 )  49
    crr_300        18  (        4 /       13 )  225
   crr_glob        26  (        4 /        4 )  24
    crr_400        14  (        1 /       10 )  165
   crr_glob        18  (        1 /        1 )  17
    crr_111        18  (        2 /       13 )  506
   crr_glob        19  (        2 /        2 )  40
    crr_210        11  (        0 /        7 )  191
   crr_glob        15  (        0 /        0 )  17
    crr_110        15  (        1 /        9 )  197
   crr_glob        15  (        0 /        1 )  18
    crr_101        14  (        2 /        9 )  185
   crr_glob        14  (        1 /        2 )  14
    crr_201         8  (        0 /        5 )  172
   crr_glob        10  (        0 /        0 )  12
    crr_211         8  (        0 /        5 )  244
   crr_glob        10  (        0 /        0 )  18
   crit_msz        16  (        6 /        7 )  32
  crit_upsz        33  (       13 /       13 )  34
  crit_slew        12  (        0 /        0 )  11
   setup_dn        12  (        0 /        0 )  4
       fopt        12  (        0 /        0 )  1
  crit_swap        12  (        0 /        0 )  10
  mux2_swap        12  (        0 /        0 )  2
  crit_dnsz        25  (        0 /        0 )  21
  load_swap        12  (        0 /        0 )  9
       fopt        12  (        0 /        0 )  11
   setup_dn        12  (        0 /        0 )  0
  load_isol        12  (        0 /        0 )  34
  load_isol        12  (        0 /        0 )  0
   move_for        12  (        0 /        0 )  7
   move_for        12  (        0 /        0 )  2
     rem_bi        12  (        0 /        0 )  0
    offload        12  (        0 /        0 )  0
     rem_bi        12  (        0 /        0 )  0
    offload        12  (        0 /        0 )  0
  merge_bit        20  (        2 /        2 )  2
 merge_idrvr        12  (        0 /        0 )  0
 merge_iload        12  (        0 /        0 )  0
 merge_idload        12  (        0 /        0 )  0
 merge_drvr        12  (        0 /        1 )  8
 merge_load        12  (        0 /        1 )  7
      phase        12  (        0 /        0 )  0
     decomp        22  (        1 /        1 )  28
   p_decomp        17  (        0 /        0 )  15
   levelize        17  (        0 /        0 )  0
   mb_split        17  (        0 /        0 )  0
   in_phase        17  (        0 /        0 )  0
        dup        17  (        0 /        0 )  4
 mux_retime        17  (        0 /        0 )  0
        exp         8  (        1 /        7 )  17
  gate_deco         8  (        0 /        0 )  91
  gcomp_tim        14  (        1 /        1 )  34

 init_drc         2889       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max     Leakage  
Operation         Area   Slacks    Trans      Cap      Power  
-------------------------------------------------------------------------------
 init_power       2889       0         0        0      18519 
 p_rem_buf        2881       0         0        0      18466 
 p_rem_inv        2880       0         0        0      18453 
 p_merge_bi       2877       0         0        0      18436 
 gate_comp        2872       0         0        0      18350 
 glob_power       2861       0         0        0      18017 
 power_down       2805       0         0        0      16265 

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
  p_rem_buf         4  (        4 /        4 )  5
  p_rem_inv         2  (        1 /        1 )  3
 p_merge_bi         2  (        2 /        2 )  2
   io_phase        10  (        0 /        0 )  15
  gate_comp        40  (        1 /        1 )  91
  gcomp_mog         2  (        0 /        0 )  25
 glob_power        11  (        8 /       11 )  44
 power_down        52  (       30 /       31 )  217
  p_rem_buf         0  (        0 /        0 )  0
  p_rem_inv         1  (        0 /        0 )  1
 p_merge_bi         0  (        0 /        0 )  0

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       2805       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_200         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_300         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_400         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_111         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_210         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_110         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_101         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_201         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_211         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc         2805       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max     Leakage  
Operation         Area   Slacks    Trans      Cap      Power  
-------------------------------------------------------------------------------
 init_power       2805       0         0        0      16265 
 glob_power       2803       0         0        0      16237 
 power_down       2803       0         0        0      16218 

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
  p_rem_buf         0  (        0 /        0 )  0
  p_rem_inv         1  (        0 /        0 )  2
 p_merge_bi         0  (        0 /        0 )  0
   io_phase        10  (        0 /        0 )  17
  gate_comp        39  (        0 /        0 )  97
  gcomp_mog         2  (        0 /        0 )  23
 glob_power        11  (        3 /       11 )  42
 power_down        43  (        3 /        3 )  162

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       2803       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc         2803       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       2803       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0

 init_drc         2803       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


  Done mapping triangle
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after INCR: 24 sec., 127.90 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.

EC INFO: Total cpu-time and memory after ASSIGN: 24 sec., 127.90 MBytes.

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.

EC INFO: Total cpu-time and memory after WRITE: 24 sec., 127.90 MBytes.

  Setting attribute of root '/': 'interconnect_mode' = wireload
  Setting attribute of design 'triangle': 'force_wireload' = none
  Setting attribute of root '/': 'wireload_mode' = top
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 10 2015  09:02:03 pm
  Module:                 triangle
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

    Pin        Type     Fanout Load Slew Delay Arrival   
                               (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------
(clock clk)    launch                               40 F 
y_reg[0]/CPN                           0            40 F 
y_reg[0]/QN    DFNSND4       4  3.4   31  +192     232 R 
g7253/I0                                    +0     232   
g7253/ZN       MUX2ND0       1  0.7   42   +38     270 F 
g7203/I1                                    +0     270   
g7203/Z        MUX2D0        1  1.0   35   +96     366 F 
y_reg[1]/D     DFNSND4                      +0     366   
y_reg[1]/CPN   setup                   0   +50     416 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    capture                             440 F 
---------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      24ps 
Start-point  : y_reg[0]/CPN
End-point    : y_reg[1]/D


EC INFO: Total cpu-time and memory after FINAL: 25 sec., 127.90 MBytes.


EC INFO: End at: 12/10/2015 21:02:03

EC INFO: Elapsed-time: 26 seconds

Normal exit.
Finished compileDesign (elapsed-time: 31 seconds, or 0:0:31).

Loading Lef file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Dec 10 21:02:03 2015
viaInitial ends at Thu Dec 10 21:02:03 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './r2g_output/r2g.v'

*** Memory Usage v#8 (Current mem = 478.250M, initial mem = 59.188M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=478.2M) ***
Top level cell is triangle.
Reading max timing library './../encounter/libdir/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 811 cells in library 'tcbn65gpluswc' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.02min, mem=35.4M, fe_cpu=1.48min, fe_mem=513.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell triangle ...
*** Netlist is unique.
** info: there are 868 modules.
** info: there are 554 stdCell insts.

*** Memory Usage v#8 (Current mem = 516.805M, initial mem = 59.188M) ***
CTE reading timing constraint file './r2g_output/r2g.sdc' ...
triangle
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 812 of File ./r2g_output/r2g.sdc : Skipped unsupported command: set_max_leakage_power


WARNING (CTE-25): Line: 9, 10 of File ./r2g_output/r2g.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=528.4M) ***
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#18 (mem=530.7M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=549.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=568.8M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=554 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=579 #term=1927 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 554 single + 0 double + 0 multi
Total standard cell length = 1.2298 (mm), area = 0.0022 (mm^2)
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 6149 (2214 um^2) / alloc_area 8773 (3158 um^2).
Pin Density = 0.313.
            = total # of pins 1927 / total Instance area 6149.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 585.5M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 585.5M
Iteration  3: Total net bbox = 1.644e+02 (7.89e+01 8.55e+01)
              Est.  stn bbox = 1.644e+02 (7.89e+01 8.55e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 585.5M
Iteration  4: Total net bbox = 3.830e+03 (2.42e+03 1.41e+03)
              Est.  stn bbox = 3.830e+03 (2.42e+03 1.41e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 585.5M
Iteration  5: Total net bbox = 4.721e+03 (2.98e+03 1.75e+03)
              Est.  stn bbox = 4.721e+03 (2.98e+03 1.75e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 585.5M
Iteration  6: Total net bbox = 5.086e+03 (3.02e+03 2.06e+03)
              Est.  stn bbox = 5.086e+03 (3.02e+03 2.06e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.5M
Iteration  7: Total net bbox = 5.384e+03 (3.14e+03 2.24e+03)
              Est.  stn bbox = 5.384e+03 (3.14e+03 2.24e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.5M
Iteration  8: Total net bbox = 5.451e+03 (3.11e+03 2.34e+03)
              Est.  stn bbox = 5.451e+03 (3.11e+03 2.34e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 586.5M
Iteration  9: Total net bbox = 5.757e+03 (3.34e+03 2.41e+03)
              Est.  stn bbox = 6.521e+03 (3.74e+03 2.78e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.3M
Iteration 10: Total net bbox = 6.066e+03 (3.62e+03 2.44e+03)
              Est.  stn bbox = 6.846e+03 (4.04e+03 2.81e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.3M
*** cost = 6.066e+03 (3.62e+03 2.44e+03) (cpu for global=0:00:00.3) real=0:00:01.0***
Info: 20 clock gating cells identified, 20 (on average) moved
Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 245 insts, mean move: 0.76 um, max move: 3.60 um
	max move on inst (C0_reg[1]): (45.60, 41.40) --> (47.40, 39.60)
Placement tweakage begins.
wire length = 6.133e+03 = 3.669e+03 H + 2.464e+03 V
wire length = 5.501e+03 = 3.074e+03 H + 2.427e+03 V
Placement tweakage ends.
move report: tweak moves 168 insts, mean move: 3.10 um, max move: 12.60 um
	max move on inst (fopt6179): (18.40, 1.80) --> (5.80, 1.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 327 insts, mean move: 1.85 um, max move: 12.60 um
	max move on inst (fopt6179): (18.40, 1.80) --> (5.80, 1.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.60 um
  inst (fopt6179) with max move: (18.4, 1.8) -> (5.8, 1.8)
  mean    (X+Y) =         1.85 um
Total instances flipped for WireLenOpt: 12
Total instances flipped, including legalization: 170
Total instances moved : 327
*** cpu=0:00:00.0   mem=586.3M  mem(used)=0.0M***
Total net length = 5.513e+03 (3.076e+03 2.437e+03) (ext = 2.361e+02)
*** End of Placement (cpu=0:00:02.4, real=0:00:03.0, mem=586.3M) ***
default core: bins with density >  0.75 =   25 % ( 4 / 16 )
*** Free Virtual Timing Model ...(mem=539.2M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=539.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-1600 -1600) (114950 113200)
coreBox:    (0 0) (113350 111600)
Number of multi-gpin terms=49, multi-gpins=99, moved blk term=0/0

Phase 1a route (0:00:00.0 540.8M):
Est net length = 6.358e+03um = 3.507e+03H + 2.851e+03V
Usage: (11.9%H 11.3%V) = (4.225e+03um 5.850e+03um) = (4166 3223)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 543.3M):
Usage: (11.9%H 11.3%V) = (4.216e+03um 5.850e+03um) = (4157 3223)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 543.3M):
Usage: (11.8%H 11.3%V) = (4.206e+03um 5.845e+03um) = (4147 3220)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 543.3M):
Usage: (11.8%H 11.3%V) = (4.206e+03um 5.845e+03um) = (4147 3220)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 543.9M):
Usage: (11.8%H 11.3%V) = (4.206e+03um 5.845e+03um) = (4147 3220)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (11.8%H 11.3%V) = (4.206e+03um 5.845e+03um) = (4147 3220)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	1	 0.06%
  8:	0	 0.00%	1	 0.06%
  9:	0	 0.00%	10	 0.58%
 10:	0	 0.00%	18	 1.04%
 11:	2	 0.12%	55	 3.17%
 12:	8	 0.46%	110	 6.34%
 13:	24	 1.38%	232	13.36%
 14:	71	 4.09%	368	21.20%
 15:	98	 5.65%	417	24.02%
 16:	156	 8.99%	364	20.97%
 17:	310	17.86%	103	 5.93%
 18:	434	25.00%	30	 1.73%
 19:	329	18.95%	19	 1.09%
 20:	304	17.51%	8	 0.46%

Global route (cpu=0.0s real=0.0s 541.4M)
Phase 1l route (0:00:00.0 541.4M):


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 11.4%V) = (4.238e+03um 5.878e+03um) = (4179 3239)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.06%
  7:	0	 0.00%	1	 0.06%
  8:	0	 0.00%	4	 0.23%
  9:	0	 0.00%	10	 0.58%
 10:	0	 0.00%	14	 0.81%
 11:	3	 0.17%	61	 3.51%
 12:	7	 0.40%	106	 6.11%
 13:	26	 1.50%	237	13.65%
 14:	71	 4.09%	359	20.68%
 15:	98	 5.65%	416	23.96%
 16:	160	 9.22%	366	21.08%
 17:	315	18.15%	104	 5.99%
 18:	428	24.65%	30	 1.73%
 19:	327	18.84%	19	 1.09%
 20:	301	17.34%	8	 0.46%



*** Completed Phase 1 route (0:00:00.0 539.4M) ***


Total length: 6.583e+03um, number of vias: 3733
M1(H) length: 1.700e+00um, number of vias: 1910
M2(V) length: 2.813e+03um, number of vias: 1725
M3(H) length: 3.450e+03um, number of vias: 98
M4(V) length: 3.180e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 539.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=539.4M) ***
Peak Memory Usage was 549.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=539.4M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 539.4M **
<CMD> setDrawView place
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType .2 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1 .8 30 30 30 30
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 1.8 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 1.8 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 9.9 -around core -jog_distance 0.1 -offset_bottom 1.5 -layer_top M1 -threshold 0.1 -offset_left 1.5 -spacing_right 1.8 -spacing_left 1.8 -offset_right 1.5 -offset_top 1.5 -layer_right M2 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer_left M2

The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=542.2M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'triangle' of instances=554 and nets=624 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 542.281M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 551.8M, InitMEM = 551.7M)
Start delay calculation (mem=551.750M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=552.074M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 552.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=552.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=570.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=589.3M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=554 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=579 #term=1927 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 554 single + 0 double + 0 multi
Total standard cell length = 1.2298 (mm), area = 0.0022 (mm^2)
**WARN: (ENCSP-368):	Found 27  mis-aligned rows. May cause illegal placement.
Average module density = 0.799.
Density for the design = 0.799.
       = stdcell_area 6149 (2214 um^2) / alloc_area 7700 (2772 um^2).
Pin Density = 0.313.
            = total # of pins 1927 / total Instance area 6149.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.109e+03 (1.41e+03 1.70e+03)
              Est.  stn bbox = 3.109e+03 (1.41e+03 1.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  2: Total net bbox = 3.109e+03 (1.41e+03 1.70e+03)
              Est.  stn bbox = 3.109e+03 (1.41e+03 1.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  3: Total net bbox = 2.450e+03 (1.14e+03 1.31e+03)
              Est.  stn bbox = 2.450e+03 (1.14e+03 1.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  4: Total net bbox = 5.279e+03 (3.12e+03 2.16e+03)
              Est.  stn bbox = 5.279e+03 (3.12e+03 2.16e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  5: Total net bbox = 5.708e+03 (3.24e+03 2.47e+03)
              Est.  stn bbox = 5.708e+03 (3.24e+03 2.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  6: Total net bbox = 6.152e+03 (3.44e+03 2.71e+03)
              Est.  stn bbox = 6.152e+03 (3.44e+03 2.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  7: Total net bbox = 6.235e+03 (3.43e+03 2.80e+03)
              Est.  stn bbox = 6.235e+03 (3.43e+03 2.80e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  8: Total net bbox = 6.406e+03 (3.49e+03 2.91e+03)
              Est.  stn bbox = 6.406e+03 (3.49e+03 2.91e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.6M
Iteration  9: Total net bbox = 6.272e+03 (3.57e+03 2.70e+03)
              Est.  stn bbox = 7.108e+03 (4.02e+03 3.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.4M
Iteration 10: Total net bbox = 6.687e+03 (3.91e+03 2.78e+03)
              Est.  stn bbox = 7.544e+03 (4.37e+03 3.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 590.4M
*** cost = 6.687e+03 (3.91e+03 2.78e+03) (cpu for global=0:00:00.2) real=0:00:00.0***
Info: 20 clock gating cells identified, 20 (on average) moved
Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 408 insts, mean move: 1.21 um, max move: 5.00 um
	max move on inst (RC_CG_HIER_INST0/RC_CGIC_INST): (40.20, 66.00) --> (45.20, 66.00)
Placement tweakage begins.
wire length = 6.746e+03 = 3.913e+03 H + 2.833e+03 V
wire length = 5.990e+03 = 3.212e+03 H + 2.778e+03 V
Placement tweakage ends.
move report: tweak moves 242 insts, mean move: 3.23 um, max move: 11.80 um
	max move on inst (x_reg[1]): (40.80, 35.60) --> (52.60, 35.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 445 insts, mean move: 2.27 um, max move: 10.60 um
	max move on inst (RC_CG_HIER_INST6/RC_CGIC_INST): (38.20, 66.00) --> (48.80, 66.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.60 um
  inst (RC_CG_HIER_INST6/RC_CGIC_INST) with max move: (38.2, 66) -> (48.8, 66)
  mean    (X+Y) =         2.27 um
Total instances flipped for WireLenOpt: 11
Total instances flipped, including legalization: 77
Total instances moved : 445
*** cpu=0:00:00.1   mem=590.4M  mem(used)=0.0M***
Total net length = 5.984e+03 (3.213e+03 2.771e+03) (ext = 6.864e+02)
*** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=590.4M) ***
default core: bins with density >  0.75 = 58.3 % ( 7 / 12 )
*** Free Virtual Timing Model ...(mem=549.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=549.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (230220 226000)
coreBox:    (60000 60000) (170220 166000)
Number of multi-gpin terms=49, multi-gpins=100, moved blk term=0/0

Phase 1a route (0:00:00.0 551.1M):
Est net length = 6.749e+03um = 3.576e+03H + 3.173e+03V
Usage: (3.7%H 3.3%V) = (4.253e+03um 6.306e+03um) = (4115 3323)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 553.6M):
Usage: (3.7%H 3.3%V) = (4.244e+03um 6.306e+03um) = (4106 3323)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 553.6M):
Usage: (3.7%H 3.3%V) = (4.242e+03um 6.300e+03um) = (4104 3320)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 553.6M):
Usage: (3.7%H 3.3%V) = (4.242e+03um 6.300e+03um) = (4104 3320)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 554.3M):
Usage: (3.7%H 3.3%V) = (4.242e+03um 6.300e+03um) = (4104 3320)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (3.7%H 3.3%V) = (4.242e+03um 6.300e+03um) = (4104 3320)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.02%
  9:	0	 0.00%	8	 0.15%
 10:	0	 0.00%	22	 0.42%
 11:	6	 0.11%	79	 1.51%
 12:	13	 0.25%	147	 2.82%
 13:	15	 0.29%	224	 4.29%
 14:	37	 0.71%	321	 6.15%
 15:	48	 0.92%	444	 8.51%
 16:	105	 2.01%	1567	30.02%
 17:	172	 3.30%	444	 8.51%
 18:	261	 5.00%	8	 0.15%
 19:	302	 5.79%	3	 0.06%
 20:	4261	81.63%	1952	37.39%

Global route (cpu=0.0s real=0.0s 551.8M)
Phase 1l route (0:00:00.0 551.6M):


*** After '-updateRemainTrks' operation: 

Usage: (3.8%H 3.3%V) = (4.287e+03um 6.352e+03um) = (4148 3347)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.02%
  8:	0	 0.00%	1	 0.02%
  9:	0	 0.00%	9	 0.17%
 10:	1	 0.02%	28	 0.54%
 11:	6	 0.11%	77	 1.48%
 12:	12	 0.23%	151	 2.89%
 13:	17	 0.33%	213	 4.08%
 14:	38	 0.73%	320	 6.13%
 15:	52	 1.00%	448	 8.58%
 16:	104	 1.99%	1565	29.98%
 17:	174	 3.33%	444	 8.51%
 18:	259	 4.96%	8	 0.15%
 19:	299	 5.73%	3	 0.06%
 20:	4258	81.57%	1952	37.39%



*** Completed Phase 1 route (0:00:00.0 549.6M) ***


Total length: 6.963e+03um, number of vias: 3735
M1(H) length: 1.800e+00um, number of vias: 1910
M2(V) length: 3.066e+03um, number of vias: 1703
M3(H) length: 3.461e+03um, number of vias: 112
M4(V) length: 3.700e+02um, number of vias: 10
M5(H) length: 6.430e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 549.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=549.8M) ***
Peak Memory Usage was 559.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=549.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 549.8M **
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to co2046-06.ece.iastate.edu 45113 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 561.8M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=563.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=563.2M) ***

Extraction called for design 'triangle' of instances=554 and nets=624 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 563.215M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.035  |
|           TNS (ns):| -0.303  |
|    Violating Paths:|   32    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.857%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 573.2M **
*** Starting optimizing excluded clock nets MEM= 573.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 573.2M) ***
Info: 21 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=573.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.035  |
|           TNS (ns):| -0.303  |
|    Violating Paths:|   32    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.857%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 573.2M **
*** Starting optFanout (573.2M)
*info: 21 clock nets excluded
*info: 2 special nets excluded.
*info: 24 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=573.2M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.798571
Start fixing timing ... (0:00:00.1 573.5M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 573.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.798571
*** Completed optFanout (0:00:00.1 573.9M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=573.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.035  |
|           TNS (ns):| -0.303  |
|    Violating Paths:|   32    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.857%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 573.7M **
*** Timing NOT met, worst failing slack is -0.035
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 21 clock nets excluded from IPO operation.
** Density before transform = 79.857% **

*** starting 1-st resizing pass: 384 instances 
*** starting 2-nd resizing pass: 384 instances 
*** starting 3-rd resizing pass: 214 instances 
*** starting 4-th resizing pass: 161 instances 
*** starting 5-th resizing pass: 4 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 5 Upsize = 75 **
** Density Change = -0.987% **
** Density after transform = 80.844% **
*** Finish transform (0:00:00.2) ***
*** Starting sequential cell resizing ***
density before resizing = 80.844%
*summary:     12 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.825 > 0.823
density after resizing = 82.481%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=574.0M) ***
density before resizing = 82.481%
density after resizing = 82.481%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 58.3 % ( 7 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 349 insts, mean move: 0.68 um, max move: 3.20 um
	max move on inst (D1_reg[0]): (79.00, 79.40) --> (77.60, 81.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 349 insts, mean move: 0.68 um, max move: 3.20 um
	max move on inst (D1_reg[0]): (79.00, 79.40) --> (77.60, 81.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.20 um
  inst (D1_reg[0]) with max move: (79, 79.4) -> (77.6, 81.2)
  mean    (X+Y) =         0.68 um
Total instances moved : 349
*** cpu=0:00:00.0   mem=574.1M  mem(used)=0.1M***
*** Starting trialRoute (mem=574.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (230220 226000)
coreBox:    (60000 60000) (170220 166000)
Number of multi-gpin terms=60, multi-gpins=121, moved blk term=0/0

Phase 1a route (0:00:00.0 575.6M):
Est net length = 6.780e+03um = 3.580e+03H + 3.199e+03V
Usage: (3.7%H 3.3%V) = (4.248e+03um 6.334e+03um) = (4109 3341)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 578.1M):
Usage: (3.7%H 3.3%V) = (4.242e+03um 6.334e+03um) = (4104 3341)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 578.1M):
Usage: (3.7%H 3.3%V) = (4.240e+03um 6.334e+03um) = (4102 3341)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 578.1M):
Usage: (3.7%H 3.3%V) = (4.240e+03um 6.334e+03um) = (4102 3341)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 578.8M):
Usage: (3.7%H 3.3%V) = (4.240e+03um 6.334e+03um) = (4102 3341)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (3.7%H 3.3%V) = (4.240e+03um 6.334e+03um) = (4102 3341)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  9:	0	 0.00%	11	 0.21%
 10:	0	 0.00%	28	 0.54%
 11:	6	 0.11%	63	 1.21%
 12:	8	 0.15%	144	 2.76%
 13:	23	 0.44%	250	 4.79%
 14:	37	 0.71%	337	 6.46%
 15:	56	 1.07%	407	 7.80%
 16:	103	 1.97%	1572	30.11%
 17:	166	 3.18%	441	 8.45%
 18:	241	 4.62%	11	 0.21%
 19:	329	 6.30%	3	 0.06%
 20:	4251	81.44%	1953	37.41%

Global route (cpu=0.0s real=0.0s 576.3M)
Phase 1l route (0:00:00.0 576.0M):


*** After '-updateRemainTrks' operation: 

Usage: (3.8%H 3.4%V) = (4.281e+03um 6.392e+03um) = (4142 3371)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  8:	0	 0.00%	1	 0.02%
  9:	0	 0.00%	15	 0.29%
 10:	1	 0.02%	29	 0.56%
 11:	5	 0.10%	63	 1.21%
 12:	8	 0.15%	153	 2.93%
 13:	27	 0.52%	236	 4.52%
 14:	36	 0.69%	333	 6.38%
 15:	56	 1.07%	408	 7.82%
 16:	103	 1.97%	1574	30.15%
 17:	168	 3.22%	441	 8.45%
 18:	245	 4.69%	11	 0.21%
 19:	326	 6.25%	3	 0.06%
 20:	4245	81.32%	1953	37.41%



*** Completed Phase 1 route (0:00:00.0 574.1M) ***


Total length: 7.014e+03um, number of vias: 3735
M1(H) length: 2.775e+00um, number of vias: 1910
M2(V) length: 3.178e+03um, number of vias: 1716
M3(H) length: 3.498e+03um, number of vias: 102
M4(V) length: 2.880e+02um, number of vias: 7
M5(H) length: 4.710e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 574.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=574.1M) ***
Peak Memory Usage was 584.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=574.1M) ***

Extraction called for design 'triangle' of instances=554 and nets=624 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 574.078M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 573.5M, InitMEM = 573.5M)
Start delay calculation (mem=573.500M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=573.824M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 573.8M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=574.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.001  |
|           TNS (ns):| -0.001  |
|    Violating Paths:|    2    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.481%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 574.1M **
*** Timing NOT met, worst failing slack is -0.001
*** Check timing (0:00:00.0)
Started binary server on port 58791
*** Starting optCritPath ***
*info: 21 clock nets excluded
*info: 2 special nets excluded.
*info: 24 no-driver nets excluded.
Density : 0.8248
Max route overflow : 0.0000
Current slack : -0.001 ns, density : 0.8248  End_Point: yi_ff_reg[2][1]/D
Current slack : -0.001 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: yi_ff_reg[2][1]/D
Current slack : -0.001 ns, density : 0.8248  End_Point: yi_ff_reg[2][1]/D
Current slack : -0.001 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: yi_ff_reg[2][1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : 0.002 ns, density : 0.8248  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8249  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8249  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8249  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8249  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8249  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8269  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8269  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8269  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8269  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8269  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8269  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8273  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8273  End_Point: D1_reg[1]/D
*** Starting refinePlace (0:00:00.7 mem=586.4M) ***
default core: bins with density >  0.75 = 58.3 % ( 7 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 342 insts, mean move: 0.70 um, max move: 3.40 um
	max move on inst (y_max_reg[1]): (36.00, 39.40) --> (37.40, 41.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 342 insts, mean move: 0.70 um, max move: 3.40 um
	max move on inst (y_max_reg[1]): (36.00, 39.40) --> (37.40, 41.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.40 um
  inst (y_max_reg[1]) with max move: (36, 39.4) -> (37.4, 41.4)
  mean    (X+Y) =         0.70 um
Total instances moved : 342
*** cpu=0:00:00.1   mem=586.4M  mem(used)=0.0M***
*** maximum move = 3.4um ***
*** Finished refinePlace (0:00:00.8 mem=586.4M) ***
*** Done re-routing un-routed nets (586.4M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:00.8 mem=586.4M) ***
*** Finished delays update (0:00:00.8 mem=586.4M) ***
Current slack : -0.000 ns, density : 0.8273  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8273  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8273  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
Current slack : -0.000 ns, density : 0.8292  Worst_View: default_view_setup  End_Point: D1_reg[1]/D
*** Starting refinePlace (0:00:00.9 mem=586.4M) ***
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 181 insts, mean move: 0.26 um, max move: 0.60 um
	max move on inst (FE_OCPC0_x_0_): (43.00, 33.80) --> (42.40, 33.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 181 insts, mean move: 0.26 um, max move: 0.60 um
	max move on inst (FE_OCPC0_x_0_): (43.00, 33.80) --> (42.40, 33.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.60 um
  inst (FE_OCPC0_x_0_) with max move: (43, 33.8) -> (42.4, 33.8)
  mean    (X+Y) =         0.26 um
Total instances moved : 181
*** cpu=0:00:00.0   mem=586.5M  mem(used)=0.1M***
*** maximum move = 0.6um ***
*** Finished refinePlace (0:00:01.0 mem=586.5M) ***
*** Starting trialRoute (mem=586.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (230220 226000)
coreBox:    (60000 60000) (170220 166000)
Number of multi-gpin terms=55, multi-gpins=110, moved blk term=0/0

Phase 1a route (0:00:00.0 588.1M):
Est net length = 6.975e+03um = 3.680e+03H + 3.295e+03V
Usage: (3.8%H 3.4%V) = (4.356e+03um 6.449e+03um) = (4217 3401)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 590.6M):
Usage: (3.8%H 3.4%V) = (4.352e+03um 6.449e+03um) = (4213 3401)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 590.6M):
Usage: (3.8%H 3.4%V) = (4.352e+03um 6.445e+03um) = (4213 3399)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 590.6M):
Usage: (3.8%H 3.4%V) = (4.352e+03um 6.445e+03um) = (4213 3399)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 591.2M):
Usage: (3.8%H 3.4%V) = (4.352e+03um 6.445e+03um) = (4213 3399)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (3.8%H 3.4%V) = (4.352e+03um 6.445e+03um) = (4213 3399)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	4	 0.08%
  8:	0	 0.00%	3	 0.06%
  9:	0	 0.00%	12	 0.23%
 10:	1	 0.02%	28	 0.54%
 11:	3	 0.06%	71	 1.36%
 12:	10	 0.19%	146	 2.80%
 13:	29	 0.56%	220	 4.21%
 14:	47	 0.90%	338	 6.48%
 15:	66	 1.26%	424	 8.12%
 16:	90	 1.72%	1578	30.23%
 17:	173	 3.31%	432	 8.28%
 18:	213	 4.08%	6	 0.11%
 19:	330	 6.32%	6	 0.11%
 20:	4258	81.57%	1952	37.39%

Global route (cpu=0.0s real=0.0s 588.7M)
Phase 1l route (0:00:00.0 588.5M):


*** After '-updateRemainTrks' operation: 

Usage: (3.9%H 3.4%V) = (4.409e+03um 6.515e+03um) = (4269 3435)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	2	 0.04%
  7:	0	 0.00%	5	 0.10%
  8:	0	 0.00%	3	 0.06%
  9:	0	 0.00%	16	 0.31%
 10:	1	 0.02%	29	 0.56%
 11:	4	 0.08%	75	 1.44%
 12:	11	 0.21%	135	 2.59%
 13:	29	 0.56%	223	 4.27%
 14:	54	 1.03%	331	 6.34%
 15:	63	 1.21%	426	 8.16%
 16:	90	 1.72%	1578	30.23%
 17:	172	 3.30%	433	 8.30%
 18:	217	 4.16%	6	 0.11%
 19:	326	 6.25%	6	 0.11%
 20:	4253	81.48%	1952	37.39%



*** Completed Phase 1 route (0:00:00.0 586.5M) ***


Total length: 7.228e+03um, number of vias: 3779
M1(H) length: 2.735e+00um, number of vias: 1916
M2(V) length: 3.177e+03um, number of vias: 1722
M3(H) length: 3.598e+03um, number of vias: 132
M4(V) length: 3.980e+02um, number of vias: 9
M5(H) length: 5.210e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 586.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=586.5M) ***
Peak Memory Usage was 596.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=586.5M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:01.0 mem=585.8M) ***
*** Finished delays update (0:00:01.1 mem=586.4M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:00:00.5 real=0:00:01.0 (87 evaluations)
*** Done optCritPath (cpu=0:00:01.7 real=0:00:02.0 mem=586.18M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=584.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.001  |
|           TNS (ns):| -0.001  |
|    Violating Paths:|    1    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.922%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 584.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 583.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.114  |   N/A   |   N/A   |  0.003  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   147   |   147   |   127   |   N/A   |   N/A   |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.922%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 584.7M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 580.1M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=590.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=590.1M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 590.1M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 590.1M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=590.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (137) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=590.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 590.102M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=590.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 590.102M)

Start to trace clock trees ...
*** Begin Tracer (mem=590.1M) ***
Tracing Clock clk ...
*** End Tracer (mem=591.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 590.102M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.825000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 16(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVD0) (BUFFD0) (BUFFD1) (INVD1) (INVD2) (BUFFD2) (BUFFD3) (INVD3) (BUFFD4) (INVD4) (INVD6) (BUFFD6) (INVD8) (BUFFD8) (BUFFD12) (INVD12) (BUFFD16) (INVD16) (BUFFD20) (INVD20) (BUFFD24) (INVD24) 
Nr. Subtrees                    : 21
Nr. Sinks                       : 117
Nr.          Rising  Sync Pins  : 109
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 8
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (RC_CG_HIER_INST9/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST9/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7516)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=1[117,118]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 1

Input_Pin:  (RC_CG_HIER_INST8/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST8/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7512)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[115,115]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 2

Input_Pin:  (RC_CG_HIER_INST7/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST7/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7508)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[98,98]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 3

Input_Pin:  (RC_CG_HIER_INST6/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST6/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7504)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[100,101]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 4

Input_Pin:  (RC_CG_HIER_INST5/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST5/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7500)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[106,106]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 5

Input_Pin:  (RC_CG_HIER_INST4/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST4/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7496)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[130,130]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 6

Input_Pin:  (RC_CG_HIER_INST3/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST3/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7492)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[98,98]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 7

Input_Pin:  (RC_CG_HIER_INST2/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST2/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7488)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[92,93]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 8

Input_Pin:  (RC_CG_HIER_INST19/RC_CGIC_INST/CPN)
Output_Pin: (RC_CG_HIER_INST19/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7558)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[71,71]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 9

Input_Pin:  (RC_CG_HIER_INST18/RC_CGIC_INST/CPN)
Output_Pin: (RC_CG_HIER_INST18/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7552)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[69,69]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 10

Input_Pin:  (RC_CG_HIER_INST17/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST17/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7548)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[69,69]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 11

Input_Pin:  (RC_CG_HIER_INST16/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST16/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7544)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[71,71]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 12

Input_Pin:  (RC_CG_HIER_INST15/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST15/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7540)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[67,67]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 13

Input_Pin:  (RC_CG_HIER_INST14/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST14/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7536)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[73,73]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 14

Input_Pin:  (RC_CG_HIER_INST13/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST13/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7532)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[78,78]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 15

Input_Pin:  (RC_CG_HIER_INST12/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST12/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7528)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[114,114]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 16

Input_Pin:  (RC_CG_HIER_INST11/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST11/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7524)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[98,98]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 17

Input_Pin:  (RC_CG_HIER_INST10/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST10/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7520)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[104,104]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 18

Input_Pin:  (RC_CG_HIER_INST1/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST1/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_7484)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[87,87]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 19

Input_Pin:  (RC_CG_HIER_INST0/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST0/RC_CGIC_INST/Q)
Output_Net: (rc_gclk)   
**** CK_START: Macro Models Generation (mem=590.3M)

Macro model: Skew=0[101,102]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)
SubTree No: 20

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (27-leaf) (20 macro model) (mem=590.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
0: ckNode L0_0_INVD1: loc not Legalized (137013 137608)=>(136800 132000) 2um
Total 3 topdown clustering. 
Trig. Edge Skew=11[164,175*] N27 B30 G21 A136(136.3) L[3,7] C1/4 score=38342 cpu=0:00:05.0 mem=590M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:05.6, real=0:00:06.0, mem=590.3M)



**** CK_START: Update Database (mem=590.3M)
30 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=590.3M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 2.825000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 273 insts, mean move: 2.76 um, max move: 12.00 um
	max move on inst (clk__L4_I5): (61.60, 31.80) --> (73.60, 31.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 273 insts, mean move: 2.76 um, max move: 12.00 um
	max move on inst (clk__L4_I5): (61.60, 31.80) --> (73.60, 31.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.00 um
  inst (clk__L4_I5) with max move: (61.6, 31.8) -> (73.6, 31.8)
  mean    (X+Y) =         2.76 um
Total instances moved : 273
*** cpu=0:00:00.0   mem=581.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 581.723M)
**WARN: (ENCCK-6323):	The placement of clk__L4_I5 was moved by 12 microns during refinePlace. Original location : (61.6, 31.8), Refined location : (73.6, 31.8)
**WARN: (ENCCK-6323):	The placement of clk__L5_I2 was moved by 11.8 microns during refinePlace. Original location : (67, 50.8), Refined location : (78.8, 50.8)
**WARN: (ENCCK-6323):	The placement of g7320 was moved by 10.4 microns during refinePlace. Original location : (70, 31.8), Refined location : (78.4, 33.8)
**WARN: (ENCCK-6323):	The placement of g7265 was moved by 9.8 microns during refinePlace. Original location : (68.2, 31.8), Refined location : (78, 31.8)
**WARN: (ENCCK-6323):	The placement of g6097 was moved by 9.4 microns during refinePlace. Original location : (60.4, 31.8), Refined location : (51, 31.8)
**WARN: (ENCCK-6323):	The placement of clk__L5_I0 was moved by 8.8 microns during refinePlace. Original location : (67, 50.8), Refined location : (73.8, 52.8)
**WARN: (ENCCK-6323):	The placement of clk__L2_I5 was moved by 8.6 microns during refinePlace. Original location : (68.6, 31.8), Refined location : (75.2, 33.8)
**WARN: (ENCCK-6323):	The placement of g106 was moved by 8.6 microns during refinePlace. Original location : (71.8, 50.8), Refined location : (78.4, 52.8)
**WARN: (ENCCK-6323):	The placement of g7196 was moved by 8.4 microns during refinePlace. Original location : (75.2, 33.8), Refined location : (79.8, 30)
**WARN: (ENCCK-6323):	The placement of g627 was moved by 8.2 microns during refinePlace. Original location : (74.2, 50.8), Refined location : (80.4, 52.8)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 2.825 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 106...


Refine place movement check finished, CPU=0:00:00.1 
============================================================

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): AD_reg[2]/CP 176.9(ps)
Min trig. edge delay at sink(R): control_reg[3]/CP 167.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.1~176.9(ps)        0~10(ps)            
Fall Phase Delay               : 163.5~183.4(ps)        0~10(ps)            
Trig. Edge Skew                : 9.4(ps)                16(ps)              
Rise Skew                      : 37.8(ps)               
Fall Skew                      : 19.9(ps)               
Max. Rise Buffer Tran.         : 44.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 33.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 163.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 43.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 176.9 (ps)
MinTriggerDelay: 167.5 (ps)
Skew: 9.4 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=581.7M) ***
Reducing the skew of clock tree 'clk' ...

MaxTriggerDelay: 176.9 (ps)
MinTriggerDelay: 167.5 (ps)
Skew: 9.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=581.7M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=581.7M) ***

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): AD_reg[2]/CP 176.9(ps)
Min trig. edge delay at sink(R): control_reg[3]/CP 167.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.1~176.9(ps)        0~10(ps)            
Fall Phase Delay               : 163.5~183.4(ps)        0~10(ps)            
Trig. Edge Skew                : 9.4(ps)                16(ps)              
Rise Skew                      : 37.8(ps)               
Fall Skew                      : 19.9(ps)               
Max. Rise Buffer Tran.         : 44.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 33.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 163.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 43.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.5(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=581.7M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=581.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 581.723M)

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): AD_reg[2]/CP 176.9(ps)
Min trig. edge delay at sink(R): control_reg[3]/CP 167.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.1~176.9(ps)        0~10(ps)            
Fall Phase Delay               : 163.5~183.4(ps)        0~10(ps)            
Trig. Edge Skew                : 9.4(ps)                16(ps)              
Rise Skew                      : 37.8(ps)               
Fall Skew                      : 19.9(ps)               
Max. Rise Buffer Tran.         : 44.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 33.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 163.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 181.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 43.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu Dec 10 21:06:39 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 581.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 10 21:06:43 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 10 21:06:43 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         409         154        1444    45.36%
#  Metal 2        V         380         196        1444    30.89%
#  Metal 3        H         564           0        1444     0.00%
#  Metal 4        V         576           0        1444     0.00%
#  Metal 5        H         564           0        1444     0.00%
#  Metal 6        V         576           0        1444     0.00%
#  Metal 7        H         141           0        1444     0.00%
#  Metal 8        V         144           0        1444     0.00%
#  --------------------------------------------------------------
#  Total                   3354       7.68%  11552     9.53%
#
#  51 nets (7.76%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 1449 um.
#Total half perimeter of net bounding box = 1331 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 45 um.
#Total wire length on LAYER M3 = 822 um.
#Total wire length on LAYER M4 = 582 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 536
#Up-Via Summary (total 536):
#           
#-----------------------
#  Metal 1          198
#  Metal 2          186
#  Metal 3          152
#-----------------------
#                   536 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 15.00 (Mb)
#Total memory = 643.00 (Mb)
#Peak memory = 676.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 41.7% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 649.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 649.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 1480 um.
#Total half perimeter of net bounding box = 1331 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 56 um.
#Total wire length on LAYER M3 = 814 um.
#Total wire length on LAYER M4 = 607 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 610
#Total number of multi-cut vias = 16 (  2.6%)
#Total number of single cut vias = 594 ( 97.4%)
#Up-Via Summary (total 610):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         194 ( 92.4%)        16 (  7.6%)        210
#  Metal 2         204 (100.0%)         0 (  0.0%)        204
#  Metal 3         196 (100.0%)         0 (  0.0%)        196
#-----------------------------------------------------------
#                  594 ( 97.4%)        16 (  2.6%)        610 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 643.00 (Mb)
#Peak memory = 676.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 60.00 (Mb)
#Total memory = 641.00 (Mb)
#Peak memory = 676.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 10 21:06:44 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): D1_reg[6]/CP 180.7(ps)
Min trig. edge delay at sink(R): control_reg[3]/CP 168.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.4~180.7(ps)        0~10(ps)            
Fall Phase Delay               : 164.2~183(ps)          0~10(ps)            
Trig. Edge Skew                : 12.6(ps)               16(ps)              
Rise Skew                      : 41.3(ps)               
Fall Skew                      : 18.8(ps)               
Max. Rise Buffer Tran.         : 44.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 32.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 165.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 183.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 42.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=641.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=641.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): D1_reg[6]/CP 180.7(ps)
Min trig. edge delay at sink(R): control_reg[3]/CP 168.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 139.4~180.7(ps)        0~10(ps)            
Fall Phase Delay               : 164.2~183(ps)          0~10(ps)            
Trig. Edge Skew                : 12.6(ps)               16(ps)              
Rise Skew                      : 41.3(ps)               
Fall Skew                      : 18.8(ps)               
Max. Rise Buffer Tran.         : 44.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 32.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 165.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 183.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 42.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.4(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide triangle.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          106
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:10.4, real=0:00:11.0, mem=641.8M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=641.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 51
There are 51 nets with 1 extra space.
routingBox: (0 0) (230220 226000)
coreBox:    (60000 60000) (170220 166000)
There are 51 prerouted nets with extraSpace.
Number of multi-gpin terms=58, multi-gpins=117, moved blk term=0/0

Phase 1a route (0:00:00.0 643.1M):
Est net length = 6.662e+03um = 3.634e+03H + 3.028e+03V
Usage: (6.4%H 4.8%V) = (7.189e+03um 9.208e+03um) = (7037 4856)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 645.6M):
Usage: (6.4%H 4.8%V) = (7.181e+03um 9.208e+03um) = (7029 4856)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 645.6M):
Usage: (6.4%H 4.8%V) = (7.180e+03um 9.210e+03um) = (7028 4857)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 645.6M):
Usage: (6.4%H 4.8%V) = (7.180e+03um 9.210e+03um) = (7028 4857)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 646.1M):
Usage: (6.4%H 4.8%V) = (7.180e+03um 9.210e+03um) = (7028 4857)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.4%H 4.8%V) = (7.180e+03um 9.210e+03um) = (7028 4857)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.02%
  4:	3	 0.06%	4	 0.08%
  5:	4	 0.08%	7	 0.13%
  6:	8	 0.15%	9	 0.17%
  7:	12	 0.23%	20	 0.38%
  8:	15	 0.29%	26	 0.50%
  9:	14	 0.27%	46	 0.88%
 10:	26	 0.50%	86	 1.65%
 11:	39	 0.75%	143	 2.74%
 12:	68	 1.30%	154	 2.95%
 13:	75	 1.44%	234	 4.48%
 14:	76	 1.46%	300	 5.75%
 15:	152	 2.91%	350	 6.70%
 16:	141	 2.70%	1466	28.08%
 17:	160	 3.07%	416	 7.97%
 18:	195	 3.74%	4	 0.08%
 19:	168	 3.22%	2	 0.04%
 20:	4064	77.85%	1952	37.39%

Global route (cpu=0.0s real=0.0s 643.6M)
Phase 1l route (0:00:00.0 643.6M):
There are 51 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.4%H 4.9%V) = (7.239e+03um 9.299e+03um) = (7086 4903)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	1	 0.02%	1	 0.02%
  4:	2	 0.04%	5	 0.10%
  5:	4	 0.08%	7	 0.13%
  6:	8	 0.15%	8	 0.15%
  7:	13	 0.25%	23	 0.44%
  8:	14	 0.27%	28	 0.54%
  9:	17	 0.33%	49	 0.94%
 10:	26	 0.50%	93	 1.78%
 11:	37	 0.71%	135	 2.59%
 12:	69	 1.32%	152	 2.91%
 13:	76	 1.46%	234	 4.48%
 14:	80	 1.53%	294	 5.63%
 15:	150	 2.87%	348	 6.67%
 16:	144	 2.76%	1468	28.12%
 17:	162	 3.10%	417	 7.99%
 18:	188	 3.60%	4	 0.08%
 19:	167	 3.20%	2	 0.04%
 20:	4062	77.82%	1952	37.39%



*** Completed Phase 1 route (0:00:00.0 641.8M) ***


Total length: 8.514e+03um, number of vias: 4145
M1(H) length: 5.735e+00um, number of vias: 1969
M2(V) length: 3.109e+03um, number of vias: 1835
M3(H) length: 4.381e+03um, number of vias: 333
M4(V) length: 9.694e+02um, number of vias: 8
M5(H) length: 4.910e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 641.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=641.8M) ***
Peak Memory Usage was 651.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=641.8M) ***

Extraction called for design 'triangle' of instances=587 and nets=657 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 641.797M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_min_reg[0]/CP 170.2(ps)
Min trig. edge delay at sink(R): yo_reg[1]/CP 157(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 134.5~170.2(ps)        0~10(ps)            
Fall Phase Delay               : 156.9~177.7(ps)        0~10(ps)            
Trig. Edge Skew                : 13.2(ps)               16(ps)              
Rise Skew                      : 35.7(ps)               
Fall Skew                      : 20.8(ps)               
Max. Rise Buffer Tran.         : 41.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 30.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 142.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 157(ps)                200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 7.5(ps)                0(ps)               
Min. Rise Sink Tran.           : 39.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=641.8M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'clk' ...

Calculating post-route downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=641.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=641.8M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 21
Nr. of Sinks                   : 117
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_min_reg[0]/CP 170.2(ps)
Min trig. edge delay at sink(R): yo_reg[1]/CP 157(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 134.5~170.2(ps)        0~10(ps)            
Fall Phase Delay               : 156.9~177.7(ps)        0~10(ps)            
Trig. Edge Skew                : 13.2(ps)               16(ps)              
Rise Skew                      : 35.7(ps)               
Fall Skew                      : 20.8(ps)               
Max. Rise Buffer Tran.         : 41.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 30.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 142.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 157(ps)                200(ps)             
Min. Rise Buffer Tran.         : 11.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 7.5(ps)                0(ps)               
Min. Rise Sink Tran.           : 39.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.4(ps)               0(ps)               


Generating Clock Analysis Report triangle.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.1, real=0:00:00.0, mem=641.8M) ***
**clockDesign ... cpu = 0:00:11, real = 0:00:11, mem = 641.8M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to co2046-06.ece.iastate.edu 46027 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 669.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=670.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=670.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.143  |
|           TNS (ns):| -1.592  |
|    Violating Paths:|   27    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.234%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 670.8M **
*** Starting optimizing excluded clock nets MEM= 670.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 670.8M) ***
*** Starting optimizing excluded clock nets MEM= 670.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 670.8M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
** Density before transform = 88.234% **

*** starting 1-st resizing pass: 197 instances 
*** starting 2-nd resizing pass: 197 instances 
*** starting 3-rd resizing pass: 173 instances 
*** starting 4-th resizing pass: 131 instances 
*** starting 5-th resizing pass: 54 instances 
*** starting 6-th resizing pass: 18 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 28 Upsize = 51 **
** Density Change = 0.325% **
** Density after transform = 87.909% **
*** Finish transform (0:00:00.2) ***
density before resizing = 87.909%
density after resizing = 87.909%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 300 insts, mean move: 0.69 um, max move: 4.80 um
	max move on inst (inc_y_reg): (64.20, 37.60) --> (65.20, 33.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 300 insts, mean move: 0.69 um, max move: 4.80 um
	max move on inst (inc_y_reg): (64.20, 37.60) --> (65.20, 33.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.80 um
  inst (inc_y_reg) with max move: (64.2, 37.6) -> (65.2, 33.8)
  mean    (X+Y) =         0.69 um
Total instances moved : 300
*** cpu=0:00:00.0   mem=671.0M  mem(used)=0.1M***
*** Starting trialRoute (mem=671.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 51
There are 51 nets with 1 extra space.
routingBox: (0 0) (230220 226000)
coreBox:    (60000 60000) (170220 166000)
There are 51 prerouted nets with extraSpace.
Number of multi-gpin terms=51, multi-gpins=103, moved blk term=0/0

Phase 1a route (0:00:00.0 672.5M):
Est net length = 6.792e+03um = 3.685e+03H + 3.106e+03V
Usage: (6.4%H 4.9%V) = (7.245e+03um 9.286e+03um) = (7093 4898)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 675.0M):
Usage: (6.4%H 4.9%V) = (7.237e+03um 9.286e+03um) = (7085 4898)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 675.0M):
Usage: (6.4%H 4.9%V) = (7.236e+03um 9.286e+03um) = (7084 4898)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 675.0M):
Usage: (6.4%H 4.9%V) = (7.236e+03um 9.286e+03um) = (7084 4898)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 675.7M):
Usage: (6.4%H 4.9%V) = (7.236e+03um 9.286e+03um) = (7084 4898)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.4%H 4.9%V) = (7.236e+03um 9.286e+03um) = (7084 4898)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.02%
  4:	2	 0.04%	1	 0.02%
  5:	5	 0.10%	7	 0.13%
  6:	5	 0.10%	11	 0.21%
  7:	16	 0.31%	17	 0.33%
  8:	13	 0.25%	36	 0.69%
  9:	10	 0.19%	48	 0.92%
 10:	28	 0.54%	90	 1.72%
 11:	49	 0.94%	140	 2.68%
 12:	58	 1.11%	163	 3.12%
 13:	77	 1.48%	232	 4.44%
 14:	100	 1.92%	273	 5.23%
 15:	148	 2.84%	356	 6.82%
 16:	126	 2.41%	1470	28.16%
 17:	188	 3.60%	418	 8.01%
 18:	157	 3.01%	3	 0.06%
 19:	173	 3.31%	1	 0.02%
 20:	4065	77.87%	1953	37.41%

Global route (cpu=0.0s real=0.0s 673.2M)
Phase 1l route (0:00:00.0 672.9M):
There are 51 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.5%H 4.9%V) = (7.281e+03um 9.344e+03um) = (7128 4928)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.02%
  4:	2	 0.04%	1	 0.02%
  5:	5	 0.10%	6	 0.11%
  6:	5	 0.10%	10	 0.19%
  7:	16	 0.31%	22	 0.42%
  8:	13	 0.25%	36	 0.69%
  9:	12	 0.23%	58	 1.11%
 10:	30	 0.57%	82	 1.57%
 11:	48	 0.92%	138	 2.64%
 12:	59	 1.13%	162	 3.10%
 13:	80	 1.53%	237	 4.54%
 14:	97	 1.86%	266	 5.10%
 15:	148	 2.84%	353	 6.76%
 16:	126	 2.41%	1472	28.20%
 17:	187	 3.58%	419	 8.03%
 18:	155	 2.97%	3	 0.06%
 19:	175	 3.35%	1	 0.02%
 20:	4062	77.82%	1953	37.41%



*** Completed Phase 1 route (0:00:00.0 671.0M) ***


Total length: 8.615e+03um, number of vias: 4120
M1(H) length: 5.353e+00um, number of vias: 1969
M2(V) length: 3.286e+03um, number of vias: 1843
M3(H) length: 4.427e+03um, number of vias: 302
M4(V) length: 8.626e+02um, number of vias: 6
M5(H) length: 3.430e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 671.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=671.0M) ***
Peak Memory Usage was 681.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=671.0M) ***

Extraction called for design 'triangle' of instances=587 and nets=657 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 671.012M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 670.4M, InitMEM = 670.4M)
Start delay calculation (mem=670.434M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=670.758M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 670.8M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=671.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.104  |
|           TNS (ns):| -1.937  |
|    Violating Paths:|   40    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.909%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 671.0M **
Started binary server on port 38751
*** Starting optCritPath ***
*info: 51 clock nets excluded
*info: 2 special nets excluded.
*info: 24 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
Density : 0.8791
Max route overflow : 0.0000
Current slack : -0.104 ns, density : 0.8791  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.104 ns, density : 0.8791  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.104 ns, density : 0.8791  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.104 ns, density : 0.8791  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.102 ns, density : 0.8791  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
*** Starting refinePlace (0:00:00.1 mem=683.3M) ***
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 218 insts, mean move: 0.33 um, max move: 2.20 um
	max move on inst (g22): (66.80, 45.20) --> (66.40, 47.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 218 insts, mean move: 0.33 um, max move: 2.20 um
	max move on inst (g22): (66.80, 45.20) --> (66.40, 47.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.20 um
  inst (g22) with max move: (66.8, 45.2) -> (66.4, 47)
  mean    (X+Y) =         0.33 um
Total instances moved : 218
*** cpu=0:00:00.1   mem=683.3M  mem(used)=0.0M***
*** maximum move = 2.2um ***
*** Finished refinePlace (0:00:00.2 mem=683.3M) ***
*** Done re-routing un-routed nets (683.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:00.2 mem=683.3M) ***
*** Finished delays update (0:00:00.3 mem=683.3M) ***
Current slack : -0.102 ns, density : 0.8791  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.102 ns, density : 0.8791  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
*** Starting refinePlace (0:00:00.4 mem=683.4M) ***
default core: bins with density >  0.75 =   75 % ( 9 / 12 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.008889, incremental np is triggered.
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
RPlace postIncrNP: Density = 1.008889 -> 0.963939.
*** cpu time = 0:00:00.1.
move report: incrNP moves 522 insts, mean move: 3.12 um, max move: 12.60 um
	max move on inst (g7196): (81.20, 30.00) --> (74.20, 35.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 459 insts, mean move: 0.81 um, max move: 4.40 um
	max move on inst (g7215): (59.80, 39.40) --> (62.20, 41.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 459 insts, mean move: 0.81 um, max move: 4.40 um
	max move on inst (g7215): (59.80, 39.40) --> (62.20, 41.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.60 um
  inst (g6123) with max move: (53.2, 43.2) -> (57.2, 35.6)
  mean    (X+Y) =         3.14 um
Total instances flipped for legalization: 8
Total instances moved : 526
*** cpu=0:00:00.0   mem=683.4M  mem(used)=0.0M***
*** maximum move = 11.6um ***
*** Finished refinePlace (0:00:00.5 mem=683.4M) ***
*** Done re-routing un-routed nets (683.4M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:00.5 mem=683.4M) ***
*** Finished delays update (0:00:00.6 mem=683.4M) ***
Current slack : -0.100 ns, density : 0.8827  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.100 ns, density : 0.8827  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.099 ns, density : 0.8843  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST9/RC_CGIC_INST/E
Current slack : -0.092 ns, density : 0.8843  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.092 ns, density : 0.8843  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.080 ns, density : 0.8868  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8868  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST0/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8869  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8869  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8869  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8869  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8869  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
*** Starting refinePlace (0:00:01.0 mem=683.3M) ***
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 261 insts, mean move: 0.53 um, max move: 4.00 um
	max move on inst (g6164): (84.40, 50.80) --> (84.20, 47.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 261 insts, mean move: 0.53 um, max move: 4.00 um
	max move on inst (g6164): (84.40, 50.80) --> (84.20, 47.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.00 um
  inst (g6164) with max move: (84.4, 50.8) -> (84.2, 47)
  mean    (X+Y) =         0.53 um
Total instances moved : 261
*** cpu=0:00:00.0   mem=683.3M  mem(used)=0.0M***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:01.1 mem=683.3M) ***
*** Done re-routing un-routed nets (683.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:01.1 mem=683.3M) ***
*** Finished delays update (0:00:01.2 mem=683.3M) ***
Current slack : -0.070 ns, density : 0.8869  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8869  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
Current slack : -0.070 ns, density : 0.8878  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST12/RC_CGIC_INST/E
*** Starting refinePlace (0:00:01.5 mem=683.3M) ***
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 216 insts, mean move: 0.67 um, max move: 4.40 um
	max move on inst (FE_RC_41_0): (82.60, 47.00) --> (82.00, 50.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 216 insts, mean move: 0.67 um, max move: 4.40 um
	max move on inst (FE_RC_41_0): (82.60, 47.00) --> (82.00, 50.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.40 um
  inst (FE_RC_41_0) with max move: (82.6, 47) -> (82, 50.8)
  mean    (X+Y) =         0.67 um
Total instances moved : 216
*** cpu=0:00:00.1   mem=683.3M  mem(used)=0.0M***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:01.5 mem=683.3M) ***
*** Done re-routing un-routed nets (683.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:01.5 mem=683.3M) ***
*** Finished delays update (0:00:01.6 mem=683.3M) ***
Current slack : -0.076 ns, density : 0.8927  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST7/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8927  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST7/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8927  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST7/RC_CGIC_INST/E
Current slack : -0.076 ns, density : 0.8927  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST7/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8939  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8939  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8939  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8939  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8939  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8939  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8940  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8940  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.068 ns, density : 0.8940  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST4/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
*** Starting refinePlace (0:00:02.1 mem=683.3M) ***
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 256 insts, mean move: 0.45 um, max move: 3.20 um
	max move on inst (g7324): (59.20, 35.60) --> (60.40, 37.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 256 insts, mean move: 0.45 um, max move: 3.20 um
	max move on inst (g7324): (59.20, 35.60) --> (60.40, 37.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.20 um
  inst (g7324) with max move: (59.2, 35.6) -> (60.4, 37.6)
  mean    (X+Y) =         0.45 um
Total instances moved : 256
*** cpu=0:00:00.0   mem=683.3M  mem(used)=0.0M***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:02.2 mem=683.3M) ***
*** Done re-routing un-routed nets (683.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:02.2 mem=683.3M) ***
*** Finished delays update (0:00:02.2 mem=683.3M) ***
Current slack : -0.065 ns, density : 0.8934  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8934  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
Current slack : -0.065 ns, density : 0.8926  Worst_View: default_view_setup  End_Point: RC_CG_HIER_INST5/RC_CGIC_INST/E
*** Starting refinePlace (0:00:02.4 mem=683.3M) ***
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 135 insts, mean move: 0.26 um, max move: 2.60 um
	max move on inst (g6098): (54.60, 33.80) --> (54.00, 31.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 135 insts, mean move: 0.26 um, max move: 2.60 um
	max move on inst (g6098): (54.60, 33.80) --> (54.00, 31.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.60 um
  inst (g6098) with max move: (54.6, 33.8) -> (54, 31.8)
  mean    (X+Y) =         0.26 um
Total instances moved : 135
*** cpu=0:00:00.1   mem=683.3M  mem(used)=0.0M***
*** maximum move = 2.6um ***
*** Finished refinePlace (0:00:02.4 mem=683.3M) ***
*** Starting trialRoute (mem=683.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 51
There are 51 nets with 1 extra space.
routingBox: (0 0) (230220 226000)
coreBox:    (60000 60000) (170220 166000)
There are 51 prerouted nets with extraSpace.
Number of multi-gpin terms=56, multi-gpins=116, moved blk term=0/0

Phase 1a route (0:00:00.0 684.8M):
Est net length = 6.747e+03um = 3.851e+03H + 2.896e+03V
Usage: (6.6%H 4.8%V) = (7.433e+03um 9.151e+03um) = (7279 4829)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 687.3M):
Usage: (6.6%H 4.8%V) = (7.426e+03um 9.150e+03um) = (7272 4829)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 687.3M):
Usage: (6.6%H 4.8%V) = (7.426e+03um 9.150e+03um) = (7272 4829)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 687.3M):
Usage: (6.6%H 4.8%V) = (7.426e+03um 9.150e+03um) = (7272 4829)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 688.0M):
Usage: (6.6%H 4.8%V) = (7.426e+03um 9.150e+03um) = (7272 4829)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.6%H 4.8%V) = (7.426e+03um 9.150e+03um) = (7272 4829)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	2	 0.04%
  5:	7	 0.13%	10	 0.19%
  6:	10	 0.19%	10	 0.19%
  7:	14	 0.27%	24	 0.46%
  8:	15	 0.29%	35	 0.67%
  9:	35	 0.67%	52	 1.00%
 10:	23	 0.44%	73	 1.40%
 11:	46	 0.88%	95	 1.82%
 12:	55	 1.05%	196	 3.75%
 13:	62	 1.19%	244	 4.67%
 14:	82	 1.57%	266	 5.10%
 15:	128	 2.45%	366	 7.01%
 16:	140	 2.68%	1458	27.93%
 17:	193	 3.70%	433	 8.30%
 18:	203	 3.89%	3	 0.06%
 19:	224	 4.29%	1	 0.02%
 20:	3983	76.30%	1952	37.39%

Global route (cpu=0.0s real=0.0s 685.5M)
Phase 1l route (0:00:00.0 685.2M):
There are 51 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.6%H 4.8%V) = (7.469e+03um 9.205e+03um) = (7315 4858)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.02%	3	 0.06%
  5:	7	 0.13%	9	 0.17%
  6:	9	 0.17%	11	 0.21%
  7:	15	 0.29%	24	 0.46%
  8:	17	 0.33%	36	 0.69%
  9:	32	 0.61%	53	 1.02%
 10:	27	 0.52%	75	 1.44%
 11:	44	 0.84%	102	 1.95%
 12:	56	 1.07%	187	 3.58%
 13:	63	 1.21%	240	 4.60%
 14:	84	 1.61%	269	 5.15%
 15:	127	 2.43%	364	 6.97%
 16:	137	 2.62%	1458	27.93%
 17:	195	 3.74%	433	 8.30%
 18:	203	 3.89%	3	 0.06%
 19:	221	 4.23%	1	 0.02%
 20:	3982	76.28%	1952	37.39%



*** Completed Phase 1 route (0:00:00.0 683.3M) ***


Total length: 8.632e+03um, number of vias: 4188
M1(H) length: 4.723e+00um, number of vias: 1980
M2(V) length: 3.119e+03um, number of vias: 1901
M3(H) length: 4.548e+03um, number of vias: 294
M4(V) length: 8.598e+02um, number of vias: 13
M5(H) length: 9.990e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 683.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=683.3M) ***
Peak Memory Usage was 693.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=683.3M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:02.5 mem=682.7M) ***
*** Finished delays update (0:00:02.5 mem=683.3M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:00:01.2 real=0:00:04.0 (175 evaluations)
*** Done optCritPath (cpu=0:00:03.8 real=0:00:05.0 mem=683.09M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.08min mem=681.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.070  |
|           TNS (ns):| -1.797  |
|    Violating Paths:|   40    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.325%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 681.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 680.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.070  | -0.070  |  0.212  |   N/A   |   N/A   | -0.070  |
|           TNS (ns):| -1.797  | -1.797  |  0.000  |   N/A   |   N/A   | -1.021  |
|    Violating Paths:|   40    |   40    |    0    |   N/A   |   N/A   |   18    |
|          All Paths:|   147   |   147   |   127   |   N/A   |   N/A   |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.325%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 680.8M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> fit
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=676.2M, init mem=676.2M)
*info: Placed = 424
*info: Unplaced = 0
Placement Density:89.32%(2476/2772)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=676.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (51) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=676.2M) ***
Start route 22 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=676.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Dec 10 21:07:51 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (77.520 36.490) on M1 for NET clk__L6_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CPN at (77.915 38.500) on M1 for NET clk__L6_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (71.520 38.510) on M1 for NET clk__L6_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (63.320 46.110) on M1 for NET clk__L6_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (68.720 40.290) on M1 for NET clk__L6_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (68.920 42.310) on M1 for NET clk__L6_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (31.800 70.600) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (34.800 72.800) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (37.200 70.600) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (41.400 66.800) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (35.400 57.600) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (39.120 61.310) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (45.120 61.310) on M1 for NET rc_gclk. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (65.520 59.290) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (58.120 65.110) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (55.920 66.890) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (56.920 61.310) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (62.320 57.510) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (59.920 66.890) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CP at (65.120 65.110) on M1 for NET rc_gclk_7484. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#22 routed nets are extracted.
#    22 (3.33%) extracted nets are partially routed.
#29 routed nets are imported.
#610 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 661.
#Number of eco nets is 22
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 10 21:07:53 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 10 21:07:53 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         409         154        1444    45.84%
#  Metal 2        V         380         196        1444    30.89%
#  Metal 3        H         564           0        1444     0.00%
#  Metal 4        V         576           0        1444     0.00%
#  Metal 5        H         564           0        1444     0.00%
#  Metal 6        V         576           0        1444     0.00%
#  Metal 7        H         141           0        1444     0.00%
#  Metal 8        V         144           0        1444     0.00%
#  --------------------------------------------------------------
#  Total                   3354       7.68%  11552     9.59%
#
#  51 nets (7.72%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 1542 um.
#Total half perimeter of net bounding box = 1341 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 35 um.
#Total wire length on LAYER M3 = 922 um.
#Total wire length on LAYER M4 = 584 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 594
#Total number of multi-cut vias = 16 (  2.7%)
#Total number of single cut vias = 578 ( 97.3%)
#Up-Via Summary (total 594):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         186 ( 92.1%)        16 (  7.9%)        202
#  Metal 2         206 (100.0%)         0 (  0.0%)        206
#  Metal 3         186 (100.0%)         0 (  0.0%)        186
#-----------------------------------------------------------
#                  578 ( 97.3%)        16 (  2.7%)        594 
#
#Max overcon = 0 track.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.00 (Mb)
#Total memory = 677.00 (Mb)
#Peak memory = 710.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 2.8% of the total area was rechecked for DRC, and 38.9% required routing.
#    number of violations = 0
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 682.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 682.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 1504 um.
#Total half perimeter of net bounding box = 1341 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 53 um.
#Total wire length on LAYER M3 = 853 um.
#Total wire length on LAYER M4 = 595 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 623
#Total number of multi-cut vias = 16 (  2.6%)
#Total number of single cut vias = 607 ( 97.4%)
#Up-Via Summary (total 623):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         199 ( 92.6%)        16 (  7.4%)        215
#  Metal 2         205 (100.0%)         0 (  0.0%)        205
#  Metal 3         203 (100.0%)         0 (  0.0%)        203
#-----------------------------------------------------------
#                  607 ( 97.4%)        16 (  2.6%)        623 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 677.00 (Mb)
#Peak memory = 710.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -8.00 (Mb)
#Total memory = 668.00 (Mb)
#Peak memory = 710.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 10 21:07:54 2015
#

globalDetailRoute

#Start globalDetailRoute on Thu Dec 10 21:07:54 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 10 21:07:54 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 10 21:07:54 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         409         154        1444    45.84%
#  Metal 2        V         380         196        1444    30.89%
#  Metal 3        H         564           0        1444     0.00%
#  Metal 4        V         576           0        1444     0.00%
#  Metal 5        H         564           0        1444     0.00%
#  Metal 6        V         576           0        1444     0.00%
#  Metal 7        H         141           0        1444     0.00%
#  Metal 8        V         144           0        1444     0.00%
#  --------------------------------------------------------------
#  Total                   3354       7.68%  11552     9.59%
#
#  51 nets (7.72%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 8318 um.
#Total half perimeter of net bounding box = 8099 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 2783 um.
#Total wire length on LAYER M3 = 4364 um.
#Total wire length on LAYER M4 = 949 um.
#Total wire length on LAYER M5 = 213 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 3377
#Total number of multi-cut vias = 16 (  0.5%)
#Total number of single cut vias = 3361 ( 99.5%)
#Up-Via Summary (total 3377):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1678 ( 99.1%)        16 (  0.9%)       1694
#  Metal 2        1382 (100.0%)         0 (  0.0%)       1382
#  Metal 3         280 (100.0%)         0 (  0.0%)        280
#  Metal 4          21 (100.0%)         0 (  0.0%)         21
#-----------------------------------------------------------
#                 3361 ( 99.5%)        16 (  0.5%)       3377 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 668.00 (Mb)
#Peak memory = 710.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 676.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 8440 um.
#Total half perimeter of net bounding box = 8099 um.
#Total wire length on LAYER M1 = 26 um.
#Total wire length on LAYER M2 = 2742 um.
#Total wire length on LAYER M3 = 4435 um.
#Total wire length on LAYER M4 = 934 um.
#Total wire length on LAYER M5 = 303 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 4435
#Total number of multi-cut vias = 35 (  0.8%)
#Total number of single cut vias = 4400 ( 99.2%)
#Up-Via Summary (total 4435):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1956 ( 98.2%)        35 (  1.8%)       1991
#  Metal 2        2065 (100.0%)         0 (  0.0%)       2065
#  Metal 3         329 (100.0%)         0 (  0.0%)        329
#  Metal 4          50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                 4400 ( 99.2%)        35 (  0.8%)       4435 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 8440 um.
#Total half perimeter of net bounding box = 8099 um.
#Total wire length on LAYER M1 = 26 um.
#Total wire length on LAYER M2 = 2742 um.
#Total wire length on LAYER M3 = 4435 um.
#Total wire length on LAYER M4 = 934 um.
#Total wire length on LAYER M5 = 303 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 4435
#Total number of multi-cut vias = 35 (  0.8%)
#Total number of single cut vias = 4400 ( 99.2%)
#Up-Via Summary (total 4435):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1956 ( 98.2%)        35 (  1.8%)       1991
#  Metal 2        2065 (100.0%)         0 (  0.0%)       2065
#  Metal 3         329 (100.0%)         0 (  0.0%)        329
#  Metal 4          50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                 4400 ( 99.2%)        35 (  0.8%)       4435 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.00 (Mb)
#Total memory = 670.00 (Mb)
#Peak memory = 710.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.00 (Mb)
#Total memory = 670.00 (Mb)
#Peak memory = 710.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 10 21:07:56 2015
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 678.7M **
#Created 847 library cell signatures
#Created 661 NETS and 0 SPECIALNETS signatures
#Created 592 instance signatures
Begin checking placement ... (start mem=679.7M, init mem=679.7M)
*info: Placed = 541
*info: Unplaced = 0
Placement Density:89.32%(2476/2772)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=679.7M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'triangle' of instances=591 and nets=661 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./triangle_QDzPVD_31751.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 670.1M)
Creating parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0312% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 20.034% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 30.0368% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 40.0397% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 50.0425% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 60.0453% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 70.0482% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 80.051% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 90.0538% (CPU Time= 0:00:00.0  MEM= 674.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 674.2M)
Nr. Extracted Resistors     : 7964
Nr. Extracted Ground Cap.   : 8578
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 670.141M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 678.7M, InitMEM = 678.7M)
Start delay calculation (mem=678.660M)...
delayCal using detail RC...
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 683.7M)
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=684.023M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 684.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.097  |
|           TNS (ns):| -2.718  |
|    Violating Paths:|   53    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.325%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 684.0M **
*** Timing NOT met, worst failing slack is -0.097
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.097
*** Check timing (0:00:00.0)
Info: 51 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=684.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 89.325%
total 586 net, 0 ipo_ignored
total 1807 term, 0 ipo_ignored
total 409 comb inst, 30 fixed, 3 dont_touch, 0 no_footp
total 182 seq inst, 20 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -0.097ns, TNS = -2.718ns (cpu=0:00:00.0 mem=684.0M)

Iter 0 ...

Collected 189 nets for fixing
Evaluate 271(278) resize, Select 61 cand. (cpu=0:00:00.3 mem=684.0M)

Commit 13 cand, 9 upSize, 0 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:00.4 mem=684.0M)

Calc. DC (cpu=0:00:00.4 mem=684.0M) ***

Estimated WNS = -0.089ns, TNS = -2.639ns (cpu=0:00:00.4 mem=684.0M)

Iter 1 ...

Collected 186 nets for fixing
Evaluate 271(278) resize, Select 87 cand. (cpu=0:00:00.7 mem=684.0M)

Commit 3 cand, 1 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:00.7 mem=684.0M)

Calc. DC (cpu=0:00:00.7 mem=684.0M) ***

Estimated WNS = -0.088ns, TNS = -2.507ns (cpu=0:00:00.7 mem=684.0M)

Iter 2 ...

Collected 185 nets for fixing
Evaluate 271(284) resize, Select 55 cand. (cpu=0:00:01.0 mem=684.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.0 mem=684.0M)

Calc. DC (cpu=0:00:01.0 mem=684.0M) ***

Estimated WNS = -0.088ns, TNS = -2.505ns (cpu=0:00:01.0 mem=684.0M)

Iter 3 ...

Collected 186 nets for fixing
Evaluate 273(352) resize, Select 69 cand. (cpu=0:00:01.4 mem=684.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.4 mem=684.0M)

Calc. DC (cpu=0:00:01.4 mem=684.0M) ***

Estimated WNS = -0.086ns, TNS = -2.510ns (cpu=0:00:01.4 mem=684.0M)

Iter 4 ...

Collected 186 nets for fixing
Evaluate 273(284) resize, Select 54 cand. (cpu=0:00:01.7 mem=684.0M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=684.0M)

Calc. DC (cpu=0:00:01.7 mem=684.0M) ***

Estimated WNS = -0.085ns, TNS = -2.441ns (cpu=0:00:01.7 mem=684.0M)

Iter 5 ...

Collected 186 nets for fixing
Evaluate 273(300) resize, Select 85 cand. (cpu=0:00:02.0 mem=684.0M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.0 mem=684.0M)

Calc. DC (cpu=0:00:02.0 mem=684.0M) ***

Estimated WNS = -0.083ns, TNS = -2.400ns (cpu=0:00:02.0 mem=684.0M)

Iter 6 ...

Collected 185 nets for fixing
Evaluate 271(297) resize, Select 50 cand. (cpu=0:00:02.3 mem=684.0M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.3 mem=684.0M)

Calc. DC (cpu=0:00:02.3 mem=684.0M) ***

Estimated WNS = -0.079ns, TNS = -2.357ns (cpu=0:00:02.3 mem=684.0M)

Iter 7 ...

Collected 185 nets for fixing
Evaluate 271(285) resize, Select 78 cand. (cpu=0:00:02.6 mem=684.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.7 mem=684.0M)

Calc. DC (cpu=0:00:02.7 mem=684.0M) ***

Estimated WNS = -0.077ns, TNS = -2.328ns (cpu=0:00:02.7 mem=684.0M)

Iter 8 ...

Collected 185 nets for fixing
Evaluate 271(277) resize, Select 51 cand. (cpu=0:00:02.9 mem=684.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.9 mem=684.0M)

Calc. DC (cpu=0:00:02.9 mem=684.0M) ***

Estimated WNS = -0.077ns, TNS = -2.328ns (cpu=0:00:02.9 mem=684.0M)

Calc. DC (cpu=0:00:02.9 mem=684.0M) ***
*summary:     27 instances changed cell type
density after = 90.143%

*** Finish Post Route Setup Fixing (cpu=0:00:02.9 mem=684.0M) ***

Info: 51 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=684.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 90.143%
total 586 net, 0 ipo_ignored
total 1807 term, 0 ipo_ignored
total 409 comb inst, 30 fixed, 3 dont_touch, 0 no_footp
total 182 seq inst, 20 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -0.077ns, TNS = -2.328ns (cpu=0:00:00.0 mem=684.0M)

Iter 0 ...

Collected 185 nets for fixing
Evaluate 271(277) resize, Select 51 cand. (cpu=0:00:00.3 mem=684.0M)
Evaluate 21(1148) addBuf, Select 7 cand. (cpu=0:00:01.3 mem=684.0M)
Evaluate 0(0) delBuf, Select 0 cand. (cpu=0:00:01.3 mem=684.0M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.3 mem=684.0M)

Calc. DC (cpu=0:00:01.3 mem=684.0M) ***

Estimated WNS = -0.075ns, TNS = -3.289ns (cpu=0:00:01.3 mem=684.0M)

Iter 1 ...

Collected 192 nets for fixing
Evaluate 282(329) resize, Select 78 cand. (cpu=0:00:01.6 mem=684.0M)
Evaluate 21(487) addBuf, Select 5 cand. (cpu=0:00:01.8 mem=684.0M)
Evaluate 3(3) delBuf, Select 0 cand. (cpu=0:00:01.8 mem=684.0M)

Commit 4 cand, 1 upSize, 2 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=684.0M)

Calc. DC (cpu=0:00:01.9 mem=684.0M) ***

Estimated WNS = -0.074ns, TNS = -3.259ns (cpu=0:00:01.9 mem=684.0M)

Iter 2 ...

Collected 198 nets for fixing
Evaluate 287(294) resize, Select 54 cand. (cpu=0:00:02.1 mem=684.0M)
Evaluate 21(797) addBuf, Select 4 cand. (cpu=0:00:02.8 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:02.8 mem=684.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.8 mem=684.0M)

Calc. DC (cpu=0:00:02.8 mem=684.0M) ***

Estimated WNS = -0.072ns, TNS = -3.252ns (cpu=0:00:02.8 mem=684.0M)

Iter 3 ...

Collected 198 nets for fixing
Evaluate 287(360) resize, Select 79 cand. (cpu=0:00:03.1 mem=684.0M)
Evaluate 21(537) addBuf, Select 4 cand. (cpu=0:00:03.6 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:03.6 mem=684.0M)

Commit 2 cand, 0 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.6 mem=684.0M)

Calc. DC (cpu=0:00:03.6 mem=684.0M) ***

Estimated WNS = -0.072ns, TNS = -3.092ns (cpu=0:00:03.6 mem=684.0M)

Iter 4 ...

Collected 198 nets for fixing
Evaluate 287(451) resize, Select 54 cand. (cpu=0:00:04.0 mem=684.0M)
Evaluate 21(832) addBuf, Select 5 cand. (cpu=0:00:04.7 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:04.7 mem=684.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.7 mem=684.0M)

Calc. DC (cpu=0:00:04.7 mem=684.0M) ***

Estimated WNS = -0.070ns, TNS = -3.109ns (cpu=0:00:04.7 mem=684.0M)

Iter 5 ...

Collected 198 nets for fixing
Evaluate 287(401) resize, Select 78 cand. (cpu=0:00:05.0 mem=684.0M)
Evaluate 21(594) addBuf, Select 5 cand. (cpu=0:00:05.5 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:05.5 mem=684.0M)

Commit 4 cand, 1 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.5 mem=684.0M)

Calc. DC (cpu=0:00:05.5 mem=684.0M) ***

Estimated WNS = -0.069ns, TNS = -3.126ns (cpu=0:00:05.5 mem=684.0M)

Iter 6 ...

Collected 198 nets for fixing
Evaluate 287(348) resize, Select 57 cand. (cpu=0:00:05.8 mem=684.0M)
Evaluate 21(874) addBuf, Select 3 cand. (cpu=0:00:06.5 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:06.5 mem=684.0M)

Commit 4 cand, 1 upSize, 2 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.5 mem=684.0M)

Calc. DC (cpu=0:00:06.5 mem=684.0M) ***

Estimated WNS = -0.068ns, TNS = -3.120ns (cpu=0:00:06.5 mem=684.0M)

Iter 7 ...

Collected 198 nets for fixing
Evaluate 287(336) resize, Select 68 cand. (cpu=0:00:06.8 mem=684.0M)
Evaluate 21(648) addBuf, Select 3 cand. (cpu=0:00:07.3 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:07.3 mem=684.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.3 mem=684.0M)

Calc. DC (cpu=0:00:07.3 mem=684.0M) ***

Estimated WNS = -0.068ns, TNS = -3.120ns (cpu=0:00:07.3 mem=684.0M)
*summary:     14 instances changed cell type
density after = 90.325%

*** Finish Post Route Setup Fixing (cpu=0:00:07.3 mem=684.0M) ***

*** Timing NOT met, worst failing slack is -0.068
*** Check timing (0:00:00.0)
Info: 51 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=684.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 90.325%
total 592 net, 0 ipo_ignored
total 1819 term, 0 ipo_ignored
total 415 comb inst, 30 fixed, 3 dont_touch, 0 no_footp
total 182 seq inst, 20 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -0.068ns, TNS = -3.120ns (cpu=0:00:00.1 mem=684.0M)

Iter 0 ...

Collected 198 nets for fixing
Evaluate 287(336) resize, Select 50 cand. (cpu=0:00:00.3 mem=684.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:00.3 mem=684.0M)

Calc. DC (cpu=0:00:00.3 mem=684.0M) ***

Estimated WNS = -0.068ns, TNS = -3.120ns (cpu=0:00:00.3 mem=684.0M)

Calc. DC (cpu=0:00:00.3 mem=684.0M) ***
*summary:      0 instances changed cell type
density after = 90.325%

*** Finish Post Route Setup Fixing (cpu=0:00:00.3 mem=684.0M) ***

Info: 51 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=684.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 90.325%
total 592 net, 0 ipo_ignored
total 1819 term, 0 ipo_ignored
total 415 comb inst, 30 fixed, 3 dont_touch, 0 no_footp
total 182 seq inst, 20 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -0.068ns, TNS = -3.120ns (cpu=0:00:00.0 mem=684.0M)

Iter 0 ...

Collected 198 nets for fixing
Evaluate 287(336) resize, Select 50 cand. (cpu=0:00:00.3 mem=684.0M)
Evaluate 21(887) addBuf, Select 2 cand. (cpu=0:00:01.0 mem=684.0M)
Evaluate 4(4) delBuf, Select 0 cand. (cpu=0:00:01.0 mem=684.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.0 mem=684.0M)

Calc. DC (cpu=0:00:01.0 mem=684.0M) ***

Estimated WNS = -0.068ns, TNS = -3.120ns (cpu=0:00:01.0 mem=684.0M)
*summary:      0 instances changed cell type
density after = 90.325%

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 mem=684.0M) ***

*** Timing NOT met, worst failing slack is -0.068
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 162 insts, mean move: 1.02 um, max move: 4.80 um
	max move on inst (FE_RC_37_0): (83.60, 45.20) --> (82.60, 41.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 162 insts, mean move: 1.02 um, max move: 4.80 um
	max move on inst (FE_RC_37_0): (83.60, 45.20) --> (82.60, 41.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.80 um
  inst (FE_RC_37_0) with max move: (83.6, 45.2) -> (82.6, 41.4)
  mean    (X+Y) =         1.02 um
Total instances moved : 162
*** cpu=0:00:00.0   mem=684.0M  mem(used)=0.0M***
Total net length = 8.073e+03 (4.649e+03 3.424e+03) (ext = 6.818e+02)
default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )

------------------------------------------------------------
     Summary (cpu=0.20min real=0.20min mem=684.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.068  |
|           TNS (ns):| -3.120  |
|    Violating Paths:|   61    |
|          All Paths:|   147   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.325%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 684.0M **
*** Timing NOT met, worst failing slack is -0.068
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.068
*** Check timing (0:00:00.0)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Dec 10 21:08:31 2015
#
Closing parasitic data file './triangle_QDzPVD_31751.rcdb.d'. 616 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 24 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 157
#  Number of instances deleted (including moved) = 151
#  Number of instances resized = 25
#  Number of instances with same cell size swap = 1
#  Total number of placement changes (moved instances are counted twice) = 333
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#314 routed nets are extracted.
#    296 (44.38%) extracted nets are partially routed.
#308 routed nets are imported.
#45 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 667.
#Number of eco nets is 296
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 10 21:08:31 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 10 21:08:31 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         409         154        1444    45.91%
#  Metal 2        V         380         196        1444    30.89%
#  Metal 3        H         564           0        1444     0.00%
#  Metal 4        V         576           0        1444     0.00%
#  Metal 5        H         564           0        1444     0.00%
#  Metal 6        V         576           0        1444     0.00%
#  Metal 7        H         141           0        1444     0.00%
#  Metal 8        V         144           0        1444     0.00%
#  --------------------------------------------------------------
#  Total                   3354       7.68%  11552     9.60%
#
#  51 nets (7.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      4(0.50%)      0(0.00%)      0(0.00%)   (0.50%)
#   Metal 2     13(1.30%)      4(0.40%)      5(0.50%)   (2.20%)
#   Metal 3      4(0.28%)      0(0.00%)      0(0.00%)   (0.28%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     21(0.20%)      4(0.04%)      5(0.05%)   (0.29%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 8512 um.
#Total half perimeter of net bounding box = 8246 um.
#Total wire length on LAYER M1 = 20 um.
#Total wire length on LAYER M2 = 2798 um.
#Total wire length on LAYER M3 = 4472 um.
#Total wire length on LAYER M4 = 931 um.
#Total wire length on LAYER M5 = 292 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 4269
#Total number of multi-cut vias = 32 (  0.7%)
#Total number of single cut vias = 4237 ( 99.3%)
#Up-Via Summary (total 4269):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1876 ( 98.3%)        32 (  1.7%)       1908
#  Metal 2        1985 (100.0%)         0 (  0.0%)       1985
#  Metal 3         326 (100.0%)         0 (  0.0%)        326
#  Metal 4          50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                 4237 ( 99.3%)        32 (  0.7%)       4269 
#
#Max overcon = 5 tracks.
#Total overcon = 0.29%.
#Worst layer Gcell overcon rate = 0.28%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.00 (Mb)
#Total memory = 691.00 (Mb)
#Peak memory = 724.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 36.1% required routing.
#    number of violations = 11
#    number of violations = 21
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 700.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 8540 um.
#Total half perimeter of net bounding box = 8246 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 2798 um.
#Total wire length on LAYER M3 = 4431 um.
#Total wire length on LAYER M4 = 956 um.
#Total wire length on LAYER M5 = 333 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 4496
#Total number of multi-cut vias = 35 (  0.8%)
#Total number of single cut vias = 4461 ( 99.2%)
#Up-Via Summary (total 4496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1971 ( 98.3%)        35 (  1.7%)       2006
#  Metal 2        2084 (100.0%)         0 (  0.0%)       2084
#  Metal 3         359 (100.0%)         0 (  0.0%)        359
#  Metal 4          47 (100.0%)         0 (  0.0%)         47
#-----------------------------------------------------------
#                 4461 ( 99.2%)        35 (  0.8%)       4496 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 707.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 51
#Total wire length = 8540 um.
#Total half perimeter of net bounding box = 8246 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 2798 um.
#Total wire length on LAYER M3 = 4431 um.
#Total wire length on LAYER M4 = 956 um.
#Total wire length on LAYER M5 = 333 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 4496
#Total number of multi-cut vias = 35 (  0.8%)
#Total number of single cut vias = 4461 ( 99.2%)
#Up-Via Summary (total 4496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1971 ( 98.3%)        35 (  1.7%)       2006
#  Metal 2        2084 (100.0%)         0 (  0.0%)       2084
#  Metal 3         359 (100.0%)         0 (  0.0%)        359
#  Metal 4          47 (100.0%)         0 (  0.0%)         47
#-----------------------------------------------------------
#                 4461 ( 99.2%)        35 (  0.8%)       4496 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.00 (Mb)
#Total memory = 702.00 (Mb)
#Peak memory = 725.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 667 NETS and 0 SPECIALNETS signatures
#Created 598 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 692.00 (Mb)
#Peak memory = 725.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 10 21:08:33 2015
#
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 692.2M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'triangle' of instances=597 and nets=667 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./triangle_QDzPVD_31751.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 692.2M)
Creating parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0384% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 20.0494% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 30.0329% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 40.0439% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 50.0549% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 60.0384% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 70.0494% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 80.0329% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 90.0439% (CPU Time= 0:00:00.0  MEM= 696.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 696.2M)
Nr. Extracted Resistors     : 8142
Nr. Extracted Ground Cap.   : 8762
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 691.152M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 699.7M, InitMEM = 699.7M)
Start delay calculation (mem=699.672M)...
delayCal using detail RC...
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 704.7M)
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=705.035M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 705.0M) ***
*** Timing NOT met, worst failing slack is -0.071
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 51 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 90.325%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 90.325%
*** Finish new resizing (cpu=0:00:00.1 mem=705.4M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Current TNS:  -3.181    Prev TNS:  -3.181 
Current WNS:  -0.071    Prev WNS:  -0.071 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 704.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.071  | -0.071  |  0.199  |   N/A   |   N/A   | -0.071  |
|           TNS (ns):| -3.181  | -3.181  |  0.000  |   N/A   |   N/A   | -1.098  |
|    Violating Paths:|   63    |   63    |    0    |   N/A   |   N/A   |   19    |
|          All Paths:|   147   |   147   |   127   |   N/A   |   N/A   |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.325%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 705.1M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 705.3M **
#Created 847 library cell signatures
#Created 667 NETS and 0 SPECIALNETS signatures
#Created 598 instance signatures
Begin checking placement ... (start mem=716.3M, init mem=716.3M)
*info: Placed = 547
*info: Unplaced = 0
Placement Density:90.32%(2504/2772)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=716.3M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Deleting the dont_use list
Extraction called for design 'triangle' of instances=597 and nets=667 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design triangle.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./triangle_QDzPVD_31751.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 714.1M)
Closing parasitic data file './triangle_QDzPVD_31751.rcdb.d'. 622 times net's RC data read were performed.
Creating parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0384% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 20.0494% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 30.0329% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 40.0439% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 50.0549% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 60.0384% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 70.0494% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 80.0329% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 90.0439% (CPU Time= 0:00:00.0  MEM= 715.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 715.0M)
Nr. Extracted Resistors     : 8142
Nr. Extracted Ground Cap.   : 8762
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 710.016M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (ENCOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            BUFFD0         -   tcbn65gpluswc
*info:             CKBD0         -   tcbn65gpluswc
*info:            BUFFD1         -   tcbn65gpluswc
*info:           GBUFFD1  dont_use   tcbn65gpluswc
*info:             CKBD1         -   tcbn65gpluswc
*info:           GBUFFD2  dont_use   tcbn65gpluswc
*info:             CKBD2         -   tcbn65gpluswc
*info:            BUFFD2         -   tcbn65gpluswc
*info:             CKBD3         -   tcbn65gpluswc
*info:           GBUFFD3  dont_use   tcbn65gpluswc
*info:            BUFFD3         -   tcbn65gpluswc
*info:            BUFFD4         -   tcbn65gpluswc
*info:             CKBD4         -   tcbn65gpluswc
*info:           GBUFFD4  dont_use   tcbn65gpluswc
*info:            BUFFD6         -   tcbn65gpluswc
*info:             CKBD6         -   tcbn65gpluswc
*info:           GBUFFD8  dont_use   tcbn65gpluswc
*info:             CKBD8         -   tcbn65gpluswc
*info:            BUFFD8         -   tcbn65gpluswc
*info:           BUFFD12         -   tcbn65gpluswc
*info:            CKBD12         -   tcbn65gpluswc
*info:            CKBD16         -   tcbn65gpluswc
*info:           BUFFD16         -   tcbn65gpluswc
*info:            CKBD20  dont_use   tcbn65gpluswc
*info:           BUFFD20  dont_use   tcbn65gpluswc
*info:            CKBD24  dont_use   tcbn65gpluswc
*info:           BUFFD24  dont_use   tcbn65gpluswc
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 706.2M)
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:02:36, mem=706.2M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 714.9M, InitMEM = 714.7M)
Start delay calculation (mem=714.855M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=715.180M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 715.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:02:36, mem=715.5M)
*** Hold timing met, No need to fix hold violation 
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 714.9M, InitMEM = 714.7M)
Start delay calculation (mem=714.855M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=715.180M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 715.2M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 715.3M **
Active setup views: default_view_setup 
Active hold views: default_view_hold 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 715.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.071  | -0.071  |  0.199  |   N/A   |   N/A   | -0.071  |
|           TNS (ns):| -3.181  | -3.181  |  0.000  |   N/A   |   N/A   | -1.098  |
|    Violating Paths:|   63    |   63    |    0    |   N/A   |   N/A   |   19    |
|          All Paths:|   147   |   147   |   127   |   N/A   |   N/A   |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |   N/A   |   N/A   |   N/A   |  0.257  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |    0    |
|          All Paths:|   147   |   147   |   N/A   |   N/A   |   N/A   |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.325%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:00.0, TOTCPU=0:00:00.3, TOTREAL=0:00:00.0, MEM=708.2M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 706.2M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> uiSetTool ruler
<CMD> report_timing > timing.rpt
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 718.6M, InitMEM = 718.6M)
Start delay calculation (mem=718.609M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=718.934M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 718.9M) ***
<CMD> report_timing -lint > timing.rpt
**ERROR: (TCLCMD-981):	Unsupported extra argument '-lint' in command 'report_timing'.

<CMD> report_power > power.rpt

Usage: report_power [-help] [-clock_domain <string>] [-clock_network <string>]
                    [-count_seq_elements_in_clock_network] [-instances <string>]
                    [-hierarchy <string>] [-cell <string>] [-cell_type <string>]
                    [-power_domain <string>] [-sort <string>]
                    [-threshold <string>] [-pg_net <string>] [-net] [-cap]
                    [-no_wrap] [-nworst <string>] [-outfile <string>]
                    [-rail_analysis_format <string>] [-view <string>] [-leakage]
                    [-threshold_voltage_group <string>]
                    [-clock_gating_efficiency] [-register_gating_efficiency]

**ERROR: (ENCTCM-48):	">" is not a legal option for command "report_power".

child process exited abnormally
<CMD> view_analysis_results
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> dbGet top.statusRouted
<CMD> saveNetlist -excludeLeafCell design_pr.v
Writing Netlist "design_pr.v" ...
<CMD> rcOut -spef design.spef
Opening parasitic data file './triangle_QDzPVD_31751.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.0  MEM= 745.6M)
Closing parasitic data file './triangle_QDzPVD_31751.rcdb.d'. 622 times net's RC data read were performed.
<CMD> write_sdf -ideal_clock_network triangle.sdf
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 739.4M, InitMEM = 739.4M)
Start delay calculation (mem=739.371M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=740.137M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 740.1M, InitMEM = 740.1M)
Start delay calculation (mem=740.137M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=740.137M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 740.1M) ***
ambiguous command name "q": queryDensityInBox queryFPlanObject queryPlaceDensity query_objects
invalid command name "quit"
invalid command name "end"
ambiguous command name "e": ecoAddRepeater ecoChangeCell ecoCompareNetlist ecoDefIn ecoDeleteRepeater ecoDesign ecoOaDesign ecoPlace ecoRemap ecoRoute ecoSwapSpareCell editAddFillet editAddPoly editAddRoute editAddVia editBumpArray editChangeLayer editChangeNet editChangeRule editChangeStatus editChangeVia editChangeWidth editCommitPoly editCommitRoute editCutWire editDelete editDeleteFillet editDeleteViolations editDeselect editDeselectVia editDuplicate editFixWideWires editMerge editMove editPin editPowerVia editSelect editSelectVia editSplit editStretch editTrim elaborateBlackBlob encMessage encoding entry eof error estimatePtnChannel eval event exec exit exp_close exp_close_on_eof exp_continue exp_debug exp_disconnect exp_exit exp_fork exp_getpid exp_inter_return exp_interact exp_internal exp_interpreter exp_log_file exp_log_user exp_match_max exp_open exp_overlay exp_parity exp_pid exp_remove_nulls exp_send exp_send_error exp_send_log exp_send_tty exp_send_user exp_sleep exp_spawn exp_strace exp_stty exp_system exp_timestamp exp_trap exp_version exp_wait expect expect_after expect_background expect_before expect_tty expect_user exploreDieSize exportNdr expr extractRC
ambiguous command name "s": saveBlackBox saveCCPSDesignInfo saveCPF saveClockBuffers saveClockMeshSpec saveClockNets saveClockTreeRoutingGrid saveClockTreeSpec saveConfig saveDesign saveDesignForPrevRelease saveDrc saveExcludeNet saveFPlan saveHInstColor saveIoFile saveModel saveNetlist saveOaBlackboxes saveOaDesign savePartNetlist savePartition savePlace savePtnPin saveRTLConfig saveRelativeFPlan saveRoute saveRouteGuide saveSignalStormConstraint saveSpecialRoute saveTestcase saveThermalData saveTimingBudget saveTwf saveUserDataFile saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_pad_location save_path_categories scale scale_what_if_capacitance scale_what_if_current scale_what_if_resistance scan scanReorder scanTrace scrollbar seek selectBumpArray selectBusGuide selectBusGuideSegment selectGroup selectIOPin selectInst selectInstByCellName selectInstOnNet selectModule selectNet selectObjByProp selectPGPin selectPin selectPtnPinGuide selectRouteBlk selectRow select_locv_table selection selectrow send sendNewToken send_data send_error send_log send_tty send_user set setActiveLogicViewMode setAddRingMode setAddRingOption setAddStripeMode setAddStripeOption setAllowedPinLayersOnEdge setAnalog setAnalysisMode setAnalysisProfile setAsyncId setAsyncScript setAttribute setBottomIoPadOrient setBudgetingMode setBufFootPrint setBumpFixed setBumpPlacementStatus setBusGuideMultiColors setCTSMode setCheckMode setClockDomains setClockMeshMode setClockNetRouteAttribute setClonePtnOrient setCompileMode setCompressLevel setDbGetMode setDefaultNetDelay setDefaultNetLoad setDefaultWorkspace setDelayCalMode setDelayFootPrint setDensityMapMode setDesignMode setDistributeHost setDoAssign setDontUse setDrawView setEcoMode setEdit setEndCapMode setExcludeNet setExportMode setExtractRCMode setFPlanRowSpacingAndType setFillerMode setFinishFPlanMode setFixedBlockSize setFlipChipMode setFlipping setGlobalMinPinSpacing setHInstColorId setHierMode setIlmMode setIlmType setImportMode setInputTransitionDelay setInstGroupPhyHier setInstTemperature setInstancePlacementStatus setIntegRouteConstraint setInvFootPrint setIoFlowFlag setIoRowMargin setIrDropInstVoltage setIsolatedCutRule setJobTimeout setLatencyFile setLayerPinDepth setLayerPinWidth setLayerPreference setLibraryUnit setLicenseCheck setMaxCapPerFreq setMaxCapPerFreqTran setMaxRouteLayer setMaxTranPerFreq setMessageLimit setMetalFill setMetalFillSpacingTable setMinPinSpacing setMinPinSpacingOnEdge setModuleView setMultiColorsHier setMultiCpuUsage setMultiLayerIOPin setNanoRouteMode setNdrMinCuts setNdrSpacing setNdrWidth setNet setOasisOutMode setOaxMode setObjFPlanBox setObjFPlanBoxList setObjFPlanPolygon setOpCond setOptMode setPGPinUseSignalRoute setPathGroupOptions setPinConstraint setPinDepth setPinToCornerDistance setPinWidth setPlaceMode setPlanDesignMode setPowerCalcTemperature setPreference setPrerouteAsObs setProbePin setPtnPinStatus setPtnPinUSE setPtnUserCnsFile setPulsedLatchMode setQRCTechfile setRCFactor setRailPrototypeMode setResizeFPlanMode setResizeLine setRouteBlkDefaultLayer setSIMode setScanReorderMode setSchedulingFile setSdpObjectStatus setSdpTopGroup setSelHInstColor setSelectedDensityArea setSelectedObstruct setSelectedPtnCut setSelectedPtnFeedthrough setSelectedPtnPinBlk setSelectedPtnPinGuide setSelectedRouteBlk setSelectedStripBoxShape setSelectedStripBoxState setSelectedWireState setShrinkFactor setSnapGrid setSpecialRouteOption setSpecialRouteType setStreamOutMode setThermalMode setThermalProperty setThresholdBudgetRatio setTieHiLoMode setTimingDerate setTimingLibrary setTopCell setTrialRouteMode setUseDefaultDelayLimit setUseElmoreDelayLimit setUsefulSkewMode setVerifyGeometryMode setViaEdit setViaFill setViaGenMode setViaGenOption setWhatIfClockLatency setWhatIfClockPort setWhatIfCombDelay setWhatIfDriveType setWhatIfLoadType setWhatIfPortParameters setWhatIfPortPriority setWhatIfSeqDelay setWhatIfTimingCheck setWhatIfTimingMode setWindowPreference setWireDelayFactor set_advanced_rail_options set_analysis_view set_annotated_check set_annotated_delay set_annotated_transition set_aocv_stage_weight set_case_analysis set_cell_power_domain set_clock_gating_check set_clock_groups set_clock_latency set_clock_sense set_clock_transition set_clock_uncertainty set_data_check set_dc_sources set_default_switching_activity set_default_view set_disable_clock_gating_check set_disable_timing set_dont_touch set_dont_touch_network set_dont_use set_drive set_driving_cell set_dynamic_power_simulation set_dynamic_rail_simulation set_false_path set_fanout_load set_global set_guard_band_derate set_ideal_latency set_ideal_network set_ideal_transition set_input_delay set_input_transition set_inst_temperature_file set_interactive_constraint_modes set_io_thresholds set_lib_pin set_library_attribute set_load set_locv_clock_mesh_nets set_locv_interface_path_derate_offset set_logic_one set_logic_zero set_max_capacitance set_max_delay set_max_fanout set_max_time_borrow set_max_transition set_min_capacitance set_min_delay set_min_fanout set_min_pulse_width set_min_transition set_mode set_multi_die_analysis_mode set_multicycle_path set_net_group set_object_color set_output_delay set_package set_pg_nets set_power set_power_analysis_mode set_power_calc_temperature set_power_data set_power_include_file set_power_library_mode set_power_output_dir set_power_pads set_powerup_analysis set_propagated_clock set_property set_proto_mode set_proto_model set_pulse_clock_max_transition set_pulse_clock_max_width set_pulse_clock_min_transition set_pulse_clock_min_width set_rail_analysis_domain set_rail_analysis_mode set_resistance set_sdp_mode set_switching_activity set_table_style set_timing_derate set_virtual_clock_network_parameters set_wire_load_mode set_wire_load_model set_wire_load_selection_group setaddringoption setaddstripeoption setenv setviagenoption shiftObject showPtnWireX sizeof_collection skewClock sleep snapFPlan snapFPlanIO snapPtnPinsToTracks snapRegToGridCenter snapRoute snaproute socket sort_collection source spaceBondPad spaceIoInst spaceObject spawn specifyBlackBlob specifyBlackBox specifyCellPad specifyClockMesh specifyClockTree specifyIlm specifyInstPad specifyIsolationCell specifyJtag specifyLockupElement specifyNetWeight specifyPartition specifyScanCell specifyScanChain specifyScanChainPartition specifySpareGate spefIn spiceClockMesh spinbox split splitRoute splitroute sroute staggerBondPad strace streamOut stretchRows string stty subst summaryReport suppressMessage suspend swapClockMeshDriver swapPins swapSignal switch swproc synthesizeClockMesh synthesizeTopHTree system
ambiguous command name "f": fblocked fconfigure fcopy fcroute file fileevent fillNotch filter_collection findNetsInBox find_global finishFloorplan fit fixACLimitViolation fixAllIos fixBondPad fixClockExcludedNetDRV fixMinCutVia fixMinStepVia fixVia flatten flattenCoverCell flattenIlm flattenPartition flipInst flipModule flipOrRotateObject flipSdpObject floorPlan flush focus font for foreach foreach_in_collection fork format frame freeDesign freeTimingBudget freeTimingGraph
ambiguous command name "s": saveBlackBox saveCCPSDesignInfo saveCPF saveClockBuffers saveClockMeshSpec saveClockNets saveClockTreeRoutingGrid saveClockTreeSpec saveConfig saveDesign saveDesignForPrevRelease saveDrc saveExcludeNet saveFPlan saveHInstColor saveIoFile saveModel saveNetlist saveOaBlackboxes saveOaDesign savePartNetlist savePartition savePlace savePtnPin saveRTLConfig saveRelativeFPlan saveRoute saveRouteGuide saveSignalStormConstraint saveSpecialRoute saveTestcase saveThermalData saveTimingBudget saveTwf saveUserDataFile saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_pad_location save_path_categories scale scale_what_if_capacitance scale_what_if_current scale_what_if_resistance scan scanReorder scanTrace scrollbar seek selectBumpArray selectBusGuide selectBusGuideSegment selectGroup selectIOPin selectInst selectInstByCellName selectInstOnNet selectModule selectNet selectObjByProp selectPGPin selectPin selectPtnPinGuide selectRouteBlk selectRow select_locv_table selection selectrow send sendNewToken send_data send_error send_log send_tty send_user set setActiveLogicViewMode setAddRingMode setAddRingOption setAddStripeMode setAddStripeOption setAllowedPinLayersOnEdge setAnalog setAnalysisMode setAnalysisProfile setAsyncId setAsyncScript setAttribute setBottomIoPadOrient setBudgetingMode setBufFootPrint setBumpFixed setBumpPlacementStatus setBusGuideMultiColors setCTSMode setCheckMode setClockDomains setClockMeshMode setClockNetRouteAttribute setClonePtnOrient setCompileMode setCompressLevel setDbGetMode setDefaultNetDelay setDefaultNetLoad setDefaultWorkspace setDelayCalMode setDelayFootPrint setDensityMapMode setDesignMode setDistributeHost setDoAssign setDontUse setDrawView setEcoMode setEdit setEndCapMode setExcludeNet setExportMode setExtractRCMode setFPlanRowSpacingAndType setFillerMode setFinishFPlanMode setFixedBlockSize setFlipChipMode setFlipping setGlobalMinPinSpacing setHInstColorId setHierMode setIlmMode setIlmType setImportMode setInputTransitionDelay setInstGroupPhyHier setInstTemperature setInstancePlacementStatus setIntegRouteConstraint setInvFootPrint setIoFlowFlag setIoRowMargin setIrDropInstVoltage setIsolatedCutRule setJobTimeout setLatencyFile setLayerPinDepth setLayerPinWidth setLayerPreference setLibraryUnit setLicenseCheck setMaxCapPerFreq setMaxCapPerFreqTran setMaxRouteLayer setMaxTranPerFreq setMessageLimit setMetalFill setMetalFillSpacingTable setMinPinSpacing setMinPinSpacingOnEdge setModuleView setMultiColorsHier setMultiCpuUsage setMultiLayerIOPin setNanoRouteMode setNdrMinCuts setNdrSpacing setNdrWidth setNet setOasisOutMode setOaxMode setObjFPlanBox setObjFPlanBoxList setObjFPlanPolygon setOpCond setOptMode setPGPinUseSignalRoute setPathGroupOptions setPinConstraint setPinDepth setPinToCornerDistance setPinWidth setPlaceMode setPlanDesignMode setPowerCalcTemperature setPreference setPrerouteAsObs setProbePin setPtnPinStatus setPtnPinUSE setPtnUserCnsFile setPulsedLatchMode setQRCTechfile setRCFactor setRailPrototypeMode setResizeFPlanMode setResizeLine setRouteBlkDefaultLayer setSIMode setScanReorderMode setSchedulingFile setSdpObjectStatus setSdpTopGroup setSelHInstColor setSelectedDensityArea setSelectedObstruct setSelectedPtnCut setSelectedPtnFeedthrough setSelectedPtnPinBlk setSelectedPtnPinGuide setSelectedRouteBlk setSelectedStripBoxShape setSelectedStripBoxState setSelectedWireState setShrinkFactor setSnapGrid setSpecialRouteOption setSpecialRouteType setStreamOutMode setThermalMode setThermalProperty setThresholdBudgetRatio setTieHiLoMode setTimingDerate setTimingLibrary setTopCell setTrialRouteMode setUseDefaultDelayLimit setUseElmoreDelayLimit setUsefulSkewMode setVerifyGeometryMode setViaEdit setViaFill setViaGenMode setViaGenOption setWhatIfClockLatency setWhatIfClockPort setWhatIfCombDelay setWhatIfDriveType setWhatIfLoadType setWhatIfPortParameters setWhatIfPortPriority setWhatIfSeqDelay setWhatIfTimingCheck setWhatIfTimingMode setWindowPreference setWireDelayFactor set_advanced_rail_options set_analysis_view set_annotated_check set_annotated_delay set_annotated_transition set_aocv_stage_weight set_case_analysis set_cell_power_domain set_clock_gating_check set_clock_groups set_clock_latency set_clock_sense set_clock_transition set_clock_uncertainty set_data_check set_dc_sources set_default_switching_activity set_default_view set_disable_clock_gating_check set_disable_timing set_dont_touch set_dont_touch_network set_dont_use set_drive set_driving_cell set_dynamic_power_simulation set_dynamic_rail_simulation set_false_path set_fanout_load set_global set_guard_band_derate set_ideal_latency set_ideal_network set_ideal_transition set_input_delay set_input_transition set_inst_temperature_file set_interactive_constraint_modes set_io_thresholds set_lib_pin set_library_attribute set_load set_locv_clock_mesh_nets set_locv_interface_path_derate_offset set_logic_one set_logic_zero set_max_capacitance set_max_delay set_max_fanout set_max_time_borrow set_max_transition set_min_capacitance set_min_delay set_min_fanout set_min_pulse_width set_min_transition set_mode set_multi_die_analysis_mode set_multicycle_path set_net_group set_object_color set_output_delay set_package set_pg_nets set_power set_power_analysis_mode set_power_calc_temperature set_power_data set_power_include_file set_power_library_mode set_power_output_dir set_power_pads set_powerup_analysis set_propagated_clock set_property set_proto_mode set_proto_model set_pulse_clock_max_transition set_pulse_clock_max_width set_pulse_clock_min_transition set_pulse_clock_min_width set_rail_analysis_domain set_rail_analysis_mode set_resistance set_sdp_mode set_switching_activity set_table_style set_timing_derate set_virtual_clock_network_parameters set_wire_load_mode set_wire_load_model set_wire_load_selection_group setaddringoption setaddstripeoption setenv setviagenoption shiftObject showPtnWireX sizeof_collection skewClock sleep snapFPlan snapFPlanIO snapPtnPinsToTracks snapRegToGridCenter snapRoute snaproute socket sort_collection source spaceBondPad spaceIoInst spaceObject spawn specifyBlackBlob specifyBlackBox specifyCellPad specifyClockMesh specifyClockTree specifyIlm specifyInstPad specifyIsolationCell specifyJtag specifyLockupElement specifyNetWeight specifyPartition specifyScanCell specifyScanChain specifyScanChainPartition specifySpareGate spefIn spiceClockMesh spinbox split splitRoute splitroute sroute staggerBondPad strace streamOut stretchRows string stty subst summaryReport suppressMessage suspend swapClockMeshDriver swapPins swapSignal switch swproc synthesizeClockMesh synthesizeTopHTree system
ambiguous command name "a": acceptServerHostPortInfo acceptServerHostPortInfo1 addAIORow addAIoFiller addBufferForFeedthrough addBumpToArrayGrid addChannelDensityControl addClockMeshLoad addCustomBox addCustomLine addCustomText addDeCap addDeCapCellCandidates addEndCap addFiller addFillerGap addHaloToBlock addHierInst addInst addInstToInstGroup addIoFiller addIoInstance addIoRowFiller addMetalFill addModulePort addModuleToFPlan addNet addNetToNetGroup addObjFPlanCutBox addPinToPinGroup addPowerSwitch addRing addRoutingHalo addSdpGroupMember addSdpObject addSizeBlockage addSpareInstance addSpecialRoute addSplitPowerVia addStripe addTSV addThermalLayer addThermalPackageModel addTieHiLo addViaFill addWellTap add_pad_location add_to_collection adjustFPlanChannel adjustPowerDomainToAlignRows adjust_latency_postCTS after alignObject alignPtnClone all_analysis_views all_clocks all_connected all_constraint_modes all_delay_corners all_fanin all_fanout all_hold_analysis_views all_inputs all_instances all_library_sets all_op_conds all_outputs all_rc_corners all_registers all_setup_analysis_views analyzeClockMesh analyzeClockTreeSpec analyzeFloorplan analyze_early_rail analyze_paths_by_basic_path_group analyze_paths_by_bottleneck analyze_paths_by_clock_domain analyze_paths_by_critical_false_path analyze_paths_by_drv analyze_paths_by_hier_port analyze_paths_by_hierarchy analyze_paths_by_view analyze_rail append append_to_collection applyGlobalNets array assembleDesign assignBump assignIOPinToBump assignIoPins assignPGBumps assignPtnPin assignSelectedBump assignSigToBump assignTSV attachDiode attachIOBuffer attachModulePort attachTerm autoGenRelativeFPlan auto_execok auto_fetch_dc_sources auto_import auto_load auto_load_index auto_mkindex auto_mkindex_old auto_qualify auto_reset
ambiguous command name "s": saveBlackBox saveCCPSDesignInfo saveCPF saveClockBuffers saveClockMeshSpec saveClockNets saveClockTreeRoutingGrid saveClockTreeSpec saveConfig saveDesign saveDesignForPrevRelease saveDrc saveExcludeNet saveFPlan saveHInstColor saveIoFile saveModel saveNetlist saveOaBlackboxes saveOaDesign savePartNetlist savePartition savePlace savePtnPin saveRTLConfig saveRelativeFPlan saveRoute saveRouteGuide saveSignalStormConstraint saveSpecialRoute saveTestcase saveThermalData saveTimingBudget saveTwf saveUserDataFile saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_pad_location save_path_categories scale scale_what_if_capacitance scale_what_if_current scale_what_if_resistance scan scanReorder scanTrace scrollbar seek selectBumpArray selectBusGuide selectBusGuideSegment selectGroup selectIOPin selectInst selectInstByCellName selectInstOnNet selectModule selectNet selectObjByProp selectPGPin selectPin selectPtnPinGuide selectRouteBlk selectRow select_locv_table selection selectrow send sendNewToken send_data send_error send_log send_tty send_user set setActiveLogicViewMode setAddRingMode setAddRingOption setAddStripeMode setAddStripeOption setAllowedPinLayersOnEdge setAnalog setAnalysisMode setAnalysisProfile setAsyncId setAsyncScript setAttribute setBottomIoPadOrient setBudgetingMode setBufFootPrint setBumpFixed setBumpPlacementStatus setBusGuideMultiColors setCTSMode setCheckMode setClockDomains setClockMeshMode setClockNetRouteAttribute setClonePtnOrient setCompileMode setCompressLevel setDbGetMode setDefaultNetDelay setDefaultNetLoad setDefaultWorkspace setDelayCalMode setDelayFootPrint setDensityMapMode setDesignMode setDistributeHost setDoAssign setDontUse setDrawView setEcoMode setEdit setEndCapMode setExcludeNet setExportMode setExtractRCMode setFPlanRowSpacingAndType setFillerMode setFinishFPlanMode setFixedBlockSize setFlipChipMode setFlipping setGlobalMinPinSpacing setHInstColorId setHierMode setIlmMode setIlmType setImportMode setInputTransitionDelay setInstGroupPhyHier setInstTemperature setInstancePlacementStatus setIntegRouteConstraint setInvFootPrint setIoFlowFlag setIoRowMargin setIrDropInstVoltage setIsolatedCutRule setJobTimeout setLatencyFile setLayerPinDepth setLayerPinWidth setLayerPreference setLibraryUnit setLicenseCheck setMaxCapPerFreq setMaxCapPerFreqTran setMaxRouteLayer setMaxTranPerFreq setMessageLimit setMetalFill setMetalFillSpacingTable setMinPinSpacing setMinPinSpacingOnEdge setModuleView setMultiColorsHier setMultiCpuUsage setMultiLayerIOPin setNanoRouteMode setNdrMinCuts setNdrSpacing setNdrWidth setNet setOasisOutMode setOaxMode setObjFPlanBox setObjFPlanBoxList setObjFPlanPolygon setOpCond setOptMode setPGPinUseSignalRoute setPathGroupOptions setPinConstraint setPinDepth setPinToCornerDistance setPinWidth setPlaceMode setPlanDesignMode setPowerCalcTemperature setPreference setPrerouteAsObs setProbePin setPtnPinStatus setPtnPinUSE setPtnUserCnsFile setPulsedLatchMode setQRCTechfile setRCFactor setRailPrototypeMode setResizeFPlanMode setResizeLine setRouteBlkDefaultLayer setSIMode setScanReorderMode setSchedulingFile setSdpObjectStatus setSdpTopGroup setSelHInstColor setSelectedDensityArea setSelectedObstruct setSelectedPtnCut setSelectedPtnFeedthrough setSelectedPtnPinBlk setSelectedPtnPinGuide setSelectedRouteBlk setSelectedStripBoxShape setSelectedStripBoxState setSelectedWireState setShrinkFactor setSnapGrid setSpecialRouteOption setSpecialRouteType setStreamOutMode setThermalMode setThermalProperty setThresholdBudgetRatio setTieHiLoMode setTimingDerate setTimingLibrary setTopCell setTrialRouteMode setUseDefaultDelayLimit setUseElmoreDelayLimit setUsefulSkewMode setVerifyGeometryMode setViaEdit setViaFill setViaGenMode setViaGenOption setWhatIfClockLatency setWhatIfClockPort setWhatIfCombDelay setWhatIfDriveType setWhatIfLoadType setWhatIfPortParameters setWhatIfPortPriority setWhatIfSeqDelay setWhatIfTimingCheck setWhatIfTimingMode setWindowPreference setWireDelayFactor set_advanced_rail_options set_analysis_view set_annotated_check set_annotated_delay set_annotated_transition set_aocv_stage_weight set_case_analysis set_cell_power_domain set_clock_gating_check set_clock_groups set_clock_latency set_clock_sense set_clock_transition set_clock_uncertainty set_data_check set_dc_sources set_default_switching_activity set_default_view set_disable_clock_gating_check set_disable_timing set_dont_touch set_dont_touch_network set_dont_use set_drive set_driving_cell set_dynamic_power_simulation set_dynamic_rail_simulation set_false_path set_fanout_load set_global set_guard_band_derate set_ideal_latency set_ideal_network set_ideal_transition set_input_delay set_input_transition set_inst_temperature_file set_interactive_constraint_modes set_io_thresholds set_lib_pin set_library_attribute set_load set_locv_clock_mesh_nets set_locv_interface_path_derate_offset set_logic_one set_logic_zero set_max_capacitance set_max_delay set_max_fanout set_max_time_borrow set_max_transition set_min_capacitance set_min_delay set_min_fanout set_min_pulse_width set_min_transition set_mode set_multi_die_analysis_mode set_multicycle_path set_net_group set_object_color set_output_delay set_package set_pg_nets set_power set_power_analysis_mode set_power_calc_temperature set_power_data set_power_include_file set_power_library_mode set_power_output_dir set_power_pads set_powerup_analysis set_propagated_clock set_property set_proto_mode set_proto_model set_pulse_clock_max_transition set_pulse_clock_max_width set_pulse_clock_min_transition set_pulse_clock_min_width set_rail_analysis_domain set_rail_analysis_mode set_resistance set_sdp_mode set_switching_activity set_table_style set_timing_derate set_virtual_clock_network_parameters set_wire_load_mode set_wire_load_model set_wire_load_selection_group setaddringoption setaddstripeoption setenv setviagenoption shiftObject showPtnWireX sizeof_collection skewClock sleep snapFPlan snapFPlanIO snapPtnPinsToTracks snapRegToGridCenter snapRoute snaproute socket sort_collection source spaceBondPad spaceIoInst spaceObject spawn specifyBlackBlob specifyBlackBox specifyCellPad specifyClockMesh specifyClockTree specifyIlm specifyInstPad specifyIsolationCell specifyJtag specifyLockupElement specifyNetWeight specifyPartition specifyScanCell specifyScanChain specifyScanChainPartition specifySpareGate spefIn spiceClockMesh spinbox split splitRoute splitroute sroute staggerBondPad strace streamOut stretchRows string stty subst summaryReport suppressMessage suspend swapClockMeshDriver swapPins swapSignal switch swproc synthesizeClockMesh synthesizeTopHTree system
invalid command name "asdf"
ambiguous command name "a": acceptServerHostPortInfo acceptServerHostPortInfo1 addAIORow addAIoFiller addBufferForFeedthrough addBumpToArrayGrid addChannelDensityControl addClockMeshLoad addCustomBox addCustomLine addCustomText addDeCap addDeCapCellCandidates addEndCap addFiller addFillerGap addHaloToBlock addHierInst addInst addInstToInstGroup addIoFiller addIoInstance addIoRowFiller addMetalFill addModulePort addModuleToFPlan addNet addNetToNetGroup addObjFPlanCutBox addPinToPinGroup addPowerSwitch addRing addRoutingHalo addSdpGroupMember addSdpObject addSizeBlockage addSpareInstance addSpecialRoute addSplitPowerVia addStripe addTSV addThermalLayer addThermalPackageModel addTieHiLo addViaFill addWellTap add_pad_location add_to_collection adjustFPlanChannel adjustPowerDomainToAlignRows adjust_latency_postCTS after alignObject alignPtnClone all_analysis_views all_clocks all_connected all_constraint_modes all_delay_corners all_fanin all_fanout all_hold_analysis_views all_inputs all_instances all_library_sets all_op_conds all_outputs all_rc_corners all_registers all_setup_analysis_views analyzeClockMesh analyzeClockTreeSpec analyzeFloorplan analyze_early_rail analyze_paths_by_basic_path_group analyze_paths_by_bottleneck analyze_paths_by_clock_domain analyze_paths_by_critical_false_path analyze_paths_by_drv analyze_paths_by_hier_port analyze_paths_by_hierarchy analyze_paths_by_view analyze_rail append append_to_collection applyGlobalNets array assembleDesign assignBump assignIOPinToBump assignIoPins assignPGBumps assignPtnPin assignSelectedBump assignSigToBump assignTSV attachDiode attachIOBuffer attachModulePort attachTerm autoGenRelativeFPlan auto_execok auto_fetch_dc_sources auto_import auto_load auto_load_index auto_mkindex auto_mkindex_old auto_qualify auto_reset
invalid command name "asdf"
child process exited abnormally

*** Memory Usage v#8 (Current mem = 730.082M, initial mem = 59.188M) ***
--- Ending "Encounter" (totcpu=0:03:15, real=0:20:34, mem=730.1M) ---
