# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: E:\ky_quartus_prj\BACKUP\BACKUPCHECK.tcl
# Generated on: Tue Dec 26 17:25:03 2023

package require ::quartus::project

set_location_assignment PIN_J5 -to CLK
set_location_assignment PIN_J9 -to RST_N
set_location_assignment PIN_B8 -to CMP_UART
set_location_assignment PIN_R3 -to INT_UART
set_location_assignment PIN_M5 -to TX_EN
set_location_assignment PIN_D10 -to RS422_TX
set_location_assignment PIN_M4 -to LVDS