#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdafc608c40 .scope module, "REG_DC_TEST" "REG_DC_TEST" 2 1;
 .timescale 0 0;
v0x7fdafc626520_0 .var "clk_dc", 0 0;
v0x7fdafc6265b0_0 .var "n_reg_in", 2 0;
v0x7fdafc626640_0 .net "n_reg_out", 2 0, v0x7fdafc625ca0_0;  1 drivers
v0x7fdafc6266d0_0 .var "reg0", 15 0;
v0x7fdafc626780_0 .var "reg1", 15 0;
v0x7fdafc626850_0 .var "reg2", 15 0;
v0x7fdafc626900_0 .var "reg3", 15 0;
v0x7fdafc6269b0_0 .var "reg4", 15 0;
v0x7fdafc626a60_0 .var "reg5", 15 0;
v0x7fdafc626b90_0 .var "reg6", 15 0;
v0x7fdafc626c20_0 .var "reg7", 15 0;
v0x7fdafc626cb0_0 .net "reg_out", 15 0, v0x7fdafc626350_0;  1 drivers
S_0x7fdafc615610 .scope module, "reg_dc_inst" "reg_dc" 2 8, 3 1 0, S_0x7fdafc608c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG0"
    .port_info 3 /INPUT 16 "REG1"
    .port_info 4 /INPUT 16 "REG2"
    .port_info 5 /INPUT 16 "REG3"
    .port_info 6 /INPUT 16 "REG4"
    .port_info 7 /INPUT 16 "REG5"
    .port_info 8 /INPUT 16 "REG6"
    .port_info 9 /INPUT 16 "REG7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x7fdafc625b50_0 .net "CLK_DC", 0 0, v0x7fdafc626520_0;  1 drivers
v0x7fdafc625c00_0 .net "N_REG_IN", 2 0, v0x7fdafc6265b0_0;  1 drivers
v0x7fdafc625ca0_0 .var "N_REG_OUT", 2 0;
v0x7fdafc625d30_0 .net "REG0", 15 0, v0x7fdafc6266d0_0;  1 drivers
v0x7fdafc625de0_0 .net "REG1", 15 0, v0x7fdafc626780_0;  1 drivers
v0x7fdafc625ed0_0 .net "REG2", 15 0, v0x7fdafc626850_0;  1 drivers
v0x7fdafc625f80_0 .net "REG3", 15 0, v0x7fdafc626900_0;  1 drivers
v0x7fdafc626030_0 .net "REG4", 15 0, v0x7fdafc6269b0_0;  1 drivers
v0x7fdafc6260e0_0 .net "REG5", 15 0, v0x7fdafc626a60_0;  1 drivers
v0x7fdafc6261f0_0 .net "REG6", 15 0, v0x7fdafc626b90_0;  1 drivers
v0x7fdafc6262a0_0 .net "REG7", 15 0, v0x7fdafc626c20_0;  1 drivers
v0x7fdafc626350_0 .var "REG_OUT", 15 0;
E_0x7fdafc604340 .event posedge, v0x7fdafc625b50_0;
S_0x7fdafc615890 .scope function, "reg_out" "reg_out" 3 14, 3 14 0, S_0x7fdafc615610;
 .timescale 0 0;
v0x7fdafc6159f0_0 .var "n_reg_in", 2 0;
v0x7fdafc625490_0 .var "reg0", 15 0;
v0x7fdafc625530_0 .var "reg1", 15 0;
v0x7fdafc6255e0_0 .var "reg2", 15 0;
v0x7fdafc625690_0 .var "reg3", 15 0;
v0x7fdafc625780_0 .var "reg4", 15 0;
v0x7fdafc625830_0 .var "reg5", 15 0;
v0x7fdafc6258e0_0 .var "reg6", 15 0;
v0x7fdafc625990_0 .var "reg7", 15 0;
v0x7fdafc625aa0_0 .var "reg_out", 15 0;
TD_REG_DC_TEST.reg_dc_inst.reg_out ;
    %load/vec4 v0x7fdafc6159f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7fdafc625490_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7fdafc625530_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7fdafc6255e0_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fdafc625690_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7fdafc625780_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7fdafc625830_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fdafc6258e0_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fdafc625990_0;
    %store/vec4 v0x7fdafc625aa0_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fdafc615610;
T_1 ;
    %wait E_0x7fdafc604340;
    %load/vec4 v0x7fdafc625c00_0;
    %assign/vec4 v0x7fdafc625ca0_0, 0;
    %load/vec4 v0x7fdafc625c00_0;
    %load/vec4 v0x7fdafc625d30_0;
    %load/vec4 v0x7fdafc625de0_0;
    %load/vec4 v0x7fdafc625ed0_0;
    %load/vec4 v0x7fdafc625f80_0;
    %load/vec4 v0x7fdafc626030_0;
    %load/vec4 v0x7fdafc6260e0_0;
    %load/vec4 v0x7fdafc6261f0_0;
    %load/vec4 v0x7fdafc6262a0_0;
    %store/vec4 v0x7fdafc625990_0, 0, 16;
    %store/vec4 v0x7fdafc6258e0_0, 0, 16;
    %store/vec4 v0x7fdafc625830_0, 0, 16;
    %store/vec4 v0x7fdafc625780_0, 0, 16;
    %store/vec4 v0x7fdafc625690_0, 0, 16;
    %store/vec4 v0x7fdafc6255e0_0, 0, 16;
    %store/vec4 v0x7fdafc625530_0, 0, 16;
    %store/vec4 v0x7fdafc625490_0, 0, 16;
    %store/vec4 v0x7fdafc6159f0_0, 0, 3;
    %fork TD_REG_DC_TEST.reg_dc_inst.reg_out, S_0x7fdafc615890;
    %join;
    %load/vec4  v0x7fdafc625aa0_0;
    %assign/vec4 v0x7fdafc626350_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdafc608c40;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "test_reg_dc.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdafc615610 {0 0 0};
    %vpi_call 2 26 "$monitor", "%t: n_reg_in=%b => n_reg_out=%b, reg_out=%h", $time, v0x7fdafc6265b0_0, v0x7fdafc626640_0, v0x7fdafc626cb0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fdafc608c40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdafc626520_0, 0;
    %pushi/vec4 25909, 0, 16;
    %assign/vec4 v0x7fdafc6266d0_0, 0;
    %pushi/vec4 30248, 0, 16;
    %assign/vec4 v0x7fdafc626780_0, 0;
    %pushi/vec4 32366, 0, 16;
    %assign/vec4 v0x7fdafc626850_0, 0;
    %pushi/vec4 43981, 0, 16;
    %assign/vec4 v0x7fdafc626900_0, 0;
    %pushi/vec4 25766, 0, 16;
    %assign/vec4 v0x7fdafc6269b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdafc626a60_0, 0;
    %pushi/vec4 13489, 0, 16;
    %assign/vec4 v0x7fdafc626b90_0, 0;
    %pushi/vec4 32909, 0, 16;
    %assign/vec4 v0x7fdafc626c20_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fdafc608c40;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7fdafc626520_0;
    %nor/r;
    %assign/vec4 v0x7fdafc626520_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdafc608c40;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fdafc6265b0_0, 0;
    %delay 10, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_reg_dc.v";
    "reg_dc.v";
