{'CMD': {'CDeps': [[[], ['internal_reset'], ['write_CMD']],
                   [[], ['internal_reset']]],
         'CLines': [[None, '418:C', '421:C'], [None, '418:C']],
         'Clocked': False,
         'DDeps': [['sr'], []],
         'DLines': ['422:D', '419:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c5783d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c5780d0>]},
 'COR': {'CDeps': [[[], ['internal_reset'], ['write_COR']],
                   [[], ['internal_reset']]],
         'CLines': [[None, '441:C', '444:C'], [None, '441:C']],
         'Clocked': False,
         'DDeps': [['sr'], []],
         'DLines': ['445:D', '442:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c586210>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c578ed0>]},
 'CRC_from_cfg': {'CDeps': [[[], ['internal_reset'], ['write_CRC']],
                            [[], ['internal_reset']]],
                  'CLines': [[None, '488:C', '490:C'], [None, '488:C']],
                  'Clocked': False,
                  'DDeps': [['sr'], []],
                  'DLines': ['491:D', '489:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c579650>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c579250>]},
 'FAR': {'CDeps': [[[], ['internal_reset'], ['write_FAR']],
                   [[], ['internal_reset']]],
         'CLines': [[None, '455:C', '458:C'], [None, '455:C']],
         'Clocked': False,
         'DDeps': [['sr'], []],
         'DLines': ['459:D', '456:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c586a10>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c586710>]},
 'M_latched': {'CDeps': [[[], ['internal_reset'], ['config_memory_cleared']],
                         [[], ['internal_reset']]],
               'CLines': [[None, '154:C', '157:C'], [None, '154:C']],
               'Clocked': True,
               'DDeps': [[], []],
               'DLines': ['158:D', '155:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c6190>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c5e90>]},
 'M_r': {'CDeps': [[[], ['internal_reset']],
                   [[],
                    ['internal_reset'],
                    ['M_latched', 'config_memory_cleared']]],
         'CLines': [[None, '162:C'], [None, '162:C', '165:C']],
         'Clocked': True,
         'DDeps': [[], ['M2', 'M1', 'M0']],
         'DLines': ['163:D', '166:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c63d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c6890>]},
 'cclk': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['master_clock', 'cclk_master', 'cclk_I']],
          'DLines': ['225:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c69bd90>]},
 'cclk_O': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['enable_internal_cclk', 'cclk_master']],
            'DLines': ['231:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c69bfd0>]},
 'cclk_T': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['enable_internal_cclk']],
            'DLines': ['232:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c69d210>]},
 'cclk_master': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['prescaler']],
                 'DLines': ['216:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c69b910>]},
 'cfg_state_RCRC': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['CMD']],
                    'DLines': ['430:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c578910>]},
 'cfg_state_START': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['CMD']],
                     'DLines': ['427:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c578610>]},
 'cfg_write_stb': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['header_type_command',
                              'header_op_write',
                              'word_stb']],
                   'DLines': ['367:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c28f210>]},
 'command_header_stb': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['header_type_command', 'word_stb']],
                        'DLines': ['354:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c264cd0>]},
 'config_clear_cnt': {'CDeps': [[[], ['internal_reset']],
                                [[], ['internal_reset']]],
                      'CLines': [[None, '134:C'], [None, '134:C']],
                      'Clocked': True,
                      'DDeps': [['config_clear_cnt'], []],
                      'DLines': ['137:D', '135:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c5310>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c5090>]},
 'config_memory_cleared': {'CDeps': [[[], ['internal_reset']],
                                     [[],
                                      ['internal_reset'],
                                      ['config_clear_cnt']]],
                           'CLines': [[None, '140:C'],
                                      [None, '140:C', '143:C']],
                           'Clocked': True,
                           'DDeps': [[], []],
                           'DLines': ['141:D', '144:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c5610>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c5990>]},
 'done': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['cfg_state_START']],
          'DLines': ['499:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c579890>]},
 'enable_internal_cclk': {'CDeps': [[[], ['internal_reset']],
                                    [[], ['internal_reset'], ['M_latched']]],
                          'CLines': [[None, '181:C'],
                                     [None, '181:C', '184:C']],
                          'Clocked': True,
                          'DDeps': [[], []],
                          'DLines': ['182:D', '185:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2c6ed0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6981d0>]},
 'header': {'CDeps': [[[], ['syn_det_ok'], ['word_stb']],
                      [[], ['syn_det_ok']]],
            'CLines': [[None, '330:C', '332:C'], [None, '330:C']],
            'Clocked': False,
            'DDeps': [['sr'], []],
            'DLines': ['333:D', '331:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26fb10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26f890>]},
 'header_op_read': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['header']],
                    'DLines': ['343:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c264210>]},
 'header_op_write': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['header']],
                     'DLines': ['342:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c26ff10>]},
 'header_type_command': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['header']],
                         'DLines': ['350:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c2646d0>]},
 'header_type_large_block': {'CDeps': [],
                             'CLines': [],
                             'Clocked': False,
                             'DDeps': [['header']],
                             'DLines': ['351:D'],
                             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c264990>]},
 'init': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['init_I', 'init_O']],
          'DLines': ['116:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c56f810>]},
 'init_0': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['M_latched']],
            'DLines': ['170:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c2c67d0>]},
 'init_T': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['M_latched']],
            'DLines': ['171:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c2c6a10>]},
 'internal_reset': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['prog_b', 'por']],
                    'DLines': ['123:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c56f9d0>]},
 'master_clock': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['223:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c69bbd0>]},
 'mode_jtag': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['M_r', 'M_latched']],
               'DLines': ['199:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c69b1d0>]},
 'mode_master_parallel': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['M_r', 'M_latched']],
                          'DLines': ['197:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c698cd0>]},
 'mode_master_serial': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['M_r', 'M_latched']],
                        'DLines': ['195:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c6987d0>]},
 'mode_slave_parallel': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['M_r', 'M_latched']],
                         'DLines': ['198:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c698f50>]},
 'mode_slave_serial': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['M_r', 'M_latched']],
                       'DLines': ['196:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c698a50>]},
 'prescaler': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': True,
               'DDeps': [['prescaler']],
               'DLines': ['214:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69b710>]},
 'shift_cnt32': {'CDeps': [[[], ['syn_det_ok']], [[], ['syn_det_ok']]],
                 'CLines': [[None, '310:C'], [None, '310:C']],
                 'Clocked': False,
                 'DDeps': [['shift_cnt32'], []],
                 'DLines': ['313:D', '311:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26f150>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c250f10>]},
 'sr': {'CDeps': [[[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']],
                  [[], ['internal_reset']]],
        'CLines': [[None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C'],
                   [None, '249:C']],
        'Clocked': False,
        'DDeps': [[],
                  ['din'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr'],
                  ['sr']],
        'DLines': ['250:D',
                   '253:D',
                   '254:D',
                   '255:D',
                   '256:D',
                   '257:D',
                   '258:D',
                   '259:D',
                   '260:D',
                   '261:D',
                   '262:D',
                   '263:D',
                   '264:D',
                   '265:D',
                   '266:D',
                   '267:D',
                   '268:D',
                   '269:D',
                   '270:D',
                   '271:D',
                   '272:D',
                   '273:D',
                   '274:D',
                   '275:D',
                   '276:D',
                   '277:D',
                   '278:D',
                   '279:D',
                   '280:D',
                   '281:D',
                   '282:D',
                   '283:D',
                   '284:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69d7d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69da10>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69dc50>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69de90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69f110>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69f350>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69f590>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69f7d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69fa10>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69fc50>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c69fe90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a3110>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a3350>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a3590>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a37d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a3a10>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a3c50>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c6a3e90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c266110>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c266350>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c266590>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2667d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c266a10>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c266c50>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c266e90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26e110>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26e350>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26e590>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26e7d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26ea10>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26ec50>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c26ee90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c250110>]},
 'syn_det': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['sr']],
             'DLines': ['292:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c250410>]},
 'syn_det_ok': {'CDeps': [[[], ['internal_reset'], ['syn_det']],
                          [[], ['internal_reset']]],
                'CLines': [[None, '297:C', '300:C'], [None, '297:C']],
                'Clocked': False,
                'DDeps': [[], []],
                'DLines': ['301:D', '298:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c250b50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e2c2508d0>]},
 'trace1': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['cfg_state_START']],
            'DLines': ['497:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c579710>]},
 'trace2': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['write_LBC',
                       'write_CMD',
                       'write_COR',
                       'write_CRC',
                       'write_FLR',
                       'write_FAR',
                       'write_CTL',
                       'write_STAT',
                       'write_FDRI',
                       'write_RES_E',
                       'write_MASK']],
            'DLines': ['501:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c579a50>]},
 'word_stb': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['shift_cnt32']],
              'DLines': ['320:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c26f390>]},
 'write_CMD': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cfg_write_stb', 'header']],
               'DLines': ['377:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c28f650>]},
 'write_COR': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cfg_write_stb', 'header']],
               'DLines': ['382:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c28fa50>]},
 'write_CRC': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cfg_write_stb', 'header']],
               'DLines': ['392:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c572690>]},
 'write_CTL': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cfg_write_stb', 'header']],
               'DLines': ['395:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c572a90>]},
 'write_FAR': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cfg_write_stb', 'header']],
               'DLines': ['386:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c28fe50>]},
 'write_FDRI': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['cfg_write_stb', 'header']],
                'DLines': ['404:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c5806d0>]},
 'write_FLR': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cfg_write_stb', 'header']],
               'DLines': ['389:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c572290>]},
 'write_LBC': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['header_type_large_block', 'word_stb']],
               'DLines': ['471:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c586c10>]},
 'write_MASK': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['cfg_write_stb', 'header']],
                'DLines': ['398:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c572e90>]},
 'write_RES_E': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['cfg_write_stb', 'header']],
                 'DLines': ['408:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c580ad0>]},
 'write_STAT': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['cfg_write_stb', 'header']],
                'DLines': ['401:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1e2c5802d0>]}}
