<stg><name>ban_interface_Pipeline_VITIS_LOOP_410_115</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:1 %b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load

]]></Node>
<StgValue><ssdm name="b_op1_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i2 1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7:2 %i_15 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:4 %icmp_ln410 = icmp_eq  i2 %i_15, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln410"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln410 = br i1 %icmp_ln410, void %.split45_ifconv, void %_ZNK3BanleEf.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.split45_ifconv:1 %shl_ln411_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln411_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split45_ifconv:2 %add_ln411_3 = add i7 %shl_ln411_3, i7 32

]]></Node>
<StgValue><ssdm name="add_ln411_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split45_ifconv:3 %add_ln411_4 = add i7 %shl_ln411_3, i7 63

]]></Node>
<StgValue><ssdm name="add_ln411_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="7">
<![CDATA[
.split45_ifconv:4 %zext_ln411_2 = zext i7 %add_ln411_3

]]></Node>
<StgValue><ssdm name="zext_ln411_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="97" op_0_bw="7">
<![CDATA[
.split45_ifconv:5 %zext_ln411 = zext i7 %add_ln411_3

]]></Node>
<StgValue><ssdm name="zext_ln411"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
.split45_ifconv:6 %zext_ln411_8 = zext i7 %add_ln411_4

]]></Node>
<StgValue><ssdm name="zext_ln411_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split45_ifconv:7 %add_ln411 = add i8 %zext_ln411_8, i8 1

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="8">
<![CDATA[
.split45_ifconv:8 %zext_ln411_9 = zext i8 %add_ln411

]]></Node>
<StgValue><ssdm name="zext_ln411_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split45_ifconv:9 %shl_ln411_2 = shl i128 1, i128 %zext_ln411_9

]]></Node>
<StgValue><ssdm name="shl_ln411_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split45_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln411, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split45_ifconv:11 %select_ln411 = select i1 %tmp, i128 0, i128 %shl_ln411_2

]]></Node>
<StgValue><ssdm name="select_ln411"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
.split45_ifconv:12 %shl_ln411 = shl i97 1, i97 %zext_ln411

]]></Node>
<StgValue><ssdm name="shl_ln411"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="97">
<![CDATA[
.split45_ifconv:13 %zext_ln411_10 = zext i97 %shl_ln411

]]></Node>
<StgValue><ssdm name="zext_ln411_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split45_ifconv:14 %sub_ln411 = sub i128 %select_ln411, i128 %zext_ln411_10

]]></Node>
<StgValue><ssdm name="sub_ln411"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split45_ifconv:15 %and_ln411_1 = and i128 %b_op1_load_read, i128 %sub_ln411

]]></Node>
<StgValue><ssdm name="and_ln411_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split45_ifconv:16 %lshr_ln411 = lshr i128 %and_ln411_1, i128 %zext_ln411_2

]]></Node>
<StgValue><ssdm name="lshr_ln411"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="128">
<![CDATA[
.split45_ifconv:17 %trunc_ln411 = trunc i128 %lshr_ln411

]]></Node>
<StgValue><ssdm name="trunc_ln411"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45_ifconv:19 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln411, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="128">
<![CDATA[
.split45_ifconv:20 %trunc_ln411_3 = trunc i128 %lshr_ln411

]]></Node>
<StgValue><ssdm name="trunc_ln411_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split45_ifconv:21 %icmp_ln411 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split45_ifconv:22 %icmp_ln411_3 = icmp_eq  i23 %trunc_ln411_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln411_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:23 %or_ln411_2 = or i1 %icmp_ln411_3, i1 %icmp_ln411

]]></Node>
<StgValue><ssdm name="or_ln411_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split45_ifconv:33 %add_ln410 = add i2 %i_15, i2 1

]]></Node>
<StgValue><ssdm name="add_ln410"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split45_ifconv:34 %store_ln410 = store i2 %add_ln410, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader7:0 %solved = phi i1 %solved_3, void %.split45_ifconv, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="solved"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader7:1 %res = phi i1 %res_9, void %.split45_ifconv, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
.split45_ifconv:18 %bitcast_ln411 = bitcast i32 %trunc_ln411

]]></Node>
<StgValue><ssdm name="bitcast_ln411"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45_ifconv:24 %tmp_102 = fcmp_oeq  i32 %bitcast_ln411, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45_ifconv:26 %tmp_103 = fcmp_ogt  i32 %bitcast_ln411, i32 0

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZNK3BanleEf.exit.loopexit.exitStub:0 %write_ln413 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_15_out, i1 %res

]]></Node>
<StgValue><ssdm name="write_ln413"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
_ZNK3BanleEf.exit.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45_ifconv:0 %specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln408"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45_ifconv:24 %tmp_102 = fcmp_oeq  i32 %bitcast_ln411, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:25 %and_ln411 = and i1 %or_ln411_2, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln411"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split45_ifconv:26 %tmp_103 = fcmp_ogt  i32 %bitcast_ln411, i32 0

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:27 %and_ln413 = and i1 %or_ln411_2, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln413"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:28 %or_ln411 = or i1 %and_ln411, i1 %solved

]]></Node>
<StgValue><ssdm name="or_ln411"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:29 %xor_ln411 = xor i1 %or_ln411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln411"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:30 %sel_tmp135 = and i1 %and_ln413, i1 %xor_ln411

]]></Node>
<StgValue><ssdm name="sel_tmp135"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:31 %res_9 = or i1 %sel_tmp135, i1 %res

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split45_ifconv:32 %solved_3 = or i1 %solved, i1 %xor_ln411

]]></Node>
<StgValue><ssdm name="solved_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.split45_ifconv:35 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
