# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do distributeur_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/integration/gestion.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion
# -- Compiling architecture arch of gestion
# vcom -93 -work work {C:/integration/DistributionAutoProduit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DistributionAutoProduit
# -- Compiling architecture arch of DistributionAutoProduit
# vcom -93 -work work {C:/integration/distribution.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity distribution
# -- Compiling architecture arch of distribution
# vcom -93 -work work {C:/integration/Disponibilite.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Disponibilite
# -- Compiling architecture arch of Disponibilite
# vcom -93 -work work {C:/integration/distributeur.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity distributeur
# -- Compiling architecture arch of distributeur
# 
# vcom -93 -work work {C:/integration/testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity test
# -- Compiling architecture arch of test
# ** Warning: [4] C:/integration/testbench.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/integration/testbench.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  test
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.test(arch)
# Loading work.distributeur(arch)
# Loading work.distributionautoproduit(arch)
# Loading work.disponibilite(arch)
# Loading work.gestion(arch)
# Loading work.distribution(arch)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Home  Hostname: DESKTOP-GJBHD41  ProcessID: 11452
# 
#           Attempting to use alternate WLF file "./wlftx1b2w9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftx1b2w9
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave  \
sim:/test/DUT/bloc3/M_dispo
restart
run -all
add wave  \
sim:/test/DUT/bloc4/etat_present
restart
run -all
add wave  \
sim:/test/DUT/bloc4/etat_futur
restart
run -all
