#include <stdexcept>
#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include <ps2_recompiled_functions.h>
#include <ps2_recompiled_stubs.h>

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

#ifdef PS2_FUNCTION_LOG_TRACKER
#include "ps2_log.h"
#endif

// Function: sub_002FA7F8
// Address: 0x2fa7f8 - 0x2fa840
void sub_002FA7F8_0x2fa7f8(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {
#ifdef PS2_FUNCTION_LOG_TRACKER
    PS_LOG_ENTRY("sub_002FA7F8_0x2fa7f8");
#endif

    switch (ctx->pc) {
        case 0x2fa818u: goto label_2fa818;
        default: break;
    }

    ctx->pc = 0x2fa7f8u;

    // 0x2fa7f8: 0x27bdfff0  addiu       $sp, $sp, -0x10
    ctx->pc = 0x2fa7f8u;
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 4294967280));
    // 0x2fa7fc: 0xffbf0000  sd          $ra, 0x0($sp)
    ctx->pc = 0x2fa7fcu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 31));
    // 0x2fa800: 0xdfbf0000  ld          $ra, 0x0($sp)
    ctx->pc = 0x2fa800u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x2fa804: 0x80bea04  j           func_2FA810
    ctx->pc = 0x2FA804u;
    ctx->pc = 0x2FA808u;
    ctx->in_delay_slot = true;
    ctx->branch_pc = 0x2FA804u;
    // 0x2fa808: 0x27bd0010  addiu       $sp, $sp, 0x10 (Delay Slot)
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 16));
    ctx->in_delay_slot = false;
    ctx->pc = 0x2FA810u;
    goto label_2fa810;
    ctx->pc = 0x2FA80Cu;
    // 0x2fa80c: 0x0  nop
    ctx->pc = 0x2fa80cu;
    // NOP
label_2fa810:
    // 0x2fa810: 0x182d  daddu       $v1, $zero, $zero
    ctx->pc = 0x2fa810u;
    SET_GPR_U64(ctx, 3, (uint64_t)GPR_U64(ctx, 0) + (uint64_t)GPR_U64(ctx, 0));
    // 0x2fa814: 0x31100  sll         $v0, $v1, 4
    ctx->pc = 0x2fa814u;
    SET_GPR_S32(ctx, 2, (int32_t)SLL32(GPR_U32(ctx, 3), 4));
label_2fa818:
    // 0x2fa818: 0x821021  addu        $v0, $a0, $v0
    ctx->pc = 0x2fa818u;
    SET_GPR_S32(ctx, 2, (int32_t)ADD32(GPR_U32(ctx, 4), GPR_U32(ctx, 2)));
    // 0x2fa81c: 0x24420080  addiu       $v0, $v0, 0x80
    ctx->pc = 0x2fa81cu;
    SET_GPR_S32(ctx, 2, (int32_t)ADD32(GPR_U32(ctx, 2), 128));
    // 0x2fa820: 0xf8400000  sqc2        $vf0, 0x0($v0)
    ctx->pc = 0x2fa820u;
    WRITE128(ADD32(GPR_U32(ctx, 2), 0), _mm_castps_si128(ctx->vu0_vf[0]));
    // 0x2fa824: 0x24630001  addiu       $v1, $v1, 0x1
    ctx->pc = 0x2fa824u;
    SET_GPR_S32(ctx, 3, (int32_t)ADD32(GPR_U32(ctx, 3), 1));
    // 0x2fa828: 0x28620002  slti        $v0, $v1, 0x2
    ctx->pc = 0x2fa828u;
    SET_GPR_U64(ctx, 2, ((int64_t)GPR_S64(ctx, 3) < (int64_t)(int32_t)2) ? 1 : 0);
    // 0x2fa82c: 0x5440fffa  bnel        $v0, $zero, . + 4 + (-0x6 << 2)
    ctx->pc = 0x2FA82Cu;
    {
        const bool branch_taken_0x2fa82c = (GPR_U64(ctx, 2) != GPR_U64(ctx, 0));
        if (branch_taken_0x2fa82c) {
            ctx->pc = 0x2FA830u;
            ctx->in_delay_slot = true;
            ctx->branch_pc = 0x2FA82Cu;
            // 0x2fa830: 0x31100  sll         $v0, $v1, 4 (Delay Slot)
            SET_GPR_S32(ctx, 2, (int32_t)SLL32(GPR_U32(ctx, 3), 4));
            ctx->in_delay_slot = false;
            ctx->pc = 0x2FA818u;
            if (runtime->eeCheckpointDue()) {
                return;
            }
            goto label_2fa818;
        }
    }
    ctx->pc = 0x2FA834u;
    // 0x2fa834: 0x3e00008  jr          $ra
    ctx->pc = 0x2FA834u;
    {
        const uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = jumpTarget;
        #if defined(PS2X_STRICT_RETURN_DIAGNOSTICS) && PS2X_STRICT_RETURN_DIAGNOSTICS
        (void)runtime->dispatchGuestBranch(rdram, ctx, jumpTarget, 0x2FA834u, 0u, PS2Runtime::GuestBranchKind::Return, "JR $ra");
        return;
        #else
        ctx->pc = jumpTarget;
        return;
        #endif
    }
    ctx->pc = 0x2FA83Cu;
    // 0x2fa83c: 0x0  nop
    ctx->pc = 0x2fa83cu;
    // NOP
    ctx->pc = 0x2fa840u;
}
