{
  "repositories": [
    {
      "author": "SpinalHDL",
      "name": "VexRiscv",
      "href": "https://github.com/SpinalHDL/VexRiscv",
      "description": "A FPGA friendly 32 bit RISC-V CPU implementation",
      "language": "Assembly",
      "stars": 0,
      "forks": 129,
      "starsInPeriod": 1
    },
    {
      "author": "kanaka",
      "name": "mal",
      "href": "https://github.com/kanaka/mal",
      "description": "mal - Make a Lisp",
      "language": "Assembly",
      "stars": 0,
      "forks": 1524,
      "starsInPeriod": 2
    }
  ]
}