============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Mon Jul 18 22:04:59 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../../../rtl/SDR_Pad.v(1205)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/sample_down.v
HDL-5007 WARNING: literal value 'd10 truncated to fit in 3 bits in ../../../rtl/sample_down.v(16)
RUN-1001 : Project manager successfully analyzed 78 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  2.364807s wall, 2.218750s user + 0.156250s system = 2.375000s CPU (100.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 326 MB, peak memory is 353 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "ledwater/light_clk" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net ledwater/light_clk as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 493 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net ledwater/light_clk to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13493 instances
RUN-0007 : 8665 luts, 3489 seqs, 785 mslices, 411 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16155 nets
RUN-1001 : 9568 nets have 2 pins
RUN-1001 : 5050 nets have [3 - 5] pins
RUN-1001 : 858 nets have [6 - 10] pins
RUN-1001 : 349 nets have [11 - 20] pins
RUN-1001 : 312 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     389     
RUN-1001 :   No   |  No   |  Yes  |     997     
RUN-1001 :   No   |  Yes  |  No   |     98      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1069     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 109
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13491 instances, 8665 luts, 3489 seqs, 1196 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1553 pins
PHY-0007 : Cell area utilization is 56%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 66830, tnet num: 15856, tinst num: 13491, tnode num: 78954, tedge num: 110688.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.248346s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.1%)

RUN-1004 : used memory is 500 MB, reserved memory is 485 MB, peak memory is 500 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.900310s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.55826e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13491.
PHY-3001 : Level 1 #clusters 1926.
PHY-3001 : End clustering;  0.120251s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (142.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.33832e+06, overlap = 509.062
PHY-3002 : Step(2): len = 1.19666e+06, overlap = 499.969
PHY-3002 : Step(3): len = 830009, overlap = 628.312
PHY-3002 : Step(4): len = 730269, overlap = 687.969
PHY-3002 : Step(5): len = 594065, overlap = 774.031
PHY-3002 : Step(6): len = 519335, overlap = 844.781
PHY-3002 : Step(7): len = 405729, overlap = 928.062
PHY-3002 : Step(8): len = 344313, overlap = 994.062
PHY-3002 : Step(9): len = 298138, overlap = 1063.41
PHY-3002 : Step(10): len = 266137, overlap = 1097.16
PHY-3002 : Step(11): len = 234970, overlap = 1142.84
PHY-3002 : Step(12): len = 209447, overlap = 1200.19
PHY-3002 : Step(13): len = 189079, overlap = 1218.06
PHY-3002 : Step(14): len = 172284, overlap = 1263.03
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95918e-06
PHY-3002 : Step(15): len = 177268, overlap = 1239.34
PHY-3002 : Step(16): len = 223204, overlap = 1157.28
PHY-3002 : Step(17): len = 240607, overlap = 1105.66
PHY-3002 : Step(18): len = 255738, overlap = 1076
PHY-3002 : Step(19): len = 254903, overlap = 1017.75
PHY-3002 : Step(20): len = 255236, overlap = 969.219
PHY-3002 : Step(21): len = 249746, overlap = 990.906
PHY-3002 : Step(22): len = 246801, overlap = 1007.94
PHY-3002 : Step(23): len = 243237, overlap = 998.688
PHY-3002 : Step(24): len = 239803, overlap = 981.281
PHY-3002 : Step(25): len = 236437, overlap = 985.75
PHY-3002 : Step(26): len = 233683, overlap = 986.688
PHY-3002 : Step(27): len = 231017, overlap = 1022.56
PHY-3002 : Step(28): len = 228999, overlap = 1033.62
PHY-3002 : Step(29): len = 226492, overlap = 1031.34
PHY-3002 : Step(30): len = 226268, overlap = 1021.31
PHY-3002 : Step(31): len = 224702, overlap = 1016.28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.91836e-06
PHY-3002 : Step(32): len = 241062, overlap = 1015.59
PHY-3002 : Step(33): len = 261284, overlap = 1003.88
PHY-3002 : Step(34): len = 268812, overlap = 971.562
PHY-3002 : Step(35): len = 270302, overlap = 945.062
PHY-3002 : Step(36): len = 267607, overlap = 934.688
PHY-3002 : Step(37): len = 266242, overlap = 933.5
PHY-3002 : Step(38): len = 265682, overlap = 919.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.83672e-06
PHY-3002 : Step(39): len = 285515, overlap = 850.594
PHY-3002 : Step(40): len = 305267, overlap = 817.406
PHY-3002 : Step(41): len = 317095, overlap = 804.688
PHY-3002 : Step(42): len = 321866, overlap = 787.969
PHY-3002 : Step(43): len = 322654, overlap = 782.219
PHY-3002 : Step(44): len = 322944, overlap = 752.094
PHY-3002 : Step(45): len = 322161, overlap = 762.75
PHY-3002 : Step(46): len = 321077, overlap = 756.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.56734e-05
PHY-3002 : Step(47): len = 347793, overlap = 692.375
PHY-3002 : Step(48): len = 368210, overlap = 656.438
PHY-3002 : Step(49): len = 381209, overlap = 610.875
PHY-3002 : Step(50): len = 385947, overlap = 607.25
PHY-3002 : Step(51): len = 383659, overlap = 599.844
PHY-3002 : Step(52): len = 382989, overlap = 599.719
PHY-3002 : Step(53): len = 381992, overlap = 605.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.13469e-05
PHY-3002 : Step(54): len = 413186, overlap = 547.438
PHY-3002 : Step(55): len = 439246, overlap = 496.688
PHY-3002 : Step(56): len = 449732, overlap = 500.219
PHY-3002 : Step(57): len = 451371, overlap = 489.188
PHY-3002 : Step(58): len = 446912, overlap = 482.531
PHY-3002 : Step(59): len = 445106, overlap = 490
PHY-3002 : Step(60): len = 441892, overlap = 504.969
PHY-3002 : Step(61): len = 441267, overlap = 506.875
PHY-3002 : Step(62): len = 441684, overlap = 498.406
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.26938e-05
PHY-3002 : Step(63): len = 468880, overlap = 475.625
PHY-3002 : Step(64): len = 485430, overlap = 455.75
PHY-3002 : Step(65): len = 489954, overlap = 417.562
PHY-3002 : Step(66): len = 493811, overlap = 383.344
PHY-3002 : Step(67): len = 498185, overlap = 396.531
PHY-3002 : Step(68): len = 500941, overlap = 411.844
PHY-3002 : Step(69): len = 497162, overlap = 409.031
PHY-3002 : Step(70): len = 495645, overlap = 414.25
PHY-3002 : Step(71): len = 495717, overlap = 400.938
PHY-3002 : Step(72): len = 496282, overlap = 392.688
PHY-3002 : Step(73): len = 494290, overlap = 386.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000125388
PHY-3002 : Step(74): len = 513711, overlap = 363.719
PHY-3002 : Step(75): len = 528117, overlap = 348.156
PHY-3002 : Step(76): len = 530858, overlap = 337.719
PHY-3002 : Step(77): len = 533014, overlap = 330.906
PHY-3002 : Step(78): len = 537810, overlap = 310.438
PHY-3002 : Step(79): len = 541890, overlap = 303.75
PHY-3002 : Step(80): len = 540873, overlap = 298.688
PHY-3002 : Step(81): len = 540970, overlap = 301.344
PHY-3002 : Step(82): len = 542938, overlap = 311.312
PHY-3002 : Step(83): len = 543981, overlap = 288.688
PHY-3002 : Step(84): len = 541890, overlap = 286.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000238292
PHY-3002 : Step(85): len = 554406, overlap = 262.812
PHY-3002 : Step(86): len = 563165, overlap = 253.406
PHY-3002 : Step(87): len = 565751, overlap = 251.469
PHY-3002 : Step(88): len = 568271, overlap = 240.781
PHY-3002 : Step(89): len = 571853, overlap = 236.688
PHY-3002 : Step(90): len = 574659, overlap = 224.25
PHY-3002 : Step(91): len = 573708, overlap = 225.156
PHY-3002 : Step(92): len = 573361, overlap = 233.344
PHY-3002 : Step(93): len = 575825, overlap = 227.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000476584
PHY-3002 : Step(94): len = 584032, overlap = 216.094
PHY-3002 : Step(95): len = 594201, overlap = 214.094
PHY-3002 : Step(96): len = 599852, overlap = 207.375
PHY-3002 : Step(97): len = 603036, overlap = 209.375
PHY-3002 : Step(98): len = 605931, overlap = 207.188
PHY-3002 : Step(99): len = 607981, overlap = 196.531
PHY-3002 : Step(100): len = 606872, overlap = 195.812
PHY-3002 : Step(101): len = 606654, overlap = 199.594
PHY-3002 : Step(102): len = 607938, overlap = 197.719
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000934323
PHY-3002 : Step(103): len = 614058, overlap = 188.219
PHY-3002 : Step(104): len = 619143, overlap = 182.062
PHY-3002 : Step(105): len = 621246, overlap = 181.844
PHY-3002 : Step(106): len = 622653, overlap = 181.781
PHY-3002 : Step(107): len = 624437, overlap = 181.156
PHY-3002 : Step(108): len = 626132, overlap = 180.281
PHY-3002 : Step(109): len = 626734, overlap = 181.375
PHY-3002 : Step(110): len = 627335, overlap = 181.156
PHY-3002 : Step(111): len = 628451, overlap = 183.906
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00158492
PHY-3002 : Step(112): len = 631309, overlap = 172.906
PHY-3002 : Step(113): len = 634499, overlap = 171.031
PHY-3002 : Step(114): len = 635852, overlap = 171.438
PHY-3002 : Step(115): len = 637203, overlap = 172.375
PHY-3002 : Step(116): len = 639187, overlap = 170.188
PHY-3002 : Step(117): len = 641121, overlap = 169.406
PHY-3002 : Step(118): len = 641260, overlap = 162.25
PHY-3002 : Step(119): len = 641789, overlap = 166.25
PHY-3002 : Step(120): len = 643030, overlap = 158.906
PHY-3002 : Step(121): len = 643532, overlap = 156.656
PHY-3002 : Step(122): len = 643264, overlap = 163
PHY-3002 : Step(123): len = 643186, overlap = 164.875
PHY-3002 : Step(124): len = 643310, overlap = 160.906
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00274211
PHY-3002 : Step(125): len = 645084, overlap = 160.625
PHY-3002 : Step(126): len = 648383, overlap = 161.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018628s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/16155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 889544, over cnt = 2083(5%), over = 11505, worst = 92
PHY-1001 : End global iterations;  0.782602s wall, 1.203125s user + 0.203125s system = 1.406250s CPU (179.7%)

PHY-1001 : Congestion index: top1 = 116.64, top5 = 81.38, top10 = 68.93, top15 = 61.34.
PHY-3001 : End congestion estimation;  1.006953s wall, 1.437500s user + 0.203125s system = 1.640625s CPU (162.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762697s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000228674
PHY-3002 : Step(127): len = 793453, overlap = 80.9688
PHY-3002 : Step(128): len = 789619, overlap = 70.9688
PHY-3002 : Step(129): len = 781220, overlap = 61.0938
PHY-3002 : Step(130): len = 778105, overlap = 53.5
PHY-3002 : Step(131): len = 779077, overlap = 44.375
PHY-3002 : Step(132): len = 780851, overlap = 44.0625
PHY-3002 : Step(133): len = 780526, overlap = 39.3125
PHY-3002 : Step(134): len = 778407, overlap = 41.125
PHY-3002 : Step(135): len = 777222, overlap = 38.875
PHY-3002 : Step(136): len = 774488, overlap = 36.7188
PHY-3002 : Step(137): len = 769933, overlap = 32.375
PHY-3002 : Step(138): len = 767047, overlap = 31.1875
PHY-3002 : Step(139): len = 764233, overlap = 34.2812
PHY-3002 : Step(140): len = 760410, overlap = 34.9062
PHY-3002 : Step(141): len = 754654, overlap = 40.4062
PHY-3002 : Step(142): len = 750965, overlap = 39.5312
PHY-3002 : Step(143): len = 747800, overlap = 39.375
PHY-3002 : Step(144): len = 745243, overlap = 44.6562
PHY-3002 : Step(145): len = 743553, overlap = 44.3438
PHY-3002 : Step(146): len = 741688, overlap = 46.4375
PHY-3002 : Step(147): len = 738415, overlap = 51.5312
PHY-3002 : Step(148): len = 736061, overlap = 46.2812
PHY-3002 : Step(149): len = 732940, overlap = 45.6562
PHY-3002 : Step(150): len = 728923, overlap = 45.1875
PHY-3002 : Step(151): len = 725824, overlap = 38.0312
PHY-3002 : Step(152): len = 723033, overlap = 41.25
PHY-3002 : Step(153): len = 720099, overlap = 39.0625
PHY-3002 : Step(154): len = 718387, overlap = 38.6875
PHY-3002 : Step(155): len = 716792, overlap = 39.625
PHY-3002 : Step(156): len = 715601, overlap = 43.3438
PHY-3002 : Step(157): len = 715132, overlap = 44.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000457347
PHY-3002 : Step(158): len = 720388, overlap = 42.9688
PHY-3002 : Step(159): len = 721239, overlap = 41.75
PHY-3002 : Step(160): len = 727452, overlap = 46.125
PHY-3002 : Step(161): len = 732031, overlap = 46.75
PHY-3002 : Step(162): len = 737711, overlap = 45.625
PHY-3002 : Step(163): len = 740795, overlap = 49.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000914694
PHY-3002 : Step(164): len = 744655, overlap = 52.8438
PHY-3002 : Step(165): len = 745747, overlap = 50.2188
PHY-3002 : Step(166): len = 752852, overlap = 49.0312
PHY-3002 : Step(167): len = 756802, overlap = 51.5625
PHY-3002 : Step(168): len = 757472, overlap = 60.0625
PHY-3002 : Step(169): len = 757340, overlap = 62.5625
PHY-3002 : Step(170): len = 757562, overlap = 61.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/16155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 880624, over cnt = 3086(8%), over = 13400, worst = 36
PHY-1001 : End global iterations;  1.096650s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (173.8%)

PHY-1001 : Congestion index: top1 = 95.13, top5 = 75.64, top10 = 66.14, top15 = 60.42.
PHY-3001 : End congestion estimation;  1.347257s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (160.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.742425s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000241688
PHY-3002 : Step(171): len = 750388, overlap = 146.562
PHY-3002 : Step(172): len = 741797, overlap = 125.25
PHY-3002 : Step(173): len = 732340, overlap = 114.688
PHY-3002 : Step(174): len = 722175, overlap = 110.344
PHY-3002 : Step(175): len = 713503, overlap = 106.656
PHY-3002 : Step(176): len = 707109, overlap = 122.531
PHY-3002 : Step(177): len = 701490, overlap = 112.219
PHY-3002 : Step(178): len = 695596, overlap = 119.844
PHY-3002 : Step(179): len = 689136, overlap = 115.688
PHY-3002 : Step(180): len = 682696, overlap = 119.75
PHY-3002 : Step(181): len = 678550, overlap = 126.969
PHY-3002 : Step(182): len = 674887, overlap = 126.031
PHY-3002 : Step(183): len = 671450, overlap = 117.75
PHY-3002 : Step(184): len = 668177, overlap = 120.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000483377
PHY-3002 : Step(185): len = 676415, overlap = 115
PHY-3002 : Step(186): len = 679942, overlap = 106.562
PHY-3002 : Step(187): len = 684874, overlap = 102.5
PHY-3002 : Step(188): len = 689275, overlap = 100.844
PHY-3002 : Step(189): len = 693856, overlap = 93.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000966753
PHY-3002 : Step(190): len = 699311, overlap = 90.2188
PHY-3002 : Step(191): len = 705083, overlap = 87.2812
PHY-3002 : Step(192): len = 710523, overlap = 82.5
PHY-3002 : Step(193): len = 714354, overlap = 85.2188
PHY-3002 : Step(194): len = 717839, overlap = 83.1875
PHY-3002 : Step(195): len = 720610, overlap = 85.75
PHY-3002 : Step(196): len = 723176, overlap = 83.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 66830, tnet num: 15856, tinst num: 13491, tnode num: 78954, tedge num: 110688.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.425979s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (100.8%)

RUN-1004 : used memory is 551 MB, reserved memory is 542 MB, peak memory is 650 MB
OPT-1001 : Total overflow 420.38 peak overflow 4.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 481/16155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 858736, over cnt = 3276(9%), over = 12373, worst = 33
PHY-1001 : End global iterations;  1.243538s wall, 1.906250s user + 0.125000s system = 2.031250s CPU (163.3%)

PHY-1001 : Congestion index: top1 = 87.69, top5 = 70.25, top10 = 63.09, top15 = 58.25.
PHY-1001 : End incremental global routing;  1.489450s wall, 2.140625s user + 0.125000s system = 2.265625s CPU (152.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.786974s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (99.3%)

OPT-1001 : 23 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 84 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13370 has valid locations, 183 needs to be replaced
PHY-3001 : design contains 13651 instances, 8675 luts, 3639 seqs, 1196 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 736397
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13996/16315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 865672, over cnt = 3292(9%), over = 12340, worst = 33
PHY-1001 : End global iterations;  0.211356s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (162.6%)

PHY-1001 : Congestion index: top1 = 87.95, top5 = 70.77, top10 = 63.46, top15 = 58.57.
PHY-3001 : End congestion estimation;  0.480512s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (126.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67406, tnet num: 16016, tinst num: 13651, tnode num: 79920, tedge num: 111520.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.445858s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (99.4%)

RUN-1004 : used memory is 595 MB, reserved memory is 597 MB, peak memory is 659 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.274329s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 736129, overlap = 0.75
PHY-3002 : Step(198): len = 735969, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 14121/16315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 865496, over cnt = 3285(9%), over = 12310, worst = 33
PHY-1001 : End global iterations;  0.160745s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.2%)

PHY-1001 : Congestion index: top1 = 87.97, top5 = 70.81, top10 = 63.44, top15 = 58.53.
PHY-3001 : End congestion estimation;  0.453754s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.816353s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00100046
PHY-3002 : Step(199): len = 735846, overlap = 84.6562
PHY-3002 : Step(200): len = 735849, overlap = 84.3438
PHY-3001 : Final: Len = 735849, Over = 84.3438
PHY-3001 : End incremental placement;  4.650144s wall, 5.046875s user + 0.218750s system = 5.265625s CPU (113.2%)

OPT-1001 : Total overflow 421.78 peak overflow 4.62
OPT-1001 : End high-fanout net optimization;  7.474568s wall, 8.671875s user + 0.375000s system = 9.046875s CPU (121.0%)

OPT-1001 : Current memory(MB): used = 657, reserve = 651, peak = 671.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14094/16315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 867664, over cnt = 3283(9%), over = 11757, worst = 33
PHY-1002 : len = 932872, over cnt = 2336(6%), over = 5743, worst = 20
PHY-1002 : len = 980704, over cnt = 1122(3%), over = 2209, worst = 19
PHY-1002 : len = 1.01114e+06, over cnt = 263(0%), over = 466, worst = 10
PHY-1002 : len = 1.01897e+06, over cnt = 24(0%), over = 41, worst = 5
PHY-1001 : End global iterations;  2.127616s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (140.3%)

PHY-1001 : Congestion index: top1 = 69.72, top5 = 61.83, top10 = 57.68, top15 = 54.87.
OPT-1001 : End congestion update;  2.420108s wall, 3.250000s user + 0.031250s system = 3.281250s CPU (135.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.657447s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (97.4%)

OPT-0007 : Start: WNS -29739 TNS -341671 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 653, reserve = 647, peak = 671.
OPT-1001 : End physical optimization;  12.230099s wall, 14.218750s user + 0.500000s system = 14.718750s CPU (120.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8675 LUT to BLE ...
SYN-4008 : Packed 8675 LUT and 1471 SEQ to BLE.
SYN-4003 : Packing 2168 remaining SEQ's ...
SYN-4005 : Packed 1901 SEQ with LUT/SLICE
SYN-4006 : 5362 single LUT's are left
SYN-4006 : 267 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8942/10289 primitive instances ...
PHY-3001 : End packing;  1.149155s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.6%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6346 instances
RUN-1001 : 3102 mslices, 3101 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15103 nets
RUN-1001 : 7858 nets have 2 pins
RUN-1001 : 5390 nets have [3 - 5] pins
RUN-1001 : 983 nets have [6 - 10] pins
RUN-1001 : 418 nets have [11 - 20] pins
RUN-1001 : 449 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6344 instances, 6203 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Cell area utilization is 69%
PHY-3001 : After packing: Len = 757174, Over = 215.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8795/15103.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 985376, over cnt = 2246(6%), over = 3591, worst = 8
PHY-1002 : len = 989880, over cnt = 1411(4%), over = 2023, worst = 8
PHY-1002 : len = 1.01046e+06, over cnt = 458(1%), over = 546, worst = 6
PHY-1002 : len = 1.01675e+06, over cnt = 98(0%), over = 112, worst = 4
PHY-1002 : len = 1.0193e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.080315s wall, 2.812500s user + 0.109375s system = 2.921875s CPU (140.5%)

PHY-1001 : Congestion index: top1 = 70.41, top5 = 62.14, top10 = 57.90, top15 = 54.95.
PHY-3001 : End congestion estimation;  2.455246s wall, 3.171875s user + 0.125000s system = 3.296875s CPU (134.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65379, tnet num: 14804, tinst num: 6344, tnode num: 75703, tedge num: 112034.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.784697s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (99.8%)

RUN-1004 : used memory is 605 MB, reserved memory is 603 MB, peak memory is 671 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.587372s wall, 2.562500s user + 0.031250s system = 2.593750s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.5141e-05
PHY-3002 : Step(201): len = 739065, overlap = 209.25
PHY-3002 : Step(202): len = 727423, overlap = 224.5
PHY-3002 : Step(203): len = 720403, overlap = 238.25
PHY-3002 : Step(204): len = 714031, overlap = 242.5
PHY-3002 : Step(205): len = 710050, overlap = 244.25
PHY-3002 : Step(206): len = 707651, overlap = 252.75
PHY-3002 : Step(207): len = 704877, overlap = 253.75
PHY-3002 : Step(208): len = 702144, overlap = 235.5
PHY-3002 : Step(209): len = 699602, overlap = 238.5
PHY-3002 : Step(210): len = 696187, overlap = 237.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130282
PHY-3002 : Step(211): len = 710474, overlap = 217.25
PHY-3002 : Step(212): len = 722108, overlap = 207
PHY-3002 : Step(213): len = 724642, overlap = 207.5
PHY-3002 : Step(214): len = 726755, overlap = 203.25
PHY-3002 : Step(215): len = 728289, overlap = 196
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000260564
PHY-3002 : Step(216): len = 742802, overlap = 173.25
PHY-3002 : Step(217): len = 752039, overlap = 164
PHY-3002 : Step(218): len = 764929, overlap = 154
PHY-3002 : Step(219): len = 765824, overlap = 150
PHY-3002 : Step(220): len = 763594, overlap = 149
PHY-3002 : Step(221): len = 762578, overlap = 149
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.076046s wall, 0.906250s user + 2.046875s system = 2.953125s CPU (274.4%)

PHY-3001 : Trial Legalized: Len = 838022
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 572/15103.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00138e+06, over cnt = 3167(8%), over = 5748, worst = 9
PHY-1002 : len = 1.02401e+06, over cnt = 2169(6%), over = 3319, worst = 9
PHY-1002 : len = 1.05121e+06, over cnt = 952(2%), over = 1394, worst = 9
PHY-1002 : len = 1.07274e+06, over cnt = 217(0%), over = 305, worst = 9
PHY-1002 : len = 1.07854e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.878877s wall, 4.343750s user + 0.218750s system = 4.562500s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 62.31, top10 = 58.64, top15 = 56.13.
PHY-3001 : End congestion estimation;  3.291430s wall, 4.750000s user + 0.218750s system = 4.968750s CPU (151.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.802007s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218077
PHY-3002 : Step(222): len = 799155, overlap = 59
PHY-3002 : Step(223): len = 786129, overlap = 69.5
PHY-3002 : Step(224): len = 777106, overlap = 85
PHY-3002 : Step(225): len = 772844, overlap = 98
PHY-3002 : Step(226): len = 769896, overlap = 104
PHY-3002 : Step(227): len = 769057, overlap = 113.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000436154
PHY-3002 : Step(228): len = 778197, overlap = 107.25
PHY-3002 : Step(229): len = 784056, overlap = 103
PHY-3002 : Step(230): len = 791688, overlap = 99.75
PHY-3002 : Step(231): len = 795514, overlap = 94.75
PHY-3002 : Step(232): len = 796094, overlap = 98.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076652s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.5%)

PHY-3001 : Legalized: Len = 816346, Over = 0
PHY-3001 : Spreading special nets. 63 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.061177s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.2%)

PHY-3001 : 97 instances has been re-located, deltaX = 20, deltaY = 67, maxDist = 2.
PHY-3001 : Final: Len = 817700, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65379, tnet num: 14804, tinst num: 6344, tnode num: 75703, tedge num: 112034.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.070805s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.4%)

RUN-1004 : used memory is 637 MB, reserved memory is 653 MB, peak memory is 700 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4289/15103.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00126e+06, over cnt = 2832(8%), over = 4727, worst = 7
PHY-1002 : len = 1.01848e+06, over cnt = 1822(5%), over = 2644, worst = 6
PHY-1002 : len = 1.04412e+06, over cnt = 552(1%), over = 732, worst = 5
PHY-1002 : len = 1.05578e+06, over cnt = 97(0%), over = 121, worst = 5
PHY-1002 : len = 1.05831e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.426034s wall, 3.453125s user + 0.109375s system = 3.562500s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 66.23, top5 = 60.46, top10 = 57.01, top15 = 54.54.
PHY-1001 : End incremental global routing;  2.801576s wall, 3.828125s user + 0.109375s system = 3.937500s CPU (140.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.926835s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (99.5%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 84 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6243 has valid locations, 16 needs to be replaced
PHY-3001 : design contains 6357 instances, 6216 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 821181
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13737/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06238e+06, over cnt = 70(0%), over = 80, worst = 6
PHY-1002 : len = 1.06241e+06, over cnt = 58(0%), over = 61, worst = 2
PHY-1002 : len = 1.06275e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 1.06302e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.06322e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.943823s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 60.63, top10 = 57.17, top15 = 54.71.
PHY-3001 : End congestion estimation;  1.355911s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65505, tnet num: 14816, tinst num: 6357, tnode num: 75838, tedge num: 112239.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.124834s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (100.0%)

RUN-1004 : used memory is 668 MB, reserved memory is 680 MB, peak memory is 711 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.110500s wall, 3.062500s user + 0.046875s system = 3.109375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 820397, overlap = 0.75
PHY-3002 : Step(234): len = 820089, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13731/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06166e+06, over cnt = 70(0%), over = 85, worst = 6
PHY-1002 : len = 1.06146e+06, over cnt = 49(0%), over = 49, worst = 1
PHY-1002 : len = 1.06151e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.06182e+06, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 1.06234e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.959634s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 66.31, top5 = 60.61, top10 = 57.10, top15 = 54.63.
PHY-3001 : End congestion estimation;  1.313439s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.818841s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000556932
PHY-3002 : Step(235): len = 820044, overlap = 0.5
PHY-3002 : Step(236): len = 820133, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 820220, Over = 0
PHY-3001 : End spreading;  0.070837s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.3%)

PHY-3001 : Final: Len = 820220, Over = 0
PHY-3001 : End incremental placement;  7.195122s wall, 7.281250s user + 0.187500s system = 7.468750s CPU (103.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  11.502952s wall, 12.546875s user + 0.375000s system = 12.921875s CPU (112.3%)

OPT-1001 : Current memory(MB): used = 720, reserve = 721, peak = 723.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13729/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06242e+06, over cnt = 74(0%), over = 86, worst = 3
PHY-1002 : len = 1.06234e+06, over cnt = 56(0%), over = 61, worst = 2
PHY-1002 : len = 1.06251e+06, over cnt = 39(0%), over = 41, worst = 2
PHY-1002 : len = 1.06298e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.06305e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.896013s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 66.42, top5 = 60.67, top10 = 57.18, top15 = 54.70.
OPT-1001 : End congestion update;  1.301659s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (104.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.636875s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.6%)

OPT-0007 : Start: WNS -26271 TNS -304727 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.940312s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (103.1%)

OPT-1001 : Current memory(MB): used = 720, reserve = 721, peak = 723.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.649249s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (98.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13750/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06305e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.220213s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 66.42, top5 = 60.67, top10 = 57.18, top15 = 54.70.
PHY-1001 : End incremental global routing;  0.576081s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.803311s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (101.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13750/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06305e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150780s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.6%)

PHY-1001 : Congestion index: top1 = 66.42, top5 = 60.67, top10 = 57.18, top15 = 54.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.654329s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26271 TNS -304727 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 66.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26271ps with too many logic level 62 
RUN-1001 :       #2 path slack -26269ps with too many logic level 62 
RUN-1001 :       #3 path slack -26221ps with too many logic level 62 
RUN-1001 :       #4 path slack -26221ps with too many logic level 62 
RUN-1001 :       #5 path slack -26221ps with too many logic level 62 
RUN-1001 :       #6 path slack -26221ps with too many logic level 62 
RUN-1001 :       #7 path slack -26219ps with too many logic level 62 
RUN-1001 :       #8 path slack -26219ps with too many logic level 62 
RUN-1001 :       #9 path slack -26219ps with too many logic level 62 
RUN-1001 :       #10 path slack -26219ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 15115 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 15115 nets
OPT-1001 : End physical optimization;  19.095524s wall, 20.140625s user + 0.421875s system = 20.562500s CPU (107.7%)

RUN-1003 : finish command "place" in  61.232985s wall, 104.562500s user + 17.125000s system = 121.687500s CPU (198.7%)

RUN-1004 : used memory is 593 MB, reserved memory is 586 MB, peak memory is 723 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.913816s wall, 3.250000s user + 0.031250s system = 3.281250s CPU (171.5%)

RUN-1004 : used memory is 601 MB, reserved memory is 600 MB, peak memory is 723 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6359 instances
RUN-1001 : 3110 mslices, 3106 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15115 nets
RUN-1001 : 7854 nets have 2 pins
RUN-1001 : 5393 nets have [3 - 5] pins
RUN-1001 : 987 nets have [6 - 10] pins
RUN-1001 : 424 nets have [11 - 20] pins
RUN-1001 : 452 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65505, tnet num: 14816, tinst num: 6357, tnode num: 75838, tedge num: 112239.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.825679s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (99.3%)

RUN-1004 : used memory is 620 MB, reserved memory is 632 MB, peak memory is 723 MB
PHY-1001 : 3110 mslices, 3106 lslices, 84 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 972416, over cnt = 3083(8%), over = 5620, worst = 9
PHY-1002 : len = 1.00027e+06, over cnt = 1919(5%), over = 2746, worst = 9
PHY-1002 : len = 1.02451e+06, over cnt = 674(1%), over = 942, worst = 8
PHY-1002 : len = 1.04058e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.04094e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.684722s wall, 3.984375s user + 0.234375s system = 4.218750s CPU (157.1%)

PHY-1001 : Congestion index: top1 = 65.37, top5 = 59.71, top10 = 56.28, top15 = 53.80.
PHY-1001 : End global routing;  3.066262s wall, 4.312500s user + 0.281250s system = 4.593750s CPU (149.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 708, reserve = 709, peak = 723.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 968, reserve = 970, peak = 968.
PHY-1001 : End build detailed router design. 4.562099s wall, 4.515625s user + 0.046875s system = 4.562500s CPU (100.0%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 144112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 7.323082s wall, 7.328125s user + 0.000000s system = 7.328125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 1004, reserve = 1007, peak = 1004.
PHY-1001 : End phase 1; 7.331230s wall, 7.328125s user + 0.000000s system = 7.328125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7837 net; 24.305122s wall, 24.265625s user + 0.031250s system = 24.296875s CPU (100.0%)

PHY-1022 : len = 1.96474e+06, over cnt = 884(0%), over = 884, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1016, reserve = 1019, peak = 1016.
PHY-1001 : End initial routed; 68.362037s wall, 94.937500s user + 0.359375s system = 95.296875s CPU (139.4%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3523/13803(25%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -42.500  |  -2309.350  |  712  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.300050s wall, 3.281250s user + 0.015625s system = 3.296875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1029, reserve = 1032, peak = 1029.
PHY-1001 : End phase 2; 71.662210s wall, 98.218750s user + 0.375000s system = 98.593750s CPU (137.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1643 nets with SWNS -41.030ns STNS -1950.128ns FEP 710.
PHY-1001 : End OPT Iter 1; 1.097334s wall, 6.515625s user + 0.015625s system = 6.531250s CPU (595.2%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1155 nets with SWNS -38.244ns STNS -1816.786ns FEP 689.
PHY-1001 : End OPT Iter 2; 2.194709s wall, 6.906250s user + 0.000000s system = 6.906250s CPU (314.7%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 650 nets with SWNS -37.248ns STNS -1077.521ns FEP 547.
PHY-1001 : End OPT Iter 3; 2.582441s wall, 5.937500s user + 0.000000s system = 5.937500s CPU (229.9%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 322 nets with SWNS -37.248ns STNS -464.670ns FEP 83.
PHY-1001 : End OPT Iter 4; 4.768626s wall, 5.031250s user + 0.000000s system = 5.031250s CPU (105.5%)

PHY-1001 : ===== OPT Iter 5 =====
PHY-1001 : Processed 46 pins with SWNS -37.136ns STNS -463.439ns FEP 83.
PHY-1001 : End OPT Iter 5; 0.358104s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.4%)

PHY-1022 : len = 2.03588e+06, over cnt = 5622(0%), over = 5689, worst = 2, crit = 0
PHY-1001 : End optimize timing; 11.267566s wall, 25.015625s user + 0.015625s system = 25.031250s CPU (222.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96628e+06, over cnt = 712(0%), over = 716, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 22.103769s wall, 23.250000s user + 0.000000s system = 23.250000s CPU (105.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97355e+06, over cnt = 83(0%), over = 83, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 6.932488s wall, 6.937500s user + 0.031250s system = 6.968750s CPU (100.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97546e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 8.547978s wall, 8.531250s user + 0.000000s system = 8.531250s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.97659e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 11.800767s wall, 11.796875s user + 0.000000s system = 11.796875s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.97718e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 15.079841s wall, 15.000000s user + 0.000000s system = 15.000000s CPU (99.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.97726e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 22.385242s wall, 22.312500s user + 0.000000s system = 22.312500s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.97742e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 14.929507s wall, 14.875000s user + 0.000000s system = 14.875000s CPU (99.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.97715e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 14.153622s wall, 14.125000s user + 0.000000s system = 14.125000s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 1.97711e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 14.122375s wall, 14.093750s user + 0.000000s system = 14.093750s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 1.97721e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 15.376306s wall, 15.375000s user + 0.046875s system = 15.421875s CPU (100.3%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 1.9774e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 10.864307s wall, 10.843750s user + 0.000000s system = 10.843750s CPU (99.8%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 1.97734e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 7.370130s wall, 7.375000s user + 0.000000s system = 7.375000s CPU (100.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.97743e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 5.721528s wall, 5.734375s user + 0.000000s system = 5.734375s CPU (100.2%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 1.97754e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 3.417461s wall, 3.421875s user + 0.000000s system = 3.421875s CPU (100.1%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 1.97759e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.188947s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.97742e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.196943s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (126.9%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.97743e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.229952s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.9%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.97744e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.258545s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.7%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 1.97743e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.400820s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.4%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 1.97754e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.194127s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.6%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.9775e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.194277s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.5%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 1.97751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.181377s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (112.0%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 1.97759e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 23; 0.195842s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.7%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1688/13803(12%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.060  |  -504.121  |  121  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.318911s wall, 3.312500s user + 0.015625s system = 3.328125s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 1611 feed throughs used by 1078 nets
PHY-1001 : End commit to database; 2.380069s wall, 2.312500s user + 0.046875s system = 2.359375s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 1130, reserve = 1137, peak = 1130.
PHY-1001 : End phase 3; 192.186544s wall, 206.750000s user + 0.171875s system = 206.921875s CPU (107.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 53 pins with SWNS -36.886ns STNS -490.956ns FEP 121.
PHY-1001 : End OPT Iter 1; 0.589684s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.0%)

PHY-1022 : len = 1.97763e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.896054s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (101.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-36.886ns, -490.956ns, 121}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97742e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.193528s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97743e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.214936s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.5%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1688/13803(12%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -37.952  |  -502.681  |  121  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.719712s wall, 3.718750s user + 0.000000s system = 3.718750s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 1615 feed throughs used by 1081 nets
PHY-1001 : End commit to database; 2.553618s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 1137, reserve = 1144, peak = 1137.
PHY-1001 : End phase 4; 7.650666s wall, 7.625000s user + 0.000000s system = 7.625000s CPU (99.7%)

PHY-1003 : Routed, final wirelength = 1.97743e+06
PHY-1001 : Current memory(MB): used = 1141, reserve = 1148, peak = 1141.
PHY-1001 : End export database. 0.087615s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.0%)

PHY-1001 : End detail routing;  284.013325s wall, 325.031250s user + 0.609375s system = 325.640625s CPU (114.7%)

RUN-1003 : finish command "route" in  289.976619s wall, 332.234375s user + 0.890625s system = 333.125000s CPU (114.9%)

RUN-1004 : used memory is 1004 MB, reserved memory is 1027 MB, peak memory is 1141 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        84
  #input                   19
  #output                  62
  #inout                    3

Utilization Statistics
#lut                    11800   out of  19600   60.20%
#reg                     3844   out of  19600   19.61%
#le                     12067
  #lut only              8223   out of  12067   68.14%
  #reg only               267   out of  12067    2.21%
  #lut&reg               3577   out of  12067   29.64%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       84   out of    186   45.16%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      14   out of     16   87.50%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                        Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                            2365
#2        differentiator/filter/CLK                  GCLK               mslice             Buzzer/TunePWM_Sound/PWM_n1_syn_300.q0                        313
#3        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                            69
#4        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                                68
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                            17
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                          16
#7        ledwater/light_clk                         GCLK               lslice             ledwater/reg2_syn_143.q0                                      12
#8        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q0                     8
#9        ethernet/u1/gmii_rx_clk_in                 GCLK               mslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1                           8
#10       u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_txreg/tx_NS[0]_syn_62.q0             4
#11       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                           2
#12       i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_I2C_INTERNAL_RX_TX/count_send_data_b1[4]_syn_39.f0    2
#13       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                               1
#14       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                            0
#15       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                            0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   LED_Out[7]      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
   LED_Out[6]      OUTPUT        E16        LVCMOS33           8            NONE       NONE    
   LED_Out[5]      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
   LED_Out[4]      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
   LED_Out[3]      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
   LED_Out[2]      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   LED_Out[1]      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   LED_Out[0]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8          PULLDOWN     NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8          PULLDOWN     NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        J12        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |12067  |10685   |1115    |3850    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |12     |12      |0       |3       |0       |0       |
|  APBTube                               |APBTube                         |89     |79      |10      |59      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    SSeg                                |SSeg                            |17     |17      |0       |8       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |112    |97      |15      |68      |0       |0       |
|    KeyToCol                            |KeyToCol                        |94     |79      |15      |55      |0       |0       |
|  Buzzer                                |Buzzer                          |624    |548     |44      |291     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |64     |63      |0       |42      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |58     |50      |8       |29      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |58     |50      |8       |32      |0       |0       |
|    BDMA_BGM                            |BDMA                            |33     |33      |0       |29      |0       |0       |
|    BDMA_Sound                          |BDMA                            |36     |36      |0       |31      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |58     |44      |8       |28      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |58     |45      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |14     |14      |0       |3       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |6      |6       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |108    |102     |6       |22      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |107    |101     |6       |22      |0       |0       |
|  Interface_9341                        |Interface_9341                  |8      |8       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |142    |136     |6       |37      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |117    |109     |8       |13      |0       |0       |
|  Printer                               |Printer                         |347    |314     |26      |134     |0       |0       |
|    LCD_ini                             |LCD_ini                         |77     |61      |9       |24      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |64     |64      |0       |28      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |65     |65      |0       |22      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |45     |45      |0       |16      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |4      |4       |0       |2       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |166    |166     |0       |84      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |22     |22      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |16      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |16     |16      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |16     |16      |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |4      |4       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |2       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |49     |49      |0       |11      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |49     |49      |0       |11      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |2      |2       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |2      |2       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |28     |28      |0       |6       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |20     |20      |0       |4       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |11     |11      |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |9      |9       |0       |2       |0       |0       |
|  SNR_reader                            |SNR_reader                      |526    |339     |187     |53      |0       |0       |
|  Timer                                 |Timer                           |43     |24      |10      |24      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |199    |186     |12      |102     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |84     |84      |0       |23      |0       |0       |
|  apb_ledwater                          |apb_ledwater                    |8      |8       |0       |3       |0       |0       |
|  differentiator                        |differentiator                  |1146   |531     |425     |466     |0       |26      |
|    filter                              |filter                          |1116   |512     |419     |450     |0       |24      |
|  ethernet                              |ethernet                        |300    |260     |38      |81      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |284    |246     |38      |68      |0       |0       |
|    counter_fifo                        |counter_fifo                    |4      |4       |0       |4       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |12     |10      |0       |9       |0       |0       |
|  i2c                                   |i2c                             |426    |334     |92      |85      |0       |0       |
|    DUT_APB                             |apb                             |17     |17      |0       |13      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |58     |58      |0       |16      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |351    |259     |92      |56      |0       |0       |
|  ledwater                              |ledwater                        |62     |56      |6       |38      |0       |0       |
|  pwm_dac                               |pwm                             |473    |341     |132     |45      |0       |0       |
|  sample_down                           |sample_down                     |12     |12      |0       |11      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5958   |5885    |59      |1623    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1035   |986     |41      |530     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |124    |121     |0       |121     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |19     |19      |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |612    |571     |41      |171     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |80     |75      |5       |22      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |72     |54      |18      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |434    |416     |18      |115     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |280    |275     |0       |231     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7774  
    #2          2       3161  
    #3          3       1476  
    #4          4       752   
    #5        5-10      1051  
    #6        11-50     782   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.21            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.356421s wall, 3.937500s user + 0.031250s system = 3.968750s CPU (168.4%)

RUN-1004 : used memory is 1007 MB, reserved memory is 1030 MB, peak memory is 1141 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65505, tnet num: 14816, tinst num: 6357, tnode num: 75838, tedge num: 112239.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.719904s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (99.9%)

RUN-1004 : used memory is 1011 MB, reserved memory is 1033 MB, peak memory is 1141 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 15 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.282893s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1066 MB, peak memory is 1141 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6357
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 15115, pip num: 164984
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1615
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3187 valid insts, and 456977 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  15.015489s wall, 202.125000s user + 2.125000s system = 204.250000s CPU (1360.3%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1167 MB, peak memory is 1332 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220718_220459.log"
