{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622935030421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622935030421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 16:17:10 2021 " "Processing started: Sat Jun 05 16:17:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622935030421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935030421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935030421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622935030718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622935030718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputSelect " "Found entity 1: outputSelect" {  } { { "outputSelect.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/outputSelect.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Decoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Processor.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/PC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035949 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "PC.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/PC.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_to_1 " "Found entity 1: Mux2_to_1" {  } { { "Mux2_to_1.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Mux2_to_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035950 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux2_to_1_tb " "Found entity 2: Mux2_to_1_tb" {  } { { "Mux2_to_1.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Mux2_to_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/IR.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035951 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "IR.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/IR.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/InstructionMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/FSM.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035953 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_tb " "Found entity 2: FSM_tb" {  } { { "FSM.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/FSM.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035955 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_tb " "Found entity 2: Datapath_tb" {  } { { "Datapath.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Datapath.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Data_Memory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Control_Unit.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035963 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_Unit_tb " "Found entity 2: Control_Unit_tb" {  } { { "Control_Unit.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Control_Unit.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035964 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/ALU.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alterarom.v 1 1 " "Found 1 design units, including 1 entities, in source file alterarom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraROM " "Found entity 1: AlteraROM" {  } { { "AlteraROM.v" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alteradmem.v 1 1 " "Found 1 design units, including 1 entities, in source file alteradmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraDmem " "Found entity 1: AlteraDmem" {  } { { "AlteraDmem.v" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraDmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.sv 1 1 " "Found 1 design units, including 1 entities, in source file project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/ButtonSync.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/KeyFilter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935035970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935035970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622935036018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:BS " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:BS\"" {  } { { "Project.sv" "BS" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Project.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:Filter " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:Filter\"" {  } { { "Project.sv" "Filter" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Project.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:processor\"" {  } { { "Project.sv" "processor" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Project.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Processor:processor\|Control_Unit:Controller " "Elaborating entity \"Control_Unit\" for hierarchy \"Processor:processor\|Control_Unit:Controller\"" {  } { { "Processor.sv" "Controller" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Processor.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\"" {  } { { "Control_Unit.sv" "Imem" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Control_Unit.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlteraROM Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1 " "Elaborating entity \"AlteraROM\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\"" {  } { { "InstructionMemory.sv" "unit1" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/InstructionMemory.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component\"" {  } { { "AlteraROM.v" "altsyncram_component" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component\"" {  } { { "AlteraROM.v" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IM.mif " "Parameter \"init_file\" = \"IM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036070 ""}  } { { "AlteraROM.v" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622935036070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ni91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ni91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ni91 " "Found entity 1: altsyncram_ni91" {  } { { "db/altsyncram_ni91.tdf" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/db/altsyncram_ni91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935036110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935036110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ni91 Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component\|altsyncram_ni91:auto_generated " "Elaborating entity \"altsyncram_ni91\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|InstructionMemory:Imem\|AlteraROM:unit1\|altsyncram:altsyncram_component\|altsyncram_ni91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:processor\|Control_Unit:Controller\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|PC:pc\"" {  } { { "Control_Unit.sv" "pc" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Control_Unit.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:processor\|Control_Unit:Controller\|IR:Instruction_Reg " "Elaborating entity \"IR\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|IR:Instruction_Reg\"" {  } { { "Control_Unit.sv" "Instruction_Reg" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Control_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Processor:processor\|Control_Unit:Controller\|FSM:controller " "Elaborating entity \"FSM\" for hierarchy \"Processor:processor\|Control_Unit:Controller\|FSM:controller\"" {  } { { "Control_Unit.sv" "controller" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Control_Unit.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Processor:processor\|Datapath:Data_Path " "Elaborating entity \"Datapath\" for hierarchy \"Processor:processor\|Datapath:Data_Path\"" {  } { { "Processor.sv" "Data_Path" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\"" {  } { { "Datapath.sv" "Dmem" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlteraDmem Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0 " "Elaborating entity \"AlteraDmem\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\"" {  } { { "Data_Memory.sv" "unit0" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Data_Memory.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component\"" {  } { { "AlteraDmem.v" "altsyncram_component" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraDmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component\"" {  } { { "AlteraDmem.v" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraDmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myData.mif " "Parameter \"init_file\" = \"myData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622935036125 ""}  } { { "AlteraDmem.v" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/AlteraDmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622935036125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1h1 " "Found entity 1: altsyncram_u1h1" {  } { { "db/altsyncram_u1h1.tdf" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/db/altsyncram_u1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622935036164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935036164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1h1 Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component\|altsyncram_u1h1:auto_generated " "Elaborating entity \"altsyncram_u1h1\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|Data_Memory:Dmem\|AlteraDmem:unit0\|altsyncram:altsyncram_component\|altsyncram_u1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_to_1 Processor:processor\|Datapath:Data_Path\|Mux2_to_1:MUX " "Elaborating entity \"Mux2_to_1\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|Mux2_to_1:MUX\"" {  } { { "Datapath.sv" "MUX" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:processor\|Datapath:Data_Path\|Register:Reg " "Elaborating entity \"Register\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|Register:Reg\"" {  } { { "Datapath.sv" "Reg" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:processor\|Datapath:Data_Path\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:processor\|Datapath:Data_Path\|ALU:Alu\"" {  } { { "Datapath.sv" "Alu" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:unit3 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:unit3\"" {  } { { "Project.sv" "unit3" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Project.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSelect outputSelect:Selector " "Elaborating entity \"outputSelect\" for hierarchy \"outputSelect:Selector\"" {  } { { "Project.sv" "Selector" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Project.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935036171 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:processor\|Datapath:Data_Path\|Register:Reg\|regfile " "RAM logic \"Processor:processor\|Datapath:Data_Path\|Register:Reg\|regfile\" is uninferred due to asynchronous read logic" {  } { { "Register.sv" "regfile" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/Register.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1622935036356 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1622935036356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622935036934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622935037832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622935037985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622935037985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "968 " "Implemented 968 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622935038054 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622935038054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "869 " "Implemented 869 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622935038054 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1622935038054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622935038054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622935038067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 16:17:18 2021 " "Processing ended: Sat Jun 05 16:17:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622935038067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622935038067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622935038067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622935038067 ""}
