#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* pinDMK */
#define pinDMK__0__INTTYPE CYREG_PICU5_INTTYPE6
#define pinDMK__0__MASK 0x40u
#define pinDMK__0__PC CYREG_PRT5_PC6
#define pinDMK__0__PORT 5u
#define pinDMK__0__SHIFT 6u
#define pinDMK__AG CYREG_PRT5_AG
#define pinDMK__AMUX CYREG_PRT5_AMUX
#define pinDMK__BIE CYREG_PRT5_BIE
#define pinDMK__BIT_MASK CYREG_PRT5_BIT_MASK
#define pinDMK__BYP CYREG_PRT5_BYP
#define pinDMK__CTL CYREG_PRT5_CTL
#define pinDMK__DM0 CYREG_PRT5_DM0
#define pinDMK__DM1 CYREG_PRT5_DM1
#define pinDMK__DM2 CYREG_PRT5_DM2
#define pinDMK__DR CYREG_PRT5_DR
#define pinDMK__INP_DIS CYREG_PRT5_INP_DIS
#define pinDMK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define pinDMK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define pinDMK__LCD_EN CYREG_PRT5_LCD_EN
#define pinDMK__MASK 0x40u
#define pinDMK__PORT 5u
#define pinDMK__PRT CYREG_PRT5_PRT
#define pinDMK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define pinDMK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define pinDMK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define pinDMK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define pinDMK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define pinDMK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define pinDMK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define pinDMK__PS CYREG_PRT5_PS
#define pinDMK__SHIFT 6u
#define pinDMK__SLW CYREG_PRT5_SLW

/* pinClock */
#define pinClock__0__INTTYPE CYREG_PICU3_INTTYPE1
#define pinClock__0__MASK 0x02u
#define pinClock__0__PC CYREG_PRT3_PC1
#define pinClock__0__PORT 3u
#define pinClock__0__SHIFT 1u
#define pinClock__AG CYREG_PRT3_AG
#define pinClock__AMUX CYREG_PRT3_AMUX
#define pinClock__BIE CYREG_PRT3_BIE
#define pinClock__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinClock__BYP CYREG_PRT3_BYP
#define pinClock__CTL CYREG_PRT3_CTL
#define pinClock__DM0 CYREG_PRT3_DM0
#define pinClock__DM1 CYREG_PRT3_DM1
#define pinClock__DM2 CYREG_PRT3_DM2
#define pinClock__DR CYREG_PRT3_DR
#define pinClock__INP_DIS CYREG_PRT3_INP_DIS
#define pinClock__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pinClock__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinClock__LCD_EN CYREG_PRT3_LCD_EN
#define pinClock__MASK 0x02u
#define pinClock__PORT 3u
#define pinClock__PRT CYREG_PRT3_PRT
#define pinClock__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinClock__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinClock__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinClock__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinClock__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinClock__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinClock__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinClock__PS CYREG_PRT3_PS
#define pinClock__SHIFT 1u
#define pinClock__SLW CYREG_PRT3_SLW

/* pgaPolarC_SC */
#define pgaPolarC_SC__BST CYREG_SC2_BST
#define pgaPolarC_SC__CLK CYREG_SC2_CLK
#define pgaPolarC_SC__CMPINV CYREG_SC_CMPINV
#define pgaPolarC_SC__CMPINV_MASK 0x04u
#define pgaPolarC_SC__CPTR CYREG_SC_CPTR
#define pgaPolarC_SC__CPTR_MASK 0x04u
#define pgaPolarC_SC__CR0 CYREG_SC2_CR0
#define pgaPolarC_SC__CR1 CYREG_SC2_CR1
#define pgaPolarC_SC__CR2 CYREG_SC2_CR2
#define pgaPolarC_SC__MSK CYREG_SC_MSK
#define pgaPolarC_SC__MSK_MASK 0x04u
#define pgaPolarC_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define pgaPolarC_SC__PM_ACT_MSK 0x04u
#define pgaPolarC_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define pgaPolarC_SC__PM_STBY_MSK 0x04u
#define pgaPolarC_SC__SR CYREG_SC_SR
#define pgaPolarC_SC__SR_MASK 0x04u
#define pgaPolarC_SC__SW0 CYREG_SC2_SW0
#define pgaPolarC_SC__SW10 CYREG_SC2_SW10
#define pgaPolarC_SC__SW2 CYREG_SC2_SW2
#define pgaPolarC_SC__SW3 CYREG_SC2_SW3
#define pgaPolarC_SC__SW4 CYREG_SC2_SW4
#define pgaPolarC_SC__SW6 CYREG_SC2_SW6
#define pgaPolarC_SC__SW7 CYREG_SC2_SW7
#define pgaPolarC_SC__SW8 CYREG_SC2_SW8
#define pgaPolarC_SC__WRK1 CYREG_SC_WRK1
#define pgaPolarC_SC__WRK1_MASK 0x04u

/* pgaPolarS_SC */
#define pgaPolarS_SC__BST CYREG_SC0_BST
#define pgaPolarS_SC__CLK CYREG_SC0_CLK
#define pgaPolarS_SC__CMPINV CYREG_SC_CMPINV
#define pgaPolarS_SC__CMPINV_MASK 0x01u
#define pgaPolarS_SC__CPTR CYREG_SC_CPTR
#define pgaPolarS_SC__CPTR_MASK 0x01u
#define pgaPolarS_SC__CR0 CYREG_SC0_CR0
#define pgaPolarS_SC__CR1 CYREG_SC0_CR1
#define pgaPolarS_SC__CR2 CYREG_SC0_CR2
#define pgaPolarS_SC__MSK CYREG_SC_MSK
#define pgaPolarS_SC__MSK_MASK 0x01u
#define pgaPolarS_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define pgaPolarS_SC__PM_ACT_MSK 0x01u
#define pgaPolarS_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define pgaPolarS_SC__PM_STBY_MSK 0x01u
#define pgaPolarS_SC__SR CYREG_SC_SR
#define pgaPolarS_SC__SR_MASK 0x01u
#define pgaPolarS_SC__SW0 CYREG_SC0_SW0
#define pgaPolarS_SC__SW10 CYREG_SC0_SW10
#define pgaPolarS_SC__SW2 CYREG_SC0_SW2
#define pgaPolarS_SC__SW3 CYREG_SC0_SW3
#define pgaPolarS_SC__SW4 CYREG_SC0_SW4
#define pgaPolarS_SC__SW6 CYREG_SC0_SW6
#define pgaPolarS_SC__SW7 CYREG_SC0_SW7
#define pgaPolarS_SC__SW8 CYREG_SC0_SW8
#define pgaPolarS_SC__WRK1 CYREG_SC_WRK1
#define pgaPolarS_SC__WRK1_MASK 0x01u

/* pinPolarC */
#define pinPolarC__0__INTTYPE CYREG_PICU4_INTTYPE5
#define pinPolarC__0__MASK 0x20u
#define pinPolarC__0__PC CYREG_PRT4_PC5
#define pinPolarC__0__PORT 4u
#define pinPolarC__0__SHIFT 5u
#define pinPolarC__AG CYREG_PRT4_AG
#define pinPolarC__AMUX CYREG_PRT4_AMUX
#define pinPolarC__BIE CYREG_PRT4_BIE
#define pinPolarC__BIT_MASK CYREG_PRT4_BIT_MASK
#define pinPolarC__BYP CYREG_PRT4_BYP
#define pinPolarC__CTL CYREG_PRT4_CTL
#define pinPolarC__DM0 CYREG_PRT4_DM0
#define pinPolarC__DM1 CYREG_PRT4_DM1
#define pinPolarC__DM2 CYREG_PRT4_DM2
#define pinPolarC__DR CYREG_PRT4_DR
#define pinPolarC__INP_DIS CYREG_PRT4_INP_DIS
#define pinPolarC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define pinPolarC__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define pinPolarC__LCD_EN CYREG_PRT4_LCD_EN
#define pinPolarC__MASK 0x20u
#define pinPolarC__PORT 4u
#define pinPolarC__PRT CYREG_PRT4_PRT
#define pinPolarC__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define pinPolarC__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define pinPolarC__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define pinPolarC__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define pinPolarC__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define pinPolarC__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define pinPolarC__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define pinPolarC__PS CYREG_PRT4_PS
#define pinPolarC__SHIFT 5u
#define pinPolarC__SLW CYREG_PRT4_SLW

/* pinPolarS */
#define pinPolarS__0__INTTYPE CYREG_PICU4_INTTYPE6
#define pinPolarS__0__MASK 0x40u
#define pinPolarS__0__PC CYREG_PRT4_PC6
#define pinPolarS__0__PORT 4u
#define pinPolarS__0__SHIFT 6u
#define pinPolarS__AG CYREG_PRT4_AG
#define pinPolarS__AMUX CYREG_PRT4_AMUX
#define pinPolarS__BIE CYREG_PRT4_BIE
#define pinPolarS__BIT_MASK CYREG_PRT4_BIT_MASK
#define pinPolarS__BYP CYREG_PRT4_BYP
#define pinPolarS__CTL CYREG_PRT4_CTL
#define pinPolarS__DM0 CYREG_PRT4_DM0
#define pinPolarS__DM1 CYREG_PRT4_DM1
#define pinPolarS__DM2 CYREG_PRT4_DM2
#define pinPolarS__DR CYREG_PRT4_DR
#define pinPolarS__INP_DIS CYREG_PRT4_INP_DIS
#define pinPolarS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define pinPolarS__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define pinPolarS__LCD_EN CYREG_PRT4_LCD_EN
#define pinPolarS__MASK 0x40u
#define pinPolarS__PORT 4u
#define pinPolarS__PRT CYREG_PRT4_PRT
#define pinPolarS__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define pinPolarS__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define pinPolarS__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define pinPolarS__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define pinPolarS__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define pinPolarS__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define pinPolarS__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define pinPolarS__PS CYREG_PRT4_PS
#define pinPolarS__SHIFT 6u
#define pinPolarS__SLW CYREG_PRT4_SLW

/* clockShift */
#define clockShift__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define clockShift__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define clockShift__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define clockShift__CFG2_SRC_SEL_MASK 0x07u
#define clockShift__INDEX 0x01u
#define clockShift__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clockShift__PM_ACT_MSK 0x02u
#define clockShift__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clockShift__PM_STBY_MSK 0x02u

/* isrLoadInt */
#define isrLoadInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrLoadInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrLoadInt__INTC_MASK 0x01u
#define isrLoadInt__INTC_NUMBER 0u
#define isrLoadInt__INTC_PRIOR_NUM 7u
#define isrLoadInt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isrLoadInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrLoadInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* lcdDisplay_LCDPort */
#define lcdDisplay_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define lcdDisplay_LCDPort__0__MASK 0x01u
#define lcdDisplay_LCDPort__0__PC CYREG_PRT2_PC0
#define lcdDisplay_LCDPort__0__PORT 2u
#define lcdDisplay_LCDPort__0__SHIFT 0u
#define lcdDisplay_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define lcdDisplay_LCDPort__1__MASK 0x02u
#define lcdDisplay_LCDPort__1__PC CYREG_PRT2_PC1
#define lcdDisplay_LCDPort__1__PORT 2u
#define lcdDisplay_LCDPort__1__SHIFT 1u
#define lcdDisplay_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define lcdDisplay_LCDPort__2__MASK 0x04u
#define lcdDisplay_LCDPort__2__PC CYREG_PRT2_PC2
#define lcdDisplay_LCDPort__2__PORT 2u
#define lcdDisplay_LCDPort__2__SHIFT 2u
#define lcdDisplay_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define lcdDisplay_LCDPort__3__MASK 0x08u
#define lcdDisplay_LCDPort__3__PC CYREG_PRT2_PC3
#define lcdDisplay_LCDPort__3__PORT 2u
#define lcdDisplay_LCDPort__3__SHIFT 3u
#define lcdDisplay_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define lcdDisplay_LCDPort__4__MASK 0x10u
#define lcdDisplay_LCDPort__4__PC CYREG_PRT2_PC4
#define lcdDisplay_LCDPort__4__PORT 2u
#define lcdDisplay_LCDPort__4__SHIFT 4u
#define lcdDisplay_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define lcdDisplay_LCDPort__5__MASK 0x20u
#define lcdDisplay_LCDPort__5__PC CYREG_PRT2_PC5
#define lcdDisplay_LCDPort__5__PORT 2u
#define lcdDisplay_LCDPort__5__SHIFT 5u
#define lcdDisplay_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define lcdDisplay_LCDPort__6__MASK 0x40u
#define lcdDisplay_LCDPort__6__PC CYREG_PRT2_PC6
#define lcdDisplay_LCDPort__6__PORT 2u
#define lcdDisplay_LCDPort__6__SHIFT 6u
#define lcdDisplay_LCDPort__AG CYREG_PRT2_AG
#define lcdDisplay_LCDPort__AMUX CYREG_PRT2_AMUX
#define lcdDisplay_LCDPort__BIE CYREG_PRT2_BIE
#define lcdDisplay_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define lcdDisplay_LCDPort__BYP CYREG_PRT2_BYP
#define lcdDisplay_LCDPort__CTL CYREG_PRT2_CTL
#define lcdDisplay_LCDPort__DM0 CYREG_PRT2_DM0
#define lcdDisplay_LCDPort__DM1 CYREG_PRT2_DM1
#define lcdDisplay_LCDPort__DM2 CYREG_PRT2_DM2
#define lcdDisplay_LCDPort__DR CYREG_PRT2_DR
#define lcdDisplay_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define lcdDisplay_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define lcdDisplay_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define lcdDisplay_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define lcdDisplay_LCDPort__MASK 0x7Fu
#define lcdDisplay_LCDPort__PORT 2u
#define lcdDisplay_LCDPort__PRT CYREG_PRT2_PRT
#define lcdDisplay_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define lcdDisplay_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define lcdDisplay_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define lcdDisplay_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define lcdDisplay_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define lcdDisplay_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define lcdDisplay_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define lcdDisplay_LCDPort__PS CYREG_PRT2_PS
#define lcdDisplay_LCDPort__SHIFT 0u
#define lcdDisplay_LCDPort__SLW CYREG_PRT2_SLW

/* pgaANTPlus_SC */
#define pgaANTPlus_SC__BST CYREG_SC3_BST
#define pgaANTPlus_SC__CLK CYREG_SC3_CLK
#define pgaANTPlus_SC__CMPINV CYREG_SC_CMPINV
#define pgaANTPlus_SC__CMPINV_MASK 0x08u
#define pgaANTPlus_SC__CPTR CYREG_SC_CPTR
#define pgaANTPlus_SC__CPTR_MASK 0x08u
#define pgaANTPlus_SC__CR0 CYREG_SC3_CR0
#define pgaANTPlus_SC__CR1 CYREG_SC3_CR1
#define pgaANTPlus_SC__CR2 CYREG_SC3_CR2
#define pgaANTPlus_SC__MSK CYREG_SC_MSK
#define pgaANTPlus_SC__MSK_MASK 0x08u
#define pgaANTPlus_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define pgaANTPlus_SC__PM_ACT_MSK 0x08u
#define pgaANTPlus_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define pgaANTPlus_SC__PM_STBY_MSK 0x08u
#define pgaANTPlus_SC__SR CYREG_SC_SR
#define pgaANTPlus_SC__SR_MASK 0x08u
#define pgaANTPlus_SC__SW0 CYREG_SC3_SW0
#define pgaANTPlus_SC__SW10 CYREG_SC3_SW10
#define pgaANTPlus_SC__SW2 CYREG_SC3_SW2
#define pgaANTPlus_SC__SW3 CYREG_SC3_SW3
#define pgaANTPlus_SC__SW4 CYREG_SC3_SW4
#define pgaANTPlus_SC__SW6 CYREG_SC3_SW6
#define pgaANTPlus_SC__SW7 CYREG_SC3_SW7
#define pgaANTPlus_SC__SW8 CYREG_SC3_SW8
#define pgaANTPlus_SC__WRK1 CYREG_SC_WRK1
#define pgaANTPlus_SC__WRK1_MASK 0x08u

/* pinANTPlus */
#define pinANTPlus__0__INTTYPE CYREG_PICU4_INTTYPE7
#define pinANTPlus__0__MASK 0x80u
#define pinANTPlus__0__PC CYREG_PRT4_PC7
#define pinANTPlus__0__PORT 4u
#define pinANTPlus__0__SHIFT 7u
#define pinANTPlus__AG CYREG_PRT4_AG
#define pinANTPlus__AMUX CYREG_PRT4_AMUX
#define pinANTPlus__BIE CYREG_PRT4_BIE
#define pinANTPlus__BIT_MASK CYREG_PRT4_BIT_MASK
#define pinANTPlus__BYP CYREG_PRT4_BYP
#define pinANTPlus__CTL CYREG_PRT4_CTL
#define pinANTPlus__DM0 CYREG_PRT4_DM0
#define pinANTPlus__DM1 CYREG_PRT4_DM1
#define pinANTPlus__DM2 CYREG_PRT4_DM2
#define pinANTPlus__DR CYREG_PRT4_DR
#define pinANTPlus__INP_DIS CYREG_PRT4_INP_DIS
#define pinANTPlus__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define pinANTPlus__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define pinANTPlus__LCD_EN CYREG_PRT4_LCD_EN
#define pinANTPlus__MASK 0x80u
#define pinANTPlus__PORT 4u
#define pinANTPlus__PRT CYREG_PRT4_PRT
#define pinANTPlus__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define pinANTPlus__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define pinANTPlus__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define pinANTPlus__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define pinANTPlus__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define pinANTPlus__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define pinANTPlus__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define pinANTPlus__PS CYREG_PRT4_PS
#define pinANTPlus__SHIFT 7u
#define pinANTPlus__SLW CYREG_PRT4_SLW

/* pinButton1 */
#define pinButton1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define pinButton1__0__MASK 0x01u
#define pinButton1__0__PC CYREG_PRT0_PC0
#define pinButton1__0__PORT 0u
#define pinButton1__0__SHIFT 0u
#define pinButton1__AG CYREG_PRT0_AG
#define pinButton1__AMUX CYREG_PRT0_AMUX
#define pinButton1__BIE CYREG_PRT0_BIE
#define pinButton1__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton1__BYP CYREG_PRT0_BYP
#define pinButton1__CTL CYREG_PRT0_CTL
#define pinButton1__DM0 CYREG_PRT0_DM0
#define pinButton1__DM1 CYREG_PRT0_DM1
#define pinButton1__DM2 CYREG_PRT0_DM2
#define pinButton1__DR CYREG_PRT0_DR
#define pinButton1__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton1__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton1__MASK 0x01u
#define pinButton1__PORT 0u
#define pinButton1__PRT CYREG_PRT0_PRT
#define pinButton1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton1__PS CYREG_PRT0_PS
#define pinButton1__SHIFT 0u
#define pinButton1__SLW CYREG_PRT0_SLW

/* pinButton2 */
#define pinButton2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define pinButton2__0__MASK 0x02u
#define pinButton2__0__PC CYREG_PRT0_PC1
#define pinButton2__0__PORT 0u
#define pinButton2__0__SHIFT 1u
#define pinButton2__AG CYREG_PRT0_AG
#define pinButton2__AMUX CYREG_PRT0_AMUX
#define pinButton2__BIE CYREG_PRT0_BIE
#define pinButton2__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton2__BYP CYREG_PRT0_BYP
#define pinButton2__CTL CYREG_PRT0_CTL
#define pinButton2__DM0 CYREG_PRT0_DM0
#define pinButton2__DM1 CYREG_PRT0_DM1
#define pinButton2__DM2 CYREG_PRT0_DM2
#define pinButton2__DR CYREG_PRT0_DR
#define pinButton2__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton2__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton2__MASK 0x02u
#define pinButton2__PORT 0u
#define pinButton2__PRT CYREG_PRT0_PRT
#define pinButton2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton2__PS CYREG_PRT0_PS
#define pinButton2__SHIFT 1u
#define pinButton2__SLW CYREG_PRT0_SLW

/* pinButton3 */
#define pinButton3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define pinButton3__0__MASK 0x04u
#define pinButton3__0__PC CYREG_PRT0_PC2
#define pinButton3__0__PORT 0u
#define pinButton3__0__SHIFT 2u
#define pinButton3__AG CYREG_PRT0_AG
#define pinButton3__AMUX CYREG_PRT0_AMUX
#define pinButton3__BIE CYREG_PRT0_BIE
#define pinButton3__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton3__BYP CYREG_PRT0_BYP
#define pinButton3__CTL CYREG_PRT0_CTL
#define pinButton3__DM0 CYREG_PRT0_DM0
#define pinButton3__DM1 CYREG_PRT0_DM1
#define pinButton3__DM2 CYREG_PRT0_DM2
#define pinButton3__DR CYREG_PRT0_DR
#define pinButton3__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton3__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton3__MASK 0x04u
#define pinButton3__PORT 0u
#define pinButton3__PRT CYREG_PRT0_PRT
#define pinButton3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton3__PS CYREG_PRT0_PS
#define pinButton3__SHIFT 2u
#define pinButton3__SLW CYREG_PRT0_SLW

/* pinButton4 */
#define pinButton4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define pinButton4__0__MASK 0x08u
#define pinButton4__0__PC CYREG_PRT0_PC3
#define pinButton4__0__PORT 0u
#define pinButton4__0__SHIFT 3u
#define pinButton4__AG CYREG_PRT0_AG
#define pinButton4__AMUX CYREG_PRT0_AMUX
#define pinButton4__BIE CYREG_PRT0_BIE
#define pinButton4__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton4__BYP CYREG_PRT0_BYP
#define pinButton4__CTL CYREG_PRT0_CTL
#define pinButton4__DM0 CYREG_PRT0_DM0
#define pinButton4__DM1 CYREG_PRT0_DM1
#define pinButton4__DM2 CYREG_PRT0_DM2
#define pinButton4__DR CYREG_PRT0_DR
#define pinButton4__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton4__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton4__MASK 0x08u
#define pinButton4__PORT 0u
#define pinButton4__PRT CYREG_PRT0_PRT
#define pinButton4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton4__PS CYREG_PRT0_PS
#define pinButton4__SHIFT 3u
#define pinButton4__SLW CYREG_PRT0_SLW

/* pinButton5 */
#define pinButton5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define pinButton5__0__MASK 0x10u
#define pinButton5__0__PC CYREG_PRT0_PC4
#define pinButton5__0__PORT 0u
#define pinButton5__0__SHIFT 4u
#define pinButton5__AG CYREG_PRT0_AG
#define pinButton5__AMUX CYREG_PRT0_AMUX
#define pinButton5__BIE CYREG_PRT0_BIE
#define pinButton5__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton5__BYP CYREG_PRT0_BYP
#define pinButton5__CTL CYREG_PRT0_CTL
#define pinButton5__DM0 CYREG_PRT0_DM0
#define pinButton5__DM1 CYREG_PRT0_DM1
#define pinButton5__DM2 CYREG_PRT0_DM2
#define pinButton5__DR CYREG_PRT0_DR
#define pinButton5__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton5__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton5__MASK 0x10u
#define pinButton5__PORT 0u
#define pinButton5__PRT CYREG_PRT0_PRT
#define pinButton5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton5__PS CYREG_PRT0_PS
#define pinButton5__SHIFT 4u
#define pinButton5__SLW CYREG_PRT0_SLW

/* pinButton6 */
#define pinButton6__0__INTTYPE CYREG_PICU0_INTTYPE5
#define pinButton6__0__MASK 0x20u
#define pinButton6__0__PC CYREG_PRT0_PC5
#define pinButton6__0__PORT 0u
#define pinButton6__0__SHIFT 5u
#define pinButton6__AG CYREG_PRT0_AG
#define pinButton6__AMUX CYREG_PRT0_AMUX
#define pinButton6__BIE CYREG_PRT0_BIE
#define pinButton6__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton6__BYP CYREG_PRT0_BYP
#define pinButton6__CTL CYREG_PRT0_CTL
#define pinButton6__DM0 CYREG_PRT0_DM0
#define pinButton6__DM1 CYREG_PRT0_DM1
#define pinButton6__DM2 CYREG_PRT0_DM2
#define pinButton6__DR CYREG_PRT0_DR
#define pinButton6__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton6__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton6__MASK 0x20u
#define pinButton6__PORT 0u
#define pinButton6__PRT CYREG_PRT0_PRT
#define pinButton6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton6__PS CYREG_PRT0_PS
#define pinButton6__SHIFT 5u
#define pinButton6__SLW CYREG_PRT0_SLW

/* pinButton7 */
#define pinButton7__0__INTTYPE CYREG_PICU0_INTTYPE6
#define pinButton7__0__MASK 0x40u
#define pinButton7__0__PC CYREG_PRT0_PC6
#define pinButton7__0__PORT 0u
#define pinButton7__0__SHIFT 6u
#define pinButton7__AG CYREG_PRT0_AG
#define pinButton7__AMUX CYREG_PRT0_AMUX
#define pinButton7__BIE CYREG_PRT0_BIE
#define pinButton7__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton7__BYP CYREG_PRT0_BYP
#define pinButton7__CTL CYREG_PRT0_CTL
#define pinButton7__DM0 CYREG_PRT0_DM0
#define pinButton7__DM1 CYREG_PRT0_DM1
#define pinButton7__DM2 CYREG_PRT0_DM2
#define pinButton7__DR CYREG_PRT0_DR
#define pinButton7__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton7__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton7__MASK 0x40u
#define pinButton7__PORT 0u
#define pinButton7__PRT CYREG_PRT0_PRT
#define pinButton7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton7__PS CYREG_PRT0_PS
#define pinButton7__SHIFT 6u
#define pinButton7__SLW CYREG_PRT0_SLW

/* pinButton8 */
#define pinButton8__0__INTTYPE CYREG_PICU0_INTTYPE7
#define pinButton8__0__MASK 0x80u
#define pinButton8__0__PC CYREG_PRT0_PC7
#define pinButton8__0__PORT 0u
#define pinButton8__0__SHIFT 7u
#define pinButton8__AG CYREG_PRT0_AG
#define pinButton8__AMUX CYREG_PRT0_AMUX
#define pinButton8__BIE CYREG_PRT0_BIE
#define pinButton8__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinButton8__BYP CYREG_PRT0_BYP
#define pinButton8__CTL CYREG_PRT0_CTL
#define pinButton8__DM0 CYREG_PRT0_DM0
#define pinButton8__DM1 CYREG_PRT0_DM1
#define pinButton8__DM2 CYREG_PRT0_DM2
#define pinButton8__DR CYREG_PRT0_DR
#define pinButton8__INP_DIS CYREG_PRT0_INP_DIS
#define pinButton8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinButton8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinButton8__LCD_EN CYREG_PRT0_LCD_EN
#define pinButton8__MASK 0x80u
#define pinButton8__PORT 0u
#define pinButton8__PRT CYREG_PRT0_PRT
#define pinButton8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinButton8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinButton8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinButton8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinButton8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinButton8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinButton8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinButton8__PS CYREG_PRT0_PS
#define pinButton8__SHIFT 7u
#define pinButton8__SLW CYREG_PRT0_SLW

/* isrStoreInt */
#define isrStoreInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrStoreInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrStoreInt__INTC_MASK 0x04u
#define isrStoreInt__INTC_NUMBER 2u
#define isrStoreInt__INTC_PRIOR_NUM 7u
#define isrStoreInt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isrStoreInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrStoreInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* counterShift_CounterHW */
#define counterShift_CounterHW__CAP0 CYREG_TMR0_CAP0
#define counterShift_CounterHW__CAP1 CYREG_TMR0_CAP1
#define counterShift_CounterHW__CFG0 CYREG_TMR0_CFG0
#define counterShift_CounterHW__CFG1 CYREG_TMR0_CFG1
#define counterShift_CounterHW__CFG2 CYREG_TMR0_CFG2
#define counterShift_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define counterShift_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define counterShift_CounterHW__PER0 CYREG_TMR0_PER0
#define counterShift_CounterHW__PER1 CYREG_TMR0_PER1
#define counterShift_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define counterShift_CounterHW__PM_ACT_MSK 0x01u
#define counterShift_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define counterShift_CounterHW__PM_STBY_MSK 0x01u
#define counterShift_CounterHW__RT0 CYREG_TMR0_RT0
#define counterShift_CounterHW__RT1 CYREG_TMR0_RT1
#define counterShift_CounterHW__SR0 CYREG_TMR0_SR0

/* pinPolarCLED */
#define pinPolarCLED__0__INTTYPE CYREG_PICU6_INTTYPE2
#define pinPolarCLED__0__MASK 0x04u
#define pinPolarCLED__0__PC CYREG_PRT6_PC2
#define pinPolarCLED__0__PORT 6u
#define pinPolarCLED__0__SHIFT 2u
#define pinPolarCLED__AG CYREG_PRT6_AG
#define pinPolarCLED__AMUX CYREG_PRT6_AMUX
#define pinPolarCLED__BIE CYREG_PRT6_BIE
#define pinPolarCLED__BIT_MASK CYREG_PRT6_BIT_MASK
#define pinPolarCLED__BYP CYREG_PRT6_BYP
#define pinPolarCLED__CTL CYREG_PRT6_CTL
#define pinPolarCLED__DM0 CYREG_PRT6_DM0
#define pinPolarCLED__DM1 CYREG_PRT6_DM1
#define pinPolarCLED__DM2 CYREG_PRT6_DM2
#define pinPolarCLED__DR CYREG_PRT6_DR
#define pinPolarCLED__INP_DIS CYREG_PRT6_INP_DIS
#define pinPolarCLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define pinPolarCLED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define pinPolarCLED__LCD_EN CYREG_PRT6_LCD_EN
#define pinPolarCLED__MASK 0x04u
#define pinPolarCLED__PORT 6u
#define pinPolarCLED__PRT CYREG_PRT6_PRT
#define pinPolarCLED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define pinPolarCLED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define pinPolarCLED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define pinPolarCLED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define pinPolarCLED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define pinPolarCLED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define pinPolarCLED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define pinPolarCLED__PS CYREG_PRT6_PS
#define pinPolarCLED__SHIFT 2u
#define pinPolarCLED__SLW CYREG_PRT6_SLW

/* pinPolarSLED */
#define pinPolarSLED__0__INTTYPE CYREG_PICU6_INTTYPE3
#define pinPolarSLED__0__MASK 0x08u
#define pinPolarSLED__0__PC CYREG_PRT6_PC3
#define pinPolarSLED__0__PORT 6u
#define pinPolarSLED__0__SHIFT 3u
#define pinPolarSLED__AG CYREG_PRT6_AG
#define pinPolarSLED__AMUX CYREG_PRT6_AMUX
#define pinPolarSLED__BIE CYREG_PRT6_BIE
#define pinPolarSLED__BIT_MASK CYREG_PRT6_BIT_MASK
#define pinPolarSLED__BYP CYREG_PRT6_BYP
#define pinPolarSLED__CTL CYREG_PRT6_CTL
#define pinPolarSLED__DM0 CYREG_PRT6_DM0
#define pinPolarSLED__DM1 CYREG_PRT6_DM1
#define pinPolarSLED__DM2 CYREG_PRT6_DM2
#define pinPolarSLED__DR CYREG_PRT6_DR
#define pinPolarSLED__INP_DIS CYREG_PRT6_INP_DIS
#define pinPolarSLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define pinPolarSLED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define pinPolarSLED__LCD_EN CYREG_PRT6_LCD_EN
#define pinPolarSLED__MASK 0x08u
#define pinPolarSLED__PORT 6u
#define pinPolarSLED__PRT CYREG_PRT6_PRT
#define pinPolarSLED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define pinPolarSLED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define pinPolarSLED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define pinPolarSLED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define pinPolarSLED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define pinPolarSLED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define pinPolarSLED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define pinPolarSLED__PS CYREG_PRT6_PS
#define pinPolarSLED__SHIFT 3u
#define pinPolarSLED__SLW CYREG_PRT6_SLW

/* statusButton */
#define statusButton_sts_sts_reg__0__MASK 0x01u
#define statusButton_sts_sts_reg__0__POS 0
#define statusButton_sts_sts_reg__1__MASK 0x02u
#define statusButton_sts_sts_reg__1__POS 1
#define statusButton_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define statusButton_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define statusButton_sts_sts_reg__2__MASK 0x04u
#define statusButton_sts_sts_reg__2__POS 2
#define statusButton_sts_sts_reg__3__MASK 0x08u
#define statusButton_sts_sts_reg__3__POS 3
#define statusButton_sts_sts_reg__4__MASK 0x10u
#define statusButton_sts_sts_reg__4__POS 4
#define statusButton_sts_sts_reg__5__MASK 0x20u
#define statusButton_sts_sts_reg__5__POS 5
#define statusButton_sts_sts_reg__6__MASK 0x40u
#define statusButton_sts_sts_reg__6__POS 6
#define statusButton_sts_sts_reg__7__MASK 0x80u
#define statusButton_sts_sts_reg__7__POS 7
#define statusButton_sts_sts_reg__MASK 0xFFu
#define statusButton_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define statusButton_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define statusButton_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* counterPolarC_CounterUDB */
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define counterPolarC_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define counterPolarC_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define counterPolarC_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define counterPolarC_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define counterPolarC_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define counterPolarC_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define counterPolarC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define counterPolarC_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__0__POS 0
#define counterPolarC_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__1__POS 1
#define counterPolarC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define counterPolarC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define counterPolarC_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__2__POS 2
#define counterPolarC_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__4__POS 4
#define counterPolarC_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__5__POS 5
#define counterPolarC_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__6__POS 6
#define counterPolarC_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define counterPolarC_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define counterPolarC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define counterPolarC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB00_ST

/* counterPolarS_CounterUDB */
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB07_A0
#define counterPolarS_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB07_A1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB07_D0
#define counterPolarS_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB07_D1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define counterPolarS_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB07_F0
#define counterPolarS_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB07_F1
#define counterPolarS_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define counterPolarS_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define counterPolarS_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define counterPolarS_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__0__POS 0
#define counterPolarS_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__1__POS 1
#define counterPolarS_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define counterPolarS_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define counterPolarS_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__2__POS 2
#define counterPolarS_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__4__POS 4
#define counterPolarS_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__5__POS 5
#define counterPolarS_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__6__POS 6
#define counterPolarS_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define counterPolarS_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define counterPolarS_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define counterPolarS_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* pinANTPlusLED */
#define pinANTPlusLED__0__INTTYPE CYREG_PICU6_INTTYPE0
#define pinANTPlusLED__0__MASK 0x01u
#define pinANTPlusLED__0__PC CYREG_PRT6_PC0
#define pinANTPlusLED__0__PORT 6u
#define pinANTPlusLED__0__SHIFT 0u
#define pinANTPlusLED__AG CYREG_PRT6_AG
#define pinANTPlusLED__AMUX CYREG_PRT6_AMUX
#define pinANTPlusLED__BIE CYREG_PRT6_BIE
#define pinANTPlusLED__BIT_MASK CYREG_PRT6_BIT_MASK
#define pinANTPlusLED__BYP CYREG_PRT6_BYP
#define pinANTPlusLED__CTL CYREG_PRT6_CTL
#define pinANTPlusLED__DM0 CYREG_PRT6_DM0
#define pinANTPlusLED__DM1 CYREG_PRT6_DM1
#define pinANTPlusLED__DM2 CYREG_PRT6_DM2
#define pinANTPlusLED__DR CYREG_PRT6_DR
#define pinANTPlusLED__INP_DIS CYREG_PRT6_INP_DIS
#define pinANTPlusLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define pinANTPlusLED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define pinANTPlusLED__LCD_EN CYREG_PRT6_LCD_EN
#define pinANTPlusLED__MASK 0x01u
#define pinANTPlusLED__PORT 6u
#define pinANTPlusLED__PRT CYREG_PRT6_PRT
#define pinANTPlusLED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define pinANTPlusLED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define pinANTPlusLED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define pinANTPlusLED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define pinANTPlusLED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define pinANTPlusLED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define pinANTPlusLED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define pinANTPlusLED__PS CYREG_PRT6_PS
#define pinANTPlusLED__SHIFT 0u
#define pinANTPlusLED__SLW CYREG_PRT6_SLW

/* pinShift_Load */
#define pinShift_Load__0__INTTYPE CYREG_PICU3_INTTYPE2
#define pinShift_Load__0__MASK 0x04u
#define pinShift_Load__0__PC CYREG_PRT3_PC2
#define pinShift_Load__0__PORT 3u
#define pinShift_Load__0__SHIFT 2u
#define pinShift_Load__AG CYREG_PRT3_AG
#define pinShift_Load__AMUX CYREG_PRT3_AMUX
#define pinShift_Load__BIE CYREG_PRT3_BIE
#define pinShift_Load__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinShift_Load__BYP CYREG_PRT3_BYP
#define pinShift_Load__CTL CYREG_PRT3_CTL
#define pinShift_Load__DM0 CYREG_PRT3_DM0
#define pinShift_Load__DM1 CYREG_PRT3_DM1
#define pinShift_Load__DM2 CYREG_PRT3_DM2
#define pinShift_Load__DR CYREG_PRT3_DR
#define pinShift_Load__INP_DIS CYREG_PRT3_INP_DIS
#define pinShift_Load__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pinShift_Load__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinShift_Load__LCD_EN CYREG_PRT3_LCD_EN
#define pinShift_Load__MASK 0x04u
#define pinShift_Load__PORT 3u
#define pinShift_Load__PRT CYREG_PRT3_PRT
#define pinShift_Load__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinShift_Load__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinShift_Load__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinShift_Load__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinShift_Load__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinShift_Load__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinShift_Load__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinShift_Load__PS CYREG_PRT3_PS
#define pinShift_Load__SHIFT 2u
#define pinShift_Load__SLW CYREG_PRT3_SLW

/* counterANTPlus_CounterUDB */
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define counterANTPlus_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__0__POS 0
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__1__POS 1
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__2__POS 2
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__4__POS 4
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__5__POS 5
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__6__POS 6
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB04_ST

/* pinCalibrateIn */
#define pinCalibrateIn__0__INTTYPE CYREG_PICU3_INTTYPE0
#define pinCalibrateIn__0__MASK 0x01u
#define pinCalibrateIn__0__PC CYREG_PRT3_PC0
#define pinCalibrateIn__0__PORT 3u
#define pinCalibrateIn__0__SHIFT 0u
#define pinCalibrateIn__AG CYREG_PRT3_AG
#define pinCalibrateIn__AMUX CYREG_PRT3_AMUX
#define pinCalibrateIn__BIE CYREG_PRT3_BIE
#define pinCalibrateIn__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinCalibrateIn__BYP CYREG_PRT3_BYP
#define pinCalibrateIn__CTL CYREG_PRT3_CTL
#define pinCalibrateIn__DM0 CYREG_PRT3_DM0
#define pinCalibrateIn__DM1 CYREG_PRT3_DM1
#define pinCalibrateIn__DM2 CYREG_PRT3_DM2
#define pinCalibrateIn__DR CYREG_PRT3_DR
#define pinCalibrateIn__INP_DIS CYREG_PRT3_INP_DIS
#define pinCalibrateIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pinCalibrateIn__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinCalibrateIn__LCD_EN CYREG_PRT3_LCD_EN
#define pinCalibrateIn__MASK 0x01u
#define pinCalibrateIn__PORT 3u
#define pinCalibrateIn__PRT CYREG_PRT3_PRT
#define pinCalibrateIn__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinCalibrateIn__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinCalibrateIn__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinCalibrateIn__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinCalibrateIn__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinCalibrateIn__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinCalibrateIn__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinCalibrateIn__PS CYREG_PRT3_PS
#define pinCalibrateIn__SHIFT 0u
#define pinCalibrateIn__SLW CYREG_PRT3_SLW

/* shiftregSender_bSR */
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B1_UDB07_A0
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B1_UDB07_A1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B1_UDB07_D0
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B1_UDB07_D1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B1_UDB07_F0
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B1_UDB07_F1
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define shiftregSender_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define shiftregSender_bSR_StsReg__0__MASK 0x01u
#define shiftregSender_bSR_StsReg__0__POS 0
#define shiftregSender_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define shiftregSender_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define shiftregSender_bSR_StsReg__3__MASK 0x08u
#define shiftregSender_bSR_StsReg__3__POS 3
#define shiftregSender_bSR_StsReg__4__MASK 0x10u
#define shiftregSender_bSR_StsReg__4__POS 4
#define shiftregSender_bSR_StsReg__5__MASK 0x20u
#define shiftregSender_bSR_StsReg__5__POS 5
#define shiftregSender_bSR_StsReg__6__MASK 0x40u
#define shiftregSender_bSR_StsReg__6__POS 6
#define shiftregSender_bSR_StsReg__MASK 0x79u
#define shiftregSender_bSR_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define shiftregSender_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define shiftregSender_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define shiftregSender_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define shiftregSender_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define shiftregSender_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define shiftregSender_bSR_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define shiftregSender_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define shiftregSender_bSR_SyncCtl_CtrlReg__0__POS 0
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB07_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB07_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define shiftregSender_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define shiftregSender_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB07_MSK

/* PWMPulseCapture_PWMUDB */
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMPulseCapture_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1

/* clockButtonRead */
#define clockButtonRead__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define clockButtonRead__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define clockButtonRead__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define clockButtonRead__CFG2_SRC_SEL_MASK 0x07u
#define clockButtonRead__INDEX 0x02u
#define clockButtonRead__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clockButtonRead__PM_ACT_MSK 0x04u
#define clockButtonRead__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clockButtonRead__PM_STBY_MSK 0x04u

/* clockPulseCount */
#define clockPulseCount__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define clockPulseCount__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define clockPulseCount__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define clockPulseCount__CFG2_SRC_SEL_MASK 0x07u
#define clockPulseCount__INDEX 0x00u
#define clockPulseCount__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clockPulseCount__PM_ACT_MSK 0x01u
#define clockPulseCount__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clockPulseCount__PM_STBY_MSK 0x01u

/* isrPulseCapture */
#define isrPulseCapture__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrPulseCapture__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrPulseCapture__INTC_MASK 0x02u
#define isrPulseCapture__INTC_NUMBER 1u
#define isrPulseCapture__INTC_PRIOR_NUM 7u
#define isrPulseCapture__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isrPulseCapture__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrPulseCapture__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* pinCalibrateOut */
#define pinCalibrateOut__0__INTTYPE CYREG_PICU3_INTTYPE7
#define pinCalibrateOut__0__MASK 0x80u
#define pinCalibrateOut__0__PC CYREG_PRT3_PC7
#define pinCalibrateOut__0__PORT 3u
#define pinCalibrateOut__0__SHIFT 7u
#define pinCalibrateOut__AG CYREG_PRT3_AG
#define pinCalibrateOut__AMUX CYREG_PRT3_AMUX
#define pinCalibrateOut__BIE CYREG_PRT3_BIE
#define pinCalibrateOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinCalibrateOut__BYP CYREG_PRT3_BYP
#define pinCalibrateOut__CTL CYREG_PRT3_CTL
#define pinCalibrateOut__DM0 CYREG_PRT3_DM0
#define pinCalibrateOut__DM1 CYREG_PRT3_DM1
#define pinCalibrateOut__DM2 CYREG_PRT3_DM2
#define pinCalibrateOut__DR CYREG_PRT3_DR
#define pinCalibrateOut__INP_DIS CYREG_PRT3_INP_DIS
#define pinCalibrateOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pinCalibrateOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinCalibrateOut__LCD_EN CYREG_PRT3_LCD_EN
#define pinCalibrateOut__MASK 0x80u
#define pinCalibrateOut__PORT 3u
#define pinCalibrateOut__PRT CYREG_PRT3_PRT
#define pinCalibrateOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinCalibrateOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinCalibrateOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinCalibrateOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinCalibrateOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinCalibrateOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinCalibrateOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinCalibrateOut__PS CYREG_PRT3_PS
#define pinCalibrateOut__SHIFT 7u
#define pinCalibrateOut__SLW CYREG_PRT3_SLW

/* shiftregReceiver_bSR */
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB06_A0
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB06_A1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB06_D0
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB06_D1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB06_F0
#define shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB06_F1
#define shiftregReceiver_bSR_StsReg__1__MASK 0x02u
#define shiftregReceiver_bSR_StsReg__1__POS 1
#define shiftregReceiver_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define shiftregReceiver_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define shiftregReceiver_bSR_StsReg__3__MASK 0x08u
#define shiftregReceiver_bSR_StsReg__3__POS 3
#define shiftregReceiver_bSR_StsReg__4__MASK 0x10u
#define shiftregReceiver_bSR_StsReg__4__POS 4
#define shiftregReceiver_bSR_StsReg__5__MASK 0x20u
#define shiftregReceiver_bSR_StsReg__5__POS 5
#define shiftregReceiver_bSR_StsReg__6__MASK 0x40u
#define shiftregReceiver_bSR_StsReg__6__POS 6
#define shiftregReceiver_bSR_StsReg__MASK 0x7Au
#define shiftregReceiver_bSR_StsReg__MASK_REG CYREG_B0_UDB05_MSK
#define shiftregReceiver_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define shiftregReceiver_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define shiftregReceiver_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define shiftregReceiver_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define shiftregReceiver_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define shiftregReceiver_bSR_StsReg__STATUS_REG CYREG_B0_UDB05_ST
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__0__POS 0
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define shiftregReceiver_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Combine"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E120069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
