MIG: 18:14:58 : Running customizer.xit
MIG: 18:14:58 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 18:14:58 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-Marks-M3800/coregen/neural_net_accelerator_mig_7series_0_0
MIG: 18:14:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:58 : outputDirectory: c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-Marks-M3800/coregen/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 18:14:58 : vivado_mode: xpg_bd
MIG: 18:14:58 :  locked false  
MIG: 18:14:58 : HDL Language: Verilog
MIG: 18:14:58 : compInfo: false
MIG: 18:14:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:14:58 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:14:58 : I am in catch area
MIG: 18:14:58 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-Marks-M3800/coregen/neural_net_accelerator_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-Marks-M3800/coregen/neural_net_accelerator_mig_7series_0_0/xil_txt.out} ... 
MIG: 18:19:07 : Prasad before: xmlPropertyPrj -- .prj
MIG: 18:19:07 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 18:19:07 : XML_INPUT_FILE: c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-Marks-M3800/coregen/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 18:19:07 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 18:19:07 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 18:19:07 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 18:19:07 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 18:19:07 : Sending back 0
MIG: 18:19:08 : xml_input_file: mig_a.prj
MIG: 18:19:08 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 18:19:08 : xml_input_file: mig_a.prj
MIG: 18:19:08 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 18:19:08 : In updateAllModelParams
MIG: 18:19:08 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 18:19:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:19:08 : XGUI hdlLanguage: Verilog
MIG: 18:19:08 : xgui vivado_mode: xpg_bd
MIG: 18:19:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:19:08 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 18:19:10 : 1
MIG: 18:19:10 : Inside fn mem: DDR3
MIG: 18:19:10 : detect_uiclk: 100000000
MIG: 18:19:10 : cntrl:  memtype: DDR3
MIG: 18:19:10 : 800
MIG: 18:19:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:19:10 : 
MIG: 18:19:10 : 1
MIG: 18:19:10 : 100000000
MIG: 18:19:10 : 
MIG: 18:19:10 :  polarity_value: 1
MIG: 18:19:10 : 
MIG: 18:19:10 : EXTERNAL
MIG: 18:19:10 : cntrl:  memtype: DDR3
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:19:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:19:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:19:10 : 2
MIG: 18:19:10 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:19:10 : 16
MIG: 18:19:10 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:19:10 : 2
MIG: 18:19:10 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: ECC ==> OFF
MIG: 18:19:10 : 16
MIG: 18:19:10 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:19:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:19:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:19:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:19:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:19:10 : 15
MIG: 18:19:10 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:19:10 : 29
MIG: 18:19:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:19:10 : 0
MIG: 18:19:10 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:19:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:19:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:19:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:19:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:19:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:19:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:19:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:19:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:19:10 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:19:10 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:19:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:19:10 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:19:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:19:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:19:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:19:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:19:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:19:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:19:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:19:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:19:10 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:19:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:19:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:19:10 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 18:19:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:19:10 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 18:19:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:19:10 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:19:10 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 18:19:10 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:19:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:19:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:19:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:19:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:19:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:19:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:19:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 18:19:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:19:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 18:19:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 18:19:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 18:19:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:19:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 18:19:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:19:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:19:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 18:19:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:19:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 18:19:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 18:19:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 18:19:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 18:19:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:19:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:19:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:19:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:19:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:19:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:19:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:19:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:19:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:19:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:19:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:19:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:19:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:19:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:19:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:19:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:19:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:19:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:19:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:19:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:19:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:19:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:19:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:19:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:19:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:19:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:19:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:19:10 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:19:10 : 4
MIG: 18:19:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:19:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:19:10 : 536870912
MIG: 18:19:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 18:19:10 : 29
MIG: 18:19:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 18:19:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:19:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:19:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:19:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:19:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:19:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:19:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:19:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:19:10 : 
MIG: 18:19:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:19:10 : 
MIG: 18:19:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:19:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:19:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:19:10 : NOBUF
MIG: 18:19:10 : NOBUF
MIG: 18:19:10 : 
MIG: 18:19:10 : Same Interface
MIG: 18:23:55 : xml_input_file: mig_a.prj
MIG: 18:23:55 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 18:23:55 : In updateAllModelParams
MIG: 18:23:55 : XGUI hdlLanguage: Verilog
MIG: 18:23:55 : xgui vivado_mode: xpg_bd
MIG: 18:23:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:23:55 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 18:23:56 : 
MIG: 18:23:56 : Inside fn mem: DDR3
MIG: 18:23:56 : detect_uiclk: 100000000
MIG: 18:23:56 : cntrl:  memtype: DDR3
MIG: 18:23:56 : 
MIG: 18:23:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:23:56 : 
MIG: 18:23:56 : 
MIG: 18:23:56 : 
MIG: 18:23:56 : 
MIG: 18:23:56 :  polarity_value: 1
MIG: 18:23:56 : 
MIG: 18:23:56 : 
MIG: 18:23:56 : cntrl:  memtype: DDR3
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:23:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:23:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: ECC ==> OFF
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:23:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:23:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:23:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:23:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:23:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:23:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:23:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:23:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:23:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:23:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:23:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:23:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:23:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:23:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:23:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:23:56 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:23:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:23:56 : 
MIG: 18:23:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:23:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:23:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:23:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:23:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:23:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:23:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:23:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:23:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:23:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:23:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:23:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:23:56 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 18:23:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:23:56 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 18:23:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:23:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:23:56 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 18:23:56 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:23:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:23:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:23:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:23:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:23:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:23:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:23:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 18:23:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:23:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 18:23:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 18:23:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 18:23:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:23:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 18:23:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:23:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:23:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 18:23:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:23:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 18:23:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 18:23:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 18:23:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 18:23:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:23:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:23:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:23:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:23:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:23:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:23:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:23:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:23:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:23:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:23:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:23:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:23:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:23:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:23:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:23:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:23:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:23:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:23:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:23:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:23:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:23:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:23:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:23:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:23:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:23:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:23:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:23:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:23:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:23:57 : 1
MIG: 18:23:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 18:23:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:23:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:23:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:23:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:23:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:23:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:23:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:23:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:23:57 : 
MIG: 18:23:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:23:57 : 
MIG: 18:23:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:23:57 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:23:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:23:57 : 
MIG: 18:23:57 : 
MIG: 18:23:57 : 
MIG: 18:23:57 : Same Interface
MIG: 18:23:57 : xml_input_file: mig_a.prj
MIG: 18:23:57 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 18:25:53 : Running synthesis.xit
MIG: 18:25:53 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 18:25:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:25:53 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 18:25:53 : ################# RUNNING MIG BATCH ###################
MIG: 18:25:53 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 18:25:53 : synp_flow:  -- synthesis_mode: Other
MIG: 18:25:53 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 18:25:53 : vivado_mode: xpg_bd
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 1
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 : isPortInterface: 0
MIG: 18:25:53 :  locked false  
MIG: 18:25:53 : HDL Language: Verilog
MIG: 18:25:53 : compInfo: false
MIG: 18:25:53 : Vivado Options xc7a200t sbg484 -1
MIG: 18:25:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:25:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:25:53 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:25:53 : I am in catch area
MIG: 18:25:53 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 18:26:04 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 18:26:04 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 18:26:04 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 18:26:04 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 18:26:04 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 18:26:05 : Running vlog_synth_rpr.xit
MIG: 18:26:05 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 18:26:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:26:05 : Running simulation.xit
MIG: 18:26:05 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 18:26:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:26:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:26:06 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 18:26:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:26:06 : Running implementation.xit
MIG: 18:26:06 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 18:26:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:29:51 : Running synthesis.xit
MIG: 22:29:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:29:51 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:29:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:29:51 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:29:51 : vivado_mode: xpg_bd
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 1
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 :  locked false  
MIG: 22:29:51 : HDL Language: Verilog
MIG: 22:29:51 : compInfo: false
MIG: 22:29:51 : Vivado Options xc7a200t sbg484 -1
MIG: 22:29:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:29:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:29:51 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:29:51 : I am in catch area
MIG: 22:29:51 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:30:02 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:30:02 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:30:02 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:30:02 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:30:02 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:30:03 : Running vlog_synth_rpr.xit
MIG: 22:30:03 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:30:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:30:03 : Running simulation.xit
MIG: 22:30:03 : ################# RUNNING MIG BATCH ###################
MIG: 22:30:03 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:30:03 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:03 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:30:03 : vivado_mode: xpg_bd
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 1
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 : isPortInterface: 0
MIG: 22:30:03 :  locked false  
MIG: 22:30:03 : HDL Language: Verilog
MIG: 22:30:03 : compInfo: false
MIG: 22:30:03 : Vivado Options xc7a200t sbg484 -1
MIG: 22:30:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:30:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:30:03 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:30:03 : I am in catch area
MIG: 22:30:03 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:30:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:30:14 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:30:14 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:30:14 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:30:14 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:30:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:30:15 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:30:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:30:15 : Running implementation.xit
MIG: 22:30:15 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:30:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:35:34 : Running synthesis.xit
MIG: 22:35:34 : ################# RUNNING MIG BATCH ###################
MIG: 22:35:34 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:35:34 : synp_flow:  -- synthesis_mode: Other
MIG: 22:35:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:35:34 : vivado_mode: xpg_bd
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 1
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 : isPortInterface: 0
MIG: 22:35:34 :  locked false  
MIG: 22:35:34 : HDL Language: Verilog
MIG: 22:35:34 : compInfo: false
MIG: 22:35:34 : Vivado Options xc7a200t sbg484 -1
MIG: 22:35:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:35:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:35:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:35:34 : I am in catch area
MIG: 22:35:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:35:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:35:46 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:35:46 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:35:46 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:35:46 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:35:46 : Running vlog_synth_rpr.xit
MIG: 22:35:46 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:35:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:35:47 : Running simulation.xit
MIG: 22:35:47 : ################# RUNNING MIG BATCH ###################
MIG: 22:35:47 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:35:47 : synp_flow:  -- synthesis_mode: Other
MIG: 22:35:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:35:47 : vivado_mode: xpg_bd
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 1
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 : isPortInterface: 0
MIG: 22:35:47 :  locked false  
MIG: 22:35:47 : HDL Language: Verilog
MIG: 22:35:47 : compInfo: false
MIG: 22:35:47 : Vivado Options xc7a200t sbg484 -1
MIG: 22:35:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:35:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:35:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:35:47 : I am in catch area
MIG: 22:35:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:35:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:35:58 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:35:58 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:35:59 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:35:59 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:35:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:35:59 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:35:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:36:00 : Running implementation.xit
MIG: 22:36:00 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:36:00 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:40:52 : Running synthesis.xit
MIG: 22:40:52 : ################# RUNNING MIG BATCH ###################
MIG: 22:40:52 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:40:52 : synp_flow:  -- synthesis_mode: Other
MIG: 22:40:52 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:40:52 : vivado_mode: xpg_bd
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:52 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 1
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 : isPortInterface: 0
MIG: 22:40:53 :  locked false  
MIG: 22:40:53 : HDL Language: Verilog
MIG: 22:40:53 : compInfo: false
MIG: 22:40:53 : Vivado Options xc7a200t sbg484 -1
MIG: 22:40:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:40:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:40:53 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:40:53 : I am in catch area
MIG: 22:40:53 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:41:04 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:41:04 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:41:04 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:41:04 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:41:04 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:41:05 : Running vlog_synth_rpr.xit
MIG: 22:41:05 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:41:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:41:05 : Running simulation.xit
MIG: 22:41:05 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:41:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:41:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:41:06 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:41:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:41:06 : Running implementation.xit
MIG: 22:41:06 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:41:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:40:46 : Running synthesis.xit
MIG: 23:40:47 : ################# RUNNING MIG BATCH ###################
MIG: 23:40:47 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:40:47 : synp_flow:  -- synthesis_mode: Other
MIG: 23:40:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:40:47 : vivado_mode: xpg_bd
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 1
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 : isPortInterface: 0
MIG: 23:40:47 :  locked false  
MIG: 23:40:47 : HDL Language: Verilog
MIG: 23:40:47 : compInfo: false
MIG: 23:40:47 : Vivado Options xc7a200t sbg484 -1
MIG: 23:40:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:40:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:40:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:40:47 : I am in catch area
MIG: 23:40:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:41:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:41:01 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:41:01 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:41:01 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:41:01 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:41:01 : Running vlog_synth_rpr.xit
MIG: 23:41:01 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:41:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:41:01 : Running simulation.xit
MIG: 23:41:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:41:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:41:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:41:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:41:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:41:02 : Running implementation.xit
MIG: 23:41:03 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:41:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:21:22 : Running synthesis.xit
MIG: 00:21:22 : ################# RUNNING MIG BATCH ###################
MIG: 00:21:22 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:21:22 : synp_flow:  -- synthesis_mode: Other
MIG: 00:21:22 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:21:22 : vivado_mode: xpg_bd
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 1
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 : isPortInterface: 0
MIG: 00:21:22 :  locked false  
MIG: 00:21:22 : HDL Language: Verilog
MIG: 00:21:22 : compInfo: false
MIG: 00:21:22 : Vivado Options xc7a200t sbg484 -1
MIG: 00:21:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:21:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:21:22 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:21:22 : I am in catch area
MIG: 00:21:22 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:21:35 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:21:35 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:21:35 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:21:35 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:21:35 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:21:35 : Running vlog_synth_rpr.xit
MIG: 00:21:35 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:21:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:21:35 : Running simulation.xit
MIG: 00:21:36 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:21:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:21:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:21:36 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:21:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:21:36 : Running implementation.xit
MIG: 00:21:36 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:21:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:46:51 : xml_input_file: mig_a.prj
MIG: 00:46:51 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:46:51 : xml_input_file: mig_a.prj
MIG: 00:46:51 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:46:51 : xml_input_file: mig_a.prj
MIG: 00:46:51 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:46:51 : In updateAllModelParams
MIG: 00:46:51 : XGUI hdlLanguage: Verilog
MIG: 00:46:51 : xgui vivado_mode: xpg_bd
MIG: 00:46:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:46:51 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 00:46:53 : 
MIG: 00:46:53 : Inside fn mem: DDR3
MIG: 00:46:53 : detect_uiclk: 100000000
MIG: 00:46:53 : cntrl:  memtype: DDR3
MIG: 00:46:53 : 
MIG: 00:46:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:46:53 : 
MIG: 00:46:53 : 
MIG: 00:46:53 : 
MIG: 00:46:53 : 
MIG: 00:46:53 :  polarity_value: 1
MIG: 00:46:53 : 
MIG: 00:46:53 : 
MIG: 00:46:53 : cntrl:  memtype: DDR3
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:46:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:46:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: ECC ==> OFF
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:46:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:46:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:46:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:46:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:46:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:46:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:46:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 00:46:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:46:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:46:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:46:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:46:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:46:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:46:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:46:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:46:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:46:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:46:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:46:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:46:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 00:46:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:46:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:46:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:46:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:46:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:46:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:46:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:46:53 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 00:46:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 00:46:53 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 00:46:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:46:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:46:53 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 00:46:53 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:46:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:46:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:46:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:46:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:46:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:46:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:46:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 00:46:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:46:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 00:46:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 00:46:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 00:46:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:46:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 00:46:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 00:46:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:46:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 00:46:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 00:46:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 00:46:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 00:46:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 00:46:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 00:46:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:46:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:46:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:46:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:46:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:46:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:46:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:46:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:46:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:46:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:46:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:46:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:46:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:46:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:46:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:46:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:46:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:46:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:46:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:46:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:46:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:46:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:46:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:46:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:46:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:46:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:46:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:46:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:46:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:46:53 : 3
MIG: 00:46:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 00:46:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:46:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:46:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:46:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:46:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:46:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:46:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:46:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:46:53 : 
MIG: 00:46:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:46:53 : 
MIG: 00:46:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 00:46:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:46:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:46:53 : 
MIG: 00:46:53 : 
MIG: 00:46:53 : 
MIG: 00:46:53 : Same Interface
MIG: 00:46:53 : xml_input_file: mig_a.prj
MIG: 00:46:53 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:46:56 : xml_input_file: mig_a.prj
MIG: 00:46:56 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:46:56 : In updateAllModelParams
MIG: 00:46:56 : XGUI hdlLanguage: Verilog
MIG: 00:46:56 : xgui vivado_mode: xpg_bd
MIG: 00:46:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:46:56 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 00:46:58 : 
MIG: 00:46:58 : Inside fn mem: DDR3
MIG: 00:46:58 : detect_uiclk: 100000000
MIG: 00:46:58 : cntrl:  memtype: DDR3
MIG: 00:46:58 : 
MIG: 00:46:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:46:58 : 
MIG: 00:46:58 : 
MIG: 00:46:58 : 
MIG: 00:46:58 : 
MIG: 00:46:58 :  polarity_value: 1
MIG: 00:46:58 : 
MIG: 00:46:58 : 
MIG: 00:46:58 : cntrl:  memtype: DDR3
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:46:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:46:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: ECC ==> OFF
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:46:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:46:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:46:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:46:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:46:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:46:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:46:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 00:46:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:46:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:46:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:46:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:46:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:46:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:46:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:46:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:46:58 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:46:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:46:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:46:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:46:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 00:46:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:46:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:46:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:46:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:46:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:46:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:46:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:46:58 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 00:46:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 00:46:58 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 00:46:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:46:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:46:58 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 00:46:58 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:46:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:46:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:46:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:46:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:46:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:46:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:46:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 00:46:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:46:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 00:46:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 00:46:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 00:46:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:46:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 00:46:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 00:46:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:46:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 00:46:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 00:46:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 00:46:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 00:46:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 00:46:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 00:46:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:46:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:46:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:46:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:46:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:46:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:46:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:46:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:46:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:46:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:46:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:46:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:46:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:46:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:46:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:46:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:46:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:46:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:46:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:46:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:46:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:46:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:46:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:46:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:46:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:46:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:46:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:46:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:46:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:46:58 : 4
MIG: 00:46:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 00:46:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:46:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:46:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:46:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:46:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:46:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:46:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:46:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:46:58 : 
MIG: 00:46:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:46:58 : 
MIG: 00:46:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 00:46:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:46:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:46:58 : 
MIG: 00:46:58 : 
MIG: 00:46:58 : 
MIG: 00:46:58 : Same Interface
MIG: 00:46:58 : xml_input_file: mig_a.prj
MIG: 00:46:58 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:47:03 : xml_input_file: mig_a.prj
MIG: 00:47:03 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:47:03 : In updateAllModelParams
MIG: 00:47:03 : XGUI hdlLanguage: Verilog
MIG: 00:47:03 : xgui vivado_mode: xpg_bd
MIG: 00:47:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:47:03 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 00:47:05 : 
MIG: 00:47:05 : Inside fn mem: DDR3
MIG: 00:47:05 : detect_uiclk: 100000000
MIG: 00:47:05 : cntrl:  memtype: DDR3
MIG: 00:47:05 : 
MIG: 00:47:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:47:05 : 
MIG: 00:47:05 : 
MIG: 00:47:05 : 
MIG: 00:47:05 : 
MIG: 00:47:05 :  polarity_value: 1
MIG: 00:47:05 : 
MIG: 00:47:05 : 
MIG: 00:47:05 : cntrl:  memtype: DDR3
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:47:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:47:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: ECC ==> OFF
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:47:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:47:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:47:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:47:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:47:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:47:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:47:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 00:47:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:47:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:47:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:47:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:47:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:47:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:47:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:47:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:47:05 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:47:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:47:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:47:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:47:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 00:47:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:47:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:47:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:47:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:47:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:47:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:47:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:47:05 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 00:47:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 00:47:05 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 00:47:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:47:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:47:05 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 00:47:05 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:47:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:47:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:47:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:47:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:47:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:47:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:47:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 00:47:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:47:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 00:47:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 00:47:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 00:47:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:47:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 00:47:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 00:47:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:47:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 00:47:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 00:47:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 00:47:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 00:47:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 00:47:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 00:47:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:47:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:47:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:47:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:47:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:47:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:47:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:47:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:47:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:47:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:47:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:47:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:47:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:47:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:47:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:47:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:47:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:47:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:47:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:47:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:47:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:47:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:47:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:47:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:47:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:47:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:47:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:47:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:47:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:47:05 : 3
MIG: 00:47:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 00:47:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:47:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:47:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:47:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:47:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:47:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:47:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:47:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:47:05 : 
MIG: 00:47:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:47:05 : 
MIG: 00:47:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 00:47:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:47:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:47:05 : 
MIG: 00:47:05 : 
MIG: 00:47:05 : 
MIG: 00:47:05 : Same Interface
MIG: 00:47:05 : xml_input_file: mig_a.prj
MIG: 00:47:05 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:47:06 : xml_input_file: mig_a.prj
MIG: 00:47:06 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:47:06 : In updateAllModelParams
MIG: 00:47:06 : XGUI hdlLanguage: Verilog
MIG: 00:47:06 : xgui vivado_mode: xpg_bd
MIG: 00:47:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:47:06 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 00:47:07 : 
MIG: 00:47:07 : Inside fn mem: DDR3
MIG: 00:47:07 : detect_uiclk: 100000000
MIG: 00:47:07 : cntrl:  memtype: DDR3
MIG: 00:47:07 : 
MIG: 00:47:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:47:07 : 
MIG: 00:47:07 : 
MIG: 00:47:07 : 
MIG: 00:47:07 : 
MIG: 00:47:07 :  polarity_value: 1
MIG: 00:47:07 : 
MIG: 00:47:07 : 
MIG: 00:47:07 : cntrl:  memtype: DDR3
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:47:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:47:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: ECC ==> OFF
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:47:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:47:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:47:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:47:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:47:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:47:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:47:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 00:47:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:47:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:47:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:47:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:47:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:47:07 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:47:07 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:47:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 00:47:07 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:47:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:47:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:47:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:47:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 00:47:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:47:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:47:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:47:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:47:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:47:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:47:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:47:07 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 00:47:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 00:47:07 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 00:47:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:47:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:47:07 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 00:47:07 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:47:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:47:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:47:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:47:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:47:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:47:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:47:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 00:47:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:47:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 00:47:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 00:47:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 00:47:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:47:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 00:47:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 00:47:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:47:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 00:47:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 00:47:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 00:47:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 00:47:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 00:47:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 00:47:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:47:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:47:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:47:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:47:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:47:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:47:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:47:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:47:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:47:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:47:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:47:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:47:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:47:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:47:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:47:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:47:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:47:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:47:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:47:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:47:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:47:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:47:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:47:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:47:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:47:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:47:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:47:07 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:47:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:47:07 : 4
MIG: 00:47:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 00:47:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:47:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:47:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:47:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:47:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:47:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:47:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:47:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:47:07 : 
MIG: 00:47:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:47:07 : 
MIG: 00:47:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 00:47:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:47:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:47:07 : 
MIG: 00:47:07 : 
MIG: 00:47:07 : 
MIG: 00:47:07 : Same Interface
MIG: 00:47:07 : xml_input_file: mig_a.prj
MIG: 00:47:07 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:51:00 : Running synthesis.xit
MIG: 00:51:00 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:00 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:51:00 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:00 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:51:00 : vivado_mode: xpg_bd
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 1
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 : isPortInterface: 0
MIG: 00:51:00 :  locked false  
MIG: 00:51:00 : HDL Language: Verilog
MIG: 00:51:00 : compInfo: false
MIG: 00:51:00 : Vivado Options xc7a200t sbg484 -1
MIG: 00:51:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:51:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:51:00 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:51:00 : I am in catch area
MIG: 00:51:00 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:51:12 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:51:12 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:51:12 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:51:12 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:51:12 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:51:13 : Running vlog_synth_rpr.xit
MIG: 00:51:13 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:51:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:51:13 : Running simulation.xit
MIG: 00:51:13 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:51:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:51:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:51:14 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:51:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:51:14 : Running implementation.xit
MIG: 00:51:14 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:51:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:32:17 : Running synthesis.xit
MIG: 00:32:17 : ################# RUNNING MIG BATCH ###################
MIG: 00:32:17 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:32:17 : synp_flow:  -- synthesis_mode: Other
MIG: 00:32:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:32:17 : vivado_mode: xpg_bd
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:17 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 1
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 : isPortInterface: 0
MIG: 00:32:18 :  locked false  
MIG: 00:32:18 : HDL Language: Verilog
MIG: 00:32:18 : compInfo: false
MIG: 00:32:18 : Vivado Options xc7a200t sbg484 -1
MIG: 00:32:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:32:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:32:18 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:32:18 : I am in catch area
MIG: 00:32:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:32:38 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:32:38 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:32:38 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:32:38 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:32:38 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:32:39 : Running vlog_synth_rpr.xit
MIG: 00:32:39 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:32:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:32:39 : Running simulation.xit
MIG: 00:32:39 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:32:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:32:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:32:40 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:32:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:32:40 : Running implementation.xit
MIG: 00:32:40 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:32:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:54:22 : Running synthesis.xit
MIG: 00:54:22 : ################# RUNNING MIG BATCH ###################
MIG: 00:54:22 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:54:22 : synp_flow:  -- synthesis_mode: Other
MIG: 00:54:22 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:54:22 : vivado_mode: xpg_bd
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 1
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 : isPortInterface: 0
MIG: 00:54:22 :  locked false  
MIG: 00:54:22 : HDL Language: Verilog
MIG: 00:54:22 : compInfo: false
MIG: 00:54:22 : Vivado Options xc7a200t sbg484 -1
MIG: 00:54:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:54:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:54:22 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:54:22 : I am in catch area
MIG: 00:54:22 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:54:34 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:54:34 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:54:34 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:54:34 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:54:34 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:35 : Running vlog_synth_rpr.xit
MIG: 00:54:35 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:54:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:54:35 : Running simulation.xit
MIG: 00:54:35 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:54:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:54:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:54:36 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:54:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:54:36 : Running implementation.xit
MIG: 00:54:36 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:54:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:58:25 : Running synthesis.xit
MIG: 00:58:25 : ################# RUNNING MIG BATCH ###################
MIG: 00:58:25 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:58:25 : synp_flow:  -- synthesis_mode: Other
MIG: 00:58:25 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:58:25 : vivado_mode: xpg_bd
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 1
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 : isPortInterface: 0
MIG: 00:58:25 :  locked false  
MIG: 00:58:25 : HDL Language: Verilog
MIG: 00:58:25 : compInfo: false
MIG: 00:58:25 : Vivado Options xc7a200t sbg484 -1
MIG: 00:58:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:58:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:58:25 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:58:25 : I am in catch area
MIG: 00:58:25 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:58:36 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:58:36 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:58:36 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:58:36 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:58:36 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:58:36 : Running vlog_synth_rpr.xit
MIG: 00:58:36 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:58:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:58:37 : Running simulation.xit
MIG: 00:58:37 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:58:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:58:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:58:37 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:58:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:58:37 : Running implementation.xit
MIG: 00:58:38 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:58:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:03:43 : Running synthesis.xit
MIG: 01:03:43 : ################# RUNNING MIG BATCH ###################
MIG: 01:03:43 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:03:43 : synp_flow:  -- synthesis_mode: Other
MIG: 01:03:43 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:03:43 : vivado_mode: xpg_bd
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:43 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 1
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 :  locked false  
MIG: 01:03:44 : HDL Language: Verilog
MIG: 01:03:44 : compInfo: false
MIG: 01:03:44 : Vivado Options xc7a200t sbg484 -1
MIG: 01:03:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:03:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:03:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:03:44 : I am in catch area
MIG: 01:03:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:03:54 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:03:54 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:03:54 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:03:54 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:03:54 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:03:54 : Running vlog_synth_rpr.xit
MIG: 01:03:54 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:03:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:03:55 : Running simulation.xit
MIG: 01:03:55 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:03:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:03:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:03:55 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:03:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:03:55 : Running implementation.xit
MIG: 01:03:55 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:03:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:11:27 : Running synthesis.xit
MIG: 01:11:27 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:27 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:11:27 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:27 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:11:27 : vivado_mode: xpg_bd
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 1
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 :  locked false  
MIG: 01:11:27 : HDL Language: Verilog
MIG: 01:11:27 : compInfo: false
MIG: 01:11:27 : Vivado Options xc7a200t sbg484 -1
MIG: 01:11:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:11:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:11:27 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:11:27 : I am in catch area
MIG: 01:11:27 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:38 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:11:38 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:11:38 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:11:39 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:11:39 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:39 : Running vlog_synth_rpr.xit
MIG: 01:11:39 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:11:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:11:39 : Running simulation.xit
MIG: 01:11:39 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:11:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:11:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:11:40 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:11:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:11:40 : Running implementation.xit
MIG: 01:11:40 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:11:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:41:37 : Running synthesis.xit
MIG: 01:41:38 : ################# RUNNING MIG BATCH ###################
MIG: 01:41:38 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:41:38 : synp_flow:  -- synthesis_mode: Other
MIG: 01:41:38 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:41:38 : vivado_mode: xpg_bd
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 1
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 : isPortInterface: 0
MIG: 01:41:38 :  locked false  
MIG: 01:41:38 : HDL Language: Verilog
MIG: 01:41:38 : compInfo: false
MIG: 01:41:38 : Vivado Options xc7a200t sbg484 -1
MIG: 01:41:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:41:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:41:38 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:41:38 : I am in catch area
MIG: 01:41:38 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:41:55 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:41:55 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:41:55 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:41:55 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:41:55 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:41:55 : Running vlog_synth_rpr.xit
MIG: 01:41:55 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:41:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:41:56 : Running simulation.xit
MIG: 01:41:56 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:41:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:41:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:41:56 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:41:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:41:57 : Running implementation.xit
MIG: 01:41:57 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:41:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:43:47 : Running synthesis.xit
MIG: 09:43:47 : ################# RUNNING MIG BATCH ###################
MIG: 09:43:47 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:43:47 : synp_flow:  -- synthesis_mode: Other
MIG: 09:43:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:43:47 : vivado_mode: xpg_bd
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 1
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 : isPortInterface: 0
MIG: 09:43:47 :  locked false  
MIG: 09:43:47 : HDL Language: Verilog
MIG: 09:43:47 : compInfo: false
MIG: 09:43:47 : Vivado Options xc7a200t sbg484 -1
MIG: 09:43:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:43:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:43:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:43:47 : I am in catch area
MIG: 09:43:48 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:44:06 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:44:06 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:44:06 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:44:06 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:44:06 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:44:06 : Running vlog_synth_rpr.xit
MIG: 09:44:06 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:44:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:44:07 : Running simulation.xit
MIG: 09:44:07 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:44:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:44:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:44:07 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:44:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:44:07 : Running implementation.xit
MIG: 09:44:07 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:44:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:55:41 : Running synthesis.xit
MIG: 10:55:41 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:41 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 10:55:41 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:41 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 10:55:41 : vivado_mode: xpg_bd
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 1
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 : isPortInterface: 0
MIG: 10:55:41 :  locked false  
MIG: 10:55:41 : HDL Language: Verilog
MIG: 10:55:41 : compInfo: false
MIG: 10:55:41 : Vivado Options xc7a200t sbg484 -1
MIG: 10:55:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:55:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:55:41 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:55:41 : I am in catch area
MIG: 10:55:41 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:52 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 10:55:52 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 10:55:52 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 10:55:52 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 10:55:52 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:52 : Running vlog_synth_rpr.xit
MIG: 10:55:52 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 10:55:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:55:52 : Running simulation.xit
MIG: 10:55:53 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 10:55:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:55:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:55:53 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 10:55:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:55:53 : Running implementation.xit
MIG: 10:55:53 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 10:55:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:41 : Running synthesis.xit
MIG: 12:40:41 : ################# RUNNING MIG BATCH ###################
MIG: 12:40:41 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 12:40:41 : synp_flow:  -- synthesis_mode: Other
MIG: 12:40:41 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 12:40:41 : vivado_mode: xpg_bd
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 1
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 : isPortInterface: 0
MIG: 12:40:41 :  locked false  
MIG: 12:40:41 : HDL Language: Verilog
MIG: 12:40:41 : compInfo: false
MIG: 12:40:41 : Vivado Options xc7a200t sbg484 -1
MIG: 12:40:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:40:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:40:41 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 12:40:41 : I am in catch area
MIG: 12:40:41 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 12:40:53 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 12:40:53 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 12:40:53 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 12:40:53 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 12:40:53 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 12:40:53 : Running vlog_synth_rpr.xit
MIG: 12:40:53 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 12:40:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:54 : Running simulation.xit
MIG: 12:40:54 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 12:40:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:40:54 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 12:40:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:54 : Running implementation.xit
MIG: 12:40:54 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 12:40:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:25:37 : Running synthesis.xit
MIG: 16:25:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:25:38 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 16:25:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:25:38 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 16:25:38 : vivado_mode: xpg_bd
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 1
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 : isPortInterface: 0
MIG: 16:25:38 :  locked false  
MIG: 16:25:38 : HDL Language: Verilog
MIG: 16:25:38 : compInfo: false
MIG: 16:25:38 : Vivado Options xc7a200t sbg484 -1
MIG: 16:25:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:25:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:25:38 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:25:38 : I am in catch area
MIG: 16:25:38 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 16:25:50 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 16:25:50 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 16:25:50 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 16:25:50 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 16:25:50 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 16:25:50 : Running vlog_synth_rpr.xit
MIG: 16:25:51 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:25:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:25:51 : Running simulation.xit
MIG: 16:25:51 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:25:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:25:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:25:52 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:25:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:25:52 : Running implementation.xit
MIG: 16:25:52 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:25:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:57:32 : Running synthesis.xit
MIG: 00:57:32 : ################# RUNNING MIG BATCH ###################
MIG: 00:57:32 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:57:32 : synp_flow:  -- synthesis_mode: Other
MIG: 00:57:32 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:57:32 : vivado_mode: xpg_bd
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 1
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 : isPortInterface: 0
MIG: 00:57:32 :  locked false  
MIG: 00:57:32 : HDL Language: Verilog
MIG: 00:57:32 : compInfo: false
MIG: 00:57:32 : Vivado Options xc7a200t sbg484 -1
MIG: 00:57:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:57:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:57:32 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:57:32 : I am in catch area
MIG: 00:57:32 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:57:43 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:57:43 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:57:43 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:57:43 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:57:43 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:57:43 : Running vlog_synth_rpr.xit
MIG: 00:57:43 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:57:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:57:44 : Running simulation.xit
MIG: 00:57:44 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:57:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:57:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:57:44 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:57:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:57:44 : Running implementation.xit
MIG: 00:57:44 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:57:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:50:05 : Running synthesis.xit
MIG: 01:50:06 : ################# RUNNING MIG BATCH ###################
MIG: 01:50:06 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:50:06 : synp_flow:  -- synthesis_mode: Other
MIG: 01:50:06 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:50:06 : vivado_mode: xpg_bd
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 1
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 : isPortInterface: 0
MIG: 01:50:06 :  locked false  
MIG: 01:50:06 : HDL Language: Verilog
MIG: 01:50:06 : compInfo: false
MIG: 01:50:06 : Vivado Options xc7a200t sbg484 -1
MIG: 01:50:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:50:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:50:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:50:06 : I am in catch area
MIG: 01:50:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:50:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:50:17 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:50:17 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:50:17 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:50:17 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:50:17 : Running vhdl_synth_rpr.xit
MIG: 01:50:17 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:50:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:50:18 : Running simulation.xit
MIG: 01:50:18 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:50:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:50:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:50:18 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:50:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:50:19 : Running implementation.xit
MIG: 01:50:19 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:50:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:47:01 : Running synthesis.xit
MIG: 00:47:01 : ################# RUNNING MIG BATCH ###################
MIG: 00:47:01 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:47:01 : synp_flow:  -- synthesis_mode: Other
MIG: 00:47:01 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:47:01 : vivado_mode: xpg_bd
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 1
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 : isPortInterface: 0
MIG: 00:47:01 :  locked false  
MIG: 00:47:01 : HDL Language: Verilog
MIG: 00:47:01 : compInfo: false
MIG: 00:47:01 : Vivado Options xc7a200t sbg484 -1
MIG: 00:47:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:47:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:47:01 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:47:01 : I am in catch area
MIG: 00:47:01 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:47:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:47:16 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:47:16 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:47:16 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:47:16 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:47:16 : Running vhdl_synth_rpr.xit
MIG: 00:47:16 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:47:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:47:16 : Running simulation.xit
MIG: 00:47:17 : ################# RUNNING MIG BATCH ###################
MIG: 00:47:17 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:47:17 : synp_flow:  -- synthesis_mode: Other
MIG: 00:47:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:47:17 : vivado_mode: xpg_bd
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 1
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 : isPortInterface: 0
MIG: 00:47:17 :  locked false  
MIG: 00:47:17 : HDL Language: Verilog
MIG: 00:47:17 : compInfo: false
MIG: 00:47:17 : Vivado Options xc7a200t sbg484 -1
MIG: 00:47:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:47:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:47:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:47:17 : I am in catch area
MIG: 00:47:17 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:47:29 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:47:29 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:47:29 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:47:29 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:47:29 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:47:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:47:29 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:47:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:47:30 : Running implementation.xit
MIG: 00:47:30 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:47:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:00:01 : Running synthesis.xit
MIG: 01:00:01 : ################# RUNNING MIG BATCH ###################
MIG: 01:00:01 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:00:01 : synp_flow:  -- synthesis_mode: Other
MIG: 01:00:01 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:00:01 : vivado_mode: xpg_bd
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 1
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:01 : isPortInterface: 0
MIG: 01:00:02 : isPortInterface: 0
MIG: 01:00:02 :  locked false  
MIG: 01:00:02 : HDL Language: Verilog
MIG: 01:00:02 : compInfo: false
MIG: 01:00:02 : Vivado Options xc7a200t sbg484 -1
MIG: 01:00:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:00:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:00:02 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:00:02 : I am in catch area
MIG: 01:00:02 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:00:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:00:14 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:00:14 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:00:14 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:00:14 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:00:14 : Running vhdl_synth_rpr.xit
MIG: 01:00:14 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:00:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:00:14 : Running simulation.xit
MIG: 01:00:14 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:00:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:00:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:00:15 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:00:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:00:15 : Running implementation.xit
MIG: 01:00:15 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:00:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:15:58 : Running synthesis.xit
MIG: 01:15:58 : ################# RUNNING MIG BATCH ###################
MIG: 01:15:58 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:15:58 : synp_flow:  -- synthesis_mode: Other
MIG: 01:15:58 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:15:58 : vivado_mode: xpg_bd
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 1
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 : isPortInterface: 0
MIG: 01:15:58 :  locked false  
MIG: 01:15:58 : HDL Language: Verilog
MIG: 01:15:58 : compInfo: false
MIG: 01:15:58 : Vivado Options xc7a200t sbg484 -1
MIG: 01:15:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:15:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:15:58 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:15:58 : I am in catch area
MIG: 01:15:58 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:16:10 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:16:10 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:16:10 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:16:10 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:16:10 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:16:10 : Running vhdl_synth_rpr.xit
MIG: 01:16:10 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:16:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:16:10 : Running simulation.xit
MIG: 01:16:10 : ################# RUNNING MIG BATCH ###################
MIG: 01:16:10 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:16:11 : synp_flow:  -- synthesis_mode: Other
MIG: 01:16:11 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:16:11 : vivado_mode: xpg_bd
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 1
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 : isPortInterface: 0
MIG: 01:16:11 :  locked false  
MIG: 01:16:11 : HDL Language: Verilog
MIG: 01:16:11 : compInfo: false
MIG: 01:16:11 : Vivado Options xc7a200t sbg484 -1
MIG: 01:16:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:16:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:16:11 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:16:11 : I am in catch area
MIG: 01:16:11 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:16:23 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:16:23 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:16:23 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:16:23 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:16:23 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:16:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:16:23 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:16:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:16:24 : Running implementation.xit
MIG: 01:16:24 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:16:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:15 : Running synthesis.xit
MIG: 09:37:16 : ################# RUNNING MIG BATCH ###################
MIG: 09:37:16 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:37:16 : synp_flow:  -- synthesis_mode: Other
MIG: 09:37:16 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:37:16 : vivado_mode: xpg_bd
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 1
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 : isPortInterface: 0
MIG: 09:37:16 :  locked false  
MIG: 09:37:16 : HDL Language: Verilog
MIG: 09:37:16 : compInfo: false
MIG: 09:37:16 : Vivado Options xc7a200t sbg484 -1
MIG: 09:37:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:37:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:37:16 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:37:16 : I am in catch area
MIG: 09:37:16 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:37:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:37:33 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:37:33 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:37:33 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:37:33 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:37:33 : Running vhdl_synth_rpr.xit
MIG: 09:37:33 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:37:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:33 : Running simulation.xit
MIG: 09:37:34 : ################# RUNNING MIG BATCH ###################
MIG: 09:37:34 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:37:34 : synp_flow:  -- synthesis_mode: Other
MIG: 09:37:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:37:34 : vivado_mode: xpg_bd
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 1
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 : isPortInterface: 0
MIG: 09:37:34 :  locked false  
MIG: 09:37:34 : HDL Language: Verilog
MIG: 09:37:34 : compInfo: false
MIG: 09:37:34 : Vivado Options xc7a200t sbg484 -1
MIG: 09:37:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:37:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:37:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:37:34 : I am in catch area
MIG: 09:37:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:37:45 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:37:45 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:37:45 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:37:45 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:37:45 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:37:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:37:45 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:37:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:46 : Running implementation.xit
MIG: 09:37:46 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:37:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:40:53 : Running synthesis.xit
MIG: 09:40:53 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:53 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:40:53 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:53 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:40:53 : vivado_mode: xpg_bd
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 1
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 : isPortInterface: 0
MIG: 09:40:53 :  locked false  
MIG: 09:40:53 : HDL Language: Verilog
MIG: 09:40:53 : compInfo: false
MIG: 09:40:53 : Vivado Options xc7a200t sbg484 -1
MIG: 09:40:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:40:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:40:53 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:40:53 : I am in catch area
MIG: 09:40:53 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:41:04 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:41:04 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:41:04 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:41:05 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:41:05 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:41:05 : Running vhdl_synth_rpr.xit
MIG: 09:41:05 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:41:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:41:05 : Running simulation.xit
MIG: 09:41:05 : ################# RUNNING MIG BATCH ###################
MIG: 09:41:05 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:41:05 : synp_flow:  -- synthesis_mode: Other
MIG: 09:41:05 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:41:05 : vivado_mode: xpg_bd
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 1
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 : isPortInterface: 0
MIG: 09:41:05 :  locked false  
MIG: 09:41:05 : HDL Language: Verilog
MIG: 09:41:05 : compInfo: false
MIG: 09:41:05 : Vivado Options xc7a200t sbg484 -1
MIG: 09:41:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:41:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:41:05 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:41:05 : I am in catch area
MIG: 09:41:05 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:41:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:41:17 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:41:17 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:41:17 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:41:17 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:41:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:41:17 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:41:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:41:18 : Running implementation.xit
MIG: 09:41:18 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:41:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:39:15 : xml_input_file: mig_a.prj
MIG: 13:39:15 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:39:15 : xml_input_file: mig_a.prj
MIG: 13:39:15 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:39:15 : xml_input_file: mig_a.prj
MIG: 13:39:15 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:39:15 : In updateAllModelParams
MIG: 13:39:15 : XGUI hdlLanguage: Verilog
MIG: 13:39:15 : xgui vivado_mode: xpg_bd
MIG: 13:39:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:39:15 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 13:39:17 : 
MIG: 13:39:17 : Inside fn mem: DDR3
MIG: 13:39:17 : detect_uiclk: 100000000
MIG: 13:39:17 : cntrl:  memtype: DDR3
MIG: 13:39:17 : 
MIG: 13:39:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:39:17 : 
MIG: 13:39:17 : 
MIG: 13:39:17 : 
MIG: 13:39:17 : 
MIG: 13:39:17 :  polarity_value: 1
MIG: 13:39:17 : 
MIG: 13:39:17 : 
MIG: 13:39:17 : cntrl:  memtype: DDR3
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:39:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 13:39:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: ECC ==> OFF
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 13:39:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:39:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:39:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:39:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:39:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:39:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:39:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:39:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:39:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:39:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:39:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:39:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:39:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:39:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:39:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 13:39:17 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:39:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:39:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:39:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 13:39:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:39:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:39:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:39:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:39:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:39:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:39:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:39:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:39:17 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 13:39:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:39:17 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 13:39:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:39:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:39:17 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 13:39:17 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:39:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:39:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:39:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:39:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:39:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:39:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:39:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 13:39:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 13:39:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 13:39:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 13:39:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 13:39:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:39:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 13:39:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 13:39:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:39:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 13:39:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 13:39:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 13:39:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 13:39:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 13:39:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 13:39:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:39:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:39:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:39:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:39:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:39:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:39:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:39:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:39:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:39:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:39:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:39:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:39:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:39:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:39:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:39:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:39:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:39:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 13:39:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:39:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 13:39:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:39:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:39:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:39:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:39:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:39:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:39:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:39:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:39:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:39:17 : 3
MIG: 13:39:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:39:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:39:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:39:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:39:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:39:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:39:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:39:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:39:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:39:17 : 
MIG: 13:39:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:39:17 : 
MIG: 13:39:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 13:39:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:39:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:39:17 : 
MIG: 13:39:17 : 
MIG: 13:39:17 : 
MIG: 13:39:17 : Same Interface
MIG: 13:39:17 : xml_input_file: mig_a.prj
MIG: 13:39:17 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:39:20 : xml_input_file: mig_a.prj
MIG: 13:39:20 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:39:20 : In updateAllModelParams
MIG: 13:39:20 : XGUI hdlLanguage: Verilog
MIG: 13:39:20 : xgui vivado_mode: xpg_bd
MIG: 13:39:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:39:20 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/neural_net_accelerator_mig_7series_0_0/user_design/rtl/neural_net_accelerator_mig_7series_0_0_mig.v ...
MIG: 13:39:21 : 
MIG: 13:39:21 : Inside fn mem: DDR3
MIG: 13:39:21 : detect_uiclk: 100000000
MIG: 13:39:21 : cntrl:  memtype: DDR3
MIG: 13:39:21 : 
MIG: 13:39:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:39:21 : 
MIG: 13:39:21 : 
MIG: 13:39:21 : 
MIG: 13:39:21 : 
MIG: 13:39:21 :  polarity_value: 1
MIG: 13:39:21 : 
MIG: 13:39:21 : 
MIG: 13:39:21 : cntrl:  memtype: DDR3
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:39:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 13:39:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: ECC ==> OFF
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 13:39:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:39:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:39:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:39:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:39:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:39:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:39:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:39:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:39:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:39:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:39:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:39:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:39:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:39:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:39:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:39:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 13:39:21 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:39:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:39:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:39:21 : 
MIG: 13:39:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:39:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:39:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:39:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 13:39:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:39:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:39:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:39:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:39:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:39:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:39:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:39:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:39:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:39:21 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 13:39:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:39:21 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 13:39:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:39:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:39:21 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 13:39:21 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:39:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:39:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:39:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:39:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:39:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:39:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:39:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:39:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 13:39:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 13:39:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 13:39:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 13:39:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 13:39:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:39:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 13:39:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 13:39:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:39:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 13:39:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 13:39:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 13:39:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 13:39:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 13:39:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 13:39:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:39:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:39:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:39:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:39:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:39:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:39:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:39:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:39:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:39:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:39:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:39:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:39:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:39:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:39:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:39:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:39:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:39:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:39:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:39:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "NEURAL_NET_ACCELERATOR_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:39:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:39:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 13:39:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:39:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 13:39:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:39:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:39:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:39:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:39:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:39:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:39:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:39:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:39:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:39:22 : 4
MIG: 13:39:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:39:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:39:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:39:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:39:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:39:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:39:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:39:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:39:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:39:22 : 
MIG: 13:39:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:39:22 : 
MIG: 13:39:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 13:39:22 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:39:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:39:22 : 
MIG: 13:39:22 : 
MIG: 13:39:22 : 
MIG: 13:39:22 : Same Interface
MIG: 13:39:22 : xml_input_file: mig_a.prj
MIG: 13:39:22 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:59:03 : Running synthesis.xit
MIG: 13:59:03 : ################# RUNNING MIG BATCH ###################
MIG: 13:59:03 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 13:59:03 : synp_flow:  -- synthesis_mode: Other
MIG: 13:59:03 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 13:59:03 : vivado_mode: xpg_bd
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 1
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 : isPortInterface: 0
MIG: 13:59:03 :  locked false  
MIG: 13:59:03 : HDL Language: Verilog
MIG: 13:59:03 : compInfo: false
MIG: 13:59:03 : Vivado Options xc7a200t sbg484 -1
MIG: 13:59:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:59:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:59:03 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:59:03 : I am in catch area
MIG: 13:59:03 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 13:59:19 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:59:19 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 13:59:19 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 13:59:19 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 13:59:19 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 13:59:20 : Running vhdl_synth_rpr.xit
MIG: 13:59:20 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 13:59:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:59:20 : Running simulation.xit
MIG: 13:59:20 : ################# RUNNING MIG BATCH ###################
MIG: 13:59:20 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 13:59:20 : synp_flow:  -- synthesis_mode: Other
MIG: 13:59:20 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 13:59:20 : vivado_mode: xpg_bd
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 1
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 : isPortInterface: 0
MIG: 13:59:20 :  locked false  
MIG: 13:59:20 : HDL Language: Verilog
MIG: 13:59:20 : compInfo: false
MIG: 13:59:20 : Vivado Options xc7a200t sbg484 -1
MIG: 13:59:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:59:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:59:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:59:20 : I am in catch area
MIG: 13:59:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 13:59:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:59:32 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 13:59:32 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 13:59:32 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 13:59:32 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 13:59:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:59:32 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 13:59:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:59:33 : Running implementation.xit
MIG: 13:59:33 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 13:59:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:25:03 : Running synthesis.xit
MIG: 17:25:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:03 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 17:25:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:03 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 17:25:03 : vivado_mode: xpg_bd
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 1
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 : isPortInterface: 0
MIG: 17:25:03 :  locked false  
MIG: 17:25:03 : HDL Language: Verilog
MIG: 17:25:03 : compInfo: false
MIG: 17:25:03 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:03 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:25:03 : I am in catch area
MIG: 17:25:03 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 17:25:16 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 17:25:16 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 17:25:16 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 17:25:16 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:17 : Running vhdl_synth_rpr.xit
MIG: 17:25:17 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:25:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:25:17 : Running simulation.xit
MIG: 17:25:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:17 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 17:25:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 17:25:17 : vivado_mode: xpg_bd
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 1
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 : isPortInterface: 0
MIG: 17:25:17 :  locked false  
MIG: 17:25:17 : HDL Language: Verilog
MIG: 17:25:17 : compInfo: false
MIG: 17:25:17 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:25:17 : I am in catch area
MIG: 17:25:17 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:29 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 17:25:29 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 17:25:29 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 17:25:29 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 17:25:29 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:25:29 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:25:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:25:29 : Running implementation.xit
MIG: 17:25:29 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:25:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:56:18 : Running synthesis.xit
MIG: 00:56:18 : ################# RUNNING MIG BATCH ###################
MIG: 00:56:18 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:56:18 : synp_flow:  -- synthesis_mode: Other
MIG: 00:56:18 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:56:18 : vivado_mode: xpg_bd
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:18 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 1
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 : isPortInterface: 0
MIG: 00:56:19 :  locked false  
MIG: 00:56:19 : HDL Language: Verilog
MIG: 00:56:19 : compInfo: false
MIG: 00:56:19 : Vivado Options xc7a200t sbg484 -1
MIG: 00:56:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:56:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:56:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:56:19 : I am in catch area
MIG: 00:56:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:56:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:56:33 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:56:33 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:56:33 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:56:33 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:56:33 : Running vhdl_synth_rpr.xit
MIG: 00:56:33 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:56:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:56:34 : Running simulation.xit
MIG: 00:56:34 : ################# RUNNING MIG BATCH ###################
MIG: 00:56:34 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:56:34 : synp_flow:  -- synthesis_mode: Other
MIG: 00:56:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:56:34 : vivado_mode: xpg_bd
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 1
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 : isPortInterface: 0
MIG: 00:56:34 :  locked false  
MIG: 00:56:34 : HDL Language: Verilog
MIG: 00:56:34 : compInfo: false
MIG: 00:56:34 : Vivado Options xc7a200t sbg484 -1
MIG: 00:56:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:56:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:56:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:56:34 : I am in catch area
MIG: 00:56:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:56:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:56:46 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:56:46 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:56:46 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:56:46 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:56:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:56:47 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:56:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:56:47 : Running implementation.xit
MIG: 00:56:47 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:56:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:58:53 : Running synthesis.xit
MIG: 23:58:54 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:54 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:58:54 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:54 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:58:54 : vivado_mode: xpg_bd
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 1
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 : isPortInterface: 0
MIG: 23:58:54 :  locked false  
MIG: 23:58:54 : HDL Language: Verilog
MIG: 23:58:54 : compInfo: false
MIG: 23:58:54 : Vivado Options xc7a200t sbg484 -1
MIG: 23:58:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:58:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:58:54 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:58:54 : I am in catch area
MIG: 23:58:54 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:59:14 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:59:14 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:59:14 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:59:14 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:59:15 : Running vhdl_synth_rpr.xit
MIG: 23:59:15 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:59:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:59:15 : Running simulation.xit
MIG: 23:59:15 : ################# RUNNING MIG BATCH ###################
MIG: 23:59:15 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:59:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:59:15 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:59:15 : vivado_mode: xpg_bd
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 1
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 :  locked false  
MIG: 23:59:15 : HDL Language: Verilog
MIG: 23:59:15 : compInfo: false
MIG: 23:59:15 : Vivado Options xc7a200t sbg484 -1
MIG: 23:59:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:59:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:59:15 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:59:15 : I am in catch area
MIG: 23:59:15 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:28 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:59:28 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:59:28 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:59:28 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:59:28 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:59:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:59:29 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:59:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:59:29 : Running implementation.xit
MIG: 23:59:29 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:59:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:23:08 : Running synthesis.xit
MIG: 00:23:08 : ################# RUNNING MIG BATCH ###################
MIG: 00:23:08 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:23:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:23:08 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:23:08 : vivado_mode: xpg_bd
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 1
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 : isPortInterface: 0
MIG: 00:23:08 :  locked false  
MIG: 00:23:08 : HDL Language: Verilog
MIG: 00:23:08 : compInfo: false
MIG: 00:23:08 : Vivado Options xc7a200t sbg484 -1
MIG: 00:23:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:23:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:23:08 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:23:08 : I am in catch area
MIG: 00:23:08 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:23:25 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:23:25 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:23:25 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:23:25 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:23:25 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:23:25 : Running vhdl_synth_rpr.xit
MIG: 00:23:26 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:23:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:23:26 : Running simulation.xit
MIG: 00:23:26 : ################# RUNNING MIG BATCH ###################
MIG: 00:23:26 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:23:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:23:26 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:23:26 : vivado_mode: xpg_bd
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 1
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 : isPortInterface: 0
MIG: 00:23:26 :  locked false  
MIG: 00:23:26 : HDL Language: Verilog
MIG: 00:23:26 : compInfo: false
MIG: 00:23:26 : Vivado Options xc7a200t sbg484 -1
MIG: 00:23:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:23:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:23:26 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:23:26 : I am in catch area
MIG: 00:23:26 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:23:40 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:23:40 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:23:40 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:23:40 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:23:40 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:23:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:23:40 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:23:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:23:41 : Running implementation.xit
MIG: 00:23:41 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:23:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:05:21 : Running synthesis.xit
MIG: 23:05:21 : ################# RUNNING MIG BATCH ###################
MIG: 23:05:21 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:05:21 : synp_flow:  -- synthesis_mode: Other
MIG: 23:05:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:05:21 : vivado_mode: xpg_bd
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 1
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 : isPortInterface: 0
MIG: 23:05:21 :  locked false  
MIG: 23:05:21 : HDL Language: Verilog
MIG: 23:05:21 : compInfo: false
MIG: 23:05:21 : Vivado Options xc7a200t sbg484 -1
MIG: 23:05:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:05:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:05:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:05:21 : I am in catch area
MIG: 23:05:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:05:38 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:05:38 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:05:38 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:05:38 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:05:38 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:05:39 : Running vhdl_synth_rpr.xit
MIG: 23:05:39 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:05:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:05:39 : Running simulation.xit
MIG: 23:05:39 : ################# RUNNING MIG BATCH ###################
MIG: 23:05:39 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:05:39 : synp_flow:  -- synthesis_mode: Other
MIG: 23:05:39 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:05:39 : vivado_mode: xpg_bd
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 1
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 : isPortInterface: 0
MIG: 23:05:39 :  locked false  
MIG: 23:05:39 : HDL Language: Verilog
MIG: 23:05:39 : compInfo: false
MIG: 23:05:39 : Vivado Options xc7a200t sbg484 -1
MIG: 23:05:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:05:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:05:39 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:05:39 : I am in catch area
MIG: 23:05:39 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:05:57 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:05:57 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:05:57 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:05:57 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:05:57 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:05:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:05:58 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:05:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:05:59 : Running implementation.xit
MIG: 23:05:59 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:05:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:14:23 : Running synthesis.xit
MIG: 22:14:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:14:23 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:14:23 : synp_flow:  -- synthesis_mode: Other
MIG: 22:14:23 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:14:23 : vivado_mode: xpg_bd
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 1
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 : isPortInterface: 0
MIG: 22:14:23 :  locked false  
MIG: 22:14:23 : HDL Language: Verilog
MIG: 22:14:23 : compInfo: false
MIG: 22:14:23 : Vivado Options xc7a200t sbg484 -1
MIG: 22:14:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:14:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:14:23 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:14:23 : I am in catch area
MIG: 22:14:23 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:14:41 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:14:41 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:14:41 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:14:41 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:14:41 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:14:41 : Running vhdl_synth_rpr.xit
MIG: 22:14:41 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:14:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:14:42 : Running simulation.xit
MIG: 22:14:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:14:42 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:14:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:14:42 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:14:42 : vivado_mode: xpg_bd
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 1
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 : isPortInterface: 0
MIG: 22:14:42 :  locked false  
MIG: 22:14:42 : HDL Language: Verilog
MIG: 22:14:42 : compInfo: false
MIG: 22:14:42 : Vivado Options xc7a200t sbg484 -1
MIG: 22:14:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:14:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:14:42 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:14:42 : I am in catch area
MIG: 22:14:42 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:15:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:15:01 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:15:01 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:15:01 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:15:01 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:15:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:15:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:15:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:15:02 : Running implementation.xit
MIG: 22:15:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:15:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:19:44 : Running synthesis.xit
MIG: 09:19:44 : ################# RUNNING MIG BATCH ###################
MIG: 09:19:44 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:19:44 : synp_flow:  -- synthesis_mode: Other
MIG: 09:19:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:19:44 : vivado_mode: xpg_bd
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 1
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 : isPortInterface: 0
MIG: 09:19:44 :  locked false  
MIG: 09:19:44 : HDL Language: Verilog
MIG: 09:19:44 : compInfo: false
MIG: 09:19:44 : Vivado Options xc7a200t sbg484 -1
MIG: 09:19:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:19:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:19:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:19:44 : I am in catch area
MIG: 09:19:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:20:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:20:01 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:20:01 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:20:02 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:20:02 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:20:02 : Running vhdl_synth_rpr.xit
MIG: 09:20:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:20:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:20:03 : Running simulation.xit
MIG: 09:20:03 : ################# RUNNING MIG BATCH ###################
MIG: 09:20:03 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 09:20:03 : synp_flow:  -- synthesis_mode: Other
MIG: 09:20:03 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 09:20:03 : vivado_mode: xpg_bd
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 1
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 : isPortInterface: 0
MIG: 09:20:03 :  locked false  
MIG: 09:20:03 : HDL Language: Verilog
MIG: 09:20:03 : compInfo: false
MIG: 09:20:03 : Vivado Options xc7a200t sbg484 -1
MIG: 09:20:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:20:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:20:03 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:20:03 : I am in catch area
MIG: 09:20:03 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 09:20:23 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 09:20:23 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 09:20:23 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 09:20:23 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 09:20:23 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 09:20:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:20:24 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:20:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:20:25 : Running implementation.xit
MIG: 09:20:25 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 09:20:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:00:22 : Running synthesis.xit
MIG: 00:00:23 : ################# RUNNING MIG BATCH ###################
MIG: 00:00:23 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:00:23 : synp_flow:  -- synthesis_mode: Other
MIG: 00:00:23 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:00:23 : vivado_mode: xpg_bd
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 1
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 : isPortInterface: 0
MIG: 00:00:23 :  locked false  
MIG: 00:00:23 : HDL Language: Verilog
MIG: 00:00:23 : compInfo: false
MIG: 00:00:23 : Vivado Options xc7a200t sbg484 -1
MIG: 00:00:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:00:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:00:23 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:00:23 : I am in catch area
MIG: 00:00:23 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:00:36 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:00:36 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:00:36 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:00:36 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:00:36 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:00:37 : Running vhdl_synth_rpr.xit
MIG: 00:00:37 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:00:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:00:37 : Running simulation.xit
MIG: 00:00:37 : ################# RUNNING MIG BATCH ###################
MIG: 00:00:37 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:00:37 : synp_flow:  -- synthesis_mode: Other
MIG: 00:00:37 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:00:37 : vivado_mode: xpg_bd
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:37 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 1
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 : isPortInterface: 0
MIG: 00:00:38 :  locked false  
MIG: 00:00:38 : HDL Language: Verilog
MIG: 00:00:38 : compInfo: false
MIG: 00:00:38 : Vivado Options xc7a200t sbg484 -1
MIG: 00:00:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:00:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:00:38 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:00:38 : I am in catch area
MIG: 00:00:38 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:00:50 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:00:50 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:00:50 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:00:50 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:00:50 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:00:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:00:50 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:00:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:00:51 : Running implementation.xit
MIG: 00:00:51 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:00:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:46:50 : Running synthesis.xit
MIG: 22:46:50 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:50 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:46:50 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:50 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:46:50 : vivado_mode: xpg_bd
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 1
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 : isPortInterface: 0
MIG: 22:46:50 :  locked false  
MIG: 22:46:50 : HDL Language: Verilog
MIG: 22:46:50 : compInfo: false
MIG: 22:46:50 : Vivado Options xc7a200t sbg484 -1
MIG: 22:46:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:46:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:46:50 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:46:50 : I am in catch area
MIG: 22:46:50 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:06 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:47:06 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:47:06 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:47:06 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:47:06 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:06 : Running vhdl_synth_rpr.xit
MIG: 22:47:07 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:47:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:47:07 : Running simulation.xit
MIG: 22:47:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:07 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:47:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:07 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:47:07 : vivado_mode: xpg_bd
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 1
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 : isPortInterface: 0
MIG: 22:47:07 :  locked false  
MIG: 22:47:07 : HDL Language: Verilog
MIG: 22:47:07 : compInfo: false
MIG: 22:47:07 : Vivado Options xc7a200t sbg484 -1
MIG: 22:47:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:47:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:47:07 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:47:07 : I am in catch area
MIG: 22:47:07 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:19 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:47:19 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:47:19 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:47:19 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:47:19 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:47:19 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:47:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:47:20 : Running implementation.xit
MIG: 22:47:20 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:47:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:33:06 : Running synthesis.xit
MIG: 01:33:06 : ################# RUNNING MIG BATCH ###################
MIG: 01:33:06 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:33:06 : synp_flow:  -- synthesis_mode: Other
MIG: 01:33:06 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:33:06 : vivado_mode: xpg_bd
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 1
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 : isPortInterface: 0
MIG: 01:33:06 :  locked false  
MIG: 01:33:06 : HDL Language: Verilog
MIG: 01:33:06 : compInfo: false
MIG: 01:33:06 : Vivado Options xc7a200t sbg484 -1
MIG: 01:33:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:33:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:33:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:33:06 : I am in catch area
MIG: 01:33:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:33:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:33:17 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:33:17 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:33:17 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:33:17 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:33:17 : Running vhdl_synth_rpr.xit
MIG: 01:33:18 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:33:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:33:18 : Running simulation.xit
MIG: 01:33:18 : ################# RUNNING MIG BATCH ###################
MIG: 01:33:18 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:33:18 : synp_flow:  -- synthesis_mode: Other
MIG: 01:33:18 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:33:18 : vivado_mode: xpg_bd
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 1
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 : isPortInterface: 0
MIG: 01:33:18 :  locked false  
MIG: 01:33:18 : HDL Language: Verilog
MIG: 01:33:18 : compInfo: false
MIG: 01:33:18 : Vivado Options xc7a200t sbg484 -1
MIG: 01:33:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:33:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:33:18 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:33:18 : I am in catch area
MIG: 01:33:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:33:29 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:33:29 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:33:29 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:33:29 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:33:29 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:33:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:33:29 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:33:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:33:30 : Running implementation.xit
MIG: 01:33:30 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:33:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:06:32 : Running synthesis.xit
MIG: 00:06:33 : ################# RUNNING MIG BATCH ###################
MIG: 00:06:33 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:06:33 : synp_flow:  -- synthesis_mode: Other
MIG: 00:06:33 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:06:33 : vivado_mode: xpg_bd
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 1
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 : isPortInterface: 0
MIG: 00:06:33 :  locked false  
MIG: 00:06:33 : HDL Language: Verilog
MIG: 00:06:33 : compInfo: false
MIG: 00:06:33 : Vivado Options xc7a200t sbg484 -1
MIG: 00:06:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:06:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:06:33 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:06:33 : I am in catch area
MIG: 00:06:33 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:06:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:06:46 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:06:46 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:06:46 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:06:46 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:06:46 : Running vhdl_synth_rpr.xit
MIG: 00:06:46 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:06:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:06:46 : Running simulation.xit
MIG: 00:06:47 : ################# RUNNING MIG BATCH ###################
MIG: 00:06:47 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:06:47 : synp_flow:  -- synthesis_mode: Other
MIG: 00:06:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:06:47 : vivado_mode: xpg_bd
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 1
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 : isPortInterface: 0
MIG: 00:06:47 :  locked false  
MIG: 00:06:47 : HDL Language: Verilog
MIG: 00:06:47 : compInfo: false
MIG: 00:06:47 : Vivado Options xc7a200t sbg484 -1
MIG: 00:06:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:06:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:06:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:06:47 : I am in catch area
MIG: 00:06:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:06:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:06:58 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:06:58 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:06:58 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:06:58 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:06:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:06:58 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:06:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:06:59 : Running implementation.xit
MIG: 00:06:59 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:06:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:53:56 : Running synthesis.xit
MIG: 23:53:56 : ################# RUNNING MIG BATCH ###################
MIG: 23:53:56 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:53:56 : synp_flow:  -- synthesis_mode: Other
MIG: 23:53:56 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:53:56 : vivado_mode: xpg_bd
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 1
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 : isPortInterface: 0
MIG: 23:53:56 :  locked false  
MIG: 23:53:56 : HDL Language: Verilog
MIG: 23:53:56 : compInfo: false
MIG: 23:53:56 : Vivado Options xc7a200t sbg484 -1
MIG: 23:53:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:53:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:53:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:53:57 : I am in catch area
MIG: 23:53:57 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:10 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:54:10 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:54:10 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:54:11 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:54:11 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:54:11 : Running vhdl_synth_rpr.xit
MIG: 23:54:11 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:54:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:54:11 : Running simulation.xit
MIG: 23:54:11 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:11 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 23:54:11 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:11 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 23:54:11 : vivado_mode: xpg_bd
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 1
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:11 : isPortInterface: 0
MIG: 23:54:12 : isPortInterface: 0
MIG: 23:54:12 : isPortInterface: 0
MIG: 23:54:12 : isPortInterface: 0
MIG: 23:54:12 : isPortInterface: 0
MIG: 23:54:12 : isPortInterface: 0
MIG: 23:54:12 :  locked false  
MIG: 23:54:12 : HDL Language: Verilog
MIG: 23:54:12 : compInfo: false
MIG: 23:54:12 : Vivado Options xc7a200t sbg484 -1
MIG: 23:54:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:54:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:12 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:54:12 : I am in catch area
MIG: 23:54:12 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:23 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 23:54:23 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 23:54:23 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 23:54:23 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 23:54:23 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:54:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:54:24 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:54:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:54:24 : Running implementation.xit
MIG: 23:54:24 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 23:54:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:59:31 : Running synthesis.xit
MIG: 00:59:31 : ################# RUNNING MIG BATCH ###################
MIG: 00:59:31 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:59:31 : synp_flow:  -- synthesis_mode: Other
MIG: 00:59:31 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:59:31 : vivado_mode: xpg_bd
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 1
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 : isPortInterface: 0
MIG: 00:59:31 :  locked false  
MIG: 00:59:31 : HDL Language: Verilog
MIG: 00:59:31 : compInfo: false
MIG: 00:59:31 : Vivado Options xc7a200t sbg484 -1
MIG: 00:59:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:59:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:59:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:59:31 : I am in catch area
MIG: 00:59:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:43 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:59:43 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:59:43 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:59:43 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:59:43 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:44 : Running vhdl_synth_rpr.xit
MIG: 00:59:44 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:59:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:59:44 : Running simulation.xit
MIG: 00:59:44 : ################# RUNNING MIG BATCH ###################
MIG: 00:59:44 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 00:59:44 : synp_flow:  -- synthesis_mode: Other
MIG: 00:59:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 00:59:44 : vivado_mode: xpg_bd
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 1
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 : isPortInterface: 0
MIG: 00:59:44 :  locked false  
MIG: 00:59:44 : HDL Language: Verilog
MIG: 00:59:44 : compInfo: false
MIG: 00:59:44 : Vivado Options xc7a200t sbg484 -1
MIG: 00:59:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:59:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:59:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:59:44 : I am in catch area
MIG: 00:59:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:56 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 00:59:56 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 00:59:56 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 00:59:56 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 00:59:56 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:59:57 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:59:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:59:57 : Running implementation.xit
MIG: 00:59:57 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 00:59:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:22:18 : Running synthesis.xit
MIG: 01:22:19 : ################# RUNNING MIG BATCH ###################
MIG: 01:22:19 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:22:19 : synp_flow:  -- synthesis_mode: Other
MIG: 01:22:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:22:19 : vivado_mode: xpg_bd
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 1
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 : isPortInterface: 0
MIG: 01:22:19 :  locked false  
MIG: 01:22:19 : HDL Language: Verilog
MIG: 01:22:19 : compInfo: false
MIG: 01:22:19 : Vivado Options xc7a200t sbg484 -1
MIG: 01:22:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:22:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:22:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:22:19 : I am in catch area
MIG: 01:22:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:22:31 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:22:31 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:22:31 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:22:32 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:22:32 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:22:32 : Running vhdl_synth_rpr.xit
MIG: 01:22:32 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:22:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:22:32 : Running simulation.xit
MIG: 01:22:32 : ################# RUNNING MIG BATCH ###################
MIG: 01:22:32 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 01:22:32 : synp_flow:  -- synthesis_mode: Other
MIG: 01:22:32 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 01:22:32 : vivado_mode: xpg_bd
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:32 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 1
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 : isPortInterface: 0
MIG: 01:22:33 :  locked false  
MIG: 01:22:33 : HDL Language: Verilog
MIG: 01:22:33 : compInfo: false
MIG: 01:22:33 : Vivado Options xc7a200t sbg484 -1
MIG: 01:22:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:22:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:22:33 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:22:33 : I am in catch area
MIG: 01:22:33 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:22:45 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 01:22:45 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 01:22:45 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 01:22:45 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 01:22:45 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:22:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:22:45 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:22:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:22:45 : Running implementation.xit
MIG: 01:22:45 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 01:22:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:32:47 : Running synthesis.xit
MIG: 19:32:47 : ################# RUNNING MIG BATCH ###################
MIG: 19:32:47 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 19:32:47 : synp_flow:  -- synthesis_mode: Other
MIG: 19:32:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 19:32:47 : vivado_mode: xpg_bd
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 1
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 : isPortInterface: 0
MIG: 19:32:47 :  locked false  
MIG: 19:32:47 : HDL Language: Verilog
MIG: 19:32:47 : compInfo: false
MIG: 19:32:47 : Vivado Options xc7a200t sbg484 -1
MIG: 19:32:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:32:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:32:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:32:47 : I am in catch area
MIG: 19:32:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:08 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 19:33:08 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 19:33:08 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 19:33:08 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 19:33:08 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:08 : Running vhdl_synth_rpr.xit
MIG: 19:33:08 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 19:33:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:33:09 : Running simulation.xit
MIG: 19:33:09 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:09 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 19:33:09 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:09 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 19:33:09 : vivado_mode: xpg_bd
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 1
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 :  locked false  
MIG: 19:33:09 : HDL Language: Verilog
MIG: 19:33:09 : compInfo: false
MIG: 19:33:09 : Vivado Options xc7a200t sbg484 -1
MIG: 19:33:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:33:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:33:09 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:33:09 : I am in catch area
MIG: 19:33:09 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 19:33:20 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 19:33:20 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 19:33:20 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 19:33:20 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:33:20 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 19:33:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:33:20 : Running implementation.xit
MIG: 19:33:21 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 19:33:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:42:16 : Running synthesis.xit
MIG: 22:42:16 : ################# RUNNING MIG BATCH ###################
MIG: 22:42:16 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:42:16 : synp_flow:  -- synthesis_mode: Other
MIG: 22:42:16 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:42:16 : vivado_mode: xpg_bd
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 1
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 : isPortInterface: 0
MIG: 22:42:16 :  locked false  
MIG: 22:42:16 : HDL Language: Verilog
MIG: 22:42:16 : compInfo: false
MIG: 22:42:16 : Vivado Options xc7a200t sbg484 -1
MIG: 22:42:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:42:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:42:16 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:42:16 : I am in catch area
MIG: 22:42:16 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:42:30 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:42:30 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:42:30 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:42:31 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:42:31 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:42:31 : Running vhdl_synth_rpr.xit
MIG: 22:42:31 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:42:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:42:31 : Running simulation.xit
MIG: 22:42:31 : ################# RUNNING MIG BATCH ###################
MIG: 22:42:31 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:42:31 : synp_flow:  -- synthesis_mode: Other
MIG: 22:42:31 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:42:31 : vivado_mode: xpg_bd
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 1
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 : isPortInterface: 0
MIG: 22:42:31 :  locked false  
MIG: 22:42:31 : HDL Language: Verilog
MIG: 22:42:31 : compInfo: false
MIG: 22:42:31 : Vivado Options xc7a200t sbg484 -1
MIG: 22:42:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:42:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:42:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:42:31 : I am in catch area
MIG: 22:42:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:42:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:42:42 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:42:42 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:42:42 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:42:42 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:42:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:42:43 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:42:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:42:43 : Running implementation.xit
MIG: 22:42:43 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:42:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:01:20 : Running synthesis.xit
MIG: 17:01:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:20 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 17:01:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:20 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 17:01:20 : vivado_mode: xpg_bd
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 1
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 : isPortInterface: 0
MIG: 17:01:20 :  locked false  
MIG: 17:01:20 : HDL Language: Verilog
MIG: 17:01:20 : compInfo: false
MIG: 17:01:20 : Vivado Options xc7a200t sbg484 -1
MIG: 17:01:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:01:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:01:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:01:20 : I am in catch area
MIG: 17:01:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:01:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 17:01:33 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 17:01:33 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 17:01:34 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 17:01:34 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:01:34 : Running vhdl_synth_rpr.xit
MIG: 17:01:34 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:01:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:01:34 : Running simulation.xit
MIG: 17:01:34 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:34 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 17:01:34 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 17:01:34 : vivado_mode: xpg_bd
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:34 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 1
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 : isPortInterface: 0
MIG: 17:01:35 :  locked false  
MIG: 17:01:35 : HDL Language: Verilog
MIG: 17:01:35 : compInfo: false
MIG: 17:01:35 : Vivado Options xc7a200t sbg484 -1
MIG: 17:01:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:01:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:01:35 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:01:35 : I am in catch area
MIG: 17:01:35 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:01:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 17:01:46 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 17:01:46 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 17:01:46 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 17:01:46 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:01:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:01:46 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:01:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:01:47 : Running implementation.xit
MIG: 17:01:47 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:01:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:59:19 : Running synthesis.xit
MIG: 21:59:20 : ################# RUNNING MIG BATCH ###################
MIG: 21:59:20 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 21:59:20 : synp_flow:  -- synthesis_mode: Other
MIG: 21:59:20 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 21:59:20 : vivado_mode: xpg_bd
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 1
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 : isPortInterface: 0
MIG: 21:59:20 :  locked false  
MIG: 21:59:20 : HDL Language: Verilog
MIG: 21:59:20 : compInfo: false
MIG: 21:59:20 : Vivado Options xc7a200t sbg484 -1
MIG: 21:59:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:59:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:59:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:59:20 : I am in catch area
MIG: 21:59:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 21:59:37 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 21:59:37 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 21:59:37 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 21:59:37 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 21:59:37 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 21:59:37 : Running vhdl_synth_rpr.xit
MIG: 21:59:37 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 21:59:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:59:38 : Running simulation.xit
MIG: 21:59:38 : ################# RUNNING MIG BATCH ###################
MIG: 21:59:38 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 21:59:38 : synp_flow:  -- synthesis_mode: Other
MIG: 21:59:38 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 21:59:38 : vivado_mode: xpg_bd
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 1
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 : isPortInterface: 0
MIG: 21:59:38 :  locked false  
MIG: 21:59:38 : HDL Language: Verilog
MIG: 21:59:38 : compInfo: false
MIG: 21:59:38 : Vivado Options xc7a200t sbg484 -1
MIG: 21:59:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:59:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:59:38 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:59:38 : I am in catch area
MIG: 21:59:38 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 21:59:50 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 21:59:50 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 21:59:50 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 21:59:50 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 21:59:50 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 21:59:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:59:51 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 21:59:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:59:51 : Running implementation.xit
MIG: 21:59:51 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 21:59:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:33:43 : Running synthesis.xit
MIG: 16:33:44 : ################# RUNNING MIG BATCH ###################
MIG: 16:33:44 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 16:33:44 : synp_flow:  -- synthesis_mode: Other
MIG: 16:33:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 16:33:44 : vivado_mode: xpg_bd
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 1
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 : isPortInterface: 0
MIG: 16:33:44 :  locked false  
MIG: 16:33:44 : HDL Language: Verilog
MIG: 16:33:44 : compInfo: false
MIG: 16:33:44 : Vivado Options xc7a200t sbg484 -1
MIG: 16:33:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:33:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:33:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:33:44 : I am in catch area
MIG: 16:33:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 16:34:16 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 16:34:16 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 16:34:16 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 16:34:16 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:17 : Running vhdl_synth_rpr.xit
MIG: 16:34:17 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:34:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:34:17 : Running simulation.xit
MIG: 16:34:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:17 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 16:34:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 16:34:17 : vivado_mode: xpg_bd
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:17 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 1
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 : isPortInterface: 0
MIG: 16:34:18 :  locked false  
MIG: 16:34:18 : HDL Language: Verilog
MIG: 16:34:18 : compInfo: false
MIG: 16:34:18 : Vivado Options xc7a200t sbg484 -1
MIG: 16:34:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:34:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:18 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:34:18 : I am in catch area
MIG: 16:34:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:36 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 16:34:36 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 16:34:36 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 16:34:36 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 16:34:36 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:34:37 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:34:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:34:38 : Running implementation.xit
MIG: 16:34:38 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 16:34:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:55:50 : Running synthesis.xit
MIG: 13:55:50 : ################# RUNNING MIG BATCH ###################
MIG: 13:55:50 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 13:55:50 : synp_flow:  -- synthesis_mode: Other
MIG: 13:55:50 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 13:55:50 : vivado_mode: xpg_bd
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 1
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 : isPortInterface: 0
MIG: 13:55:50 :  locked false  
MIG: 13:55:50 : HDL Language: Verilog
MIG: 13:55:50 : compInfo: false
MIG: 13:55:50 : Vivado Options xc7a200t sbg484 -1
MIG: 13:55:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:55:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:55:50 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:55:50 : I am in catch area
MIG: 13:55:50 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 13:56:12 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:56:12 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 13:56:12 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 13:56:13 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 13:56:13 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 13:56:13 : Running vhdl_synth_rpr.xit
MIG: 13:56:13 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 13:56:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:56:14 : Running simulation.xit
MIG: 13:56:14 : ################# RUNNING MIG BATCH ###################
MIG: 13:56:14 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 13:56:14 : synp_flow:  -- synthesis_mode: Other
MIG: 13:56:14 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 13:56:14 : vivado_mode: xpg_bd
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 1
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 : isPortInterface: 0
MIG: 13:56:14 :  locked false  
MIG: 13:56:14 : HDL Language: Verilog
MIG: 13:56:14 : compInfo: false
MIG: 13:56:14 : Vivado Options xc7a200t sbg484 -1
MIG: 13:56:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:56:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:56:14 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:56:14 : I am in catch area
MIG: 13:56:14 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 13:56:25 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 13:56:25 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 13:56:25 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 13:56:25 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 13:56:25 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 13:56:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:56:26 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 13:56:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:56:26 : Running implementation.xit
MIG: 13:56:26 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 13:56:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:22:06 : Running synthesis.xit
MIG: 02:22:06 : ################# RUNNING MIG BATCH ###################
MIG: 02:22:06 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 02:22:06 : synp_flow:  -- synthesis_mode: Other
MIG: 02:22:06 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 02:22:06 : vivado_mode: xpg_bd
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 1
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 : isPortInterface: 0
MIG: 02:22:06 :  locked false  
MIG: 02:22:06 : HDL Language: Verilog
MIG: 02:22:06 : compInfo: false
MIG: 02:22:06 : Vivado Options xc7a200t sbg484 -1
MIG: 02:22:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:22:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:22:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 02:22:06 : I am in catch area
MIG: 02:22:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:22:25 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 02:22:25 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 02:22:25 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 02:22:26 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 02:22:26 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:22:26 : Running vhdl_synth_rpr.xit
MIG: 02:22:26 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 02:22:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:22:26 : Running simulation.xit
MIG: 02:22:26 : ################# RUNNING MIG BATCH ###################
MIG: 02:22:26 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 02:22:26 : synp_flow:  -- synthesis_mode: Other
MIG: 02:22:26 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 02:22:26 : vivado_mode: xpg_bd
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:26 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 1
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 : isPortInterface: 0
MIG: 02:22:27 :  locked false  
MIG: 02:22:27 : HDL Language: Verilog
MIG: 02:22:27 : compInfo: false
MIG: 02:22:27 : Vivado Options xc7a200t sbg484 -1
MIG: 02:22:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:22:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:22:27 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 02:22:27 : I am in catch area
MIG: 02:22:27 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:22:37 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 02:22:37 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 02:22:37 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 02:22:37 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 02:22:37 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:22:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:22:38 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 02:22:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:22:38 : Running implementation.xit
MIG: 02:22:38 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 02:22:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:07:47 : Running synthesis.xit
MIG: 08:07:47 : ################# RUNNING MIG BATCH ###################
MIG: 08:07:47 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 08:07:47 : synp_flow:  -- synthesis_mode: Other
MIG: 08:07:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 08:07:47 : vivado_mode: xpg_bd
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 1
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 : isPortInterface: 0
MIG: 08:07:47 :  locked false  
MIG: 08:07:47 : HDL Language: Verilog
MIG: 08:07:47 : compInfo: false
MIG: 08:07:47 : Vivado Options xc7a200t sbg484 -1
MIG: 08:07:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:07:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:07:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:07:47 : I am in catch area
MIG: 08:07:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 08:08:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 08:08:01 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 08:08:01 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 08:08:01 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 08:08:01 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 08:08:01 : Running vhdl_synth_rpr.xit
MIG: 08:08:01 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 08:08:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:08:02 : Running simulation.xit
MIG: 08:08:02 : ################# RUNNING MIG BATCH ###################
MIG: 08:08:02 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 08:08:02 : synp_flow:  -- synthesis_mode: Other
MIG: 08:08:02 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 08:08:02 : vivado_mode: xpg_bd
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 1
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 : isPortInterface: 0
MIG: 08:08:02 :  locked false  
MIG: 08:08:02 : HDL Language: Verilog
MIG: 08:08:02 : compInfo: false
MIG: 08:08:02 : Vivado Options xc7a200t sbg484 -1
MIG: 08:08:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:08:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:08:02 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:08:02 : I am in catch area
MIG: 08:08:02 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 08:08:12 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 08:08:12 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 08:08:12 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 08:08:12 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 08:08:12 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 08:08:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:08:13 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 08:08:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:08:13 : Running implementation.xit
MIG: 08:08:13 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 08:08:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:26:15 : Running synthesis.xit
MIG: 22:26:15 : ################# RUNNING MIG BATCH ###################
MIG: 22:26:15 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:26:15 : synp_flow:  -- synthesis_mode: Other
MIG: 22:26:15 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:26:15 : vivado_mode: xpg_bd
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 1
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 : isPortInterface: 0
MIG: 22:26:15 :  locked false  
MIG: 22:26:15 : HDL Language: Verilog
MIG: 22:26:15 : compInfo: false
MIG: 22:26:15 : Vivado Options xc7a200t sbg484 -1
MIG: 22:26:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:26:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:26:15 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:26:15 : I am in catch area
MIG: 22:26:15 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:26:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:26:32 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:26:32 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:26:32 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:26:32 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:26:32 : Running vhdl_synth_rpr.xit
MIG: 22:26:32 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:26:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:26:32 : Running simulation.xit
MIG: 22:26:33 : ################# RUNNING MIG BATCH ###################
MIG: 22:26:33 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:26:33 : synp_flow:  -- synthesis_mode: Other
MIG: 22:26:33 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:26:33 : vivado_mode: xpg_bd
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 1
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 : isPortInterface: 0
MIG: 22:26:33 :  locked false  
MIG: 22:26:33 : HDL Language: Verilog
MIG: 22:26:33 : compInfo: false
MIG: 22:26:33 : Vivado Options xc7a200t sbg484 -1
MIG: 22:26:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:26:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:26:33 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:26:33 : I am in catch area
MIG: 22:26:33 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:26:44 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:26:44 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:26:44 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:26:44 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:26:44 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:26:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:26:45 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:26:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:26:45 : Running implementation.xit
MIG: 22:26:45 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:26:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:58:19 : Running synthesis.xit
MIG: 22:58:19 : ################# RUNNING MIG BATCH ###################
MIG: 22:58:19 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:58:19 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:58:19 : vivado_mode: xpg_bd
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 1
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 : isPortInterface: 0
MIG: 22:58:19 :  locked false  
MIG: 22:58:19 : HDL Language: Verilog
MIG: 22:58:19 : compInfo: false
MIG: 22:58:19 : Vivado Options xc7a200t sbg484 -1
MIG: 22:58:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:58:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:58:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:58:19 : I am in catch area
MIG: 22:58:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:58:30 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:58:30 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:58:30 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:58:30 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:58:30 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:58:30 : Running vhdl_synth_rpr.xit
MIG: 22:58:30 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:58:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:58:31 : Running simulation.xit
MIG: 22:58:31 : ################# RUNNING MIG BATCH ###################
MIG: 22:58:31 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:58:31 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:31 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:58:31 : vivado_mode: xpg_bd
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 1
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 : isPortInterface: 0
MIG: 22:58:31 :  locked false  
MIG: 22:58:31 : HDL Language: Verilog
MIG: 22:58:31 : compInfo: false
MIG: 22:58:31 : Vivado Options xc7a200t sbg484 -1
MIG: 22:58:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:58:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:58:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:58:31 : I am in catch area
MIG: 22:58:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:58:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:58:42 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:58:42 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:58:42 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:58:42 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:58:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:58:42 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:58:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:58:43 : Running implementation.xit
MIG: 22:58:43 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:58:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:02:35 : Running synthesis.xit
MIG: 11:02:35 : ################# RUNNING MIG BATCH ###################
MIG: 11:02:35 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 11:02:35 : synp_flow:  -- synthesis_mode: Other
MIG: 11:02:35 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 11:02:35 : vivado_mode: xpg_bd
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 1
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 : isPortInterface: 0
MIG: 11:02:35 :  locked false  
MIG: 11:02:35 : HDL Language: Verilog
MIG: 11:02:35 : compInfo: false
MIG: 11:02:35 : Vivado Options xc7a200t sbg484 -1
MIG: 11:02:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:02:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:02:35 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:02:35 : I am in catch area
MIG: 11:02:35 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 11:02:49 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 11:02:49 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 11:02:49 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 11:02:49 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 11:02:49 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 11:02:49 : Running vhdl_synth_rpr.xit
MIG: 11:02:49 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 11:02:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:02:50 : Running simulation.xit
MIG: 11:02:50 : ################# RUNNING MIG BATCH ###################
MIG: 11:02:50 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 11:02:50 : synp_flow:  -- synthesis_mode: Other
MIG: 11:02:50 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 11:02:50 : vivado_mode: xpg_bd
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 1
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 : isPortInterface: 0
MIG: 11:02:50 :  locked false  
MIG: 11:02:50 : HDL Language: Verilog
MIG: 11:02:50 : compInfo: false
MIG: 11:02:50 : Vivado Options xc7a200t sbg484 -1
MIG: 11:02:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:02:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:02:50 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:02:50 : I am in catch area
MIG: 11:02:50 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 11:03:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 11:03:01 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 11:03:01 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 11:03:01 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 11:03:01 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 11:03:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:03:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 11:03:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:03:02 : Running implementation.xit
MIG: 11:03:02 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 11:03:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:15:21 : Running synthesis.xit
MIG: 14:15:21 : ################# RUNNING MIG BATCH ###################
MIG: 14:15:21 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 14:15:21 : synp_flow:  -- synthesis_mode: Other
MIG: 14:15:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 14:15:21 : vivado_mode: xpg_bd
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 1
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 : isPortInterface: 0
MIG: 14:15:21 :  locked false  
MIG: 14:15:21 : HDL Language: Verilog
MIG: 14:15:21 : compInfo: false
MIG: 14:15:21 : Vivado Options xc7a200t sbg484 -1
MIG: 14:15:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:15:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:15:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:15:21 : I am in catch area
MIG: 14:15:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 14:15:34 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 14:15:34 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 14:15:34 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 14:15:34 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 14:15:34 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 14:15:34 : Running vhdl_synth_rpr.xit
MIG: 14:15:34 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 14:15:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:15:34 : Running simulation.xit
MIG: 14:15:34 : ################# RUNNING MIG BATCH ###################
MIG: 14:15:34 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 14:15:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:15:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 14:15:34 : vivado_mode: xpg_bd
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:34 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 1
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 : isPortInterface: 0
MIG: 14:15:35 :  locked false  
MIG: 14:15:35 : HDL Language: Verilog
MIG: 14:15:35 : compInfo: false
MIG: 14:15:35 : Vivado Options xc7a200t sbg484 -1
MIG: 14:15:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:15:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:15:35 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:15:35 : I am in catch area
MIG: 14:15:35 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 14:15:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 14:15:46 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 14:15:46 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 14:15:46 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 14:15:46 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 14:15:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:15:46 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 14:15:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:15:46 : Running implementation.xit
MIG: 14:15:47 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 14:15:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:03:50 : Running synthesis.xit
MIG: 17:03:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:03:50 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 17:03:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:03:50 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 17:03:50 : vivado_mode: xpg_bd
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 1
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 : isPortInterface: 0
MIG: 17:03:50 :  locked false  
MIG: 17:03:50 : HDL Language: Verilog
MIG: 17:03:50 : compInfo: false
MIG: 17:03:50 : Vivado Options xc7a200t sbg484 -1
MIG: 17:03:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:03:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:03:50 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:03:50 : I am in catch area
MIG: 17:03:50 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:04 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 17:04:04 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 17:04:04 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 17:04:05 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 17:04:05 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:05 : Running vhdl_synth_rpr.xit
MIG: 17:04:05 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:04:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:04:05 : Running simulation.xit
MIG: 17:04:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:05 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 17:04:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:05 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 17:04:05 : vivado_mode: xpg_bd
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 1
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 : isPortInterface: 0
MIG: 17:04:05 :  locked false  
MIG: 17:04:05 : HDL Language: Verilog
MIG: 17:04:05 : compInfo: false
MIG: 17:04:05 : Vivado Options xc7a200t sbg484 -1
MIG: 17:04:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:04:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:04:05 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:04:05 : I am in catch area
MIG: 17:04:05 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 17:04:16 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 17:04:16 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 17:04:16 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 17:04:16 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:04:16 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:04:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:04:16 : Running implementation.xit
MIG: 17:04:16 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 17:04:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:37:23 : Running synthesis.xit
MIG: 22:37:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:37:23 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:37:23 : synp_flow:  -- synthesis_mode: Other
MIG: 22:37:23 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:37:23 : vivado_mode: xpg_bd
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 1
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 : isPortInterface: 0
MIG: 22:37:23 :  locked false  
MIG: 22:37:23 : HDL Language: Verilog
MIG: 22:37:23 : compInfo: false
MIG: 22:37:23 : Vivado Options xc7a200t sbg484 -1
MIG: 22:37:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:37:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:37:23 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:37:23 : I am in catch area
MIG: 22:37:24 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:37:41 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:37:41 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:37:41 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:37:41 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:37:41 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:37:42 : Running vhdl_synth_rpr.xit
MIG: 22:37:42 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:37:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:37:42 : Running simulation.xit
MIG: 22:37:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:37:42 : Writing IN file for 'neural_net_accelerator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0
MIG: 22:37:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:37:42 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/_tmp/
MIG: 22:37:42 : vivado_mode: xpg_bd
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 1
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 : isPortInterface: 0
MIG: 22:37:42 :  locked false  
MIG: 22:37:42 : HDL Language: Verilog
MIG: 22:37:42 : compInfo: false
MIG: 22:37:42 : Vivado Options xc7a200t sbg484 -1
MIG: 22:37:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:37:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:37:42 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:37:42 : I am in catch area
MIG: 22:37:42 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:37:57 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ip/neural_net_accelerator_mig_7series_0_0/mig_a.prj
MIG: 22:37:57 : Component_Name: neural_net_accelerator_mig_7series_0_0
MIG: 22:37:57 : Moving neural_net_accelerator_mig_7series_0_0 ...
MIG: 22:37:57 : Moving neural_net_accelerator_mig_7series_0_0.veo ...
MIG: 22:37:57 : Moving neural_net_accelerator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:37:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:37:58 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:37:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:37:58 : Running implementation.xit
MIG: 22:37:59 : IGN:     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> <==>     <ModuleName>neural_net_accelerator_mig_7series_0_0</ModuleName> 
MIG: 22:37:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
