OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1456.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clock" found for clock "clock".
[INFO CTS-0010]  Clock net "clock" has 128 sinks.
[WARNING CTS-0041] Net "net4280" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4279" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4278" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4277" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4276" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4275" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4274" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4273" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4272" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4271" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4270" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4269" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4268" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4267" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4266" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4265" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4264" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4263" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4262" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4261" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4260" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4259" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4258" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4257" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4256" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4255" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4254" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4253" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4252" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4251" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4250" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4249" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4248" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4247" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4246" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4245" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4244" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4243" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4242" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4241" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4240" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4239" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4238" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4237" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4236" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4235" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4234" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4233" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4232" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4231" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4230" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4229" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4228" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4227" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4226" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4225" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4224" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4223" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4222" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4221" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4220" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4219" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4218" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net4217" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 8 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 128.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0023]  Original sink region: [(22044, 39150), (354373, 382278)].
[INFO CTS-0024]  Normalized sink region: [(16.3289, 29), (262.499, 283.169)].
[INFO CTS-0025]     Width:  246.1696.
[INFO CTS-0026]     Height: 254.1689.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 64
    Sub-region size: 246.1696 X 127.0844
[INFO CTS-0034]     Segment length (rounded): 64.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 264 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 6
      location: 0.5 buffer: BUFx4_ASAP7_75t_R
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 123.0848 X 127.0844
[INFO CTS-0034]     Segment length (rounded): 62.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 336 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 6
      location: 1.0 buffer: BUFx4_ASAP7_75t_R
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 156 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 64 sinks, 5 sinks closer to other cluster.
 Out of 64 sinks, 3 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 123.0848 X 63.5422
[INFO CTS-0034]     Segment length (rounded): 32.
    Key: 288 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 6
      location: 0.75 buffer: BUFx4_ASAP7_75t_R
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 61.5424 X 63.5422
[INFO CTS-0034]     Segment length (rounded): 30.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 252 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 6
      location: 0.25 buffer: BUFx4_ASAP7_75t_R
    Key: 156 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 128.
[INFO CTS-0018]     Created 31 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 31 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 6:2, 7:2, 8:4, 9:2, 10:2, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 128
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 605.26 um
[INFO CTS-0102]  Path depth 5 - 5
[WARNING STA-0357] virtual clock clock_vir can not be propagated.

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 32 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -129314.20

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -130.90

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -130.90

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
ces_7_0/clock ^
 437.41
ces_7_4/clock ^
 367.86      0.00      69.55

Clock clock_vir
No launch/capture paths found.


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: io_ins_down_0[47] (input port clocked by clock_vir)
Endpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                        240.00  515.00 ^ input external delay
     1    0.99    0.00    0.00  515.00 ^ io_ins_down_0[47] (in)
                                         io_ins_down_0[47] (net)
                  0.13    0.04  515.04 ^ input42/A (BUFx2_ASAP7_75t_R)
     1    1.51    7.75   11.41  526.45 ^ input42/Y (BUFx2_ASAP7_75t_R)
                                         net42 (net)
                  7.75    0.12  526.57 ^ ces_7_0/io_ins_down[47] (Element)
                                526.57   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   40.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  106.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  168.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  177.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  209.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.53    8.32  218.20 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.60  248.80 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  255.19 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  283.83 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  291.18 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     8   76.28  132.04   40.61  331.79 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                334.62  105.62  437.41 ^ ces_7_0/clock (Element)
                         10.00  447.41   clock uncertainty
                          0.00  447.41   clock reconvergence pessimism
                        105.18  552.60   library hold time
                                552.60   data required time
-----------------------------------------------------------------------------
                                552.60   data required time
                               -526.57   data arrival time
-----------------------------------------------------------------------------
                                -26.03   slack (VIOLATED)


Startpoint: ces_1_7 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_right_1[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   40.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  106.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  168.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  177.19 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  209.88 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 37.44    8.28  218.16 ^ clkbuf_2_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.81   20.15   30.55  248.70 ^ clkbuf_2_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1_0_clock (net)
                 27.75    6.30  255.01 ^ clkbuf_3_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.02   20.37   28.01  283.02 ^ clkbuf_3_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_2_0_clock (net)
                 28.37    6.51  289.52 ^ clkbuf_4_4_0_clock/A (BUFx4_ASAP7_75t_R)
     8   31.05   56.11   32.49  322.02 ^ clkbuf_4_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_4_0_clock (net)
                 60.99    8.15  330.17 ^ ces_1_7/clock (Element)
     1    1.63    5.32  163.28  493.44 v ces_1_7/io_outs_right[9] (Element)
                                         net3264 (net)
                  5.32    0.06  493.50 v output3264/A (BUFx2_ASAP7_75t_R)
     1    0.45    4.58   11.98  505.48 v output3264/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_right_1[9] (net)
                  4.58    0.02  505.49 v io_outs_right_1[9] (out)
                                505.49   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                         10.00  285.00   clock uncertainty
                          0.00  285.00   clock reconvergence pessimism
                        -64.00  221.00   output external delay
                                221.00   data required time
-----------------------------------------------------------------------------
                                221.00   data required time
                               -505.49   data arrival time
-----------------------------------------------------------------------------
                                284.49   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ces_5_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _175_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   40.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  106.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  168.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  177.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  209.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.53    8.32  218.20 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.60  248.80 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  255.19 ^ clkbuf_3_4_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.81   22.95   28.37  283.55 ^ clkbuf_3_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_4_0_clock (net)
                 25.26    3.80  287.36 ^ clkbuf_4_9_0_clock/A (BUFx4_ASAP7_75t_R)
     7   63.84  114.66   49.11  336.47 ^ clkbuf_4_9_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_9_0_clock (net)
                132.07   22.80  359.27 ^ ces_5_4/clock (Element)
     1    1.24    4.85  196.75  556.01 v ces_5_4/io_lsbOuts_7 (Element)
                                         ces_5_4_io_lsbOuts_7 (net)
                  4.85    0.00  556.02 v ces_5_5/io_lsbIns_7 (Element)
     1    1.26    4.88   51.97  607.99 v ces_5_5/io_lsbOuts_6 (Element)
                                         ces_5_5_io_lsbOuts_6 (net)
                  4.88    0.00  607.99 v ces_5_6/io_lsbIns_6 (Element)
     1    1.45    5.25   56.78  664.78 v ces_5_6/io_lsbOuts_5 (Element)
                                         ces_5_6_io_lsbOuts_5 (net)
                  5.25    0.00  664.78 v ces_5_7/io_lsbIns_5 (Element)
     1    1.05    4.75   53.01  717.79 v ces_5_7/io_lsbOuts_4 (Element)
                                         ces_5_7_io_lsbOuts_4 (net)
                  4.75    0.03  717.82 v _175_/D (DFFLQNx2_ASAP7_75t_R)
                                717.82   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   40.51    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  426.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  488.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  497.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  529.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.44    8.28  538.16 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.81   20.15   30.55  568.70 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 27.75    6.30  575.01 ^ clkbuf_3_6_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.80   22.24   28.11  603.12 ^ clkbuf_3_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_6_0_clock (net)
                 31.15    7.19  610.31 ^ clkbuf_4_12_0_clock/A (BUFx4_ASAP7_75t_R)
     8   18.43   37.38   33.58  643.89 ^ clkbuf_4_12_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_12_0_clock (net)
                 42.41    7.11  651.00 ^ net4199_20/A (INVx3_ASAP7_75t_R)
     1    0.57    8.11    5.84  656.84 v net4199_20/Y (INVx3_ASAP7_75t_R)
                                         net4236 (net)
                  8.11    0.00  656.85 v _175_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  646.85   clock uncertainty
                          0.00  646.85   clock reconvergence pessimism
                         -7.71  639.14   library setup time
                                639.14   data required time
-----------------------------------------------------------------------------
                                639.14   data required time
                               -717.82   data arrival time
-----------------------------------------------------------------------------
                                -78.67   slack (VIOLATED)


Startpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_up_0[21] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   40.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  106.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  168.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  177.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  209.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.53    8.32  218.20 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.60  248.80 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  255.19 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  283.83 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  291.18 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     8   76.28  132.04   40.61  331.79 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                334.62  105.62  437.41 ^ ces_7_0/clock (Element)
     1    1.25    5.47  203.03  640.45 ^ ces_7_0/io_outs_up[21] (Element)
                                         net3662 (net)
                  5.47    0.06  640.51 ^ output3662/A (BUFx2_ASAP7_75t_R)
     1    0.44    4.72   11.37  651.88 ^ output3662/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_up_0[21] (net)
                  4.72    0.02  651.90 ^ io_outs_up_0[21] (out)
                                651.90   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -651.90   data arrival time
-----------------------------------------------------------------------------
                               -130.90   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ces_5_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _175_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   40.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  106.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  168.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  177.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  209.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.53    8.32  218.20 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.60  248.80 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  255.19 ^ clkbuf_3_4_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.81   22.95   28.37  283.55 ^ clkbuf_3_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_4_0_clock (net)
                 25.26    3.80  287.36 ^ clkbuf_4_9_0_clock/A (BUFx4_ASAP7_75t_R)
     7   63.84  114.66   49.11  336.47 ^ clkbuf_4_9_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_9_0_clock (net)
                132.07   22.80  359.27 ^ ces_5_4/clock (Element)
     1    1.24    4.85  196.75  556.01 v ces_5_4/io_lsbOuts_7 (Element)
                                         ces_5_4_io_lsbOuts_7 (net)
                  4.85    0.00  556.02 v ces_5_5/io_lsbIns_7 (Element)
     1    1.26    4.88   51.97  607.99 v ces_5_5/io_lsbOuts_6 (Element)
                                         ces_5_5_io_lsbOuts_6 (net)
                  4.88    0.00  607.99 v ces_5_6/io_lsbIns_6 (Element)
     1    1.45    5.25   56.78  664.78 v ces_5_6/io_lsbOuts_5 (Element)
                                         ces_5_6_io_lsbOuts_5 (net)
                  5.25    0.00  664.78 v ces_5_7/io_lsbIns_5 (Element)
     1    1.05    4.75   53.01  717.79 v ces_5_7/io_lsbOuts_4 (Element)
                                         ces_5_7_io_lsbOuts_4 (net)
                  4.75    0.03  717.82 v _175_/D (DFFLQNx2_ASAP7_75t_R)
                                717.82   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   40.51    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  426.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  488.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  497.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  529.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.44    8.28  538.16 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.81   20.15   30.55  568.70 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 27.75    6.30  575.01 ^ clkbuf_3_6_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.80   22.24   28.11  603.12 ^ clkbuf_3_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_6_0_clock (net)
                 31.15    7.19  610.31 ^ clkbuf_4_12_0_clock/A (BUFx4_ASAP7_75t_R)
     8   18.43   37.38   33.58  643.89 ^ clkbuf_4_12_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_12_0_clock (net)
                 42.41    7.11  651.00 ^ net4199_20/A (INVx3_ASAP7_75t_R)
     1    0.57    8.11    5.84  656.84 v net4199_20/Y (INVx3_ASAP7_75t_R)
                                         net4236 (net)
                  8.11    0.00  656.85 v _175_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  646.85   clock uncertainty
                          0.00  646.85   clock reconvergence pessimism
                         -7.71  639.14   library setup time
                                639.14   data required time
-----------------------------------------------------------------------------
                                639.14   data required time
                               -717.82   data arrival time
-----------------------------------------------------------------------------
                                -78.67   slack (VIOLATED)


Startpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_up_0[21] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   40.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                337.94  106.61  106.61 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   32.37   61.97  168.58 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 41.08    8.61  177.19 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.26   32.69  209.88 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.53    8.32  218.20 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.60  248.80 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  255.19 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  283.83 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  291.18 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     8   76.28  132.04   40.61  331.79 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                334.62  105.62  437.41 ^ ces_7_0/clock (Element)
     1    1.25    5.47  203.03  640.45 ^ ces_7_0/io_outs_up[21] (Element)
                                         net3662 (net)
                  5.47    0.06  640.51 ^ output3662/A (BUFx2_ASAP7_75t_R)
     1    0.44    4.72   11.37  651.88 ^ output3662/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_up_0[21] (net)
                  4.72    0.02  651.90 ^ io_outs_up_0[21] (out)
                                651.90   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -651.90   data arrival time
-----------------------------------------------------------------------------
                               -130.90   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
clkbuf_0_clock/A                      300.00  337.94  -37.94 (VIOLATED)
ces_7_0/clock                         300.00  334.62  -34.62 (VIOLATED)
ces_7_1/clock                         300.00  319.92  -19.92 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
-37.94070816040039

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
300.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1265

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
89.23493957519531

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9683

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2087

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 333

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
651.8956

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-130.8955

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-20.079212

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.06e-04   1.25e-05   1.17e-08   3.19e-04   8.3%
Combinational          1.35e-03   2.19e-03   3.79e-07   3.54e-03  91.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.66e-03   2.20e-03   3.91e-07   3.86e-03 100.0%
                          43.0%      57.0%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 119963 u^2 88% utilization.

[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0047] Found 3 long wires.
[INFO RSZ-0048] Inserted 5 buffers in 3 nets.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 32 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -58181.66

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -92.38

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -92.38

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
ces_7_2/clock ^
 380.64
ces_7_3/clock ^
 305.70      0.00      74.95

Clock clock_vir
No launch/capture paths found.


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ces_7_3 (rising edge-triggered flip-flop clocked by clock)
Endpoint: ces_7_2 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.43    8.32  181.16 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.57  211.73 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  218.12 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  246.76 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  254.11 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   21.22   42.42   32.74  286.85 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 69.66   18.85  305.70 ^ ces_7_3/clock (Element)
     1    1.72    5.87  179.19  484.89 ^ ces_7_3/io_outs_left[54] (Element)
                                         ces_7_2_io_ins_left[54] (net)
                  5.87    0.00  484.89 ^ ces_7_2/io_ins_left[54] (Element)
                                484.89   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.43    8.32  181.16 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.57  211.73 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  218.12 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  246.76 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  254.11 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   21.22   42.42   32.74  286.85 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 47.22    7.19  294.05 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   30.33   10.10   23.38  317.43 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 53.91   15.45  332.88 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.17    9.68   24.07  356.95 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                 78.58   23.70  380.64 ^ ces_7_2/clock (Element)
                         10.00  390.64   clock uncertainty
                          0.00  390.64   clock reconvergence pessimism
                        105.73  496.38   library hold time
                                496.38   data required time
-----------------------------------------------------------------------------
                                496.38   data required time
                               -484.89   data arrival time
-----------------------------------------------------------------------------
                                -11.49   slack (VIOLATED)


Startpoint: ces_1_7 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_right_1[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 37.34    8.27  181.11 ^ clkbuf_2_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.81   20.14   30.52  211.64 ^ clkbuf_2_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1_0_clock (net)
                 27.75    6.30  217.94 ^ clkbuf_3_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.02   20.37   28.01  245.95 ^ clkbuf_3_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_2_0_clock (net)
                 28.37    6.51  252.45 ^ clkbuf_4_4_0_clock/A (BUFx4_ASAP7_75t_R)
     8   31.05   56.11   32.49  284.95 ^ clkbuf_4_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_4_0_clock (net)
                 60.99    8.15  293.10 ^ ces_1_7/clock (Element)
     1    1.63    5.32  163.28  456.37 v ces_1_7/io_outs_right[9] (Element)
                                         net3264 (net)
                  5.32    0.06  456.43 v output3264/A (BUFx2_ASAP7_75t_R)
     1    0.45    4.58   11.98  468.41 v output3264/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_right_1[9] (net)
                  4.58    0.02  468.43 v io_outs_right_1[9] (out)
                                468.43   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                         10.00  285.00   clock uncertainty
                          0.00  285.00   clock reconvergence pessimism
                        -64.00  221.00   output external delay
                                221.00   data required time
-----------------------------------------------------------------------------
                                221.00   data required time
                               -468.43   data arrival time
-----------------------------------------------------------------------------
                                247.43   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ces_5_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _175_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.43    8.32  181.16 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.57  211.73 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  218.12 ^ clkbuf_3_4_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.81   22.95   28.37  246.48 ^ clkbuf_3_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_4_0_clock (net)
                 25.26    3.80  250.29 ^ clkbuf_4_9_0_clock/A (BUFx4_ASAP7_75t_R)
     7   63.84  114.66   49.11  299.40 ^ clkbuf_4_9_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_9_0_clock (net)
                132.07   22.80  322.20 ^ ces_5_4/clock (Element)
     1    1.24    4.85  196.75  518.95 v ces_5_4/io_lsbOuts_7 (Element)
                                         ces_5_4_io_lsbOuts_7 (net)
                  4.85    0.00  518.95 v ces_5_5/io_lsbIns_7 (Element)
     1    1.26    4.88   51.97  570.92 v ces_5_5/io_lsbOuts_6 (Element)
                                         ces_5_5_io_lsbOuts_6 (net)
                  4.88    0.00  570.92 v ces_5_6/io_lsbIns_6 (Element)
     1    1.45    5.25   56.78  627.71 v ces_5_6/io_lsbOuts_5 (Element)
                                         ces_5_6_io_lsbOuts_5 (net)
                  5.25    0.00  627.71 v ces_5_7/io_lsbIns_5 (Element)
     1    1.05    4.75   53.01  680.72 v ces_5_7/io_lsbOuts_4 (Element)
                                         ces_5_7_io_lsbOuts_4 (net)
                  4.75    0.03  680.75 v _175_/D (DFFLQNx2_ASAP7_75t_R)
                                680.75   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   22.61    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                103.92   32.78  352.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68  383.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88  412.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  453.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  461.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  492.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.34    8.27  501.11 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.81   20.14   30.52  531.63 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 27.75    6.30  537.94 ^ clkbuf_3_6_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.80   22.24   28.11  566.05 ^ clkbuf_3_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_6_0_clock (net)
                 31.15    7.19  573.24 ^ clkbuf_4_12_0_clock/A (BUFx4_ASAP7_75t_R)
     8   18.43   37.38   33.58  606.82 ^ clkbuf_4_12_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_12_0_clock (net)
                 42.41    7.11  613.93 ^ net4199_20/A (INVx3_ASAP7_75t_R)
     1    0.57    8.11    5.84  619.78 v net4199_20/Y (INVx3_ASAP7_75t_R)
                                         net4236 (net)
                  8.11    0.00  619.78 v _175_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  609.78   clock uncertainty
                          0.00  609.78   clock reconvergence pessimism
                         -7.71  602.07   library setup time
                                602.07   data required time
-----------------------------------------------------------------------------
                                602.07   data required time
                               -680.75   data arrival time
-----------------------------------------------------------------------------
                                -78.67   slack (VIOLATED)


Startpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_up_0[21] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.43    8.32  181.16 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.57  211.73 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  218.12 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  246.76 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  254.11 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   21.22   42.42   32.74  286.85 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 47.22    7.19  294.05 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   30.33   10.10   23.38  317.43 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 53.91   15.45  332.88 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.17    9.68   24.07  356.95 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                132.59   41.95  398.90 ^ ces_7_0/clock (Element)
     1    1.25    5.47  203.03  601.93 ^ ces_7_0/io_outs_up[21] (Element)
                                         net3662 (net)
                  5.47    0.06  601.99 ^ output3662/A (BUFx2_ASAP7_75t_R)
     1    0.44    4.72   11.37  613.36 ^ output3662/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_up_0[21] (net)
                  4.72    0.02  613.38 ^ io_outs_up_0[21] (out)
                                613.38   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -613.38   data arrival time
-----------------------------------------------------------------------------
                                -92.38   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ces_5_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _175_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.43    8.32  181.16 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.57  211.73 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  218.12 ^ clkbuf_3_4_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.81   22.95   28.37  246.48 ^ clkbuf_3_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_4_0_clock (net)
                 25.26    3.80  250.29 ^ clkbuf_4_9_0_clock/A (BUFx4_ASAP7_75t_R)
     7   63.84  114.66   49.11  299.40 ^ clkbuf_4_9_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_9_0_clock (net)
                132.07   22.80  322.20 ^ ces_5_4/clock (Element)
     1    1.24    4.85  196.75  518.95 v ces_5_4/io_lsbOuts_7 (Element)
                                         ces_5_4_io_lsbOuts_7 (net)
                  4.85    0.00  518.95 v ces_5_5/io_lsbIns_7 (Element)
     1    1.26    4.88   51.97  570.92 v ces_5_5/io_lsbOuts_6 (Element)
                                         ces_5_5_io_lsbOuts_6 (net)
                  4.88    0.00  570.92 v ces_5_6/io_lsbIns_6 (Element)
     1    1.45    5.25   56.78  627.71 v ces_5_6/io_lsbOuts_5 (Element)
                                         ces_5_6_io_lsbOuts_5 (net)
                  5.25    0.00  627.71 v ces_5_7/io_lsbIns_5 (Element)
     1    1.05    4.75   53.01  680.72 v ces_5_7/io_lsbOuts_4 (Element)
                                         ces_5_7_io_lsbOuts_4 (net)
                  4.75    0.03  680.75 v _175_/D (DFFLQNx2_ASAP7_75t_R)
                                680.75   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   22.61    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                103.92   32.78  352.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68  383.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88  412.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  453.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  461.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  492.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.34    8.27  501.11 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.81   20.14   30.52  531.63 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 27.75    6.30  537.94 ^ clkbuf_3_6_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.80   22.24   28.11  566.05 ^ clkbuf_3_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_6_0_clock (net)
                 31.15    7.19  573.24 ^ clkbuf_4_12_0_clock/A (BUFx4_ASAP7_75t_R)
     8   18.43   37.38   33.58  606.82 ^ clkbuf_4_12_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_12_0_clock (net)
                 42.41    7.11  613.93 ^ net4199_20/A (INVx3_ASAP7_75t_R)
     1    0.57    8.11    5.84  619.78 v net4199_20/Y (INVx3_ASAP7_75t_R)
                                         net4236 (net)
                  8.11    0.00  619.78 v _175_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  609.78   clock uncertainty
                          0.00  609.78   clock reconvergence pessimism
                         -7.71  602.07   library setup time
                                602.07   data required time
-----------------------------------------------------------------------------
                                602.07   data required time
                               -680.75   data arrival time
-----------------------------------------------------------------------------
                                -78.67   slack (VIOLATED)


Startpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_up_0[21] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   22.61    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                103.92   32.78   32.78 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   20.60   12.96   30.68   63.46 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 92.30   28.88   92.34 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.59   27.00   40.71  133.05 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 36.58    8.22  141.27 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.02   28.14   31.57  172.84 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 37.43    8.32  181.16 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.87   20.24   30.57  211.73 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 28.01    6.39  218.12 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   11.15   24.95   28.64  246.76 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.11    7.36  254.11 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   21.22   42.42   32.74  286.85 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 47.22    7.19  294.05 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   30.33   10.10   23.38  317.43 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 53.91   15.45  332.88 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.17    9.68   24.07  356.95 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                132.59   41.95  398.90 ^ ces_7_0/clock (Element)
     1    1.25    5.47  203.03  601.93 ^ ces_7_0/io_outs_up[21] (Element)
                                         net3662 (net)
                  5.47    0.06  601.99 ^ output3662/A (BUFx2_ASAP7_75t_R)
     1    0.44    4.72   11.37  613.36 ^ output3662/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_up_0[21] (net)
                  4.72    0.02  613.38 ^ io_outs_up_0[21] (out)
                                613.38   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -613.38   data arrival time
-----------------------------------------------------------------------------
                                -92.38   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
96.48283386230469

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
300.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3216

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
89.23493957519531

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9683

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1557

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 22

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
613.3799

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-92.3799

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-15.060797

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.06e-04   1.25e-05   1.17e-08   3.19e-04   7.8%
Combinational          1.50e-03   2.25e-03   3.83e-07   3.74e-03  92.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.80e-03   2.26e-03   3.94e-07   4.06e-03 100.0%
                          44.4%      55.6%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 119965 u^2 88% utilization.

Placement Analysis
---------------------------------
total displacement        385.2 u
average displacement        0.0 u
max displacement           22.1 u
original HPWL           64094.2 u
legalized HPWL          64532.0 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0094] Found 1736 endpoints with setup violations.
[INFO RSZ-0041] Resized 89 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 18 endpoints with hold violations.
[WARNING RSZ-0066] Unable to repair all hold violations.
Placement Analysis
---------------------------------
total displacement         31.4 u
average displacement        0.0 u
max displacement            1.9 u
original HPWL           64533.2 u
legalized HPWL          64575.4 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 32 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -74787.12

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -100.43

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -100.43

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
ces_7_2/clock ^
 389.17
ces_7_3/clock ^
 316.31      0.00      72.86

Clock clock_vir
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ces_7_3 (rising edge-triggered flip-flop clocked by clock)
Endpoint: ces_7_2 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 43.57   10.92  151.47 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.92   22.50   33.51  184.98 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 23.68    2.75  187.73 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.81   22.33   27.67  215.40 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 36.18    9.14  224.54 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.29   27.94   31.03  255.56 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 44.36   11.31  266.87 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   19.19   37.90   37.29  304.16 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 52.27   12.15  316.31 ^ ces_7_3/clock (Element)
     1    1.72    5.87  179.19  495.50 ^ ces_7_3/io_outs_left[54] (Element)
                                         ces_7_2_io_ins_left[54] (net)
                  5.87    0.00  495.50 ^ ces_7_2/io_ins_left[54] (Element)
                                495.50   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 43.57   10.92  151.47 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.92   22.50   33.51  184.98 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 23.68    2.75  187.73 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.81   22.33   27.67  215.40 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 36.18    9.14  224.54 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.29   27.94   31.03  255.56 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 44.36   11.31  266.87 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   19.19   37.90   37.29  304.16 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 37.90    0.11  304.27 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   30.40    9.69   21.96  326.22 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 53.93   15.49  341.71 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.09    9.69   24.07  365.78 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                 77.62   23.39  389.17 ^ ces_7_2/clock (Element)
                         10.00  399.17   clock uncertainty
                          0.00  399.17   clock reconvergence pessimism
                        105.73  504.90   library hold time
                                504.90   data required time
-----------------------------------------------------------------------------
                                504.90   data required time
                               -495.50   data arrival time
-----------------------------------------------------------------------------
                                 -9.40   slack (VIOLATED)


Startpoint: ces_5_7 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_right_5[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 43.57   10.92  151.47 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.92   22.50   33.51  184.98 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 23.63    2.70  187.67 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.00   22.76   28.12  215.79 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 41.71   11.06  226.86 ^ clkbuf_3_7_0_clock/A (BUFx4_ASAP7_75t_R)
     2    6.16   16.32   30.21  257.07 ^ clkbuf_3_7_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_7_0_clock (net)
                 18.55    3.11  260.18 ^ clkbuf_4_14_0_clock/A (BUFx4_ASAP7_75t_R)
    11   37.74   68.12   34.50  294.68 ^ clkbuf_4_14_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_14_0_clock (net)
                 68.25    1.83  296.51 ^ ces_5_7/clock (Element)
     1    1.75    5.46  163.36  459.87 v ces_5_7/io_outs_right[9] (Element)
                                         net3520 (net)
                  5.46    0.08  459.95 v output3520/A (BUFx2_ASAP7_75t_R)
     1    0.34    4.34   11.85  471.80 v output3520/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_right_5[9] (net)
                  4.34    0.01  471.81 v io_outs_right_5[9] (out)
                                471.81   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                         10.00  285.00   clock uncertainty
                          0.00  285.00   clock reconvergence pessimism
                        -64.00  221.00   output external delay
                                221.00   data required time
-----------------------------------------------------------------------------
                                221.00   data required time
                               -471.81   data arrival time
-----------------------------------------------------------------------------
                                250.81   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ces_2_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _151_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.23    8.01  148.56 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   15.29   31.63   31.65  180.21 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 51.02   13.19  193.40 ^ clkbuf_2_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.70   15.62   31.67  225.07 ^ clkbuf_2_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0_0_clock (net)
                 17.56    2.79  227.86 ^ clkbuf_3_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.83   18.18   25.40  253.26 ^ clkbuf_3_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_1_0_clock (net)
                 18.30    0.91  254.17 ^ clkbuf_4_3_0_clock/A (BUFx4_ASAP7_75t_R)
     7   64.40  114.97   46.95  301.12 ^ clkbuf_4_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_3_0_clock (net)
                132.62   22.79  323.90 ^ ces_2_4/clock (Element)
     1    1.24    4.85  196.75  520.65 v ces_2_4/io_lsbOuts_7 (Element)
                                         ces_2_4_io_lsbOuts_7 (net)
                  4.85    0.00  520.65 v ces_2_5/io_lsbIns_7 (Element)
     1    1.26    4.88   51.97  572.62 v ces_2_5/io_lsbOuts_6 (Element)
                                         ces_2_5_io_lsbOuts_6 (net)
                  4.88    0.00  572.63 v ces_2_6/io_lsbIns_6 (Element)
     1    1.45    5.25   56.78  629.41 v ces_2_6/io_lsbOuts_5 (Element)
                                         ces_2_6_io_lsbOuts_5 (net)
                  5.25    0.00  629.41 v ces_2_7/io_lsbIns_5 (Element)
     1    1.21    4.93   53.13  682.54 v ces_2_7/io_lsbOuts_4 (Element)
                                         ces_2_7_io_lsbOuts_4 (net)
                  4.93    0.05  682.59 v _151_/D (DFFLQNx2_ASAP7_75t_R)
                                682.59   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   23.73    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                114.64   36.17  356.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68  387.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16  419.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  460.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.23    8.01  468.56 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   15.29   31.63   31.65  500.21 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 50.91   13.14  513.35 ^ clkbuf_2_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.97   16.03   31.81  545.16 ^ clkbuf_2_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1_0_clock (net)
                 18.30    3.06  548.22 ^ clkbuf_3_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.77   18.31   24.90  573.12 ^ clkbuf_3_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_3_0_clock (net)
                 23.29    4.88  578.00 ^ clkbuf_4_6_0_clock/A (BUFx4_ASAP7_75t_R)
     9   26.42   49.84   35.38  613.38 ^ clkbuf_4_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_6_0_clock (net)
                 60.49   11.86  625.25 ^ net4258_44/A (INVx3_ASAP7_75t_R)
     1    0.62    9.99    6.45  631.70 v net4258_44/Y (INVx3_ASAP7_75t_R)
                                         net4260 (net)
                  9.99    0.01  631.71 v _151_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  621.71   clock uncertainty
                          0.00  621.71   clock reconvergence pessimism
                         -7.31  614.40   library setup time
                                614.40   data required time
-----------------------------------------------------------------------------
                                614.40   data required time
                               -682.59   data arrival time
-----------------------------------------------------------------------------
                                -68.20   slack (VIOLATED)


Startpoint: ces_0_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_down_0[39] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.23    8.01  148.56 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   15.29   31.63   31.65  180.21 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 51.02   13.19  193.40 ^ clkbuf_2_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.70   15.62   31.67  225.07 ^ clkbuf_2_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0_0_clock (net)
                 17.57    2.80  227.87 ^ clkbuf_3_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.20   27.37   25.96  253.82 ^ clkbuf_3_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_0_0_clock (net)
                 43.29   11.04  264.86 ^ clkbuf_4_0_0_clock/A (BUFx4_ASAP7_75t_R)
     3   20.27   40.23   36.44  301.30 ^ clkbuf_4_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_0_0_clock (net)
                 40.35    1.45  302.74 ^ max_length67/A (BUFx16f_ASAP7_75t_R)
     4   29.77   10.19   22.54  325.28 ^ max_length67/Y (BUFx16f_ASAP7_75t_R)
                                         net4283 (net)
                 46.07   12.84  338.13 ^ max_length66/A (BUFx16f_ASAP7_75t_R)
     3   30.28    9.36   23.00  361.13 ^ max_length66/Y (BUFx16f_ASAP7_75t_R)
                                         net4282 (net)
                133.95   42.39  403.52 ^ ces_0_0/clock (Element)
     1    1.34    5.74  207.14  610.66 ^ ces_0_0/io_outs_down[39] (Element)
                                         net2145 (net)
                  5.75    0.07  610.73 ^ output2145/A (BUFx3_ASAP7_75t_R)
     1    0.45    4.43   10.67  621.41 ^ output2145/Y (BUFx3_ASAP7_75t_R)
                                         io_outs_down_0[39] (net)
                  4.43    0.02  621.43 ^ io_outs_down_0[39] (out)
                                621.43   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -621.43   data arrival time
-----------------------------------------------------------------------------
                               -100.43   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ces_2_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _151_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.23    8.01  148.56 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   15.29   31.63   31.65  180.21 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 51.02   13.19  193.40 ^ clkbuf_2_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.70   15.62   31.67  225.07 ^ clkbuf_2_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0_0_clock (net)
                 17.56    2.79  227.86 ^ clkbuf_3_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.83   18.18   25.40  253.26 ^ clkbuf_3_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_1_0_clock (net)
                 18.30    0.91  254.17 ^ clkbuf_4_3_0_clock/A (BUFx4_ASAP7_75t_R)
     7   64.40  114.97   46.95  301.12 ^ clkbuf_4_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_3_0_clock (net)
                132.62   22.79  323.90 ^ ces_2_4/clock (Element)
     1    1.24    4.85  196.75  520.65 v ces_2_4/io_lsbOuts_7 (Element)
                                         ces_2_4_io_lsbOuts_7 (net)
                  4.85    0.00  520.65 v ces_2_5/io_lsbIns_7 (Element)
     1    1.26    4.88   51.97  572.62 v ces_2_5/io_lsbOuts_6 (Element)
                                         ces_2_5_io_lsbOuts_6 (net)
                  4.88    0.00  572.63 v ces_2_6/io_lsbIns_6 (Element)
     1    1.45    5.25   56.78  629.41 v ces_2_6/io_lsbOuts_5 (Element)
                                         ces_2_6_io_lsbOuts_5 (net)
                  5.25    0.00  629.41 v ces_2_7/io_lsbIns_5 (Element)
     1    1.21    4.93   53.13  682.54 v ces_2_7/io_lsbOuts_4 (Element)
                                         ces_2_7_io_lsbOuts_4 (net)
                  4.93    0.05  682.59 v _151_/D (DFFLQNx2_ASAP7_75t_R)
                                682.59   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   23.73    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                114.64   36.17  356.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68  387.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16  419.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  460.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.23    8.01  468.56 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   15.29   31.63   31.65  500.21 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 50.91   13.14  513.35 ^ clkbuf_2_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.97   16.03   31.81  545.16 ^ clkbuf_2_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1_0_clock (net)
                 18.30    3.06  548.22 ^ clkbuf_3_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.77   18.31   24.90  573.12 ^ clkbuf_3_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_3_0_clock (net)
                 23.29    4.88  578.00 ^ clkbuf_4_6_0_clock/A (BUFx4_ASAP7_75t_R)
     9   26.42   49.84   35.38  613.38 ^ clkbuf_4_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_6_0_clock (net)
                 60.49   11.86  625.25 ^ net4258_44/A (INVx3_ASAP7_75t_R)
     1    0.62    9.99    6.45  631.70 v net4258_44/Y (INVx3_ASAP7_75t_R)
                                         net4260 (net)
                  9.99    0.01  631.71 v _151_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  621.71   clock uncertainty
                          0.00  621.71   clock reconvergence pessimism
                         -7.31  614.40   library setup time
                                614.40   data required time
-----------------------------------------------------------------------------
                                614.40   data required time
                               -682.59   data arrival time
-----------------------------------------------------------------------------
                                -68.20   slack (VIOLATED)


Startpoint: ces_0_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_down_0[39] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   23.73    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                114.64   36.17   36.17 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   21.42   13.43   31.68   67.84 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 99.50   31.16   99.00 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   12.30   28.18   41.55  140.55 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.23    8.01  148.56 ^ clkbuf_1_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   15.29   31.63   31.65  180.21 ^ clkbuf_1_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_0_0_clock (net)
                 51.02   13.19  193.40 ^ clkbuf_2_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.70   15.62   31.67  225.07 ^ clkbuf_2_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0_0_clock (net)
                 17.57    2.80  227.87 ^ clkbuf_3_0_0_clock/A (BUFx4_ASAP7_75t_R)
     2   13.20   27.37   25.96  253.82 ^ clkbuf_3_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_0_0_clock (net)
                 43.29   11.04  264.86 ^ clkbuf_4_0_0_clock/A (BUFx4_ASAP7_75t_R)
     3   20.27   40.23   36.44  301.30 ^ clkbuf_4_0_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_0_0_clock (net)
                 40.35    1.45  302.74 ^ max_length67/A (BUFx16f_ASAP7_75t_R)
     4   29.77   10.19   22.54  325.28 ^ max_length67/Y (BUFx16f_ASAP7_75t_R)
                                         net4283 (net)
                 46.07   12.84  338.13 ^ max_length66/A (BUFx16f_ASAP7_75t_R)
     3   30.28    9.36   23.00  361.13 ^ max_length66/Y (BUFx16f_ASAP7_75t_R)
                                         net4282 (net)
                133.95   42.39  403.52 ^ ces_0_0/clock (Element)
     1    1.34    5.74  207.14  610.66 ^ ces_0_0/io_outs_down[39] (Element)
                                         net2145 (net)
                  5.75    0.07  610.73 ^ output2145/A (BUFx3_ASAP7_75t_R)
     1    0.45    4.43   10.67  621.41 ^ output2145/Y (BUFx3_ASAP7_75t_R)
                                         io_outs_down_0[39] (net)
                  4.43    0.02  621.43 ^ io_outs_down_0[39] (out)
                                621.43   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -621.43   data arrival time
-----------------------------------------------------------------------------
                               -100.43   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
73.60846710205078

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
300.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2454

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
89.21466064453125

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9680

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1736

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 18

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
621.4275

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-100.4274

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-16.160759

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.06e-04   1.26e-05   1.17e-08   3.19e-04   7.8%
Combinational          1.51e-03   2.25e-03   3.87e-07   3.76e-03  92.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.82e-03   2.26e-03   3.98e-07   4.08e-03 100.0%
                          44.6%      55.4%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 119966 u^2 88% utilization.

Elapsed time: 0:06.79[h:]min:sec. CPU time: user 6.60 sys 0.18 (99%). Peak memory: 738536KB.
