$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 & al $end
  $var wire 32 # in [31:0] $end
  $var wire  1 % lr $end
  $var wire 32 ' out [31:0] $end
  $var wire  5 $ shift [4:0] $end
  $scope module top $end
   $var wire  1 & al $end
   $var wire 32 # in [31:0] $end
   $var wire  1 % lr $end
   $var wire 32 ' out [31:0] $end
   $var wire  5 $ shift [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000001111 #
b00100 $
1%
0&
b00000000000000000000000011110000 '
#2
b11110000000000000000000000000000 #
0%
b00001111000000000000000000000000 '
#3
1&
b11111111000000000000000000000000 '
#4
b00010010001101000101011001111000 #
b00000 $
1%
b00010010001101000101011001111000 '
#5
b10000000000000000000000000000000 #
b11111 $
0%
0&
b00000000000000000000000000000001 '
#6
