// Seed: 995785289
module module_0 #(
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd59
) (
    output uwire id_0,
    output supply1 id_1,
    input tri1 id_2
);
  defparam id_4.id_5 = id_4;
  assign id_0 = id_2;
  id_6(
      .id_0(id_4), .id_1(id_1)
  );
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    input logic id_3,
    output supply1 id_4
    , id_11,
    input supply0 id_5,
    output supply1 id_6,
    output tri id_7,
    output wand id_8,
    output logic id_9
);
  always @(negedge 1'b0) id_9 <= #1 id_3;
  wire id_12;
  supply1 id_13 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5
  );
  assign modCall_1.type_8 = 0;
  wire id_15;
endmodule
