
Anemometer_200_F303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800b948  0800b948  0001b948  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf24  0800bf24  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800bf24  0800bf24  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bf24  0800bf24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf24  0800bf24  0001bf24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf28  0800bf28  0001bf28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800bf2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009a0  200001e0  0800c108  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b80  0800c108  00020b80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b3b5  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e21  00000000  00000000  0003b5c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  0003e3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0003f8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021018  00000000  00000000  00040c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a584  00000000  00000000  00061c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5a45  00000000  00000000  0007c1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00141c31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006adc  00000000  00000000  00141c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b930 	.word	0x0800b930

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b930 	.word	0x0800b930

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <AD5245level>:
}
#endif

#ifdef  AD5245
/* Управление усилением от 0 до 254 */
void AD5245level(uint8_t lev) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af04      	add	r7, sp, #16
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
	uint8_t cmdBuff[2];
	uint16_t cmd = AD5245_WRITE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	81fb      	strh	r3, [r7, #14]
	cmdBuff[0] = lev;
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&AD5245_I2C_PORT, AD5245_I2C_ADDR, cmd, 2, cmdBuff, 1, 100);
 8000bba:	89fa      	ldrh	r2, [r7, #14]
 8000bbc:	2364      	movs	r3, #100	; 0x64
 8000bbe:	9302      	str	r3, [sp, #8]
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	f107 030c 	add.w	r3, r7, #12
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2302      	movs	r3, #2
 8000bcc:	2158      	movs	r1, #88	; 0x58
 8000bce:	4803      	ldr	r0, [pc, #12]	; (8000bdc <AD5245level+0x34>)
 8000bd0:	f003 fb6e 	bl	80042b0 <HAL_I2C_Mem_Write>
}
 8000bd4:	bf00      	nop
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000530 	.word	0x20000530

08000be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be4:	b0dc      	sub	sp, #368	; 0x170
 8000be6:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be8:	f001 fbec 	bl	80023c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bec:	f000 f9de 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf0:	f000 fdd6 	bl	80017a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bf4:	f000 fdb6 	bl	8001764 <MX_DMA_Init>
  MX_TIM1_Init();
 8000bf8:	f000 fb2e 	bl	8001258 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000bfc:	f000 fa3c 	bl	8001078 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000c00:	f000 faac 	bl	800115c <MX_I2C1_Init>
  MX_SPI2_Init();
 8000c04:	f000 faea 	bl	80011dc <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000c08:	f000 fd4c 	bl	80016a4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000c0c:	f000 fd7a 	bl	8001704 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8000c10:	f000 fcfa 	bl	8001608 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000c14:	f000 fc64 	bl	80014e0 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000c18:	f000 fbda 	bl	80013d0 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Transmit(&huart1, (uint8_t *) START_TEXT, sizeof(START_TEXT), 1000);
 8000c1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c20:	2217      	movs	r2, #23
 8000c22:	4961      	ldr	r1, [pc, #388]	; (8000da8 <main+0x1c8>)
 8000c24:	4861      	ldr	r0, [pc, #388]	; (8000dac <main+0x1cc>)
 8000c26:	f007 fb49 	bl	80082bc <HAL_UART_Transmit>
  mesCount = 0;
 8000c2a:	4b61      	ldr	r3, [pc, #388]	; (8000db0 <main+0x1d0>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	801a      	strh	r2, [r3, #0]
  TIM3->ARR = MEASURMENT_DALAY;
 8000c30:	4b60      	ldr	r3, [pc, #384]	; (8000db4 <main+0x1d4>)
 8000c32:	f648 02b8 	movw	r2, #35000	; 0x88b8
 8000c36:	62da      	str	r2, [r3, #44]	; 0x2c
  for (int iii = 0; iii < CONVERSION_COUNT; iii++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000c3e:	e012      	b.n	8000c66 <main+0x86>
	  adcBuffer[iii] = 0;
 8000c40:	4a5d      	ldr	r2, [pc, #372]	; (8000db8 <main+0x1d8>)
 8000c42:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8000c46:	2100      	movs	r1, #0
 8000c48:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  measArray[iii] = 0;
 8000c4c:	4a5b      	ldr	r2, [pc, #364]	; (8000dbc <main+0x1dc>)
 8000c4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	4413      	add	r3, r2
 8000c56:	f04f 0200 	mov.w	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
  for (int iii = 0; iii < CONVERSION_COUNT; iii++) {
 8000c5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8000c60:	3301      	adds	r3, #1
 8000c62:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000c66:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8000c6a:	2bc7      	cmp	r3, #199	; 0xc7
 8000c6c:	dde8      	ble.n	8000c40 <main+0x60>
  }

  HAL_GPIO_WritePin(Z1Sel_GPIO_Port, Z1Sel_Pin, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2101      	movs	r1, #1
 8000c72:	4853      	ldr	r0, [pc, #332]	; (8000dc0 <main+0x1e0>)
 8000c74:	f003 fa74 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Z2Sel_GPIO_Port, Z2Sel_Pin, GPIO_PIN_RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2102      	movs	r1, #2
 8000c7c:	4850      	ldr	r0, [pc, #320]	; (8000dc0 <main+0x1e0>)
 8000c7e:	f003 fa6f 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Z3Sel_GPIO_Port, Z3Sel_Pin, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2104      	movs	r1, #4
 8000c86:	484e      	ldr	r0, [pc, #312]	; (8000dc0 <main+0x1e0>)
 8000c88:	f003 fa6a 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Z4Sel_GPIO_Port, Z4Sel_Pin, GPIO_PIN_RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c92:	484b      	ldr	r0, [pc, #300]	; (8000dc0 <main+0x1e0>)
 8000c94:	f003 fa64 	bl	8004160 <HAL_GPIO_WritePin>

  if ( (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) == HAL_OK)
 8000c98:	2100      	movs	r1, #0
 8000c9a:	484a      	ldr	r0, [pc, #296]	; (8000dc4 <main+0x1e4>)
 8000c9c:	f001 ff98 	bl	8002bd0 <HAL_ADCEx_Calibration_Start>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d113      	bne.n	8000cce <main+0xee>
	&& (HAL_TIM_Base_Start_IT(&htim3) == HAL_OK)
 8000ca6:	4848      	ldr	r0, [pc, #288]	; (8000dc8 <main+0x1e8>)
 8000ca8:	f005 fb04 	bl	80062b4 <HAL_TIM_Base_Start_IT>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d10d      	bne.n	8000cce <main+0xee>
	&& (HAL_TIM_Base_Start_IT(&htim4) == HAL_OK) ) {
 8000cb2:	4846      	ldr	r0, [pc, #280]	; (8000dcc <main+0x1ec>)
 8000cb4:	f005 fafe 	bl	80062b4 <HAL_TIM_Base_Start_IT>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d107      	bne.n	8000cce <main+0xee>
	  HAL_UART_Transmit(&huart1, (uint8_t *) FINISH_TEXT, sizeof(FINISH_TEXT), 1000);
 8000cbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cc2:	220a      	movs	r2, #10
 8000cc4:	4942      	ldr	r1, [pc, #264]	; (8000dd0 <main+0x1f0>)
 8000cc6:	4839      	ldr	r0, [pc, #228]	; (8000dac <main+0x1cc>)
 8000cc8:	f007 faf8 	bl	80082bc <HAL_UART_Transmit>
 8000ccc:	e00c      	b.n	8000ce8 <main+0x108>
  } else {
	  HAL_UART_Transmit(&huart1, (uint8_t *) ERROR_TEXT, sizeof(ERROR_TEXT), 1000);
 8000cce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cd2:	221c      	movs	r2, #28
 8000cd4:	493f      	ldr	r1, [pc, #252]	; (8000dd4 <main+0x1f4>)
 8000cd6:	4835      	ldr	r0, [pc, #212]	; (8000dac <main+0x1cc>)
 8000cd8:	f007 faf0 	bl	80082bc <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000cdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ce0:	f001 fbd6 	bl	8002490 <HAL_Delay>
	  HAL_NVIC_SystemReset();
 8000ce4:	f002 fec5 	bl	8003a72 <HAL_NVIC_SystemReset>
  }

  /* Test AD5245 */
	#ifdef AD5245
	  currLevel = 0;
 8000ce8:	4b3b      	ldr	r3, [pc, #236]	; (8000dd8 <main+0x1f8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
	  AD5245level(currLevel);
 8000cee:	4b3a      	ldr	r3, [pc, #232]	; (8000dd8 <main+0x1f8>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff ff58 	bl	8000ba8 <AD5245level>
	#endif
	float refArray[REF_COUNT] =
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	4a38      	ldr	r2, [pc, #224]	; (8000ddc <main+0x1fc>)
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	4611      	mov	r1, r2
 8000d00:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000d04:	461a      	mov	r2, r3
 8000d06:	f007 ff75 	bl	8008bf4 <memcpy>
			  adcBuffer[SHOW_DATA+5], adcBuffer[SHOW_DATA+6], adcBuffer[SHOW_DATA+7], adcBuffer[SHOW_DATA+8], adcBuffer[SHOW_DATA+9],
			  adcBuffer[SHOW_DATA+10], adcBuffer[SHOW_DATA+11], adcBuffer[SHOW_DATA+12], adcBuffer[SHOW_DATA+13], adcBuffer[SHOW_DATA+14],
			  adcBuffer[SHOW_DATA+15], adcBuffer[SHOW_DATA+16], adcBuffer[SHOW_DATA+17], adcBuffer[SHOW_DATA+18], adcBuffer[SHOW_DATA+19]);
	*/

	  if (readyData) {
 8000d0a:	4b35      	ldr	r3, [pc, #212]	; (8000de0 <main+0x200>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d0fb      	beq.n	8000d0a <main+0x12a>
			  }
			  adcBuffer[i] = 0;
		  }
		  */
		  //HAL_UART_Transmit(&huart1, (uint8_t *) "---", sizeof("---"), 1000);
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8000d12:	2300      	movs	r3, #0
 8000d14:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8000d18:	e016      	b.n	8000d48 <main+0x168>
			  measArray[ii] = measArray[ii] / MEASURE_COUNT;
 8000d1a:	4a28      	ldr	r2, [pc, #160]	; (8000dbc <main+0x1dc>)
 8000d1c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4413      	add	r3, r2
 8000d24:	ed93 7a00 	vldr	s14, [r3]
 8000d28:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8000d2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d30:	4a22      	ldr	r2, [pc, #136]	; (8000dbc <main+0x1dc>)
 8000d32:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	4413      	add	r3, r2
 8000d3a:	edc3 7a00 	vstr	s15, [r3]
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8000d3e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8000d42:	3301      	adds	r3, #1
 8000d44:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8000d48:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8000d4c:	2bc7      	cmp	r3, #199	; 0xc7
 8000d4e:	dde4      	ble.n	8000d1a <main+0x13a>
		  }
			maxLev = 0;
 8000d50:	4924      	ldr	r1, [pc, #144]	; (8000de4 <main+0x204>)
 8000d52:	f04f 0200 	mov.w	r2, #0
 8000d56:	f04f 0300 	mov.w	r3, #0
 8000d5a:	e9c1 2300 	strd	r2, r3, [r1]
			maxIndex = 0;
 8000d5e:	4b22      	ldr	r3, [pc, #136]	; (8000de8 <main+0x208>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	801a      	strh	r2, [r3, #0]
			maxAmp = 0;
 8000d64:	4921      	ldr	r1, [pc, #132]	; (8000dec <main+0x20c>)
 8000d66:	f04f 0200 	mov.w	r2, #0
 8000d6a:	f04f 0300 	mov.w	r3, #0
 8000d6e:	e9c1 2300 	strd	r2, r3, [r1]
			maxIdxAmp = 0;
 8000d72:	491f      	ldr	r1, [pc, #124]	; (8000df0 <main+0x210>)
 8000d74:	f04f 0200 	mov.w	r2, #0
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e9c1 2300 	strd	r2, r3, [r1]
			  memset(SndBuffer, 0, sizeof(SndBuffer));
 8000d80:	22c8      	movs	r2, #200	; 0xc8
 8000d82:	2100      	movs	r1, #0
 8000d84:	481b      	ldr	r0, [pc, #108]	; (8000df4 <main+0x214>)
 8000d86:	f007 ff43 	bl	8008c10 <memset>
			for (int ii = 0; ii < CONVERSION_COUNT - REF_COUNT; ii++) {
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8000d90:	e0a1      	b.n	8000ed6 <main+0x2f6>
				curLev = 0;
 8000d92:	4919      	ldr	r1, [pc, #100]	; (8000df8 <main+0x218>)
 8000d94:	f04f 0200 	mov.w	r2, #0
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e9c1 2300 	strd	r2, r3, [r1]
				for (int jj = 0; jj < REF_COUNT; jj++ ) {
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8000da6:	e04f      	b.n	8000e48 <main+0x268>
 8000da8:	0800b948 	.word	0x0800b948
 8000dac:	20000954 	.word	0x20000954
 8000db0:	20000b68 	.word	0x20000b68
 8000db4:	40000400 	.word	0x40000400
 8000db8:	200002e4 	.word	0x200002e4
 8000dbc:	20000630 	.word	0x20000630
 8000dc0:	48000400 	.word	0x48000400
 8000dc4:	200005e0 	.word	0x200005e0
 8000dc8:	20000590 	.word	0x20000590
 8000dcc:	200004e4 	.word	0x200004e4
 8000dd0:	0800b960 	.word	0x0800b960
 8000dd4:	0800b96c 	.word	0x0800b96c
 8000dd8:	20000585 	.word	0x20000585
 8000ddc:	0800b9c8 	.word	0x0800b9c8
 8000de0:	20000584 	.word	0x20000584
 8000de4:	20000210 	.word	0x20000210
 8000de8:	20000a2c 	.word	0x20000a2c
 8000dec:	20000478 	.word	0x20000478
 8000df0:	200009e0 	.word	0x200009e0
 8000df4:	2000021c 	.word	0x2000021c
 8000df8:	20000a80 	.word	0x20000a80
					curLev = curLev + measArray[ii + jj] * refArray[jj];
 8000dfc:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000e00:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000e04:	4413      	add	r3, r2
 8000e06:	4a5c      	ldr	r2, [pc, #368]	; (8000f78 <main+0x398>)
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	4413      	add	r3, r2
 8000e0c:	ed93 7a00 	vldr	s14, [r3]
 8000e10:	463a      	mov	r2, r7
 8000e12:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	edd3 7a00 	vldr	s15, [r3]
 8000e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e22:	ee17 0a90 	vmov	r0, s15
 8000e26:	f7ff fb8f 	bl	8000548 <__aeabi_f2d>
 8000e2a:	4b54      	ldr	r3, [pc, #336]	; (8000f7c <main+0x39c>)
 8000e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e30:	f7ff fa2c 	bl	800028c <__adddf3>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	4950      	ldr	r1, [pc, #320]	; (8000f7c <main+0x39c>)
 8000e3a:	e9c1 2300 	strd	r2, r3, [r1]
				for (int jj = 0; jj < REF_COUNT; jj++ ) {
 8000e3e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000e42:	3301      	adds	r3, #1
 8000e44:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8000e48:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000e4c:	2b4f      	cmp	r3, #79	; 0x4f
 8000e4e:	ddd5      	ble.n	8000dfc <main+0x21c>
				}
				if (curLev > maxLev) {
 8000e50:	4b4a      	ldr	r3, [pc, #296]	; (8000f7c <main+0x39c>)
 8000e52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e56:	4b4a      	ldr	r3, [pc, #296]	; (8000f80 <main+0x3a0>)
 8000e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e5c:	f7ff fe5c 	bl	8000b18 <__aeabi_dcmpgt>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d00a      	beq.n	8000e7c <main+0x29c>
					maxLev = curLev;
 8000e66:	4b45      	ldr	r3, [pc, #276]	; (8000f7c <main+0x39c>)
 8000e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6c:	4944      	ldr	r1, [pc, #272]	; (8000f80 <main+0x3a0>)
 8000e6e:	e9c1 2300 	strd	r2, r3, [r1]
					maxIndex = ii;
 8000e72:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	4b42      	ldr	r3, [pc, #264]	; (8000f84 <main+0x3a4>)
 8000e7a:	801a      	strh	r2, [r3, #0]
				}
				if (maxAmp < measArray[ii]) {
 8000e7c:	4a3e      	ldr	r2, [pc, #248]	; (8000f78 <main+0x398>)
 8000e7e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4413      	add	r3, r2
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fb5d 	bl	8000548 <__aeabi_f2d>
 8000e8e:	4b3e      	ldr	r3, [pc, #248]	; (8000f88 <main+0x3a8>)
 8000e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e94:	f7ff fe40 	bl	8000b18 <__aeabi_dcmpgt>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d016      	beq.n	8000ecc <main+0x2ec>
					maxAmp = measArray[ii];
 8000e9e:	4a36      	ldr	r2, [pc, #216]	; (8000f78 <main+0x398>)
 8000ea0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	4413      	add	r3, r2
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fb4c 	bl	8000548 <__aeabi_f2d>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	4934      	ldr	r1, [pc, #208]	; (8000f88 <main+0x3a8>)
 8000eb6:	e9c1 2300 	strd	r2, r3, [r1]
					maxIdxAmp = ii;
 8000eba:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
 8000ebe:	f7ff fb31 	bl	8000524 <__aeabi_i2d>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4931      	ldr	r1, [pc, #196]	; (8000f8c <main+0x3ac>)
 8000ec8:	e9c1 2300 	strd	r2, r3, [r1]
			for (int ii = 0; ii < CONVERSION_COUNT - REF_COUNT; ii++) {
 8000ecc:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8000ed6:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000eda:	2b77      	cmp	r3, #119	; 0x77
 8000edc:	f77f af59 	ble.w	8000d92 <main+0x1b2>
				}
				//sprintf(SndBuffer, "%6.4f\n\r", measArray[ii]);
				//HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
			}
		  //HAL_UART_Transmit(&huart1, (uint8_t *) "---", sizeof("---"), 1000);
		  memset(SndBuffer, 0, sizeof(SndBuffer));
 8000ee0:	22c8      	movs	r2, #200	; 0xc8
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	482a      	ldr	r0, [pc, #168]	; (8000f90 <main+0x3b0>)
 8000ee6:	f007 fe93 	bl	8008c10 <memset>
		  //float vSound =
		  sprintf(SndBuffer, "Idx:%4.1u, maxLev: %6.2f, avgLev:%6.2f, CAP: %lu, V: %5.2f  \r",
 8000eea:	4b26      	ldr	r3, [pc, #152]	; (8000f84 <main+0x3a4>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	469a      	mov	sl, r3
 8000ef0:	4b23      	ldr	r3, [pc, #140]	; (8000f80 <main+0x3a0>)
 8000ef2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8000ef6:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <main+0x3b4>)
 8000ef8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000efc:	4b26      	ldr	r3, [pc, #152]	; (8000f98 <main+0x3b8>)
 8000efe:	681e      	ldr	r6, [r3, #0]
				  maxIndex, maxLev, avgLevel, finishCapture, 204000 / ((double) 1/72 * (MEASURMENT_DALAY + finishCapture + TIM1->ARR * TIM1->RCR)));
 8000f00:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <main+0x3bc>)
 8000f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f04:	4a25      	ldr	r2, [pc, #148]	; (8000f9c <main+0x3bc>)
 8000f06:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000f08:	fb02 f203 	mul.w	r2, r2, r3
 8000f0c:	4b22      	ldr	r3, [pc, #136]	; (8000f98 <main+0x3b8>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4413      	add	r3, r2
 8000f12:	f503 4308 	add.w	r3, r3, #34816	; 0x8800
 8000f16:	33b8      	adds	r3, #184	; 0xb8
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff faf3 	bl	8000504 <__aeabi_ui2d>
 8000f1e:	a312      	add	r3, pc, #72	; (adr r3, 8000f68 <main+0x388>)
 8000f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f24:	f7ff fb68 	bl	80005f8 <__aeabi_dmul>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
		  sprintf(SndBuffer, "Idx:%4.1u, maxLev: %6.2f, avgLev:%6.2f, CAP: %lu, V: %5.2f  \r",
 8000f2c:	a110      	add	r1, pc, #64	; (adr r1, 8000f70 <main+0x390>)
 8000f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f32:	f7ff fc8b 	bl	800084c <__aeabi_ddiv>
 8000f36:	4602      	mov	r2, r0
 8000f38:	460b      	mov	r3, r1
 8000f3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000f3e:	9604      	str	r6, [sp, #16]
 8000f40:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000f44:	e9cd 4500 	strd	r4, r5, [sp]
 8000f48:	4652      	mov	r2, sl
 8000f4a:	4915      	ldr	r1, [pc, #84]	; (8000fa0 <main+0x3c0>)
 8000f4c:	4810      	ldr	r0, [pc, #64]	; (8000f90 <main+0x3b0>)
 8000f4e:	f008 fad1 	bl	80094f4 <siprintf>
	  	  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8000f52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f56:	22c8      	movs	r2, #200	; 0xc8
 8000f58:	490d      	ldr	r1, [pc, #52]	; (8000f90 <main+0x3b0>)
 8000f5a:	4812      	ldr	r0, [pc, #72]	; (8000fa4 <main+0x3c4>)
 8000f5c:	f007 f9ae 	bl	80082bc <HAL_UART_Transmit>
	  	  readyData = false;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <main+0x3c8>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
	  if (readyData) {
 8000f66:	e6d0      	b.n	8000d0a <main+0x12a>
 8000f68:	1c71c71c 	.word	0x1c71c71c
 8000f6c:	3f8c71c7 	.word	0x3f8c71c7
 8000f70:	00000000 	.word	0x00000000
 8000f74:	4108e700 	.word	0x4108e700
 8000f78:	20000630 	.word	0x20000630
 8000f7c:	20000a80 	.word	0x20000a80
 8000f80:	20000210 	.word	0x20000210
 8000f84:	20000a2c 	.word	0x20000a2c
 8000f88:	20000478 	.word	0x20000478
 8000f8c:	200009e0 	.word	0x200009e0
 8000f90:	2000021c 	.word	0x2000021c
 8000f94:	20000b60 	.word	0x20000b60
 8000f98:	20000950 	.word	0x20000950
 8000f9c:	40012c00 	.word	0x40012c00
 8000fa0:	0800b988 	.word	0x0800b988
 8000fa4:	20000954 	.word	0x20000954
 8000fa8:	20000584 	.word	0x20000584

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b09e      	sub	sp, #120	; 0x78
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fb6:	2228      	movs	r2, #40	; 0x28
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f007 fe28 	bl	8008c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	223c      	movs	r2, #60	; 0x3c
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f007 fe1a 	bl	8008c10 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fe0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fe4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fea:	2301      	movs	r3, #1
 8000fec:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ff2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ff8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ffc:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001002:	4618      	mov	r0, r3
 8001004:	f003 fd64 	bl	8004ad0 <HAL_RCC_OscConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800100e:	f000 fc97 	bl	8001940 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001012:	230f      	movs	r3, #15
 8001014:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001016:	2302      	movs	r3, #2
 8001018:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800101e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001022:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001024:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001028:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800102a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800102e:	2102      	movs	r1, #2
 8001030:	4618      	mov	r0, r3
 8001032:	f004 fc55 	bl	80058e0 <HAL_RCC_ClockConfig>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800103c:	f000 fc80 	bl	8001940 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8001040:	f241 03a3 	movw	r3, #4259	; 0x10a3
 8001044:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800104e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001052:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8001054:	2310      	movs	r3, #16
 8001056:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001058:	2300      	movs	r3, #0
 800105a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800105c:	463b      	mov	r3, r7
 800105e:	4618      	mov	r0, r3
 8001060:	f004 fe76 	bl	8005d50 <HAL_RCCEx_PeriphCLKConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800106a:	f000 fc69 	bl	8001940 <Error_Handler>
  }
}
 800106e:	bf00      	nop
 8001070:	3778      	adds	r7, #120	; 0x78
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	; 0x28
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
 8001098:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800109a:	4b2f      	ldr	r3, [pc, #188]	; (8001158 <MX_ADC1_Init+0xe0>)
 800109c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80010a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010a2:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010a8:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010ae:	4b2a      	ldr	r3, [pc, #168]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010b4:	4b28      	ldr	r3, [pc, #160]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ba:	4b27      	ldr	r3, [pc, #156]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010bc:	2200      	movs	r2, #0
 80010be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010c2:	4b25      	ldr	r3, [pc, #148]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80010ca:	4b23      	ldr	r3, [pc, #140]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010d2:	4b21      	ldr	r3, [pc, #132]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010d8:	4b1f      	ldr	r3, [pc, #124]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010da:	2201      	movs	r2, #1
 80010dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010de:	4b1e      	ldr	r3, [pc, #120]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010e8:	2208      	movs	r2, #8
 80010ea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f8:	4817      	ldr	r0, [pc, #92]	; (8001158 <MX_ADC1_Init+0xe0>)
 80010fa:	f001 fa0b 	bl	8002514 <HAL_ADC_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001104:	f000 fc1c 	bl	8001940 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800110c:	f107 031c 	add.w	r3, r7, #28
 8001110:	4619      	mov	r1, r3
 8001112:	4811      	ldr	r0, [pc, #68]	; (8001158 <MX_ADC1_Init+0xe0>)
 8001114:	f002 f8ba 	bl	800328c <HAL_ADCEx_MultiModeConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800111e:	f000 fc0f 	bl	8001940 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001122:	2301      	movs	r3, #1
 8001124:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001126:	2301      	movs	r3, #1
 8001128:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 800112e:	2305      	movs	r3, #5
 8001130:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4619      	mov	r1, r3
 800113e:	4806      	ldr	r0, [pc, #24]	; (8001158 <MX_ADC1_Init+0xe0>)
 8001140:	f001 fdb8 	bl	8002cb4 <HAL_ADC_ConfigChannel>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 800114a:	f000 fbf9 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	3728      	adds	r7, #40	; 0x28
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	200005e0 	.word	0x200005e0

0800115c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001162:	4a1c      	ldr	r2, [pc, #112]	; (80011d4 <MX_I2C1_Init+0x78>)
 8001164:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10808DD3;
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001168:	4a1b      	ldr	r2, [pc, #108]	; (80011d8 <MX_I2C1_Init+0x7c>)
 800116a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <MX_I2C1_Init+0x74>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001174:	2201      	movs	r2, #1
 8001176:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001178:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <MX_I2C1_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800117e:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001186:	2200      	movs	r2, #0
 8001188:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800118a:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <MX_I2C1_Init+0x74>)
 800118c:	2200      	movs	r2, #0
 800118e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001190:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001192:	2200      	movs	r2, #0
 8001194:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001196:	480e      	ldr	r0, [pc, #56]	; (80011d0 <MX_I2C1_Init+0x74>)
 8001198:	f002 fffa 	bl	8004190 <HAL_I2C_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011a2:	f000 fbcd 	bl	8001940 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011a6:	2100      	movs	r1, #0
 80011a8:	4809      	ldr	r0, [pc, #36]	; (80011d0 <MX_I2C1_Init+0x74>)
 80011aa:	f003 fbf9 	bl	80049a0 <HAL_I2CEx_ConfigAnalogFilter>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011b4:	f000 fbc4 	bl	8001940 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011b8:	2100      	movs	r1, #0
 80011ba:	4805      	ldr	r0, [pc, #20]	; (80011d0 <MX_I2C1_Init+0x74>)
 80011bc:	f003 fc3b 	bl	8004a36 <HAL_I2CEx_ConfigDigitalFilter>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011c6:	f000 fbbb 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000530 	.word	0x20000530
 80011d4:	40005400 	.word	0x40005400
 80011d8:	10808dd3 	.word	0x10808dd3

080011dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <MX_SPI2_Init+0x74>)
 80011e2:	4a1c      	ldr	r2, [pc, #112]	; (8001254 <MX_SPI2_Init+0x78>)
 80011e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	; (8001250 <MX_SPI2_Init+0x74>)
 80011e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011ee:	4b18      	ldr	r3, [pc, #96]	; (8001250 <MX_SPI2_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011f4:	4b16      	ldr	r3, [pc, #88]	; (8001250 <MX_SPI2_Init+0x74>)
 80011f6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011fc:	4b14      	ldr	r3, [pc, #80]	; (8001250 <MX_SPI2_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001202:	4b13      	ldr	r3, [pc, #76]	; (8001250 <MX_SPI2_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001208:	4b11      	ldr	r3, [pc, #68]	; (8001250 <MX_SPI2_Init+0x74>)
 800120a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800120e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_SPI2_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <MX_SPI2_Init+0x74>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <MX_SPI2_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <MX_SPI2_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <MX_SPI2_Init+0x74>)
 800122a:	2207      	movs	r2, #7
 800122c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <MX_SPI2_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <MX_SPI2_Init+0x74>)
 8001236:	2208      	movs	r2, #8
 8001238:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	; (8001250 <MX_SPI2_Init+0x74>)
 800123c:	f004 ff38 	bl	80060b0 <HAL_SPI_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001246:	f000 fb7b 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000480 	.word	0x20000480
 8001254:	40003800 	.word	0x40003800

08001258 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b096      	sub	sp, #88	; 0x58
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800126a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
 800127a:	615a      	str	r2, [r3, #20]
 800127c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	222c      	movs	r2, #44	; 0x2c
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f007 fcc3 	bl	8008c10 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800128a:	4b4f      	ldr	r3, [pc, #316]	; (80013c8 <MX_TIM1_Init+0x170>)
 800128c:	4a4f      	ldr	r2, [pc, #316]	; (80013cc <MX_TIM1_Init+0x174>)
 800128e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001290:	4b4d      	ldr	r3, [pc, #308]	; (80013c8 <MX_TIM1_Init+0x170>)
 8001292:	2200      	movs	r2, #0
 8001294:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001296:	4b4c      	ldr	r3, [pc, #304]	; (80013c8 <MX_TIM1_Init+0x170>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 179;
 800129c:	4b4a      	ldr	r3, [pc, #296]	; (80013c8 <MX_TIM1_Init+0x170>)
 800129e:	22b3      	movs	r2, #179	; 0xb3
 80012a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a2:	4b49      	ldr	r3, [pc, #292]	; (80013c8 <MX_TIM1_Init+0x170>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 13;
 80012a8:	4b47      	ldr	r3, [pc, #284]	; (80013c8 <MX_TIM1_Init+0x170>)
 80012aa:	220d      	movs	r2, #13
 80012ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ae:	4b46      	ldr	r3, [pc, #280]	; (80013c8 <MX_TIM1_Init+0x170>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80012b4:	4844      	ldr	r0, [pc, #272]	; (80013c8 <MX_TIM1_Init+0x170>)
 80012b6:	f005 f867 	bl	8006388 <HAL_TIM_OC_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80012c0:	f000 fb3e 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 80012c4:	2108      	movs	r1, #8
 80012c6:	4840      	ldr	r0, [pc, #256]	; (80013c8 <MX_TIM1_Init+0x170>)
 80012c8:	f005 fcae 	bl	8006c28 <HAL_TIM_OnePulse_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80012d2:	f000 fb35 	bl	8001940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012d6:	2320      	movs	r3, #32
 80012d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012e6:	4619      	mov	r1, r3
 80012e8:	4837      	ldr	r0, [pc, #220]	; (80013c8 <MX_TIM1_Init+0x170>)
 80012ea:	f006 fe7d 	bl	8007fe8 <HAL_TIMEx_MasterConfigSynchronization>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 80012f4:	f000 fb24 	bl	8001940 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80012f8:	2330      	movs	r3, #48	; 0x30
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001300:	2300      	movs	r3, #0
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001304:	2300      	movs	r3, #0
 8001306:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001310:	2300      	movs	r3, #0
 8001312:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001314:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001318:	2200      	movs	r2, #0
 800131a:	4619      	mov	r1, r3
 800131c:	482a      	ldr	r0, [pc, #168]	; (80013c8 <MX_TIM1_Init+0x170>)
 800131e:	f005 fdfd 	bl	8006f1c <HAL_TIM_OC_ConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001328:	f000 fb0a 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800132c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001330:	2204      	movs	r2, #4
 8001332:	4619      	mov	r1, r3
 8001334:	4824      	ldr	r0, [pc, #144]	; (80013c8 <MX_TIM1_Init+0x170>)
 8001336:	f005 fdf1 	bl	8006f1c <HAL_TIM_OC_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001340:	f000 fafe 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001344:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001348:	2208      	movs	r2, #8
 800134a:	4619      	mov	r1, r3
 800134c:	481e      	ldr	r0, [pc, #120]	; (80013c8 <MX_TIM1_Init+0x170>)
 800134e:	f005 fde5 	bl	8006f1c <HAL_TIM_OC_ConfigChannel>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8001358:	f000 faf2 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800135c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001360:	220c      	movs	r2, #12
 8001362:	4619      	mov	r1, r3
 8001364:	4818      	ldr	r0, [pc, #96]	; (80013c8 <MX_TIM1_Init+0x170>)
 8001366:	f005 fdd9 	bl	8006f1c <HAL_TIM_OC_ConfigChannel>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001370:	f000 fae6 	bl	8001940 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001388:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800138c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001396:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800139a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	4619      	mov	r1, r3
 80013a8:	4807      	ldr	r0, [pc, #28]	; (80013c8 <MX_TIM1_Init+0x170>)
 80013aa:	f006 fe9d 	bl	80080e8 <HAL_TIMEx_ConfigBreakDeadTime>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 80013b4:	f000 fac4 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013b8:	4803      	ldr	r0, [pc, #12]	; (80013c8 <MX_TIM1_Init+0x170>)
 80013ba:	f000 fc7f 	bl	8001cbc <HAL_TIM_MspPostInit>

}
 80013be:	bf00      	nop
 80013c0:	3758      	adds	r7, #88	; 0x58
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000a30 	.word	0x20000a30
 80013cc:	40012c00 	.word	0x40012c00

080013d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	; 0x40
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001400:	463b      	mov	r3, r7
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800140c:	4b33      	ldr	r3, [pc, #204]	; (80014dc <MX_TIM2_Init+0x10c>)
 800140e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001412:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001414:	4b31      	ldr	r3, [pc, #196]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141a:	4b30      	ldr	r3, [pc, #192]	; (80014dc <MX_TIM2_Init+0x10c>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001420:	4b2e      	ldr	r3, [pc, #184]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001422:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001426:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001428:	4b2c      	ldr	r3, [pc, #176]	; (80014dc <MX_TIM2_Init+0x10c>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800142e:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001430:	2280      	movs	r2, #128	; 0x80
 8001432:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001434:	4829      	ldr	r0, [pc, #164]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001436:	f004 fee6 	bl	8006206 <HAL_TIM_Base_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001440:	f000 fa7e 	bl	8001940 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001444:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001448:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800144a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800144e:	4619      	mov	r1, r3
 8001450:	4822      	ldr	r0, [pc, #136]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001452:	f005 fe79 	bl	8007148 <HAL_TIM_ConfigClockSource>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800145c:	f000 fa70 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001460:	481e      	ldr	r0, [pc, #120]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001462:	f005 f97f 	bl	8006764 <HAL_TIM_IC_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800146c:	f000 fa68 	bl	8001940 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001470:	2304      	movs	r3, #4
 8001472:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001474:	2320      	movs	r3, #32
 8001476:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001478:	f107 031c 	add.w	r3, r7, #28
 800147c:	4619      	mov	r1, r3
 800147e:	4817      	ldr	r0, [pc, #92]	; (80014dc <MX_TIM2_Init+0x10c>)
 8001480:	f005 ff2b 	bl	80072da <HAL_TIM_SlaveConfigSynchro>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 800148a:	f000 fa59 	bl	8001940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800148e:	2320      	movs	r3, #32
 8001490:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001496:	f107 0310 	add.w	r3, r7, #16
 800149a:	4619      	mov	r1, r3
 800149c:	480f      	ldr	r0, [pc, #60]	; (80014dc <MX_TIM2_Init+0x10c>)
 800149e:	f006 fda3 	bl	8007fe8 <HAL_TIMEx_MasterConfigSynchronization>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80014a8:	f000 fa4a 	bl	8001940 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80014ac:	2302      	movs	r3, #2
 80014ae:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014b0:	2301      	movs	r3, #1
 80014b2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014bc:	463b      	mov	r3, r7
 80014be:	2200      	movs	r2, #0
 80014c0:	4619      	mov	r1, r3
 80014c2:	4806      	ldr	r0, [pc, #24]	; (80014dc <MX_TIM2_Init+0x10c>)
 80014c4:	f005 fda4 	bl	8007010 <HAL_TIM_IC_ConfigChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 80014ce:	f000 fa37 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	3740      	adds	r7, #64	; 0x40
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000a88 	.word	0x20000a88

080014e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b094      	sub	sp, #80	; 0x50
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80014f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001504:	f107 0320 	add.w	r3, r7, #32
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]
 800151e:	615a      	str	r2, [r3, #20]
 8001520:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001522:	4b37      	ldr	r3, [pc, #220]	; (8001600 <MX_TIM3_Init+0x120>)
 8001524:	4a37      	ldr	r2, [pc, #220]	; (8001604 <MX_TIM3_Init+0x124>)
 8001526:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001528:	4b35      	ldr	r3, [pc, #212]	; (8001600 <MX_TIM3_Init+0x120>)
 800152a:	2200      	movs	r2, #0
 800152c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152e:	4b34      	ldr	r3, [pc, #208]	; (8001600 <MX_TIM3_Init+0x120>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 38000;
 8001534:	4b32      	ldr	r3, [pc, #200]	; (8001600 <MX_TIM3_Init+0x120>)
 8001536:	f249 4270 	movw	r2, #38000	; 0x9470
 800153a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153c:	4b30      	ldr	r3, [pc, #192]	; (8001600 <MX_TIM3_Init+0x120>)
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001542:	4b2f      	ldr	r3, [pc, #188]	; (8001600 <MX_TIM3_Init+0x120>)
 8001544:	2280      	movs	r2, #128	; 0x80
 8001546:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001548:	482d      	ldr	r0, [pc, #180]	; (8001600 <MX_TIM3_Init+0x120>)
 800154a:	f004 fe5c 	bl	8006206 <HAL_TIM_Base_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001554:	f000 f9f4 	bl	8001940 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001558:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800155c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800155e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001562:	4619      	mov	r1, r3
 8001564:	4826      	ldr	r0, [pc, #152]	; (8001600 <MX_TIM3_Init+0x120>)
 8001566:	f005 fdef 	bl	8007148 <HAL_TIM_ConfigClockSource>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001570:	f000 f9e6 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001574:	4822      	ldr	r0, [pc, #136]	; (8001600 <MX_TIM3_Init+0x120>)
 8001576:	f004 ff07 	bl	8006388 <HAL_TIM_OC_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8001580:	f000 f9de 	bl	8001940 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8001584:	2108      	movs	r1, #8
 8001586:	481e      	ldr	r0, [pc, #120]	; (8001600 <MX_TIM3_Init+0x120>)
 8001588:	f005 fb4e 	bl	8006c28 <HAL_TIM_OnePulse_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001592:	f000 f9d5 	bl	8001940 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001596:	2306      	movs	r3, #6
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800159a:	2300      	movs	r3, #0
 800159c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800159e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015a2:	4619      	mov	r1, r3
 80015a4:	4816      	ldr	r0, [pc, #88]	; (8001600 <MX_TIM3_Init+0x120>)
 80015a6:	f005 fe98 	bl	80072da <HAL_TIM_SlaveConfigSynchro>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80015b0:	f000 f9c6 	bl	8001940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015b4:	2320      	movs	r3, #32
 80015b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015bc:	f107 0320 	add.w	r3, r7, #32
 80015c0:	4619      	mov	r1, r3
 80015c2:	480f      	ldr	r0, [pc, #60]	; (8001600 <MX_TIM3_Init+0x120>)
 80015c4:	f006 fd10 	bl	8007fe8 <HAL_TIMEx_MasterConfigSynchronization>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 80015ce:	f000 f9b7 	bl	8001940 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80015d2:	2310      	movs	r3, #16
 80015d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2200      	movs	r2, #0
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	; (8001600 <MX_TIM3_Init+0x120>)
 80015ea:	f005 fc97 	bl	8006f1c <HAL_TIM_OC_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80015f4:	f000 f9a4 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	3750      	adds	r7, #80	; 0x50
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000590 	.word	0x20000590
 8001604:	40000400 	.word	0x40000400

08001608 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b088      	sub	sp, #32
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800160e:	f107 0310 	add.w	r3, r7, #16
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001626:	4b1d      	ldr	r3, [pc, #116]	; (800169c <MX_TIM4_Init+0x94>)
 8001628:	4a1d      	ldr	r2, [pc, #116]	; (80016a0 <MX_TIM4_Init+0x98>)
 800162a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 12;
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <MX_TIM4_Init+0x94>)
 800162e:	220c      	movs	r2, #12
 8001630:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001632:	4b1a      	ldr	r3, [pc, #104]	; (800169c <MX_TIM4_Init+0x94>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001638:	4b18      	ldr	r3, [pc, #96]	; (800169c <MX_TIM4_Init+0x94>)
 800163a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800163e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001640:	4b16      	ldr	r3, [pc, #88]	; (800169c <MX_TIM4_Init+0x94>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001646:	4b15      	ldr	r3, [pc, #84]	; (800169c <MX_TIM4_Init+0x94>)
 8001648:	2200      	movs	r2, #0
 800164a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800164c:	4813      	ldr	r0, [pc, #76]	; (800169c <MX_TIM4_Init+0x94>)
 800164e:	f004 fdda 	bl	8006206 <HAL_TIM_Base_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001658:	f000 f972 	bl	8001940 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800165c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001660:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	4619      	mov	r1, r3
 8001668:	480c      	ldr	r0, [pc, #48]	; (800169c <MX_TIM4_Init+0x94>)
 800166a:	f005 fd6d 	bl	8007148 <HAL_TIM_ConfigClockSource>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001674:	f000 f964 	bl	8001940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	4619      	mov	r1, r3
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_TIM4_Init+0x94>)
 8001686:	f006 fcaf 	bl	8007fe8 <HAL_TIMEx_MasterConfigSynchronization>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001690:	f000 f956 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001694:	bf00      	nop
 8001696:	3720      	adds	r7, #32
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	200004e4 	.word	0x200004e4
 80016a0:	40000800 	.word	0x40000800

080016a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016a8:	4b14      	ldr	r3, [pc, #80]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016aa:	4a15      	ldr	r2, [pc, #84]	; (8001700 <MX_USART1_UART_Init+0x5c>)
 80016ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ae:	4b13      	ldr	r3, [pc, #76]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016b6:	4b11      	ldr	r3, [pc, #68]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016bc:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016ca:	220c      	movs	r2, #12
 80016cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016dc:	2200      	movs	r2, #0
 80016de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <MX_USART1_UART_Init+0x58>)
 80016e8:	f006 fd9a 	bl	8008220 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016f2:	f000 f925 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000954 	.word	0x20000954
 8001700:	40013800 	.word	0x40013800

08001704 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001708:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_USART2_UART_Init+0x58>)
 800170a:	4a15      	ldr	r2, [pc, #84]	; (8001760 <MX_USART2_UART_Init+0x5c>)
 800170c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001710:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001714:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <MX_USART2_UART_Init+0x58>)
 800171e:	2200      	movs	r2, #0
 8001720:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001724:	2200      	movs	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <MX_USART2_UART_Init+0x58>)
 800172a:	220c      	movs	r2, #12
 800172c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001730:	2200      	movs	r2, #0
 8001732:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001736:	2200      	movs	r2, #0
 8001738:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800173a:	4b08      	ldr	r3, [pc, #32]	; (800175c <MX_USART2_UART_Init+0x58>)
 800173c:	2200      	movs	r2, #0
 800173e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001742:	2200      	movs	r2, #0
 8001744:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_USART2_UART_Init+0x58>)
 8001748:	f006 fd6a 	bl	8008220 <HAL_UART_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001752:	f000 f8f5 	bl	8001940 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000ad4 	.word	0x20000ad4
 8001760:	40004400 	.word	0x40004400

08001764 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800176a:	4b0c      	ldr	r3, [pc, #48]	; (800179c <MX_DMA_Init+0x38>)
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	4a0b      	ldr	r2, [pc, #44]	; (800179c <MX_DMA_Init+0x38>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6153      	str	r3, [r2, #20]
 8001776:	4b09      	ldr	r3, [pc, #36]	; (800179c <MX_DMA_Init+0x38>)
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2100      	movs	r1, #0
 8001786:	200b      	movs	r0, #11
 8001788:	f002 f949 	bl	8003a1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800178c:	200b      	movs	r0, #11
 800178e:	f002 f962 	bl	8003a56 <HAL_NVIC_EnableIRQ>

}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000

080017a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b6:	4b39      	ldr	r3, [pc, #228]	; (800189c <MX_GPIO_Init+0xfc>)
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	4a38      	ldr	r2, [pc, #224]	; (800189c <MX_GPIO_Init+0xfc>)
 80017bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017c0:	6153      	str	r3, [r2, #20]
 80017c2:	4b36      	ldr	r3, [pc, #216]	; (800189c <MX_GPIO_Init+0xfc>)
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017ce:	4b33      	ldr	r3, [pc, #204]	; (800189c <MX_GPIO_Init+0xfc>)
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	4a32      	ldr	r2, [pc, #200]	; (800189c <MX_GPIO_Init+0xfc>)
 80017d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017d8:	6153      	str	r3, [r2, #20]
 80017da:	4b30      	ldr	r3, [pc, #192]	; (800189c <MX_GPIO_Init+0xfc>)
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e6:	4b2d      	ldr	r3, [pc, #180]	; (800189c <MX_GPIO_Init+0xfc>)
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	4a2c      	ldr	r2, [pc, #176]	; (800189c <MX_GPIO_Init+0xfc>)
 80017ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f0:	6153      	str	r3, [r2, #20]
 80017f2:	4b2a      	ldr	r3, [pc, #168]	; (800189c <MX_GPIO_Init+0xfc>)
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fe:	4b27      	ldr	r3, [pc, #156]	; (800189c <MX_GPIO_Init+0xfc>)
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	4a26      	ldr	r2, [pc, #152]	; (800189c <MX_GPIO_Init+0xfc>)
 8001804:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001808:	6153      	str	r3, [r2, #20]
 800180a:	4b24      	ldr	r3, [pc, #144]	; (800189c <MX_GPIO_Init+0xfc>)
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS1_Pin|CS2_Pin|CS3_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800181c:	4820      	ldr	r0, [pc, #128]	; (80018a0 <MX_GPIO_Init+0x100>)
 800181e:	f002 fc9f 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INC_Pin|UD_Pin|LED_Pin, GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	2170      	movs	r1, #112	; 0x70
 8001826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800182a:	f002 fc99 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Z1Sel_Pin|Z2Sel_Pin|Z3Sel_Pin|Z4Sel_Pin
 800182e:	2200      	movs	r2, #0
 8001830:	f640 4127 	movw	r1, #3111	; 0xc27
 8001834:	481b      	ldr	r0, [pc, #108]	; (80018a4 <MX_GPIO_Init+0x104>)
 8001836:	f002 fc93 	bl	8004160 <HAL_GPIO_WritePin>
                          |EthRst_Pin|CS4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS1_Pin CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|CS2_Pin|CS3_Pin;
 800183a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800183e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001840:	2301      	movs	r3, #1
 8001842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001848:	2300      	movs	r3, #0
 800184a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	4619      	mov	r1, r3
 8001852:	4813      	ldr	r0, [pc, #76]	; (80018a0 <MX_GPIO_Init+0x100>)
 8001854:	f002 fb0a 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : INC_Pin UD_Pin LED_Pin */
  GPIO_InitStruct.Pin = INC_Pin|UD_Pin|LED_Pin;
 8001858:	2370      	movs	r3, #112	; 0x70
 800185a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185c:	2301      	movs	r3, #1
 800185e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001864:	2300      	movs	r3, #0
 8001866:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001872:	f002 fafb 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : Z1Sel_Pin Z2Sel_Pin Z3Sel_Pin Z4Sel_Pin
                           EthRst_Pin CS4_Pin */
  GPIO_InitStruct.Pin = Z1Sel_Pin|Z2Sel_Pin|Z3Sel_Pin|Z4Sel_Pin
 8001876:	f640 4327 	movw	r3, #3111	; 0xc27
 800187a:	617b      	str	r3, [r7, #20]
                          |EthRst_Pin|CS4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187c:	2301      	movs	r3, #1
 800187e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	4805      	ldr	r0, [pc, #20]	; (80018a4 <MX_GPIO_Init+0x104>)
 8001890:	f002 faec 	bl	8003e6c <HAL_GPIO_Init>

}
 8001894:	bf00      	nop
 8001896:	3728      	adds	r7, #40	; 0x28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40021000 	.word	0x40021000
 80018a0:	48000800 	.word	0x48000800
 80018a4:	48000400 	.word	0x48000400

080018a8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)) {
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b8:	d134      	bne.n	8001924 <HAL_TIM_IC_CaptureCallback+0x7c>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	7f1b      	ldrb	r3, [r3, #28]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d130      	bne.n	8001924 <HAL_TIM_IC_CaptureCallback+0x7c>
		captureTIM2 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 80018c2:	2100      	movs	r1, #0
 80018c4:	4819      	ldr	r0, [pc, #100]	; (800192c <HAL_TIM_IC_CaptureCallback+0x84>)
 80018c6:	f005 fd4b 	bl	8007360 <HAL_TIM_ReadCapturedValue>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4a18      	ldr	r2, [pc, #96]	; (8001930 <HAL_TIM_IC_CaptureCallback+0x88>)
 80018ce:	6013      	str	r3, [r2, #0]
		if (readyCapture && (captureTIM2 > (maxIndex * 18) + 5000) ) {
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d025      	beq.n	8001924 <HAL_TIM_IC_CaptureCallback+0x7c>
 80018d8:	4b17      	ldr	r3, [pc, #92]	; (8001938 <HAL_TIM_IC_CaptureCallback+0x90>)
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	4613      	mov	r3, r2
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	4413      	add	r3, r2
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80018ea:	3308      	adds	r3, #8
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b10      	ldr	r3, [pc, #64]	; (8001930 <HAL_TIM_IC_CaptureCallback+0x88>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d216      	bcs.n	8001924 <HAL_TIM_IC_CaptureCallback+0x7c>
			LED_PULSE
 80018f6:	2201      	movs	r2, #1
 80018f8:	2140      	movs	r1, #64	; 0x40
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fe:	f002 fc2f 	bl	8004160 <HAL_GPIO_WritePin>
 8001902:	2200      	movs	r2, #0
 8001904:	2140      	movs	r1, #64	; 0x40
 8001906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800190a:	f002 fc29 	bl	8004160 <HAL_GPIO_WritePin>
			HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 800190e:	2100      	movs	r1, #0
 8001910:	4806      	ldr	r0, [pc, #24]	; (800192c <HAL_TIM_IC_CaptureCallback+0x84>)
 8001912:	f005 f8cb 	bl	8006aac <HAL_TIM_IC_Stop_IT>
			readyCapture = false;
 8001916:	4b07      	ldr	r3, [pc, #28]	; (8001934 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
			finishCapture = captureTIM2;
 800191c:	4b04      	ldr	r3, [pc, #16]	; (8001930 <HAL_TIM_IC_CaptureCallback+0x88>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a06      	ldr	r2, [pc, #24]	; (800193c <HAL_TIM_IC_CaptureCallback+0x94>)
 8001922:	6013      	str	r3, [r2, #0]
		}
	}
}
 8001924:	bf00      	nop
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000a88 	.word	0x20000a88
 8001930:	20000588 	.word	0x20000588
 8001934:	200009dc 	.word	0x200009dc
 8001938:	20000a2c 	.word	0x20000a2c
 800193c:	20000950 	.word	0x20000950

08001940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001944:	b672      	cpsid	i
}
 8001946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001948:	e7fe      	b.n	8001948 <Error_Handler+0x8>
	...

0800194c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001952:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <HAL_MspInit+0x44>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	4a0e      	ldr	r2, [pc, #56]	; (8001990 <HAL_MspInit+0x44>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6193      	str	r3, [r2, #24]
 800195e:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <HAL_MspInit+0x44>)
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800196a:	4b09      	ldr	r3, [pc, #36]	; (8001990 <HAL_MspInit+0x44>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	4a08      	ldr	r2, [pc, #32]	; (8001990 <HAL_MspInit+0x44>)
 8001970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001974:	61d3      	str	r3, [r2, #28]
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_MspInit+0x44>)
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40021000 	.word	0x40021000

08001994 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019b4:	d14d      	bne.n	8001a52 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80019b6:	4b29      	ldr	r3, [pc, #164]	; (8001a5c <HAL_ADC_MspInit+0xc8>)
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	4a28      	ldr	r2, [pc, #160]	; (8001a5c <HAL_ADC_MspInit+0xc8>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	6153      	str	r3, [r2, #20]
 80019c2:	4b26      	ldr	r3, [pc, #152]	; (8001a5c <HAL_ADC_MspInit+0xc8>)
 80019c4:	695b      	ldr	r3, [r3, #20]
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	4b23      	ldr	r3, [pc, #140]	; (8001a5c <HAL_ADC_MspInit+0xc8>)
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	4a22      	ldr	r2, [pc, #136]	; (8001a5c <HAL_ADC_MspInit+0xc8>)
 80019d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d8:	6153      	str	r3, [r2, #20]
 80019da:	4b20      	ldr	r3, [pc, #128]	; (8001a5c <HAL_ADC_MspInit+0xc8>)
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = AnIn1_Pin;
 80019e6:	2301      	movs	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ea:	2303      	movs	r3, #3
 80019ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AnIn1_GPIO_Port, &GPIO_InitStruct);
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	4619      	mov	r1, r3
 80019f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fc:	f002 fa36 	bl	8003e6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a00:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a02:	4a18      	ldr	r2, [pc, #96]	; (8001a64 <HAL_ADC_MspInit+0xd0>)
 8001a04:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a06:	4b16      	ldr	r3, [pc, #88]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a0c:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a12:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a14:	2280      	movs	r2, #128	; 0x80
 8001a16:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a18:	4b11      	ldr	r3, [pc, #68]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a1e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a20:	4b0f      	ldr	r3, [pc, #60]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a26:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001a28:	4b0d      	ldr	r3, [pc, #52]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a30:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a34:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a36:	480a      	ldr	r0, [pc, #40]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a38:	f002 f82b 	bl	8003a92 <HAL_DMA_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 8001a42:	f7ff ff7d 	bl	8001940 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a4a:	639a      	str	r2, [r3, #56]	; 0x38
 8001a4c:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <HAL_ADC_MspInit+0xcc>)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a52:	bf00      	nop
 8001a54:	3728      	adds	r7, #40	; 0x28
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	200009e8 	.word	0x200009e8
 8001a64:	40020008 	.word	0x40020008

08001a68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a17      	ldr	r2, [pc, #92]	; (8001ae4 <HAL_I2C_MspInit+0x7c>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d128      	bne.n	8001adc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <HAL_I2C_MspInit+0x80>)
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	4a16      	ldr	r2, [pc, #88]	; (8001ae8 <HAL_I2C_MspInit+0x80>)
 8001a90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a94:	6153      	str	r3, [r2, #20]
 8001a96:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <HAL_I2C_MspInit+0x80>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aa2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aa8:	2312      	movs	r3, #18
 8001aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aac:	2301      	movs	r3, #1
 8001aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ab4:	2304      	movs	r3, #4
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	4619      	mov	r1, r3
 8001abe:	480b      	ldr	r0, [pc, #44]	; (8001aec <HAL_I2C_MspInit+0x84>)
 8001ac0:	f002 f9d4 	bl	8003e6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <HAL_I2C_MspInit+0x80>)
 8001ac6:	69db      	ldr	r3, [r3, #28]
 8001ac8:	4a07      	ldr	r2, [pc, #28]	; (8001ae8 <HAL_I2C_MspInit+0x80>)
 8001aca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ace:	61d3      	str	r3, [r2, #28]
 8001ad0:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <HAL_I2C_MspInit+0x80>)
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001adc:	bf00      	nop
 8001ade:	3728      	adds	r7, #40	; 0x28
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40005400 	.word	0x40005400
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	48000400 	.word	0x48000400

08001af0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	; 0x28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a17      	ldr	r2, [pc, #92]	; (8001b6c <HAL_SPI_MspInit+0x7c>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d128      	bne.n	8001b64 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b12:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <HAL_SPI_MspInit+0x80>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	4a16      	ldr	r2, [pc, #88]	; (8001b70 <HAL_SPI_MspInit+0x80>)
 8001b18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b1c:	61d3      	str	r3, [r2, #28]
 8001b1e:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <HAL_SPI_MspInit+0x80>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <HAL_SPI_MspInit+0x80>)
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	4a10      	ldr	r2, [pc, #64]	; (8001b70 <HAL_SPI_MspInit+0x80>)
 8001b30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b34:	6153      	str	r3, [r2, #20]
 8001b36:	4b0e      	ldr	r3, [pc, #56]	; (8001b70 <HAL_SPI_MspInit+0x80>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001b42:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b50:	2303      	movs	r3, #3
 8001b52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b54:	2305      	movs	r3, #5
 8001b56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4805      	ldr	r0, [pc, #20]	; (8001b74 <HAL_SPI_MspInit+0x84>)
 8001b60:	f002 f984 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001b64:	bf00      	nop
 8001b66:	3728      	adds	r7, #40	; 0x28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40003800 	.word	0x40003800
 8001b70:	40021000 	.word	0x40021000
 8001b74:	48000400 	.word	0x48000400

08001b78 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <HAL_TIM_OC_MspInit+0x38>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d10b      	bne.n	8001ba2 <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_TIM_OC_MspInit+0x3c>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	4a09      	ldr	r2, [pc, #36]	; (8001bb4 <HAL_TIM_OC_MspInit+0x3c>)
 8001b90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b94:	6193      	str	r3, [r2, #24]
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <HAL_TIM_OC_MspInit+0x3c>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40012c00 	.word	0x40012c00
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	; 0x30
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 031c 	add.w	r3, r7, #28
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bd8:	d132      	bne.n	8001c40 <HAL_TIM_Base_MspInit+0x88>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bda:	4b35      	ldr	r3, [pc, #212]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	4a34      	ldr	r2, [pc, #208]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	61d3      	str	r3, [r2, #28]
 8001be6:	4b32      	ldr	r3, [pc, #200]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf2:	4b2f      	ldr	r3, [pc, #188]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	4a2e      	ldr	r2, [pc, #184]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bfc:	6153      	str	r3, [r2, #20]
 8001bfe:	4b2c      	ldr	r3, [pc, #176]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c10:	2302      	movs	r3, #2
 8001c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c20:	f107 031c 	add.w	r3, r7, #28
 8001c24:	4619      	mov	r1, r3
 8001c26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c2a:	f002 f91f 	bl	8003e6c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2100      	movs	r1, #0
 8001c32:	201c      	movs	r0, #28
 8001c34:	f001 fef3 	bl	8003a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c38:	201c      	movs	r0, #28
 8001c3a:	f001 ff0c 	bl	8003a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c3e:	e032      	b.n	8001ca6 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM3)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a1b      	ldr	r2, [pc, #108]	; (8001cb4 <HAL_TIM_Base_MspInit+0xfc>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d114      	bne.n	8001c74 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c4a:	4b19      	ldr	r3, [pc, #100]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	4a18      	ldr	r2, [pc, #96]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c50:	f043 0302 	orr.w	r3, r3, #2
 8001c54:	61d3      	str	r3, [r2, #28]
 8001c56:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	201d      	movs	r0, #29
 8001c68:	f001 fed9 	bl	8003a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c6c:	201d      	movs	r0, #29
 8001c6e:	f001 fef2 	bl	8003a56 <HAL_NVIC_EnableIRQ>
}
 8001c72:	e018      	b.n	8001ca6 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM4)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0f      	ldr	r2, [pc, #60]	; (8001cb8 <HAL_TIM_Base_MspInit+0x100>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d113      	bne.n	8001ca6 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4a0b      	ldr	r2, [pc, #44]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c84:	f043 0304 	orr.w	r3, r3, #4
 8001c88:	61d3      	str	r3, [r2, #28]
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <HAL_TIM_Base_MspInit+0xf8>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f003 0304 	and.w	r3, r3, #4
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	2100      	movs	r1, #0
 8001c9a:	201e      	movs	r0, #30
 8001c9c:	f001 febf 	bl	8003a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ca0:	201e      	movs	r0, #30
 8001ca2:	f001 fed8 	bl	8003a56 <HAL_NVIC_EnableIRQ>
}
 8001ca6:	bf00      	nop
 8001ca8:	3730      	adds	r7, #48	; 0x30
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	40000400 	.word	0x40000400
 8001cb8:	40000800 	.word	0x40000800

08001cbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 030c 	add.w	r3, r7, #12
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a1b      	ldr	r2, [pc, #108]	; (8001d48 <HAL_TIM_MspPostInit+0x8c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d12f      	bne.n	8001d3e <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cde:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <HAL_TIM_MspPostInit+0x90>)
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	4a1a      	ldr	r2, [pc, #104]	; (8001d4c <HAL_TIM_MspPostInit+0x90>)
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce8:	6153      	str	r3, [r2, #20]
 8001cea:	4b18      	ldr	r3, [pc, #96]	; (8001d4c <HAL_TIM_MspPostInit+0x90>)
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Z1_Pin|Z2_Pin|Z3_Pin;
 8001cf6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001cfa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d08:	2306      	movs	r3, #6
 8001d0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	4619      	mov	r1, r3
 8001d12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d16:	f002 f8a9 	bl	8003e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Z4_Pin;
 8001d1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d20:	2302      	movs	r3, #2
 8001d22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8001d2c:	230b      	movs	r3, #11
 8001d2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Z4_GPIO_Port, &GPIO_InitStruct);
 8001d30:	f107 030c 	add.w	r3, r7, #12
 8001d34:	4619      	mov	r1, r3
 8001d36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3a:	f002 f897 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d3e:	bf00      	nop
 8001d40:	3720      	adds	r7, #32
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40012c00 	.word	0x40012c00
 8001d4c:	40021000 	.word	0x40021000

08001d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	; 0x30
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a2e      	ldr	r2, [pc, #184]	; (8001e28 <HAL_UART_MspInit+0xd8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d128      	bne.n	8001dc4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d72:	4b2e      	ldr	r3, [pc, #184]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	4a2d      	ldr	r2, [pc, #180]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001d78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d7c:	6193      	str	r3, [r2, #24]
 8001d7e:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d86:	61bb      	str	r3, [r7, #24]
 8001d88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8a:	4b28      	ldr	r3, [pc, #160]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	4a27      	ldr	r2, [pc, #156]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d94:	6153      	str	r3, [r2, #20]
 8001d96:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001da2:	23c0      	movs	r3, #192	; 0xc0
 8001da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001db2:	2307      	movs	r3, #7
 8001db4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4619      	mov	r1, r3
 8001dbc:	481c      	ldr	r0, [pc, #112]	; (8001e30 <HAL_UART_MspInit+0xe0>)
 8001dbe:	f002 f855 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dc2:	e02c      	b.n	8001e1e <HAL_UART_MspInit+0xce>
  else if(huart->Instance==USART2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a1a      	ldr	r2, [pc, #104]	; (8001e34 <HAL_UART_MspInit+0xe4>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d127      	bne.n	8001e1e <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dce:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	4a16      	ldr	r2, [pc, #88]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd8:	61d3      	str	r3, [r2, #28]
 8001dda:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	4a10      	ldr	r2, [pc, #64]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001df0:	6153      	str	r3, [r2, #20]
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <HAL_UART_MspInit+0xdc>)
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001dfe:	2318      	movs	r3, #24
 8001e00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e02:	2302      	movs	r3, #2
 8001e04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e0e:	2307      	movs	r3, #7
 8001e10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e12:	f107 031c 	add.w	r3, r7, #28
 8001e16:	4619      	mov	r1, r3
 8001e18:	4805      	ldr	r0, [pc, #20]	; (8001e30 <HAL_UART_MspInit+0xe0>)
 8001e1a:	f002 f827 	bl	8003e6c <HAL_GPIO_Init>
}
 8001e1e:	bf00      	nop
 8001e20:	3730      	adds	r7, #48	; 0x30
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40013800 	.word	0x40013800
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	48000400 	.word	0x48000400
 8001e34:	40004400 	.word	0x40004400

08001e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <NMI_Handler+0x4>

08001e3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e42:	e7fe      	b.n	8001e42 <HardFault_Handler+0x4>

08001e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e48:	e7fe      	b.n	8001e48 <MemManage_Handler+0x4>

08001e4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e4e:	e7fe      	b.n	8001e4e <BusFault_Handler+0x4>

08001e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e54:	e7fe      	b.n	8001e54 <UsageFault_Handler+0x4>

08001e56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e56:	b480      	push	{r7}
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e72:	b480      	push	{r7}
 8001e74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e84:	f000 fae4 	bl	8002450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e8c:	b590      	push	{r4, r7, lr}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if ( (haftConf--) == 0) { // Половина преобразования
 8001e92:	4b8e      	ldr	r3, [pc, #568]	; (80020cc <DMA1_Channel1_IRQHandler+0x240>)
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	1e5a      	subs	r2, r3, #1
 8001e98:	b291      	uxth	r1, r2
 8001e9a:	4a8c      	ldr	r2, [pc, #560]	; (80020cc <DMA1_Channel1_IRQHandler+0x240>)
 8001e9c:	8011      	strh	r1, [r2, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f040 810c 	bne.w	80020bc <DMA1_Channel1_IRQHandler+0x230>
			//LED_PULSE
		HAL_ADC_Stop_DMA(&hadc1);
 8001ea4:	488a      	ldr	r0, [pc, #552]	; (80020d0 <DMA1_Channel1_IRQHandler+0x244>)
 8001ea6:	f000 fe31 	bl	8002b0c <HAL_ADC_Stop_DMA>
		if (ajustCount++ > AJUST_DELAY) {
 8001eaa:	4b8a      	ldr	r3, [pc, #552]	; (80020d4 <DMA1_Channel1_IRQHandler+0x248>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	1c5a      	adds	r2, r3, #1
 8001eb0:	b291      	uxth	r1, r2
 8001eb2:	4a88      	ldr	r2, [pc, #544]	; (80020d4 <DMA1_Channel1_IRQHandler+0x248>)
 8001eb4:	8011      	strh	r1, [r2, #0]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	f240 8100 	bls.w	80020bc <DMA1_Channel1_IRQHandler+0x230>
			/* Автоматическая регулировка уровня сигнала */
			ajustCount = 0;
 8001ebc:	4b85      	ldr	r3, [pc, #532]	; (80020d4 <DMA1_Channel1_IRQHandler+0x248>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	801a      	strh	r2, [r3, #0]
			maxLevel = 0, minLevel = 4096, avgLevel = 0;;
 8001ec2:	4b85      	ldr	r3, [pc, #532]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	801a      	strh	r2, [r3, #0]
 8001ec8:	4b84      	ldr	r3, [pc, #528]	; (80020dc <DMA1_Channel1_IRQHandler+0x250>)
 8001eca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ece:	801a      	strh	r2, [r3, #0]
 8001ed0:	4983      	ldr	r1, [pc, #524]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	e9c1 2300 	strd	r2, r3, [r1]
			for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	e02f      	b.n	8001f44 <DMA1_Channel1_IRQHandler+0xb8>
				avgLevel = avgLevel + adcBuffer[ii];
 8001ee4:	4a7f      	ldr	r2, [pc, #508]	; (80020e4 <DMA1_Channel1_IRQHandler+0x258>)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fb19 	bl	8000524 <__aeabi_i2d>
 8001ef2:	4b7b      	ldr	r3, [pc, #492]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef8:	f7fe f9c8 	bl	800028c <__adddf3>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4977      	ldr	r1, [pc, #476]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f02:	e9c1 2300 	strd	r2, r3, [r1]
				if (maxLevel < adcBuffer[ii]) {
 8001f06:	4a77      	ldr	r2, [pc, #476]	; (80020e4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f0e:	4b72      	ldr	r3, [pc, #456]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d905      	bls.n	8001f22 <DMA1_Channel1_IRQHandler+0x96>
					maxLevel = adcBuffer[ii];
 8001f16:	4a73      	ldr	r2, [pc, #460]	; (80020e4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f1e:	4b6e      	ldr	r3, [pc, #440]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001f20:	801a      	strh	r2, [r3, #0]
				}
				if (minLevel > adcBuffer[ii]) {
 8001f22:	4a70      	ldr	r2, [pc, #448]	; (80020e4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f2a:	4b6c      	ldr	r3, [pc, #432]	; (80020dc <DMA1_Channel1_IRQHandler+0x250>)
 8001f2c:	881b      	ldrh	r3, [r3, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d205      	bcs.n	8001f3e <DMA1_Channel1_IRQHandler+0xb2>
					minLevel = adcBuffer[ii];
 8001f32:	4a6c      	ldr	r2, [pc, #432]	; (80020e4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f3a:	4b68      	ldr	r3, [pc, #416]	; (80020dc <DMA1_Channel1_IRQHandler+0x250>)
 8001f3c:	801a      	strh	r2, [r3, #0]
			for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	3301      	adds	r3, #1
 8001f42:	607b      	str	r3, [r7, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2bc7      	cmp	r3, #199	; 0xc7
 8001f48:	ddcc      	ble.n	8001ee4 <DMA1_Channel1_IRQHandler+0x58>
				}
			}
			avgLevel = avgLevel / CONVERSION_COUNT;
 8001f4a:	4b65      	ldr	r3, [pc, #404]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	4b64      	ldr	r3, [pc, #400]	; (80020e8 <DMA1_Channel1_IRQHandler+0x25c>)
 8001f56:	f7fe fc79 	bl	800084c <__aeabi_ddiv>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4960      	ldr	r1, [pc, #384]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f60:	e9c1 2300 	strd	r2, r3, [r1]
			if (abs(minLevel - avgLevel) > abs(maxLevel - avgLevel)) {
 8001f64:	4b5d      	ldr	r3, [pc, #372]	; (80020dc <DMA1_Channel1_IRQHandler+0x250>)
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe fadb 	bl	8000524 <__aeabi_i2d>
 8001f6e:	4b5c      	ldr	r3, [pc, #368]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f74:	f7fe f988 	bl	8000288 <__aeabi_dsub>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	4619      	mov	r1, r3
 8001f80:	f7fe fdea 	bl	8000b58 <__aeabi_d2iz>
 8001f84:	4603      	mov	r3, r0
 8001f86:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 8001f8a:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 8001f8e:	4b52      	ldr	r3, [pc, #328]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fac6 	bl	8000524 <__aeabi_i2d>
 8001f98:	4b51      	ldr	r3, [pc, #324]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9e:	f7fe f973 	bl	8000288 <__aeabi_dsub>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f7fe fdd5 	bl	8000b58 <__aeabi_d2iz>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	bfb8      	it	lt
 8001fb4:	425b      	neglt	r3, r3
 8001fb6:	429c      	cmp	r4, r3
 8001fb8:	dd17      	ble.n	8001fea <DMA1_Channel1_IRQHandler+0x15e>
				maxLevel = abs(minLevel - avgLevel);
 8001fba:	4b48      	ldr	r3, [pc, #288]	; (80020dc <DMA1_Channel1_IRQHandler+0x250>)
 8001fbc:	881b      	ldrh	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe fab0 	bl	8000524 <__aeabi_i2d>
 8001fc4:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fca:	f7fe f95d 	bl	8000288 <__aeabi_dsub>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f7fe fdbf 	bl	8000b58 <__aeabi_d2iz>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bfb8      	it	lt
 8001fe0:	425b      	neglt	r3, r3
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	4b3c      	ldr	r3, [pc, #240]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001fe6:	801a      	strh	r2, [r3, #0]
 8001fe8:	e016      	b.n	8002018 <DMA1_Channel1_IRQHandler+0x18c>
			} else {
				maxLevel = abs(maxLevel - avgLevel);
 8001fea:	4b3b      	ldr	r3, [pc, #236]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001fec:	881b      	ldrh	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fa98 	bl	8000524 <__aeabi_i2d>
 8001ff4:	4b3a      	ldr	r3, [pc, #232]	; (80020e0 <DMA1_Channel1_IRQHandler+0x254>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe f945 	bl	8000288 <__aeabi_dsub>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	f7fe fda7 	bl	8000b58 <__aeabi_d2iz>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	bfb8      	it	lt
 8002010:	425b      	neglt	r3, r3
 8002012:	b29a      	uxth	r2, r3
 8002014:	4b30      	ldr	r3, [pc, #192]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 8002016:	801a      	strh	r2, [r3, #0]
			}
			if (abs(maxLevel - NOMINAL_LEVEL) > ACURACY_LEVEL) {
 8002018:	4b2f      	ldr	r3, [pc, #188]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8002020:	2b00      	cmp	r3, #0
 8002022:	bfb8      	it	lt
 8002024:	425b      	neglt	r3, r3
 8002026:	2b64      	cmp	r3, #100	; 0x64
 8002028:	dd18      	ble.n	800205c <DMA1_Channel1_IRQHandler+0x1d0>
				if (maxLevel - NOMINAL_LEVEL > 0) {
 800202a:	4b2b      	ldr	r3, [pc, #172]	; (80020d8 <DMA1_Channel1_IRQHandler+0x24c>)
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002032:	d909      	bls.n	8002048 <DMA1_Channel1_IRQHandler+0x1bc>
					/* Сигнал сильный, понижаем уровень */
					#ifdef X9CXXX
					levelUp(0, 1, DOWN);
					#endif
					#ifdef AD5245
					AD5245level(currLevel--);
 8002034:	4b2d      	ldr	r3, [pc, #180]	; (80020ec <DMA1_Channel1_IRQHandler+0x260>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	1e5a      	subs	r2, r3, #1
 800203a:	b2d1      	uxtb	r1, r2
 800203c:	4a2b      	ldr	r2, [pc, #172]	; (80020ec <DMA1_Channel1_IRQHandler+0x260>)
 800203e:	7011      	strb	r1, [r2, #0]
 8002040:	4618      	mov	r0, r3
 8002042:	f7fe fdb1 	bl	8000ba8 <AD5245level>
 8002046:	e039      	b.n	80020bc <DMA1_Channel1_IRQHandler+0x230>
					/* Сигнал слабый, повышаем уровень */
					#ifdef X9CXXX
					levelUp(0, 1, UP);
					#endif
					#ifdef AD5245
					AD5245level(currLevel++);
 8002048:	4b28      	ldr	r3, [pc, #160]	; (80020ec <DMA1_Channel1_IRQHandler+0x260>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	1c5a      	adds	r2, r3, #1
 800204e:	b2d1      	uxtb	r1, r2
 8002050:	4a26      	ldr	r2, [pc, #152]	; (80020ec <DMA1_Channel1_IRQHandler+0x260>)
 8002052:	7011      	strb	r1, [r2, #0]
 8002054:	4618      	mov	r0, r3
 8002056:	f7fe fda7 	bl	8000ba8 <AD5245level>
 800205a:	e02f      	b.n	80020bc <DMA1_Channel1_IRQHandler+0x230>
					#endif
				}
			} else {  /* Можно выполнять свертку */
				if (mesCount < MEASURE_COUNT) {
 800205c:	4b24      	ldr	r3, [pc, #144]	; (80020f0 <DMA1_Channel1_IRQHandler+0x264>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	2b13      	cmp	r3, #19
 8002062:	d825      	bhi.n	80020b0 <DMA1_Channel1_IRQHandler+0x224>
					for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8002064:	2300      	movs	r3, #0
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	e018      	b.n	800209c <DMA1_Channel1_IRQHandler+0x210>
						measArray[ii] = measArray[ii] + adcBuffer[ii];
 800206a:	4a22      	ldr	r2, [pc, #136]	; (80020f4 <DMA1_Channel1_IRQHandler+0x268>)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	ed93 7a00 	vldr	s14, [r3]
 8002076:	4a1b      	ldr	r2, [pc, #108]	; (80020e4 <DMA1_Channel1_IRQHandler+0x258>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800207e:	ee07 3a90 	vmov	s15, r3
 8002082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800208a:	4a1a      	ldr	r2, [pc, #104]	; (80020f4 <DMA1_Channel1_IRQHandler+0x268>)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	edc3 7a00 	vstr	s15, [r3]
					for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	3301      	adds	r3, #1
 800209a:	603b      	str	r3, [r7, #0]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	2bc7      	cmp	r3, #199	; 0xc7
 80020a0:	dde3      	ble.n	800206a <DMA1_Channel1_IRQHandler+0x1de>
					}
					mesCount++;
 80020a2:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <DMA1_Channel1_IRQHandler+0x264>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	3301      	adds	r3, #1
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <DMA1_Channel1_IRQHandler+0x264>)
 80020ac:	801a      	strh	r2, [r3, #0]
 80020ae:	e005      	b.n	80020bc <DMA1_Channel1_IRQHandler+0x230>
				} else {
					mesCount = 0;
 80020b0:	4b0f      	ldr	r3, [pc, #60]	; (80020f0 <DMA1_Channel1_IRQHandler+0x264>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	801a      	strh	r2, [r3, #0]
					readyData = true;
 80020b6:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <DMA1_Channel1_IRQHandler+0x26c>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020bc:	480f      	ldr	r0, [pc, #60]	; (80020fc <DMA1_Channel1_IRQHandler+0x270>)
 80020be:	f001 fdc7 	bl	8003c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd90      	pop	{r4, r7, pc}
 80020ca:	bf00      	nop
 80020cc:	2000058c 	.word	0x2000058c
 80020d0:	200005e0 	.word	0x200005e0
 80020d4:	200005dc 	.word	0x200005dc
 80020d8:	20000218 	.word	0x20000218
 80020dc:	20000208 	.word	0x20000208
 80020e0:	20000b60 	.word	0x20000b60
 80020e4:	200002e4 	.word	0x200002e4
 80020e8:	40690000 	.word	0x40690000
 80020ec:	20000585 	.word	0x20000585
 80020f0:	20000b68 	.word	0x20000b68
 80020f4:	20000630 	.word	0x20000630
 80020f8:	20000584 	.word	0x20000584
 80020fc:	200009e8 	.word	0x200009e8

08002100 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002104:	4802      	ldr	r0, [pc, #8]	; (8002110 <TIM2_IRQHandler+0x10>)
 8002106:	f004 fde9 	bl	8006cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000a88 	.word	0x20000a88

08002114 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LED_PULSE
 8002118:	2201      	movs	r2, #1
 800211a:	2140      	movs	r1, #64	; 0x40
 800211c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002120:	f002 f81e 	bl	8004160 <HAL_GPIO_WritePin>
 8002124:	2200      	movs	r2, #0
 8002126:	2140      	movs	r1, #64	; 0x40
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f002 f818 	bl	8004160 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002130:	4802      	ldr	r0, [pc, #8]	; (800213c <TIM3_IRQHandler+0x28>)
 8002132:	f004 fdd3 	bl	8006cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	20000590 	.word	0x20000590

08002140 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_1);
 8002144:	2100      	movs	r1, #0
 8002146:	4815      	ldr	r0, [pc, #84]	; (800219c <TIM4_IRQHandler+0x5c>)
 8002148:	f004 fa76 	bl	8006638 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 800214c:	2100      	movs	r1, #0
 800214e:	4813      	ldr	r0, [pc, #76]	; (800219c <TIM4_IRQHandler+0x5c>)
 8002150:	f004 f972 	bl	8006438 <HAL_TIM_OC_Start>
	HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002154:	2100      	movs	r1, #0
 8002156:	4812      	ldr	r0, [pc, #72]	; (80021a0 <TIM4_IRQHandler+0x60>)
 8002158:	f004 fca8 	bl	8006aac <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800215c:	2100      	movs	r1, #0
 800215e:	4810      	ldr	r0, [pc, #64]	; (80021a0 <TIM4_IRQHandler+0x60>)
 8002160:	f004 fb62 	bl	8006828 <HAL_TIM_IC_Start_IT>
	HAL_GPIO_WritePin(Z1Sel_GPIO_Port, Z1Sel_Pin, GPIO_PIN_SET);
 8002164:	2201      	movs	r2, #1
 8002166:	2101      	movs	r1, #1
 8002168:	480e      	ldr	r0, [pc, #56]	; (80021a4 <TIM4_IRQHandler+0x64>)
 800216a:	f001 fff9 	bl	8004160 <HAL_GPIO_WritePin>
	haftConf = 1;
 800216e:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <TIM4_IRQHandler+0x68>)
 8002170:	2201      	movs	r2, #1
 8002172:	801a      	strh	r2, [r3, #0]
	readyCapture = true;
 8002174:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <TIM4_IRQHandler+0x6c>)
 8002176:	2201      	movs	r2, #1
 8002178:	701a      	strb	r2, [r3, #0]
	if (! readyData) {
 800217a:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <TIM4_IRQHandler+0x70>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	f083 0301 	eor.w	r3, r3, #1
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d004      	beq.n	8002192 <TIM4_IRQHandler+0x52>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuffer, CONVERSION_COUNT);
 8002188:	22c8      	movs	r2, #200	; 0xc8
 800218a:	490a      	ldr	r1, [pc, #40]	; (80021b4 <TIM4_IRQHandler+0x74>)
 800218c:	480a      	ldr	r0, [pc, #40]	; (80021b8 <TIM4_IRQHandler+0x78>)
 800218e:	f000 fba1 	bl	80028d4 <HAL_ADC_Start_DMA>
	}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002192:	480a      	ldr	r0, [pc, #40]	; (80021bc <TIM4_IRQHandler+0x7c>)
 8002194:	f004 fda2 	bl	8006cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000a30 	.word	0x20000a30
 80021a0:	20000a88 	.word	0x20000a88
 80021a4:	48000400 	.word	0x48000400
 80021a8:	2000058c 	.word	0x2000058c
 80021ac:	200009dc 	.word	0x200009dc
 80021b0:	20000584 	.word	0x20000584
 80021b4:	200002e4 	.word	0x200002e4
 80021b8:	200005e0 	.word	0x200005e0
 80021bc:	200004e4 	.word	0x200004e4

080021c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
	return 1;
 80021c4:	2301      	movs	r3, #1
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <_kill>:

int _kill(int pid, int sig)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021da:	f006 fce1 	bl	8008ba0 <__errno>
 80021de:	4603      	mov	r3, r0
 80021e0:	2216      	movs	r2, #22
 80021e2:	601a      	str	r2, [r3, #0]
	return -1;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_exit>:

void _exit (int status)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ffe7 	bl	80021d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002202:	e7fe      	b.n	8002202 <_exit+0x12>

08002204 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
 8002214:	e00a      	b.n	800222c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002216:	f3af 8000 	nop.w
 800221a:	4601      	mov	r1, r0
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	60ba      	str	r2, [r7, #8]
 8002222:	b2ca      	uxtb	r2, r1
 8002224:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	3301      	adds	r3, #1
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	429a      	cmp	r2, r3
 8002232:	dbf0      	blt.n	8002216 <_read+0x12>
	}

return len;
 8002234:	687b      	ldr	r3, [r7, #4]
}
 8002236:	4618      	mov	r0, r3
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	e009      	b.n	8002264 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	60ba      	str	r2, [r7, #8]
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	3301      	adds	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	429a      	cmp	r2, r3
 800226a:	dbf1      	blt.n	8002250 <_write+0x12>
	}
	return len;
 800226c:	687b      	ldr	r3, [r7, #4]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_close>:

int _close(int file)
{
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
	return -1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800229e:	605a      	str	r2, [r3, #4]
	return 0;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <_isatty>:

int _isatty(int file)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
	return 1;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
	return 0;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e8:	4a14      	ldr	r2, [pc, #80]	; (800233c <_sbrk+0x5c>)
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <_sbrk+0x60>)
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f4:	4b13      	ldr	r3, [pc, #76]	; (8002344 <_sbrk+0x64>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d102      	bne.n	8002302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <_sbrk+0x64>)
 80022fe:	4a12      	ldr	r2, [pc, #72]	; (8002348 <_sbrk+0x68>)
 8002300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	429a      	cmp	r2, r3
 800230e:	d207      	bcs.n	8002320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002310:	f006 fc46 	bl	8008ba0 <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	220c      	movs	r2, #12
 8002318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800231e:	e009      	b.n	8002334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	4a05      	ldr	r2, [pc, #20]	; (8002344 <_sbrk+0x64>)
 8002330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	2000a000 	.word	0x2000a000
 8002340:	00000400 	.word	0x00000400
 8002344:	200001fc 	.word	0x200001fc
 8002348:	20000b80 	.word	0x20000b80

0800234c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <SystemInit+0x20>)
 8002352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002356:	4a05      	ldr	r2, [pc, #20]	; (800236c <SystemInit+0x20>)
 8002358:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800235c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002370:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023a8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002374:	f7ff ffea 	bl	800234c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002378:	480c      	ldr	r0, [pc, #48]	; (80023ac <LoopForever+0x6>)
  ldr r1, =_edata
 800237a:	490d      	ldr	r1, [pc, #52]	; (80023b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800237c:	4a0d      	ldr	r2, [pc, #52]	; (80023b4 <LoopForever+0xe>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002380:	e002      	b.n	8002388 <LoopCopyDataInit>

08002382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002386:	3304      	adds	r3, #4

08002388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800238c:	d3f9      	bcc.n	8002382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238e:	4a0a      	ldr	r2, [pc, #40]	; (80023b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002390:	4c0a      	ldr	r4, [pc, #40]	; (80023bc <LoopForever+0x16>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002394:	e001      	b.n	800239a <LoopFillZerobss>

08002396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002398:	3204      	adds	r2, #4

0800239a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800239c:	d3fb      	bcc.n	8002396 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800239e:	f006 fc05 	bl	8008bac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023a2:	f7fe fc1d 	bl	8000be0 <main>

080023a6 <LoopForever>:

LoopForever:
    b LoopForever
 80023a6:	e7fe      	b.n	80023a6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80023a8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80023ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80023b4:	0800bf2c 	.word	0x0800bf2c
  ldr r2, =_sbss
 80023b8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80023bc:	20000b80 	.word	0x20000b80

080023c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023c0:	e7fe      	b.n	80023c0 <ADC1_2_IRQHandler>
	...

080023c4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <HAL_Init+0x28>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a07      	ldr	r2, [pc, #28]	; (80023ec <HAL_Init+0x28>)
 80023ce:	f043 0310 	orr.w	r3, r3, #16
 80023d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d4:	2003      	movs	r0, #3
 80023d6:	f001 fb17 	bl	8003a08 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023da:	2000      	movs	r0, #0
 80023dc:	f000 f808 	bl	80023f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e0:	f7ff fab4 	bl	800194c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40022000 	.word	0x40022000

080023f0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023f8:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_InitTick+0x54>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_InitTick+0x58>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	4619      	mov	r1, r3
 8002402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002406:	fbb3 f3f1 	udiv	r3, r3, r1
 800240a:	fbb2 f3f3 	udiv	r3, r2, r3
 800240e:	4618      	mov	r0, r3
 8002410:	f001 fb33 	bl	8003a7a <HAL_SYSTICK_Config>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e00e      	b.n	800243c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b0f      	cmp	r3, #15
 8002422:	d80a      	bhi.n	800243a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002424:	2200      	movs	r2, #0
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800242c:	f001 faf7 	bl	8003a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002430:	4a06      	ldr	r2, [pc, #24]	; (800244c <HAL_InitTick+0x5c>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	e000      	b.n	800243c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20000000 	.word	0x20000000
 8002448:	20000008 	.word	0x20000008
 800244c:	20000004 	.word	0x20000004

08002450 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <HAL_IncTick+0x20>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_IncTick+0x24>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4413      	add	r3, r2
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <HAL_IncTick+0x24>)
 8002462:	6013      	str	r3, [r2, #0]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	20000008 	.word	0x20000008
 8002474:	20000b6c 	.word	0x20000b6c

08002478 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return uwTick;  
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <HAL_GetTick+0x14>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	20000b6c 	.word	0x20000b6c

08002490 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002498:	f7ff ffee 	bl	8002478 <HAL_GetTick>
 800249c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024a8:	d005      	beq.n	80024b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024aa:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <HAL_Delay+0x44>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80024b6:	bf00      	nop
 80024b8:	f7ff ffde 	bl	8002478 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d8f7      	bhi.n	80024b8 <HAL_Delay+0x28>
  {
  }
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000008 	.word	0x20000008

080024d8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b09a      	sub	sp, #104	; 0x68
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e1c9      	b.n	80028c8 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	f003 0310 	and.w	r3, r3, #16
 8002542:	2b00      	cmp	r3, #0
 8002544:	d176      	bne.n	8002634 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	2b00      	cmp	r3, #0
 800254c:	d152      	bne.n	80025f4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff fa13 	bl	8001994 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d13b      	bne.n	80025f4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f001 f841 	bl	8003604 <ADC_Disable>
 8002582:	4603      	mov	r3, r0
 8002584:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	f003 0310 	and.w	r3, r3, #16
 8002590:	2b00      	cmp	r3, #0
 8002592:	d12f      	bne.n	80025f4 <HAL_ADC_Init+0xe0>
 8002594:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002598:	2b00      	cmp	r3, #0
 800259a:	d12b      	bne.n	80025f4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025a4:	f023 0302 	bic.w	r3, r3, #2
 80025a8:	f043 0202 	orr.w	r2, r3, #2
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025be:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80025ce:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025d0:	4b86      	ldr	r3, [pc, #536]	; (80027ec <HAL_ADC_Init+0x2d8>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a86      	ldr	r2, [pc, #536]	; (80027f0 <HAL_ADC_Init+0x2dc>)
 80025d6:	fba2 2303 	umull	r2, r3, r2, r3
 80025da:	0c9a      	lsrs	r2, r3, #18
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025e6:	e002      	b.n	80025ee <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1f9      	bne.n	80025e8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800260c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002610:	d110      	bne.n	8002634 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f023 0312 	bic.w	r3, r3, #18
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	f043 0201 	orr.w	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	f003 0310 	and.w	r3, r3, #16
 800263c:	2b00      	cmp	r3, #0
 800263e:	f040 8136 	bne.w	80028ae <HAL_ADC_Init+0x39a>
 8002642:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002646:	2b00      	cmp	r3, #0
 8002648:	f040 8131 	bne.w	80028ae <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002656:	2b00      	cmp	r3, #0
 8002658:	f040 8129 	bne.w	80028ae <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002664:	f043 0202 	orr.w	r2, r3, #2
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002674:	d004      	beq.n	8002680 <HAL_ADC_Init+0x16c>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5e      	ldr	r2, [pc, #376]	; (80027f4 <HAL_ADC_Init+0x2e0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d101      	bne.n	8002684 <HAL_ADC_Init+0x170>
 8002680:	4b5d      	ldr	r3, [pc, #372]	; (80027f8 <HAL_ADC_Init+0x2e4>)
 8002682:	e000      	b.n	8002686 <HAL_ADC_Init+0x172>
 8002684:	4b5d      	ldr	r3, [pc, #372]	; (80027fc <HAL_ADC_Init+0x2e8>)
 8002686:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002690:	d102      	bne.n	8002698 <HAL_ADC_Init+0x184>
 8002692:	4b58      	ldr	r3, [pc, #352]	; (80027f4 <HAL_ADC_Init+0x2e0>)
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	e01a      	b.n	80026ce <HAL_ADC_Init+0x1ba>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a55      	ldr	r2, [pc, #340]	; (80027f4 <HAL_ADC_Init+0x2e0>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d103      	bne.n	80026aa <HAL_ADC_Init+0x196>
 80026a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	e011      	b.n	80026ce <HAL_ADC_Init+0x1ba>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a54      	ldr	r2, [pc, #336]	; (8002800 <HAL_ADC_Init+0x2ec>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d102      	bne.n	80026ba <HAL_ADC_Init+0x1a6>
 80026b4:	4b53      	ldr	r3, [pc, #332]	; (8002804 <HAL_ADC_Init+0x2f0>)
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	e009      	b.n	80026ce <HAL_ADC_Init+0x1ba>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a51      	ldr	r2, [pc, #324]	; (8002804 <HAL_ADC_Init+0x2f0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d102      	bne.n	80026ca <HAL_ADC_Init+0x1b6>
 80026c4:	4b4e      	ldr	r3, [pc, #312]	; (8002800 <HAL_ADC_Init+0x2ec>)
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	e001      	b.n	80026ce <HAL_ADC_Init+0x1ba>
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d108      	bne.n	80026ee <HAL_ADC_Init+0x1da>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <HAL_ADC_Init+0x1da>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <HAL_ADC_Init+0x1dc>
 80026ee:	2300      	movs	r3, #0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d11c      	bne.n	800272e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80026f4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d010      	beq.n	800271c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <HAL_ADC_Init+0x202>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d101      	bne.n	8002716 <HAL_ADC_Init+0x202>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <HAL_ADC_Init+0x204>
 8002716:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002718:	2b00      	cmp	r3, #0
 800271a:	d108      	bne.n	800272e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800271c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	431a      	orrs	r2, r3
 800272a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800272c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	7e5b      	ldrb	r3, [r3, #25]
 8002732:	035b      	lsls	r3, r3, #13
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002738:	2a01      	cmp	r2, #1
 800273a:	d002      	beq.n	8002742 <HAL_ADC_Init+0x22e>
 800273c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002740:	e000      	b.n	8002744 <HAL_ADC_Init+0x230>
 8002742:	2200      	movs	r2, #0
 8002744:	431a      	orrs	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	4313      	orrs	r3, r2
 8002752:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002754:	4313      	orrs	r3, r2
 8002756:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d11b      	bne.n	800279a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	7e5b      	ldrb	r3, [r3, #25]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d109      	bne.n	800277e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276e:	3b01      	subs	r3, #1
 8002770:	045a      	lsls	r2, r3, #17
 8002772:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002774:	4313      	orrs	r3, r2
 8002776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277a:	663b      	str	r3, [r7, #96]	; 0x60
 800277c:	e00d      	b.n	800279a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002786:	f043 0220 	orr.w	r2, r3, #32
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002792:	f043 0201 	orr.w	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d03a      	beq.n	8002818 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a16      	ldr	r2, [pc, #88]	; (8002800 <HAL_ADC_Init+0x2ec>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d004      	beq.n	80027b6 <HAL_ADC_Init+0x2a2>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a14      	ldr	r2, [pc, #80]	; (8002804 <HAL_ADC_Init+0x2f0>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d128      	bne.n	8002808 <HAL_ADC_Init+0x2f4>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ba:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80027be:	d012      	beq.n	80027e6 <HAL_ADC_Init+0x2d2>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027c8:	d00a      	beq.n	80027e0 <HAL_ADC_Init+0x2cc>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ce:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80027d2:	d002      	beq.n	80027da <HAL_ADC_Init+0x2c6>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d8:	e018      	b.n	800280c <HAL_ADC_Init+0x2f8>
 80027da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027de:	e015      	b.n	800280c <HAL_ADC_Init+0x2f8>
 80027e0:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80027e4:	e012      	b.n	800280c <HAL_ADC_Init+0x2f8>
 80027e6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80027ea:	e00f      	b.n	800280c <HAL_ADC_Init+0x2f8>
 80027ec:	20000000 	.word	0x20000000
 80027f0:	431bde83 	.word	0x431bde83
 80027f4:	50000100 	.word	0x50000100
 80027f8:	50000300 	.word	0x50000300
 80027fc:	50000700 	.word	0x50000700
 8002800:	50000400 	.word	0x50000400
 8002804:	50000500 	.word	0x50000500
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002810:	4313      	orrs	r3, r2
 8002812:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002814:	4313      	orrs	r3, r2
 8002816:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
 8002822:	2b00      	cmp	r3, #0
 8002824:	d114      	bne.n	8002850 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002834:	f023 0302 	bic.w	r3, r3, #2
 8002838:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	7e1b      	ldrb	r3, [r3, #24]
 800283e:	039a      	lsls	r2, r3, #14
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4313      	orrs	r3, r2
 800284a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800284c:	4313      	orrs	r3, r2
 800284e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	4b1e      	ldr	r3, [pc, #120]	; (80028d0 <HAL_ADC_Init+0x3bc>)
 8002858:	4013      	ands	r3, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6812      	ldr	r2, [r2, #0]
 800285e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002860:	430b      	orrs	r3, r1
 8002862:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d10c      	bne.n	8002886 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f023 010f 	bic.w	r1, r3, #15
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	1e5a      	subs	r2, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	631a      	str	r2, [r3, #48]	; 0x30
 8002884:	e007      	b.n	8002896 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 020f 	bic.w	r2, r2, #15
 8002894:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a0:	f023 0303 	bic.w	r3, r3, #3
 80028a4:	f043 0201 	orr.w	r2, r3, #1
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40
 80028ac:	e00a      	b.n	80028c4 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	f023 0312 	bic.w	r3, r3, #18
 80028b6:	f043 0210 	orr.w	r2, r3, #16
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80028be:	2301      	movs	r3, #1
 80028c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80028c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3768      	adds	r7, #104	; 0x68
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	fff0c007 	.word	0xfff0c007

080028d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f040 80f7 	bne.w	8002ae2 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <HAL_ADC_Start_DMA+0x2e>
 80028fe:	2302      	movs	r3, #2
 8002900:	e0f2      	b.n	8002ae8 <HAL_ADC_Start_DMA+0x214>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002912:	d004      	beq.n	800291e <HAL_ADC_Start_DMA+0x4a>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a75      	ldr	r2, [pc, #468]	; (8002af0 <HAL_ADC_Start_DMA+0x21c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d109      	bne.n	8002932 <HAL_ADC_Start_DMA+0x5e>
 800291e:	4b75      	ldr	r3, [pc, #468]	; (8002af4 <HAL_ADC_Start_DMA+0x220>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 031f 	and.w	r3, r3, #31
 8002926:	2b00      	cmp	r3, #0
 8002928:	bf0c      	ite	eq
 800292a:	2301      	moveq	r3, #1
 800292c:	2300      	movne	r3, #0
 800292e:	b2db      	uxtb	r3, r3
 8002930:	e008      	b.n	8002944 <HAL_ADC_Start_DMA+0x70>
 8002932:	4b71      	ldr	r3, [pc, #452]	; (8002af8 <HAL_ADC_Start_DMA+0x224>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 031f 	and.w	r3, r3, #31
 800293a:	2b00      	cmp	r3, #0
 800293c:	bf0c      	ite	eq
 800293e:	2301      	moveq	r3, #1
 8002940:	2300      	movne	r3, #0
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80c5 	beq.w	8002ad4 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 fdf6 	bl	800353c <ADC_Enable>
 8002950:	4603      	mov	r3, r0
 8002952:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002954:	7dfb      	ldrb	r3, [r7, #23]
 8002956:	2b00      	cmp	r3, #0
 8002958:	f040 80b7 	bne.w	8002aca <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002960:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002978:	d004      	beq.n	8002984 <HAL_ADC_Start_DMA+0xb0>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a5c      	ldr	r2, [pc, #368]	; (8002af0 <HAL_ADC_Start_DMA+0x21c>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d106      	bne.n	8002992 <HAL_ADC_Start_DMA+0xbe>
 8002984:	4b5b      	ldr	r3, [pc, #364]	; (8002af4 <HAL_ADC_Start_DMA+0x220>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	2b00      	cmp	r3, #0
 800298e:	d010      	beq.n	80029b2 <HAL_ADC_Start_DMA+0xde>
 8002990:	e005      	b.n	800299e <HAL_ADC_Start_DMA+0xca>
 8002992:	4b59      	ldr	r3, [pc, #356]	; (8002af8 <HAL_ADC_Start_DMA+0x224>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 031f 	and.w	r3, r3, #31
 800299a:	2b00      	cmp	r3, #0
 800299c:	d009      	beq.n	80029b2 <HAL_ADC_Start_DMA+0xde>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029a6:	d004      	beq.n	80029b2 <HAL_ADC_Start_DMA+0xde>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a53      	ldr	r2, [pc, #332]	; (8002afc <HAL_ADC_Start_DMA+0x228>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d115      	bne.n	80029de <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d036      	beq.n	8002a3a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80029dc:	e02d      	b.n	8002a3a <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029f2:	d004      	beq.n	80029fe <HAL_ADC_Start_DMA+0x12a>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a3d      	ldr	r2, [pc, #244]	; (8002af0 <HAL_ADC_Start_DMA+0x21c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d10a      	bne.n	8002a14 <HAL_ADC_Start_DMA+0x140>
 80029fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	bf14      	ite	ne
 8002a0c:	2301      	movne	r3, #1
 8002a0e:	2300      	moveq	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	e008      	b.n	8002a26 <HAL_ADC_Start_DMA+0x152>
 8002a14:	4b39      	ldr	r3, [pc, #228]	; (8002afc <HAL_ADC_Start_DMA+0x228>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	bf14      	ite	ne
 8002a20:	2301      	movne	r3, #1
 8002a22:	2300      	moveq	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d007      	beq.n	8002a3a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a46:	d106      	bne.n	8002a56 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4c:	f023 0206 	bic.w	r2, r3, #6
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	645a      	str	r2, [r3, #68]	; 0x44
 8002a54:	e002      	b.n	8002a5c <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a68:	4a25      	ldr	r2, [pc, #148]	; (8002b00 <HAL_ADC_Start_DMA+0x22c>)
 8002a6a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a70:	4a24      	ldr	r2, [pc, #144]	; (8002b04 <HAL_ADC_Start_DMA+0x230>)
 8002a72:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a78:	4a23      	ldr	r2, [pc, #140]	; (8002b08 <HAL_ADC_Start_DMA+0x234>)
 8002a7a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	221c      	movs	r2, #28
 8002a82:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0210 	orr.w	r2, r2, #16
 8002a92:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 0201 	orr.w	r2, r2, #1
 8002aa2:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3340      	adds	r3, #64	; 0x40
 8002aae:	4619      	mov	r1, r3
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f001 f834 	bl	8003b20 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 0204 	orr.w	r2, r2, #4
 8002ac6:	609a      	str	r2, [r3, #8]
 8002ac8:	e00d      	b.n	8002ae6 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002ad2:	e008      	b.n	8002ae6 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002ae0:	e001      	b.n	8002ae6 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	50000100 	.word	0x50000100
 8002af4:	50000300 	.word	0x50000300
 8002af8:	50000700 	.word	0x50000700
 8002afc:	50000400 	.word	0x50000400
 8002b00:	08003471 	.word	0x08003471
 8002b04:	080034eb 	.word	0x080034eb
 8002b08:	08003507 	.word	0x08003507

08002b0c <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d101      	bne.n	8002b26 <HAL_ADC_Stop_DMA+0x1a>
 8002b22:	2302      	movs	r3, #2
 8002b24:	e050      	b.n	8002bc8 <HAL_ADC_Stop_DMA+0xbc>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002b2e:	216c      	movs	r1, #108	; 0x6c
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fdcd 	bl	80036d0 <ADC_ConversionStop>
 8002b36:	4603      	mov	r3, r0
 8002b38:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d13e      	bne.n	8002bbe <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b54:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d10f      	bne.n	8002b7c <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b60:	4618      	mov	r0, r3
 8002b62:	f001 f83c 	bl	8003bde <HAL_DMA_Abort>
 8002b66:	4603      	mov	r3, r0
 8002b68:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d005      	beq.n	8002b7c <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0210 	bic.w	r2, r2, #16
 8002b8a:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d105      	bne.n	8002b9e <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 fd36 	bl	8003604 <ADC_Disable>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	e002      	b.n	8002ba4 <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fd30 	bl	8003604 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d109      	bne.n	8002bbe <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002bb2:	f023 0301 	bic.w	r3, r3, #1
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_ADCEx_Calibration_Start+0x1c>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e05f      	b.n	8002cac <HAL_ADCEx_Calibration_Start+0xdc>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 fd05 	bl	8003604 <ADC_Disable>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002bfe:	7bfb      	ldrb	r3, [r7, #15]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d14e      	bne.n	8002ca2 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002c18:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d107      	bne.n	8002c30 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c2e:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c3e:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002c40:	f7ff fc1a 	bl	8002478 <HAL_GetTick>
 8002c44:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002c46:	e01c      	b.n	8002c82 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002c48:	f7ff fc16 	bl	8002478 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b0a      	cmp	r3, #10
 8002c54:	d915      	bls.n	8002c82 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002c60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c64:	d10d      	bne.n	8002c82 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f023 0312 	bic.w	r3, r3, #18
 8002c6e:	f043 0210 	orr.w	r2, r3, #16
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e014      	b.n	8002cac <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002c8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c90:	d0da      	beq.n	8002c48 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	f023 0303 	bic.w	r3, r3, #3
 8002c9a:	f043 0201 	orr.w	r2, r3, #1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b09b      	sub	sp, #108	; 0x6c
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADC_ConfigChannel+0x22>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e2cb      	b.n	800326e <HAL_ADC_ConfigChannel+0x5ba>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f040 82af 	bne.w	800324c <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d81c      	bhi.n	8002d30 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	4613      	mov	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4413      	add	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	461a      	mov	r2, r3
 8002d0a:	231f      	movs	r3, #31
 8002d0c:	4093      	lsls	r3, r2
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	4019      	ands	r1, r3
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	6818      	ldr	r0, [r3, #0]
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	fa00 f203 	lsl.w	r2, r0, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d2e:	e063      	b.n	8002df8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b09      	cmp	r3, #9
 8002d36:	d81e      	bhi.n	8002d76 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	3b1e      	subs	r3, #30
 8002d4c:	221f      	movs	r2, #31
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	43db      	mvns	r3, r3
 8002d54:	4019      	ands	r1, r3
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	6818      	ldr	r0, [r3, #0]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	4413      	add	r3, r2
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	3b1e      	subs	r3, #30
 8002d68:	fa00 f203 	lsl.w	r2, r0, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	635a      	str	r2, [r3, #52]	; 0x34
 8002d74:	e040      	b.n	8002df8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b0e      	cmp	r3, #14
 8002d7c:	d81e      	bhi.n	8002dbc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	4413      	add	r3, r2
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	3b3c      	subs	r3, #60	; 0x3c
 8002d92:	221f      	movs	r2, #31
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	4019      	ands	r1, r3
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	6818      	ldr	r0, [r3, #0]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	3b3c      	subs	r3, #60	; 0x3c
 8002dae:	fa00 f203 	lsl.w	r2, r0, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	639a      	str	r2, [r3, #56]	; 0x38
 8002dba:	e01d      	b.n	8002df8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	4413      	add	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	3b5a      	subs	r3, #90	; 0x5a
 8002dd0:	221f      	movs	r2, #31
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	4019      	ands	r1, r3
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	6818      	ldr	r0, [r3, #0]
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	3b5a      	subs	r3, #90	; 0x5a
 8002dec:	fa00 f203 	lsl.w	r2, r0, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f040 80e5 	bne.w	8002fd2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	d91c      	bls.n	8002e4a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6999      	ldr	r1, [r3, #24]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	4413      	add	r3, r2
 8002e20:	3b1e      	subs	r3, #30
 8002e22:	2207      	movs	r2, #7
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	4019      	ands	r1, r3
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	6898      	ldr	r0, [r3, #8]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	3b1e      	subs	r3, #30
 8002e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	619a      	str	r2, [r3, #24]
 8002e48:	e019      	b.n	8002e7e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6959      	ldr	r1, [r3, #20]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4613      	mov	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	4413      	add	r3, r2
 8002e5a:	2207      	movs	r2, #7
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	4019      	ands	r1, r3
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	6898      	ldr	r0, [r3, #8]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	4413      	add	r3, r2
 8002e72:	fa00 f203 	lsl.w	r2, r0, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	695a      	ldr	r2, [r3, #20]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	08db      	lsrs	r3, r3, #3
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d84f      	bhi.n	8002f40 <HAL_ADC_ConfigChannel+0x28c>
 8002ea0:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <HAL_ADC_ConfigChannel+0x1f4>)
 8002ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea6:	bf00      	nop
 8002ea8:	08002eb9 	.word	0x08002eb9
 8002eac:	08002edb 	.word	0x08002edb
 8002eb0:	08002efd 	.word	0x08002efd
 8002eb4:	08002f1f 	.word	0x08002f1f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ebe:	4b9f      	ldr	r3, [pc, #636]	; (800313c <HAL_ADC_ConfigChannel+0x488>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	6812      	ldr	r2, [r2, #0]
 8002ec6:	0691      	lsls	r1, r2, #26
 8002ec8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ed6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ed8:	e07e      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002ee0:	4b96      	ldr	r3, [pc, #600]	; (800313c <HAL_ADC_ConfigChannel+0x488>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	6812      	ldr	r2, [r2, #0]
 8002ee8:	0691      	lsls	r1, r2, #26
 8002eea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002eec:	430a      	orrs	r2, r1
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ef8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002efa:	e06d      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002f02:	4b8e      	ldr	r3, [pc, #568]	; (800313c <HAL_ADC_ConfigChannel+0x488>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	6812      	ldr	r2, [r2, #0]
 8002f0a:	0691      	lsls	r1, r2, #26
 8002f0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f1a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f1c:	e05c      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002f24:	4b85      	ldr	r3, [pc, #532]	; (800313c <HAL_ADC_ConfigChannel+0x488>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	0691      	lsls	r1, r2, #26
 8002f2e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f30:	430a      	orrs	r2, r1
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f3c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f3e:	e04b      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	069b      	lsls	r3, r3, #26
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d107      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002f62:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	069b      	lsls	r3, r3, #26
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d107      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002f86:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f8e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	069b      	lsls	r3, r3, #26
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d107      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002faa:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	069b      	lsls	r3, r3, #26
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d10a      	bne.n	8002fd6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fce:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002fd0:	e001      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002fd2:	bf00      	nop
 8002fd4:	e000      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002fd6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d108      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x344>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d101      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x344>
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e000      	b.n	8002ffa <HAL_ADC_ConfigChannel+0x346>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f040 8131 	bne.w	8003262 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d00f      	beq.n	8003028 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2201      	movs	r2, #1
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43da      	mvns	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	400a      	ands	r2, r1
 8003022:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003026:	e049      	b.n	80030bc <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2201      	movs	r2, #1
 8003036:	409a      	lsls	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	430a      	orrs	r2, r1
 800303e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b09      	cmp	r3, #9
 8003048:	d91c      	bls.n	8003084 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6999      	ldr	r1, [r3, #24]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4613      	mov	r3, r2
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	4413      	add	r3, r2
 800305a:	3b1b      	subs	r3, #27
 800305c:	2207      	movs	r2, #7
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	4019      	ands	r1, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	6898      	ldr	r0, [r3, #8]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4613      	mov	r3, r2
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	4413      	add	r3, r2
 8003074:	3b1b      	subs	r3, #27
 8003076:	fa00 f203 	lsl.w	r2, r0, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	619a      	str	r2, [r3, #24]
 8003082:	e01b      	b.n	80030bc <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6959      	ldr	r1, [r3, #20]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	4613      	mov	r3, r2
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4413      	add	r3, r2
 8003096:	2207      	movs	r2, #7
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	43db      	mvns	r3, r3
 800309e:	4019      	ands	r1, r3
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	6898      	ldr	r0, [r3, #8]
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	4613      	mov	r3, r2
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	4413      	add	r3, r2
 80030b0:	fa00 f203 	lsl.w	r2, r0, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030c4:	d004      	beq.n	80030d0 <HAL_ADC_ConfigChannel+0x41c>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a1d      	ldr	r2, [pc, #116]	; (8003140 <HAL_ADC_ConfigChannel+0x48c>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d101      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x420>
 80030d0:	4b1c      	ldr	r3, [pc, #112]	; (8003144 <HAL_ADC_ConfigChannel+0x490>)
 80030d2:	e000      	b.n	80030d6 <HAL_ADC_ConfigChannel+0x422>
 80030d4:	4b1c      	ldr	r3, [pc, #112]	; (8003148 <HAL_ADC_ConfigChannel+0x494>)
 80030d6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b10      	cmp	r3, #16
 80030de:	d105      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80030e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d015      	beq.n	8003118 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80030f0:	2b11      	cmp	r3, #17
 80030f2:	d105      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80030f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003104:	2b12      	cmp	r3, #18
 8003106:	f040 80ac 	bne.w	8003262 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800310a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003112:	2b00      	cmp	r3, #0
 8003114:	f040 80a5 	bne.w	8003262 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003120:	d102      	bne.n	8003128 <HAL_ADC_ConfigChannel+0x474>
 8003122:	4b07      	ldr	r3, [pc, #28]	; (8003140 <HAL_ADC_ConfigChannel+0x48c>)
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	e023      	b.n	8003170 <HAL_ADC_ConfigChannel+0x4bc>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a04      	ldr	r2, [pc, #16]	; (8003140 <HAL_ADC_ConfigChannel+0x48c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d10c      	bne.n	800314c <HAL_ADC_ConfigChannel+0x498>
 8003132:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	e01a      	b.n	8003170 <HAL_ADC_ConfigChannel+0x4bc>
 800313a:	bf00      	nop
 800313c:	83fff000 	.word	0x83fff000
 8003140:	50000100 	.word	0x50000100
 8003144:	50000300 	.word	0x50000300
 8003148:	50000700 	.word	0x50000700
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a4a      	ldr	r2, [pc, #296]	; (800327c <HAL_ADC_ConfigChannel+0x5c8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d102      	bne.n	800315c <HAL_ADC_ConfigChannel+0x4a8>
 8003156:	4b4a      	ldr	r3, [pc, #296]	; (8003280 <HAL_ADC_ConfigChannel+0x5cc>)
 8003158:	60fb      	str	r3, [r7, #12]
 800315a:	e009      	b.n	8003170 <HAL_ADC_ConfigChannel+0x4bc>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a47      	ldr	r2, [pc, #284]	; (8003280 <HAL_ADC_ConfigChannel+0x5cc>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d102      	bne.n	800316c <HAL_ADC_ConfigChannel+0x4b8>
 8003166:	4b45      	ldr	r3, [pc, #276]	; (800327c <HAL_ADC_ConfigChannel+0x5c8>)
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	e001      	b.n	8003170 <HAL_ADC_ConfigChannel+0x4bc>
 800316c:	2300      	movs	r3, #0
 800316e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d108      	bne.n	8003190 <HAL_ADC_ConfigChannel+0x4dc>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b01      	cmp	r3, #1
 800318a:	d101      	bne.n	8003190 <HAL_ADC_ConfigChannel+0x4dc>
 800318c:	2301      	movs	r3, #1
 800318e:	e000      	b.n	8003192 <HAL_ADC_ConfigChannel+0x4de>
 8003190:	2300      	movs	r3, #0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d150      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003196:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003198:	2b00      	cmp	r3, #0
 800319a:	d010      	beq.n	80031be <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 0303 	and.w	r3, r3, #3
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d107      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x504>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d101      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x504>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e000      	b.n	80031ba <HAL_ADC_ConfigChannel+0x506>
 80031b8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d13c      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2b10      	cmp	r3, #16
 80031c4:	d11d      	bne.n	8003202 <HAL_ADC_ConfigChannel+0x54e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031ce:	d118      	bne.n	8003202 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80031d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80031d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031da:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031dc:	4b29      	ldr	r3, [pc, #164]	; (8003284 <HAL_ADC_ConfigChannel+0x5d0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a29      	ldr	r2, [pc, #164]	; (8003288 <HAL_ADC_ConfigChannel+0x5d4>)
 80031e2:	fba2 2303 	umull	r2, r3, r2, r3
 80031e6:	0c9a      	lsrs	r2, r3, #18
 80031e8:	4613      	mov	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031f2:	e002      	b.n	80031fa <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1f9      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003200:	e02e      	b.n	8003260 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2b11      	cmp	r3, #17
 8003208:	d10b      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x56e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003212:	d106      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003214:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800321c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800321e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003220:	e01e      	b.n	8003260 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2b12      	cmp	r3, #18
 8003228:	d11a      	bne.n	8003260 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800322a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003232:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003234:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003236:	e013      	b.n	8003260 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	f043 0220 	orr.w	r2, r3, #32
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800324a:	e00a      	b.n	8003262 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	f043 0220 	orr.w	r2, r3, #32
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800325e:	e000      	b.n	8003262 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003260:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800326a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800326e:	4618      	mov	r0, r3
 8003270:	376c      	adds	r7, #108	; 0x6c
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	50000400 	.word	0x50000400
 8003280:	50000500 	.word	0x50000500
 8003284:	20000000 	.word	0x20000000
 8003288:	431bde83 	.word	0x431bde83

0800328c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800328c:	b480      	push	{r7}
 800328e:	b099      	sub	sp, #100	; 0x64
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003296:	2300      	movs	r3, #0
 8003298:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032a4:	d102      	bne.n	80032ac <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80032a6:	4b6d      	ldr	r3, [pc, #436]	; (800345c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80032a8:	60bb      	str	r3, [r7, #8]
 80032aa:	e01a      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a6a      	ldr	r2, [pc, #424]	; (800345c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d103      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80032b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	e011      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a67      	ldr	r2, [pc, #412]	; (8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d102      	bne.n	80032ce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032c8:	4b66      	ldr	r3, [pc, #408]	; (8003464 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	e009      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a64      	ldr	r2, [pc, #400]	; (8003464 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d102      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80032d8:	4b61      	ldr	r3, [pc, #388]	; (8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	e001      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d101      	bne.n	80032ec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e0b0      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d101      	bne.n	80032fa <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80032f6:	2302      	movs	r3, #2
 80032f8:	e0a9      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	f040 808d 	bne.w	800342c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	2b00      	cmp	r3, #0
 800331c:	f040 8086 	bne.w	800342c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003328:	d004      	beq.n	8003334 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a4b      	ldr	r2, [pc, #300]	; (800345c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d101      	bne.n	8003338 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003334:	4b4c      	ldr	r3, [pc, #304]	; (8003468 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003336:	e000      	b.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003338:	4b4c      	ldr	r3, [pc, #304]	; (800346c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800333a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d040      	beq.n	80033c6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003344:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	6859      	ldr	r1, [r3, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003356:	035b      	lsls	r3, r3, #13
 8003358:	430b      	orrs	r3, r1
 800335a:	431a      	orrs	r2, r3
 800335c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800335e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	2b01      	cmp	r3, #1
 800336c:	d108      	bne.n	8003380 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003380:	2300      	movs	r3, #0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d15c      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	2b01      	cmp	r3, #1
 8003390:	d107      	bne.n	80033a2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b01      	cmp	r3, #1
 800339c:	d101      	bne.n	80033a2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800339e:	2301      	movs	r3, #1
 80033a0:	e000      	b.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80033a2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d14b      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80033a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033b0:	f023 030f 	bic.w	r3, r3, #15
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	6811      	ldr	r1, [r2, #0]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	6892      	ldr	r2, [r2, #8]
 80033bc:	430a      	orrs	r2, r1
 80033be:	431a      	orrs	r2, r3
 80033c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033c2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033c4:	e03c      	b.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033d0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d108      	bne.n	80033f2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d101      	bne.n	80033f2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80033ee:	2301      	movs	r3, #1
 80033f0:	e000      	b.n	80033f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80033f2:	2300      	movs	r3, #0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d123      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f003 0303 	and.w	r3, r3, #3
 8003400:	2b01      	cmp	r3, #1
 8003402:	d107      	bne.n	8003414 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b01      	cmp	r3, #1
 800340e:	d101      	bne.n	8003414 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003414:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003416:	2b00      	cmp	r3, #0
 8003418:	d112      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800341a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003422:	f023 030f 	bic.w	r3, r3, #15
 8003426:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003428:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800342a:	e009      	b.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	f043 0220 	orr.w	r2, r3, #32
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800343e:	e000      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003440:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800344a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800344e:	4618      	mov	r0, r3
 8003450:	3764      	adds	r7, #100	; 0x64
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	50000100 	.word	0x50000100
 8003460:	50000400 	.word	0x50000400
 8003464:	50000500 	.word	0x50000500
 8003468:	50000300 	.word	0x50000300
 800346c:	50000700 	.word	0x50000700

08003470 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003486:	2b00      	cmp	r3, #0
 8003488:	d126      	bne.n	80034d8 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d115      	bne.n	80034d0 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d111      	bne.n	80034d0 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d105      	bne.n	80034d0 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	f043 0201 	orr.w	r2, r3, #1
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f7ff f801 	bl	80024d8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80034d6:	e004      	b.n	80034e2 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
}
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b084      	sub	sp, #16
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f7fe fff7 	bl	80024ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80034fe:	bf00      	nop
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b084      	sub	sp, #16
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003512:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003524:	f043 0204 	orr.w	r2, r3, #4
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f7fe ffe7 	bl	8002500 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003532:	bf00      	nop
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d108      	bne.n	8003568 <ADC_Enable+0x2c>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <ADC_Enable+0x2c>
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <ADC_Enable+0x2e>
 8003568:	2300      	movs	r3, #0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d143      	bne.n	80035f6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	4b22      	ldr	r3, [pc, #136]	; (8003600 <ADC_Enable+0xc4>)
 8003576:	4013      	ands	r3, r2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00d      	beq.n	8003598 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	f043 0210 	orr.w	r2, r3, #16
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358c:	f043 0201 	orr.w	r2, r3, #1
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e02f      	b.n	80035f8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80035a8:	f7fe ff66 	bl	8002478 <HAL_GetTick>
 80035ac:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035ae:	e01b      	b.n	80035e8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035b0:	f7fe ff62 	bl	8002478 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d914      	bls.n	80035e8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d00d      	beq.n	80035e8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d0:	f043 0210 	orr.w	r2, r3, #16
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035dc:	f043 0201 	orr.w	r2, r3, #1
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e007      	b.n	80035f8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d1dc      	bne.n	80035b0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	8000003f 	.word	0x8000003f

08003604 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b01      	cmp	r3, #1
 800361c:	d108      	bne.n	8003630 <ADC_Disable+0x2c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b01      	cmp	r3, #1
 800362a:	d101      	bne.n	8003630 <ADC_Disable+0x2c>
 800362c:	2301      	movs	r3, #1
 800362e:	e000      	b.n	8003632 <ADC_Disable+0x2e>
 8003630:	2300      	movs	r3, #0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d047      	beq.n	80036c6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 030d 	and.w	r3, r3, #13
 8003640:	2b01      	cmp	r3, #1
 8003642:	d10f      	bne.n	8003664 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0202 	orr.w	r2, r2, #2
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2203      	movs	r2, #3
 800365a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800365c:	f7fe ff0c 	bl	8002478 <HAL_GetTick>
 8003660:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003662:	e029      	b.n	80036b8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	f043 0210 	orr.w	r2, r3, #16
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003674:	f043 0201 	orr.w	r2, r3, #1
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e023      	b.n	80036c8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003680:	f7fe fefa 	bl	8002478 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d914      	bls.n	80036b8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b01      	cmp	r3, #1
 800369a:	d10d      	bne.n	80036b8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a0:	f043 0210 	orr.w	r2, r3, #16
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ac:	f043 0201 	orr.w	r2, r3, #1
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e007      	b.n	80036c8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d0dc      	beq.n	8003680 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f003 030c 	and.w	r3, r3, #12
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 809b 	beq.w	800382c <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003700:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003704:	d12a      	bne.n	800375c <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800370a:	2b01      	cmp	r3, #1
 800370c:	d126      	bne.n	800375c <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003712:	2b01      	cmp	r3, #1
 8003714:	d122      	bne.n	800375c <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8003716:	230c      	movs	r3, #12
 8003718:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800371a:	e014      	b.n	8003746 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4a46      	ldr	r2, [pc, #280]	; (8003838 <ADC_ConversionStop+0x168>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d90d      	bls.n	8003740 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	f043 0210 	orr.w	r2, r3, #16
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003734:	f043 0201 	orr.w	r2, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e076      	b.n	800382e <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	3301      	adds	r3, #1
 8003744:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003750:	2b40      	cmp	r3, #64	; 0x40
 8003752:	d1e3      	bne.n	800371c <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2240      	movs	r2, #64	; 0x40
 800375a:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	2b60      	cmp	r3, #96	; 0x60
 8003760:	d015      	beq.n	800378e <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d10e      	bne.n	800378e <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f042 0210 	orr.w	r2, r2, #16
 800378c:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2b0c      	cmp	r3, #12
 8003792:	d015      	beq.n	80037c0 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 0308 	and.w	r3, r3, #8
 800379e:	2b08      	cmp	r3, #8
 80037a0:	d10e      	bne.n	80037c0 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d107      	bne.n	80037c0 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0220 	orr.w	r2, r2, #32
 80037be:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	2b60      	cmp	r3, #96	; 0x60
 80037c4:	d005      	beq.n	80037d2 <ADC_ConversionStop+0x102>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b6c      	cmp	r3, #108	; 0x6c
 80037ca:	d105      	bne.n	80037d8 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80037cc:	230c      	movs	r3, #12
 80037ce:	617b      	str	r3, [r7, #20]
        break;
 80037d0:	e005      	b.n	80037de <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80037d2:	2308      	movs	r3, #8
 80037d4:	617b      	str	r3, [r7, #20]
        break;
 80037d6:	e002      	b.n	80037de <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037d8:	2304      	movs	r3, #4
 80037da:	617b      	str	r3, [r7, #20]
        break;
 80037dc:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80037de:	f7fe fe4b 	bl	8002478 <HAL_GetTick>
 80037e2:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80037e4:	e01b      	b.n	800381e <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80037e6:	f7fe fe47 	bl	8002478 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b0b      	cmp	r3, #11
 80037f2:	d914      	bls.n	800381e <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00d      	beq.n	800381e <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	f043 0210 	orr.w	r2, r3, #16
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e007      	b.n	800382e <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	4013      	ands	r3, r2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1dc      	bne.n	80037e6 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	000993ff 	.word	0x000993ff

0800383c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f003 0307 	and.w	r3, r3, #7
 800384a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800384c:	4b0c      	ldr	r3, [pc, #48]	; (8003880 <__NVIC_SetPriorityGrouping+0x44>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003858:	4013      	ands	r3, r2
 800385a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800386c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800386e:	4a04      	ldr	r2, [pc, #16]	; (8003880 <__NVIC_SetPriorityGrouping+0x44>)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	60d3      	str	r3, [r2, #12]
}
 8003874:	bf00      	nop
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000ed00 	.word	0xe000ed00

08003884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003888:	4b04      	ldr	r3, [pc, #16]	; (800389c <__NVIC_GetPriorityGrouping+0x18>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	0a1b      	lsrs	r3, r3, #8
 800388e:	f003 0307 	and.w	r3, r3, #7
}
 8003892:	4618      	mov	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	db0b      	blt.n	80038ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038b2:	79fb      	ldrb	r3, [r7, #7]
 80038b4:	f003 021f 	and.w	r2, r3, #31
 80038b8:	4907      	ldr	r1, [pc, #28]	; (80038d8 <__NVIC_EnableIRQ+0x38>)
 80038ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038be:	095b      	lsrs	r3, r3, #5
 80038c0:	2001      	movs	r0, #1
 80038c2:	fa00 f202 	lsl.w	r2, r0, r2
 80038c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	e000e100 	.word	0xe000e100

080038dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	4603      	mov	r3, r0
 80038e4:	6039      	str	r1, [r7, #0]
 80038e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	db0a      	blt.n	8003906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	490c      	ldr	r1, [pc, #48]	; (8003928 <__NVIC_SetPriority+0x4c>)
 80038f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fa:	0112      	lsls	r2, r2, #4
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	440b      	add	r3, r1
 8003900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003904:	e00a      	b.n	800391c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	b2da      	uxtb	r2, r3
 800390a:	4908      	ldr	r1, [pc, #32]	; (800392c <__NVIC_SetPriority+0x50>)
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	3b04      	subs	r3, #4
 8003914:	0112      	lsls	r2, r2, #4
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	440b      	add	r3, r1
 800391a:	761a      	strb	r2, [r3, #24]
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	e000e100 	.word	0xe000e100
 800392c:	e000ed00 	.word	0xe000ed00

08003930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003930:	b480      	push	{r7}
 8003932:	b089      	sub	sp, #36	; 0x24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	f1c3 0307 	rsb	r3, r3, #7
 800394a:	2b04      	cmp	r3, #4
 800394c:	bf28      	it	cs
 800394e:	2304      	movcs	r3, #4
 8003950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	3304      	adds	r3, #4
 8003956:	2b06      	cmp	r3, #6
 8003958:	d902      	bls.n	8003960 <NVIC_EncodePriority+0x30>
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	3b03      	subs	r3, #3
 800395e:	e000      	b.n	8003962 <NVIC_EncodePriority+0x32>
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003964:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	43da      	mvns	r2, r3
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	401a      	ands	r2, r3
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003978:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	fa01 f303 	lsl.w	r3, r1, r3
 8003982:	43d9      	mvns	r1, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003988:	4313      	orrs	r3, r2
         );
}
 800398a:	4618      	mov	r0, r3
 800398c:	3724      	adds	r7, #36	; 0x24
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
	...

08003998 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800399c:	f3bf 8f4f 	dsb	sy
}
 80039a0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80039a2:	4b06      	ldr	r3, [pc, #24]	; (80039bc <__NVIC_SystemReset+0x24>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80039aa:	4904      	ldr	r1, [pc, #16]	; (80039bc <__NVIC_SystemReset+0x24>)
 80039ac:	4b04      	ldr	r3, [pc, #16]	; (80039c0 <__NVIC_SystemReset+0x28>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80039b2:	f3bf 8f4f 	dsb	sy
}
 80039b6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80039b8:	bf00      	nop
 80039ba:	e7fd      	b.n	80039b8 <__NVIC_SystemReset+0x20>
 80039bc:	e000ed00 	.word	0xe000ed00
 80039c0:	05fa0004 	.word	0x05fa0004

080039c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039d4:	d301      	bcc.n	80039da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039d6:	2301      	movs	r3, #1
 80039d8:	e00f      	b.n	80039fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039da:	4a0a      	ldr	r2, [pc, #40]	; (8003a04 <SysTick_Config+0x40>)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3b01      	subs	r3, #1
 80039e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039e2:	210f      	movs	r1, #15
 80039e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039e8:	f7ff ff78 	bl	80038dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039ec:	4b05      	ldr	r3, [pc, #20]	; (8003a04 <SysTick_Config+0x40>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039f2:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <SysTick_Config+0x40>)
 80039f4:	2207      	movs	r2, #7
 80039f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	e000e010 	.word	0xe000e010

08003a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7ff ff13 	bl	800383c <__NVIC_SetPriorityGrouping>
}
 8003a16:	bf00      	nop
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b086      	sub	sp, #24
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	4603      	mov	r3, r0
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	607a      	str	r2, [r7, #4]
 8003a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a30:	f7ff ff28 	bl	8003884 <__NVIC_GetPriorityGrouping>
 8003a34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	68b9      	ldr	r1, [r7, #8]
 8003a3a:	6978      	ldr	r0, [r7, #20]
 8003a3c:	f7ff ff78 	bl	8003930 <NVIC_EncodePriority>
 8003a40:	4602      	mov	r2, r0
 8003a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a46:	4611      	mov	r1, r2
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff ff47 	bl	80038dc <__NVIC_SetPriority>
}
 8003a4e:	bf00      	nop
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7ff ff1b 	bl	80038a0 <__NVIC_EnableIRQ>
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003a76:	f7ff ff8f 	bl	8003998 <__NVIC_SystemReset>

08003a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b082      	sub	sp, #8
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7ff ff9e 	bl	80039c4 <SysTick_Config>
 8003a88:	4603      	mov	r3, r0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b084      	sub	sp, #16
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e037      	b.n	8003b18 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003abe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003ac2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ae4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 f97a 	bl	8003df4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}  
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
 8003b2c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_DMA_Start_IT+0x20>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e04a      	b.n	8003bd6 <HAL_DMA_Start_IT+0xb6>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d13a      	bne.n	8003bc8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0201 	bic.w	r2, r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	68b9      	ldr	r1, [r7, #8]
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 f90d 	bl	8003d96 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 020e 	orr.w	r2, r2, #14
 8003b92:	601a      	str	r2, [r3, #0]
 8003b94:	e00f      	b.n	8003bb6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f042 020a 	orr.w	r2, r2, #10
 8003ba4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0204 	bic.w	r2, r2, #4
 8003bb4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f042 0201 	orr.w	r2, r2, #1
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	e005      	b.n	8003bd4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003bd4:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d008      	beq.n	8003c02 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2204      	movs	r2, #4
 8003bf4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e020      	b.n	8003c44 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 020e 	bic.w	r2, r2, #14
 8003c10:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0201 	bic.w	r2, r2, #1
 8003c20:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c30:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6c:	2204      	movs	r2, #4
 8003c6e:	409a      	lsls	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d024      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x72>
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f003 0304 	and.w	r3, r3, #4
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d01f      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0320 	and.w	r3, r3, #32
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d107      	bne.n	8003ca0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 0204 	bic.w	r2, r2, #4
 8003c9e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca8:	2104      	movs	r1, #4
 8003caa:	fa01 f202 	lsl.w	r2, r1, r2
 8003cae:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d06a      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003cc0:	e065      	b.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	409a      	lsls	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d02c      	beq.n	8003d2c <HAL_DMA_IRQHandler+0xdc>
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	f003 0302 	and.w	r3, r3, #2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d027      	beq.n	8003d2c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0320 	and.w	r3, r3, #32
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10b      	bne.n	8003d02 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 020a 	bic.w	r2, r2, #10
 8003cf8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0a:	2102      	movs	r1, #2
 8003d0c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d10:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d035      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003d2a:	e030      	b.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d30:	2208      	movs	r2, #8
 8003d32:	409a      	lsls	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4013      	ands	r3, r2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d028      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d023      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 020e 	bic.w	r2, r2, #14
 8003d54:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	2101      	movs	r1, #1
 8003d60:	fa01 f202 	lsl.w	r2, r1, r2
 8003d64:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d004      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	4798      	blx	r3
    }
  }
}  
 8003d8c:	e7ff      	b.n	8003d8e <HAL_DMA_IRQHandler+0x13e>
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b085      	sub	sp, #20
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dac:	2101      	movs	r1, #1
 8003dae:	fa01 f202 	lsl.w	r2, r1, r2
 8003db2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b10      	cmp	r3, #16
 8003dc2:	d108      	bne.n	8003dd6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003dd4:	e007      	b.n	8003de6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	60da      	str	r2, [r3, #12]
}
 8003de6:	bf00      	nop
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
	...

08003df4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	461a      	mov	r2, r3
 8003e02:	4b14      	ldr	r3, [pc, #80]	; (8003e54 <DMA_CalcBaseAndBitshift+0x60>)
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d80f      	bhi.n	8003e28 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4b12      	ldr	r3, [pc, #72]	; (8003e58 <DMA_CalcBaseAndBitshift+0x64>)
 8003e10:	4413      	add	r3, r2
 8003e12:	4a12      	ldr	r2, [pc, #72]	; (8003e5c <DMA_CalcBaseAndBitshift+0x68>)
 8003e14:	fba2 2303 	umull	r2, r3, r2, r3
 8003e18:	091b      	lsrs	r3, r3, #4
 8003e1a:	009a      	lsls	r2, r3, #2
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a0f      	ldr	r2, [pc, #60]	; (8003e60 <DMA_CalcBaseAndBitshift+0x6c>)
 8003e24:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003e26:	e00e      	b.n	8003e46 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	4b0d      	ldr	r3, [pc, #52]	; (8003e64 <DMA_CalcBaseAndBitshift+0x70>)
 8003e30:	4413      	add	r3, r2
 8003e32:	4a0a      	ldr	r2, [pc, #40]	; (8003e5c <DMA_CalcBaseAndBitshift+0x68>)
 8003e34:	fba2 2303 	umull	r2, r3, r2, r3
 8003e38:	091b      	lsrs	r3, r3, #4
 8003e3a:	009a      	lsls	r2, r3, #2
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a09      	ldr	r2, [pc, #36]	; (8003e68 <DMA_CalcBaseAndBitshift+0x74>)
 8003e44:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40020407 	.word	0x40020407
 8003e58:	bffdfff8 	.word	0xbffdfff8
 8003e5c:	cccccccd 	.word	0xcccccccd
 8003e60:	40020000 	.word	0x40020000
 8003e64:	bffdfbf8 	.word	0xbffdfbf8
 8003e68:	40020400 	.word	0x40020400

08003e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e7a:	e154      	b.n	8004126 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	2101      	movs	r1, #1
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	fa01 f303 	lsl.w	r3, r1, r3
 8003e88:	4013      	ands	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 8146 	beq.w	8004120 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d005      	beq.n	8003eac <HAL_GPIO_Init+0x40>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d130      	bne.n	8003f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	68da      	ldr	r2, [r3, #12]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	f003 0201 	and.w	r2, r3, #1
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d017      	beq.n	8003f4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	2203      	movs	r2, #3
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d123      	bne.n	8003f9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	08da      	lsrs	r2, r3, #3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3208      	adds	r2, #8
 8003f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	220f      	movs	r2, #15
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	43db      	mvns	r3, r3
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	4013      	ands	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	691a      	ldr	r2, [r3, #16]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	08da      	lsrs	r2, r3, #3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3208      	adds	r2, #8
 8003f98:	6939      	ldr	r1, [r7, #16]
 8003f9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	2203      	movs	r2, #3
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 0203 	and.w	r2, r3, #3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 80a0 	beq.w	8004120 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fe0:	4b58      	ldr	r3, [pc, #352]	; (8004144 <HAL_GPIO_Init+0x2d8>)
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	4a57      	ldr	r2, [pc, #348]	; (8004144 <HAL_GPIO_Init+0x2d8>)
 8003fe6:	f043 0301 	orr.w	r3, r3, #1
 8003fea:	6193      	str	r3, [r2, #24]
 8003fec:	4b55      	ldr	r3, [pc, #340]	; (8004144 <HAL_GPIO_Init+0x2d8>)
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ff8:	4a53      	ldr	r2, [pc, #332]	; (8004148 <HAL_GPIO_Init+0x2dc>)
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	089b      	lsrs	r3, r3, #2
 8003ffe:	3302      	adds	r3, #2
 8004000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004004:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	220f      	movs	r2, #15
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	43db      	mvns	r3, r3
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4013      	ands	r3, r2
 800401a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004022:	d019      	beq.n	8004058 <HAL_GPIO_Init+0x1ec>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a49      	ldr	r2, [pc, #292]	; (800414c <HAL_GPIO_Init+0x2e0>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d013      	beq.n	8004054 <HAL_GPIO_Init+0x1e8>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a48      	ldr	r2, [pc, #288]	; (8004150 <HAL_GPIO_Init+0x2e4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d00d      	beq.n	8004050 <HAL_GPIO_Init+0x1e4>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a47      	ldr	r2, [pc, #284]	; (8004154 <HAL_GPIO_Init+0x2e8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d007      	beq.n	800404c <HAL_GPIO_Init+0x1e0>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a46      	ldr	r2, [pc, #280]	; (8004158 <HAL_GPIO_Init+0x2ec>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d101      	bne.n	8004048 <HAL_GPIO_Init+0x1dc>
 8004044:	2304      	movs	r3, #4
 8004046:	e008      	b.n	800405a <HAL_GPIO_Init+0x1ee>
 8004048:	2305      	movs	r3, #5
 800404a:	e006      	b.n	800405a <HAL_GPIO_Init+0x1ee>
 800404c:	2303      	movs	r3, #3
 800404e:	e004      	b.n	800405a <HAL_GPIO_Init+0x1ee>
 8004050:	2302      	movs	r3, #2
 8004052:	e002      	b.n	800405a <HAL_GPIO_Init+0x1ee>
 8004054:	2301      	movs	r3, #1
 8004056:	e000      	b.n	800405a <HAL_GPIO_Init+0x1ee>
 8004058:	2300      	movs	r3, #0
 800405a:	697a      	ldr	r2, [r7, #20]
 800405c:	f002 0203 	and.w	r2, r2, #3
 8004060:	0092      	lsls	r2, r2, #2
 8004062:	4093      	lsls	r3, r2
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800406a:	4937      	ldr	r1, [pc, #220]	; (8004148 <HAL_GPIO_Init+0x2dc>)
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	089b      	lsrs	r3, r3, #2
 8004070:	3302      	adds	r3, #2
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004078:	4b38      	ldr	r3, [pc, #224]	; (800415c <HAL_GPIO_Init+0x2f0>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	43db      	mvns	r3, r3
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4013      	ands	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800409c:	4a2f      	ldr	r2, [pc, #188]	; (800415c <HAL_GPIO_Init+0x2f0>)
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a2:	4b2e      	ldr	r3, [pc, #184]	; (800415c <HAL_GPIO_Init+0x2f0>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	43db      	mvns	r3, r3
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	4013      	ands	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80040c6:	4a25      	ldr	r2, [pc, #148]	; (800415c <HAL_GPIO_Init+0x2f0>)
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040cc:	4b23      	ldr	r3, [pc, #140]	; (800415c <HAL_GPIO_Init+0x2f0>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	43db      	mvns	r3, r3
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4013      	ands	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80040f0:	4a1a      	ldr	r2, [pc, #104]	; (800415c <HAL_GPIO_Init+0x2f0>)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040f6:	4b19      	ldr	r3, [pc, #100]	; (800415c <HAL_GPIO_Init+0x2f0>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	43db      	mvns	r3, r3
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4013      	ands	r3, r2
 8004104:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	4313      	orrs	r3, r2
 8004118:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800411a:	4a10      	ldr	r2, [pc, #64]	; (800415c <HAL_GPIO_Init+0x2f0>)
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	3301      	adds	r3, #1
 8004124:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	fa22 f303 	lsr.w	r3, r2, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	f47f aea3 	bne.w	8003e7c <HAL_GPIO_Init+0x10>
  }
}
 8004136:	bf00      	nop
 8004138:	bf00      	nop
 800413a:	371c      	adds	r7, #28
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	40021000 	.word	0x40021000
 8004148:	40010000 	.word	0x40010000
 800414c:	48000400 	.word	0x48000400
 8004150:	48000800 	.word	0x48000800
 8004154:	48000c00 	.word	0x48000c00
 8004158:	48001000 	.word	0x48001000
 800415c:	40010400 	.word	0x40010400

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800417c:	e002      	b.n	8004184 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800417e:	887a      	ldrh	r2, [r7, #2]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e081      	b.n	80042a6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d106      	bne.n	80041bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7fd fc56 	bl	8001a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2224      	movs	r2, #36	; 0x24
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0201 	bic.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d107      	bne.n	800420a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689a      	ldr	r2, [r3, #8]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004206:	609a      	str	r2, [r3, #8]
 8004208:	e006      	b.n	8004218 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004216:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	2b02      	cmp	r3, #2
 800421e:	d104      	bne.n	800422a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004228:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004238:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800423c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800424c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691a      	ldr	r2, [r3, #16]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	430a      	orrs	r2, r1
 8004266:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	69d9      	ldr	r1, [r3, #28]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a1a      	ldr	r2, [r3, #32]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 0201 	orr.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b088      	sub	sp, #32
 80042b4:	af02      	add	r7, sp, #8
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	4608      	mov	r0, r1
 80042ba:	4611      	mov	r1, r2
 80042bc:	461a      	mov	r2, r3
 80042be:	4603      	mov	r3, r0
 80042c0:	817b      	strh	r3, [r7, #10]
 80042c2:	460b      	mov	r3, r1
 80042c4:	813b      	strh	r3, [r7, #8]
 80042c6:	4613      	mov	r3, r2
 80042c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b20      	cmp	r3, #32
 80042d4:	f040 80f9 	bne.w	80044ca <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d002      	beq.n	80042e4 <HAL_I2C_Mem_Write+0x34>
 80042de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d105      	bne.n	80042f0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ea:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0ed      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <HAL_I2C_Mem_Write+0x4e>
 80042fa:	2302      	movs	r3, #2
 80042fc:	e0e6      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004306:	f7fe f8b7 	bl	8002478 <HAL_GetTick>
 800430a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	2319      	movs	r3, #25
 8004312:	2201      	movs	r2, #1
 8004314:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f000 f955 	bl	80045c8 <I2C_WaitOnFlagUntilTimeout>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e0d1      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2221      	movs	r2, #33	; 0x21
 800432c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2240      	movs	r2, #64	; 0x40
 8004334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6a3a      	ldr	r2, [r7, #32]
 8004342:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004348:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004350:	88f8      	ldrh	r0, [r7, #6]
 8004352:	893a      	ldrh	r2, [r7, #8]
 8004354:	8979      	ldrh	r1, [r7, #10]
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	9301      	str	r3, [sp, #4]
 800435a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	4603      	mov	r3, r0
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f8b9 	bl	80044d8 <I2C_RequestMemoryWrite>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e0a9      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437c:	b29b      	uxth	r3, r3
 800437e:	2bff      	cmp	r3, #255	; 0xff
 8004380:	d90e      	bls.n	80043a0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	22ff      	movs	r2, #255	; 0xff
 8004386:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800438c:	b2da      	uxtb	r2, r3
 800438e:	8979      	ldrh	r1, [r7, #10]
 8004390:	2300      	movs	r3, #0
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 facf 	bl	800493c <I2C_TransferConfig>
 800439e:	e00f      	b.n	80043c0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	8979      	ldrh	r1, [r7, #10]
 80043b2:	2300      	movs	r3, #0
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 fabe 	bl	800493c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f000 f94e 	bl	8004666 <I2C_WaitOnTXISFlagUntilTimeout>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e07b      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	781a      	ldrb	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	3b01      	subs	r3, #1
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d034      	beq.n	8004478 <HAL_I2C_Mem_Write+0x1c8>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004412:	2b00      	cmp	r3, #0
 8004414:	d130      	bne.n	8004478 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441c:	2200      	movs	r2, #0
 800441e:	2180      	movs	r1, #128	; 0x80
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f8d1 	bl	80045c8 <I2C_WaitOnFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e04d      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29b      	uxth	r3, r3
 8004436:	2bff      	cmp	r3, #255	; 0xff
 8004438:	d90e      	bls.n	8004458 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	22ff      	movs	r2, #255	; 0xff
 800443e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004444:	b2da      	uxtb	r2, r3
 8004446:	8979      	ldrh	r1, [r7, #10]
 8004448:	2300      	movs	r3, #0
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 fa73 	bl	800493c <I2C_TransferConfig>
 8004456:	e00f      	b.n	8004478 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800445c:	b29a      	uxth	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004466:	b2da      	uxtb	r2, r3
 8004468:	8979      	ldrh	r1, [r7, #10]
 800446a:	2300      	movs	r3, #0
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fa62 	bl	800493c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d19e      	bne.n	80043c0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 f934 	bl	80046f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e01a      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2220      	movs	r2, #32
 800449c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6859      	ldr	r1, [r3, #4]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4b0a      	ldr	r3, [pc, #40]	; (80044d4 <HAL_I2C_Mem_Write+0x224>)
 80044aa:	400b      	ands	r3, r1
 80044ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	e000      	b.n	80044cc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80044ca:	2302      	movs	r3, #2
  }
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3718      	adds	r7, #24
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	fe00e800 	.word	0xfe00e800

080044d8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af02      	add	r7, sp, #8
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	4608      	mov	r0, r1
 80044e2:	4611      	mov	r1, r2
 80044e4:	461a      	mov	r2, r3
 80044e6:	4603      	mov	r3, r0
 80044e8:	817b      	strh	r3, [r7, #10]
 80044ea:	460b      	mov	r3, r1
 80044ec:	813b      	strh	r3, [r7, #8]
 80044ee:	4613      	mov	r3, r2
 80044f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044f2:	88fb      	ldrh	r3, [r7, #6]
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	8979      	ldrh	r1, [r7, #10]
 80044f8:	4b20      	ldr	r3, [pc, #128]	; (800457c <I2C_RequestMemoryWrite+0xa4>)
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 fa1b 	bl	800493c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	69b9      	ldr	r1, [r7, #24]
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f000 f8ab 	bl	8004666 <I2C_WaitOnTXISFlagUntilTimeout>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e02c      	b.n	8004574 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800451a:	88fb      	ldrh	r3, [r7, #6]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d105      	bne.n	800452c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004520:	893b      	ldrh	r3, [r7, #8]
 8004522:	b2da      	uxtb	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	629a      	str	r2, [r3, #40]	; 0x28
 800452a:	e015      	b.n	8004558 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800452c:	893b      	ldrh	r3, [r7, #8]
 800452e:	0a1b      	lsrs	r3, r3, #8
 8004530:	b29b      	uxth	r3, r3
 8004532:	b2da      	uxtb	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	69b9      	ldr	r1, [r7, #24]
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f891 	bl	8004666 <I2C_WaitOnTXISFlagUntilTimeout>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e012      	b.n	8004574 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800454e:	893b      	ldrh	r3, [r7, #8]
 8004550:	b2da      	uxtb	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	2200      	movs	r2, #0
 8004560:	2180      	movs	r1, #128	; 0x80
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f000 f830 	bl	80045c8 <I2C_WaitOnFlagUntilTimeout>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d001      	beq.n	8004572 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e000      	b.n	8004574 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	80002000 	.word	0x80002000

08004580 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b02      	cmp	r3, #2
 8004594:	d103      	bne.n	800459e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2200      	movs	r2, #0
 800459c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d007      	beq.n	80045bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	699a      	ldr	r2, [r3, #24]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	619a      	str	r2, [r3, #24]
  }
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	603b      	str	r3, [r7, #0]
 80045d4:	4613      	mov	r3, r2
 80045d6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d8:	e031      	b.n	800463e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045e0:	d02d      	beq.n	800463e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045e2:	f7fd ff49 	bl	8002478 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d302      	bcc.n	80045f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d122      	bne.n	800463e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699a      	ldr	r2, [r3, #24]
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	4013      	ands	r3, r2
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	429a      	cmp	r2, r3
 8004606:	bf0c      	ite	eq
 8004608:	2301      	moveq	r3, #1
 800460a:	2300      	movne	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	461a      	mov	r2, r3
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	429a      	cmp	r2, r3
 8004614:	d113      	bne.n	800463e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461a:	f043 0220 	orr.w	r2, r3, #32
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2220      	movs	r2, #32
 8004626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e00f      	b.n	800465e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	699a      	ldr	r2, [r3, #24]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	4013      	ands	r3, r2
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	429a      	cmp	r2, r3
 800464c:	bf0c      	ite	eq
 800464e:	2301      	moveq	r3, #1
 8004650:	2300      	movne	r3, #0
 8004652:	b2db      	uxtb	r3, r3
 8004654:	461a      	mov	r2, r3
 8004656:	79fb      	ldrb	r3, [r7, #7]
 8004658:	429a      	cmp	r2, r3
 800465a:	d0be      	beq.n	80045da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b084      	sub	sp, #16
 800466a:	af00      	add	r7, sp, #0
 800466c:	60f8      	str	r0, [r7, #12]
 800466e:	60b9      	str	r1, [r7, #8]
 8004670:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004672:	e033      	b.n	80046dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	68b9      	ldr	r1, [r7, #8]
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 f87f 	bl	800477c <I2C_IsErrorOccurred>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e031      	b.n	80046ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800468e:	d025      	beq.n	80046dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004690:	f7fd fef2 	bl	8002478 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	68ba      	ldr	r2, [r7, #8]
 800469c:	429a      	cmp	r2, r3
 800469e:	d302      	bcc.n	80046a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d11a      	bne.n	80046dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d013      	beq.n	80046dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b8:	f043 0220 	orr.w	r2, r3, #32
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e007      	b.n	80046ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d1c4      	bne.n	8004674 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004700:	e02f      	b.n	8004762 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	68b9      	ldr	r1, [r7, #8]
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f000 f838 	bl	800477c <I2C_IsErrorOccurred>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d001      	beq.n	8004716 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e02d      	b.n	8004772 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004716:	f7fd feaf 	bl	8002478 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	d302      	bcc.n	800472c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d11a      	bne.n	8004762 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	f003 0320 	and.w	r3, r3, #32
 8004736:	2b20      	cmp	r3, #32
 8004738:	d013      	beq.n	8004762 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473e:	f043 0220 	orr.w	r2, r3, #32
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2220      	movs	r2, #32
 800474a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e007      	b.n	8004772 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	f003 0320 	and.w	r3, r3, #32
 800476c:	2b20      	cmp	r3, #32
 800476e:	d1c8      	bne.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08a      	sub	sp, #40	; 0x28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004788:	2300      	movs	r3, #0
 800478a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004796:	2300      	movs	r3, #0
 8004798:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	f003 0310 	and.w	r3, r3, #16
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d068      	beq.n	800487a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2210      	movs	r2, #16
 80047ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047b0:	e049      	b.n	8004846 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047b8:	d045      	beq.n	8004846 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047ba:	f7fd fe5d 	bl	8002478 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d302      	bcc.n	80047d0 <I2C_IsErrorOccurred+0x54>
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d13a      	bne.n	8004846 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047f2:	d121      	bne.n	8004838 <I2C_IsErrorOccurred+0xbc>
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047fa:	d01d      	beq.n	8004838 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80047fc:	7cfb      	ldrb	r3, [r7, #19]
 80047fe:	2b20      	cmp	r3, #32
 8004800:	d01a      	beq.n	8004838 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004810:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004812:	f7fd fe31 	bl	8002478 <HAL_GetTick>
 8004816:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004818:	e00e      	b.n	8004838 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800481a:	f7fd fe2d 	bl	8002478 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b19      	cmp	r3, #25
 8004826:	d907      	bls.n	8004838 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004828:	6a3b      	ldr	r3, [r7, #32]
 800482a:	f043 0320 	orr.w	r3, r3, #32
 800482e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004836:	e006      	b.n	8004846 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b20      	cmp	r3, #32
 8004844:	d1e9      	bne.n	800481a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	f003 0320 	and.w	r3, r3, #32
 8004850:	2b20      	cmp	r3, #32
 8004852:	d003      	beq.n	800485c <I2C_IsErrorOccurred+0xe0>
 8004854:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0aa      	beq.n	80047b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800485c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004860:	2b00      	cmp	r3, #0
 8004862:	d103      	bne.n	800486c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2220      	movs	r2, #32
 800486a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	f043 0304 	orr.w	r3, r3, #4
 8004872:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00b      	beq.n	80048a4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	f043 0301 	orr.w	r3, r3, #1
 8004892:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f44f 7280 	mov.w	r2, #256	; 0x100
 800489c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	f043 0308 	orr.w	r3, r3, #8
 80048b4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048be:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00b      	beq.n	80048e8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80048d0:	6a3b      	ldr	r3, [r7, #32]
 80048d2:	f043 0302 	orr.w	r3, r3, #2
 80048d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80048e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d01c      	beq.n	800492a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f7ff fe45 	bl	8004580 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6859      	ldr	r1, [r3, #4]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	4b0d      	ldr	r3, [pc, #52]	; (8004938 <I2C_IsErrorOccurred+0x1bc>)
 8004902:	400b      	ands	r3, r1
 8004904:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	431a      	orrs	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800492a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800492e:	4618      	mov	r0, r3
 8004930:	3728      	adds	r7, #40	; 0x28
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	fe00e800 	.word	0xfe00e800

0800493c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800493c:	b480      	push	{r7}
 800493e:	b087      	sub	sp, #28
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	607b      	str	r3, [r7, #4]
 8004946:	460b      	mov	r3, r1
 8004948:	817b      	strh	r3, [r7, #10]
 800494a:	4613      	mov	r3, r2
 800494c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800494e:	897b      	ldrh	r3, [r7, #10]
 8004950:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004954:	7a7b      	ldrb	r3, [r7, #9]
 8004956:	041b      	lsls	r3, r3, #16
 8004958:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800495c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004962:	6a3b      	ldr	r3, [r7, #32]
 8004964:	4313      	orrs	r3, r2
 8004966:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800496a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	0d5b      	lsrs	r3, r3, #21
 8004976:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800497a:	4b08      	ldr	r3, [pc, #32]	; (800499c <I2C_TransferConfig+0x60>)
 800497c:	430b      	orrs	r3, r1
 800497e:	43db      	mvns	r3, r3
 8004980:	ea02 0103 	and.w	r1, r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800498e:	bf00      	nop
 8004990:	371c      	adds	r7, #28
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	03ff63ff 	.word	0x03ff63ff

080049a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b20      	cmp	r3, #32
 80049b4:	d138      	bne.n	8004a28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049c0:	2302      	movs	r3, #2
 80049c2:	e032      	b.n	8004a2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2224      	movs	r2, #36	; 0x24
 80049d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0201 	bic.w	r2, r2, #1
 80049e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6819      	ldr	r1, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0201 	orr.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2220      	movs	r2, #32
 8004a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	e000      	b.n	8004a2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a28:	2302      	movs	r3, #2
  }
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b085      	sub	sp, #20
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
 8004a3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b20      	cmp	r3, #32
 8004a4a:	d139      	bne.n	8004ac0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d101      	bne.n	8004a5a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e033      	b.n	8004ac2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2224      	movs	r2, #36	; 0x24
 8004a66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0201 	bic.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a88:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f042 0201 	orr.w	r2, r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004abc:	2300      	movs	r3, #0
 8004abe:	e000      	b.n	8004ac2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ac0:	2302      	movs	r3, #2
  }
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
	...

08004ad0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	1d3b      	adds	r3, r7, #4
 8004ada:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004adc:	1d3b      	adds	r3, r7, #4
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d102      	bne.n	8004aea <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	f000 bef4 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aea:	1d3b      	adds	r3, r7, #4
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 816a 	beq.w	8004dce <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004afa:	4bb3      	ldr	r3, [pc, #716]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f003 030c 	and.w	r3, r3, #12
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d00c      	beq.n	8004b20 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b06:	4bb0      	ldr	r3, [pc, #704]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f003 030c 	and.w	r3, r3, #12
 8004b0e:	2b08      	cmp	r3, #8
 8004b10:	d159      	bne.n	8004bc6 <HAL_RCC_OscConfig+0xf6>
 8004b12:	4bad      	ldr	r3, [pc, #692]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b1e:	d152      	bne.n	8004bc6 <HAL_RCC_OscConfig+0xf6>
 8004b20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b24:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b28:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004b2c:	fa93 f3a3 	rbit	r3, r3
 8004b30:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004b34:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b38:	fab3 f383 	clz	r3, r3
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	095b      	lsrs	r3, r3, #5
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	f043 0301 	orr.w	r3, r3, #1
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d102      	bne.n	8004b52 <HAL_RCC_OscConfig+0x82>
 8004b4c:	4b9e      	ldr	r3, [pc, #632]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	e015      	b.n	8004b7e <HAL_RCC_OscConfig+0xae>
 8004b52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b56:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004b5e:	fa93 f3a3 	rbit	r3, r3
 8004b62:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b6a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004b6e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004b72:	fa93 f3a3 	rbit	r3, r3
 8004b76:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004b7a:	4b93      	ldr	r3, [pc, #588]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b82:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004b86:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004b8a:	fa92 f2a2 	rbit	r2, r2
 8004b8e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004b92:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004b96:	fab2 f282 	clz	r2, r2
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	f042 0220 	orr.w	r2, r2, #32
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	f002 021f 	and.w	r2, r2, #31
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bac:	4013      	ands	r3, r2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	f000 810c 	beq.w	8004dcc <HAL_RCC_OscConfig+0x2fc>
 8004bb4:	1d3b      	adds	r3, r7, #4
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f040 8106 	bne.w	8004dcc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	f000 be86 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bc6:	1d3b      	adds	r3, r7, #4
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bd0:	d106      	bne.n	8004be0 <HAL_RCC_OscConfig+0x110>
 8004bd2:	4b7d      	ldr	r3, [pc, #500]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a7c      	ldr	r2, [pc, #496]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	e030      	b.n	8004c42 <HAL_RCC_OscConfig+0x172>
 8004be0:	1d3b      	adds	r3, r7, #4
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10c      	bne.n	8004c04 <HAL_RCC_OscConfig+0x134>
 8004bea:	4b77      	ldr	r3, [pc, #476]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a76      	ldr	r2, [pc, #472]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004bf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	4b74      	ldr	r3, [pc, #464]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a73      	ldr	r2, [pc, #460]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004bfc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c00:	6013      	str	r3, [r2, #0]
 8004c02:	e01e      	b.n	8004c42 <HAL_RCC_OscConfig+0x172>
 8004c04:	1d3b      	adds	r3, r7, #4
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c0e:	d10c      	bne.n	8004c2a <HAL_RCC_OscConfig+0x15a>
 8004c10:	4b6d      	ldr	r3, [pc, #436]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a6c      	ldr	r2, [pc, #432]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	4b6a      	ldr	r3, [pc, #424]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a69      	ldr	r2, [pc, #420]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	e00b      	b.n	8004c42 <HAL_RCC_OscConfig+0x172>
 8004c2a:	4b67      	ldr	r3, [pc, #412]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a66      	ldr	r2, [pc, #408]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	4b64      	ldr	r3, [pc, #400]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a63      	ldr	r2, [pc, #396]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c40:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c42:	4b61      	ldr	r3, [pc, #388]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c46:	f023 020f 	bic.w	r2, r3, #15
 8004c4a:	1d3b      	adds	r3, r7, #4
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	495d      	ldr	r1, [pc, #372]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c56:	1d3b      	adds	r3, r7, #4
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d059      	beq.n	8004d14 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c60:	f7fd fc0a 	bl	8002478 <HAL_GetTick>
 8004c64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c68:	e00a      	b.n	8004c80 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c6a:	f7fd fc05 	bl	8002478 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d902      	bls.n	8004c80 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	f000 be29 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>
 8004c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c84:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004c94:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c98:	fab3 f383 	clz	r3, r3
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	095b      	lsrs	r3, r3, #5
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d102      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x1e2>
 8004cac:	4b46      	ldr	r3, [pc, #280]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	e015      	b.n	8004cde <HAL_RCC_OscConfig+0x20e>
 8004cb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cb6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cba:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004cbe:	fa93 f3a3 	rbit	r3, r3
 8004cc2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cca:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004cce:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004cd2:	fa93 f3a3 	rbit	r3, r3
 8004cd6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004cda:	4b3b      	ldr	r3, [pc, #236]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004ce2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004ce6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004cea:	fa92 f2a2 	rbit	r2, r2
 8004cee:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004cf2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004cf6:	fab2 f282 	clz	r2, r2
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	f042 0220 	orr.w	r2, r2, #32
 8004d00:	b2d2      	uxtb	r2, r2
 8004d02:	f002 021f 	and.w	r2, r2, #31
 8004d06:	2101      	movs	r1, #1
 8004d08:	fa01 f202 	lsl.w	r2, r1, r2
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0ab      	beq.n	8004c6a <HAL_RCC_OscConfig+0x19a>
 8004d12:	e05c      	b.n	8004dce <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d14:	f7fd fbb0 	bl	8002478 <HAL_GetTick>
 8004d18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d1c:	e00a      	b.n	8004d34 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d1e:	f7fd fbab 	bl	8002478 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	2b64      	cmp	r3, #100	; 0x64
 8004d2c:	d902      	bls.n	8004d34 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	f000 bdcf 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>
 8004d34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d38:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004d40:	fa93 f3a3 	rbit	r3, r3
 8004d44:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004d48:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d4c:	fab3 f383 	clz	r3, r3
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	095b      	lsrs	r3, r3, #5
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d102      	bne.n	8004d66 <HAL_RCC_OscConfig+0x296>
 8004d60:	4b19      	ldr	r3, [pc, #100]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	e015      	b.n	8004d92 <HAL_RCC_OscConfig+0x2c2>
 8004d66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d6a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004d72:	fa93 f3a3 	rbit	r3, r3
 8004d76:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d7e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004d82:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004d86:	fa93 f3a3 	rbit	r3, r3
 8004d8a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004d8e:	4b0e      	ldr	r3, [pc, #56]	; (8004dc8 <HAL_RCC_OscConfig+0x2f8>)
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d96:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004d9a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004d9e:	fa92 f2a2 	rbit	r2, r2
 8004da2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004da6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004daa:	fab2 f282 	clz	r2, r2
 8004dae:	b2d2      	uxtb	r2, r2
 8004db0:	f042 0220 	orr.w	r2, r2, #32
 8004db4:	b2d2      	uxtb	r2, r2
 8004db6:	f002 021f 	and.w	r2, r2, #31
 8004dba:	2101      	movs	r1, #1
 8004dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1ab      	bne.n	8004d1e <HAL_RCC_OscConfig+0x24e>
 8004dc6:	e002      	b.n	8004dce <HAL_RCC_OscConfig+0x2fe>
 8004dc8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dce:	1d3b      	adds	r3, r7, #4
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 816f 	beq.w	80050bc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004dde:	4bd0      	ldr	r3, [pc, #832]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 030c 	and.w	r3, r3, #12
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00b      	beq.n	8004e02 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004dea:	4bcd      	ldr	r3, [pc, #820]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f003 030c 	and.w	r3, r3, #12
 8004df2:	2b08      	cmp	r3, #8
 8004df4:	d16c      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x400>
 8004df6:	4bca      	ldr	r3, [pc, #808]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d166      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x400>
 8004e02:	2302      	movs	r3, #2
 8004e04:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e08:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004e0c:	fa93 f3a3 	rbit	r3, r3
 8004e10:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004e14:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e18:	fab3 f383 	clz	r3, r3
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	095b      	lsrs	r3, r3, #5
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	f043 0301 	orr.w	r3, r3, #1
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d102      	bne.n	8004e32 <HAL_RCC_OscConfig+0x362>
 8004e2c:	4bbc      	ldr	r3, [pc, #752]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	e013      	b.n	8004e5a <HAL_RCC_OscConfig+0x38a>
 8004e32:	2302      	movs	r3, #2
 8004e34:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e38:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004e3c:	fa93 f3a3 	rbit	r3, r3
 8004e40:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004e44:	2302      	movs	r3, #2
 8004e46:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004e4a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004e4e:	fa93 f3a3 	rbit	r3, r3
 8004e52:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004e56:	4bb2      	ldr	r3, [pc, #712]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004e60:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004e64:	fa92 f2a2 	rbit	r2, r2
 8004e68:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004e6c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004e70:	fab2 f282 	clz	r2, r2
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	f042 0220 	orr.w	r2, r2, #32
 8004e7a:	b2d2      	uxtb	r2, r2
 8004e7c:	f002 021f 	and.w	r2, r2, #31
 8004e80:	2101      	movs	r1, #1
 8004e82:	fa01 f202 	lsl.w	r2, r1, r2
 8004e86:	4013      	ands	r3, r2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d007      	beq.n	8004e9c <HAL_RCC_OscConfig+0x3cc>
 8004e8c:	1d3b      	adds	r3, r7, #4
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d002      	beq.n	8004e9c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	f000 bd1b 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e9c:	4ba0      	ldr	r3, [pc, #640]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ea4:	1d3b      	adds	r3, r7, #4
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	21f8      	movs	r1, #248	; 0xf8
 8004eac:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004eb4:	fa91 f1a1 	rbit	r1, r1
 8004eb8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004ebc:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004ec0:	fab1 f181 	clz	r1, r1
 8004ec4:	b2c9      	uxtb	r1, r1
 8004ec6:	408b      	lsls	r3, r1
 8004ec8:	4995      	ldr	r1, [pc, #596]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ece:	e0f5      	b.n	80050bc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ed0:	1d3b      	adds	r3, r7, #4
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 8085 	beq.w	8004fe6 <HAL_RCC_OscConfig+0x516>
 8004edc:	2301      	movs	r3, #1
 8004ede:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004ee6:	fa93 f3a3 	rbit	r3, r3
 8004eea:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004eee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ef2:	fab3 f383 	clz	r3, r3
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004efc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	461a      	mov	r2, r3
 8004f04:	2301      	movs	r3, #1
 8004f06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f08:	f7fd fab6 	bl	8002478 <HAL_GetTick>
 8004f0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f10:	e00a      	b.n	8004f28 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f12:	f7fd fab1 	bl	8002478 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d902      	bls.n	8004f28 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	f000 bcd5 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004f32:	fa93 f3a3 	rbit	r3, r3
 8004f36:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004f3a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f3e:	fab3 f383 	clz	r3, r3
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	095b      	lsrs	r3, r3, #5
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d102      	bne.n	8004f58 <HAL_RCC_OscConfig+0x488>
 8004f52:	4b73      	ldr	r3, [pc, #460]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	e013      	b.n	8004f80 <HAL_RCC_OscConfig+0x4b0>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f5e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004f62:	fa93 f3a3 	rbit	r3, r3
 8004f66:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004f70:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004f74:	fa93 f3a3 	rbit	r3, r3
 8004f78:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004f7c:	4b68      	ldr	r3, [pc, #416]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	2202      	movs	r2, #2
 8004f82:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004f86:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004f8a:	fa92 f2a2 	rbit	r2, r2
 8004f8e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004f92:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004f96:	fab2 f282 	clz	r2, r2
 8004f9a:	b2d2      	uxtb	r2, r2
 8004f9c:	f042 0220 	orr.w	r2, r2, #32
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	f002 021f 	and.w	r2, r2, #31
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8004fac:	4013      	ands	r3, r2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0af      	beq.n	8004f12 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fb2:	4b5b      	ldr	r3, [pc, #364]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fba:	1d3b      	adds	r3, r7, #4
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	21f8      	movs	r1, #248	; 0xf8
 8004fc2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004fca:	fa91 f1a1 	rbit	r1, r1
 8004fce:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004fd2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004fd6:	fab1 f181 	clz	r1, r1
 8004fda:	b2c9      	uxtb	r1, r1
 8004fdc:	408b      	lsls	r3, r1
 8004fde:	4950      	ldr	r1, [pc, #320]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	600b      	str	r3, [r1, #0]
 8004fe4:	e06a      	b.n	80050bc <HAL_RCC_OscConfig+0x5ec>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fec:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004ff0:	fa93 f3a3 	rbit	r3, r3
 8004ff4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004ff8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ffc:	fab3 f383 	clz	r3, r3
 8005000:	b2db      	uxtb	r3, r3
 8005002:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005006:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	461a      	mov	r2, r3
 800500e:	2300      	movs	r3, #0
 8005010:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005012:	f7fd fa31 	bl	8002478 <HAL_GetTick>
 8005016:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800501a:	e00a      	b.n	8005032 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800501c:	f7fd fa2c 	bl	8002478 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d902      	bls.n	8005032 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	f000 bc50 	b.w	80058d2 <HAL_RCC_OscConfig+0xe02>
 8005032:	2302      	movs	r3, #2
 8005034:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005038:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800503c:	fa93 f3a3 	rbit	r3, r3
 8005040:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005044:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005048:	fab3 f383 	clz	r3, r3
 800504c:	b2db      	uxtb	r3, r3
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	b2db      	uxtb	r3, r3
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b01      	cmp	r3, #1
 800505a:	d102      	bne.n	8005062 <HAL_RCC_OscConfig+0x592>
 800505c:	4b30      	ldr	r3, [pc, #192]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	e013      	b.n	800508a <HAL_RCC_OscConfig+0x5ba>
 8005062:	2302      	movs	r3, #2
 8005064:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005068:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800506c:	fa93 f3a3 	rbit	r3, r3
 8005070:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005074:	2302      	movs	r3, #2
 8005076:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800507a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800507e:	fa93 f3a3 	rbit	r3, r3
 8005082:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005086:	4b26      	ldr	r3, [pc, #152]	; (8005120 <HAL_RCC_OscConfig+0x650>)
 8005088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508a:	2202      	movs	r2, #2
 800508c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005090:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005094:	fa92 f2a2 	rbit	r2, r2
 8005098:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800509c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80050a0:	fab2 f282 	clz	r2, r2
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	f042 0220 	orr.w	r2, r2, #32
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	f002 021f 	and.w	r2, r2, #31
 80050b0:	2101      	movs	r1, #1
 80050b2:	fa01 f202 	lsl.w	r2, r1, r2
 80050b6:	4013      	ands	r3, r2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1af      	bne.n	800501c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050bc:	1d3b      	adds	r3, r7, #4
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 80da 	beq.w	8005280 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050cc:	1d3b      	adds	r3, r7, #4
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d069      	beq.n	80051aa <HAL_RCC_OscConfig+0x6da>
 80050d6:	2301      	movs	r3, #1
 80050d8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80050e0:	fa93 f3a3 	rbit	r3, r3
 80050e4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80050e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050ec:	fab3 f383 	clz	r3, r3
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	461a      	mov	r2, r3
 80050f4:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <HAL_RCC_OscConfig+0x654>)
 80050f6:	4413      	add	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	461a      	mov	r2, r3
 80050fc:	2301      	movs	r3, #1
 80050fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005100:	f7fd f9ba 	bl	8002478 <HAL_GetTick>
 8005104:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005108:	e00e      	b.n	8005128 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800510a:	f7fd f9b5 	bl	8002478 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d906      	bls.n	8005128 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e3d9      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 800511e:	bf00      	nop
 8005120:	40021000 	.word	0x40021000
 8005124:	10908120 	.word	0x10908120
 8005128:	2302      	movs	r3, #2
 800512a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005132:	fa93 f3a3 	rbit	r3, r3
 8005136:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800513a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800513e:	2202      	movs	r2, #2
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	fa93 f2a3 	rbit	r2, r3
 800514c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005156:	2202      	movs	r2, #2
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	fa93 f2a3 	rbit	r2, r3
 8005164:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005168:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800516a:	4ba5      	ldr	r3, [pc, #660]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800516c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800516e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005172:	2102      	movs	r1, #2
 8005174:	6019      	str	r1, [r3, #0]
 8005176:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	fa93 f1a3 	rbit	r1, r3
 8005180:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005184:	6019      	str	r1, [r3, #0]
  return result;
 8005186:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	fab3 f383 	clz	r3, r3
 8005190:	b2db      	uxtb	r3, r3
 8005192:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f003 031f 	and.w	r3, r3, #31
 800519c:	2101      	movs	r1, #1
 800519e:	fa01 f303 	lsl.w	r3, r1, r3
 80051a2:	4013      	ands	r3, r2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0b0      	beq.n	800510a <HAL_RCC_OscConfig+0x63a>
 80051a8:	e06a      	b.n	8005280 <HAL_RCC_OscConfig+0x7b0>
 80051aa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80051ae:	2201      	movs	r2, #1
 80051b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	fa93 f2a3 	rbit	r2, r3
 80051bc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80051c0:	601a      	str	r2, [r3, #0]
  return result;
 80051c2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80051c6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051c8:	fab3 f383 	clz	r3, r3
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	461a      	mov	r2, r3
 80051d0:	4b8c      	ldr	r3, [pc, #560]	; (8005404 <HAL_RCC_OscConfig+0x934>)
 80051d2:	4413      	add	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	461a      	mov	r2, r3
 80051d8:	2300      	movs	r3, #0
 80051da:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051dc:	f7fd f94c 	bl	8002478 <HAL_GetTick>
 80051e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051e4:	e009      	b.n	80051fa <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051e6:	f7fd f947 	bl	8002478 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e36b      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 80051fa:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80051fe:	2202      	movs	r2, #2
 8005200:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005202:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	fa93 f2a3 	rbit	r2, r3
 800520c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005216:	2202      	movs	r2, #2
 8005218:	601a      	str	r2, [r3, #0]
 800521a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	fa93 f2a3 	rbit	r2, r3
 8005224:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800522e:	2202      	movs	r2, #2
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	fa93 f2a3 	rbit	r2, r3
 800523c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005240:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005242:	4b6f      	ldr	r3, [pc, #444]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005246:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800524a:	2102      	movs	r1, #2
 800524c:	6019      	str	r1, [r3, #0]
 800524e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	fa93 f1a3 	rbit	r1, r3
 8005258:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800525c:	6019      	str	r1, [r3, #0]
  return result;
 800525e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	fab3 f383 	clz	r3, r3
 8005268:	b2db      	uxtb	r3, r3
 800526a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800526e:	b2db      	uxtb	r3, r3
 8005270:	f003 031f 	and.w	r3, r3, #31
 8005274:	2101      	movs	r1, #1
 8005276:	fa01 f303 	lsl.w	r3, r1, r3
 800527a:	4013      	ands	r3, r2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1b2      	bne.n	80051e6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005280:	1d3b      	adds	r3, r7, #4
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 8158 	beq.w	8005540 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005290:	2300      	movs	r3, #0
 8005292:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005296:	4b5a      	ldr	r3, [pc, #360]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005298:	69db      	ldr	r3, [r3, #28]
 800529a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d112      	bne.n	80052c8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a2:	4b57      	ldr	r3, [pc, #348]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	4a56      	ldr	r2, [pc, #344]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 80052a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052ac:	61d3      	str	r3, [r2, #28]
 80052ae:	4b54      	ldr	r3, [pc, #336]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80052b6:	f107 0308 	add.w	r3, r7, #8
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	f107 0308 	add.w	r3, r7, #8
 80052c0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c8:	4b4f      	ldr	r3, [pc, #316]	; (8005408 <HAL_RCC_OscConfig+0x938>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d11a      	bne.n	800530a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d4:	4b4c      	ldr	r3, [pc, #304]	; (8005408 <HAL_RCC_OscConfig+0x938>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a4b      	ldr	r2, [pc, #300]	; (8005408 <HAL_RCC_OscConfig+0x938>)
 80052da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052de:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052e0:	f7fd f8ca 	bl	8002478 <HAL_GetTick>
 80052e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e8:	e009      	b.n	80052fe <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ea:	f7fd f8c5 	bl	8002478 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	2b64      	cmp	r3, #100	; 0x64
 80052f8:	d901      	bls.n	80052fe <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e2e9      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052fe:	4b42      	ldr	r3, [pc, #264]	; (8005408 <HAL_RCC_OscConfig+0x938>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d0ef      	beq.n	80052ea <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800530a:	1d3b      	adds	r3, r7, #4
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d106      	bne.n	8005322 <HAL_RCC_OscConfig+0x852>
 8005314:	4b3a      	ldr	r3, [pc, #232]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	4a39      	ldr	r2, [pc, #228]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800531a:	f043 0301 	orr.w	r3, r3, #1
 800531e:	6213      	str	r3, [r2, #32]
 8005320:	e02f      	b.n	8005382 <HAL_RCC_OscConfig+0x8b2>
 8005322:	1d3b      	adds	r3, r7, #4
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10c      	bne.n	8005346 <HAL_RCC_OscConfig+0x876>
 800532c:	4b34      	ldr	r3, [pc, #208]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	4a33      	ldr	r2, [pc, #204]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005332:	f023 0301 	bic.w	r3, r3, #1
 8005336:	6213      	str	r3, [r2, #32]
 8005338:	4b31      	ldr	r3, [pc, #196]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	4a30      	ldr	r2, [pc, #192]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800533e:	f023 0304 	bic.w	r3, r3, #4
 8005342:	6213      	str	r3, [r2, #32]
 8005344:	e01d      	b.n	8005382 <HAL_RCC_OscConfig+0x8b2>
 8005346:	1d3b      	adds	r3, r7, #4
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	2b05      	cmp	r3, #5
 800534e:	d10c      	bne.n	800536a <HAL_RCC_OscConfig+0x89a>
 8005350:	4b2b      	ldr	r3, [pc, #172]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	4a2a      	ldr	r2, [pc, #168]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005356:	f043 0304 	orr.w	r3, r3, #4
 800535a:	6213      	str	r3, [r2, #32]
 800535c:	4b28      	ldr	r3, [pc, #160]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	4a27      	ldr	r2, [pc, #156]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005362:	f043 0301 	orr.w	r3, r3, #1
 8005366:	6213      	str	r3, [r2, #32]
 8005368:	e00b      	b.n	8005382 <HAL_RCC_OscConfig+0x8b2>
 800536a:	4b25      	ldr	r3, [pc, #148]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	4a24      	ldr	r2, [pc, #144]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005370:	f023 0301 	bic.w	r3, r3, #1
 8005374:	6213      	str	r3, [r2, #32]
 8005376:	4b22      	ldr	r3, [pc, #136]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	4a21      	ldr	r2, [pc, #132]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 800537c:	f023 0304 	bic.w	r3, r3, #4
 8005380:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005382:	1d3b      	adds	r3, r7, #4
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d06b      	beq.n	8005464 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800538c:	f7fd f874 	bl	8002478 <HAL_GetTick>
 8005390:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005394:	e00b      	b.n	80053ae <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005396:	f7fd f86f 	bl	8002478 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e291      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 80053ae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80053b2:	2202      	movs	r2, #2
 80053b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	fa93 f2a3 	rbit	r2, r3
 80053c0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80053ca:	2202      	movs	r2, #2
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	fa93 f2a3 	rbit	r2, r3
 80053d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80053dc:	601a      	str	r2, [r3, #0]
  return result;
 80053de:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80053e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053e4:	fab3 f383 	clz	r3, r3
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	095b      	lsrs	r3, r3, #5
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	f043 0302 	orr.w	r3, r3, #2
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d109      	bne.n	800540c <HAL_RCC_OscConfig+0x93c>
 80053f8:	4b01      	ldr	r3, [pc, #4]	; (8005400 <HAL_RCC_OscConfig+0x930>)
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	e014      	b.n	8005428 <HAL_RCC_OscConfig+0x958>
 80053fe:	bf00      	nop
 8005400:	40021000 	.word	0x40021000
 8005404:	10908120 	.word	0x10908120
 8005408:	40007000 	.word	0x40007000
 800540c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005410:	2202      	movs	r2, #2
 8005412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005414:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	fa93 f2a3 	rbit	r2, r3
 800541e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005422:	601a      	str	r2, [r3, #0]
 8005424:	4bbb      	ldr	r3, [pc, #748]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800542c:	2102      	movs	r1, #2
 800542e:	6011      	str	r1, [r2, #0]
 8005430:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005434:	6812      	ldr	r2, [r2, #0]
 8005436:	fa92 f1a2 	rbit	r1, r2
 800543a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800543e:	6011      	str	r1, [r2, #0]
  return result;
 8005440:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005444:	6812      	ldr	r2, [r2, #0]
 8005446:	fab2 f282 	clz	r2, r2
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	f002 021f 	and.w	r2, r2, #31
 8005456:	2101      	movs	r1, #1
 8005458:	fa01 f202 	lsl.w	r2, r1, r2
 800545c:	4013      	ands	r3, r2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d099      	beq.n	8005396 <HAL_RCC_OscConfig+0x8c6>
 8005462:	e063      	b.n	800552c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005464:	f7fd f808 	bl	8002478 <HAL_GetTick>
 8005468:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800546c:	e00b      	b.n	8005486 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800546e:	f7fd f803 	bl	8002478 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	f241 3288 	movw	r2, #5000	; 0x1388
 800547e:	4293      	cmp	r3, r2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e225      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 8005486:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800548a:	2202      	movs	r2, #2
 800548c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800548e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	fa93 f2a3 	rbit	r2, r3
 8005498:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80054a2:	2202      	movs	r2, #2
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	fa93 f2a3 	rbit	r2, r3
 80054b0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80054b4:	601a      	str	r2, [r3, #0]
  return result;
 80054b6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80054ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054bc:	fab3 f383 	clz	r3, r3
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	095b      	lsrs	r3, r3, #5
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	f043 0302 	orr.w	r3, r3, #2
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d102      	bne.n	80054d6 <HAL_RCC_OscConfig+0xa06>
 80054d0:	4b90      	ldr	r3, [pc, #576]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	e00d      	b.n	80054f2 <HAL_RCC_OscConfig+0xa22>
 80054d6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80054da:	2202      	movs	r2, #2
 80054dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054de:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	fa93 f2a3 	rbit	r2, r3
 80054e8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	4b89      	ldr	r3, [pc, #548]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 80054f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80054f6:	2102      	movs	r1, #2
 80054f8:	6011      	str	r1, [r2, #0]
 80054fa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	fa92 f1a2 	rbit	r1, r2
 8005504:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005508:	6011      	str	r1, [r2, #0]
  return result;
 800550a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	fab2 f282 	clz	r2, r2
 8005514:	b2d2      	uxtb	r2, r2
 8005516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	f002 021f 	and.w	r2, r2, #31
 8005520:	2101      	movs	r1, #1
 8005522:	fa01 f202 	lsl.w	r2, r1, r2
 8005526:	4013      	ands	r3, r2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1a0      	bne.n	800546e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800552c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005530:	2b01      	cmp	r3, #1
 8005532:	d105      	bne.n	8005540 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005534:	4b77      	ldr	r3, [pc, #476]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 8005536:	69db      	ldr	r3, [r3, #28]
 8005538:	4a76      	ldr	r2, [pc, #472]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 800553a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800553e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005540:	1d3b      	adds	r3, r7, #4
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 81c2 	beq.w	80058d0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800554c:	4b71      	ldr	r3, [pc, #452]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 030c 	and.w	r3, r3, #12
 8005554:	2b08      	cmp	r3, #8
 8005556:	f000 819c 	beq.w	8005892 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800555a:	1d3b      	adds	r3, r7, #4
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	69db      	ldr	r3, [r3, #28]
 8005560:	2b02      	cmp	r3, #2
 8005562:	f040 8114 	bne.w	800578e <HAL_RCC_OscConfig+0xcbe>
 8005566:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800556a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800556e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005570:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	fa93 f2a3 	rbit	r2, r3
 800557a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800557e:	601a      	str	r2, [r3, #0]
  return result;
 8005580:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005584:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005586:	fab3 f383 	clz	r3, r3
 800558a:	b2db      	uxtb	r3, r3
 800558c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005590:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	461a      	mov	r2, r3
 8005598:	2300      	movs	r3, #0
 800559a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800559c:	f7fc ff6c 	bl	8002478 <HAL_GetTick>
 80055a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055a4:	e009      	b.n	80055ba <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055a6:	f7fc ff67 	bl	8002478 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d901      	bls.n	80055ba <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e18b      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 80055ba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80055be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	fa93 f2a3 	rbit	r2, r3
 80055ce:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80055d2:	601a      	str	r2, [r3, #0]
  return result;
 80055d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80055d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055da:	fab3 f383 	clz	r3, r3
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	095b      	lsrs	r3, r3, #5
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d102      	bne.n	80055f4 <HAL_RCC_OscConfig+0xb24>
 80055ee:	4b49      	ldr	r3, [pc, #292]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	e01b      	b.n	800562c <HAL_RCC_OscConfig+0xb5c>
 80055f4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80055f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	fa93 f2a3 	rbit	r2, r3
 8005608:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005612:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005616:	601a      	str	r2, [r3, #0]
 8005618:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	fa93 f2a3 	rbit	r2, r3
 8005622:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	4b3a      	ldr	r3, [pc, #232]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 800562a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005630:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005634:	6011      	str	r1, [r2, #0]
 8005636:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800563a:	6812      	ldr	r2, [r2, #0]
 800563c:	fa92 f1a2 	rbit	r1, r2
 8005640:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005644:	6011      	str	r1, [r2, #0]
  return result;
 8005646:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800564a:	6812      	ldr	r2, [r2, #0]
 800564c:	fab2 f282 	clz	r2, r2
 8005650:	b2d2      	uxtb	r2, r2
 8005652:	f042 0220 	orr.w	r2, r2, #32
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	f002 021f 	and.w	r2, r2, #31
 800565c:	2101      	movs	r1, #1
 800565e:	fa01 f202 	lsl.w	r2, r1, r2
 8005662:	4013      	ands	r3, r2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d19e      	bne.n	80055a6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005668:	4b2a      	ldr	r3, [pc, #168]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005670:	1d3b      	adds	r3, r7, #4
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005676:	1d3b      	adds	r3, r7, #4
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	430b      	orrs	r3, r1
 800567e:	4925      	ldr	r1, [pc, #148]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 8005680:	4313      	orrs	r3, r2
 8005682:	604b      	str	r3, [r1, #4]
 8005684:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005688:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800568c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800568e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	fa93 f2a3 	rbit	r2, r3
 8005698:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800569c:	601a      	str	r2, [r3, #0]
  return result;
 800569e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80056a2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056a4:	fab3 f383 	clz	r3, r3
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80056ae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	461a      	mov	r2, r3
 80056b6:	2301      	movs	r3, #1
 80056b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ba:	f7fc fedd 	bl	8002478 <HAL_GetTick>
 80056be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056c2:	e009      	b.n	80056d8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056c4:	f7fc fed8 	bl	8002478 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e0fc      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 80056d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80056dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	fa93 f2a3 	rbit	r2, r3
 80056ec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80056f0:	601a      	str	r2, [r3, #0]
  return result;
 80056f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80056f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056f8:	fab3 f383 	clz	r3, r3
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	095b      	lsrs	r3, r3, #5
 8005700:	b2db      	uxtb	r3, r3
 8005702:	f043 0301 	orr.w	r3, r3, #1
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b01      	cmp	r3, #1
 800570a:	d105      	bne.n	8005718 <HAL_RCC_OscConfig+0xc48>
 800570c:	4b01      	ldr	r3, [pc, #4]	; (8005714 <HAL_RCC_OscConfig+0xc44>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	e01e      	b.n	8005750 <HAL_RCC_OscConfig+0xc80>
 8005712:	bf00      	nop
 8005714:	40021000 	.word	0x40021000
 8005718:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800571c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005722:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	fa93 f2a3 	rbit	r2, r3
 800572c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005736:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800573a:	601a      	str	r2, [r3, #0]
 800573c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	fa93 f2a3 	rbit	r2, r3
 8005746:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	4b63      	ldr	r3, [pc, #396]	; (80058dc <HAL_RCC_OscConfig+0xe0c>)
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005754:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005758:	6011      	str	r1, [r2, #0]
 800575a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800575e:	6812      	ldr	r2, [r2, #0]
 8005760:	fa92 f1a2 	rbit	r1, r2
 8005764:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005768:	6011      	str	r1, [r2, #0]
  return result;
 800576a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800576e:	6812      	ldr	r2, [r2, #0]
 8005770:	fab2 f282 	clz	r2, r2
 8005774:	b2d2      	uxtb	r2, r2
 8005776:	f042 0220 	orr.w	r2, r2, #32
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	f002 021f 	and.w	r2, r2, #31
 8005780:	2101      	movs	r1, #1
 8005782:	fa01 f202 	lsl.w	r2, r1, r2
 8005786:	4013      	ands	r3, r2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d09b      	beq.n	80056c4 <HAL_RCC_OscConfig+0xbf4>
 800578c:	e0a0      	b.n	80058d0 <HAL_RCC_OscConfig+0xe00>
 800578e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005792:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005796:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005798:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	fa93 f2a3 	rbit	r2, r3
 80057a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80057a6:	601a      	str	r2, [r3, #0]
  return result;
 80057a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80057ac:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ae:	fab3 f383 	clz	r3, r3
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80057b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	461a      	mov	r2, r3
 80057c0:	2300      	movs	r3, #0
 80057c2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c4:	f7fc fe58 	bl	8002478 <HAL_GetTick>
 80057c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057cc:	e009      	b.n	80057e2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ce:	f7fc fe53 	bl	8002478 <HAL_GetTick>
 80057d2:	4602      	mov	r2, r0
 80057d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e077      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
 80057e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	fa93 f2a3 	rbit	r2, r3
 80057f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057fa:	601a      	str	r2, [r3, #0]
  return result;
 80057fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005800:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005802:	fab3 f383 	clz	r3, r3
 8005806:	b2db      	uxtb	r3, r3
 8005808:	095b      	lsrs	r3, r3, #5
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f043 0301 	orr.w	r3, r3, #1
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b01      	cmp	r3, #1
 8005814:	d102      	bne.n	800581c <HAL_RCC_OscConfig+0xd4c>
 8005816:	4b31      	ldr	r3, [pc, #196]	; (80058dc <HAL_RCC_OscConfig+0xe0c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	e01b      	b.n	8005854 <HAL_RCC_OscConfig+0xd84>
 800581c:	f107 0320 	add.w	r3, r7, #32
 8005820:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005824:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005826:	f107 0320 	add.w	r3, r7, #32
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	fa93 f2a3 	rbit	r2, r3
 8005830:	f107 031c 	add.w	r3, r7, #28
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	f107 0318 	add.w	r3, r7, #24
 800583a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	f107 0318 	add.w	r3, r7, #24
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	fa93 f2a3 	rbit	r2, r3
 800584a:	f107 0314 	add.w	r3, r7, #20
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	4b22      	ldr	r3, [pc, #136]	; (80058dc <HAL_RCC_OscConfig+0xe0c>)
 8005852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005854:	f107 0210 	add.w	r2, r7, #16
 8005858:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800585c:	6011      	str	r1, [r2, #0]
 800585e:	f107 0210 	add.w	r2, r7, #16
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	fa92 f1a2 	rbit	r1, r2
 8005868:	f107 020c 	add.w	r2, r7, #12
 800586c:	6011      	str	r1, [r2, #0]
  return result;
 800586e:	f107 020c 	add.w	r2, r7, #12
 8005872:	6812      	ldr	r2, [r2, #0]
 8005874:	fab2 f282 	clz	r2, r2
 8005878:	b2d2      	uxtb	r2, r2
 800587a:	f042 0220 	orr.w	r2, r2, #32
 800587e:	b2d2      	uxtb	r2, r2
 8005880:	f002 021f 	and.w	r2, r2, #31
 8005884:	2101      	movs	r1, #1
 8005886:	fa01 f202 	lsl.w	r2, r1, r2
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d19e      	bne.n	80057ce <HAL_RCC_OscConfig+0xcfe>
 8005890:	e01e      	b.n	80058d0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005892:	1d3b      	adds	r3, r7, #4
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69db      	ldr	r3, [r3, #28]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e018      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80058a0:	4b0e      	ldr	r3, [pc, #56]	; (80058dc <HAL_RCC_OscConfig+0xe0c>)
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80058a8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80058ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80058b0:	1d3b      	adds	r3, r7, #4
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d108      	bne.n	80058cc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80058ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80058be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80058c2:	1d3b      	adds	r3, r7, #4
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d001      	beq.n	80058d0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e000      	b.n	80058d2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	40021000 	.word	0x40021000

080058e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b09e      	sub	sp, #120	; 0x78
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80058ea:	2300      	movs	r3, #0
 80058ec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e162      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058f8:	4b90      	ldr	r3, [pc, #576]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d910      	bls.n	8005928 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005906:	4b8d      	ldr	r3, [pc, #564]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f023 0207 	bic.w	r2, r3, #7
 800590e:	498b      	ldr	r1, [pc, #556]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	4313      	orrs	r3, r2
 8005914:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005916:	4b89      	ldr	r3, [pc, #548]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0307 	and.w	r3, r3, #7
 800591e:	683a      	ldr	r2, [r7, #0]
 8005920:	429a      	cmp	r2, r3
 8005922:	d001      	beq.n	8005928 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e14a      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	2b00      	cmp	r3, #0
 8005932:	d008      	beq.n	8005946 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005934:	4b82      	ldr	r3, [pc, #520]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	497f      	ldr	r1, [pc, #508]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005942:	4313      	orrs	r3, r2
 8005944:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 80dc 	beq.w	8005b0c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d13c      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xf6>
 800595c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005960:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005962:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005964:	fa93 f3a3 	rbit	r3, r3
 8005968:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800596a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800596c:	fab3 f383 	clz	r3, r3
 8005970:	b2db      	uxtb	r3, r3
 8005972:	095b      	lsrs	r3, r3, #5
 8005974:	b2db      	uxtb	r3, r3
 8005976:	f043 0301 	orr.w	r3, r3, #1
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b01      	cmp	r3, #1
 800597e:	d102      	bne.n	8005986 <HAL_RCC_ClockConfig+0xa6>
 8005980:	4b6f      	ldr	r3, [pc, #444]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	e00f      	b.n	80059a6 <HAL_RCC_ClockConfig+0xc6>
 8005986:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800598a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800598c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800598e:	fa93 f3a3 	rbit	r3, r3
 8005992:	667b      	str	r3, [r7, #100]	; 0x64
 8005994:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005998:	663b      	str	r3, [r7, #96]	; 0x60
 800599a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800599c:	fa93 f3a3 	rbit	r3, r3
 80059a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059a2:	4b67      	ldr	r3, [pc, #412]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80059aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80059ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80059ae:	fa92 f2a2 	rbit	r2, r2
 80059b2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80059b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80059b6:	fab2 f282 	clz	r2, r2
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	f042 0220 	orr.w	r2, r2, #32
 80059c0:	b2d2      	uxtb	r2, r2
 80059c2:	f002 021f 	and.w	r2, r2, #31
 80059c6:	2101      	movs	r1, #1
 80059c8:	fa01 f202 	lsl.w	r2, r1, r2
 80059cc:	4013      	ands	r3, r2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d17b      	bne.n	8005aca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e0f3      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	2b02      	cmp	r3, #2
 80059dc:	d13c      	bne.n	8005a58 <HAL_RCC_ClockConfig+0x178>
 80059de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80059e2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059e6:	fa93 f3a3 	rbit	r3, r3
 80059ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80059ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059ee:	fab3 f383 	clz	r3, r3
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	095b      	lsrs	r3, r3, #5
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	f043 0301 	orr.w	r3, r3, #1
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d102      	bne.n	8005a08 <HAL_RCC_ClockConfig+0x128>
 8005a02:	4b4f      	ldr	r3, [pc, #316]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	e00f      	b.n	8005a28 <HAL_RCC_ClockConfig+0x148>
 8005a08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a10:	fa93 f3a3 	rbit	r3, r3
 8005a14:	647b      	str	r3, [r7, #68]	; 0x44
 8005a16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a1a:	643b      	str	r3, [r7, #64]	; 0x40
 8005a1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a1e:	fa93 f3a3 	rbit	r3, r3
 8005a22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a24:	4b46      	ldr	r3, [pc, #280]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a2c:	63ba      	str	r2, [r7, #56]	; 0x38
 8005a2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a30:	fa92 f2a2 	rbit	r2, r2
 8005a34:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005a36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a38:	fab2 f282 	clz	r2, r2
 8005a3c:	b2d2      	uxtb	r2, r2
 8005a3e:	f042 0220 	orr.w	r2, r2, #32
 8005a42:	b2d2      	uxtb	r2, r2
 8005a44:	f002 021f 	and.w	r2, r2, #31
 8005a48:	2101      	movs	r1, #1
 8005a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a4e:	4013      	ands	r3, r2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d13a      	bne.n	8005aca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e0b2      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5e:	fa93 f3a3 	rbit	r3, r3
 8005a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a66:	fab3 f383 	clz	r3, r3
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	095b      	lsrs	r3, r3, #5
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	f043 0301 	orr.w	r3, r3, #1
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d102      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x1a0>
 8005a7a:	4b31      	ldr	r3, [pc, #196]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	e00d      	b.n	8005a9c <HAL_RCC_ClockConfig+0x1bc>
 8005a80:	2302      	movs	r3, #2
 8005a82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a86:	fa93 f3a3 	rbit	r3, r3
 8005a8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	623b      	str	r3, [r7, #32]
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	fa93 f3a3 	rbit	r3, r3
 8005a96:	61fb      	str	r3, [r7, #28]
 8005a98:	4b29      	ldr	r3, [pc, #164]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	61ba      	str	r2, [r7, #24]
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	fa92 f2a2 	rbit	r2, r2
 8005aa6:	617a      	str	r2, [r7, #20]
  return result;
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	fab2 f282 	clz	r2, r2
 8005aae:	b2d2      	uxtb	r2, r2
 8005ab0:	f042 0220 	orr.w	r2, r2, #32
 8005ab4:	b2d2      	uxtb	r2, r2
 8005ab6:	f002 021f 	and.w	r2, r2, #31
 8005aba:	2101      	movs	r1, #1
 8005abc:	fa01 f202 	lsl.w	r2, r1, r2
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e079      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005aca:	4b1d      	ldr	r3, [pc, #116]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f023 0203 	bic.w	r2, r3, #3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	491a      	ldr	r1, [pc, #104]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005adc:	f7fc fccc 	bl	8002478 <HAL_GetTick>
 8005ae0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ae2:	e00a      	b.n	8005afa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ae4:	f7fc fcc8 	bl	8002478 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e061      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005afa:	4b11      	ldr	r3, [pc, #68]	; (8005b40 <HAL_RCC_ClockConfig+0x260>)
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f003 020c 	and.w	r2, r3, #12
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d1eb      	bne.n	8005ae4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b0c:	4b0b      	ldr	r3, [pc, #44]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0307 	and.w	r3, r3, #7
 8005b14:	683a      	ldr	r2, [r7, #0]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d214      	bcs.n	8005b44 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b1a:	4b08      	ldr	r3, [pc, #32]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f023 0207 	bic.w	r2, r3, #7
 8005b22:	4906      	ldr	r1, [pc, #24]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b2a:	4b04      	ldr	r3, [pc, #16]	; (8005b3c <HAL_RCC_ClockConfig+0x25c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0307 	and.w	r3, r3, #7
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d005      	beq.n	8005b44 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e040      	b.n	8005bbe <HAL_RCC_ClockConfig+0x2de>
 8005b3c:	40022000 	.word	0x40022000
 8005b40:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0304 	and.w	r3, r3, #4
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d008      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b50:	4b1d      	ldr	r3, [pc, #116]	; (8005bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	491a      	ldr	r1, [pc, #104]	; (8005bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0308 	and.w	r3, r3, #8
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d009      	beq.n	8005b82 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b6e:	4b16      	ldr	r3, [pc, #88]	; (8005bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	00db      	lsls	r3, r3, #3
 8005b7c:	4912      	ldr	r1, [pc, #72]	; (8005bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005b82:	f000 f829 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005b86:	4601      	mov	r1, r0
 8005b88:	4b0f      	ldr	r3, [pc, #60]	; (8005bc8 <HAL_RCC_ClockConfig+0x2e8>)
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b90:	22f0      	movs	r2, #240	; 0xf0
 8005b92:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	fa92 f2a2 	rbit	r2, r2
 8005b9a:	60fa      	str	r2, [r7, #12]
  return result;
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	fab2 f282 	clz	r2, r2
 8005ba2:	b2d2      	uxtb	r2, r2
 8005ba4:	40d3      	lsrs	r3, r2
 8005ba6:	4a09      	ldr	r2, [pc, #36]	; (8005bcc <HAL_RCC_ClockConfig+0x2ec>)
 8005ba8:	5cd3      	ldrb	r3, [r2, r3]
 8005baa:	fa21 f303 	lsr.w	r3, r1, r3
 8005bae:	4a08      	ldr	r2, [pc, #32]	; (8005bd0 <HAL_RCC_ClockConfig+0x2f0>)
 8005bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005bb2:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <HAL_RCC_ClockConfig+0x2f4>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fc fc1a 	bl	80023f0 <HAL_InitTick>
  
  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3778      	adds	r7, #120	; 0x78
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	0800bb08 	.word	0x0800bb08
 8005bd0:	20000000 	.word	0x20000000
 8005bd4:	20000004 	.word	0x20000004

08005bd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b08b      	sub	sp, #44	; 0x2c
 8005bdc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bde:	2300      	movs	r3, #0
 8005be0:	61fb      	str	r3, [r7, #28]
 8005be2:	2300      	movs	r3, #0
 8005be4:	61bb      	str	r3, [r7, #24]
 8005be6:	2300      	movs	r3, #0
 8005be8:	627b      	str	r3, [r7, #36]	; 0x24
 8005bea:	2300      	movs	r3, #0
 8005bec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005bf2:	4b29      	ldr	r3, [pc, #164]	; (8005c98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	f003 030c 	and.w	r3, r3, #12
 8005bfe:	2b04      	cmp	r3, #4
 8005c00:	d002      	beq.n	8005c08 <HAL_RCC_GetSysClockFreq+0x30>
 8005c02:	2b08      	cmp	r3, #8
 8005c04:	d003      	beq.n	8005c0e <HAL_RCC_GetSysClockFreq+0x36>
 8005c06:	e03c      	b.n	8005c82 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c08:	4b24      	ldr	r3, [pc, #144]	; (8005c9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005c0a:	623b      	str	r3, [r7, #32]
      break;
 8005c0c:	e03c      	b.n	8005c88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005c14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005c18:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	fa92 f2a2 	rbit	r2, r2
 8005c20:	607a      	str	r2, [r7, #4]
  return result;
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	fab2 f282 	clz	r2, r2
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	40d3      	lsrs	r3, r2
 8005c2c:	4a1c      	ldr	r2, [pc, #112]	; (8005ca0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005c2e:	5cd3      	ldrb	r3, [r2, r3]
 8005c30:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005c32:	4b19      	ldr	r3, [pc, #100]	; (8005c98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c36:	f003 030f 	and.w	r3, r3, #15
 8005c3a:	220f      	movs	r2, #15
 8005c3c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	fa92 f2a2 	rbit	r2, r2
 8005c44:	60fa      	str	r2, [r7, #12]
  return result;
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	fab2 f282 	clz	r2, r2
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	40d3      	lsrs	r3, r2
 8005c50:	4a14      	ldr	r2, [pc, #80]	; (8005ca4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005c52:	5cd3      	ldrb	r3, [r2, r3]
 8005c54:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d008      	beq.n	8005c72 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005c60:	4a0e      	ldr	r2, [pc, #56]	; (8005c9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	fb02 f303 	mul.w	r3, r2, r3
 8005c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c70:	e004      	b.n	8005c7c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	4a0c      	ldr	r2, [pc, #48]	; (8005ca8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005c76:	fb02 f303 	mul.w	r3, r2, r3
 8005c7a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7e:	623b      	str	r3, [r7, #32]
      break;
 8005c80:	e002      	b.n	8005c88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c82:	4b0a      	ldr	r3, [pc, #40]	; (8005cac <HAL_RCC_GetSysClockFreq+0xd4>)
 8005c84:	623b      	str	r3, [r7, #32]
      break;
 8005c86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c88:	6a3b      	ldr	r3, [r7, #32]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	372c      	adds	r7, #44	; 0x2c
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	00f42400 	.word	0x00f42400
 8005ca0:	0800bb20 	.word	0x0800bb20
 8005ca4:	0800bb30 	.word	0x0800bb30
 8005ca8:	003d0900 	.word	0x003d0900
 8005cac:	007a1200 	.word	0x007a1200

08005cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cb4:	4b03      	ldr	r3, [pc, #12]	; (8005cc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	20000000 	.word	0x20000000

08005cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005cce:	f7ff ffef 	bl	8005cb0 <HAL_RCC_GetHCLKFreq>
 8005cd2:	4601      	mov	r1, r0
 8005cd4:	4b0b      	ldr	r3, [pc, #44]	; (8005d04 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cdc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005ce0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	fa92 f2a2 	rbit	r2, r2
 8005ce8:	603a      	str	r2, [r7, #0]
  return result;
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	fab2 f282 	clz	r2, r2
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	40d3      	lsrs	r3, r2
 8005cf4:	4a04      	ldr	r2, [pc, #16]	; (8005d08 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005cf6:	5cd3      	ldrb	r3, [r2, r3]
 8005cf8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3708      	adds	r7, #8
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	40021000 	.word	0x40021000
 8005d08:	0800bb18 	.word	0x0800bb18

08005d0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005d12:	f7ff ffcd 	bl	8005cb0 <HAL_RCC_GetHCLKFreq>
 8005d16:	4601      	mov	r1, r0
 8005d18:	4b0b      	ldr	r3, [pc, #44]	; (8005d48 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005d20:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005d24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	fa92 f2a2 	rbit	r2, r2
 8005d2c:	603a      	str	r2, [r7, #0]
  return result;
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	fab2 f282 	clz	r2, r2
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	40d3      	lsrs	r3, r2
 8005d38:	4a04      	ldr	r2, [pc, #16]	; (8005d4c <HAL_RCC_GetPCLK2Freq+0x40>)
 8005d3a:	5cd3      	ldrb	r3, [r2, r3]
 8005d3c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005d40:	4618      	mov	r0, r3
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	40021000 	.word	0x40021000
 8005d4c:	0800bb18 	.word	0x0800bb18

08005d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b092      	sub	sp, #72	; 0x48
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005d60:	2300      	movs	r3, #0
 8005d62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f000 80d4 	beq.w	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d74:	4b4e      	ldr	r3, [pc, #312]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10e      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d80:	4b4b      	ldr	r3, [pc, #300]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	4a4a      	ldr	r2, [pc, #296]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d8a:	61d3      	str	r3, [r2, #28]
 8005d8c:	4b48      	ldr	r3, [pc, #288]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d94:	60bb      	str	r3, [r7, #8]
 8005d96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d9e:	4b45      	ldr	r3, [pc, #276]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d118      	bne.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005daa:	4b42      	ldr	r3, [pc, #264]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a41      	ldr	r2, [pc, #260]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005db4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005db6:	f7fc fb5f 	bl	8002478 <HAL_GetTick>
 8005dba:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dbc:	e008      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dbe:	f7fc fb5b 	bl	8002478 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b64      	cmp	r3, #100	; 0x64
 8005dca:	d901      	bls.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e169      	b.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dd0:	4b38      	ldr	r3, [pc, #224]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d0f0      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ddc:	4b34      	ldr	r3, [pc, #208]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 8084 	beq.w	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005df6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d07c      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dfc:	4b2c      	ldr	r3, [pc, #176]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e0e:	fa93 f3a3 	rbit	r3, r3
 8005e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e16:	fab3 f383 	clz	r3, r3
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	4b26      	ldr	r3, [pc, #152]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005e20:	4413      	add	r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	461a      	mov	r2, r3
 8005e26:	2301      	movs	r3, #1
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e32:	fa93 f3a3 	rbit	r3, r3
 8005e36:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e3a:	fab3 f383 	clz	r3, r3
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	461a      	mov	r2, r3
 8005e42:	4b1d      	ldr	r3, [pc, #116]	; (8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005e44:	4413      	add	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	461a      	mov	r2, r3
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005e4e:	4a18      	ldr	r2, [pc, #96]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e52:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d04b      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e5e:	f7fc fb0b 	bl	8002478 <HAL_GetTick>
 8005e62:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e64:	e00a      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e66:	f7fc fb07 	bl	8002478 <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d901      	bls.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e113      	b.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e82:	fa93 f3a3 	rbit	r3, r3
 8005e86:	627b      	str	r3, [r7, #36]	; 0x24
 8005e88:	2302      	movs	r3, #2
 8005e8a:	623b      	str	r3, [r7, #32]
 8005e8c:	6a3b      	ldr	r3, [r7, #32]
 8005e8e:	fa93 f3a3 	rbit	r3, r3
 8005e92:	61fb      	str	r3, [r7, #28]
  return result;
 8005e94:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e96:	fab3 f383 	clz	r3, r3
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	f043 0302 	orr.w	r3, r3, #2
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d108      	bne.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005eaa:	4b01      	ldr	r3, [pc, #4]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	e00d      	b.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	40007000 	.word	0x40007000
 8005eb8:	10908100 	.word	0x10908100
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	fa93 f3a3 	rbit	r3, r3
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	4b78      	ldr	r3, [pc, #480]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ecc:	2202      	movs	r2, #2
 8005ece:	613a      	str	r2, [r7, #16]
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	fa92 f2a2 	rbit	r2, r2
 8005ed6:	60fa      	str	r2, [r7, #12]
  return result;
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	fab2 f282 	clz	r2, r2
 8005ede:	b2d2      	uxtb	r2, r2
 8005ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ee4:	b2d2      	uxtb	r2, r2
 8005ee6:	f002 021f 	and.w	r2, r2, #31
 8005eea:	2101      	movs	r1, #1
 8005eec:	fa01 f202 	lsl.w	r2, r1, r2
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0b7      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ef6:	4b6d      	ldr	r3, [pc, #436]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	496a      	ldr	r1, [pc, #424]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f04:	4313      	orrs	r3, r2
 8005f06:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f08:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d105      	bne.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f10:	4b66      	ldr	r3, [pc, #408]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f12:	69db      	ldr	r3, [r3, #28]
 8005f14:	4a65      	ldr	r2, [pc, #404]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f1a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f28:	4b60      	ldr	r3, [pc, #384]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2c:	f023 0203 	bic.w	r2, r3, #3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	495d      	ldr	r1, [pc, #372]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d008      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f46:	4b59      	ldr	r3, [pc, #356]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	4956      	ldr	r1, [pc, #344]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0304 	and.w	r3, r3, #4
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d008      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f64:	4b51      	ldr	r3, [pc, #324]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	494e      	ldr	r1, [pc, #312]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0320 	and.w	r3, r3, #32
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d008      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f82:	4b4a      	ldr	r3, [pc, #296]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f86:	f023 0210 	bic.w	r2, r3, #16
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	4947      	ldr	r1, [pc, #284]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f90:	4313      	orrs	r3, r2
 8005f92:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d008      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005fa0:	4b42      	ldr	r3, [pc, #264]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fac:	493f      	ldr	r1, [pc, #252]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005fbe:	4b3b      	ldr	r3, [pc, #236]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc2:	f023 0220 	bic.w	r2, r3, #32
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	4938      	ldr	r1, [pc, #224]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0308 	and.w	r3, r3, #8
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005fdc:	4b33      	ldr	r3, [pc, #204]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	4930      	ldr	r1, [pc, #192]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0310 	and.w	r3, r3, #16
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d008      	beq.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005ffa:	4b2c      	ldr	r3, [pc, #176]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	4929      	ldr	r1, [pc, #164]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006008:	4313      	orrs	r3, r2
 800600a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006018:	4b24      	ldr	r3, [pc, #144]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006024:	4921      	ldr	r1, [pc, #132]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006026:	4313      	orrs	r3, r2
 8006028:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006032:	2b00      	cmp	r3, #0
 8006034:	d008      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006036:	4b1d      	ldr	r3, [pc, #116]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006042:	491a      	ldr	r1, [pc, #104]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006044:	4313      	orrs	r3, r2
 8006046:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006050:	2b00      	cmp	r3, #0
 8006052:	d008      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006054:	4b15      	ldr	r3, [pc, #84]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006058:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006060:	4912      	ldr	r1, [pc, #72]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006062:	4313      	orrs	r3, r2
 8006064:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d008      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006072:	4b0e      	ldr	r3, [pc, #56]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006076:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607e:	490b      	ldr	r1, [pc, #44]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006080:	4313      	orrs	r3, r2
 8006082:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800608c:	2b00      	cmp	r3, #0
 800608e:	d008      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006090:	4b06      	ldr	r3, [pc, #24]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006094:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800609c:	4903      	ldr	r1, [pc, #12]	; (80060ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3748      	adds	r7, #72	; 0x48
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	40021000 	.word	0x40021000

080060b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e09d      	b.n	80061fe <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d108      	bne.n	80060dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060d2:	d009      	beq.n	80060e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	61da      	str	r2, [r3, #28]
 80060da:	e005      	b.n	80060e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d106      	bne.n	8006108 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fb fcf4 	bl	8001af0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800611e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006128:	d902      	bls.n	8006130 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800612a:	2300      	movs	r3, #0
 800612c:	60fb      	str	r3, [r7, #12]
 800612e:	e002      	b.n	8006136 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006134:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800613e:	d007      	beq.n	8006150 <HAL_SPI_Init+0xa0>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006148:	d002      	beq.n	8006150 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006160:	431a      	orrs	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	431a      	orrs	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800617e:	431a      	orrs	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	69db      	ldr	r3, [r3, #28]
 8006184:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006188:	431a      	orrs	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006192:	ea42 0103 	orr.w	r1, r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	0c1b      	lsrs	r3, r3, #16
 80061ac:	f003 0204 	and.w	r2, r3, #4
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b4:	f003 0310 	and.w	r3, r3, #16
 80061b8:	431a      	orrs	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061be:	f003 0308 	and.w	r3, r3, #8
 80061c2:	431a      	orrs	r2, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80061cc:	ea42 0103 	orr.w	r1, r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69da      	ldr	r2, [r3, #28]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}

08006206 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006206:	b580      	push	{r7, lr}
 8006208:	b082      	sub	sp, #8
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d101      	bne.n	8006218 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e049      	b.n	80062ac <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	d106      	bne.n	8006232 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7fb fcc3 	bl	8001bb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2202      	movs	r2, #2
 8006236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	3304      	adds	r3, #4
 8006242:	4619      	mov	r1, r3
 8006244:	4610      	mov	r0, r2
 8006246:	f001 f8f7 	bl	8007438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2201      	movs	r2, #1
 8006286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2201      	movs	r2, #1
 800628e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3708      	adds	r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d001      	beq.n	80062cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e04a      	b.n	8006362 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68da      	ldr	r2, [r3, #12]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0201 	orr.w	r2, r2, #1
 80062e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a21      	ldr	r2, [pc, #132]	; (8006370 <HAL_TIM_Base_Start_IT+0xbc>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d018      	beq.n	8006320 <HAL_TIM_Base_Start_IT+0x6c>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f6:	d013      	beq.n	8006320 <HAL_TIM_Base_Start_IT+0x6c>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a1d      	ldr	r2, [pc, #116]	; (8006374 <HAL_TIM_Base_Start_IT+0xc0>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d00e      	beq.n	8006320 <HAL_TIM_Base_Start_IT+0x6c>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a1c      	ldr	r2, [pc, #112]	; (8006378 <HAL_TIM_Base_Start_IT+0xc4>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d009      	beq.n	8006320 <HAL_TIM_Base_Start_IT+0x6c>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a1a      	ldr	r2, [pc, #104]	; (800637c <HAL_TIM_Base_Start_IT+0xc8>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d004      	beq.n	8006320 <HAL_TIM_Base_Start_IT+0x6c>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a19      	ldr	r2, [pc, #100]	; (8006380 <HAL_TIM_Base_Start_IT+0xcc>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d115      	bne.n	800634c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	689a      	ldr	r2, [r3, #8]
 8006326:	4b17      	ldr	r3, [pc, #92]	; (8006384 <HAL_TIM_Base_Start_IT+0xd0>)
 8006328:	4013      	ands	r3, r2
 800632a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2b06      	cmp	r3, #6
 8006330:	d015      	beq.n	800635e <HAL_TIM_Base_Start_IT+0xaa>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006338:	d011      	beq.n	800635e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f042 0201 	orr.w	r2, r2, #1
 8006348:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800634a:	e008      	b.n	800635e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0201 	orr.w	r2, r2, #1
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	e000      	b.n	8006360 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800635e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3714      	adds	r7, #20
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	40012c00 	.word	0x40012c00
 8006374:	40000400 	.word	0x40000400
 8006378:	40000800 	.word	0x40000800
 800637c:	40013400 	.word	0x40013400
 8006380:	40014000 	.word	0x40014000
 8006384:	00010007 	.word	0x00010007

08006388 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e049      	b.n	800642e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d106      	bne.n	80063b4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7fb fbe2 	bl	8001b78 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4619      	mov	r1, r3
 80063c6:	4610      	mov	r0, r2
 80063c8:	f001 f836 	bl	8007438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
	...

08006438 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d109      	bne.n	800645c <HAL_TIM_OC_Start+0x24>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b01      	cmp	r3, #1
 8006452:	bf14      	ite	ne
 8006454:	2301      	movne	r3, #1
 8006456:	2300      	moveq	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	e03c      	b.n	80064d6 <HAL_TIM_OC_Start+0x9e>
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	2b04      	cmp	r3, #4
 8006460:	d109      	bne.n	8006476 <HAL_TIM_OC_Start+0x3e>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b01      	cmp	r3, #1
 800646c:	bf14      	ite	ne
 800646e:	2301      	movne	r3, #1
 8006470:	2300      	moveq	r3, #0
 8006472:	b2db      	uxtb	r3, r3
 8006474:	e02f      	b.n	80064d6 <HAL_TIM_OC_Start+0x9e>
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b08      	cmp	r3, #8
 800647a:	d109      	bne.n	8006490 <HAL_TIM_OC_Start+0x58>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b01      	cmp	r3, #1
 8006486:	bf14      	ite	ne
 8006488:	2301      	movne	r3, #1
 800648a:	2300      	moveq	r3, #0
 800648c:	b2db      	uxtb	r3, r3
 800648e:	e022      	b.n	80064d6 <HAL_TIM_OC_Start+0x9e>
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	2b0c      	cmp	r3, #12
 8006494:	d109      	bne.n	80064aa <HAL_TIM_OC_Start+0x72>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800649c:	b2db      	uxtb	r3, r3
 800649e:	2b01      	cmp	r3, #1
 80064a0:	bf14      	ite	ne
 80064a2:	2301      	movne	r3, #1
 80064a4:	2300      	moveq	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	e015      	b.n	80064d6 <HAL_TIM_OC_Start+0x9e>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b10      	cmp	r3, #16
 80064ae:	d109      	bne.n	80064c4 <HAL_TIM_OC_Start+0x8c>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	bf14      	ite	ne
 80064bc:	2301      	movne	r3, #1
 80064be:	2300      	moveq	r3, #0
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	e008      	b.n	80064d6 <HAL_TIM_OC_Start+0x9e>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	bf14      	ite	ne
 80064d0:	2301      	movne	r3, #1
 80064d2:	2300      	moveq	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e097      	b.n	800660e <HAL_TIM_OC_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d104      	bne.n	80064ee <HAL_TIM_OC_Start+0xb6>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2202      	movs	r2, #2
 80064e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064ec:	e023      	b.n	8006536 <HAL_TIM_OC_Start+0xfe>
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	2b04      	cmp	r3, #4
 80064f2:	d104      	bne.n	80064fe <HAL_TIM_OC_Start+0xc6>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2202      	movs	r2, #2
 80064f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064fc:	e01b      	b.n	8006536 <HAL_TIM_OC_Start+0xfe>
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d104      	bne.n	800650e <HAL_TIM_OC_Start+0xd6>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2202      	movs	r2, #2
 8006508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800650c:	e013      	b.n	8006536 <HAL_TIM_OC_Start+0xfe>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b0c      	cmp	r3, #12
 8006512:	d104      	bne.n	800651e <HAL_TIM_OC_Start+0xe6>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800651c:	e00b      	b.n	8006536 <HAL_TIM_OC_Start+0xfe>
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b10      	cmp	r3, #16
 8006522:	d104      	bne.n	800652e <HAL_TIM_OC_Start+0xf6>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800652c:	e003      	b.n	8006536 <HAL_TIM_OC_Start+0xfe>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2202      	movs	r2, #2
 8006532:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2201      	movs	r2, #1
 800653c:	6839      	ldr	r1, [r7, #0]
 800653e:	4618      	mov	r0, r3
 8006540:	f001 fd2c 	bl	8007f9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a33      	ldr	r2, [pc, #204]	; (8006618 <HAL_TIM_OC_Start+0x1e0>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d013      	beq.n	8006576 <HAL_TIM_OC_Start+0x13e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a32      	ldr	r2, [pc, #200]	; (800661c <HAL_TIM_OC_Start+0x1e4>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00e      	beq.n	8006576 <HAL_TIM_OC_Start+0x13e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a30      	ldr	r2, [pc, #192]	; (8006620 <HAL_TIM_OC_Start+0x1e8>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d009      	beq.n	8006576 <HAL_TIM_OC_Start+0x13e>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a2f      	ldr	r2, [pc, #188]	; (8006624 <HAL_TIM_OC_Start+0x1ec>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d004      	beq.n	8006576 <HAL_TIM_OC_Start+0x13e>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a2d      	ldr	r2, [pc, #180]	; (8006628 <HAL_TIM_OC_Start+0x1f0>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d101      	bne.n	800657a <HAL_TIM_OC_Start+0x142>
 8006576:	2301      	movs	r3, #1
 8006578:	e000      	b.n	800657c <HAL_TIM_OC_Start+0x144>
 800657a:	2300      	movs	r3, #0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d007      	beq.n	8006590 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800658e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a20      	ldr	r2, [pc, #128]	; (8006618 <HAL_TIM_OC_Start+0x1e0>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d018      	beq.n	80065cc <HAL_TIM_OC_Start+0x194>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a2:	d013      	beq.n	80065cc <HAL_TIM_OC_Start+0x194>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a20      	ldr	r2, [pc, #128]	; (800662c <HAL_TIM_OC_Start+0x1f4>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d00e      	beq.n	80065cc <HAL_TIM_OC_Start+0x194>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a1f      	ldr	r2, [pc, #124]	; (8006630 <HAL_TIM_OC_Start+0x1f8>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d009      	beq.n	80065cc <HAL_TIM_OC_Start+0x194>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a17      	ldr	r2, [pc, #92]	; (800661c <HAL_TIM_OC_Start+0x1e4>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d004      	beq.n	80065cc <HAL_TIM_OC_Start+0x194>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a16      	ldr	r2, [pc, #88]	; (8006620 <HAL_TIM_OC_Start+0x1e8>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d115      	bne.n	80065f8 <HAL_TIM_OC_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689a      	ldr	r2, [r3, #8]
 80065d2:	4b18      	ldr	r3, [pc, #96]	; (8006634 <HAL_TIM_OC_Start+0x1fc>)
 80065d4:	4013      	ands	r3, r2
 80065d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2b06      	cmp	r3, #6
 80065dc:	d015      	beq.n	800660a <HAL_TIM_OC_Start+0x1d2>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065e4:	d011      	beq.n	800660a <HAL_TIM_OC_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0201 	orr.w	r2, r2, #1
 80065f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f6:	e008      	b.n	800660a <HAL_TIM_OC_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	e000      	b.n	800660c <HAL_TIM_OC_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800660a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	40012c00 	.word	0x40012c00
 800661c:	40013400 	.word	0x40013400
 8006620:	40014000 	.word	0x40014000
 8006624:	40014400 	.word	0x40014400
 8006628:	40014800 	.word	0x40014800
 800662c:	40000400 	.word	0x40000400
 8006630:	40000800 	.word	0x40000800
 8006634:	00010007 	.word	0x00010007

08006638 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2200      	movs	r2, #0
 8006648:	6839      	ldr	r1, [r7, #0]
 800664a:	4618      	mov	r0, r3
 800664c:	f001 fca6 	bl	8007f9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a3e      	ldr	r2, [pc, #248]	; (8006750 <HAL_TIM_OC_Stop+0x118>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d013      	beq.n	8006682 <HAL_TIM_OC_Stop+0x4a>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a3d      	ldr	r2, [pc, #244]	; (8006754 <HAL_TIM_OC_Stop+0x11c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d00e      	beq.n	8006682 <HAL_TIM_OC_Stop+0x4a>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a3b      	ldr	r2, [pc, #236]	; (8006758 <HAL_TIM_OC_Stop+0x120>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d009      	beq.n	8006682 <HAL_TIM_OC_Stop+0x4a>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a3a      	ldr	r2, [pc, #232]	; (800675c <HAL_TIM_OC_Stop+0x124>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d004      	beq.n	8006682 <HAL_TIM_OC_Stop+0x4a>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a38      	ldr	r2, [pc, #224]	; (8006760 <HAL_TIM_OC_Stop+0x128>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d101      	bne.n	8006686 <HAL_TIM_OC_Stop+0x4e>
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <HAL_TIM_OC_Stop+0x50>
 8006686:	2300      	movs	r3, #0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d017      	beq.n	80066bc <HAL_TIM_OC_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6a1a      	ldr	r2, [r3, #32]
 8006692:	f241 1311 	movw	r3, #4369	; 0x1111
 8006696:	4013      	ands	r3, r2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10f      	bne.n	80066bc <HAL_TIM_OC_Stop+0x84>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6a1a      	ldr	r2, [r3, #32]
 80066a2:	f240 4344 	movw	r3, #1092	; 0x444
 80066a6:	4013      	ands	r3, r2
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d107      	bne.n	80066bc <HAL_TIM_OC_Stop+0x84>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6a1a      	ldr	r2, [r3, #32]
 80066c2:	f241 1311 	movw	r3, #4369	; 0x1111
 80066c6:	4013      	ands	r3, r2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10f      	bne.n	80066ec <HAL_TIM_OC_Stop+0xb4>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6a1a      	ldr	r2, [r3, #32]
 80066d2:	f240 4344 	movw	r3, #1092	; 0x444
 80066d6:	4013      	ands	r3, r2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d107      	bne.n	80066ec <HAL_TIM_OC_Stop+0xb4>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0201 	bic.w	r2, r2, #1
 80066ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d104      	bne.n	80066fc <HAL_TIM_OC_Stop+0xc4>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066fa:	e023      	b.n	8006744 <HAL_TIM_OC_Stop+0x10c>
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	2b04      	cmp	r3, #4
 8006700:	d104      	bne.n	800670c <HAL_TIM_OC_Stop+0xd4>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800670a:	e01b      	b.n	8006744 <HAL_TIM_OC_Stop+0x10c>
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	2b08      	cmp	r3, #8
 8006710:	d104      	bne.n	800671c <HAL_TIM_OC_Stop+0xe4>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800671a:	e013      	b.n	8006744 <HAL_TIM_OC_Stop+0x10c>
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	2b0c      	cmp	r3, #12
 8006720:	d104      	bne.n	800672c <HAL_TIM_OC_Stop+0xf4>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800672a:	e00b      	b.n	8006744 <HAL_TIM_OC_Stop+0x10c>
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2b10      	cmp	r3, #16
 8006730:	d104      	bne.n	800673c <HAL_TIM_OC_Stop+0x104>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800673a:	e003      	b.n	8006744 <HAL_TIM_OC_Stop+0x10c>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3708      	adds	r7, #8
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	40012c00 	.word	0x40012c00
 8006754:	40013400 	.word	0x40013400
 8006758:	40014000 	.word	0x40014000
 800675c:	40014400 	.word	0x40014400
 8006760:	40014800 	.word	0x40014800

08006764 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e049      	b.n	800680a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800677c:	b2db      	uxtb	r3, r3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d106      	bne.n	8006790 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f841 	bl	8006812 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	3304      	adds	r3, #4
 80067a0:	4619      	mov	r1, r3
 80067a2:	4610      	mov	r0, r2
 80067a4:	f000 fe48 	bl	8007438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006812:	b480      	push	{r7}
 8006814:	b083      	sub	sp, #12
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
	...

08006828 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d104      	bne.n	8006846 <HAL_TIM_IC_Start_IT+0x1e>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006842:	b2db      	uxtb	r3, r3
 8006844:	e023      	b.n	800688e <HAL_TIM_IC_Start_IT+0x66>
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b04      	cmp	r3, #4
 800684a:	d104      	bne.n	8006856 <HAL_TIM_IC_Start_IT+0x2e>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006852:	b2db      	uxtb	r3, r3
 8006854:	e01b      	b.n	800688e <HAL_TIM_IC_Start_IT+0x66>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b08      	cmp	r3, #8
 800685a:	d104      	bne.n	8006866 <HAL_TIM_IC_Start_IT+0x3e>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006862:	b2db      	uxtb	r3, r3
 8006864:	e013      	b.n	800688e <HAL_TIM_IC_Start_IT+0x66>
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b0c      	cmp	r3, #12
 800686a:	d104      	bne.n	8006876 <HAL_TIM_IC_Start_IT+0x4e>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006872:	b2db      	uxtb	r3, r3
 8006874:	e00b      	b.n	800688e <HAL_TIM_IC_Start_IT+0x66>
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	2b10      	cmp	r3, #16
 800687a:	d104      	bne.n	8006886 <HAL_TIM_IC_Start_IT+0x5e>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006882:	b2db      	uxtb	r3, r3
 8006884:	e003      	b.n	800688e <HAL_TIM_IC_Start_IT+0x66>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800688c:	b2db      	uxtb	r3, r3
 800688e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d104      	bne.n	80068a0 <HAL_TIM_IC_Start_IT+0x78>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800689c:	b2db      	uxtb	r3, r3
 800689e:	e013      	b.n	80068c8 <HAL_TIM_IC_Start_IT+0xa0>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	2b04      	cmp	r3, #4
 80068a4:	d104      	bne.n	80068b0 <HAL_TIM_IC_Start_IT+0x88>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	e00b      	b.n	80068c8 <HAL_TIM_IC_Start_IT+0xa0>
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	2b08      	cmp	r3, #8
 80068b4:	d104      	bne.n	80068c0 <HAL_TIM_IC_Start_IT+0x98>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	e003      	b.n	80068c8 <HAL_TIM_IC_Start_IT+0xa0>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80068ca:	7bbb      	ldrb	r3, [r7, #14]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d102      	bne.n	80068d6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80068d0:	7b7b      	ldrb	r3, [r7, #13]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d001      	beq.n	80068da <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e0d8      	b.n	8006a8c <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d104      	bne.n	80068ea <HAL_TIM_IC_Start_IT+0xc2>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068e8:	e023      	b.n	8006932 <HAL_TIM_IC_Start_IT+0x10a>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d104      	bne.n	80068fa <HAL_TIM_IC_Start_IT+0xd2>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068f8:	e01b      	b.n	8006932 <HAL_TIM_IC_Start_IT+0x10a>
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d104      	bne.n	800690a <HAL_TIM_IC_Start_IT+0xe2>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006908:	e013      	b.n	8006932 <HAL_TIM_IC_Start_IT+0x10a>
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	2b0c      	cmp	r3, #12
 800690e:	d104      	bne.n	800691a <HAL_TIM_IC_Start_IT+0xf2>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006918:	e00b      	b.n	8006932 <HAL_TIM_IC_Start_IT+0x10a>
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	2b10      	cmp	r3, #16
 800691e:	d104      	bne.n	800692a <HAL_TIM_IC_Start_IT+0x102>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2202      	movs	r2, #2
 8006924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006928:	e003      	b.n	8006932 <HAL_TIM_IC_Start_IT+0x10a>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2202      	movs	r2, #2
 800692e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d104      	bne.n	8006942 <HAL_TIM_IC_Start_IT+0x11a>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2202      	movs	r2, #2
 800693c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006940:	e013      	b.n	800696a <HAL_TIM_IC_Start_IT+0x142>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b04      	cmp	r3, #4
 8006946:	d104      	bne.n	8006952 <HAL_TIM_IC_Start_IT+0x12a>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006950:	e00b      	b.n	800696a <HAL_TIM_IC_Start_IT+0x142>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b08      	cmp	r3, #8
 8006956:	d104      	bne.n	8006962 <HAL_TIM_IC_Start_IT+0x13a>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006960:	e003      	b.n	800696a <HAL_TIM_IC_Start_IT+0x142>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2202      	movs	r2, #2
 8006966:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2b0c      	cmp	r3, #12
 800696e:	d841      	bhi.n	80069f4 <HAL_TIM_IC_Start_IT+0x1cc>
 8006970:	a201      	add	r2, pc, #4	; (adr r2, 8006978 <HAL_TIM_IC_Start_IT+0x150>)
 8006972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006976:	bf00      	nop
 8006978:	080069ad 	.word	0x080069ad
 800697c:	080069f5 	.word	0x080069f5
 8006980:	080069f5 	.word	0x080069f5
 8006984:	080069f5 	.word	0x080069f5
 8006988:	080069bf 	.word	0x080069bf
 800698c:	080069f5 	.word	0x080069f5
 8006990:	080069f5 	.word	0x080069f5
 8006994:	080069f5 	.word	0x080069f5
 8006998:	080069d1 	.word	0x080069d1
 800699c:	080069f5 	.word	0x080069f5
 80069a0:	080069f5 	.word	0x080069f5
 80069a4:	080069f5 	.word	0x080069f5
 80069a8:	080069e3 	.word	0x080069e3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68da      	ldr	r2, [r3, #12]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0202 	orr.w	r2, r2, #2
 80069ba:	60da      	str	r2, [r3, #12]
      break;
 80069bc:	e01d      	b.n	80069fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68da      	ldr	r2, [r3, #12]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f042 0204 	orr.w	r2, r2, #4
 80069cc:	60da      	str	r2, [r3, #12]
      break;
 80069ce:	e014      	b.n	80069fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f042 0208 	orr.w	r2, r2, #8
 80069de:	60da      	str	r2, [r3, #12]
      break;
 80069e0:	e00b      	b.n	80069fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68da      	ldr	r2, [r3, #12]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f042 0210 	orr.w	r2, r2, #16
 80069f0:	60da      	str	r2, [r3, #12]
      break;
 80069f2:	e002      	b.n	80069fa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	73fb      	strb	r3, [r7, #15]
      break;
 80069f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d144      	bne.n	8006a8a <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2201      	movs	r2, #1
 8006a06:	6839      	ldr	r1, [r7, #0]
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f001 fac7 	bl	8007f9c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a20      	ldr	r2, [pc, #128]	; (8006a94 <HAL_TIM_IC_Start_IT+0x26c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d018      	beq.n	8006a4a <HAL_TIM_IC_Start_IT+0x222>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a20:	d013      	beq.n	8006a4a <HAL_TIM_IC_Start_IT+0x222>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a1c      	ldr	r2, [pc, #112]	; (8006a98 <HAL_TIM_IC_Start_IT+0x270>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00e      	beq.n	8006a4a <HAL_TIM_IC_Start_IT+0x222>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1a      	ldr	r2, [pc, #104]	; (8006a9c <HAL_TIM_IC_Start_IT+0x274>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d009      	beq.n	8006a4a <HAL_TIM_IC_Start_IT+0x222>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a19      	ldr	r2, [pc, #100]	; (8006aa0 <HAL_TIM_IC_Start_IT+0x278>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d004      	beq.n	8006a4a <HAL_TIM_IC_Start_IT+0x222>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a17      	ldr	r2, [pc, #92]	; (8006aa4 <HAL_TIM_IC_Start_IT+0x27c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d115      	bne.n	8006a76 <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	4b15      	ldr	r3, [pc, #84]	; (8006aa8 <HAL_TIM_IC_Start_IT+0x280>)
 8006a52:	4013      	ands	r3, r2
 8006a54:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b06      	cmp	r3, #6
 8006a5a:	d015      	beq.n	8006a88 <HAL_TIM_IC_Start_IT+0x260>
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a62:	d011      	beq.n	8006a88 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f042 0201 	orr.w	r2, r2, #1
 8006a72:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a74:	e008      	b.n	8006a88 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f042 0201 	orr.w	r2, r2, #1
 8006a84:	601a      	str	r2, [r3, #0]
 8006a86:	e000      	b.n	8006a8a <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a88:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	40012c00 	.word	0x40012c00
 8006a98:	40000400 	.word	0x40000400
 8006a9c:	40000800 	.word	0x40000800
 8006aa0:	40013400 	.word	0x40013400
 8006aa4:	40014000 	.word	0x40014000
 8006aa8:	00010007 	.word	0x00010007

08006aac <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	73fb      	strb	r3, [r7, #15]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	2b0c      	cmp	r3, #12
 8006abe:	d841      	bhi.n	8006b44 <HAL_TIM_IC_Stop_IT+0x98>
 8006ac0:	a201      	add	r2, pc, #4	; (adr r2, 8006ac8 <HAL_TIM_IC_Stop_IT+0x1c>)
 8006ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac6:	bf00      	nop
 8006ac8:	08006afd 	.word	0x08006afd
 8006acc:	08006b45 	.word	0x08006b45
 8006ad0:	08006b45 	.word	0x08006b45
 8006ad4:	08006b45 	.word	0x08006b45
 8006ad8:	08006b0f 	.word	0x08006b0f
 8006adc:	08006b45 	.word	0x08006b45
 8006ae0:	08006b45 	.word	0x08006b45
 8006ae4:	08006b45 	.word	0x08006b45
 8006ae8:	08006b21 	.word	0x08006b21
 8006aec:	08006b45 	.word	0x08006b45
 8006af0:	08006b45 	.word	0x08006b45
 8006af4:	08006b45 	.word	0x08006b45
 8006af8:	08006b33 	.word	0x08006b33
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 0202 	bic.w	r2, r2, #2
 8006b0a:	60da      	str	r2, [r3, #12]
      break;
 8006b0c:	e01d      	b.n	8006b4a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68da      	ldr	r2, [r3, #12]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0204 	bic.w	r2, r2, #4
 8006b1c:	60da      	str	r2, [r3, #12]
      break;
 8006b1e:	e014      	b.n	8006b4a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68da      	ldr	r2, [r3, #12]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f022 0208 	bic.w	r2, r2, #8
 8006b2e:	60da      	str	r2, [r3, #12]
      break;
 8006b30:	e00b      	b.n	8006b4a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68da      	ldr	r2, [r3, #12]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0210 	bic.w	r2, r2, #16
 8006b40:	60da      	str	r2, [r3, #12]
      break;
 8006b42:	e002      	b.n	8006b4a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	73fb      	strb	r3, [r7, #15]
      break;
 8006b48:	bf00      	nop
  }

  if (status == HAL_OK)
 8006b4a:	7bfb      	ldrb	r3, [r7, #15]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d166      	bne.n	8006c1e <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2200      	movs	r2, #0
 8006b56:	6839      	ldr	r1, [r7, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f001 fa1f 	bl	8007f9c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	6a1a      	ldr	r2, [r3, #32]
 8006b64:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b68:	4013      	ands	r3, r2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10f      	bne.n	8006b8e <HAL_TIM_IC_Stop_IT+0xe2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	6a1a      	ldr	r2, [r3, #32]
 8006b74:	f240 4344 	movw	r3, #1092	; 0x444
 8006b78:	4013      	ands	r3, r2
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d107      	bne.n	8006b8e <HAL_TIM_IC_Stop_IT+0xe2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0201 	bic.w	r2, r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d104      	bne.n	8006b9e <HAL_TIM_IC_Stop_IT+0xf2>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b9c:	e023      	b.n	8006be6 <HAL_TIM_IC_Stop_IT+0x13a>
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b04      	cmp	r3, #4
 8006ba2:	d104      	bne.n	8006bae <HAL_TIM_IC_Stop_IT+0x102>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bac:	e01b      	b.n	8006be6 <HAL_TIM_IC_Stop_IT+0x13a>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b08      	cmp	r3, #8
 8006bb2:	d104      	bne.n	8006bbe <HAL_TIM_IC_Stop_IT+0x112>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bbc:	e013      	b.n	8006be6 <HAL_TIM_IC_Stop_IT+0x13a>
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	2b0c      	cmp	r3, #12
 8006bc2:	d104      	bne.n	8006bce <HAL_TIM_IC_Stop_IT+0x122>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006bcc:	e00b      	b.n	8006be6 <HAL_TIM_IC_Stop_IT+0x13a>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b10      	cmp	r3, #16
 8006bd2:	d104      	bne.n	8006bde <HAL_TIM_IC_Stop_IT+0x132>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bdc:	e003      	b.n	8006be6 <HAL_TIM_IC_Stop_IT+0x13a>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d104      	bne.n	8006bf6 <HAL_TIM_IC_Stop_IT+0x14a>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bf4:	e013      	b.n	8006c1e <HAL_TIM_IC_Stop_IT+0x172>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	2b04      	cmp	r3, #4
 8006bfa:	d104      	bne.n	8006c06 <HAL_TIM_IC_Stop_IT+0x15a>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c04:	e00b      	b.n	8006c1e <HAL_TIM_IC_Stop_IT+0x172>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b08      	cmp	r3, #8
 8006c0a:	d104      	bne.n	8006c16 <HAL_TIM_IC_Stop_IT+0x16a>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c14:	e003      	b.n	8006c1e <HAL_TIM_IC_Stop_IT+0x172>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

  /* Return function status */
  return status;
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e041      	b.n	8006cc0 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d106      	bne.n	8006c56 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f839 	bl	8006cc8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2202      	movs	r2, #2
 8006c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	3304      	adds	r3, #4
 8006c66:	4619      	mov	r1, r3
 8006c68:	4610      	mov	r0, r2
 8006c6a:	f000 fbe5 	bl	8007438 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 0208 	bic.w	r2, r2, #8
 8006c7c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	6819      	ldr	r1, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	683a      	ldr	r2, [r7, #0]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3708      	adds	r7, #8
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d122      	bne.n	8006d38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d11b      	bne.n	8006d38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f06f 0202 	mvn.w	r2, #2
 8006d08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	f003 0303 	and.w	r3, r3, #3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7fa fdc2 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
 8006d24:	e005      	b.n	8006d32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 fb68 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fb6f 	bl	8007410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	f003 0304 	and.w	r3, r3, #4
 8006d42:	2b04      	cmp	r3, #4
 8006d44:	d122      	bne.n	8006d8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	f003 0304 	and.w	r3, r3, #4
 8006d50:	2b04      	cmp	r3, #4
 8006d52:	d11b      	bne.n	8006d8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f06f 0204 	mvn.w	r2, #4
 8006d5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2202      	movs	r2, #2
 8006d62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d003      	beq.n	8006d7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f7fa fd98 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
 8006d78:	e005      	b.n	8006d86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 fb3e 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 fb45 	bl	8007410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	f003 0308 	and.w	r3, r3, #8
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d122      	bne.n	8006de0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	f003 0308 	and.w	r3, r3, #8
 8006da4:	2b08      	cmp	r3, #8
 8006da6:	d11b      	bne.n	8006de0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f06f 0208 	mvn.w	r2, #8
 8006db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2204      	movs	r2, #4
 8006db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	69db      	ldr	r3, [r3, #28]
 8006dbe:	f003 0303 	and.w	r3, r3, #3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fa fd6e 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
 8006dcc:	e005      	b.n	8006dda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fb14 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 fb1b 	bl	8007410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	f003 0310 	and.w	r3, r3, #16
 8006dea:	2b10      	cmp	r3, #16
 8006dec:	d122      	bne.n	8006e34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	f003 0310 	and.w	r3, r3, #16
 8006df8:	2b10      	cmp	r3, #16
 8006dfa:	d11b      	bne.n	8006e34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f06f 0210 	mvn.w	r2, #16
 8006e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2208      	movs	r2, #8
 8006e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	69db      	ldr	r3, [r3, #28]
 8006e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7fa fd44 	bl	80018a8 <HAL_TIM_IC_CaptureCallback>
 8006e20:	e005      	b.n	8006e2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 faea 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 faf1 	bl	8007410 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	f003 0301 	and.w	r3, r3, #1
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d10e      	bne.n	8006e60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d107      	bne.n	8006e60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f06f 0201 	mvn.w	r2, #1
 8006e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fac4 	bl	80073e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6a:	2b80      	cmp	r3, #128	; 0x80
 8006e6c:	d10e      	bne.n	8006e8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e78:	2b80      	cmp	r3, #128	; 0x80
 8006e7a:	d107      	bne.n	8006e8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f001 f9b6 	bl	80081f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e9a:	d10e      	bne.n	8006eba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ea6:	2b80      	cmp	r3, #128	; 0x80
 8006ea8:	d107      	bne.n	8006eba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f001 f9a9 	bl	800820c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec4:	2b40      	cmp	r3, #64	; 0x40
 8006ec6:	d10e      	bne.n	8006ee6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed2:	2b40      	cmp	r3, #64	; 0x40
 8006ed4:	d107      	bne.n	8006ee6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ede:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 fa9f 	bl	8007424 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	f003 0320 	and.w	r3, r3, #32
 8006ef0:	2b20      	cmp	r3, #32
 8006ef2:	d10e      	bne.n	8006f12 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	f003 0320 	and.w	r3, r3, #32
 8006efe:	2b20      	cmp	r3, #32
 8006f00:	d107      	bne.n	8006f12 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f06f 0220 	mvn.w	r2, #32
 8006f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f001 f969 	bl	80081e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f12:	bf00      	nop
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
	...

08006f1c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d101      	bne.n	8006f3a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006f36:	2302      	movs	r3, #2
 8006f38:	e066      	b.n	8007008 <HAL_TIM_OC_ConfigChannel+0xec>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2b14      	cmp	r3, #20
 8006f46:	d857      	bhi.n	8006ff8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006f48:	a201      	add	r2, pc, #4	; (adr r2, 8006f50 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f4e:	bf00      	nop
 8006f50:	08006fa5 	.word	0x08006fa5
 8006f54:	08006ff9 	.word	0x08006ff9
 8006f58:	08006ff9 	.word	0x08006ff9
 8006f5c:	08006ff9 	.word	0x08006ff9
 8006f60:	08006fb3 	.word	0x08006fb3
 8006f64:	08006ff9 	.word	0x08006ff9
 8006f68:	08006ff9 	.word	0x08006ff9
 8006f6c:	08006ff9 	.word	0x08006ff9
 8006f70:	08006fc1 	.word	0x08006fc1
 8006f74:	08006ff9 	.word	0x08006ff9
 8006f78:	08006ff9 	.word	0x08006ff9
 8006f7c:	08006ff9 	.word	0x08006ff9
 8006f80:	08006fcf 	.word	0x08006fcf
 8006f84:	08006ff9 	.word	0x08006ff9
 8006f88:	08006ff9 	.word	0x08006ff9
 8006f8c:	08006ff9 	.word	0x08006ff9
 8006f90:	08006fdd 	.word	0x08006fdd
 8006f94:	08006ff9 	.word	0x08006ff9
 8006f98:	08006ff9 	.word	0x08006ff9
 8006f9c:	08006ff9 	.word	0x08006ff9
 8006fa0:	08006feb 	.word	0x08006feb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68b9      	ldr	r1, [r7, #8]
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 fad4 	bl	8007558 <TIM_OC1_SetConfig>
      break;
 8006fb0:	e025      	b.n	8006ffe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68b9      	ldr	r1, [r7, #8]
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fb5d 	bl	8007678 <TIM_OC2_SetConfig>
      break;
 8006fbe:	e01e      	b.n	8006ffe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68b9      	ldr	r1, [r7, #8]
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 fbe0 	bl	800778c <TIM_OC3_SetConfig>
      break;
 8006fcc:	e017      	b.n	8006ffe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68b9      	ldr	r1, [r7, #8]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fc61 	bl	800789c <TIM_OC4_SetConfig>
      break;
 8006fda:	e010      	b.n	8006ffe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68b9      	ldr	r1, [r7, #8]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 fcc4 	bl	8007970 <TIM_OC5_SetConfig>
      break;
 8006fe8:	e009      	b.n	8006ffe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f000 fd21 	bl	8007a38 <TIM_OC6_SetConfig>
      break;
 8006ff6:	e002      	b.n	8006ffe <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	75fb      	strb	r3, [r7, #23]
      break;
 8006ffc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007006:	7dfb      	ldrb	r3, [r7, #23]
}
 8007008:	4618      	mov	r0, r3
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b086      	sub	sp, #24
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800701c:	2300      	movs	r3, #0
 800701e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007026:	2b01      	cmp	r3, #1
 8007028:	d101      	bne.n	800702e <HAL_TIM_IC_ConfigChannel+0x1e>
 800702a:	2302      	movs	r3, #2
 800702c:	e088      	b.n	8007140 <HAL_TIM_IC_ConfigChannel+0x130>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d11b      	bne.n	8007074 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6818      	ldr	r0, [r3, #0]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	6819      	ldr	r1, [r3, #0]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	f000 fdee 	bl	8007c2c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	699a      	ldr	r2, [r3, #24]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f022 020c 	bic.w	r2, r2, #12
 800705e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	6999      	ldr	r1, [r3, #24]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	689a      	ldr	r2, [r3, #8]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	430a      	orrs	r2, r1
 8007070:	619a      	str	r2, [r3, #24]
 8007072:	e060      	b.n	8007136 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b04      	cmp	r3, #4
 8007078:	d11c      	bne.n	80070b4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6818      	ldr	r0, [r3, #0]
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	6819      	ldr	r1, [r3, #0]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f000 fe66 	bl	8007d5a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	699a      	ldr	r2, [r3, #24]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800709c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	6999      	ldr	r1, [r3, #24]
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	021a      	lsls	r2, r3, #8
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	430a      	orrs	r2, r1
 80070b0:	619a      	str	r2, [r3, #24]
 80070b2:	e040      	b.n	8007136 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b08      	cmp	r3, #8
 80070b8:	d11b      	bne.n	80070f2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6818      	ldr	r0, [r3, #0]
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	6819      	ldr	r1, [r3, #0]
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	f000 feb3 	bl	8007e34 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	69da      	ldr	r2, [r3, #28]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 020c 	bic.w	r2, r2, #12
 80070dc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69d9      	ldr	r1, [r3, #28]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	430a      	orrs	r2, r1
 80070ee:	61da      	str	r2, [r3, #28]
 80070f0:	e021      	b.n	8007136 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2b0c      	cmp	r3, #12
 80070f6:	d11c      	bne.n	8007132 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6818      	ldr	r0, [r3, #0]
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	6819      	ldr	r1, [r3, #0]
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	685a      	ldr	r2, [r3, #4]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f000 fed0 	bl	8007eac <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	69da      	ldr	r2, [r3, #28]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800711a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	69d9      	ldr	r1, [r3, #28]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	021a      	lsls	r2, r3, #8
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	61da      	str	r2, [r3, #28]
 8007130:	e001      	b.n	8007136 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800713e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007140:	4618      	mov	r0, r3
 8007142:	3718      	adds	r7, #24
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007152:	2300      	movs	r3, #0
 8007154:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800715c:	2b01      	cmp	r3, #1
 800715e:	d101      	bne.n	8007164 <HAL_TIM_ConfigClockSource+0x1c>
 8007160:	2302      	movs	r3, #2
 8007162:	e0b6      	b.n	80072d2 <HAL_TIM_ConfigClockSource+0x18a>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2202      	movs	r2, #2
 8007170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007182:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800718e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68ba      	ldr	r2, [r7, #8]
 8007196:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071a0:	d03e      	beq.n	8007220 <HAL_TIM_ConfigClockSource+0xd8>
 80071a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071a6:	f200 8087 	bhi.w	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ae:	f000 8086 	beq.w	80072be <HAL_TIM_ConfigClockSource+0x176>
 80071b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071b6:	d87f      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071b8:	2b70      	cmp	r3, #112	; 0x70
 80071ba:	d01a      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0xaa>
 80071bc:	2b70      	cmp	r3, #112	; 0x70
 80071be:	d87b      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071c0:	2b60      	cmp	r3, #96	; 0x60
 80071c2:	d050      	beq.n	8007266 <HAL_TIM_ConfigClockSource+0x11e>
 80071c4:	2b60      	cmp	r3, #96	; 0x60
 80071c6:	d877      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071c8:	2b50      	cmp	r3, #80	; 0x50
 80071ca:	d03c      	beq.n	8007246 <HAL_TIM_ConfigClockSource+0xfe>
 80071cc:	2b50      	cmp	r3, #80	; 0x50
 80071ce:	d873      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071d0:	2b40      	cmp	r3, #64	; 0x40
 80071d2:	d058      	beq.n	8007286 <HAL_TIM_ConfigClockSource+0x13e>
 80071d4:	2b40      	cmp	r3, #64	; 0x40
 80071d6:	d86f      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071d8:	2b30      	cmp	r3, #48	; 0x30
 80071da:	d064      	beq.n	80072a6 <HAL_TIM_ConfigClockSource+0x15e>
 80071dc:	2b30      	cmp	r3, #48	; 0x30
 80071de:	d86b      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071e0:	2b20      	cmp	r3, #32
 80071e2:	d060      	beq.n	80072a6 <HAL_TIM_ConfigClockSource+0x15e>
 80071e4:	2b20      	cmp	r3, #32
 80071e6:	d867      	bhi.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d05c      	beq.n	80072a6 <HAL_TIM_ConfigClockSource+0x15e>
 80071ec:	2b10      	cmp	r3, #16
 80071ee:	d05a      	beq.n	80072a6 <HAL_TIM_ConfigClockSource+0x15e>
 80071f0:	e062      	b.n	80072b8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6818      	ldr	r0, [r3, #0]
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	6899      	ldr	r1, [r3, #8]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	685a      	ldr	r2, [r3, #4]
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f000 feab 	bl	8007f5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007214:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68ba      	ldr	r2, [r7, #8]
 800721c:	609a      	str	r2, [r3, #8]
      break;
 800721e:	e04f      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6818      	ldr	r0, [r3, #0]
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	6899      	ldr	r1, [r3, #8]
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	685a      	ldr	r2, [r3, #4]
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	f000 fe94 	bl	8007f5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007242:	609a      	str	r2, [r3, #8]
      break;
 8007244:	e03c      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	6859      	ldr	r1, [r3, #4]
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	461a      	mov	r2, r3
 8007254:	f000 fd52 	bl	8007cfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2150      	movs	r1, #80	; 0x50
 800725e:	4618      	mov	r0, r3
 8007260:	f000 fe61 	bl	8007f26 <TIM_ITRx_SetConfig>
      break;
 8007264:	e02c      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6818      	ldr	r0, [r3, #0]
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	6859      	ldr	r1, [r3, #4]
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	461a      	mov	r2, r3
 8007274:	f000 fdae 	bl	8007dd4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2160      	movs	r1, #96	; 0x60
 800727e:	4618      	mov	r0, r3
 8007280:	f000 fe51 	bl	8007f26 <TIM_ITRx_SetConfig>
      break;
 8007284:	e01c      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6818      	ldr	r0, [r3, #0]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	6859      	ldr	r1, [r3, #4]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	461a      	mov	r2, r3
 8007294:	f000 fd32 	bl	8007cfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2140      	movs	r1, #64	; 0x40
 800729e:	4618      	mov	r0, r3
 80072a0:	f000 fe41 	bl	8007f26 <TIM_ITRx_SetConfig>
      break;
 80072a4:	e00c      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4619      	mov	r1, r3
 80072b0:	4610      	mov	r0, r2
 80072b2:	f000 fe38 	bl	8007f26 <TIM_ITRx_SetConfig>
      break;
 80072b6:	e003      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	73fb      	strb	r3, [r7, #15]
      break;
 80072bc:	e000      	b.n	80072c0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80072be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80072d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b082      	sub	sp, #8
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
 80072e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d101      	bne.n	80072f2 <HAL_TIM_SlaveConfigSynchro+0x18>
 80072ee:	2302      	movs	r3, #2
 80072f0:	e031      	b.n	8007356 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2202      	movs	r2, #2
 80072fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007302:	6839      	ldr	r1, [r7, #0]
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 fbfd 	bl	8007b04 <TIM_SlaveTimer_SetConfig>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d009      	beq.n	8007324 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e018      	b.n	8007356 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68da      	ldr	r2, [r3, #12]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007332:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68da      	ldr	r2, [r3, #12]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007342:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3708      	adds	r7, #8
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
	...

08007360 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007360:	b480      	push	{r7}
 8007362:	b085      	sub	sp, #20
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800736a:	2300      	movs	r3, #0
 800736c:	60fb      	str	r3, [r7, #12]
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2b0c      	cmp	r3, #12
 8007372:	d831      	bhi.n	80073d8 <HAL_TIM_ReadCapturedValue+0x78>
 8007374:	a201      	add	r2, pc, #4	; (adr r2, 800737c <HAL_TIM_ReadCapturedValue+0x1c>)
 8007376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737a:	bf00      	nop
 800737c:	080073b1 	.word	0x080073b1
 8007380:	080073d9 	.word	0x080073d9
 8007384:	080073d9 	.word	0x080073d9
 8007388:	080073d9 	.word	0x080073d9
 800738c:	080073bb 	.word	0x080073bb
 8007390:	080073d9 	.word	0x080073d9
 8007394:	080073d9 	.word	0x080073d9
 8007398:	080073d9 	.word	0x080073d9
 800739c:	080073c5 	.word	0x080073c5
 80073a0:	080073d9 	.word	0x080073d9
 80073a4:	080073d9 	.word	0x080073d9
 80073a8:	080073d9 	.word	0x080073d9
 80073ac:	080073cf 	.word	0x080073cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073b6:	60fb      	str	r3, [r7, #12]

      break;
 80073b8:	e00f      	b.n	80073da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c0:	60fb      	str	r3, [r7, #12]

      break;
 80073c2:	e00a      	b.n	80073da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ca:	60fb      	str	r3, [r7, #12]

      break;
 80073cc:	e005      	b.n	80073da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d4:	60fb      	str	r3, [r7, #12]

      break;
 80073d6:	e000      	b.n	80073da <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80073d8:	bf00      	nop
  }

  return tmpreg;
 80073da:	68fb      	ldr	r3, [r7, #12]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3714      	adds	r7, #20
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007418:	bf00      	nop
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a3c      	ldr	r2, [pc, #240]	; (800753c <TIM_Base_SetConfig+0x104>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d00f      	beq.n	8007470 <TIM_Base_SetConfig+0x38>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007456:	d00b      	beq.n	8007470 <TIM_Base_SetConfig+0x38>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a39      	ldr	r2, [pc, #228]	; (8007540 <TIM_Base_SetConfig+0x108>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d007      	beq.n	8007470 <TIM_Base_SetConfig+0x38>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a38      	ldr	r2, [pc, #224]	; (8007544 <TIM_Base_SetConfig+0x10c>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d003      	beq.n	8007470 <TIM_Base_SetConfig+0x38>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a37      	ldr	r2, [pc, #220]	; (8007548 <TIM_Base_SetConfig+0x110>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d108      	bne.n	8007482 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	4313      	orrs	r3, r2
 8007480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a2d      	ldr	r2, [pc, #180]	; (800753c <TIM_Base_SetConfig+0x104>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d01b      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007490:	d017      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a2a      	ldr	r2, [pc, #168]	; (8007540 <TIM_Base_SetConfig+0x108>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d013      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a29      	ldr	r2, [pc, #164]	; (8007544 <TIM_Base_SetConfig+0x10c>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d00f      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a28      	ldr	r2, [pc, #160]	; (8007548 <TIM_Base_SetConfig+0x110>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d00b      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a27      	ldr	r2, [pc, #156]	; (800754c <TIM_Base_SetConfig+0x114>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d007      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a26      	ldr	r2, [pc, #152]	; (8007550 <TIM_Base_SetConfig+0x118>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d003      	beq.n	80074c2 <TIM_Base_SetConfig+0x8a>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a25      	ldr	r2, [pc, #148]	; (8007554 <TIM_Base_SetConfig+0x11c>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d108      	bne.n	80074d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	68fa      	ldr	r2, [r7, #12]
 80074e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	689a      	ldr	r2, [r3, #8]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a10      	ldr	r2, [pc, #64]	; (800753c <TIM_Base_SetConfig+0x104>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d00f      	beq.n	8007520 <TIM_Base_SetConfig+0xe8>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a11      	ldr	r2, [pc, #68]	; (8007548 <TIM_Base_SetConfig+0x110>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d00b      	beq.n	8007520 <TIM_Base_SetConfig+0xe8>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a10      	ldr	r2, [pc, #64]	; (800754c <TIM_Base_SetConfig+0x114>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d007      	beq.n	8007520 <TIM_Base_SetConfig+0xe8>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a0f      	ldr	r2, [pc, #60]	; (8007550 <TIM_Base_SetConfig+0x118>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d003      	beq.n	8007520 <TIM_Base_SetConfig+0xe8>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a0e      	ldr	r2, [pc, #56]	; (8007554 <TIM_Base_SetConfig+0x11c>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d103      	bne.n	8007528 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	691a      	ldr	r2, [r3, #16]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	615a      	str	r2, [r3, #20]
}
 800752e:	bf00      	nop
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	40012c00 	.word	0x40012c00
 8007540:	40000400 	.word	0x40000400
 8007544:	40000800 	.word	0x40000800
 8007548:	40013400 	.word	0x40013400
 800754c:	40014000 	.word	0x40014000
 8007550:	40014400 	.word	0x40014400
 8007554:	40014800 	.word	0x40014800

08007558 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007558:	b480      	push	{r7}
 800755a:	b087      	sub	sp, #28
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	f023 0201 	bic.w	r2, r3, #1
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	699b      	ldr	r3, [r3, #24]
 800757e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800758a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f023 0303 	bic.w	r3, r3, #3
 8007592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	4313      	orrs	r3, r2
 800759c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	f023 0302 	bic.w	r3, r3, #2
 80075a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a2c      	ldr	r2, [pc, #176]	; (8007664 <TIM_OC1_SetConfig+0x10c>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d00f      	beq.n	80075d8 <TIM_OC1_SetConfig+0x80>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a2b      	ldr	r2, [pc, #172]	; (8007668 <TIM_OC1_SetConfig+0x110>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d00b      	beq.n	80075d8 <TIM_OC1_SetConfig+0x80>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a2a      	ldr	r2, [pc, #168]	; (800766c <TIM_OC1_SetConfig+0x114>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d007      	beq.n	80075d8 <TIM_OC1_SetConfig+0x80>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a29      	ldr	r2, [pc, #164]	; (8007670 <TIM_OC1_SetConfig+0x118>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d003      	beq.n	80075d8 <TIM_OC1_SetConfig+0x80>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a28      	ldr	r2, [pc, #160]	; (8007674 <TIM_OC1_SetConfig+0x11c>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d10c      	bne.n	80075f2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f023 0308 	bic.w	r3, r3, #8
 80075de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f023 0304 	bic.w	r3, r3, #4
 80075f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a1b      	ldr	r2, [pc, #108]	; (8007664 <TIM_OC1_SetConfig+0x10c>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00f      	beq.n	800761a <TIM_OC1_SetConfig+0xc2>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a1a      	ldr	r2, [pc, #104]	; (8007668 <TIM_OC1_SetConfig+0x110>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d00b      	beq.n	800761a <TIM_OC1_SetConfig+0xc2>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a19      	ldr	r2, [pc, #100]	; (800766c <TIM_OC1_SetConfig+0x114>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d007      	beq.n	800761a <TIM_OC1_SetConfig+0xc2>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a18      	ldr	r2, [pc, #96]	; (8007670 <TIM_OC1_SetConfig+0x118>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d003      	beq.n	800761a <TIM_OC1_SetConfig+0xc2>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a17      	ldr	r2, [pc, #92]	; (8007674 <TIM_OC1_SetConfig+0x11c>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d111      	bne.n	800763e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	695b      	ldr	r3, [r3, #20]
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	4313      	orrs	r3, r2
 8007632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	4313      	orrs	r3, r2
 800763c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	68fa      	ldr	r2, [r7, #12]
 8007648:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	685a      	ldr	r2, [r3, #4]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	621a      	str	r2, [r3, #32]
}
 8007658:	bf00      	nop
 800765a:	371c      	adds	r7, #28
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	40012c00 	.word	0x40012c00
 8007668:	40013400 	.word	0x40013400
 800766c:	40014000 	.word	0x40014000
 8007670:	40014400 	.word	0x40014400
 8007674:	40014800 	.word	0x40014800

08007678 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	f023 0210 	bic.w	r2, r3, #16
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	021b      	lsls	r3, r3, #8
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	4313      	orrs	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	f023 0320 	bic.w	r3, r3, #32
 80076c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	011b      	lsls	r3, r3, #4
 80076ce:	697a      	ldr	r2, [r7, #20]
 80076d0:	4313      	orrs	r3, r2
 80076d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a28      	ldr	r2, [pc, #160]	; (8007778 <TIM_OC2_SetConfig+0x100>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d003      	beq.n	80076e4 <TIM_OC2_SetConfig+0x6c>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a27      	ldr	r2, [pc, #156]	; (800777c <TIM_OC2_SetConfig+0x104>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d10d      	bne.n	8007700 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	011b      	lsls	r3, r3, #4
 80076f2:	697a      	ldr	r2, [r7, #20]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a1d      	ldr	r2, [pc, #116]	; (8007778 <TIM_OC2_SetConfig+0x100>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d00f      	beq.n	8007728 <TIM_OC2_SetConfig+0xb0>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a1c      	ldr	r2, [pc, #112]	; (800777c <TIM_OC2_SetConfig+0x104>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d00b      	beq.n	8007728 <TIM_OC2_SetConfig+0xb0>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a1b      	ldr	r2, [pc, #108]	; (8007780 <TIM_OC2_SetConfig+0x108>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d007      	beq.n	8007728 <TIM_OC2_SetConfig+0xb0>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a1a      	ldr	r2, [pc, #104]	; (8007784 <TIM_OC2_SetConfig+0x10c>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d003      	beq.n	8007728 <TIM_OC2_SetConfig+0xb0>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a19      	ldr	r2, [pc, #100]	; (8007788 <TIM_OC2_SetConfig+0x110>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d113      	bne.n	8007750 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800772e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007736:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	695b      	ldr	r3, [r3, #20]
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	4313      	orrs	r3, r2
 8007742:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	621a      	str	r2, [r3, #32]
}
 800776a:	bf00      	nop
 800776c:	371c      	adds	r7, #28
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	40012c00 	.word	0x40012c00
 800777c:	40013400 	.word	0x40013400
 8007780:	40014000 	.word	0x40014000
 8007784:	40014400 	.word	0x40014400
 8007788:	40014800 	.word	0x40014800

0800778c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800778c:	b480      	push	{r7}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a1b      	ldr	r3, [r3, #32]
 800779a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f023 0303 	bic.w	r3, r3, #3
 80077c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a27      	ldr	r2, [pc, #156]	; (8007888 <TIM_OC3_SetConfig+0xfc>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d003      	beq.n	80077f6 <TIM_OC3_SetConfig+0x6a>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a26      	ldr	r2, [pc, #152]	; (800788c <TIM_OC3_SetConfig+0x100>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d10d      	bne.n	8007812 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	021b      	lsls	r3, r3, #8
 8007804:	697a      	ldr	r2, [r7, #20]
 8007806:	4313      	orrs	r3, r2
 8007808:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007810:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a1c      	ldr	r2, [pc, #112]	; (8007888 <TIM_OC3_SetConfig+0xfc>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d00f      	beq.n	800783a <TIM_OC3_SetConfig+0xae>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a1b      	ldr	r2, [pc, #108]	; (800788c <TIM_OC3_SetConfig+0x100>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d00b      	beq.n	800783a <TIM_OC3_SetConfig+0xae>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a1a      	ldr	r2, [pc, #104]	; (8007890 <TIM_OC3_SetConfig+0x104>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d007      	beq.n	800783a <TIM_OC3_SetConfig+0xae>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a19      	ldr	r2, [pc, #100]	; (8007894 <TIM_OC3_SetConfig+0x108>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d003      	beq.n	800783a <TIM_OC3_SetConfig+0xae>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a18      	ldr	r2, [pc, #96]	; (8007898 <TIM_OC3_SetConfig+0x10c>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d113      	bne.n	8007862 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007840:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007848:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	695b      	ldr	r3, [r3, #20]
 800784e:	011b      	lsls	r3, r3, #4
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	4313      	orrs	r3, r2
 8007854:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	011b      	lsls	r3, r3, #4
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	4313      	orrs	r3, r2
 8007860:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	693a      	ldr	r2, [r7, #16]
 8007866:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	68fa      	ldr	r2, [r7, #12]
 800786c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	685a      	ldr	r2, [r3, #4]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	621a      	str	r2, [r3, #32]
}
 800787c:	bf00      	nop
 800787e:	371c      	adds	r7, #28
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	40012c00 	.word	0x40012c00
 800788c:	40013400 	.word	0x40013400
 8007890:	40014000 	.word	0x40014000
 8007894:	40014400 	.word	0x40014400
 8007898:	40014800 	.word	0x40014800

0800789c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	021b      	lsls	r3, r3, #8
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	031b      	lsls	r3, r3, #12
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a18      	ldr	r2, [pc, #96]	; (800795c <TIM_OC4_SetConfig+0xc0>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d00f      	beq.n	8007920 <TIM_OC4_SetConfig+0x84>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a17      	ldr	r2, [pc, #92]	; (8007960 <TIM_OC4_SetConfig+0xc4>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d00b      	beq.n	8007920 <TIM_OC4_SetConfig+0x84>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a16      	ldr	r2, [pc, #88]	; (8007964 <TIM_OC4_SetConfig+0xc8>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d007      	beq.n	8007920 <TIM_OC4_SetConfig+0x84>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a15      	ldr	r2, [pc, #84]	; (8007968 <TIM_OC4_SetConfig+0xcc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d003      	beq.n	8007920 <TIM_OC4_SetConfig+0x84>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	4a14      	ldr	r2, [pc, #80]	; (800796c <TIM_OC4_SetConfig+0xd0>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d109      	bne.n	8007934 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007926:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	019b      	lsls	r3, r3, #6
 800792e:	697a      	ldr	r2, [r7, #20]
 8007930:	4313      	orrs	r3, r2
 8007932:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685a      	ldr	r2, [r3, #4]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	621a      	str	r2, [r3, #32]
}
 800794e:	bf00      	nop
 8007950:	371c      	adds	r7, #28
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	40012c00 	.word	0x40012c00
 8007960:	40013400 	.word	0x40013400
 8007964:	40014000 	.word	0x40014000
 8007968:	40014400 	.word	0x40014400
 800796c:	40014800 	.word	0x40014800

08007970 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800799e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80079b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	041b      	lsls	r3, r3, #16
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	4313      	orrs	r3, r2
 80079c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a17      	ldr	r2, [pc, #92]	; (8007a24 <TIM_OC5_SetConfig+0xb4>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d00f      	beq.n	80079ea <TIM_OC5_SetConfig+0x7a>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a16      	ldr	r2, [pc, #88]	; (8007a28 <TIM_OC5_SetConfig+0xb8>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d00b      	beq.n	80079ea <TIM_OC5_SetConfig+0x7a>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a15      	ldr	r2, [pc, #84]	; (8007a2c <TIM_OC5_SetConfig+0xbc>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d007      	beq.n	80079ea <TIM_OC5_SetConfig+0x7a>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a14      	ldr	r2, [pc, #80]	; (8007a30 <TIM_OC5_SetConfig+0xc0>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d003      	beq.n	80079ea <TIM_OC5_SetConfig+0x7a>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a13      	ldr	r2, [pc, #76]	; (8007a34 <TIM_OC5_SetConfig+0xc4>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d109      	bne.n	80079fe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	021b      	lsls	r3, r3, #8
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	621a      	str	r2, [r3, #32]
}
 8007a18:	bf00      	nop
 8007a1a:	371c      	adds	r7, #28
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr
 8007a24:	40012c00 	.word	0x40012c00
 8007a28:	40013400 	.word	0x40013400
 8007a2c:	40014000 	.word	0x40014000
 8007a30:	40014400 	.word	0x40014400
 8007a34:	40014800 	.word	0x40014800

08007a38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	051b      	lsls	r3, r3, #20
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a18      	ldr	r2, [pc, #96]	; (8007af0 <TIM_OC6_SetConfig+0xb8>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00f      	beq.n	8007ab4 <TIM_OC6_SetConfig+0x7c>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a17      	ldr	r2, [pc, #92]	; (8007af4 <TIM_OC6_SetConfig+0xbc>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d00b      	beq.n	8007ab4 <TIM_OC6_SetConfig+0x7c>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a16      	ldr	r2, [pc, #88]	; (8007af8 <TIM_OC6_SetConfig+0xc0>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d007      	beq.n	8007ab4 <TIM_OC6_SetConfig+0x7c>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a15      	ldr	r2, [pc, #84]	; (8007afc <TIM_OC6_SetConfig+0xc4>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d003      	beq.n	8007ab4 <TIM_OC6_SetConfig+0x7c>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a14      	ldr	r2, [pc, #80]	; (8007b00 <TIM_OC6_SetConfig+0xc8>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d109      	bne.n	8007ac8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007aba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	695b      	ldr	r3, [r3, #20]
 8007ac0:	029b      	lsls	r3, r3, #10
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	621a      	str	r2, [r3, #32]
}
 8007ae2:	bf00      	nop
 8007ae4:	371c      	adds	r7, #28
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr
 8007aee:	bf00      	nop
 8007af0:	40012c00 	.word	0x40012c00
 8007af4:	40013400 	.word	0x40013400
 8007af8:	40014000 	.word	0x40014000
 8007afc:	40014400 	.word	0x40014400
 8007b00:	40014800 	.word	0x40014800

08007b04 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b20:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	693a      	ldr	r2, [r7, #16]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b32:	f023 0307 	bic.w	r3, r3, #7
 8007b36:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	2b70      	cmp	r3, #112	; 0x70
 8007b50:	d01a      	beq.n	8007b88 <TIM_SlaveTimer_SetConfig+0x84>
 8007b52:	2b70      	cmp	r3, #112	; 0x70
 8007b54:	d860      	bhi.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
 8007b56:	2b60      	cmp	r3, #96	; 0x60
 8007b58:	d054      	beq.n	8007c04 <TIM_SlaveTimer_SetConfig+0x100>
 8007b5a:	2b60      	cmp	r3, #96	; 0x60
 8007b5c:	d85c      	bhi.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
 8007b5e:	2b50      	cmp	r3, #80	; 0x50
 8007b60:	d046      	beq.n	8007bf0 <TIM_SlaveTimer_SetConfig+0xec>
 8007b62:	2b50      	cmp	r3, #80	; 0x50
 8007b64:	d858      	bhi.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
 8007b66:	2b40      	cmp	r3, #64	; 0x40
 8007b68:	d019      	beq.n	8007b9e <TIM_SlaveTimer_SetConfig+0x9a>
 8007b6a:	2b40      	cmp	r3, #64	; 0x40
 8007b6c:	d854      	bhi.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
 8007b6e:	2b30      	cmp	r3, #48	; 0x30
 8007b70:	d055      	beq.n	8007c1e <TIM_SlaveTimer_SetConfig+0x11a>
 8007b72:	2b30      	cmp	r3, #48	; 0x30
 8007b74:	d850      	bhi.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
 8007b76:	2b20      	cmp	r3, #32
 8007b78:	d051      	beq.n	8007c1e <TIM_SlaveTimer_SetConfig+0x11a>
 8007b7a:	2b20      	cmp	r3, #32
 8007b7c:	d84c      	bhi.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d04d      	beq.n	8007c1e <TIM_SlaveTimer_SetConfig+0x11a>
 8007b82:	2b10      	cmp	r3, #16
 8007b84:	d04b      	beq.n	8007c1e <TIM_SlaveTimer_SetConfig+0x11a>
 8007b86:	e047      	b.n	8007c18 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6818      	ldr	r0, [r3, #0]
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	68d9      	ldr	r1, [r3, #12]
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	689a      	ldr	r2, [r3, #8]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	691b      	ldr	r3, [r3, #16]
 8007b98:	f000 f9e0 	bl	8007f5c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007b9c:	e040      	b.n	8007c20 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b05      	cmp	r3, #5
 8007ba4:	d101      	bne.n	8007baa <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e03b      	b.n	8007c22 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6a1b      	ldr	r3, [r3, #32]
 8007bb0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6a1a      	ldr	r2, [r3, #32]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f022 0201 	bic.w	r2, r2, #1
 8007bc0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bd0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	011b      	lsls	r3, r3, #4
 8007bd8:	68ba      	ldr	r2, [r7, #8]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	621a      	str	r2, [r3, #32]
      break;
 8007bee:	e017      	b.n	8007c20 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6818      	ldr	r0, [r3, #0]
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	6899      	ldr	r1, [r3, #8]
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	691b      	ldr	r3, [r3, #16]
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	f000 f87d 	bl	8007cfc <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007c02:	e00d      	b.n	8007c20 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6818      	ldr	r0, [r3, #0]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	6899      	ldr	r1, [r3, #8]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	691b      	ldr	r3, [r3, #16]
 8007c10:	461a      	mov	r2, r3
 8007c12:	f000 f8df 	bl	8007dd4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007c16:	e003      	b.n	8007c20 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c1c:	e000      	b.n	8007c20 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8007c1e:	bf00      	nop
  }

  return status;
 8007c20:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3718      	adds	r7, #24
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
	...

08007c2c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b087      	sub	sp, #28
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
 8007c38:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	f023 0201 	bic.w	r2, r3, #1
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a1b      	ldr	r3, [r3, #32]
 8007c50:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	4a24      	ldr	r2, [pc, #144]	; (8007ce8 <TIM_TI1_SetConfig+0xbc>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d013      	beq.n	8007c82 <TIM_TI1_SetConfig+0x56>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c60:	d00f      	beq.n	8007c82 <TIM_TI1_SetConfig+0x56>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	4a21      	ldr	r2, [pc, #132]	; (8007cec <TIM_TI1_SetConfig+0xc0>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d00b      	beq.n	8007c82 <TIM_TI1_SetConfig+0x56>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	4a20      	ldr	r2, [pc, #128]	; (8007cf0 <TIM_TI1_SetConfig+0xc4>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d007      	beq.n	8007c82 <TIM_TI1_SetConfig+0x56>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4a1f      	ldr	r2, [pc, #124]	; (8007cf4 <TIM_TI1_SetConfig+0xc8>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d003      	beq.n	8007c82 <TIM_TI1_SetConfig+0x56>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	4a1e      	ldr	r2, [pc, #120]	; (8007cf8 <TIM_TI1_SetConfig+0xcc>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d101      	bne.n	8007c86 <TIM_TI1_SetConfig+0x5a>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e000      	b.n	8007c88 <TIM_TI1_SetConfig+0x5c>
 8007c86:	2300      	movs	r3, #0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d008      	beq.n	8007c9e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	f023 0303 	bic.w	r3, r3, #3
 8007c92:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007c94:	697a      	ldr	r2, [r7, #20]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
 8007c9c:	e003      	b.n	8007ca6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f043 0301 	orr.w	r3, r3, #1
 8007ca4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	011b      	lsls	r3, r3, #4
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	f023 030a 	bic.w	r3, r3, #10
 8007cc0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	f003 030a 	and.w	r3, r3, #10
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	621a      	str	r2, [r3, #32]
}
 8007cda:	bf00      	nop
 8007cdc:	371c      	adds	r7, #28
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	40012c00 	.word	0x40012c00
 8007cec:	40000400 	.word	0x40000400
 8007cf0:	40000800 	.word	0x40000800
 8007cf4:	40013400 	.word	0x40013400
 8007cf8:	40014000 	.word	0x40014000

08007cfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b087      	sub	sp, #28
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60f8      	str	r0, [r7, #12]
 8007d04:	60b9      	str	r1, [r7, #8]
 8007d06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6a1b      	ldr	r3, [r3, #32]
 8007d0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6a1b      	ldr	r3, [r3, #32]
 8007d12:	f023 0201 	bic.w	r2, r3, #1
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	699b      	ldr	r3, [r3, #24]
 8007d1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	011b      	lsls	r3, r3, #4
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f023 030a 	bic.w	r3, r3, #10
 8007d38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d3a:	697a      	ldr	r2, [r7, #20]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	697a      	ldr	r2, [r7, #20]
 8007d4c:	621a      	str	r2, [r3, #32]
}
 8007d4e:	bf00      	nop
 8007d50:	371c      	adds	r7, #28
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr

08007d5a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d5a:	b480      	push	{r7}
 8007d5c:	b087      	sub	sp, #28
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	60f8      	str	r0, [r7, #12]
 8007d62:	60b9      	str	r1, [r7, #8]
 8007d64:	607a      	str	r2, [r7, #4]
 8007d66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	f023 0210 	bic.w	r2, r3, #16
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	699b      	ldr	r3, [r3, #24]
 8007d78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	021b      	lsls	r3, r3, #8
 8007d8c:	697a      	ldr	r2, [r7, #20]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	031b      	lsls	r3, r3, #12
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	697a      	ldr	r2, [r7, #20]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007dac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	011b      	lsls	r3, r3, #4
 8007db2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007db6:	693a      	ldr	r2, [r7, #16]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	693a      	ldr	r2, [r7, #16]
 8007dc6:	621a      	str	r2, [r3, #32]
}
 8007dc8:	bf00      	nop
 8007dca:	371c      	adds	r7, #28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b087      	sub	sp, #28
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6a1b      	ldr	r3, [r3, #32]
 8007de4:	f023 0210 	bic.w	r2, r3, #16
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	699b      	ldr	r3, [r3, #24]
 8007df0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6a1b      	ldr	r3, [r3, #32]
 8007df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007dfe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	031b      	lsls	r3, r3, #12
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	011b      	lsls	r3, r3, #4
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	621a      	str	r2, [r3, #32]
}
 8007e28:	bf00      	nop
 8007e2a:	371c      	adds	r7, #28
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b087      	sub	sp, #28
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	607a      	str	r2, [r7, #4]
 8007e40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	69db      	ldr	r3, [r3, #28]
 8007e52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f023 0303 	bic.w	r3, r3, #3
 8007e60:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007e62:	697a      	ldr	r2, [r7, #20]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e70:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	011b      	lsls	r3, r3, #4
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	697a      	ldr	r2, [r7, #20]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007e84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007e8e:	693a      	ldr	r2, [r7, #16]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	697a      	ldr	r2, [r7, #20]
 8007e98:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	621a      	str	r2, [r3, #32]
}
 8007ea0:	bf00      	nop
 8007ea2:	371c      	adds	r7, #28
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b087      	sub	sp, #28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	607a      	str	r2, [r7, #4]
 8007eb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	69db      	ldr	r3, [r3, #28]
 8007eca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6a1b      	ldr	r3, [r3, #32]
 8007ed0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ed8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	021b      	lsls	r3, r3, #8
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007eea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	031b      	lsls	r3, r3, #12
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007efe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	031b      	lsls	r3, r3, #12
 8007f04:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	697a      	ldr	r2, [r7, #20]
 8007f12:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	693a      	ldr	r2, [r7, #16]
 8007f18:	621a      	str	r2, [r3, #32]
}
 8007f1a:	bf00      	nop
 8007f1c:	371c      	adds	r7, #28
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b085      	sub	sp, #20
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
 8007f2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f3e:	683a      	ldr	r2, [r7, #0]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	f043 0307 	orr.w	r3, r3, #7
 8007f48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	609a      	str	r2, [r3, #8]
}
 8007f50:	bf00      	nop
 8007f52:	3714      	adds	r7, #20
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
 8007f68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	021a      	lsls	r2, r3, #8
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	431a      	orrs	r2, r3
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	609a      	str	r2, [r3, #8]
}
 8007f90:	bf00      	nop
 8007f92:	371c      	adds	r7, #28
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b087      	sub	sp, #28
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	f003 031f 	and.w	r3, r3, #31
 8007fae:	2201      	movs	r2, #1
 8007fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6a1a      	ldr	r2, [r3, #32]
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	43db      	mvns	r3, r3
 8007fbe:	401a      	ands	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6a1a      	ldr	r2, [r3, #32]
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	f003 031f 	and.w	r3, r3, #31
 8007fce:	6879      	ldr	r1, [r7, #4]
 8007fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	621a      	str	r2, [r3, #32]
}
 8007fda:	bf00      	nop
 8007fdc:	371c      	adds	r7, #28
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr
	...

08007fe8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d101      	bne.n	8008000 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ffc:	2302      	movs	r3, #2
 8007ffe:	e063      	b.n	80080c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2202      	movs	r2, #2
 800800c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a2b      	ldr	r2, [pc, #172]	; (80080d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d004      	beq.n	8008034 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a2a      	ldr	r2, [pc, #168]	; (80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d108      	bne.n	8008046 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800803a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	4313      	orrs	r3, r2
 8008044:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800804c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	4313      	orrs	r3, r2
 8008056:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a1b      	ldr	r2, [pc, #108]	; (80080d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d018      	beq.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008072:	d013      	beq.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a18      	ldr	r2, [pc, #96]	; (80080dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d00e      	beq.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a17      	ldr	r2, [pc, #92]	; (80080e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d009      	beq.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a12      	ldr	r2, [pc, #72]	; (80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d004      	beq.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a13      	ldr	r2, [pc, #76]	; (80080e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d10c      	bne.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	68ba      	ldr	r2, [r7, #8]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2201      	movs	r2, #1
 80080ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3714      	adds	r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr
 80080d4:	40012c00 	.word	0x40012c00
 80080d8:	40013400 	.word	0x40013400
 80080dc:	40000400 	.word	0x40000400
 80080e0:	40000800 	.word	0x40000800
 80080e4:	40014000 	.word	0x40014000

080080e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80080f2:	2300      	movs	r3, #0
 80080f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d101      	bne.n	8008104 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008100:	2302      	movs	r3, #2
 8008102:	e065      	b.n	80081d0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	4313      	orrs	r3, r2
 8008118:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	4313      	orrs	r3, r2
 8008126:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	4313      	orrs	r3, r2
 8008134:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4313      	orrs	r3, r2
 8008142:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	4313      	orrs	r3, r2
 8008150:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	695b      	ldr	r3, [r3, #20]
 800815c:	4313      	orrs	r3, r2
 800815e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800816a:	4313      	orrs	r3, r2
 800816c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	041b      	lsls	r3, r3, #16
 800817a:	4313      	orrs	r3, r2
 800817c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a16      	ldr	r2, [pc, #88]	; (80081dc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d004      	beq.n	8008192 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a14      	ldr	r2, [pc, #80]	; (80081e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d115      	bne.n	80081be <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	051b      	lsls	r3, r3, #20
 800819e:	4313      	orrs	r3, r2
 80081a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	69db      	ldr	r3, [r3, #28]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr
 80081dc:	40012c00 	.word	0x40012c00
 80081e0:	40013400 	.word	0x40013400

080081e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008200:	bf00      	nop
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008214:	bf00      	nop
 8008216:	370c      	adds	r7, #12
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d101      	bne.n	8008232 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e040      	b.n	80082b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008236:	2b00      	cmp	r3, #0
 8008238:	d106      	bne.n	8008248 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f7f9 fd84 	bl	8001d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2224      	movs	r2, #36	; 0x24
 800824c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f022 0201 	bic.w	r2, r2, #1
 800825c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f8b6 	bl	80083d0 <UART_SetConfig>
 8008264:	4603      	mov	r3, r0
 8008266:	2b01      	cmp	r3, #1
 8008268:	d101      	bne.n	800826e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e022      	b.n	80082b4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008272:	2b00      	cmp	r3, #0
 8008274:	d002      	beq.n	800827c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fa7c 	bl	8008774 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	685a      	ldr	r2, [r3, #4]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800828a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	689a      	ldr	r2, [r3, #8]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800829a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0201 	orr.w	r2, r2, #1
 80082aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 fb03 	bl	80088b8 <UART_CheckIdleState>
 80082b2:	4603      	mov	r3, r0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3708      	adds	r7, #8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b08a      	sub	sp, #40	; 0x28
 80082c0:	af02      	add	r7, sp, #8
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	603b      	str	r3, [r7, #0]
 80082c8:	4613      	mov	r3, r2
 80082ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082d0:	2b20      	cmp	r3, #32
 80082d2:	d178      	bne.n	80083c6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d002      	beq.n	80082e0 <HAL_UART_Transmit+0x24>
 80082da:	88fb      	ldrh	r3, [r7, #6]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d101      	bne.n	80082e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	e071      	b.n	80083c8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2221      	movs	r2, #33	; 0x21
 80082f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082f2:	f7fa f8c1 	bl	8002478 <HAL_GetTick>
 80082f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	88fa      	ldrh	r2, [r7, #6]
 80082fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	88fa      	ldrh	r2, [r7, #6]
 8008304:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008310:	d108      	bne.n	8008324 <HAL_UART_Transmit+0x68>
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d104      	bne.n	8008324 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	61bb      	str	r3, [r7, #24]
 8008322:	e003      	b.n	800832c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008328:	2300      	movs	r3, #0
 800832a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800832c:	e030      	b.n	8008390 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	9300      	str	r3, [sp, #0]
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	2200      	movs	r2, #0
 8008336:	2180      	movs	r1, #128	; 0x80
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f000 fb65 	bl	8008a08 <UART_WaitOnFlagUntilTimeout>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d004      	beq.n	800834e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2220      	movs	r2, #32
 8008348:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e03c      	b.n	80083c8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800834e:	69fb      	ldr	r3, [r7, #28]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10b      	bne.n	800836c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	881a      	ldrh	r2, [r3, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008360:	b292      	uxth	r2, r2
 8008362:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	3302      	adds	r3, #2
 8008368:	61bb      	str	r3, [r7, #24]
 800836a:	e008      	b.n	800837e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	781a      	ldrb	r2, [r3, #0]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	b292      	uxth	r2, r2
 8008376:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	3301      	adds	r3, #1
 800837c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008384:	b29b      	uxth	r3, r3
 8008386:	3b01      	subs	r3, #1
 8008388:	b29a      	uxth	r2, r3
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008396:	b29b      	uxth	r3, r3
 8008398:	2b00      	cmp	r3, #0
 800839a:	d1c8      	bne.n	800832e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	9300      	str	r3, [sp, #0]
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	2200      	movs	r2, #0
 80083a4:	2140      	movs	r1, #64	; 0x40
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f000 fb2e 	bl	8008a08 <UART_WaitOnFlagUntilTimeout>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d004      	beq.n	80083bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2220      	movs	r2, #32
 80083b6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e005      	b.n	80083c8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2220      	movs	r2, #32
 80083c0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	e000      	b.n	80083c8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80083c6:	2302      	movs	r3, #2
  }
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3720      	adds	r7, #32
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b088      	sub	sp, #32
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80083d8:	2300      	movs	r3, #0
 80083da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	689a      	ldr	r2, [r3, #8]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	431a      	orrs	r2, r3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	695b      	ldr	r3, [r3, #20]
 80083ea:	431a      	orrs	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	69db      	ldr	r3, [r3, #28]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80083fe:	f023 030c 	bic.w	r3, r3, #12
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	6812      	ldr	r2, [r2, #0]
 8008406:	6979      	ldr	r1, [r7, #20]
 8008408:	430b      	orrs	r3, r1
 800840a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	68da      	ldr	r2, [r3, #12]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	430a      	orrs	r2, r1
 8008420:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6a1b      	ldr	r3, [r3, #32]
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	4313      	orrs	r3, r2
 8008430:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	697a      	ldr	r2, [r7, #20]
 8008442:	430a      	orrs	r2, r1
 8008444:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4aad      	ldr	r2, [pc, #692]	; (8008700 <UART_SetConfig+0x330>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d120      	bne.n	8008492 <UART_SetConfig+0xc2>
 8008450:	4bac      	ldr	r3, [pc, #688]	; (8008704 <UART_SetConfig+0x334>)
 8008452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008454:	f003 0303 	and.w	r3, r3, #3
 8008458:	2b03      	cmp	r3, #3
 800845a:	d817      	bhi.n	800848c <UART_SetConfig+0xbc>
 800845c:	a201      	add	r2, pc, #4	; (adr r2, 8008464 <UART_SetConfig+0x94>)
 800845e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008462:	bf00      	nop
 8008464:	08008475 	.word	0x08008475
 8008468:	08008481 	.word	0x08008481
 800846c:	08008487 	.word	0x08008487
 8008470:	0800847b 	.word	0x0800847b
 8008474:	2301      	movs	r3, #1
 8008476:	77fb      	strb	r3, [r7, #31]
 8008478:	e0b5      	b.n	80085e6 <UART_SetConfig+0x216>
 800847a:	2302      	movs	r3, #2
 800847c:	77fb      	strb	r3, [r7, #31]
 800847e:	e0b2      	b.n	80085e6 <UART_SetConfig+0x216>
 8008480:	2304      	movs	r3, #4
 8008482:	77fb      	strb	r3, [r7, #31]
 8008484:	e0af      	b.n	80085e6 <UART_SetConfig+0x216>
 8008486:	2308      	movs	r3, #8
 8008488:	77fb      	strb	r3, [r7, #31]
 800848a:	e0ac      	b.n	80085e6 <UART_SetConfig+0x216>
 800848c:	2310      	movs	r3, #16
 800848e:	77fb      	strb	r3, [r7, #31]
 8008490:	e0a9      	b.n	80085e6 <UART_SetConfig+0x216>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a9c      	ldr	r2, [pc, #624]	; (8008708 <UART_SetConfig+0x338>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d124      	bne.n	80084e6 <UART_SetConfig+0x116>
 800849c:	4b99      	ldr	r3, [pc, #612]	; (8008704 <UART_SetConfig+0x334>)
 800849e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80084a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80084a8:	d011      	beq.n	80084ce <UART_SetConfig+0xfe>
 80084aa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80084ae:	d817      	bhi.n	80084e0 <UART_SetConfig+0x110>
 80084b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084b4:	d011      	beq.n	80084da <UART_SetConfig+0x10a>
 80084b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084ba:	d811      	bhi.n	80084e0 <UART_SetConfig+0x110>
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <UART_SetConfig+0xf8>
 80084c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084c4:	d006      	beq.n	80084d4 <UART_SetConfig+0x104>
 80084c6:	e00b      	b.n	80084e0 <UART_SetConfig+0x110>
 80084c8:	2300      	movs	r3, #0
 80084ca:	77fb      	strb	r3, [r7, #31]
 80084cc:	e08b      	b.n	80085e6 <UART_SetConfig+0x216>
 80084ce:	2302      	movs	r3, #2
 80084d0:	77fb      	strb	r3, [r7, #31]
 80084d2:	e088      	b.n	80085e6 <UART_SetConfig+0x216>
 80084d4:	2304      	movs	r3, #4
 80084d6:	77fb      	strb	r3, [r7, #31]
 80084d8:	e085      	b.n	80085e6 <UART_SetConfig+0x216>
 80084da:	2308      	movs	r3, #8
 80084dc:	77fb      	strb	r3, [r7, #31]
 80084de:	e082      	b.n	80085e6 <UART_SetConfig+0x216>
 80084e0:	2310      	movs	r3, #16
 80084e2:	77fb      	strb	r3, [r7, #31]
 80084e4:	e07f      	b.n	80085e6 <UART_SetConfig+0x216>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a88      	ldr	r2, [pc, #544]	; (800870c <UART_SetConfig+0x33c>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d124      	bne.n	800853a <UART_SetConfig+0x16a>
 80084f0:	4b84      	ldr	r3, [pc, #528]	; (8008704 <UART_SetConfig+0x334>)
 80084f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084f4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80084f8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80084fc:	d011      	beq.n	8008522 <UART_SetConfig+0x152>
 80084fe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008502:	d817      	bhi.n	8008534 <UART_SetConfig+0x164>
 8008504:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008508:	d011      	beq.n	800852e <UART_SetConfig+0x15e>
 800850a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800850e:	d811      	bhi.n	8008534 <UART_SetConfig+0x164>
 8008510:	2b00      	cmp	r3, #0
 8008512:	d003      	beq.n	800851c <UART_SetConfig+0x14c>
 8008514:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008518:	d006      	beq.n	8008528 <UART_SetConfig+0x158>
 800851a:	e00b      	b.n	8008534 <UART_SetConfig+0x164>
 800851c:	2300      	movs	r3, #0
 800851e:	77fb      	strb	r3, [r7, #31]
 8008520:	e061      	b.n	80085e6 <UART_SetConfig+0x216>
 8008522:	2302      	movs	r3, #2
 8008524:	77fb      	strb	r3, [r7, #31]
 8008526:	e05e      	b.n	80085e6 <UART_SetConfig+0x216>
 8008528:	2304      	movs	r3, #4
 800852a:	77fb      	strb	r3, [r7, #31]
 800852c:	e05b      	b.n	80085e6 <UART_SetConfig+0x216>
 800852e:	2308      	movs	r3, #8
 8008530:	77fb      	strb	r3, [r7, #31]
 8008532:	e058      	b.n	80085e6 <UART_SetConfig+0x216>
 8008534:	2310      	movs	r3, #16
 8008536:	77fb      	strb	r3, [r7, #31]
 8008538:	e055      	b.n	80085e6 <UART_SetConfig+0x216>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a74      	ldr	r2, [pc, #464]	; (8008710 <UART_SetConfig+0x340>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d124      	bne.n	800858e <UART_SetConfig+0x1be>
 8008544:	4b6f      	ldr	r3, [pc, #444]	; (8008704 <UART_SetConfig+0x334>)
 8008546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008548:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800854c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008550:	d011      	beq.n	8008576 <UART_SetConfig+0x1a6>
 8008552:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008556:	d817      	bhi.n	8008588 <UART_SetConfig+0x1b8>
 8008558:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800855c:	d011      	beq.n	8008582 <UART_SetConfig+0x1b2>
 800855e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008562:	d811      	bhi.n	8008588 <UART_SetConfig+0x1b8>
 8008564:	2b00      	cmp	r3, #0
 8008566:	d003      	beq.n	8008570 <UART_SetConfig+0x1a0>
 8008568:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800856c:	d006      	beq.n	800857c <UART_SetConfig+0x1ac>
 800856e:	e00b      	b.n	8008588 <UART_SetConfig+0x1b8>
 8008570:	2300      	movs	r3, #0
 8008572:	77fb      	strb	r3, [r7, #31]
 8008574:	e037      	b.n	80085e6 <UART_SetConfig+0x216>
 8008576:	2302      	movs	r3, #2
 8008578:	77fb      	strb	r3, [r7, #31]
 800857a:	e034      	b.n	80085e6 <UART_SetConfig+0x216>
 800857c:	2304      	movs	r3, #4
 800857e:	77fb      	strb	r3, [r7, #31]
 8008580:	e031      	b.n	80085e6 <UART_SetConfig+0x216>
 8008582:	2308      	movs	r3, #8
 8008584:	77fb      	strb	r3, [r7, #31]
 8008586:	e02e      	b.n	80085e6 <UART_SetConfig+0x216>
 8008588:	2310      	movs	r3, #16
 800858a:	77fb      	strb	r3, [r7, #31]
 800858c:	e02b      	b.n	80085e6 <UART_SetConfig+0x216>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a60      	ldr	r2, [pc, #384]	; (8008714 <UART_SetConfig+0x344>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d124      	bne.n	80085e2 <UART_SetConfig+0x212>
 8008598:	4b5a      	ldr	r3, [pc, #360]	; (8008704 <UART_SetConfig+0x334>)
 800859a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800859c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80085a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80085a4:	d011      	beq.n	80085ca <UART_SetConfig+0x1fa>
 80085a6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80085aa:	d817      	bhi.n	80085dc <UART_SetConfig+0x20c>
 80085ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80085b0:	d011      	beq.n	80085d6 <UART_SetConfig+0x206>
 80085b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80085b6:	d811      	bhi.n	80085dc <UART_SetConfig+0x20c>
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d003      	beq.n	80085c4 <UART_SetConfig+0x1f4>
 80085bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80085c0:	d006      	beq.n	80085d0 <UART_SetConfig+0x200>
 80085c2:	e00b      	b.n	80085dc <UART_SetConfig+0x20c>
 80085c4:	2300      	movs	r3, #0
 80085c6:	77fb      	strb	r3, [r7, #31]
 80085c8:	e00d      	b.n	80085e6 <UART_SetConfig+0x216>
 80085ca:	2302      	movs	r3, #2
 80085cc:	77fb      	strb	r3, [r7, #31]
 80085ce:	e00a      	b.n	80085e6 <UART_SetConfig+0x216>
 80085d0:	2304      	movs	r3, #4
 80085d2:	77fb      	strb	r3, [r7, #31]
 80085d4:	e007      	b.n	80085e6 <UART_SetConfig+0x216>
 80085d6:	2308      	movs	r3, #8
 80085d8:	77fb      	strb	r3, [r7, #31]
 80085da:	e004      	b.n	80085e6 <UART_SetConfig+0x216>
 80085dc:	2310      	movs	r3, #16
 80085de:	77fb      	strb	r3, [r7, #31]
 80085e0:	e001      	b.n	80085e6 <UART_SetConfig+0x216>
 80085e2:	2310      	movs	r3, #16
 80085e4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085ee:	d15b      	bne.n	80086a8 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 80085f0:	7ffb      	ldrb	r3, [r7, #31]
 80085f2:	2b08      	cmp	r3, #8
 80085f4:	d827      	bhi.n	8008646 <UART_SetConfig+0x276>
 80085f6:	a201      	add	r2, pc, #4	; (adr r2, 80085fc <UART_SetConfig+0x22c>)
 80085f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fc:	08008621 	.word	0x08008621
 8008600:	08008629 	.word	0x08008629
 8008604:	08008631 	.word	0x08008631
 8008608:	08008647 	.word	0x08008647
 800860c:	08008637 	.word	0x08008637
 8008610:	08008647 	.word	0x08008647
 8008614:	08008647 	.word	0x08008647
 8008618:	08008647 	.word	0x08008647
 800861c:	0800863f 	.word	0x0800863f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008620:	f7fd fb52 	bl	8005cc8 <HAL_RCC_GetPCLK1Freq>
 8008624:	61b8      	str	r0, [r7, #24]
        break;
 8008626:	e013      	b.n	8008650 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008628:	f7fd fb70 	bl	8005d0c <HAL_RCC_GetPCLK2Freq>
 800862c:	61b8      	str	r0, [r7, #24]
        break;
 800862e:	e00f      	b.n	8008650 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008630:	4b39      	ldr	r3, [pc, #228]	; (8008718 <UART_SetConfig+0x348>)
 8008632:	61bb      	str	r3, [r7, #24]
        break;
 8008634:	e00c      	b.n	8008650 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008636:	f7fd facf 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 800863a:	61b8      	str	r0, [r7, #24]
        break;
 800863c:	e008      	b.n	8008650 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800863e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008642:	61bb      	str	r3, [r7, #24]
        break;
 8008644:	e004      	b.n	8008650 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8008646:	2300      	movs	r3, #0
 8008648:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	77bb      	strb	r3, [r7, #30]
        break;
 800864e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	2b00      	cmp	r3, #0
 8008654:	f000 8083 	beq.w	800875e <UART_SetConfig+0x38e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	005a      	lsls	r2, r3, #1
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	085b      	lsrs	r3, r3, #1
 8008662:	441a      	add	r2, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	fbb2 f3f3 	udiv	r3, r2, r3
 800866c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	2b0f      	cmp	r3, #15
 8008672:	d916      	bls.n	80086a2 <UART_SetConfig+0x2d2>
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800867a:	d212      	bcs.n	80086a2 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	b29b      	uxth	r3, r3
 8008680:	f023 030f 	bic.w	r3, r3, #15
 8008684:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	085b      	lsrs	r3, r3, #1
 800868a:	b29b      	uxth	r3, r3
 800868c:	f003 0307 	and.w	r3, r3, #7
 8008690:	b29a      	uxth	r2, r3
 8008692:	89fb      	ldrh	r3, [r7, #14]
 8008694:	4313      	orrs	r3, r2
 8008696:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	89fa      	ldrh	r2, [r7, #14]
 800869e:	60da      	str	r2, [r3, #12]
 80086a0:	e05d      	b.n	800875e <UART_SetConfig+0x38e>
      }
      else
      {
        ret = HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	77bb      	strb	r3, [r7, #30]
 80086a6:	e05a      	b.n	800875e <UART_SetConfig+0x38e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086a8:	7ffb      	ldrb	r3, [r7, #31]
 80086aa:	2b08      	cmp	r3, #8
 80086ac:	d836      	bhi.n	800871c <UART_SetConfig+0x34c>
 80086ae:	a201      	add	r2, pc, #4	; (adr r2, 80086b4 <UART_SetConfig+0x2e4>)
 80086b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b4:	080086d9 	.word	0x080086d9
 80086b8:	080086e1 	.word	0x080086e1
 80086bc:	080086e9 	.word	0x080086e9
 80086c0:	0800871d 	.word	0x0800871d
 80086c4:	080086ef 	.word	0x080086ef
 80086c8:	0800871d 	.word	0x0800871d
 80086cc:	0800871d 	.word	0x0800871d
 80086d0:	0800871d 	.word	0x0800871d
 80086d4:	080086f7 	.word	0x080086f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086d8:	f7fd faf6 	bl	8005cc8 <HAL_RCC_GetPCLK1Freq>
 80086dc:	61b8      	str	r0, [r7, #24]
        break;
 80086de:	e022      	b.n	8008726 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086e0:	f7fd fb14 	bl	8005d0c <HAL_RCC_GetPCLK2Freq>
 80086e4:	61b8      	str	r0, [r7, #24]
        break;
 80086e6:	e01e      	b.n	8008726 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086e8:	4b0b      	ldr	r3, [pc, #44]	; (8008718 <UART_SetConfig+0x348>)
 80086ea:	61bb      	str	r3, [r7, #24]
        break;
 80086ec:	e01b      	b.n	8008726 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086ee:	f7fd fa73 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 80086f2:	61b8      	str	r0, [r7, #24]
        break;
 80086f4:	e017      	b.n	8008726 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086fa:	61bb      	str	r3, [r7, #24]
        break;
 80086fc:	e013      	b.n	8008726 <UART_SetConfig+0x356>
 80086fe:	bf00      	nop
 8008700:	40013800 	.word	0x40013800
 8008704:	40021000 	.word	0x40021000
 8008708:	40004400 	.word	0x40004400
 800870c:	40004800 	.word	0x40004800
 8008710:	40004c00 	.word	0x40004c00
 8008714:	40005000 	.word	0x40005000
 8008718:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	77bb      	strb	r3, [r7, #30]
        break;
 8008724:	bf00      	nop
    }

    if (pclk != 0U)
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d018      	beq.n	800875e <UART_SetConfig+0x38e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	085a      	lsrs	r2, r3, #1
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	441a      	add	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	fbb2 f3f3 	udiv	r3, r2, r3
 800873e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	2b0f      	cmp	r3, #15
 8008744:	d909      	bls.n	800875a <UART_SetConfig+0x38a>
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800874c:	d205      	bcs.n	800875a <UART_SetConfig+0x38a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	b29a      	uxth	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	60da      	str	r2, [r3, #12]
 8008758:	e001      	b.n	800875e <UART_SetConfig+0x38e>
      }
      else
      {
        ret = HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800876a:	7fbb      	ldrb	r3, [r7, #30]
}
 800876c:	4618      	mov	r0, r3
 800876e:	3720      	adds	r7, #32
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00a      	beq.n	800879e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	430a      	orrs	r2, r1
 800879c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00a      	beq.n	80087c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	430a      	orrs	r2, r1
 80087be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c4:	f003 0304 	and.w	r3, r3, #4
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00a      	beq.n	80087e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	430a      	orrs	r2, r1
 80087e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087e6:	f003 0308 	and.w	r3, r3, #8
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00a      	beq.n	8008804 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	430a      	orrs	r2, r1
 8008802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008808:	f003 0310 	and.w	r3, r3, #16
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00a      	beq.n	8008826 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	430a      	orrs	r2, r1
 8008824:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882a:	f003 0320 	and.w	r3, r3, #32
 800882e:	2b00      	cmp	r3, #0
 8008830:	d00a      	beq.n	8008848 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	430a      	orrs	r2, r1
 8008846:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01a      	beq.n	800888a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800886e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008872:	d10a      	bne.n	800888a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800888e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00a      	beq.n	80088ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	605a      	str	r2, [r3, #4]
  }
}
 80088ac:	bf00      	nop
 80088ae:	370c      	adds	r7, #12
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b098      	sub	sp, #96	; 0x60
 80088bc:	af02      	add	r7, sp, #8
 80088be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088c8:	f7f9 fdd6 	bl	8002478 <HAL_GetTick>
 80088cc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f003 0308 	and.w	r3, r3, #8
 80088d8:	2b08      	cmp	r3, #8
 80088da:	d12e      	bne.n	800893a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80088e0:	9300      	str	r3, [sp, #0]
 80088e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088e4:	2200      	movs	r2, #0
 80088e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 f88c 	bl	8008a08 <UART_WaitOnFlagUntilTimeout>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d021      	beq.n	800893a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fe:	e853 3f00 	ldrex	r3, [r3]
 8008902:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008906:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800890a:	653b      	str	r3, [r7, #80]	; 0x50
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	461a      	mov	r2, r3
 8008912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008914:	647b      	str	r3, [r7, #68]	; 0x44
 8008916:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008918:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800891a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800891c:	e841 2300 	strex	r3, r2, [r1]
 8008920:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008922:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008924:	2b00      	cmp	r3, #0
 8008926:	d1e6      	bne.n	80088f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2220      	movs	r2, #32
 800892c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e062      	b.n	8008a00 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 0304 	and.w	r3, r3, #4
 8008944:	2b04      	cmp	r3, #4
 8008946:	d149      	bne.n	80089dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008948:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008950:	2200      	movs	r2, #0
 8008952:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f856 	bl	8008a08 <UART_WaitOnFlagUntilTimeout>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d03c      	beq.n	80089dc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896a:	e853 3f00 	ldrex	r3, [r3]
 800896e:	623b      	str	r3, [r7, #32]
   return(result);
 8008970:	6a3b      	ldr	r3, [r7, #32]
 8008972:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008976:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	461a      	mov	r2, r3
 800897e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008980:	633b      	str	r3, [r7, #48]	; 0x30
 8008982:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008984:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008988:	e841 2300 	strex	r3, r2, [r1]
 800898c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800898e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008990:	2b00      	cmp	r3, #0
 8008992:	d1e6      	bne.n	8008962 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3308      	adds	r3, #8
 800899a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	e853 3f00 	ldrex	r3, [r3]
 80089a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f023 0301 	bic.w	r3, r3, #1
 80089aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	3308      	adds	r3, #8
 80089b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089b4:	61fa      	str	r2, [r7, #28]
 80089b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b8:	69b9      	ldr	r1, [r7, #24]
 80089ba:	69fa      	ldr	r2, [r7, #28]
 80089bc:	e841 2300 	strex	r3, r2, [r1]
 80089c0:	617b      	str	r3, [r7, #20]
   return(result);
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d1e5      	bne.n	8008994 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e011      	b.n	8008a00 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2220      	movs	r2, #32
 80089e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2220      	movs	r2, #32
 80089e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2200      	movs	r2, #0
 80089fa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3758      	adds	r7, #88	; 0x58
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	60f8      	str	r0, [r7, #12]
 8008a10:	60b9      	str	r1, [r7, #8]
 8008a12:	603b      	str	r3, [r7, #0]
 8008a14:	4613      	mov	r3, r2
 8008a16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a18:	e049      	b.n	8008aae <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a20:	d045      	beq.n	8008aae <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a22:	f7f9 fd29 	bl	8002478 <HAL_GetTick>
 8008a26:	4602      	mov	r2, r0
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	1ad3      	subs	r3, r2, r3
 8008a2c:	69ba      	ldr	r2, [r7, #24]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d302      	bcc.n	8008a38 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d101      	bne.n	8008a3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	e048      	b.n	8008ace <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f003 0304 	and.w	r3, r3, #4
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d031      	beq.n	8008aae <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	f003 0308 	and.w	r3, r3, #8
 8008a54:	2b08      	cmp	r3, #8
 8008a56:	d110      	bne.n	8008a7a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2208      	movs	r2, #8
 8008a5e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 f838 	bl	8008ad6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2208      	movs	r2, #8
 8008a6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2200      	movs	r2, #0
 8008a72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e029      	b.n	8008ace <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	69db      	ldr	r3, [r3, #28]
 8008a80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a88:	d111      	bne.n	8008aae <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f000 f81e 	bl	8008ad6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e00f      	b.n	8008ace <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	69da      	ldr	r2, [r3, #28]
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	bf0c      	ite	eq
 8008abe:	2301      	moveq	r3, #1
 8008ac0:	2300      	movne	r3, #0
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	79fb      	ldrb	r3, [r7, #7]
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d0a6      	beq.n	8008a1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ad6:	b480      	push	{r7}
 8008ad8:	b095      	sub	sp, #84	; 0x54
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ae6:	e853 3f00 	ldrex	r3, [r3]
 8008aea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	461a      	mov	r2, r3
 8008afa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008afc:	643b      	str	r3, [r7, #64]	; 0x40
 8008afe:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b04:	e841 2300 	strex	r3, r2, [r1]
 8008b08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e6      	bne.n	8008ade <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	3308      	adds	r3, #8
 8008b16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b18:	6a3b      	ldr	r3, [r7, #32]
 8008b1a:	e853 3f00 	ldrex	r3, [r3]
 8008b1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	f023 0301 	bic.w	r3, r3, #1
 8008b26:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	3308      	adds	r3, #8
 8008b2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b38:	e841 2300 	strex	r3, r2, [r1]
 8008b3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1e5      	bne.n	8008b10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d118      	bne.n	8008b7e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	e853 3f00 	ldrex	r3, [r3]
 8008b58:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	f023 0310 	bic.w	r3, r3, #16
 8008b60:	647b      	str	r3, [r7, #68]	; 0x44
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b6a:	61bb      	str	r3, [r7, #24]
 8008b6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6e:	6979      	ldr	r1, [r7, #20]
 8008b70:	69ba      	ldr	r2, [r7, #24]
 8008b72:	e841 2300 	strex	r3, r2, [r1]
 8008b76:	613b      	str	r3, [r7, #16]
   return(result);
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d1e6      	bne.n	8008b4c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2220      	movs	r2, #32
 8008b82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008b92:	bf00      	nop
 8008b94:	3754      	adds	r7, #84	; 0x54
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr
	...

08008ba0 <__errno>:
 8008ba0:	4b01      	ldr	r3, [pc, #4]	; (8008ba8 <__errno+0x8>)
 8008ba2:	6818      	ldr	r0, [r3, #0]
 8008ba4:	4770      	bx	lr
 8008ba6:	bf00      	nop
 8008ba8:	2000000c 	.word	0x2000000c

08008bac <__libc_init_array>:
 8008bac:	b570      	push	{r4, r5, r6, lr}
 8008bae:	4d0d      	ldr	r5, [pc, #52]	; (8008be4 <__libc_init_array+0x38>)
 8008bb0:	4c0d      	ldr	r4, [pc, #52]	; (8008be8 <__libc_init_array+0x3c>)
 8008bb2:	1b64      	subs	r4, r4, r5
 8008bb4:	10a4      	asrs	r4, r4, #2
 8008bb6:	2600      	movs	r6, #0
 8008bb8:	42a6      	cmp	r6, r4
 8008bba:	d109      	bne.n	8008bd0 <__libc_init_array+0x24>
 8008bbc:	4d0b      	ldr	r5, [pc, #44]	; (8008bec <__libc_init_array+0x40>)
 8008bbe:	4c0c      	ldr	r4, [pc, #48]	; (8008bf0 <__libc_init_array+0x44>)
 8008bc0:	f002 feb6 	bl	800b930 <_init>
 8008bc4:	1b64      	subs	r4, r4, r5
 8008bc6:	10a4      	asrs	r4, r4, #2
 8008bc8:	2600      	movs	r6, #0
 8008bca:	42a6      	cmp	r6, r4
 8008bcc:	d105      	bne.n	8008bda <__libc_init_array+0x2e>
 8008bce:	bd70      	pop	{r4, r5, r6, pc}
 8008bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bd4:	4798      	blx	r3
 8008bd6:	3601      	adds	r6, #1
 8008bd8:	e7ee      	b.n	8008bb8 <__libc_init_array+0xc>
 8008bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bde:	4798      	blx	r3
 8008be0:	3601      	adds	r6, #1
 8008be2:	e7f2      	b.n	8008bca <__libc_init_array+0x1e>
 8008be4:	0800bf24 	.word	0x0800bf24
 8008be8:	0800bf24 	.word	0x0800bf24
 8008bec:	0800bf24 	.word	0x0800bf24
 8008bf0:	0800bf28 	.word	0x0800bf28

08008bf4 <memcpy>:
 8008bf4:	440a      	add	r2, r1
 8008bf6:	4291      	cmp	r1, r2
 8008bf8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008bfc:	d100      	bne.n	8008c00 <memcpy+0xc>
 8008bfe:	4770      	bx	lr
 8008c00:	b510      	push	{r4, lr}
 8008c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c0a:	4291      	cmp	r1, r2
 8008c0c:	d1f9      	bne.n	8008c02 <memcpy+0xe>
 8008c0e:	bd10      	pop	{r4, pc}

08008c10 <memset>:
 8008c10:	4402      	add	r2, r0
 8008c12:	4603      	mov	r3, r0
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d100      	bne.n	8008c1a <memset+0xa>
 8008c18:	4770      	bx	lr
 8008c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c1e:	e7f9      	b.n	8008c14 <memset+0x4>

08008c20 <__cvt>:
 8008c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c24:	ec55 4b10 	vmov	r4, r5, d0
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	460e      	mov	r6, r1
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	462b      	mov	r3, r5
 8008c30:	bfbb      	ittet	lt
 8008c32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c36:	461d      	movlt	r5, r3
 8008c38:	2300      	movge	r3, #0
 8008c3a:	232d      	movlt	r3, #45	; 0x2d
 8008c3c:	700b      	strb	r3, [r1, #0]
 8008c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c44:	4691      	mov	r9, r2
 8008c46:	f023 0820 	bic.w	r8, r3, #32
 8008c4a:	bfbc      	itt	lt
 8008c4c:	4622      	movlt	r2, r4
 8008c4e:	4614      	movlt	r4, r2
 8008c50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c54:	d005      	beq.n	8008c62 <__cvt+0x42>
 8008c56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008c5a:	d100      	bne.n	8008c5e <__cvt+0x3e>
 8008c5c:	3601      	adds	r6, #1
 8008c5e:	2102      	movs	r1, #2
 8008c60:	e000      	b.n	8008c64 <__cvt+0x44>
 8008c62:	2103      	movs	r1, #3
 8008c64:	ab03      	add	r3, sp, #12
 8008c66:	9301      	str	r3, [sp, #4]
 8008c68:	ab02      	add	r3, sp, #8
 8008c6a:	9300      	str	r3, [sp, #0]
 8008c6c:	ec45 4b10 	vmov	d0, r4, r5
 8008c70:	4653      	mov	r3, sl
 8008c72:	4632      	mov	r2, r6
 8008c74:	f000 fcec 	bl	8009650 <_dtoa_r>
 8008c78:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008c7c:	4607      	mov	r7, r0
 8008c7e:	d102      	bne.n	8008c86 <__cvt+0x66>
 8008c80:	f019 0f01 	tst.w	r9, #1
 8008c84:	d022      	beq.n	8008ccc <__cvt+0xac>
 8008c86:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c8a:	eb07 0906 	add.w	r9, r7, r6
 8008c8e:	d110      	bne.n	8008cb2 <__cvt+0x92>
 8008c90:	783b      	ldrb	r3, [r7, #0]
 8008c92:	2b30      	cmp	r3, #48	; 0x30
 8008c94:	d10a      	bne.n	8008cac <__cvt+0x8c>
 8008c96:	2200      	movs	r2, #0
 8008c98:	2300      	movs	r3, #0
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	4629      	mov	r1, r5
 8008c9e:	f7f7 ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ca2:	b918      	cbnz	r0, 8008cac <__cvt+0x8c>
 8008ca4:	f1c6 0601 	rsb	r6, r6, #1
 8008ca8:	f8ca 6000 	str.w	r6, [sl]
 8008cac:	f8da 3000 	ldr.w	r3, [sl]
 8008cb0:	4499      	add	r9, r3
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	4629      	mov	r1, r5
 8008cba:	f7f7 ff05 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cbe:	b108      	cbz	r0, 8008cc4 <__cvt+0xa4>
 8008cc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8008cc4:	2230      	movs	r2, #48	; 0x30
 8008cc6:	9b03      	ldr	r3, [sp, #12]
 8008cc8:	454b      	cmp	r3, r9
 8008cca:	d307      	bcc.n	8008cdc <__cvt+0xbc>
 8008ccc:	9b03      	ldr	r3, [sp, #12]
 8008cce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cd0:	1bdb      	subs	r3, r3, r7
 8008cd2:	4638      	mov	r0, r7
 8008cd4:	6013      	str	r3, [r2, #0]
 8008cd6:	b004      	add	sp, #16
 8008cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cdc:	1c59      	adds	r1, r3, #1
 8008cde:	9103      	str	r1, [sp, #12]
 8008ce0:	701a      	strb	r2, [r3, #0]
 8008ce2:	e7f0      	b.n	8008cc6 <__cvt+0xa6>

08008ce4 <__exponent>:
 8008ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2900      	cmp	r1, #0
 8008cea:	bfb8      	it	lt
 8008cec:	4249      	neglt	r1, r1
 8008cee:	f803 2b02 	strb.w	r2, [r3], #2
 8008cf2:	bfb4      	ite	lt
 8008cf4:	222d      	movlt	r2, #45	; 0x2d
 8008cf6:	222b      	movge	r2, #43	; 0x2b
 8008cf8:	2909      	cmp	r1, #9
 8008cfa:	7042      	strb	r2, [r0, #1]
 8008cfc:	dd2a      	ble.n	8008d54 <__exponent+0x70>
 8008cfe:	f10d 0407 	add.w	r4, sp, #7
 8008d02:	46a4      	mov	ip, r4
 8008d04:	270a      	movs	r7, #10
 8008d06:	46a6      	mov	lr, r4
 8008d08:	460a      	mov	r2, r1
 8008d0a:	fb91 f6f7 	sdiv	r6, r1, r7
 8008d0e:	fb07 1516 	mls	r5, r7, r6, r1
 8008d12:	3530      	adds	r5, #48	; 0x30
 8008d14:	2a63      	cmp	r2, #99	; 0x63
 8008d16:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008d1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008d1e:	4631      	mov	r1, r6
 8008d20:	dcf1      	bgt.n	8008d06 <__exponent+0x22>
 8008d22:	3130      	adds	r1, #48	; 0x30
 8008d24:	f1ae 0502 	sub.w	r5, lr, #2
 8008d28:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008d2c:	1c44      	adds	r4, r0, #1
 8008d2e:	4629      	mov	r1, r5
 8008d30:	4561      	cmp	r1, ip
 8008d32:	d30a      	bcc.n	8008d4a <__exponent+0x66>
 8008d34:	f10d 0209 	add.w	r2, sp, #9
 8008d38:	eba2 020e 	sub.w	r2, r2, lr
 8008d3c:	4565      	cmp	r5, ip
 8008d3e:	bf88      	it	hi
 8008d40:	2200      	movhi	r2, #0
 8008d42:	4413      	add	r3, r2
 8008d44:	1a18      	subs	r0, r3, r0
 8008d46:	b003      	add	sp, #12
 8008d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d4e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008d52:	e7ed      	b.n	8008d30 <__exponent+0x4c>
 8008d54:	2330      	movs	r3, #48	; 0x30
 8008d56:	3130      	adds	r1, #48	; 0x30
 8008d58:	7083      	strb	r3, [r0, #2]
 8008d5a:	70c1      	strb	r1, [r0, #3]
 8008d5c:	1d03      	adds	r3, r0, #4
 8008d5e:	e7f1      	b.n	8008d44 <__exponent+0x60>

08008d60 <_printf_float>:
 8008d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d64:	ed2d 8b02 	vpush	{d8}
 8008d68:	b08d      	sub	sp, #52	; 0x34
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008d70:	4616      	mov	r6, r2
 8008d72:	461f      	mov	r7, r3
 8008d74:	4605      	mov	r5, r0
 8008d76:	f001 fa57 	bl	800a228 <_localeconv_r>
 8008d7a:	f8d0 a000 	ldr.w	sl, [r0]
 8008d7e:	4650      	mov	r0, sl
 8008d80:	f7f7 fa26 	bl	80001d0 <strlen>
 8008d84:	2300      	movs	r3, #0
 8008d86:	930a      	str	r3, [sp, #40]	; 0x28
 8008d88:	6823      	ldr	r3, [r4, #0]
 8008d8a:	9305      	str	r3, [sp, #20]
 8008d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8008d90:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008d94:	3307      	adds	r3, #7
 8008d96:	f023 0307 	bic.w	r3, r3, #7
 8008d9a:	f103 0208 	add.w	r2, r3, #8
 8008d9e:	f8c8 2000 	str.w	r2, [r8]
 8008da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008daa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008dae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008db2:	9307      	str	r3, [sp, #28]
 8008db4:	f8cd 8018 	str.w	r8, [sp, #24]
 8008db8:	ee08 0a10 	vmov	s16, r0
 8008dbc:	4b9f      	ldr	r3, [pc, #636]	; (800903c <_printf_float+0x2dc>)
 8008dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008dc6:	f7f7 feb1 	bl	8000b2c <__aeabi_dcmpun>
 8008dca:	bb88      	cbnz	r0, 8008e30 <_printf_float+0xd0>
 8008dcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dd0:	4b9a      	ldr	r3, [pc, #616]	; (800903c <_printf_float+0x2dc>)
 8008dd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008dd6:	f7f7 fe8b 	bl	8000af0 <__aeabi_dcmple>
 8008dda:	bb48      	cbnz	r0, 8008e30 <_printf_float+0xd0>
 8008ddc:	2200      	movs	r2, #0
 8008dde:	2300      	movs	r3, #0
 8008de0:	4640      	mov	r0, r8
 8008de2:	4649      	mov	r1, r9
 8008de4:	f7f7 fe7a 	bl	8000adc <__aeabi_dcmplt>
 8008de8:	b110      	cbz	r0, 8008df0 <_printf_float+0x90>
 8008dea:	232d      	movs	r3, #45	; 0x2d
 8008dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008df0:	4b93      	ldr	r3, [pc, #588]	; (8009040 <_printf_float+0x2e0>)
 8008df2:	4894      	ldr	r0, [pc, #592]	; (8009044 <_printf_float+0x2e4>)
 8008df4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008df8:	bf94      	ite	ls
 8008dfa:	4698      	movls	r8, r3
 8008dfc:	4680      	movhi	r8, r0
 8008dfe:	2303      	movs	r3, #3
 8008e00:	6123      	str	r3, [r4, #16]
 8008e02:	9b05      	ldr	r3, [sp, #20]
 8008e04:	f023 0204 	bic.w	r2, r3, #4
 8008e08:	6022      	str	r2, [r4, #0]
 8008e0a:	f04f 0900 	mov.w	r9, #0
 8008e0e:	9700      	str	r7, [sp, #0]
 8008e10:	4633      	mov	r3, r6
 8008e12:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e14:	4621      	mov	r1, r4
 8008e16:	4628      	mov	r0, r5
 8008e18:	f000 f9d8 	bl	80091cc <_printf_common>
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	f040 8090 	bne.w	8008f42 <_printf_float+0x1e2>
 8008e22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e26:	b00d      	add	sp, #52	; 0x34
 8008e28:	ecbd 8b02 	vpop	{d8}
 8008e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e30:	4642      	mov	r2, r8
 8008e32:	464b      	mov	r3, r9
 8008e34:	4640      	mov	r0, r8
 8008e36:	4649      	mov	r1, r9
 8008e38:	f7f7 fe78 	bl	8000b2c <__aeabi_dcmpun>
 8008e3c:	b140      	cbz	r0, 8008e50 <_printf_float+0xf0>
 8008e3e:	464b      	mov	r3, r9
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	bfbc      	itt	lt
 8008e44:	232d      	movlt	r3, #45	; 0x2d
 8008e46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008e4a:	487f      	ldr	r0, [pc, #508]	; (8009048 <_printf_float+0x2e8>)
 8008e4c:	4b7f      	ldr	r3, [pc, #508]	; (800904c <_printf_float+0x2ec>)
 8008e4e:	e7d1      	b.n	8008df4 <_printf_float+0x94>
 8008e50:	6863      	ldr	r3, [r4, #4]
 8008e52:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008e56:	9206      	str	r2, [sp, #24]
 8008e58:	1c5a      	adds	r2, r3, #1
 8008e5a:	d13f      	bne.n	8008edc <_printf_float+0x17c>
 8008e5c:	2306      	movs	r3, #6
 8008e5e:	6063      	str	r3, [r4, #4]
 8008e60:	9b05      	ldr	r3, [sp, #20]
 8008e62:	6861      	ldr	r1, [r4, #4]
 8008e64:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008e68:	2300      	movs	r3, #0
 8008e6a:	9303      	str	r3, [sp, #12]
 8008e6c:	ab0a      	add	r3, sp, #40	; 0x28
 8008e6e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008e72:	ab09      	add	r3, sp, #36	; 0x24
 8008e74:	ec49 8b10 	vmov	d0, r8, r9
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	6022      	str	r2, [r4, #0]
 8008e7c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008e80:	4628      	mov	r0, r5
 8008e82:	f7ff fecd 	bl	8008c20 <__cvt>
 8008e86:	9b06      	ldr	r3, [sp, #24]
 8008e88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e8a:	2b47      	cmp	r3, #71	; 0x47
 8008e8c:	4680      	mov	r8, r0
 8008e8e:	d108      	bne.n	8008ea2 <_printf_float+0x142>
 8008e90:	1cc8      	adds	r0, r1, #3
 8008e92:	db02      	blt.n	8008e9a <_printf_float+0x13a>
 8008e94:	6863      	ldr	r3, [r4, #4]
 8008e96:	4299      	cmp	r1, r3
 8008e98:	dd41      	ble.n	8008f1e <_printf_float+0x1be>
 8008e9a:	f1ab 0b02 	sub.w	fp, fp, #2
 8008e9e:	fa5f fb8b 	uxtb.w	fp, fp
 8008ea2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ea6:	d820      	bhi.n	8008eea <_printf_float+0x18a>
 8008ea8:	3901      	subs	r1, #1
 8008eaa:	465a      	mov	r2, fp
 8008eac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008eb0:	9109      	str	r1, [sp, #36]	; 0x24
 8008eb2:	f7ff ff17 	bl	8008ce4 <__exponent>
 8008eb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008eb8:	1813      	adds	r3, r2, r0
 8008eba:	2a01      	cmp	r2, #1
 8008ebc:	4681      	mov	r9, r0
 8008ebe:	6123      	str	r3, [r4, #16]
 8008ec0:	dc02      	bgt.n	8008ec8 <_printf_float+0x168>
 8008ec2:	6822      	ldr	r2, [r4, #0]
 8008ec4:	07d2      	lsls	r2, r2, #31
 8008ec6:	d501      	bpl.n	8008ecc <_printf_float+0x16c>
 8008ec8:	3301      	adds	r3, #1
 8008eca:	6123      	str	r3, [r4, #16]
 8008ecc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d09c      	beq.n	8008e0e <_printf_float+0xae>
 8008ed4:	232d      	movs	r3, #45	; 0x2d
 8008ed6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008eda:	e798      	b.n	8008e0e <_printf_float+0xae>
 8008edc:	9a06      	ldr	r2, [sp, #24]
 8008ede:	2a47      	cmp	r2, #71	; 0x47
 8008ee0:	d1be      	bne.n	8008e60 <_printf_float+0x100>
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1bc      	bne.n	8008e60 <_printf_float+0x100>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e7b9      	b.n	8008e5e <_printf_float+0xfe>
 8008eea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008eee:	d118      	bne.n	8008f22 <_printf_float+0x1c2>
 8008ef0:	2900      	cmp	r1, #0
 8008ef2:	6863      	ldr	r3, [r4, #4]
 8008ef4:	dd0b      	ble.n	8008f0e <_printf_float+0x1ae>
 8008ef6:	6121      	str	r1, [r4, #16]
 8008ef8:	b913      	cbnz	r3, 8008f00 <_printf_float+0x1a0>
 8008efa:	6822      	ldr	r2, [r4, #0]
 8008efc:	07d0      	lsls	r0, r2, #31
 8008efe:	d502      	bpl.n	8008f06 <_printf_float+0x1a6>
 8008f00:	3301      	adds	r3, #1
 8008f02:	440b      	add	r3, r1
 8008f04:	6123      	str	r3, [r4, #16]
 8008f06:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f08:	f04f 0900 	mov.w	r9, #0
 8008f0c:	e7de      	b.n	8008ecc <_printf_float+0x16c>
 8008f0e:	b913      	cbnz	r3, 8008f16 <_printf_float+0x1b6>
 8008f10:	6822      	ldr	r2, [r4, #0]
 8008f12:	07d2      	lsls	r2, r2, #31
 8008f14:	d501      	bpl.n	8008f1a <_printf_float+0x1ba>
 8008f16:	3302      	adds	r3, #2
 8008f18:	e7f4      	b.n	8008f04 <_printf_float+0x1a4>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e7f2      	b.n	8008f04 <_printf_float+0x1a4>
 8008f1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f24:	4299      	cmp	r1, r3
 8008f26:	db05      	blt.n	8008f34 <_printf_float+0x1d4>
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	6121      	str	r1, [r4, #16]
 8008f2c:	07d8      	lsls	r0, r3, #31
 8008f2e:	d5ea      	bpl.n	8008f06 <_printf_float+0x1a6>
 8008f30:	1c4b      	adds	r3, r1, #1
 8008f32:	e7e7      	b.n	8008f04 <_printf_float+0x1a4>
 8008f34:	2900      	cmp	r1, #0
 8008f36:	bfd4      	ite	le
 8008f38:	f1c1 0202 	rsble	r2, r1, #2
 8008f3c:	2201      	movgt	r2, #1
 8008f3e:	4413      	add	r3, r2
 8008f40:	e7e0      	b.n	8008f04 <_printf_float+0x1a4>
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	055a      	lsls	r2, r3, #21
 8008f46:	d407      	bmi.n	8008f58 <_printf_float+0x1f8>
 8008f48:	6923      	ldr	r3, [r4, #16]
 8008f4a:	4642      	mov	r2, r8
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	4628      	mov	r0, r5
 8008f50:	47b8      	blx	r7
 8008f52:	3001      	adds	r0, #1
 8008f54:	d12c      	bne.n	8008fb0 <_printf_float+0x250>
 8008f56:	e764      	b.n	8008e22 <_printf_float+0xc2>
 8008f58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f5c:	f240 80e0 	bls.w	8009120 <_printf_float+0x3c0>
 8008f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f64:	2200      	movs	r2, #0
 8008f66:	2300      	movs	r3, #0
 8008f68:	f7f7 fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	d034      	beq.n	8008fda <_printf_float+0x27a>
 8008f70:	4a37      	ldr	r2, [pc, #220]	; (8009050 <_printf_float+0x2f0>)
 8008f72:	2301      	movs	r3, #1
 8008f74:	4631      	mov	r1, r6
 8008f76:	4628      	mov	r0, r5
 8008f78:	47b8      	blx	r7
 8008f7a:	3001      	adds	r0, #1
 8008f7c:	f43f af51 	beq.w	8008e22 <_printf_float+0xc2>
 8008f80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f84:	429a      	cmp	r2, r3
 8008f86:	db02      	blt.n	8008f8e <_printf_float+0x22e>
 8008f88:	6823      	ldr	r3, [r4, #0]
 8008f8a:	07d8      	lsls	r0, r3, #31
 8008f8c:	d510      	bpl.n	8008fb0 <_printf_float+0x250>
 8008f8e:	ee18 3a10 	vmov	r3, s16
 8008f92:	4652      	mov	r2, sl
 8008f94:	4631      	mov	r1, r6
 8008f96:	4628      	mov	r0, r5
 8008f98:	47b8      	blx	r7
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	f43f af41 	beq.w	8008e22 <_printf_float+0xc2>
 8008fa0:	f04f 0800 	mov.w	r8, #0
 8008fa4:	f104 091a 	add.w	r9, r4, #26
 8008fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008faa:	3b01      	subs	r3, #1
 8008fac:	4543      	cmp	r3, r8
 8008fae:	dc09      	bgt.n	8008fc4 <_printf_float+0x264>
 8008fb0:	6823      	ldr	r3, [r4, #0]
 8008fb2:	079b      	lsls	r3, r3, #30
 8008fb4:	f100 8105 	bmi.w	80091c2 <_printf_float+0x462>
 8008fb8:	68e0      	ldr	r0, [r4, #12]
 8008fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fbc:	4298      	cmp	r0, r3
 8008fbe:	bfb8      	it	lt
 8008fc0:	4618      	movlt	r0, r3
 8008fc2:	e730      	b.n	8008e26 <_printf_float+0xc6>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	464a      	mov	r2, r9
 8008fc8:	4631      	mov	r1, r6
 8008fca:	4628      	mov	r0, r5
 8008fcc:	47b8      	blx	r7
 8008fce:	3001      	adds	r0, #1
 8008fd0:	f43f af27 	beq.w	8008e22 <_printf_float+0xc2>
 8008fd4:	f108 0801 	add.w	r8, r8, #1
 8008fd8:	e7e6      	b.n	8008fa8 <_printf_float+0x248>
 8008fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	dc39      	bgt.n	8009054 <_printf_float+0x2f4>
 8008fe0:	4a1b      	ldr	r2, [pc, #108]	; (8009050 <_printf_float+0x2f0>)
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	4631      	mov	r1, r6
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	47b8      	blx	r7
 8008fea:	3001      	adds	r0, #1
 8008fec:	f43f af19 	beq.w	8008e22 <_printf_float+0xc2>
 8008ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	d102      	bne.n	8008ffe <_printf_float+0x29e>
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	07d9      	lsls	r1, r3, #31
 8008ffc:	d5d8      	bpl.n	8008fb0 <_printf_float+0x250>
 8008ffe:	ee18 3a10 	vmov	r3, s16
 8009002:	4652      	mov	r2, sl
 8009004:	4631      	mov	r1, r6
 8009006:	4628      	mov	r0, r5
 8009008:	47b8      	blx	r7
 800900a:	3001      	adds	r0, #1
 800900c:	f43f af09 	beq.w	8008e22 <_printf_float+0xc2>
 8009010:	f04f 0900 	mov.w	r9, #0
 8009014:	f104 0a1a 	add.w	sl, r4, #26
 8009018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901a:	425b      	negs	r3, r3
 800901c:	454b      	cmp	r3, r9
 800901e:	dc01      	bgt.n	8009024 <_printf_float+0x2c4>
 8009020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009022:	e792      	b.n	8008f4a <_printf_float+0x1ea>
 8009024:	2301      	movs	r3, #1
 8009026:	4652      	mov	r2, sl
 8009028:	4631      	mov	r1, r6
 800902a:	4628      	mov	r0, r5
 800902c:	47b8      	blx	r7
 800902e:	3001      	adds	r0, #1
 8009030:	f43f aef7 	beq.w	8008e22 <_printf_float+0xc2>
 8009034:	f109 0901 	add.w	r9, r9, #1
 8009038:	e7ee      	b.n	8009018 <_printf_float+0x2b8>
 800903a:	bf00      	nop
 800903c:	7fefffff 	.word	0x7fefffff
 8009040:	0800bb44 	.word	0x0800bb44
 8009044:	0800bb48 	.word	0x0800bb48
 8009048:	0800bb50 	.word	0x0800bb50
 800904c:	0800bb4c 	.word	0x0800bb4c
 8009050:	0800bb54 	.word	0x0800bb54
 8009054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009056:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009058:	429a      	cmp	r2, r3
 800905a:	bfa8      	it	ge
 800905c:	461a      	movge	r2, r3
 800905e:	2a00      	cmp	r2, #0
 8009060:	4691      	mov	r9, r2
 8009062:	dc37      	bgt.n	80090d4 <_printf_float+0x374>
 8009064:	f04f 0b00 	mov.w	fp, #0
 8009068:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800906c:	f104 021a 	add.w	r2, r4, #26
 8009070:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009072:	9305      	str	r3, [sp, #20]
 8009074:	eba3 0309 	sub.w	r3, r3, r9
 8009078:	455b      	cmp	r3, fp
 800907a:	dc33      	bgt.n	80090e4 <_printf_float+0x384>
 800907c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009080:	429a      	cmp	r2, r3
 8009082:	db3b      	blt.n	80090fc <_printf_float+0x39c>
 8009084:	6823      	ldr	r3, [r4, #0]
 8009086:	07da      	lsls	r2, r3, #31
 8009088:	d438      	bmi.n	80090fc <_printf_float+0x39c>
 800908a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800908c:	9b05      	ldr	r3, [sp, #20]
 800908e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	eba2 0901 	sub.w	r9, r2, r1
 8009096:	4599      	cmp	r9, r3
 8009098:	bfa8      	it	ge
 800909a:	4699      	movge	r9, r3
 800909c:	f1b9 0f00 	cmp.w	r9, #0
 80090a0:	dc35      	bgt.n	800910e <_printf_float+0x3ae>
 80090a2:	f04f 0800 	mov.w	r8, #0
 80090a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090aa:	f104 0a1a 	add.w	sl, r4, #26
 80090ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090b2:	1a9b      	subs	r3, r3, r2
 80090b4:	eba3 0309 	sub.w	r3, r3, r9
 80090b8:	4543      	cmp	r3, r8
 80090ba:	f77f af79 	ble.w	8008fb0 <_printf_float+0x250>
 80090be:	2301      	movs	r3, #1
 80090c0:	4652      	mov	r2, sl
 80090c2:	4631      	mov	r1, r6
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b8      	blx	r7
 80090c8:	3001      	adds	r0, #1
 80090ca:	f43f aeaa 	beq.w	8008e22 <_printf_float+0xc2>
 80090ce:	f108 0801 	add.w	r8, r8, #1
 80090d2:	e7ec      	b.n	80090ae <_printf_float+0x34e>
 80090d4:	4613      	mov	r3, r2
 80090d6:	4631      	mov	r1, r6
 80090d8:	4642      	mov	r2, r8
 80090da:	4628      	mov	r0, r5
 80090dc:	47b8      	blx	r7
 80090de:	3001      	adds	r0, #1
 80090e0:	d1c0      	bne.n	8009064 <_printf_float+0x304>
 80090e2:	e69e      	b.n	8008e22 <_printf_float+0xc2>
 80090e4:	2301      	movs	r3, #1
 80090e6:	4631      	mov	r1, r6
 80090e8:	4628      	mov	r0, r5
 80090ea:	9205      	str	r2, [sp, #20]
 80090ec:	47b8      	blx	r7
 80090ee:	3001      	adds	r0, #1
 80090f0:	f43f ae97 	beq.w	8008e22 <_printf_float+0xc2>
 80090f4:	9a05      	ldr	r2, [sp, #20]
 80090f6:	f10b 0b01 	add.w	fp, fp, #1
 80090fa:	e7b9      	b.n	8009070 <_printf_float+0x310>
 80090fc:	ee18 3a10 	vmov	r3, s16
 8009100:	4652      	mov	r2, sl
 8009102:	4631      	mov	r1, r6
 8009104:	4628      	mov	r0, r5
 8009106:	47b8      	blx	r7
 8009108:	3001      	adds	r0, #1
 800910a:	d1be      	bne.n	800908a <_printf_float+0x32a>
 800910c:	e689      	b.n	8008e22 <_printf_float+0xc2>
 800910e:	9a05      	ldr	r2, [sp, #20]
 8009110:	464b      	mov	r3, r9
 8009112:	4442      	add	r2, r8
 8009114:	4631      	mov	r1, r6
 8009116:	4628      	mov	r0, r5
 8009118:	47b8      	blx	r7
 800911a:	3001      	adds	r0, #1
 800911c:	d1c1      	bne.n	80090a2 <_printf_float+0x342>
 800911e:	e680      	b.n	8008e22 <_printf_float+0xc2>
 8009120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009122:	2a01      	cmp	r2, #1
 8009124:	dc01      	bgt.n	800912a <_printf_float+0x3ca>
 8009126:	07db      	lsls	r3, r3, #31
 8009128:	d538      	bpl.n	800919c <_printf_float+0x43c>
 800912a:	2301      	movs	r3, #1
 800912c:	4642      	mov	r2, r8
 800912e:	4631      	mov	r1, r6
 8009130:	4628      	mov	r0, r5
 8009132:	47b8      	blx	r7
 8009134:	3001      	adds	r0, #1
 8009136:	f43f ae74 	beq.w	8008e22 <_printf_float+0xc2>
 800913a:	ee18 3a10 	vmov	r3, s16
 800913e:	4652      	mov	r2, sl
 8009140:	4631      	mov	r1, r6
 8009142:	4628      	mov	r0, r5
 8009144:	47b8      	blx	r7
 8009146:	3001      	adds	r0, #1
 8009148:	f43f ae6b 	beq.w	8008e22 <_printf_float+0xc2>
 800914c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009150:	2200      	movs	r2, #0
 8009152:	2300      	movs	r3, #0
 8009154:	f7f7 fcb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009158:	b9d8      	cbnz	r0, 8009192 <_printf_float+0x432>
 800915a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800915c:	f108 0201 	add.w	r2, r8, #1
 8009160:	3b01      	subs	r3, #1
 8009162:	4631      	mov	r1, r6
 8009164:	4628      	mov	r0, r5
 8009166:	47b8      	blx	r7
 8009168:	3001      	adds	r0, #1
 800916a:	d10e      	bne.n	800918a <_printf_float+0x42a>
 800916c:	e659      	b.n	8008e22 <_printf_float+0xc2>
 800916e:	2301      	movs	r3, #1
 8009170:	4652      	mov	r2, sl
 8009172:	4631      	mov	r1, r6
 8009174:	4628      	mov	r0, r5
 8009176:	47b8      	blx	r7
 8009178:	3001      	adds	r0, #1
 800917a:	f43f ae52 	beq.w	8008e22 <_printf_float+0xc2>
 800917e:	f108 0801 	add.w	r8, r8, #1
 8009182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009184:	3b01      	subs	r3, #1
 8009186:	4543      	cmp	r3, r8
 8009188:	dcf1      	bgt.n	800916e <_printf_float+0x40e>
 800918a:	464b      	mov	r3, r9
 800918c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009190:	e6dc      	b.n	8008f4c <_printf_float+0x1ec>
 8009192:	f04f 0800 	mov.w	r8, #0
 8009196:	f104 0a1a 	add.w	sl, r4, #26
 800919a:	e7f2      	b.n	8009182 <_printf_float+0x422>
 800919c:	2301      	movs	r3, #1
 800919e:	4642      	mov	r2, r8
 80091a0:	e7df      	b.n	8009162 <_printf_float+0x402>
 80091a2:	2301      	movs	r3, #1
 80091a4:	464a      	mov	r2, r9
 80091a6:	4631      	mov	r1, r6
 80091a8:	4628      	mov	r0, r5
 80091aa:	47b8      	blx	r7
 80091ac:	3001      	adds	r0, #1
 80091ae:	f43f ae38 	beq.w	8008e22 <_printf_float+0xc2>
 80091b2:	f108 0801 	add.w	r8, r8, #1
 80091b6:	68e3      	ldr	r3, [r4, #12]
 80091b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80091ba:	1a5b      	subs	r3, r3, r1
 80091bc:	4543      	cmp	r3, r8
 80091be:	dcf0      	bgt.n	80091a2 <_printf_float+0x442>
 80091c0:	e6fa      	b.n	8008fb8 <_printf_float+0x258>
 80091c2:	f04f 0800 	mov.w	r8, #0
 80091c6:	f104 0919 	add.w	r9, r4, #25
 80091ca:	e7f4      	b.n	80091b6 <_printf_float+0x456>

080091cc <_printf_common>:
 80091cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091d0:	4616      	mov	r6, r2
 80091d2:	4699      	mov	r9, r3
 80091d4:	688a      	ldr	r2, [r1, #8]
 80091d6:	690b      	ldr	r3, [r1, #16]
 80091d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091dc:	4293      	cmp	r3, r2
 80091de:	bfb8      	it	lt
 80091e0:	4613      	movlt	r3, r2
 80091e2:	6033      	str	r3, [r6, #0]
 80091e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091e8:	4607      	mov	r7, r0
 80091ea:	460c      	mov	r4, r1
 80091ec:	b10a      	cbz	r2, 80091f2 <_printf_common+0x26>
 80091ee:	3301      	adds	r3, #1
 80091f0:	6033      	str	r3, [r6, #0]
 80091f2:	6823      	ldr	r3, [r4, #0]
 80091f4:	0699      	lsls	r1, r3, #26
 80091f6:	bf42      	ittt	mi
 80091f8:	6833      	ldrmi	r3, [r6, #0]
 80091fa:	3302      	addmi	r3, #2
 80091fc:	6033      	strmi	r3, [r6, #0]
 80091fe:	6825      	ldr	r5, [r4, #0]
 8009200:	f015 0506 	ands.w	r5, r5, #6
 8009204:	d106      	bne.n	8009214 <_printf_common+0x48>
 8009206:	f104 0a19 	add.w	sl, r4, #25
 800920a:	68e3      	ldr	r3, [r4, #12]
 800920c:	6832      	ldr	r2, [r6, #0]
 800920e:	1a9b      	subs	r3, r3, r2
 8009210:	42ab      	cmp	r3, r5
 8009212:	dc26      	bgt.n	8009262 <_printf_common+0x96>
 8009214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009218:	1e13      	subs	r3, r2, #0
 800921a:	6822      	ldr	r2, [r4, #0]
 800921c:	bf18      	it	ne
 800921e:	2301      	movne	r3, #1
 8009220:	0692      	lsls	r2, r2, #26
 8009222:	d42b      	bmi.n	800927c <_printf_common+0xb0>
 8009224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009228:	4649      	mov	r1, r9
 800922a:	4638      	mov	r0, r7
 800922c:	47c0      	blx	r8
 800922e:	3001      	adds	r0, #1
 8009230:	d01e      	beq.n	8009270 <_printf_common+0xa4>
 8009232:	6823      	ldr	r3, [r4, #0]
 8009234:	68e5      	ldr	r5, [r4, #12]
 8009236:	6832      	ldr	r2, [r6, #0]
 8009238:	f003 0306 	and.w	r3, r3, #6
 800923c:	2b04      	cmp	r3, #4
 800923e:	bf08      	it	eq
 8009240:	1aad      	subeq	r5, r5, r2
 8009242:	68a3      	ldr	r3, [r4, #8]
 8009244:	6922      	ldr	r2, [r4, #16]
 8009246:	bf0c      	ite	eq
 8009248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800924c:	2500      	movne	r5, #0
 800924e:	4293      	cmp	r3, r2
 8009250:	bfc4      	itt	gt
 8009252:	1a9b      	subgt	r3, r3, r2
 8009254:	18ed      	addgt	r5, r5, r3
 8009256:	2600      	movs	r6, #0
 8009258:	341a      	adds	r4, #26
 800925a:	42b5      	cmp	r5, r6
 800925c:	d11a      	bne.n	8009294 <_printf_common+0xc8>
 800925e:	2000      	movs	r0, #0
 8009260:	e008      	b.n	8009274 <_printf_common+0xa8>
 8009262:	2301      	movs	r3, #1
 8009264:	4652      	mov	r2, sl
 8009266:	4649      	mov	r1, r9
 8009268:	4638      	mov	r0, r7
 800926a:	47c0      	blx	r8
 800926c:	3001      	adds	r0, #1
 800926e:	d103      	bne.n	8009278 <_printf_common+0xac>
 8009270:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009278:	3501      	adds	r5, #1
 800927a:	e7c6      	b.n	800920a <_printf_common+0x3e>
 800927c:	18e1      	adds	r1, r4, r3
 800927e:	1c5a      	adds	r2, r3, #1
 8009280:	2030      	movs	r0, #48	; 0x30
 8009282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009286:	4422      	add	r2, r4
 8009288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800928c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009290:	3302      	adds	r3, #2
 8009292:	e7c7      	b.n	8009224 <_printf_common+0x58>
 8009294:	2301      	movs	r3, #1
 8009296:	4622      	mov	r2, r4
 8009298:	4649      	mov	r1, r9
 800929a:	4638      	mov	r0, r7
 800929c:	47c0      	blx	r8
 800929e:	3001      	adds	r0, #1
 80092a0:	d0e6      	beq.n	8009270 <_printf_common+0xa4>
 80092a2:	3601      	adds	r6, #1
 80092a4:	e7d9      	b.n	800925a <_printf_common+0x8e>
	...

080092a8 <_printf_i>:
 80092a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092ac:	460c      	mov	r4, r1
 80092ae:	4691      	mov	r9, r2
 80092b0:	7e27      	ldrb	r7, [r4, #24]
 80092b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80092b4:	2f78      	cmp	r7, #120	; 0x78
 80092b6:	4680      	mov	r8, r0
 80092b8:	469a      	mov	sl, r3
 80092ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092be:	d807      	bhi.n	80092d0 <_printf_i+0x28>
 80092c0:	2f62      	cmp	r7, #98	; 0x62
 80092c2:	d80a      	bhi.n	80092da <_printf_i+0x32>
 80092c4:	2f00      	cmp	r7, #0
 80092c6:	f000 80d8 	beq.w	800947a <_printf_i+0x1d2>
 80092ca:	2f58      	cmp	r7, #88	; 0x58
 80092cc:	f000 80a3 	beq.w	8009416 <_printf_i+0x16e>
 80092d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80092d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092d8:	e03a      	b.n	8009350 <_printf_i+0xa8>
 80092da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092de:	2b15      	cmp	r3, #21
 80092e0:	d8f6      	bhi.n	80092d0 <_printf_i+0x28>
 80092e2:	a001      	add	r0, pc, #4	; (adr r0, 80092e8 <_printf_i+0x40>)
 80092e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80092e8:	08009341 	.word	0x08009341
 80092ec:	08009355 	.word	0x08009355
 80092f0:	080092d1 	.word	0x080092d1
 80092f4:	080092d1 	.word	0x080092d1
 80092f8:	080092d1 	.word	0x080092d1
 80092fc:	080092d1 	.word	0x080092d1
 8009300:	08009355 	.word	0x08009355
 8009304:	080092d1 	.word	0x080092d1
 8009308:	080092d1 	.word	0x080092d1
 800930c:	080092d1 	.word	0x080092d1
 8009310:	080092d1 	.word	0x080092d1
 8009314:	08009461 	.word	0x08009461
 8009318:	08009385 	.word	0x08009385
 800931c:	08009443 	.word	0x08009443
 8009320:	080092d1 	.word	0x080092d1
 8009324:	080092d1 	.word	0x080092d1
 8009328:	08009483 	.word	0x08009483
 800932c:	080092d1 	.word	0x080092d1
 8009330:	08009385 	.word	0x08009385
 8009334:	080092d1 	.word	0x080092d1
 8009338:	080092d1 	.word	0x080092d1
 800933c:	0800944b 	.word	0x0800944b
 8009340:	680b      	ldr	r3, [r1, #0]
 8009342:	1d1a      	adds	r2, r3, #4
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	600a      	str	r2, [r1, #0]
 8009348:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800934c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009350:	2301      	movs	r3, #1
 8009352:	e0a3      	b.n	800949c <_printf_i+0x1f4>
 8009354:	6825      	ldr	r5, [r4, #0]
 8009356:	6808      	ldr	r0, [r1, #0]
 8009358:	062e      	lsls	r6, r5, #24
 800935a:	f100 0304 	add.w	r3, r0, #4
 800935e:	d50a      	bpl.n	8009376 <_printf_i+0xce>
 8009360:	6805      	ldr	r5, [r0, #0]
 8009362:	600b      	str	r3, [r1, #0]
 8009364:	2d00      	cmp	r5, #0
 8009366:	da03      	bge.n	8009370 <_printf_i+0xc8>
 8009368:	232d      	movs	r3, #45	; 0x2d
 800936a:	426d      	negs	r5, r5
 800936c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009370:	485e      	ldr	r0, [pc, #376]	; (80094ec <_printf_i+0x244>)
 8009372:	230a      	movs	r3, #10
 8009374:	e019      	b.n	80093aa <_printf_i+0x102>
 8009376:	f015 0f40 	tst.w	r5, #64	; 0x40
 800937a:	6805      	ldr	r5, [r0, #0]
 800937c:	600b      	str	r3, [r1, #0]
 800937e:	bf18      	it	ne
 8009380:	b22d      	sxthne	r5, r5
 8009382:	e7ef      	b.n	8009364 <_printf_i+0xbc>
 8009384:	680b      	ldr	r3, [r1, #0]
 8009386:	6825      	ldr	r5, [r4, #0]
 8009388:	1d18      	adds	r0, r3, #4
 800938a:	6008      	str	r0, [r1, #0]
 800938c:	0628      	lsls	r0, r5, #24
 800938e:	d501      	bpl.n	8009394 <_printf_i+0xec>
 8009390:	681d      	ldr	r5, [r3, #0]
 8009392:	e002      	b.n	800939a <_printf_i+0xf2>
 8009394:	0669      	lsls	r1, r5, #25
 8009396:	d5fb      	bpl.n	8009390 <_printf_i+0xe8>
 8009398:	881d      	ldrh	r5, [r3, #0]
 800939a:	4854      	ldr	r0, [pc, #336]	; (80094ec <_printf_i+0x244>)
 800939c:	2f6f      	cmp	r7, #111	; 0x6f
 800939e:	bf0c      	ite	eq
 80093a0:	2308      	moveq	r3, #8
 80093a2:	230a      	movne	r3, #10
 80093a4:	2100      	movs	r1, #0
 80093a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093aa:	6866      	ldr	r6, [r4, #4]
 80093ac:	60a6      	str	r6, [r4, #8]
 80093ae:	2e00      	cmp	r6, #0
 80093b0:	bfa2      	ittt	ge
 80093b2:	6821      	ldrge	r1, [r4, #0]
 80093b4:	f021 0104 	bicge.w	r1, r1, #4
 80093b8:	6021      	strge	r1, [r4, #0]
 80093ba:	b90d      	cbnz	r5, 80093c0 <_printf_i+0x118>
 80093bc:	2e00      	cmp	r6, #0
 80093be:	d04d      	beq.n	800945c <_printf_i+0x1b4>
 80093c0:	4616      	mov	r6, r2
 80093c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80093c6:	fb03 5711 	mls	r7, r3, r1, r5
 80093ca:	5dc7      	ldrb	r7, [r0, r7]
 80093cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093d0:	462f      	mov	r7, r5
 80093d2:	42bb      	cmp	r3, r7
 80093d4:	460d      	mov	r5, r1
 80093d6:	d9f4      	bls.n	80093c2 <_printf_i+0x11a>
 80093d8:	2b08      	cmp	r3, #8
 80093da:	d10b      	bne.n	80093f4 <_printf_i+0x14c>
 80093dc:	6823      	ldr	r3, [r4, #0]
 80093de:	07df      	lsls	r7, r3, #31
 80093e0:	d508      	bpl.n	80093f4 <_printf_i+0x14c>
 80093e2:	6923      	ldr	r3, [r4, #16]
 80093e4:	6861      	ldr	r1, [r4, #4]
 80093e6:	4299      	cmp	r1, r3
 80093e8:	bfde      	ittt	le
 80093ea:	2330      	movle	r3, #48	; 0x30
 80093ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093f0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80093f4:	1b92      	subs	r2, r2, r6
 80093f6:	6122      	str	r2, [r4, #16]
 80093f8:	f8cd a000 	str.w	sl, [sp]
 80093fc:	464b      	mov	r3, r9
 80093fe:	aa03      	add	r2, sp, #12
 8009400:	4621      	mov	r1, r4
 8009402:	4640      	mov	r0, r8
 8009404:	f7ff fee2 	bl	80091cc <_printf_common>
 8009408:	3001      	adds	r0, #1
 800940a:	d14c      	bne.n	80094a6 <_printf_i+0x1fe>
 800940c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009410:	b004      	add	sp, #16
 8009412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009416:	4835      	ldr	r0, [pc, #212]	; (80094ec <_printf_i+0x244>)
 8009418:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800941c:	6823      	ldr	r3, [r4, #0]
 800941e:	680e      	ldr	r6, [r1, #0]
 8009420:	061f      	lsls	r7, r3, #24
 8009422:	f856 5b04 	ldr.w	r5, [r6], #4
 8009426:	600e      	str	r6, [r1, #0]
 8009428:	d514      	bpl.n	8009454 <_printf_i+0x1ac>
 800942a:	07d9      	lsls	r1, r3, #31
 800942c:	bf44      	itt	mi
 800942e:	f043 0320 	orrmi.w	r3, r3, #32
 8009432:	6023      	strmi	r3, [r4, #0]
 8009434:	b91d      	cbnz	r5, 800943e <_printf_i+0x196>
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	f023 0320 	bic.w	r3, r3, #32
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	2310      	movs	r3, #16
 8009440:	e7b0      	b.n	80093a4 <_printf_i+0xfc>
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	f043 0320 	orr.w	r3, r3, #32
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	2378      	movs	r3, #120	; 0x78
 800944c:	4828      	ldr	r0, [pc, #160]	; (80094f0 <_printf_i+0x248>)
 800944e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009452:	e7e3      	b.n	800941c <_printf_i+0x174>
 8009454:	065e      	lsls	r6, r3, #25
 8009456:	bf48      	it	mi
 8009458:	b2ad      	uxthmi	r5, r5
 800945a:	e7e6      	b.n	800942a <_printf_i+0x182>
 800945c:	4616      	mov	r6, r2
 800945e:	e7bb      	b.n	80093d8 <_printf_i+0x130>
 8009460:	680b      	ldr	r3, [r1, #0]
 8009462:	6826      	ldr	r6, [r4, #0]
 8009464:	6960      	ldr	r0, [r4, #20]
 8009466:	1d1d      	adds	r5, r3, #4
 8009468:	600d      	str	r5, [r1, #0]
 800946a:	0635      	lsls	r5, r6, #24
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	d501      	bpl.n	8009474 <_printf_i+0x1cc>
 8009470:	6018      	str	r0, [r3, #0]
 8009472:	e002      	b.n	800947a <_printf_i+0x1d2>
 8009474:	0671      	lsls	r1, r6, #25
 8009476:	d5fb      	bpl.n	8009470 <_printf_i+0x1c8>
 8009478:	8018      	strh	r0, [r3, #0]
 800947a:	2300      	movs	r3, #0
 800947c:	6123      	str	r3, [r4, #16]
 800947e:	4616      	mov	r6, r2
 8009480:	e7ba      	b.n	80093f8 <_printf_i+0x150>
 8009482:	680b      	ldr	r3, [r1, #0]
 8009484:	1d1a      	adds	r2, r3, #4
 8009486:	600a      	str	r2, [r1, #0]
 8009488:	681e      	ldr	r6, [r3, #0]
 800948a:	6862      	ldr	r2, [r4, #4]
 800948c:	2100      	movs	r1, #0
 800948e:	4630      	mov	r0, r6
 8009490:	f7f6 fea6 	bl	80001e0 <memchr>
 8009494:	b108      	cbz	r0, 800949a <_printf_i+0x1f2>
 8009496:	1b80      	subs	r0, r0, r6
 8009498:	6060      	str	r0, [r4, #4]
 800949a:	6863      	ldr	r3, [r4, #4]
 800949c:	6123      	str	r3, [r4, #16]
 800949e:	2300      	movs	r3, #0
 80094a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094a4:	e7a8      	b.n	80093f8 <_printf_i+0x150>
 80094a6:	6923      	ldr	r3, [r4, #16]
 80094a8:	4632      	mov	r2, r6
 80094aa:	4649      	mov	r1, r9
 80094ac:	4640      	mov	r0, r8
 80094ae:	47d0      	blx	sl
 80094b0:	3001      	adds	r0, #1
 80094b2:	d0ab      	beq.n	800940c <_printf_i+0x164>
 80094b4:	6823      	ldr	r3, [r4, #0]
 80094b6:	079b      	lsls	r3, r3, #30
 80094b8:	d413      	bmi.n	80094e2 <_printf_i+0x23a>
 80094ba:	68e0      	ldr	r0, [r4, #12]
 80094bc:	9b03      	ldr	r3, [sp, #12]
 80094be:	4298      	cmp	r0, r3
 80094c0:	bfb8      	it	lt
 80094c2:	4618      	movlt	r0, r3
 80094c4:	e7a4      	b.n	8009410 <_printf_i+0x168>
 80094c6:	2301      	movs	r3, #1
 80094c8:	4632      	mov	r2, r6
 80094ca:	4649      	mov	r1, r9
 80094cc:	4640      	mov	r0, r8
 80094ce:	47d0      	blx	sl
 80094d0:	3001      	adds	r0, #1
 80094d2:	d09b      	beq.n	800940c <_printf_i+0x164>
 80094d4:	3501      	adds	r5, #1
 80094d6:	68e3      	ldr	r3, [r4, #12]
 80094d8:	9903      	ldr	r1, [sp, #12]
 80094da:	1a5b      	subs	r3, r3, r1
 80094dc:	42ab      	cmp	r3, r5
 80094de:	dcf2      	bgt.n	80094c6 <_printf_i+0x21e>
 80094e0:	e7eb      	b.n	80094ba <_printf_i+0x212>
 80094e2:	2500      	movs	r5, #0
 80094e4:	f104 0619 	add.w	r6, r4, #25
 80094e8:	e7f5      	b.n	80094d6 <_printf_i+0x22e>
 80094ea:	bf00      	nop
 80094ec:	0800bb56 	.word	0x0800bb56
 80094f0:	0800bb67 	.word	0x0800bb67

080094f4 <siprintf>:
 80094f4:	b40e      	push	{r1, r2, r3}
 80094f6:	b500      	push	{lr}
 80094f8:	b09c      	sub	sp, #112	; 0x70
 80094fa:	ab1d      	add	r3, sp, #116	; 0x74
 80094fc:	9002      	str	r0, [sp, #8]
 80094fe:	9006      	str	r0, [sp, #24]
 8009500:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009504:	4809      	ldr	r0, [pc, #36]	; (800952c <siprintf+0x38>)
 8009506:	9107      	str	r1, [sp, #28]
 8009508:	9104      	str	r1, [sp, #16]
 800950a:	4909      	ldr	r1, [pc, #36]	; (8009530 <siprintf+0x3c>)
 800950c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009510:	9105      	str	r1, [sp, #20]
 8009512:	6800      	ldr	r0, [r0, #0]
 8009514:	9301      	str	r3, [sp, #4]
 8009516:	a902      	add	r1, sp, #8
 8009518:	f001 fb26 	bl	800ab68 <_svfiprintf_r>
 800951c:	9b02      	ldr	r3, [sp, #8]
 800951e:	2200      	movs	r2, #0
 8009520:	701a      	strb	r2, [r3, #0]
 8009522:	b01c      	add	sp, #112	; 0x70
 8009524:	f85d eb04 	ldr.w	lr, [sp], #4
 8009528:	b003      	add	sp, #12
 800952a:	4770      	bx	lr
 800952c:	2000000c 	.word	0x2000000c
 8009530:	ffff0208 	.word	0xffff0208

08009534 <quorem>:
 8009534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	6903      	ldr	r3, [r0, #16]
 800953a:	690c      	ldr	r4, [r1, #16]
 800953c:	42a3      	cmp	r3, r4
 800953e:	4607      	mov	r7, r0
 8009540:	f2c0 8081 	blt.w	8009646 <quorem+0x112>
 8009544:	3c01      	subs	r4, #1
 8009546:	f101 0814 	add.w	r8, r1, #20
 800954a:	f100 0514 	add.w	r5, r0, #20
 800954e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009552:	9301      	str	r3, [sp, #4]
 8009554:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009558:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800955c:	3301      	adds	r3, #1
 800955e:	429a      	cmp	r2, r3
 8009560:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009564:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009568:	fbb2 f6f3 	udiv	r6, r2, r3
 800956c:	d331      	bcc.n	80095d2 <quorem+0x9e>
 800956e:	f04f 0e00 	mov.w	lr, #0
 8009572:	4640      	mov	r0, r8
 8009574:	46ac      	mov	ip, r5
 8009576:	46f2      	mov	sl, lr
 8009578:	f850 2b04 	ldr.w	r2, [r0], #4
 800957c:	b293      	uxth	r3, r2
 800957e:	fb06 e303 	mla	r3, r6, r3, lr
 8009582:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009586:	b29b      	uxth	r3, r3
 8009588:	ebaa 0303 	sub.w	r3, sl, r3
 800958c:	0c12      	lsrs	r2, r2, #16
 800958e:	f8dc a000 	ldr.w	sl, [ip]
 8009592:	fb06 e202 	mla	r2, r6, r2, lr
 8009596:	fa13 f38a 	uxtah	r3, r3, sl
 800959a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800959e:	fa1f fa82 	uxth.w	sl, r2
 80095a2:	f8dc 2000 	ldr.w	r2, [ip]
 80095a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80095aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095b4:	4581      	cmp	r9, r0
 80095b6:	f84c 3b04 	str.w	r3, [ip], #4
 80095ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80095be:	d2db      	bcs.n	8009578 <quorem+0x44>
 80095c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80095c4:	b92b      	cbnz	r3, 80095d2 <quorem+0x9e>
 80095c6:	9b01      	ldr	r3, [sp, #4]
 80095c8:	3b04      	subs	r3, #4
 80095ca:	429d      	cmp	r5, r3
 80095cc:	461a      	mov	r2, r3
 80095ce:	d32e      	bcc.n	800962e <quorem+0xfa>
 80095d0:	613c      	str	r4, [r7, #16]
 80095d2:	4638      	mov	r0, r7
 80095d4:	f001 f8b2 	bl	800a73c <__mcmp>
 80095d8:	2800      	cmp	r0, #0
 80095da:	db24      	blt.n	8009626 <quorem+0xf2>
 80095dc:	3601      	adds	r6, #1
 80095de:	4628      	mov	r0, r5
 80095e0:	f04f 0c00 	mov.w	ip, #0
 80095e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80095e8:	f8d0 e000 	ldr.w	lr, [r0]
 80095ec:	b293      	uxth	r3, r2
 80095ee:	ebac 0303 	sub.w	r3, ip, r3
 80095f2:	0c12      	lsrs	r2, r2, #16
 80095f4:	fa13 f38e 	uxtah	r3, r3, lr
 80095f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80095fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009600:	b29b      	uxth	r3, r3
 8009602:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009606:	45c1      	cmp	r9, r8
 8009608:	f840 3b04 	str.w	r3, [r0], #4
 800960c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009610:	d2e8      	bcs.n	80095e4 <quorem+0xb0>
 8009612:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009616:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800961a:	b922      	cbnz	r2, 8009626 <quorem+0xf2>
 800961c:	3b04      	subs	r3, #4
 800961e:	429d      	cmp	r5, r3
 8009620:	461a      	mov	r2, r3
 8009622:	d30a      	bcc.n	800963a <quorem+0x106>
 8009624:	613c      	str	r4, [r7, #16]
 8009626:	4630      	mov	r0, r6
 8009628:	b003      	add	sp, #12
 800962a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800962e:	6812      	ldr	r2, [r2, #0]
 8009630:	3b04      	subs	r3, #4
 8009632:	2a00      	cmp	r2, #0
 8009634:	d1cc      	bne.n	80095d0 <quorem+0x9c>
 8009636:	3c01      	subs	r4, #1
 8009638:	e7c7      	b.n	80095ca <quorem+0x96>
 800963a:	6812      	ldr	r2, [r2, #0]
 800963c:	3b04      	subs	r3, #4
 800963e:	2a00      	cmp	r2, #0
 8009640:	d1f0      	bne.n	8009624 <quorem+0xf0>
 8009642:	3c01      	subs	r4, #1
 8009644:	e7eb      	b.n	800961e <quorem+0xea>
 8009646:	2000      	movs	r0, #0
 8009648:	e7ee      	b.n	8009628 <quorem+0xf4>
 800964a:	0000      	movs	r0, r0
 800964c:	0000      	movs	r0, r0
	...

08009650 <_dtoa_r>:
 8009650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009654:	ed2d 8b02 	vpush	{d8}
 8009658:	ec57 6b10 	vmov	r6, r7, d0
 800965c:	b095      	sub	sp, #84	; 0x54
 800965e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009660:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009664:	9105      	str	r1, [sp, #20]
 8009666:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800966a:	4604      	mov	r4, r0
 800966c:	9209      	str	r2, [sp, #36]	; 0x24
 800966e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009670:	b975      	cbnz	r5, 8009690 <_dtoa_r+0x40>
 8009672:	2010      	movs	r0, #16
 8009674:	f000 fddc 	bl	800a230 <malloc>
 8009678:	4602      	mov	r2, r0
 800967a:	6260      	str	r0, [r4, #36]	; 0x24
 800967c:	b920      	cbnz	r0, 8009688 <_dtoa_r+0x38>
 800967e:	4bb2      	ldr	r3, [pc, #712]	; (8009948 <_dtoa_r+0x2f8>)
 8009680:	21ea      	movs	r1, #234	; 0xea
 8009682:	48b2      	ldr	r0, [pc, #712]	; (800994c <_dtoa_r+0x2fc>)
 8009684:	f001 fb80 	bl	800ad88 <__assert_func>
 8009688:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800968c:	6005      	str	r5, [r0, #0]
 800968e:	60c5      	str	r5, [r0, #12]
 8009690:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009692:	6819      	ldr	r1, [r3, #0]
 8009694:	b151      	cbz	r1, 80096ac <_dtoa_r+0x5c>
 8009696:	685a      	ldr	r2, [r3, #4]
 8009698:	604a      	str	r2, [r1, #4]
 800969a:	2301      	movs	r3, #1
 800969c:	4093      	lsls	r3, r2
 800969e:	608b      	str	r3, [r1, #8]
 80096a0:	4620      	mov	r0, r4
 80096a2:	f000 fe0d 	bl	800a2c0 <_Bfree>
 80096a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096a8:	2200      	movs	r2, #0
 80096aa:	601a      	str	r2, [r3, #0]
 80096ac:	1e3b      	subs	r3, r7, #0
 80096ae:	bfb9      	ittee	lt
 80096b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80096b4:	9303      	strlt	r3, [sp, #12]
 80096b6:	2300      	movge	r3, #0
 80096b8:	f8c8 3000 	strge.w	r3, [r8]
 80096bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80096c0:	4ba3      	ldr	r3, [pc, #652]	; (8009950 <_dtoa_r+0x300>)
 80096c2:	bfbc      	itt	lt
 80096c4:	2201      	movlt	r2, #1
 80096c6:	f8c8 2000 	strlt.w	r2, [r8]
 80096ca:	ea33 0309 	bics.w	r3, r3, r9
 80096ce:	d11b      	bne.n	8009708 <_dtoa_r+0xb8>
 80096d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80096d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80096d6:	6013      	str	r3, [r2, #0]
 80096d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096dc:	4333      	orrs	r3, r6
 80096de:	f000 857a 	beq.w	800a1d6 <_dtoa_r+0xb86>
 80096e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096e4:	b963      	cbnz	r3, 8009700 <_dtoa_r+0xb0>
 80096e6:	4b9b      	ldr	r3, [pc, #620]	; (8009954 <_dtoa_r+0x304>)
 80096e8:	e024      	b.n	8009734 <_dtoa_r+0xe4>
 80096ea:	4b9b      	ldr	r3, [pc, #620]	; (8009958 <_dtoa_r+0x308>)
 80096ec:	9300      	str	r3, [sp, #0]
 80096ee:	3308      	adds	r3, #8
 80096f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80096f2:	6013      	str	r3, [r2, #0]
 80096f4:	9800      	ldr	r0, [sp, #0]
 80096f6:	b015      	add	sp, #84	; 0x54
 80096f8:	ecbd 8b02 	vpop	{d8}
 80096fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009700:	4b94      	ldr	r3, [pc, #592]	; (8009954 <_dtoa_r+0x304>)
 8009702:	9300      	str	r3, [sp, #0]
 8009704:	3303      	adds	r3, #3
 8009706:	e7f3      	b.n	80096f0 <_dtoa_r+0xa0>
 8009708:	ed9d 7b02 	vldr	d7, [sp, #8]
 800970c:	2200      	movs	r2, #0
 800970e:	ec51 0b17 	vmov	r0, r1, d7
 8009712:	2300      	movs	r3, #0
 8009714:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009718:	f7f7 f9d6 	bl	8000ac8 <__aeabi_dcmpeq>
 800971c:	4680      	mov	r8, r0
 800971e:	b158      	cbz	r0, 8009738 <_dtoa_r+0xe8>
 8009720:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009722:	2301      	movs	r3, #1
 8009724:	6013      	str	r3, [r2, #0]
 8009726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009728:	2b00      	cmp	r3, #0
 800972a:	f000 8551 	beq.w	800a1d0 <_dtoa_r+0xb80>
 800972e:	488b      	ldr	r0, [pc, #556]	; (800995c <_dtoa_r+0x30c>)
 8009730:	6018      	str	r0, [r3, #0]
 8009732:	1e43      	subs	r3, r0, #1
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	e7dd      	b.n	80096f4 <_dtoa_r+0xa4>
 8009738:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800973c:	aa12      	add	r2, sp, #72	; 0x48
 800973e:	a913      	add	r1, sp, #76	; 0x4c
 8009740:	4620      	mov	r0, r4
 8009742:	f001 f89f 	bl	800a884 <__d2b>
 8009746:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800974a:	4683      	mov	fp, r0
 800974c:	2d00      	cmp	r5, #0
 800974e:	d07c      	beq.n	800984a <_dtoa_r+0x1fa>
 8009750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009752:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009756:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800975a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800975e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009762:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009766:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800976a:	4b7d      	ldr	r3, [pc, #500]	; (8009960 <_dtoa_r+0x310>)
 800976c:	2200      	movs	r2, #0
 800976e:	4630      	mov	r0, r6
 8009770:	4639      	mov	r1, r7
 8009772:	f7f6 fd89 	bl	8000288 <__aeabi_dsub>
 8009776:	a36e      	add	r3, pc, #440	; (adr r3, 8009930 <_dtoa_r+0x2e0>)
 8009778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800977c:	f7f6 ff3c 	bl	80005f8 <__aeabi_dmul>
 8009780:	a36d      	add	r3, pc, #436	; (adr r3, 8009938 <_dtoa_r+0x2e8>)
 8009782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009786:	f7f6 fd81 	bl	800028c <__adddf3>
 800978a:	4606      	mov	r6, r0
 800978c:	4628      	mov	r0, r5
 800978e:	460f      	mov	r7, r1
 8009790:	f7f6 fec8 	bl	8000524 <__aeabi_i2d>
 8009794:	a36a      	add	r3, pc, #424	; (adr r3, 8009940 <_dtoa_r+0x2f0>)
 8009796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800979a:	f7f6 ff2d 	bl	80005f8 <__aeabi_dmul>
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	4630      	mov	r0, r6
 80097a4:	4639      	mov	r1, r7
 80097a6:	f7f6 fd71 	bl	800028c <__adddf3>
 80097aa:	4606      	mov	r6, r0
 80097ac:	460f      	mov	r7, r1
 80097ae:	f7f7 f9d3 	bl	8000b58 <__aeabi_d2iz>
 80097b2:	2200      	movs	r2, #0
 80097b4:	4682      	mov	sl, r0
 80097b6:	2300      	movs	r3, #0
 80097b8:	4630      	mov	r0, r6
 80097ba:	4639      	mov	r1, r7
 80097bc:	f7f7 f98e 	bl	8000adc <__aeabi_dcmplt>
 80097c0:	b148      	cbz	r0, 80097d6 <_dtoa_r+0x186>
 80097c2:	4650      	mov	r0, sl
 80097c4:	f7f6 feae 	bl	8000524 <__aeabi_i2d>
 80097c8:	4632      	mov	r2, r6
 80097ca:	463b      	mov	r3, r7
 80097cc:	f7f7 f97c 	bl	8000ac8 <__aeabi_dcmpeq>
 80097d0:	b908      	cbnz	r0, 80097d6 <_dtoa_r+0x186>
 80097d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80097d6:	f1ba 0f16 	cmp.w	sl, #22
 80097da:	d854      	bhi.n	8009886 <_dtoa_r+0x236>
 80097dc:	4b61      	ldr	r3, [pc, #388]	; (8009964 <_dtoa_r+0x314>)
 80097de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80097ea:	f7f7 f977 	bl	8000adc <__aeabi_dcmplt>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	d04b      	beq.n	800988a <_dtoa_r+0x23a>
 80097f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80097f6:	2300      	movs	r3, #0
 80097f8:	930e      	str	r3, [sp, #56]	; 0x38
 80097fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80097fc:	1b5d      	subs	r5, r3, r5
 80097fe:	1e6b      	subs	r3, r5, #1
 8009800:	9304      	str	r3, [sp, #16]
 8009802:	bf43      	ittte	mi
 8009804:	2300      	movmi	r3, #0
 8009806:	f1c5 0801 	rsbmi	r8, r5, #1
 800980a:	9304      	strmi	r3, [sp, #16]
 800980c:	f04f 0800 	movpl.w	r8, #0
 8009810:	f1ba 0f00 	cmp.w	sl, #0
 8009814:	db3b      	blt.n	800988e <_dtoa_r+0x23e>
 8009816:	9b04      	ldr	r3, [sp, #16]
 8009818:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800981c:	4453      	add	r3, sl
 800981e:	9304      	str	r3, [sp, #16]
 8009820:	2300      	movs	r3, #0
 8009822:	9306      	str	r3, [sp, #24]
 8009824:	9b05      	ldr	r3, [sp, #20]
 8009826:	2b09      	cmp	r3, #9
 8009828:	d869      	bhi.n	80098fe <_dtoa_r+0x2ae>
 800982a:	2b05      	cmp	r3, #5
 800982c:	bfc4      	itt	gt
 800982e:	3b04      	subgt	r3, #4
 8009830:	9305      	strgt	r3, [sp, #20]
 8009832:	9b05      	ldr	r3, [sp, #20]
 8009834:	f1a3 0302 	sub.w	r3, r3, #2
 8009838:	bfcc      	ite	gt
 800983a:	2500      	movgt	r5, #0
 800983c:	2501      	movle	r5, #1
 800983e:	2b03      	cmp	r3, #3
 8009840:	d869      	bhi.n	8009916 <_dtoa_r+0x2c6>
 8009842:	e8df f003 	tbb	[pc, r3]
 8009846:	4e2c      	.short	0x4e2c
 8009848:	5a4c      	.short	0x5a4c
 800984a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800984e:	441d      	add	r5, r3
 8009850:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009854:	2b20      	cmp	r3, #32
 8009856:	bfc1      	itttt	gt
 8009858:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800985c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009860:	fa09 f303 	lslgt.w	r3, r9, r3
 8009864:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009868:	bfda      	itte	le
 800986a:	f1c3 0320 	rsble	r3, r3, #32
 800986e:	fa06 f003 	lslle.w	r0, r6, r3
 8009872:	4318      	orrgt	r0, r3
 8009874:	f7f6 fe46 	bl	8000504 <__aeabi_ui2d>
 8009878:	2301      	movs	r3, #1
 800987a:	4606      	mov	r6, r0
 800987c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009880:	3d01      	subs	r5, #1
 8009882:	9310      	str	r3, [sp, #64]	; 0x40
 8009884:	e771      	b.n	800976a <_dtoa_r+0x11a>
 8009886:	2301      	movs	r3, #1
 8009888:	e7b6      	b.n	80097f8 <_dtoa_r+0x1a8>
 800988a:	900e      	str	r0, [sp, #56]	; 0x38
 800988c:	e7b5      	b.n	80097fa <_dtoa_r+0x1aa>
 800988e:	f1ca 0300 	rsb	r3, sl, #0
 8009892:	9306      	str	r3, [sp, #24]
 8009894:	2300      	movs	r3, #0
 8009896:	eba8 080a 	sub.w	r8, r8, sl
 800989a:	930d      	str	r3, [sp, #52]	; 0x34
 800989c:	e7c2      	b.n	8009824 <_dtoa_r+0x1d4>
 800989e:	2300      	movs	r3, #0
 80098a0:	9308      	str	r3, [sp, #32]
 80098a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	dc39      	bgt.n	800991c <_dtoa_r+0x2cc>
 80098a8:	f04f 0901 	mov.w	r9, #1
 80098ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80098b0:	464b      	mov	r3, r9
 80098b2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80098b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80098b8:	2200      	movs	r2, #0
 80098ba:	6042      	str	r2, [r0, #4]
 80098bc:	2204      	movs	r2, #4
 80098be:	f102 0614 	add.w	r6, r2, #20
 80098c2:	429e      	cmp	r6, r3
 80098c4:	6841      	ldr	r1, [r0, #4]
 80098c6:	d92f      	bls.n	8009928 <_dtoa_r+0x2d8>
 80098c8:	4620      	mov	r0, r4
 80098ca:	f000 fcb9 	bl	800a240 <_Balloc>
 80098ce:	9000      	str	r0, [sp, #0]
 80098d0:	2800      	cmp	r0, #0
 80098d2:	d14b      	bne.n	800996c <_dtoa_r+0x31c>
 80098d4:	4b24      	ldr	r3, [pc, #144]	; (8009968 <_dtoa_r+0x318>)
 80098d6:	4602      	mov	r2, r0
 80098d8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80098dc:	e6d1      	b.n	8009682 <_dtoa_r+0x32>
 80098de:	2301      	movs	r3, #1
 80098e0:	e7de      	b.n	80098a0 <_dtoa_r+0x250>
 80098e2:	2300      	movs	r3, #0
 80098e4:	9308      	str	r3, [sp, #32]
 80098e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e8:	eb0a 0903 	add.w	r9, sl, r3
 80098ec:	f109 0301 	add.w	r3, r9, #1
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	9301      	str	r3, [sp, #4]
 80098f4:	bfb8      	it	lt
 80098f6:	2301      	movlt	r3, #1
 80098f8:	e7dd      	b.n	80098b6 <_dtoa_r+0x266>
 80098fa:	2301      	movs	r3, #1
 80098fc:	e7f2      	b.n	80098e4 <_dtoa_r+0x294>
 80098fe:	2501      	movs	r5, #1
 8009900:	2300      	movs	r3, #0
 8009902:	9305      	str	r3, [sp, #20]
 8009904:	9508      	str	r5, [sp, #32]
 8009906:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800990a:	2200      	movs	r2, #0
 800990c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009910:	2312      	movs	r3, #18
 8009912:	9209      	str	r2, [sp, #36]	; 0x24
 8009914:	e7cf      	b.n	80098b6 <_dtoa_r+0x266>
 8009916:	2301      	movs	r3, #1
 8009918:	9308      	str	r3, [sp, #32]
 800991a:	e7f4      	b.n	8009906 <_dtoa_r+0x2b6>
 800991c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009920:	f8cd 9004 	str.w	r9, [sp, #4]
 8009924:	464b      	mov	r3, r9
 8009926:	e7c6      	b.n	80098b6 <_dtoa_r+0x266>
 8009928:	3101      	adds	r1, #1
 800992a:	6041      	str	r1, [r0, #4]
 800992c:	0052      	lsls	r2, r2, #1
 800992e:	e7c6      	b.n	80098be <_dtoa_r+0x26e>
 8009930:	636f4361 	.word	0x636f4361
 8009934:	3fd287a7 	.word	0x3fd287a7
 8009938:	8b60c8b3 	.word	0x8b60c8b3
 800993c:	3fc68a28 	.word	0x3fc68a28
 8009940:	509f79fb 	.word	0x509f79fb
 8009944:	3fd34413 	.word	0x3fd34413
 8009948:	0800bb85 	.word	0x0800bb85
 800994c:	0800bb9c 	.word	0x0800bb9c
 8009950:	7ff00000 	.word	0x7ff00000
 8009954:	0800bb81 	.word	0x0800bb81
 8009958:	0800bb78 	.word	0x0800bb78
 800995c:	0800bb55 	.word	0x0800bb55
 8009960:	3ff80000 	.word	0x3ff80000
 8009964:	0800bc98 	.word	0x0800bc98
 8009968:	0800bbfb 	.word	0x0800bbfb
 800996c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800996e:	9a00      	ldr	r2, [sp, #0]
 8009970:	601a      	str	r2, [r3, #0]
 8009972:	9b01      	ldr	r3, [sp, #4]
 8009974:	2b0e      	cmp	r3, #14
 8009976:	f200 80ad 	bhi.w	8009ad4 <_dtoa_r+0x484>
 800997a:	2d00      	cmp	r5, #0
 800997c:	f000 80aa 	beq.w	8009ad4 <_dtoa_r+0x484>
 8009980:	f1ba 0f00 	cmp.w	sl, #0
 8009984:	dd36      	ble.n	80099f4 <_dtoa_r+0x3a4>
 8009986:	4ac3      	ldr	r2, [pc, #780]	; (8009c94 <_dtoa_r+0x644>)
 8009988:	f00a 030f 	and.w	r3, sl, #15
 800998c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009990:	ed93 7b00 	vldr	d7, [r3]
 8009994:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009998:	ea4f 172a 	mov.w	r7, sl, asr #4
 800999c:	eeb0 8a47 	vmov.f32	s16, s14
 80099a0:	eef0 8a67 	vmov.f32	s17, s15
 80099a4:	d016      	beq.n	80099d4 <_dtoa_r+0x384>
 80099a6:	4bbc      	ldr	r3, [pc, #752]	; (8009c98 <_dtoa_r+0x648>)
 80099a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80099ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80099b0:	f7f6 ff4c 	bl	800084c <__aeabi_ddiv>
 80099b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099b8:	f007 070f 	and.w	r7, r7, #15
 80099bc:	2503      	movs	r5, #3
 80099be:	4eb6      	ldr	r6, [pc, #728]	; (8009c98 <_dtoa_r+0x648>)
 80099c0:	b957      	cbnz	r7, 80099d8 <_dtoa_r+0x388>
 80099c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099c6:	ec53 2b18 	vmov	r2, r3, d8
 80099ca:	f7f6 ff3f 	bl	800084c <__aeabi_ddiv>
 80099ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099d2:	e029      	b.n	8009a28 <_dtoa_r+0x3d8>
 80099d4:	2502      	movs	r5, #2
 80099d6:	e7f2      	b.n	80099be <_dtoa_r+0x36e>
 80099d8:	07f9      	lsls	r1, r7, #31
 80099da:	d508      	bpl.n	80099ee <_dtoa_r+0x39e>
 80099dc:	ec51 0b18 	vmov	r0, r1, d8
 80099e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80099e4:	f7f6 fe08 	bl	80005f8 <__aeabi_dmul>
 80099e8:	ec41 0b18 	vmov	d8, r0, r1
 80099ec:	3501      	adds	r5, #1
 80099ee:	107f      	asrs	r7, r7, #1
 80099f0:	3608      	adds	r6, #8
 80099f2:	e7e5      	b.n	80099c0 <_dtoa_r+0x370>
 80099f4:	f000 80a6 	beq.w	8009b44 <_dtoa_r+0x4f4>
 80099f8:	f1ca 0600 	rsb	r6, sl, #0
 80099fc:	4ba5      	ldr	r3, [pc, #660]	; (8009c94 <_dtoa_r+0x644>)
 80099fe:	4fa6      	ldr	r7, [pc, #664]	; (8009c98 <_dtoa_r+0x648>)
 8009a00:	f006 020f 	and.w	r2, r6, #15
 8009a04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009a10:	f7f6 fdf2 	bl	80005f8 <__aeabi_dmul>
 8009a14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a18:	1136      	asrs	r6, r6, #4
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	2502      	movs	r5, #2
 8009a1e:	2e00      	cmp	r6, #0
 8009a20:	f040 8085 	bne.w	8009b2e <_dtoa_r+0x4de>
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1d2      	bne.n	80099ce <_dtoa_r+0x37e>
 8009a28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f000 808c 	beq.w	8009b48 <_dtoa_r+0x4f8>
 8009a30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009a34:	4b99      	ldr	r3, [pc, #612]	; (8009c9c <_dtoa_r+0x64c>)
 8009a36:	2200      	movs	r2, #0
 8009a38:	4630      	mov	r0, r6
 8009a3a:	4639      	mov	r1, r7
 8009a3c:	f7f7 f84e 	bl	8000adc <__aeabi_dcmplt>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	f000 8081 	beq.w	8009b48 <_dtoa_r+0x4f8>
 8009a46:	9b01      	ldr	r3, [sp, #4]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d07d      	beq.n	8009b48 <_dtoa_r+0x4f8>
 8009a4c:	f1b9 0f00 	cmp.w	r9, #0
 8009a50:	dd3c      	ble.n	8009acc <_dtoa_r+0x47c>
 8009a52:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009a56:	9307      	str	r3, [sp, #28]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	4b91      	ldr	r3, [pc, #580]	; (8009ca0 <_dtoa_r+0x650>)
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	4639      	mov	r1, r7
 8009a60:	f7f6 fdca 	bl	80005f8 <__aeabi_dmul>
 8009a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a68:	3501      	adds	r5, #1
 8009a6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009a6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009a72:	4628      	mov	r0, r5
 8009a74:	f7f6 fd56 	bl	8000524 <__aeabi_i2d>
 8009a78:	4632      	mov	r2, r6
 8009a7a:	463b      	mov	r3, r7
 8009a7c:	f7f6 fdbc 	bl	80005f8 <__aeabi_dmul>
 8009a80:	4b88      	ldr	r3, [pc, #544]	; (8009ca4 <_dtoa_r+0x654>)
 8009a82:	2200      	movs	r2, #0
 8009a84:	f7f6 fc02 	bl	800028c <__adddf3>
 8009a88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009a8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a90:	9303      	str	r3, [sp, #12]
 8009a92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d15c      	bne.n	8009b52 <_dtoa_r+0x502>
 8009a98:	4b83      	ldr	r3, [pc, #524]	; (8009ca8 <_dtoa_r+0x658>)
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	4639      	mov	r1, r7
 8009aa0:	f7f6 fbf2 	bl	8000288 <__aeabi_dsub>
 8009aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009aa8:	4606      	mov	r6, r0
 8009aaa:	460f      	mov	r7, r1
 8009aac:	f7f7 f834 	bl	8000b18 <__aeabi_dcmpgt>
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	f040 8296 	bne.w	8009fe2 <_dtoa_r+0x992>
 8009ab6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009aba:	4630      	mov	r0, r6
 8009abc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ac0:	4639      	mov	r1, r7
 8009ac2:	f7f7 f80b 	bl	8000adc <__aeabi_dcmplt>
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	f040 8288 	bne.w	8009fdc <_dtoa_r+0x98c>
 8009acc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ad0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009ad4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f2c0 8158 	blt.w	8009d8c <_dtoa_r+0x73c>
 8009adc:	f1ba 0f0e 	cmp.w	sl, #14
 8009ae0:	f300 8154 	bgt.w	8009d8c <_dtoa_r+0x73c>
 8009ae4:	4b6b      	ldr	r3, [pc, #428]	; (8009c94 <_dtoa_r+0x644>)
 8009ae6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009aea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f280 80e3 	bge.w	8009cbc <_dtoa_r+0x66c>
 8009af6:	9b01      	ldr	r3, [sp, #4]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	f300 80df 	bgt.w	8009cbc <_dtoa_r+0x66c>
 8009afe:	f040 826d 	bne.w	8009fdc <_dtoa_r+0x98c>
 8009b02:	4b69      	ldr	r3, [pc, #420]	; (8009ca8 <_dtoa_r+0x658>)
 8009b04:	2200      	movs	r2, #0
 8009b06:	4640      	mov	r0, r8
 8009b08:	4649      	mov	r1, r9
 8009b0a:	f7f6 fd75 	bl	80005f8 <__aeabi_dmul>
 8009b0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b12:	f7f6 fff7 	bl	8000b04 <__aeabi_dcmpge>
 8009b16:	9e01      	ldr	r6, [sp, #4]
 8009b18:	4637      	mov	r7, r6
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	f040 8243 	bne.w	8009fa6 <_dtoa_r+0x956>
 8009b20:	9d00      	ldr	r5, [sp, #0]
 8009b22:	2331      	movs	r3, #49	; 0x31
 8009b24:	f805 3b01 	strb.w	r3, [r5], #1
 8009b28:	f10a 0a01 	add.w	sl, sl, #1
 8009b2c:	e23f      	b.n	8009fae <_dtoa_r+0x95e>
 8009b2e:	07f2      	lsls	r2, r6, #31
 8009b30:	d505      	bpl.n	8009b3e <_dtoa_r+0x4ee>
 8009b32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b36:	f7f6 fd5f 	bl	80005f8 <__aeabi_dmul>
 8009b3a:	3501      	adds	r5, #1
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	1076      	asrs	r6, r6, #1
 8009b40:	3708      	adds	r7, #8
 8009b42:	e76c      	b.n	8009a1e <_dtoa_r+0x3ce>
 8009b44:	2502      	movs	r5, #2
 8009b46:	e76f      	b.n	8009a28 <_dtoa_r+0x3d8>
 8009b48:	9b01      	ldr	r3, [sp, #4]
 8009b4a:	f8cd a01c 	str.w	sl, [sp, #28]
 8009b4e:	930c      	str	r3, [sp, #48]	; 0x30
 8009b50:	e78d      	b.n	8009a6e <_dtoa_r+0x41e>
 8009b52:	9900      	ldr	r1, [sp, #0]
 8009b54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009b56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b58:	4b4e      	ldr	r3, [pc, #312]	; (8009c94 <_dtoa_r+0x644>)
 8009b5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009b5e:	4401      	add	r1, r0
 8009b60:	9102      	str	r1, [sp, #8]
 8009b62:	9908      	ldr	r1, [sp, #32]
 8009b64:	eeb0 8a47 	vmov.f32	s16, s14
 8009b68:	eef0 8a67 	vmov.f32	s17, s15
 8009b6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b74:	2900      	cmp	r1, #0
 8009b76:	d045      	beq.n	8009c04 <_dtoa_r+0x5b4>
 8009b78:	494c      	ldr	r1, [pc, #304]	; (8009cac <_dtoa_r+0x65c>)
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	f7f6 fe66 	bl	800084c <__aeabi_ddiv>
 8009b80:	ec53 2b18 	vmov	r2, r3, d8
 8009b84:	f7f6 fb80 	bl	8000288 <__aeabi_dsub>
 8009b88:	9d00      	ldr	r5, [sp, #0]
 8009b8a:	ec41 0b18 	vmov	d8, r0, r1
 8009b8e:	4639      	mov	r1, r7
 8009b90:	4630      	mov	r0, r6
 8009b92:	f7f6 ffe1 	bl	8000b58 <__aeabi_d2iz>
 8009b96:	900c      	str	r0, [sp, #48]	; 0x30
 8009b98:	f7f6 fcc4 	bl	8000524 <__aeabi_i2d>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	4630      	mov	r0, r6
 8009ba2:	4639      	mov	r1, r7
 8009ba4:	f7f6 fb70 	bl	8000288 <__aeabi_dsub>
 8009ba8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009baa:	3330      	adds	r3, #48	; 0x30
 8009bac:	f805 3b01 	strb.w	r3, [r5], #1
 8009bb0:	ec53 2b18 	vmov	r2, r3, d8
 8009bb4:	4606      	mov	r6, r0
 8009bb6:	460f      	mov	r7, r1
 8009bb8:	f7f6 ff90 	bl	8000adc <__aeabi_dcmplt>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	d165      	bne.n	8009c8c <_dtoa_r+0x63c>
 8009bc0:	4632      	mov	r2, r6
 8009bc2:	463b      	mov	r3, r7
 8009bc4:	4935      	ldr	r1, [pc, #212]	; (8009c9c <_dtoa_r+0x64c>)
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	f7f6 fb5e 	bl	8000288 <__aeabi_dsub>
 8009bcc:	ec53 2b18 	vmov	r2, r3, d8
 8009bd0:	f7f6 ff84 	bl	8000adc <__aeabi_dcmplt>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	f040 80b9 	bne.w	8009d4c <_dtoa_r+0x6fc>
 8009bda:	9b02      	ldr	r3, [sp, #8]
 8009bdc:	429d      	cmp	r5, r3
 8009bde:	f43f af75 	beq.w	8009acc <_dtoa_r+0x47c>
 8009be2:	4b2f      	ldr	r3, [pc, #188]	; (8009ca0 <_dtoa_r+0x650>)
 8009be4:	ec51 0b18 	vmov	r0, r1, d8
 8009be8:	2200      	movs	r2, #0
 8009bea:	f7f6 fd05 	bl	80005f8 <__aeabi_dmul>
 8009bee:	4b2c      	ldr	r3, [pc, #176]	; (8009ca0 <_dtoa_r+0x650>)
 8009bf0:	ec41 0b18 	vmov	d8, r0, r1
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	4639      	mov	r1, r7
 8009bfa:	f7f6 fcfd 	bl	80005f8 <__aeabi_dmul>
 8009bfe:	4606      	mov	r6, r0
 8009c00:	460f      	mov	r7, r1
 8009c02:	e7c4      	b.n	8009b8e <_dtoa_r+0x53e>
 8009c04:	ec51 0b17 	vmov	r0, r1, d7
 8009c08:	f7f6 fcf6 	bl	80005f8 <__aeabi_dmul>
 8009c0c:	9b02      	ldr	r3, [sp, #8]
 8009c0e:	9d00      	ldr	r5, [sp, #0]
 8009c10:	930c      	str	r3, [sp, #48]	; 0x30
 8009c12:	ec41 0b18 	vmov	d8, r0, r1
 8009c16:	4639      	mov	r1, r7
 8009c18:	4630      	mov	r0, r6
 8009c1a:	f7f6 ff9d 	bl	8000b58 <__aeabi_d2iz>
 8009c1e:	9011      	str	r0, [sp, #68]	; 0x44
 8009c20:	f7f6 fc80 	bl	8000524 <__aeabi_i2d>
 8009c24:	4602      	mov	r2, r0
 8009c26:	460b      	mov	r3, r1
 8009c28:	4630      	mov	r0, r6
 8009c2a:	4639      	mov	r1, r7
 8009c2c:	f7f6 fb2c 	bl	8000288 <__aeabi_dsub>
 8009c30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c32:	3330      	adds	r3, #48	; 0x30
 8009c34:	f805 3b01 	strb.w	r3, [r5], #1
 8009c38:	9b02      	ldr	r3, [sp, #8]
 8009c3a:	429d      	cmp	r5, r3
 8009c3c:	4606      	mov	r6, r0
 8009c3e:	460f      	mov	r7, r1
 8009c40:	f04f 0200 	mov.w	r2, #0
 8009c44:	d134      	bne.n	8009cb0 <_dtoa_r+0x660>
 8009c46:	4b19      	ldr	r3, [pc, #100]	; (8009cac <_dtoa_r+0x65c>)
 8009c48:	ec51 0b18 	vmov	r0, r1, d8
 8009c4c:	f7f6 fb1e 	bl	800028c <__adddf3>
 8009c50:	4602      	mov	r2, r0
 8009c52:	460b      	mov	r3, r1
 8009c54:	4630      	mov	r0, r6
 8009c56:	4639      	mov	r1, r7
 8009c58:	f7f6 ff5e 	bl	8000b18 <__aeabi_dcmpgt>
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d175      	bne.n	8009d4c <_dtoa_r+0x6fc>
 8009c60:	ec53 2b18 	vmov	r2, r3, d8
 8009c64:	4911      	ldr	r1, [pc, #68]	; (8009cac <_dtoa_r+0x65c>)
 8009c66:	2000      	movs	r0, #0
 8009c68:	f7f6 fb0e 	bl	8000288 <__aeabi_dsub>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4630      	mov	r0, r6
 8009c72:	4639      	mov	r1, r7
 8009c74:	f7f6 ff32 	bl	8000adc <__aeabi_dcmplt>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	f43f af27 	beq.w	8009acc <_dtoa_r+0x47c>
 8009c7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009c80:	1e6b      	subs	r3, r5, #1
 8009c82:	930c      	str	r3, [sp, #48]	; 0x30
 8009c84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c88:	2b30      	cmp	r3, #48	; 0x30
 8009c8a:	d0f8      	beq.n	8009c7e <_dtoa_r+0x62e>
 8009c8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009c90:	e04a      	b.n	8009d28 <_dtoa_r+0x6d8>
 8009c92:	bf00      	nop
 8009c94:	0800bc98 	.word	0x0800bc98
 8009c98:	0800bc70 	.word	0x0800bc70
 8009c9c:	3ff00000 	.word	0x3ff00000
 8009ca0:	40240000 	.word	0x40240000
 8009ca4:	401c0000 	.word	0x401c0000
 8009ca8:	40140000 	.word	0x40140000
 8009cac:	3fe00000 	.word	0x3fe00000
 8009cb0:	4baf      	ldr	r3, [pc, #700]	; (8009f70 <_dtoa_r+0x920>)
 8009cb2:	f7f6 fca1 	bl	80005f8 <__aeabi_dmul>
 8009cb6:	4606      	mov	r6, r0
 8009cb8:	460f      	mov	r7, r1
 8009cba:	e7ac      	b.n	8009c16 <_dtoa_r+0x5c6>
 8009cbc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009cc0:	9d00      	ldr	r5, [sp, #0]
 8009cc2:	4642      	mov	r2, r8
 8009cc4:	464b      	mov	r3, r9
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	4639      	mov	r1, r7
 8009cca:	f7f6 fdbf 	bl	800084c <__aeabi_ddiv>
 8009cce:	f7f6 ff43 	bl	8000b58 <__aeabi_d2iz>
 8009cd2:	9002      	str	r0, [sp, #8]
 8009cd4:	f7f6 fc26 	bl	8000524 <__aeabi_i2d>
 8009cd8:	4642      	mov	r2, r8
 8009cda:	464b      	mov	r3, r9
 8009cdc:	f7f6 fc8c 	bl	80005f8 <__aeabi_dmul>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	4639      	mov	r1, r7
 8009ce8:	f7f6 face 	bl	8000288 <__aeabi_dsub>
 8009cec:	9e02      	ldr	r6, [sp, #8]
 8009cee:	9f01      	ldr	r7, [sp, #4]
 8009cf0:	3630      	adds	r6, #48	; 0x30
 8009cf2:	f805 6b01 	strb.w	r6, [r5], #1
 8009cf6:	9e00      	ldr	r6, [sp, #0]
 8009cf8:	1bae      	subs	r6, r5, r6
 8009cfa:	42b7      	cmp	r7, r6
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	460b      	mov	r3, r1
 8009d00:	d137      	bne.n	8009d72 <_dtoa_r+0x722>
 8009d02:	f7f6 fac3 	bl	800028c <__adddf3>
 8009d06:	4642      	mov	r2, r8
 8009d08:	464b      	mov	r3, r9
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	460f      	mov	r7, r1
 8009d0e:	f7f6 ff03 	bl	8000b18 <__aeabi_dcmpgt>
 8009d12:	b9c8      	cbnz	r0, 8009d48 <_dtoa_r+0x6f8>
 8009d14:	4642      	mov	r2, r8
 8009d16:	464b      	mov	r3, r9
 8009d18:	4630      	mov	r0, r6
 8009d1a:	4639      	mov	r1, r7
 8009d1c:	f7f6 fed4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d20:	b110      	cbz	r0, 8009d28 <_dtoa_r+0x6d8>
 8009d22:	9b02      	ldr	r3, [sp, #8]
 8009d24:	07d9      	lsls	r1, r3, #31
 8009d26:	d40f      	bmi.n	8009d48 <_dtoa_r+0x6f8>
 8009d28:	4620      	mov	r0, r4
 8009d2a:	4659      	mov	r1, fp
 8009d2c:	f000 fac8 	bl	800a2c0 <_Bfree>
 8009d30:	2300      	movs	r3, #0
 8009d32:	702b      	strb	r3, [r5, #0]
 8009d34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d36:	f10a 0001 	add.w	r0, sl, #1
 8009d3a:	6018      	str	r0, [r3, #0]
 8009d3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f43f acd8 	beq.w	80096f4 <_dtoa_r+0xa4>
 8009d44:	601d      	str	r5, [r3, #0]
 8009d46:	e4d5      	b.n	80096f4 <_dtoa_r+0xa4>
 8009d48:	f8cd a01c 	str.w	sl, [sp, #28]
 8009d4c:	462b      	mov	r3, r5
 8009d4e:	461d      	mov	r5, r3
 8009d50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d54:	2a39      	cmp	r2, #57	; 0x39
 8009d56:	d108      	bne.n	8009d6a <_dtoa_r+0x71a>
 8009d58:	9a00      	ldr	r2, [sp, #0]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d1f7      	bne.n	8009d4e <_dtoa_r+0x6fe>
 8009d5e:	9a07      	ldr	r2, [sp, #28]
 8009d60:	9900      	ldr	r1, [sp, #0]
 8009d62:	3201      	adds	r2, #1
 8009d64:	9207      	str	r2, [sp, #28]
 8009d66:	2230      	movs	r2, #48	; 0x30
 8009d68:	700a      	strb	r2, [r1, #0]
 8009d6a:	781a      	ldrb	r2, [r3, #0]
 8009d6c:	3201      	adds	r2, #1
 8009d6e:	701a      	strb	r2, [r3, #0]
 8009d70:	e78c      	b.n	8009c8c <_dtoa_r+0x63c>
 8009d72:	4b7f      	ldr	r3, [pc, #508]	; (8009f70 <_dtoa_r+0x920>)
 8009d74:	2200      	movs	r2, #0
 8009d76:	f7f6 fc3f 	bl	80005f8 <__aeabi_dmul>
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	4606      	mov	r6, r0
 8009d80:	460f      	mov	r7, r1
 8009d82:	f7f6 fea1 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d86:	2800      	cmp	r0, #0
 8009d88:	d09b      	beq.n	8009cc2 <_dtoa_r+0x672>
 8009d8a:	e7cd      	b.n	8009d28 <_dtoa_r+0x6d8>
 8009d8c:	9a08      	ldr	r2, [sp, #32]
 8009d8e:	2a00      	cmp	r2, #0
 8009d90:	f000 80c4 	beq.w	8009f1c <_dtoa_r+0x8cc>
 8009d94:	9a05      	ldr	r2, [sp, #20]
 8009d96:	2a01      	cmp	r2, #1
 8009d98:	f300 80a8 	bgt.w	8009eec <_dtoa_r+0x89c>
 8009d9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009d9e:	2a00      	cmp	r2, #0
 8009da0:	f000 80a0 	beq.w	8009ee4 <_dtoa_r+0x894>
 8009da4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009da8:	9e06      	ldr	r6, [sp, #24]
 8009daa:	4645      	mov	r5, r8
 8009dac:	9a04      	ldr	r2, [sp, #16]
 8009dae:	2101      	movs	r1, #1
 8009db0:	441a      	add	r2, r3
 8009db2:	4620      	mov	r0, r4
 8009db4:	4498      	add	r8, r3
 8009db6:	9204      	str	r2, [sp, #16]
 8009db8:	f000 fb3e 	bl	800a438 <__i2b>
 8009dbc:	4607      	mov	r7, r0
 8009dbe:	2d00      	cmp	r5, #0
 8009dc0:	dd0b      	ble.n	8009dda <_dtoa_r+0x78a>
 8009dc2:	9b04      	ldr	r3, [sp, #16]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	dd08      	ble.n	8009dda <_dtoa_r+0x78a>
 8009dc8:	42ab      	cmp	r3, r5
 8009dca:	9a04      	ldr	r2, [sp, #16]
 8009dcc:	bfa8      	it	ge
 8009dce:	462b      	movge	r3, r5
 8009dd0:	eba8 0803 	sub.w	r8, r8, r3
 8009dd4:	1aed      	subs	r5, r5, r3
 8009dd6:	1ad3      	subs	r3, r2, r3
 8009dd8:	9304      	str	r3, [sp, #16]
 8009dda:	9b06      	ldr	r3, [sp, #24]
 8009ddc:	b1fb      	cbz	r3, 8009e1e <_dtoa_r+0x7ce>
 8009dde:	9b08      	ldr	r3, [sp, #32]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f000 809f 	beq.w	8009f24 <_dtoa_r+0x8d4>
 8009de6:	2e00      	cmp	r6, #0
 8009de8:	dd11      	ble.n	8009e0e <_dtoa_r+0x7be>
 8009dea:	4639      	mov	r1, r7
 8009dec:	4632      	mov	r2, r6
 8009dee:	4620      	mov	r0, r4
 8009df0:	f000 fbde 	bl	800a5b0 <__pow5mult>
 8009df4:	465a      	mov	r2, fp
 8009df6:	4601      	mov	r1, r0
 8009df8:	4607      	mov	r7, r0
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	f000 fb32 	bl	800a464 <__multiply>
 8009e00:	4659      	mov	r1, fp
 8009e02:	9007      	str	r0, [sp, #28]
 8009e04:	4620      	mov	r0, r4
 8009e06:	f000 fa5b 	bl	800a2c0 <_Bfree>
 8009e0a:	9b07      	ldr	r3, [sp, #28]
 8009e0c:	469b      	mov	fp, r3
 8009e0e:	9b06      	ldr	r3, [sp, #24]
 8009e10:	1b9a      	subs	r2, r3, r6
 8009e12:	d004      	beq.n	8009e1e <_dtoa_r+0x7ce>
 8009e14:	4659      	mov	r1, fp
 8009e16:	4620      	mov	r0, r4
 8009e18:	f000 fbca 	bl	800a5b0 <__pow5mult>
 8009e1c:	4683      	mov	fp, r0
 8009e1e:	2101      	movs	r1, #1
 8009e20:	4620      	mov	r0, r4
 8009e22:	f000 fb09 	bl	800a438 <__i2b>
 8009e26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	4606      	mov	r6, r0
 8009e2c:	dd7c      	ble.n	8009f28 <_dtoa_r+0x8d8>
 8009e2e:	461a      	mov	r2, r3
 8009e30:	4601      	mov	r1, r0
 8009e32:	4620      	mov	r0, r4
 8009e34:	f000 fbbc 	bl	800a5b0 <__pow5mult>
 8009e38:	9b05      	ldr	r3, [sp, #20]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	4606      	mov	r6, r0
 8009e3e:	dd76      	ble.n	8009f2e <_dtoa_r+0x8de>
 8009e40:	2300      	movs	r3, #0
 8009e42:	9306      	str	r3, [sp, #24]
 8009e44:	6933      	ldr	r3, [r6, #16]
 8009e46:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e4a:	6918      	ldr	r0, [r3, #16]
 8009e4c:	f000 faa4 	bl	800a398 <__hi0bits>
 8009e50:	f1c0 0020 	rsb	r0, r0, #32
 8009e54:	9b04      	ldr	r3, [sp, #16]
 8009e56:	4418      	add	r0, r3
 8009e58:	f010 001f 	ands.w	r0, r0, #31
 8009e5c:	f000 8086 	beq.w	8009f6c <_dtoa_r+0x91c>
 8009e60:	f1c0 0320 	rsb	r3, r0, #32
 8009e64:	2b04      	cmp	r3, #4
 8009e66:	dd7f      	ble.n	8009f68 <_dtoa_r+0x918>
 8009e68:	f1c0 001c 	rsb	r0, r0, #28
 8009e6c:	9b04      	ldr	r3, [sp, #16]
 8009e6e:	4403      	add	r3, r0
 8009e70:	4480      	add	r8, r0
 8009e72:	4405      	add	r5, r0
 8009e74:	9304      	str	r3, [sp, #16]
 8009e76:	f1b8 0f00 	cmp.w	r8, #0
 8009e7a:	dd05      	ble.n	8009e88 <_dtoa_r+0x838>
 8009e7c:	4659      	mov	r1, fp
 8009e7e:	4642      	mov	r2, r8
 8009e80:	4620      	mov	r0, r4
 8009e82:	f000 fbef 	bl	800a664 <__lshift>
 8009e86:	4683      	mov	fp, r0
 8009e88:	9b04      	ldr	r3, [sp, #16]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	dd05      	ble.n	8009e9a <_dtoa_r+0x84a>
 8009e8e:	4631      	mov	r1, r6
 8009e90:	461a      	mov	r2, r3
 8009e92:	4620      	mov	r0, r4
 8009e94:	f000 fbe6 	bl	800a664 <__lshift>
 8009e98:	4606      	mov	r6, r0
 8009e9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d069      	beq.n	8009f74 <_dtoa_r+0x924>
 8009ea0:	4631      	mov	r1, r6
 8009ea2:	4658      	mov	r0, fp
 8009ea4:	f000 fc4a 	bl	800a73c <__mcmp>
 8009ea8:	2800      	cmp	r0, #0
 8009eaa:	da63      	bge.n	8009f74 <_dtoa_r+0x924>
 8009eac:	2300      	movs	r3, #0
 8009eae:	4659      	mov	r1, fp
 8009eb0:	220a      	movs	r2, #10
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	f000 fa26 	bl	800a304 <__multadd>
 8009eb8:	9b08      	ldr	r3, [sp, #32]
 8009eba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009ebe:	4683      	mov	fp, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f000 818f 	beq.w	800a1e4 <_dtoa_r+0xb94>
 8009ec6:	4639      	mov	r1, r7
 8009ec8:	2300      	movs	r3, #0
 8009eca:	220a      	movs	r2, #10
 8009ecc:	4620      	mov	r0, r4
 8009ece:	f000 fa19 	bl	800a304 <__multadd>
 8009ed2:	f1b9 0f00 	cmp.w	r9, #0
 8009ed6:	4607      	mov	r7, r0
 8009ed8:	f300 808e 	bgt.w	8009ff8 <_dtoa_r+0x9a8>
 8009edc:	9b05      	ldr	r3, [sp, #20]
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	dc50      	bgt.n	8009f84 <_dtoa_r+0x934>
 8009ee2:	e089      	b.n	8009ff8 <_dtoa_r+0x9a8>
 8009ee4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ee6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009eea:	e75d      	b.n	8009da8 <_dtoa_r+0x758>
 8009eec:	9b01      	ldr	r3, [sp, #4]
 8009eee:	1e5e      	subs	r6, r3, #1
 8009ef0:	9b06      	ldr	r3, [sp, #24]
 8009ef2:	42b3      	cmp	r3, r6
 8009ef4:	bfbf      	itttt	lt
 8009ef6:	9b06      	ldrlt	r3, [sp, #24]
 8009ef8:	9606      	strlt	r6, [sp, #24]
 8009efa:	1af2      	sublt	r2, r6, r3
 8009efc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009efe:	bfb6      	itet	lt
 8009f00:	189b      	addlt	r3, r3, r2
 8009f02:	1b9e      	subge	r6, r3, r6
 8009f04:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009f06:	9b01      	ldr	r3, [sp, #4]
 8009f08:	bfb8      	it	lt
 8009f0a:	2600      	movlt	r6, #0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	bfb5      	itete	lt
 8009f10:	eba8 0503 	sublt.w	r5, r8, r3
 8009f14:	9b01      	ldrge	r3, [sp, #4]
 8009f16:	2300      	movlt	r3, #0
 8009f18:	4645      	movge	r5, r8
 8009f1a:	e747      	b.n	8009dac <_dtoa_r+0x75c>
 8009f1c:	9e06      	ldr	r6, [sp, #24]
 8009f1e:	9f08      	ldr	r7, [sp, #32]
 8009f20:	4645      	mov	r5, r8
 8009f22:	e74c      	b.n	8009dbe <_dtoa_r+0x76e>
 8009f24:	9a06      	ldr	r2, [sp, #24]
 8009f26:	e775      	b.n	8009e14 <_dtoa_r+0x7c4>
 8009f28:	9b05      	ldr	r3, [sp, #20]
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	dc18      	bgt.n	8009f60 <_dtoa_r+0x910>
 8009f2e:	9b02      	ldr	r3, [sp, #8]
 8009f30:	b9b3      	cbnz	r3, 8009f60 <_dtoa_r+0x910>
 8009f32:	9b03      	ldr	r3, [sp, #12]
 8009f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f38:	b9a3      	cbnz	r3, 8009f64 <_dtoa_r+0x914>
 8009f3a:	9b03      	ldr	r3, [sp, #12]
 8009f3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f40:	0d1b      	lsrs	r3, r3, #20
 8009f42:	051b      	lsls	r3, r3, #20
 8009f44:	b12b      	cbz	r3, 8009f52 <_dtoa_r+0x902>
 8009f46:	9b04      	ldr	r3, [sp, #16]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	9304      	str	r3, [sp, #16]
 8009f4c:	f108 0801 	add.w	r8, r8, #1
 8009f50:	2301      	movs	r3, #1
 8009f52:	9306      	str	r3, [sp, #24]
 8009f54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	f47f af74 	bne.w	8009e44 <_dtoa_r+0x7f4>
 8009f5c:	2001      	movs	r0, #1
 8009f5e:	e779      	b.n	8009e54 <_dtoa_r+0x804>
 8009f60:	2300      	movs	r3, #0
 8009f62:	e7f6      	b.n	8009f52 <_dtoa_r+0x902>
 8009f64:	9b02      	ldr	r3, [sp, #8]
 8009f66:	e7f4      	b.n	8009f52 <_dtoa_r+0x902>
 8009f68:	d085      	beq.n	8009e76 <_dtoa_r+0x826>
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	301c      	adds	r0, #28
 8009f6e:	e77d      	b.n	8009e6c <_dtoa_r+0x81c>
 8009f70:	40240000 	.word	0x40240000
 8009f74:	9b01      	ldr	r3, [sp, #4]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	dc38      	bgt.n	8009fec <_dtoa_r+0x99c>
 8009f7a:	9b05      	ldr	r3, [sp, #20]
 8009f7c:	2b02      	cmp	r3, #2
 8009f7e:	dd35      	ble.n	8009fec <_dtoa_r+0x99c>
 8009f80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009f84:	f1b9 0f00 	cmp.w	r9, #0
 8009f88:	d10d      	bne.n	8009fa6 <_dtoa_r+0x956>
 8009f8a:	4631      	mov	r1, r6
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	2205      	movs	r2, #5
 8009f90:	4620      	mov	r0, r4
 8009f92:	f000 f9b7 	bl	800a304 <__multadd>
 8009f96:	4601      	mov	r1, r0
 8009f98:	4606      	mov	r6, r0
 8009f9a:	4658      	mov	r0, fp
 8009f9c:	f000 fbce 	bl	800a73c <__mcmp>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	f73f adbd 	bgt.w	8009b20 <_dtoa_r+0x4d0>
 8009fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa8:	9d00      	ldr	r5, [sp, #0]
 8009faa:	ea6f 0a03 	mvn.w	sl, r3
 8009fae:	f04f 0800 	mov.w	r8, #0
 8009fb2:	4631      	mov	r1, r6
 8009fb4:	4620      	mov	r0, r4
 8009fb6:	f000 f983 	bl	800a2c0 <_Bfree>
 8009fba:	2f00      	cmp	r7, #0
 8009fbc:	f43f aeb4 	beq.w	8009d28 <_dtoa_r+0x6d8>
 8009fc0:	f1b8 0f00 	cmp.w	r8, #0
 8009fc4:	d005      	beq.n	8009fd2 <_dtoa_r+0x982>
 8009fc6:	45b8      	cmp	r8, r7
 8009fc8:	d003      	beq.n	8009fd2 <_dtoa_r+0x982>
 8009fca:	4641      	mov	r1, r8
 8009fcc:	4620      	mov	r0, r4
 8009fce:	f000 f977 	bl	800a2c0 <_Bfree>
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	f000 f973 	bl	800a2c0 <_Bfree>
 8009fda:	e6a5      	b.n	8009d28 <_dtoa_r+0x6d8>
 8009fdc:	2600      	movs	r6, #0
 8009fde:	4637      	mov	r7, r6
 8009fe0:	e7e1      	b.n	8009fa6 <_dtoa_r+0x956>
 8009fe2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009fe4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009fe8:	4637      	mov	r7, r6
 8009fea:	e599      	b.n	8009b20 <_dtoa_r+0x4d0>
 8009fec:	9b08      	ldr	r3, [sp, #32]
 8009fee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	f000 80fd 	beq.w	800a1f2 <_dtoa_r+0xba2>
 8009ff8:	2d00      	cmp	r5, #0
 8009ffa:	dd05      	ble.n	800a008 <_dtoa_r+0x9b8>
 8009ffc:	4639      	mov	r1, r7
 8009ffe:	462a      	mov	r2, r5
 800a000:	4620      	mov	r0, r4
 800a002:	f000 fb2f 	bl	800a664 <__lshift>
 800a006:	4607      	mov	r7, r0
 800a008:	9b06      	ldr	r3, [sp, #24]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d05c      	beq.n	800a0c8 <_dtoa_r+0xa78>
 800a00e:	6879      	ldr	r1, [r7, #4]
 800a010:	4620      	mov	r0, r4
 800a012:	f000 f915 	bl	800a240 <_Balloc>
 800a016:	4605      	mov	r5, r0
 800a018:	b928      	cbnz	r0, 800a026 <_dtoa_r+0x9d6>
 800a01a:	4b80      	ldr	r3, [pc, #512]	; (800a21c <_dtoa_r+0xbcc>)
 800a01c:	4602      	mov	r2, r0
 800a01e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a022:	f7ff bb2e 	b.w	8009682 <_dtoa_r+0x32>
 800a026:	693a      	ldr	r2, [r7, #16]
 800a028:	3202      	adds	r2, #2
 800a02a:	0092      	lsls	r2, r2, #2
 800a02c:	f107 010c 	add.w	r1, r7, #12
 800a030:	300c      	adds	r0, #12
 800a032:	f7fe fddf 	bl	8008bf4 <memcpy>
 800a036:	2201      	movs	r2, #1
 800a038:	4629      	mov	r1, r5
 800a03a:	4620      	mov	r0, r4
 800a03c:	f000 fb12 	bl	800a664 <__lshift>
 800a040:	9b00      	ldr	r3, [sp, #0]
 800a042:	3301      	adds	r3, #1
 800a044:	9301      	str	r3, [sp, #4]
 800a046:	9b00      	ldr	r3, [sp, #0]
 800a048:	444b      	add	r3, r9
 800a04a:	9307      	str	r3, [sp, #28]
 800a04c:	9b02      	ldr	r3, [sp, #8]
 800a04e:	f003 0301 	and.w	r3, r3, #1
 800a052:	46b8      	mov	r8, r7
 800a054:	9306      	str	r3, [sp, #24]
 800a056:	4607      	mov	r7, r0
 800a058:	9b01      	ldr	r3, [sp, #4]
 800a05a:	4631      	mov	r1, r6
 800a05c:	3b01      	subs	r3, #1
 800a05e:	4658      	mov	r0, fp
 800a060:	9302      	str	r3, [sp, #8]
 800a062:	f7ff fa67 	bl	8009534 <quorem>
 800a066:	4603      	mov	r3, r0
 800a068:	3330      	adds	r3, #48	; 0x30
 800a06a:	9004      	str	r0, [sp, #16]
 800a06c:	4641      	mov	r1, r8
 800a06e:	4658      	mov	r0, fp
 800a070:	9308      	str	r3, [sp, #32]
 800a072:	f000 fb63 	bl	800a73c <__mcmp>
 800a076:	463a      	mov	r2, r7
 800a078:	4681      	mov	r9, r0
 800a07a:	4631      	mov	r1, r6
 800a07c:	4620      	mov	r0, r4
 800a07e:	f000 fb79 	bl	800a774 <__mdiff>
 800a082:	68c2      	ldr	r2, [r0, #12]
 800a084:	9b08      	ldr	r3, [sp, #32]
 800a086:	4605      	mov	r5, r0
 800a088:	bb02      	cbnz	r2, 800a0cc <_dtoa_r+0xa7c>
 800a08a:	4601      	mov	r1, r0
 800a08c:	4658      	mov	r0, fp
 800a08e:	f000 fb55 	bl	800a73c <__mcmp>
 800a092:	9b08      	ldr	r3, [sp, #32]
 800a094:	4602      	mov	r2, r0
 800a096:	4629      	mov	r1, r5
 800a098:	4620      	mov	r0, r4
 800a09a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a09e:	f000 f90f 	bl	800a2c0 <_Bfree>
 800a0a2:	9b05      	ldr	r3, [sp, #20]
 800a0a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0a6:	9d01      	ldr	r5, [sp, #4]
 800a0a8:	ea43 0102 	orr.w	r1, r3, r2
 800a0ac:	9b06      	ldr	r3, [sp, #24]
 800a0ae:	430b      	orrs	r3, r1
 800a0b0:	9b08      	ldr	r3, [sp, #32]
 800a0b2:	d10d      	bne.n	800a0d0 <_dtoa_r+0xa80>
 800a0b4:	2b39      	cmp	r3, #57	; 0x39
 800a0b6:	d029      	beq.n	800a10c <_dtoa_r+0xabc>
 800a0b8:	f1b9 0f00 	cmp.w	r9, #0
 800a0bc:	dd01      	ble.n	800a0c2 <_dtoa_r+0xa72>
 800a0be:	9b04      	ldr	r3, [sp, #16]
 800a0c0:	3331      	adds	r3, #49	; 0x31
 800a0c2:	9a02      	ldr	r2, [sp, #8]
 800a0c4:	7013      	strb	r3, [r2, #0]
 800a0c6:	e774      	b.n	8009fb2 <_dtoa_r+0x962>
 800a0c8:	4638      	mov	r0, r7
 800a0ca:	e7b9      	b.n	800a040 <_dtoa_r+0x9f0>
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	e7e2      	b.n	800a096 <_dtoa_r+0xa46>
 800a0d0:	f1b9 0f00 	cmp.w	r9, #0
 800a0d4:	db06      	blt.n	800a0e4 <_dtoa_r+0xa94>
 800a0d6:	9905      	ldr	r1, [sp, #20]
 800a0d8:	ea41 0909 	orr.w	r9, r1, r9
 800a0dc:	9906      	ldr	r1, [sp, #24]
 800a0de:	ea59 0101 	orrs.w	r1, r9, r1
 800a0e2:	d120      	bne.n	800a126 <_dtoa_r+0xad6>
 800a0e4:	2a00      	cmp	r2, #0
 800a0e6:	ddec      	ble.n	800a0c2 <_dtoa_r+0xa72>
 800a0e8:	4659      	mov	r1, fp
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	9301      	str	r3, [sp, #4]
 800a0f0:	f000 fab8 	bl	800a664 <__lshift>
 800a0f4:	4631      	mov	r1, r6
 800a0f6:	4683      	mov	fp, r0
 800a0f8:	f000 fb20 	bl	800a73c <__mcmp>
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	9b01      	ldr	r3, [sp, #4]
 800a100:	dc02      	bgt.n	800a108 <_dtoa_r+0xab8>
 800a102:	d1de      	bne.n	800a0c2 <_dtoa_r+0xa72>
 800a104:	07da      	lsls	r2, r3, #31
 800a106:	d5dc      	bpl.n	800a0c2 <_dtoa_r+0xa72>
 800a108:	2b39      	cmp	r3, #57	; 0x39
 800a10a:	d1d8      	bne.n	800a0be <_dtoa_r+0xa6e>
 800a10c:	9a02      	ldr	r2, [sp, #8]
 800a10e:	2339      	movs	r3, #57	; 0x39
 800a110:	7013      	strb	r3, [r2, #0]
 800a112:	462b      	mov	r3, r5
 800a114:	461d      	mov	r5, r3
 800a116:	3b01      	subs	r3, #1
 800a118:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a11c:	2a39      	cmp	r2, #57	; 0x39
 800a11e:	d050      	beq.n	800a1c2 <_dtoa_r+0xb72>
 800a120:	3201      	adds	r2, #1
 800a122:	701a      	strb	r2, [r3, #0]
 800a124:	e745      	b.n	8009fb2 <_dtoa_r+0x962>
 800a126:	2a00      	cmp	r2, #0
 800a128:	dd03      	ble.n	800a132 <_dtoa_r+0xae2>
 800a12a:	2b39      	cmp	r3, #57	; 0x39
 800a12c:	d0ee      	beq.n	800a10c <_dtoa_r+0xabc>
 800a12e:	3301      	adds	r3, #1
 800a130:	e7c7      	b.n	800a0c2 <_dtoa_r+0xa72>
 800a132:	9a01      	ldr	r2, [sp, #4]
 800a134:	9907      	ldr	r1, [sp, #28]
 800a136:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a13a:	428a      	cmp	r2, r1
 800a13c:	d02a      	beq.n	800a194 <_dtoa_r+0xb44>
 800a13e:	4659      	mov	r1, fp
 800a140:	2300      	movs	r3, #0
 800a142:	220a      	movs	r2, #10
 800a144:	4620      	mov	r0, r4
 800a146:	f000 f8dd 	bl	800a304 <__multadd>
 800a14a:	45b8      	cmp	r8, r7
 800a14c:	4683      	mov	fp, r0
 800a14e:	f04f 0300 	mov.w	r3, #0
 800a152:	f04f 020a 	mov.w	r2, #10
 800a156:	4641      	mov	r1, r8
 800a158:	4620      	mov	r0, r4
 800a15a:	d107      	bne.n	800a16c <_dtoa_r+0xb1c>
 800a15c:	f000 f8d2 	bl	800a304 <__multadd>
 800a160:	4680      	mov	r8, r0
 800a162:	4607      	mov	r7, r0
 800a164:	9b01      	ldr	r3, [sp, #4]
 800a166:	3301      	adds	r3, #1
 800a168:	9301      	str	r3, [sp, #4]
 800a16a:	e775      	b.n	800a058 <_dtoa_r+0xa08>
 800a16c:	f000 f8ca 	bl	800a304 <__multadd>
 800a170:	4639      	mov	r1, r7
 800a172:	4680      	mov	r8, r0
 800a174:	2300      	movs	r3, #0
 800a176:	220a      	movs	r2, #10
 800a178:	4620      	mov	r0, r4
 800a17a:	f000 f8c3 	bl	800a304 <__multadd>
 800a17e:	4607      	mov	r7, r0
 800a180:	e7f0      	b.n	800a164 <_dtoa_r+0xb14>
 800a182:	f1b9 0f00 	cmp.w	r9, #0
 800a186:	9a00      	ldr	r2, [sp, #0]
 800a188:	bfcc      	ite	gt
 800a18a:	464d      	movgt	r5, r9
 800a18c:	2501      	movle	r5, #1
 800a18e:	4415      	add	r5, r2
 800a190:	f04f 0800 	mov.w	r8, #0
 800a194:	4659      	mov	r1, fp
 800a196:	2201      	movs	r2, #1
 800a198:	4620      	mov	r0, r4
 800a19a:	9301      	str	r3, [sp, #4]
 800a19c:	f000 fa62 	bl	800a664 <__lshift>
 800a1a0:	4631      	mov	r1, r6
 800a1a2:	4683      	mov	fp, r0
 800a1a4:	f000 faca 	bl	800a73c <__mcmp>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	dcb2      	bgt.n	800a112 <_dtoa_r+0xac2>
 800a1ac:	d102      	bne.n	800a1b4 <_dtoa_r+0xb64>
 800a1ae:	9b01      	ldr	r3, [sp, #4]
 800a1b0:	07db      	lsls	r3, r3, #31
 800a1b2:	d4ae      	bmi.n	800a112 <_dtoa_r+0xac2>
 800a1b4:	462b      	mov	r3, r5
 800a1b6:	461d      	mov	r5, r3
 800a1b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a1bc:	2a30      	cmp	r2, #48	; 0x30
 800a1be:	d0fa      	beq.n	800a1b6 <_dtoa_r+0xb66>
 800a1c0:	e6f7      	b.n	8009fb2 <_dtoa_r+0x962>
 800a1c2:	9a00      	ldr	r2, [sp, #0]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d1a5      	bne.n	800a114 <_dtoa_r+0xac4>
 800a1c8:	f10a 0a01 	add.w	sl, sl, #1
 800a1cc:	2331      	movs	r3, #49	; 0x31
 800a1ce:	e779      	b.n	800a0c4 <_dtoa_r+0xa74>
 800a1d0:	4b13      	ldr	r3, [pc, #76]	; (800a220 <_dtoa_r+0xbd0>)
 800a1d2:	f7ff baaf 	b.w	8009734 <_dtoa_r+0xe4>
 800a1d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	f47f aa86 	bne.w	80096ea <_dtoa_r+0x9a>
 800a1de:	4b11      	ldr	r3, [pc, #68]	; (800a224 <_dtoa_r+0xbd4>)
 800a1e0:	f7ff baa8 	b.w	8009734 <_dtoa_r+0xe4>
 800a1e4:	f1b9 0f00 	cmp.w	r9, #0
 800a1e8:	dc03      	bgt.n	800a1f2 <_dtoa_r+0xba2>
 800a1ea:	9b05      	ldr	r3, [sp, #20]
 800a1ec:	2b02      	cmp	r3, #2
 800a1ee:	f73f aec9 	bgt.w	8009f84 <_dtoa_r+0x934>
 800a1f2:	9d00      	ldr	r5, [sp, #0]
 800a1f4:	4631      	mov	r1, r6
 800a1f6:	4658      	mov	r0, fp
 800a1f8:	f7ff f99c 	bl	8009534 <quorem>
 800a1fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a200:	f805 3b01 	strb.w	r3, [r5], #1
 800a204:	9a00      	ldr	r2, [sp, #0]
 800a206:	1aaa      	subs	r2, r5, r2
 800a208:	4591      	cmp	r9, r2
 800a20a:	ddba      	ble.n	800a182 <_dtoa_r+0xb32>
 800a20c:	4659      	mov	r1, fp
 800a20e:	2300      	movs	r3, #0
 800a210:	220a      	movs	r2, #10
 800a212:	4620      	mov	r0, r4
 800a214:	f000 f876 	bl	800a304 <__multadd>
 800a218:	4683      	mov	fp, r0
 800a21a:	e7eb      	b.n	800a1f4 <_dtoa_r+0xba4>
 800a21c:	0800bbfb 	.word	0x0800bbfb
 800a220:	0800bb54 	.word	0x0800bb54
 800a224:	0800bb78 	.word	0x0800bb78

0800a228 <_localeconv_r>:
 800a228:	4800      	ldr	r0, [pc, #0]	; (800a22c <_localeconv_r+0x4>)
 800a22a:	4770      	bx	lr
 800a22c:	20000160 	.word	0x20000160

0800a230 <malloc>:
 800a230:	4b02      	ldr	r3, [pc, #8]	; (800a23c <malloc+0xc>)
 800a232:	4601      	mov	r1, r0
 800a234:	6818      	ldr	r0, [r3, #0]
 800a236:	f000 bbe1 	b.w	800a9fc <_malloc_r>
 800a23a:	bf00      	nop
 800a23c:	2000000c 	.word	0x2000000c

0800a240 <_Balloc>:
 800a240:	b570      	push	{r4, r5, r6, lr}
 800a242:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a244:	4604      	mov	r4, r0
 800a246:	460d      	mov	r5, r1
 800a248:	b976      	cbnz	r6, 800a268 <_Balloc+0x28>
 800a24a:	2010      	movs	r0, #16
 800a24c:	f7ff fff0 	bl	800a230 <malloc>
 800a250:	4602      	mov	r2, r0
 800a252:	6260      	str	r0, [r4, #36]	; 0x24
 800a254:	b920      	cbnz	r0, 800a260 <_Balloc+0x20>
 800a256:	4b18      	ldr	r3, [pc, #96]	; (800a2b8 <_Balloc+0x78>)
 800a258:	4818      	ldr	r0, [pc, #96]	; (800a2bc <_Balloc+0x7c>)
 800a25a:	2166      	movs	r1, #102	; 0x66
 800a25c:	f000 fd94 	bl	800ad88 <__assert_func>
 800a260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a264:	6006      	str	r6, [r0, #0]
 800a266:	60c6      	str	r6, [r0, #12]
 800a268:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a26a:	68f3      	ldr	r3, [r6, #12]
 800a26c:	b183      	cbz	r3, 800a290 <_Balloc+0x50>
 800a26e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a270:	68db      	ldr	r3, [r3, #12]
 800a272:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a276:	b9b8      	cbnz	r0, 800a2a8 <_Balloc+0x68>
 800a278:	2101      	movs	r1, #1
 800a27a:	fa01 f605 	lsl.w	r6, r1, r5
 800a27e:	1d72      	adds	r2, r6, #5
 800a280:	0092      	lsls	r2, r2, #2
 800a282:	4620      	mov	r0, r4
 800a284:	f000 fb5a 	bl	800a93c <_calloc_r>
 800a288:	b160      	cbz	r0, 800a2a4 <_Balloc+0x64>
 800a28a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a28e:	e00e      	b.n	800a2ae <_Balloc+0x6e>
 800a290:	2221      	movs	r2, #33	; 0x21
 800a292:	2104      	movs	r1, #4
 800a294:	4620      	mov	r0, r4
 800a296:	f000 fb51 	bl	800a93c <_calloc_r>
 800a29a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a29c:	60f0      	str	r0, [r6, #12]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d1e4      	bne.n	800a26e <_Balloc+0x2e>
 800a2a4:	2000      	movs	r0, #0
 800a2a6:	bd70      	pop	{r4, r5, r6, pc}
 800a2a8:	6802      	ldr	r2, [r0, #0]
 800a2aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2b4:	e7f7      	b.n	800a2a6 <_Balloc+0x66>
 800a2b6:	bf00      	nop
 800a2b8:	0800bb85 	.word	0x0800bb85
 800a2bc:	0800bc0c 	.word	0x0800bc0c

0800a2c0 <_Bfree>:
 800a2c0:	b570      	push	{r4, r5, r6, lr}
 800a2c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2c4:	4605      	mov	r5, r0
 800a2c6:	460c      	mov	r4, r1
 800a2c8:	b976      	cbnz	r6, 800a2e8 <_Bfree+0x28>
 800a2ca:	2010      	movs	r0, #16
 800a2cc:	f7ff ffb0 	bl	800a230 <malloc>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	6268      	str	r0, [r5, #36]	; 0x24
 800a2d4:	b920      	cbnz	r0, 800a2e0 <_Bfree+0x20>
 800a2d6:	4b09      	ldr	r3, [pc, #36]	; (800a2fc <_Bfree+0x3c>)
 800a2d8:	4809      	ldr	r0, [pc, #36]	; (800a300 <_Bfree+0x40>)
 800a2da:	218a      	movs	r1, #138	; 0x8a
 800a2dc:	f000 fd54 	bl	800ad88 <__assert_func>
 800a2e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2e4:	6006      	str	r6, [r0, #0]
 800a2e6:	60c6      	str	r6, [r0, #12]
 800a2e8:	b13c      	cbz	r4, 800a2fa <_Bfree+0x3a>
 800a2ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a2ec:	6862      	ldr	r2, [r4, #4]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a2f4:	6021      	str	r1, [r4, #0]
 800a2f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a2fa:	bd70      	pop	{r4, r5, r6, pc}
 800a2fc:	0800bb85 	.word	0x0800bb85
 800a300:	0800bc0c 	.word	0x0800bc0c

0800a304 <__multadd>:
 800a304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a308:	690e      	ldr	r6, [r1, #16]
 800a30a:	4607      	mov	r7, r0
 800a30c:	4698      	mov	r8, r3
 800a30e:	460c      	mov	r4, r1
 800a310:	f101 0014 	add.w	r0, r1, #20
 800a314:	2300      	movs	r3, #0
 800a316:	6805      	ldr	r5, [r0, #0]
 800a318:	b2a9      	uxth	r1, r5
 800a31a:	fb02 8101 	mla	r1, r2, r1, r8
 800a31e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a322:	0c2d      	lsrs	r5, r5, #16
 800a324:	fb02 c505 	mla	r5, r2, r5, ip
 800a328:	b289      	uxth	r1, r1
 800a32a:	3301      	adds	r3, #1
 800a32c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a330:	429e      	cmp	r6, r3
 800a332:	f840 1b04 	str.w	r1, [r0], #4
 800a336:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a33a:	dcec      	bgt.n	800a316 <__multadd+0x12>
 800a33c:	f1b8 0f00 	cmp.w	r8, #0
 800a340:	d022      	beq.n	800a388 <__multadd+0x84>
 800a342:	68a3      	ldr	r3, [r4, #8]
 800a344:	42b3      	cmp	r3, r6
 800a346:	dc19      	bgt.n	800a37c <__multadd+0x78>
 800a348:	6861      	ldr	r1, [r4, #4]
 800a34a:	4638      	mov	r0, r7
 800a34c:	3101      	adds	r1, #1
 800a34e:	f7ff ff77 	bl	800a240 <_Balloc>
 800a352:	4605      	mov	r5, r0
 800a354:	b928      	cbnz	r0, 800a362 <__multadd+0x5e>
 800a356:	4602      	mov	r2, r0
 800a358:	4b0d      	ldr	r3, [pc, #52]	; (800a390 <__multadd+0x8c>)
 800a35a:	480e      	ldr	r0, [pc, #56]	; (800a394 <__multadd+0x90>)
 800a35c:	21b5      	movs	r1, #181	; 0xb5
 800a35e:	f000 fd13 	bl	800ad88 <__assert_func>
 800a362:	6922      	ldr	r2, [r4, #16]
 800a364:	3202      	adds	r2, #2
 800a366:	f104 010c 	add.w	r1, r4, #12
 800a36a:	0092      	lsls	r2, r2, #2
 800a36c:	300c      	adds	r0, #12
 800a36e:	f7fe fc41 	bl	8008bf4 <memcpy>
 800a372:	4621      	mov	r1, r4
 800a374:	4638      	mov	r0, r7
 800a376:	f7ff ffa3 	bl	800a2c0 <_Bfree>
 800a37a:	462c      	mov	r4, r5
 800a37c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a380:	3601      	adds	r6, #1
 800a382:	f8c3 8014 	str.w	r8, [r3, #20]
 800a386:	6126      	str	r6, [r4, #16]
 800a388:	4620      	mov	r0, r4
 800a38a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a38e:	bf00      	nop
 800a390:	0800bbfb 	.word	0x0800bbfb
 800a394:	0800bc0c 	.word	0x0800bc0c

0800a398 <__hi0bits>:
 800a398:	0c03      	lsrs	r3, r0, #16
 800a39a:	041b      	lsls	r3, r3, #16
 800a39c:	b9d3      	cbnz	r3, 800a3d4 <__hi0bits+0x3c>
 800a39e:	0400      	lsls	r0, r0, #16
 800a3a0:	2310      	movs	r3, #16
 800a3a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a3a6:	bf04      	itt	eq
 800a3a8:	0200      	lsleq	r0, r0, #8
 800a3aa:	3308      	addeq	r3, #8
 800a3ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a3b0:	bf04      	itt	eq
 800a3b2:	0100      	lsleq	r0, r0, #4
 800a3b4:	3304      	addeq	r3, #4
 800a3b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a3ba:	bf04      	itt	eq
 800a3bc:	0080      	lsleq	r0, r0, #2
 800a3be:	3302      	addeq	r3, #2
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	db05      	blt.n	800a3d0 <__hi0bits+0x38>
 800a3c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a3c8:	f103 0301 	add.w	r3, r3, #1
 800a3cc:	bf08      	it	eq
 800a3ce:	2320      	moveq	r3, #32
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	4770      	bx	lr
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	e7e4      	b.n	800a3a2 <__hi0bits+0xa>

0800a3d8 <__lo0bits>:
 800a3d8:	6803      	ldr	r3, [r0, #0]
 800a3da:	f013 0207 	ands.w	r2, r3, #7
 800a3de:	4601      	mov	r1, r0
 800a3e0:	d00b      	beq.n	800a3fa <__lo0bits+0x22>
 800a3e2:	07da      	lsls	r2, r3, #31
 800a3e4:	d424      	bmi.n	800a430 <__lo0bits+0x58>
 800a3e6:	0798      	lsls	r0, r3, #30
 800a3e8:	bf49      	itett	mi
 800a3ea:	085b      	lsrmi	r3, r3, #1
 800a3ec:	089b      	lsrpl	r3, r3, #2
 800a3ee:	2001      	movmi	r0, #1
 800a3f0:	600b      	strmi	r3, [r1, #0]
 800a3f2:	bf5c      	itt	pl
 800a3f4:	600b      	strpl	r3, [r1, #0]
 800a3f6:	2002      	movpl	r0, #2
 800a3f8:	4770      	bx	lr
 800a3fa:	b298      	uxth	r0, r3
 800a3fc:	b9b0      	cbnz	r0, 800a42c <__lo0bits+0x54>
 800a3fe:	0c1b      	lsrs	r3, r3, #16
 800a400:	2010      	movs	r0, #16
 800a402:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a406:	bf04      	itt	eq
 800a408:	0a1b      	lsreq	r3, r3, #8
 800a40a:	3008      	addeq	r0, #8
 800a40c:	071a      	lsls	r2, r3, #28
 800a40e:	bf04      	itt	eq
 800a410:	091b      	lsreq	r3, r3, #4
 800a412:	3004      	addeq	r0, #4
 800a414:	079a      	lsls	r2, r3, #30
 800a416:	bf04      	itt	eq
 800a418:	089b      	lsreq	r3, r3, #2
 800a41a:	3002      	addeq	r0, #2
 800a41c:	07da      	lsls	r2, r3, #31
 800a41e:	d403      	bmi.n	800a428 <__lo0bits+0x50>
 800a420:	085b      	lsrs	r3, r3, #1
 800a422:	f100 0001 	add.w	r0, r0, #1
 800a426:	d005      	beq.n	800a434 <__lo0bits+0x5c>
 800a428:	600b      	str	r3, [r1, #0]
 800a42a:	4770      	bx	lr
 800a42c:	4610      	mov	r0, r2
 800a42e:	e7e8      	b.n	800a402 <__lo0bits+0x2a>
 800a430:	2000      	movs	r0, #0
 800a432:	4770      	bx	lr
 800a434:	2020      	movs	r0, #32
 800a436:	4770      	bx	lr

0800a438 <__i2b>:
 800a438:	b510      	push	{r4, lr}
 800a43a:	460c      	mov	r4, r1
 800a43c:	2101      	movs	r1, #1
 800a43e:	f7ff feff 	bl	800a240 <_Balloc>
 800a442:	4602      	mov	r2, r0
 800a444:	b928      	cbnz	r0, 800a452 <__i2b+0x1a>
 800a446:	4b05      	ldr	r3, [pc, #20]	; (800a45c <__i2b+0x24>)
 800a448:	4805      	ldr	r0, [pc, #20]	; (800a460 <__i2b+0x28>)
 800a44a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a44e:	f000 fc9b 	bl	800ad88 <__assert_func>
 800a452:	2301      	movs	r3, #1
 800a454:	6144      	str	r4, [r0, #20]
 800a456:	6103      	str	r3, [r0, #16]
 800a458:	bd10      	pop	{r4, pc}
 800a45a:	bf00      	nop
 800a45c:	0800bbfb 	.word	0x0800bbfb
 800a460:	0800bc0c 	.word	0x0800bc0c

0800a464 <__multiply>:
 800a464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a468:	4614      	mov	r4, r2
 800a46a:	690a      	ldr	r2, [r1, #16]
 800a46c:	6923      	ldr	r3, [r4, #16]
 800a46e:	429a      	cmp	r2, r3
 800a470:	bfb8      	it	lt
 800a472:	460b      	movlt	r3, r1
 800a474:	460d      	mov	r5, r1
 800a476:	bfbc      	itt	lt
 800a478:	4625      	movlt	r5, r4
 800a47a:	461c      	movlt	r4, r3
 800a47c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a480:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a484:	68ab      	ldr	r3, [r5, #8]
 800a486:	6869      	ldr	r1, [r5, #4]
 800a488:	eb0a 0709 	add.w	r7, sl, r9
 800a48c:	42bb      	cmp	r3, r7
 800a48e:	b085      	sub	sp, #20
 800a490:	bfb8      	it	lt
 800a492:	3101      	addlt	r1, #1
 800a494:	f7ff fed4 	bl	800a240 <_Balloc>
 800a498:	b930      	cbnz	r0, 800a4a8 <__multiply+0x44>
 800a49a:	4602      	mov	r2, r0
 800a49c:	4b42      	ldr	r3, [pc, #264]	; (800a5a8 <__multiply+0x144>)
 800a49e:	4843      	ldr	r0, [pc, #268]	; (800a5ac <__multiply+0x148>)
 800a4a0:	f240 115d 	movw	r1, #349	; 0x15d
 800a4a4:	f000 fc70 	bl	800ad88 <__assert_func>
 800a4a8:	f100 0614 	add.w	r6, r0, #20
 800a4ac:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a4b0:	4633      	mov	r3, r6
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	4543      	cmp	r3, r8
 800a4b6:	d31e      	bcc.n	800a4f6 <__multiply+0x92>
 800a4b8:	f105 0c14 	add.w	ip, r5, #20
 800a4bc:	f104 0314 	add.w	r3, r4, #20
 800a4c0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a4c4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a4c8:	9202      	str	r2, [sp, #8]
 800a4ca:	ebac 0205 	sub.w	r2, ip, r5
 800a4ce:	3a15      	subs	r2, #21
 800a4d0:	f022 0203 	bic.w	r2, r2, #3
 800a4d4:	3204      	adds	r2, #4
 800a4d6:	f105 0115 	add.w	r1, r5, #21
 800a4da:	458c      	cmp	ip, r1
 800a4dc:	bf38      	it	cc
 800a4de:	2204      	movcc	r2, #4
 800a4e0:	9201      	str	r2, [sp, #4]
 800a4e2:	9a02      	ldr	r2, [sp, #8]
 800a4e4:	9303      	str	r3, [sp, #12]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d808      	bhi.n	800a4fc <__multiply+0x98>
 800a4ea:	2f00      	cmp	r7, #0
 800a4ec:	dc55      	bgt.n	800a59a <__multiply+0x136>
 800a4ee:	6107      	str	r7, [r0, #16]
 800a4f0:	b005      	add	sp, #20
 800a4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f6:	f843 2b04 	str.w	r2, [r3], #4
 800a4fa:	e7db      	b.n	800a4b4 <__multiply+0x50>
 800a4fc:	f8b3 a000 	ldrh.w	sl, [r3]
 800a500:	f1ba 0f00 	cmp.w	sl, #0
 800a504:	d020      	beq.n	800a548 <__multiply+0xe4>
 800a506:	f105 0e14 	add.w	lr, r5, #20
 800a50a:	46b1      	mov	r9, r6
 800a50c:	2200      	movs	r2, #0
 800a50e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a512:	f8d9 b000 	ldr.w	fp, [r9]
 800a516:	b2a1      	uxth	r1, r4
 800a518:	fa1f fb8b 	uxth.w	fp, fp
 800a51c:	fb0a b101 	mla	r1, sl, r1, fp
 800a520:	4411      	add	r1, r2
 800a522:	f8d9 2000 	ldr.w	r2, [r9]
 800a526:	0c24      	lsrs	r4, r4, #16
 800a528:	0c12      	lsrs	r2, r2, #16
 800a52a:	fb0a 2404 	mla	r4, sl, r4, r2
 800a52e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a532:	b289      	uxth	r1, r1
 800a534:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a538:	45f4      	cmp	ip, lr
 800a53a:	f849 1b04 	str.w	r1, [r9], #4
 800a53e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a542:	d8e4      	bhi.n	800a50e <__multiply+0xaa>
 800a544:	9901      	ldr	r1, [sp, #4]
 800a546:	5072      	str	r2, [r6, r1]
 800a548:	9a03      	ldr	r2, [sp, #12]
 800a54a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a54e:	3304      	adds	r3, #4
 800a550:	f1b9 0f00 	cmp.w	r9, #0
 800a554:	d01f      	beq.n	800a596 <__multiply+0x132>
 800a556:	6834      	ldr	r4, [r6, #0]
 800a558:	f105 0114 	add.w	r1, r5, #20
 800a55c:	46b6      	mov	lr, r6
 800a55e:	f04f 0a00 	mov.w	sl, #0
 800a562:	880a      	ldrh	r2, [r1, #0]
 800a564:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a568:	fb09 b202 	mla	r2, r9, r2, fp
 800a56c:	4492      	add	sl, r2
 800a56e:	b2a4      	uxth	r4, r4
 800a570:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a574:	f84e 4b04 	str.w	r4, [lr], #4
 800a578:	f851 4b04 	ldr.w	r4, [r1], #4
 800a57c:	f8be 2000 	ldrh.w	r2, [lr]
 800a580:	0c24      	lsrs	r4, r4, #16
 800a582:	fb09 2404 	mla	r4, r9, r4, r2
 800a586:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a58a:	458c      	cmp	ip, r1
 800a58c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a590:	d8e7      	bhi.n	800a562 <__multiply+0xfe>
 800a592:	9a01      	ldr	r2, [sp, #4]
 800a594:	50b4      	str	r4, [r6, r2]
 800a596:	3604      	adds	r6, #4
 800a598:	e7a3      	b.n	800a4e2 <__multiply+0x7e>
 800a59a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1a5      	bne.n	800a4ee <__multiply+0x8a>
 800a5a2:	3f01      	subs	r7, #1
 800a5a4:	e7a1      	b.n	800a4ea <__multiply+0x86>
 800a5a6:	bf00      	nop
 800a5a8:	0800bbfb 	.word	0x0800bbfb
 800a5ac:	0800bc0c 	.word	0x0800bc0c

0800a5b0 <__pow5mult>:
 800a5b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5b4:	4615      	mov	r5, r2
 800a5b6:	f012 0203 	ands.w	r2, r2, #3
 800a5ba:	4606      	mov	r6, r0
 800a5bc:	460f      	mov	r7, r1
 800a5be:	d007      	beq.n	800a5d0 <__pow5mult+0x20>
 800a5c0:	4c25      	ldr	r4, [pc, #148]	; (800a658 <__pow5mult+0xa8>)
 800a5c2:	3a01      	subs	r2, #1
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5ca:	f7ff fe9b 	bl	800a304 <__multadd>
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	10ad      	asrs	r5, r5, #2
 800a5d2:	d03d      	beq.n	800a650 <__pow5mult+0xa0>
 800a5d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a5d6:	b97c      	cbnz	r4, 800a5f8 <__pow5mult+0x48>
 800a5d8:	2010      	movs	r0, #16
 800a5da:	f7ff fe29 	bl	800a230 <malloc>
 800a5de:	4602      	mov	r2, r0
 800a5e0:	6270      	str	r0, [r6, #36]	; 0x24
 800a5e2:	b928      	cbnz	r0, 800a5f0 <__pow5mult+0x40>
 800a5e4:	4b1d      	ldr	r3, [pc, #116]	; (800a65c <__pow5mult+0xac>)
 800a5e6:	481e      	ldr	r0, [pc, #120]	; (800a660 <__pow5mult+0xb0>)
 800a5e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a5ec:	f000 fbcc 	bl	800ad88 <__assert_func>
 800a5f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5f4:	6004      	str	r4, [r0, #0]
 800a5f6:	60c4      	str	r4, [r0, #12]
 800a5f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a5fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a600:	b94c      	cbnz	r4, 800a616 <__pow5mult+0x66>
 800a602:	f240 2171 	movw	r1, #625	; 0x271
 800a606:	4630      	mov	r0, r6
 800a608:	f7ff ff16 	bl	800a438 <__i2b>
 800a60c:	2300      	movs	r3, #0
 800a60e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a612:	4604      	mov	r4, r0
 800a614:	6003      	str	r3, [r0, #0]
 800a616:	f04f 0900 	mov.w	r9, #0
 800a61a:	07eb      	lsls	r3, r5, #31
 800a61c:	d50a      	bpl.n	800a634 <__pow5mult+0x84>
 800a61e:	4639      	mov	r1, r7
 800a620:	4622      	mov	r2, r4
 800a622:	4630      	mov	r0, r6
 800a624:	f7ff ff1e 	bl	800a464 <__multiply>
 800a628:	4639      	mov	r1, r7
 800a62a:	4680      	mov	r8, r0
 800a62c:	4630      	mov	r0, r6
 800a62e:	f7ff fe47 	bl	800a2c0 <_Bfree>
 800a632:	4647      	mov	r7, r8
 800a634:	106d      	asrs	r5, r5, #1
 800a636:	d00b      	beq.n	800a650 <__pow5mult+0xa0>
 800a638:	6820      	ldr	r0, [r4, #0]
 800a63a:	b938      	cbnz	r0, 800a64c <__pow5mult+0x9c>
 800a63c:	4622      	mov	r2, r4
 800a63e:	4621      	mov	r1, r4
 800a640:	4630      	mov	r0, r6
 800a642:	f7ff ff0f 	bl	800a464 <__multiply>
 800a646:	6020      	str	r0, [r4, #0]
 800a648:	f8c0 9000 	str.w	r9, [r0]
 800a64c:	4604      	mov	r4, r0
 800a64e:	e7e4      	b.n	800a61a <__pow5mult+0x6a>
 800a650:	4638      	mov	r0, r7
 800a652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a656:	bf00      	nop
 800a658:	0800bd60 	.word	0x0800bd60
 800a65c:	0800bb85 	.word	0x0800bb85
 800a660:	0800bc0c 	.word	0x0800bc0c

0800a664 <__lshift>:
 800a664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a668:	460c      	mov	r4, r1
 800a66a:	6849      	ldr	r1, [r1, #4]
 800a66c:	6923      	ldr	r3, [r4, #16]
 800a66e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a672:	68a3      	ldr	r3, [r4, #8]
 800a674:	4607      	mov	r7, r0
 800a676:	4691      	mov	r9, r2
 800a678:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a67c:	f108 0601 	add.w	r6, r8, #1
 800a680:	42b3      	cmp	r3, r6
 800a682:	db0b      	blt.n	800a69c <__lshift+0x38>
 800a684:	4638      	mov	r0, r7
 800a686:	f7ff fddb 	bl	800a240 <_Balloc>
 800a68a:	4605      	mov	r5, r0
 800a68c:	b948      	cbnz	r0, 800a6a2 <__lshift+0x3e>
 800a68e:	4602      	mov	r2, r0
 800a690:	4b28      	ldr	r3, [pc, #160]	; (800a734 <__lshift+0xd0>)
 800a692:	4829      	ldr	r0, [pc, #164]	; (800a738 <__lshift+0xd4>)
 800a694:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a698:	f000 fb76 	bl	800ad88 <__assert_func>
 800a69c:	3101      	adds	r1, #1
 800a69e:	005b      	lsls	r3, r3, #1
 800a6a0:	e7ee      	b.n	800a680 <__lshift+0x1c>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f100 0114 	add.w	r1, r0, #20
 800a6a8:	f100 0210 	add.w	r2, r0, #16
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	4553      	cmp	r3, sl
 800a6b0:	db33      	blt.n	800a71a <__lshift+0xb6>
 800a6b2:	6920      	ldr	r0, [r4, #16]
 800a6b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6b8:	f104 0314 	add.w	r3, r4, #20
 800a6bc:	f019 091f 	ands.w	r9, r9, #31
 800a6c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6c8:	d02b      	beq.n	800a722 <__lshift+0xbe>
 800a6ca:	f1c9 0e20 	rsb	lr, r9, #32
 800a6ce:	468a      	mov	sl, r1
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	6818      	ldr	r0, [r3, #0]
 800a6d4:	fa00 f009 	lsl.w	r0, r0, r9
 800a6d8:	4302      	orrs	r2, r0
 800a6da:	f84a 2b04 	str.w	r2, [sl], #4
 800a6de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6e2:	459c      	cmp	ip, r3
 800a6e4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a6e8:	d8f3      	bhi.n	800a6d2 <__lshift+0x6e>
 800a6ea:	ebac 0304 	sub.w	r3, ip, r4
 800a6ee:	3b15      	subs	r3, #21
 800a6f0:	f023 0303 	bic.w	r3, r3, #3
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	f104 0015 	add.w	r0, r4, #21
 800a6fa:	4584      	cmp	ip, r0
 800a6fc:	bf38      	it	cc
 800a6fe:	2304      	movcc	r3, #4
 800a700:	50ca      	str	r2, [r1, r3]
 800a702:	b10a      	cbz	r2, 800a708 <__lshift+0xa4>
 800a704:	f108 0602 	add.w	r6, r8, #2
 800a708:	3e01      	subs	r6, #1
 800a70a:	4638      	mov	r0, r7
 800a70c:	612e      	str	r6, [r5, #16]
 800a70e:	4621      	mov	r1, r4
 800a710:	f7ff fdd6 	bl	800a2c0 <_Bfree>
 800a714:	4628      	mov	r0, r5
 800a716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a71a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a71e:	3301      	adds	r3, #1
 800a720:	e7c5      	b.n	800a6ae <__lshift+0x4a>
 800a722:	3904      	subs	r1, #4
 800a724:	f853 2b04 	ldr.w	r2, [r3], #4
 800a728:	f841 2f04 	str.w	r2, [r1, #4]!
 800a72c:	459c      	cmp	ip, r3
 800a72e:	d8f9      	bhi.n	800a724 <__lshift+0xc0>
 800a730:	e7ea      	b.n	800a708 <__lshift+0xa4>
 800a732:	bf00      	nop
 800a734:	0800bbfb 	.word	0x0800bbfb
 800a738:	0800bc0c 	.word	0x0800bc0c

0800a73c <__mcmp>:
 800a73c:	b530      	push	{r4, r5, lr}
 800a73e:	6902      	ldr	r2, [r0, #16]
 800a740:	690c      	ldr	r4, [r1, #16]
 800a742:	1b12      	subs	r2, r2, r4
 800a744:	d10e      	bne.n	800a764 <__mcmp+0x28>
 800a746:	f100 0314 	add.w	r3, r0, #20
 800a74a:	3114      	adds	r1, #20
 800a74c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a750:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a754:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a758:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a75c:	42a5      	cmp	r5, r4
 800a75e:	d003      	beq.n	800a768 <__mcmp+0x2c>
 800a760:	d305      	bcc.n	800a76e <__mcmp+0x32>
 800a762:	2201      	movs	r2, #1
 800a764:	4610      	mov	r0, r2
 800a766:	bd30      	pop	{r4, r5, pc}
 800a768:	4283      	cmp	r3, r0
 800a76a:	d3f3      	bcc.n	800a754 <__mcmp+0x18>
 800a76c:	e7fa      	b.n	800a764 <__mcmp+0x28>
 800a76e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a772:	e7f7      	b.n	800a764 <__mcmp+0x28>

0800a774 <__mdiff>:
 800a774:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a778:	460c      	mov	r4, r1
 800a77a:	4606      	mov	r6, r0
 800a77c:	4611      	mov	r1, r2
 800a77e:	4620      	mov	r0, r4
 800a780:	4617      	mov	r7, r2
 800a782:	f7ff ffdb 	bl	800a73c <__mcmp>
 800a786:	1e05      	subs	r5, r0, #0
 800a788:	d110      	bne.n	800a7ac <__mdiff+0x38>
 800a78a:	4629      	mov	r1, r5
 800a78c:	4630      	mov	r0, r6
 800a78e:	f7ff fd57 	bl	800a240 <_Balloc>
 800a792:	b930      	cbnz	r0, 800a7a2 <__mdiff+0x2e>
 800a794:	4b39      	ldr	r3, [pc, #228]	; (800a87c <__mdiff+0x108>)
 800a796:	4602      	mov	r2, r0
 800a798:	f240 2132 	movw	r1, #562	; 0x232
 800a79c:	4838      	ldr	r0, [pc, #224]	; (800a880 <__mdiff+0x10c>)
 800a79e:	f000 faf3 	bl	800ad88 <__assert_func>
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ac:	bfa4      	itt	ge
 800a7ae:	463b      	movge	r3, r7
 800a7b0:	4627      	movge	r7, r4
 800a7b2:	4630      	mov	r0, r6
 800a7b4:	6879      	ldr	r1, [r7, #4]
 800a7b6:	bfa6      	itte	ge
 800a7b8:	461c      	movge	r4, r3
 800a7ba:	2500      	movge	r5, #0
 800a7bc:	2501      	movlt	r5, #1
 800a7be:	f7ff fd3f 	bl	800a240 <_Balloc>
 800a7c2:	b920      	cbnz	r0, 800a7ce <__mdiff+0x5a>
 800a7c4:	4b2d      	ldr	r3, [pc, #180]	; (800a87c <__mdiff+0x108>)
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a7cc:	e7e6      	b.n	800a79c <__mdiff+0x28>
 800a7ce:	693e      	ldr	r6, [r7, #16]
 800a7d0:	60c5      	str	r5, [r0, #12]
 800a7d2:	6925      	ldr	r5, [r4, #16]
 800a7d4:	f107 0114 	add.w	r1, r7, #20
 800a7d8:	f104 0914 	add.w	r9, r4, #20
 800a7dc:	f100 0e14 	add.w	lr, r0, #20
 800a7e0:	f107 0210 	add.w	r2, r7, #16
 800a7e4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a7e8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a7ec:	46f2      	mov	sl, lr
 800a7ee:	2700      	movs	r7, #0
 800a7f0:	f859 3b04 	ldr.w	r3, [r9], #4
 800a7f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a7f8:	fa1f f883 	uxth.w	r8, r3
 800a7fc:	fa17 f78b 	uxtah	r7, r7, fp
 800a800:	0c1b      	lsrs	r3, r3, #16
 800a802:	eba7 0808 	sub.w	r8, r7, r8
 800a806:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a80a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a80e:	fa1f f888 	uxth.w	r8, r8
 800a812:	141f      	asrs	r7, r3, #16
 800a814:	454d      	cmp	r5, r9
 800a816:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a81a:	f84a 3b04 	str.w	r3, [sl], #4
 800a81e:	d8e7      	bhi.n	800a7f0 <__mdiff+0x7c>
 800a820:	1b2b      	subs	r3, r5, r4
 800a822:	3b15      	subs	r3, #21
 800a824:	f023 0303 	bic.w	r3, r3, #3
 800a828:	3304      	adds	r3, #4
 800a82a:	3415      	adds	r4, #21
 800a82c:	42a5      	cmp	r5, r4
 800a82e:	bf38      	it	cc
 800a830:	2304      	movcc	r3, #4
 800a832:	4419      	add	r1, r3
 800a834:	4473      	add	r3, lr
 800a836:	469e      	mov	lr, r3
 800a838:	460d      	mov	r5, r1
 800a83a:	4565      	cmp	r5, ip
 800a83c:	d30e      	bcc.n	800a85c <__mdiff+0xe8>
 800a83e:	f10c 0203 	add.w	r2, ip, #3
 800a842:	1a52      	subs	r2, r2, r1
 800a844:	f022 0203 	bic.w	r2, r2, #3
 800a848:	3903      	subs	r1, #3
 800a84a:	458c      	cmp	ip, r1
 800a84c:	bf38      	it	cc
 800a84e:	2200      	movcc	r2, #0
 800a850:	441a      	add	r2, r3
 800a852:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a856:	b17b      	cbz	r3, 800a878 <__mdiff+0x104>
 800a858:	6106      	str	r6, [r0, #16]
 800a85a:	e7a5      	b.n	800a7a8 <__mdiff+0x34>
 800a85c:	f855 8b04 	ldr.w	r8, [r5], #4
 800a860:	fa17 f488 	uxtah	r4, r7, r8
 800a864:	1422      	asrs	r2, r4, #16
 800a866:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a86a:	b2a4      	uxth	r4, r4
 800a86c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a870:	f84e 4b04 	str.w	r4, [lr], #4
 800a874:	1417      	asrs	r7, r2, #16
 800a876:	e7e0      	b.n	800a83a <__mdiff+0xc6>
 800a878:	3e01      	subs	r6, #1
 800a87a:	e7ea      	b.n	800a852 <__mdiff+0xde>
 800a87c:	0800bbfb 	.word	0x0800bbfb
 800a880:	0800bc0c 	.word	0x0800bc0c

0800a884 <__d2b>:
 800a884:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a888:	4689      	mov	r9, r1
 800a88a:	2101      	movs	r1, #1
 800a88c:	ec57 6b10 	vmov	r6, r7, d0
 800a890:	4690      	mov	r8, r2
 800a892:	f7ff fcd5 	bl	800a240 <_Balloc>
 800a896:	4604      	mov	r4, r0
 800a898:	b930      	cbnz	r0, 800a8a8 <__d2b+0x24>
 800a89a:	4602      	mov	r2, r0
 800a89c:	4b25      	ldr	r3, [pc, #148]	; (800a934 <__d2b+0xb0>)
 800a89e:	4826      	ldr	r0, [pc, #152]	; (800a938 <__d2b+0xb4>)
 800a8a0:	f240 310a 	movw	r1, #778	; 0x30a
 800a8a4:	f000 fa70 	bl	800ad88 <__assert_func>
 800a8a8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a8ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a8b0:	bb35      	cbnz	r5, 800a900 <__d2b+0x7c>
 800a8b2:	2e00      	cmp	r6, #0
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	d028      	beq.n	800a90a <__d2b+0x86>
 800a8b8:	4668      	mov	r0, sp
 800a8ba:	9600      	str	r6, [sp, #0]
 800a8bc:	f7ff fd8c 	bl	800a3d8 <__lo0bits>
 800a8c0:	9900      	ldr	r1, [sp, #0]
 800a8c2:	b300      	cbz	r0, 800a906 <__d2b+0x82>
 800a8c4:	9a01      	ldr	r2, [sp, #4]
 800a8c6:	f1c0 0320 	rsb	r3, r0, #32
 800a8ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ce:	430b      	orrs	r3, r1
 800a8d0:	40c2      	lsrs	r2, r0
 800a8d2:	6163      	str	r3, [r4, #20]
 800a8d4:	9201      	str	r2, [sp, #4]
 800a8d6:	9b01      	ldr	r3, [sp, #4]
 800a8d8:	61a3      	str	r3, [r4, #24]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	bf14      	ite	ne
 800a8de:	2202      	movne	r2, #2
 800a8e0:	2201      	moveq	r2, #1
 800a8e2:	6122      	str	r2, [r4, #16]
 800a8e4:	b1d5      	cbz	r5, 800a91c <__d2b+0x98>
 800a8e6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a8ea:	4405      	add	r5, r0
 800a8ec:	f8c9 5000 	str.w	r5, [r9]
 800a8f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a8f4:	f8c8 0000 	str.w	r0, [r8]
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	b003      	add	sp, #12
 800a8fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a900:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a904:	e7d5      	b.n	800a8b2 <__d2b+0x2e>
 800a906:	6161      	str	r1, [r4, #20]
 800a908:	e7e5      	b.n	800a8d6 <__d2b+0x52>
 800a90a:	a801      	add	r0, sp, #4
 800a90c:	f7ff fd64 	bl	800a3d8 <__lo0bits>
 800a910:	9b01      	ldr	r3, [sp, #4]
 800a912:	6163      	str	r3, [r4, #20]
 800a914:	2201      	movs	r2, #1
 800a916:	6122      	str	r2, [r4, #16]
 800a918:	3020      	adds	r0, #32
 800a91a:	e7e3      	b.n	800a8e4 <__d2b+0x60>
 800a91c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a920:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a924:	f8c9 0000 	str.w	r0, [r9]
 800a928:	6918      	ldr	r0, [r3, #16]
 800a92a:	f7ff fd35 	bl	800a398 <__hi0bits>
 800a92e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a932:	e7df      	b.n	800a8f4 <__d2b+0x70>
 800a934:	0800bbfb 	.word	0x0800bbfb
 800a938:	0800bc0c 	.word	0x0800bc0c

0800a93c <_calloc_r>:
 800a93c:	b513      	push	{r0, r1, r4, lr}
 800a93e:	434a      	muls	r2, r1
 800a940:	4611      	mov	r1, r2
 800a942:	9201      	str	r2, [sp, #4]
 800a944:	f000 f85a 	bl	800a9fc <_malloc_r>
 800a948:	4604      	mov	r4, r0
 800a94a:	b118      	cbz	r0, 800a954 <_calloc_r+0x18>
 800a94c:	9a01      	ldr	r2, [sp, #4]
 800a94e:	2100      	movs	r1, #0
 800a950:	f7fe f95e 	bl	8008c10 <memset>
 800a954:	4620      	mov	r0, r4
 800a956:	b002      	add	sp, #8
 800a958:	bd10      	pop	{r4, pc}
	...

0800a95c <_free_r>:
 800a95c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a95e:	2900      	cmp	r1, #0
 800a960:	d048      	beq.n	800a9f4 <_free_r+0x98>
 800a962:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a966:	9001      	str	r0, [sp, #4]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f1a1 0404 	sub.w	r4, r1, #4
 800a96e:	bfb8      	it	lt
 800a970:	18e4      	addlt	r4, r4, r3
 800a972:	f000 fa65 	bl	800ae40 <__malloc_lock>
 800a976:	4a20      	ldr	r2, [pc, #128]	; (800a9f8 <_free_r+0x9c>)
 800a978:	9801      	ldr	r0, [sp, #4]
 800a97a:	6813      	ldr	r3, [r2, #0]
 800a97c:	4615      	mov	r5, r2
 800a97e:	b933      	cbnz	r3, 800a98e <_free_r+0x32>
 800a980:	6063      	str	r3, [r4, #4]
 800a982:	6014      	str	r4, [r2, #0]
 800a984:	b003      	add	sp, #12
 800a986:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a98a:	f000 ba5f 	b.w	800ae4c <__malloc_unlock>
 800a98e:	42a3      	cmp	r3, r4
 800a990:	d90b      	bls.n	800a9aa <_free_r+0x4e>
 800a992:	6821      	ldr	r1, [r4, #0]
 800a994:	1862      	adds	r2, r4, r1
 800a996:	4293      	cmp	r3, r2
 800a998:	bf04      	itt	eq
 800a99a:	681a      	ldreq	r2, [r3, #0]
 800a99c:	685b      	ldreq	r3, [r3, #4]
 800a99e:	6063      	str	r3, [r4, #4]
 800a9a0:	bf04      	itt	eq
 800a9a2:	1852      	addeq	r2, r2, r1
 800a9a4:	6022      	streq	r2, [r4, #0]
 800a9a6:	602c      	str	r4, [r5, #0]
 800a9a8:	e7ec      	b.n	800a984 <_free_r+0x28>
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	b10b      	cbz	r3, 800a9b4 <_free_r+0x58>
 800a9b0:	42a3      	cmp	r3, r4
 800a9b2:	d9fa      	bls.n	800a9aa <_free_r+0x4e>
 800a9b4:	6811      	ldr	r1, [r2, #0]
 800a9b6:	1855      	adds	r5, r2, r1
 800a9b8:	42a5      	cmp	r5, r4
 800a9ba:	d10b      	bne.n	800a9d4 <_free_r+0x78>
 800a9bc:	6824      	ldr	r4, [r4, #0]
 800a9be:	4421      	add	r1, r4
 800a9c0:	1854      	adds	r4, r2, r1
 800a9c2:	42a3      	cmp	r3, r4
 800a9c4:	6011      	str	r1, [r2, #0]
 800a9c6:	d1dd      	bne.n	800a984 <_free_r+0x28>
 800a9c8:	681c      	ldr	r4, [r3, #0]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	6053      	str	r3, [r2, #4]
 800a9ce:	4421      	add	r1, r4
 800a9d0:	6011      	str	r1, [r2, #0]
 800a9d2:	e7d7      	b.n	800a984 <_free_r+0x28>
 800a9d4:	d902      	bls.n	800a9dc <_free_r+0x80>
 800a9d6:	230c      	movs	r3, #12
 800a9d8:	6003      	str	r3, [r0, #0]
 800a9da:	e7d3      	b.n	800a984 <_free_r+0x28>
 800a9dc:	6825      	ldr	r5, [r4, #0]
 800a9de:	1961      	adds	r1, r4, r5
 800a9e0:	428b      	cmp	r3, r1
 800a9e2:	bf04      	itt	eq
 800a9e4:	6819      	ldreq	r1, [r3, #0]
 800a9e6:	685b      	ldreq	r3, [r3, #4]
 800a9e8:	6063      	str	r3, [r4, #4]
 800a9ea:	bf04      	itt	eq
 800a9ec:	1949      	addeq	r1, r1, r5
 800a9ee:	6021      	streq	r1, [r4, #0]
 800a9f0:	6054      	str	r4, [r2, #4]
 800a9f2:	e7c7      	b.n	800a984 <_free_r+0x28>
 800a9f4:	b003      	add	sp, #12
 800a9f6:	bd30      	pop	{r4, r5, pc}
 800a9f8:	20000200 	.word	0x20000200

0800a9fc <_malloc_r>:
 800a9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9fe:	1ccd      	adds	r5, r1, #3
 800aa00:	f025 0503 	bic.w	r5, r5, #3
 800aa04:	3508      	adds	r5, #8
 800aa06:	2d0c      	cmp	r5, #12
 800aa08:	bf38      	it	cc
 800aa0a:	250c      	movcc	r5, #12
 800aa0c:	2d00      	cmp	r5, #0
 800aa0e:	4606      	mov	r6, r0
 800aa10:	db01      	blt.n	800aa16 <_malloc_r+0x1a>
 800aa12:	42a9      	cmp	r1, r5
 800aa14:	d903      	bls.n	800aa1e <_malloc_r+0x22>
 800aa16:	230c      	movs	r3, #12
 800aa18:	6033      	str	r3, [r6, #0]
 800aa1a:	2000      	movs	r0, #0
 800aa1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa1e:	f000 fa0f 	bl	800ae40 <__malloc_lock>
 800aa22:	4921      	ldr	r1, [pc, #132]	; (800aaa8 <_malloc_r+0xac>)
 800aa24:	680a      	ldr	r2, [r1, #0]
 800aa26:	4614      	mov	r4, r2
 800aa28:	b99c      	cbnz	r4, 800aa52 <_malloc_r+0x56>
 800aa2a:	4f20      	ldr	r7, [pc, #128]	; (800aaac <_malloc_r+0xb0>)
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	b923      	cbnz	r3, 800aa3a <_malloc_r+0x3e>
 800aa30:	4621      	mov	r1, r4
 800aa32:	4630      	mov	r0, r6
 800aa34:	f000 f998 	bl	800ad68 <_sbrk_r>
 800aa38:	6038      	str	r0, [r7, #0]
 800aa3a:	4629      	mov	r1, r5
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f000 f993 	bl	800ad68 <_sbrk_r>
 800aa42:	1c43      	adds	r3, r0, #1
 800aa44:	d123      	bne.n	800aa8e <_malloc_r+0x92>
 800aa46:	230c      	movs	r3, #12
 800aa48:	6033      	str	r3, [r6, #0]
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f000 f9fe 	bl	800ae4c <__malloc_unlock>
 800aa50:	e7e3      	b.n	800aa1a <_malloc_r+0x1e>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	1b5b      	subs	r3, r3, r5
 800aa56:	d417      	bmi.n	800aa88 <_malloc_r+0x8c>
 800aa58:	2b0b      	cmp	r3, #11
 800aa5a:	d903      	bls.n	800aa64 <_malloc_r+0x68>
 800aa5c:	6023      	str	r3, [r4, #0]
 800aa5e:	441c      	add	r4, r3
 800aa60:	6025      	str	r5, [r4, #0]
 800aa62:	e004      	b.n	800aa6e <_malloc_r+0x72>
 800aa64:	6863      	ldr	r3, [r4, #4]
 800aa66:	42a2      	cmp	r2, r4
 800aa68:	bf0c      	ite	eq
 800aa6a:	600b      	streq	r3, [r1, #0]
 800aa6c:	6053      	strne	r3, [r2, #4]
 800aa6e:	4630      	mov	r0, r6
 800aa70:	f000 f9ec 	bl	800ae4c <__malloc_unlock>
 800aa74:	f104 000b 	add.w	r0, r4, #11
 800aa78:	1d23      	adds	r3, r4, #4
 800aa7a:	f020 0007 	bic.w	r0, r0, #7
 800aa7e:	1ac2      	subs	r2, r0, r3
 800aa80:	d0cc      	beq.n	800aa1c <_malloc_r+0x20>
 800aa82:	1a1b      	subs	r3, r3, r0
 800aa84:	50a3      	str	r3, [r4, r2]
 800aa86:	e7c9      	b.n	800aa1c <_malloc_r+0x20>
 800aa88:	4622      	mov	r2, r4
 800aa8a:	6864      	ldr	r4, [r4, #4]
 800aa8c:	e7cc      	b.n	800aa28 <_malloc_r+0x2c>
 800aa8e:	1cc4      	adds	r4, r0, #3
 800aa90:	f024 0403 	bic.w	r4, r4, #3
 800aa94:	42a0      	cmp	r0, r4
 800aa96:	d0e3      	beq.n	800aa60 <_malloc_r+0x64>
 800aa98:	1a21      	subs	r1, r4, r0
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f000 f964 	bl	800ad68 <_sbrk_r>
 800aaa0:	3001      	adds	r0, #1
 800aaa2:	d1dd      	bne.n	800aa60 <_malloc_r+0x64>
 800aaa4:	e7cf      	b.n	800aa46 <_malloc_r+0x4a>
 800aaa6:	bf00      	nop
 800aaa8:	20000200 	.word	0x20000200
 800aaac:	20000204 	.word	0x20000204

0800aab0 <__ssputs_r>:
 800aab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aab4:	688e      	ldr	r6, [r1, #8]
 800aab6:	429e      	cmp	r6, r3
 800aab8:	4682      	mov	sl, r0
 800aaba:	460c      	mov	r4, r1
 800aabc:	4690      	mov	r8, r2
 800aabe:	461f      	mov	r7, r3
 800aac0:	d838      	bhi.n	800ab34 <__ssputs_r+0x84>
 800aac2:	898a      	ldrh	r2, [r1, #12]
 800aac4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aac8:	d032      	beq.n	800ab30 <__ssputs_r+0x80>
 800aaca:	6825      	ldr	r5, [r4, #0]
 800aacc:	6909      	ldr	r1, [r1, #16]
 800aace:	eba5 0901 	sub.w	r9, r5, r1
 800aad2:	6965      	ldr	r5, [r4, #20]
 800aad4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aad8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aadc:	3301      	adds	r3, #1
 800aade:	444b      	add	r3, r9
 800aae0:	106d      	asrs	r5, r5, #1
 800aae2:	429d      	cmp	r5, r3
 800aae4:	bf38      	it	cc
 800aae6:	461d      	movcc	r5, r3
 800aae8:	0553      	lsls	r3, r2, #21
 800aaea:	d531      	bpl.n	800ab50 <__ssputs_r+0xa0>
 800aaec:	4629      	mov	r1, r5
 800aaee:	f7ff ff85 	bl	800a9fc <_malloc_r>
 800aaf2:	4606      	mov	r6, r0
 800aaf4:	b950      	cbnz	r0, 800ab0c <__ssputs_r+0x5c>
 800aaf6:	230c      	movs	r3, #12
 800aaf8:	f8ca 3000 	str.w	r3, [sl]
 800aafc:	89a3      	ldrh	r3, [r4, #12]
 800aafe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab02:	81a3      	strh	r3, [r4, #12]
 800ab04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab0c:	6921      	ldr	r1, [r4, #16]
 800ab0e:	464a      	mov	r2, r9
 800ab10:	f7fe f870 	bl	8008bf4 <memcpy>
 800ab14:	89a3      	ldrh	r3, [r4, #12]
 800ab16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ab1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab1e:	81a3      	strh	r3, [r4, #12]
 800ab20:	6126      	str	r6, [r4, #16]
 800ab22:	6165      	str	r5, [r4, #20]
 800ab24:	444e      	add	r6, r9
 800ab26:	eba5 0509 	sub.w	r5, r5, r9
 800ab2a:	6026      	str	r6, [r4, #0]
 800ab2c:	60a5      	str	r5, [r4, #8]
 800ab2e:	463e      	mov	r6, r7
 800ab30:	42be      	cmp	r6, r7
 800ab32:	d900      	bls.n	800ab36 <__ssputs_r+0x86>
 800ab34:	463e      	mov	r6, r7
 800ab36:	4632      	mov	r2, r6
 800ab38:	6820      	ldr	r0, [r4, #0]
 800ab3a:	4641      	mov	r1, r8
 800ab3c:	f000 f966 	bl	800ae0c <memmove>
 800ab40:	68a3      	ldr	r3, [r4, #8]
 800ab42:	6822      	ldr	r2, [r4, #0]
 800ab44:	1b9b      	subs	r3, r3, r6
 800ab46:	4432      	add	r2, r6
 800ab48:	60a3      	str	r3, [r4, #8]
 800ab4a:	6022      	str	r2, [r4, #0]
 800ab4c:	2000      	movs	r0, #0
 800ab4e:	e7db      	b.n	800ab08 <__ssputs_r+0x58>
 800ab50:	462a      	mov	r2, r5
 800ab52:	f000 f981 	bl	800ae58 <_realloc_r>
 800ab56:	4606      	mov	r6, r0
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	d1e1      	bne.n	800ab20 <__ssputs_r+0x70>
 800ab5c:	6921      	ldr	r1, [r4, #16]
 800ab5e:	4650      	mov	r0, sl
 800ab60:	f7ff fefc 	bl	800a95c <_free_r>
 800ab64:	e7c7      	b.n	800aaf6 <__ssputs_r+0x46>
	...

0800ab68 <_svfiprintf_r>:
 800ab68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab6c:	4698      	mov	r8, r3
 800ab6e:	898b      	ldrh	r3, [r1, #12]
 800ab70:	061b      	lsls	r3, r3, #24
 800ab72:	b09d      	sub	sp, #116	; 0x74
 800ab74:	4607      	mov	r7, r0
 800ab76:	460d      	mov	r5, r1
 800ab78:	4614      	mov	r4, r2
 800ab7a:	d50e      	bpl.n	800ab9a <_svfiprintf_r+0x32>
 800ab7c:	690b      	ldr	r3, [r1, #16]
 800ab7e:	b963      	cbnz	r3, 800ab9a <_svfiprintf_r+0x32>
 800ab80:	2140      	movs	r1, #64	; 0x40
 800ab82:	f7ff ff3b 	bl	800a9fc <_malloc_r>
 800ab86:	6028      	str	r0, [r5, #0]
 800ab88:	6128      	str	r0, [r5, #16]
 800ab8a:	b920      	cbnz	r0, 800ab96 <_svfiprintf_r+0x2e>
 800ab8c:	230c      	movs	r3, #12
 800ab8e:	603b      	str	r3, [r7, #0]
 800ab90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab94:	e0d1      	b.n	800ad3a <_svfiprintf_r+0x1d2>
 800ab96:	2340      	movs	r3, #64	; 0x40
 800ab98:	616b      	str	r3, [r5, #20]
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab9e:	2320      	movs	r3, #32
 800aba0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aba4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aba8:	2330      	movs	r3, #48	; 0x30
 800abaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ad54 <_svfiprintf_r+0x1ec>
 800abae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abb2:	f04f 0901 	mov.w	r9, #1
 800abb6:	4623      	mov	r3, r4
 800abb8:	469a      	mov	sl, r3
 800abba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abbe:	b10a      	cbz	r2, 800abc4 <_svfiprintf_r+0x5c>
 800abc0:	2a25      	cmp	r2, #37	; 0x25
 800abc2:	d1f9      	bne.n	800abb8 <_svfiprintf_r+0x50>
 800abc4:	ebba 0b04 	subs.w	fp, sl, r4
 800abc8:	d00b      	beq.n	800abe2 <_svfiprintf_r+0x7a>
 800abca:	465b      	mov	r3, fp
 800abcc:	4622      	mov	r2, r4
 800abce:	4629      	mov	r1, r5
 800abd0:	4638      	mov	r0, r7
 800abd2:	f7ff ff6d 	bl	800aab0 <__ssputs_r>
 800abd6:	3001      	adds	r0, #1
 800abd8:	f000 80aa 	beq.w	800ad30 <_svfiprintf_r+0x1c8>
 800abdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abde:	445a      	add	r2, fp
 800abe0:	9209      	str	r2, [sp, #36]	; 0x24
 800abe2:	f89a 3000 	ldrb.w	r3, [sl]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	f000 80a2 	beq.w	800ad30 <_svfiprintf_r+0x1c8>
 800abec:	2300      	movs	r3, #0
 800abee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abf6:	f10a 0a01 	add.w	sl, sl, #1
 800abfa:	9304      	str	r3, [sp, #16]
 800abfc:	9307      	str	r3, [sp, #28]
 800abfe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac02:	931a      	str	r3, [sp, #104]	; 0x68
 800ac04:	4654      	mov	r4, sl
 800ac06:	2205      	movs	r2, #5
 800ac08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac0c:	4851      	ldr	r0, [pc, #324]	; (800ad54 <_svfiprintf_r+0x1ec>)
 800ac0e:	f7f5 fae7 	bl	80001e0 <memchr>
 800ac12:	9a04      	ldr	r2, [sp, #16]
 800ac14:	b9d8      	cbnz	r0, 800ac4e <_svfiprintf_r+0xe6>
 800ac16:	06d0      	lsls	r0, r2, #27
 800ac18:	bf44      	itt	mi
 800ac1a:	2320      	movmi	r3, #32
 800ac1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac20:	0711      	lsls	r1, r2, #28
 800ac22:	bf44      	itt	mi
 800ac24:	232b      	movmi	r3, #43	; 0x2b
 800ac26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac2a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac2e:	2b2a      	cmp	r3, #42	; 0x2a
 800ac30:	d015      	beq.n	800ac5e <_svfiprintf_r+0xf6>
 800ac32:	9a07      	ldr	r2, [sp, #28]
 800ac34:	4654      	mov	r4, sl
 800ac36:	2000      	movs	r0, #0
 800ac38:	f04f 0c0a 	mov.w	ip, #10
 800ac3c:	4621      	mov	r1, r4
 800ac3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac42:	3b30      	subs	r3, #48	; 0x30
 800ac44:	2b09      	cmp	r3, #9
 800ac46:	d94e      	bls.n	800ace6 <_svfiprintf_r+0x17e>
 800ac48:	b1b0      	cbz	r0, 800ac78 <_svfiprintf_r+0x110>
 800ac4a:	9207      	str	r2, [sp, #28]
 800ac4c:	e014      	b.n	800ac78 <_svfiprintf_r+0x110>
 800ac4e:	eba0 0308 	sub.w	r3, r0, r8
 800ac52:	fa09 f303 	lsl.w	r3, r9, r3
 800ac56:	4313      	orrs	r3, r2
 800ac58:	9304      	str	r3, [sp, #16]
 800ac5a:	46a2      	mov	sl, r4
 800ac5c:	e7d2      	b.n	800ac04 <_svfiprintf_r+0x9c>
 800ac5e:	9b03      	ldr	r3, [sp, #12]
 800ac60:	1d19      	adds	r1, r3, #4
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	9103      	str	r1, [sp, #12]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	bfbb      	ittet	lt
 800ac6a:	425b      	neglt	r3, r3
 800ac6c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac70:	9307      	strge	r3, [sp, #28]
 800ac72:	9307      	strlt	r3, [sp, #28]
 800ac74:	bfb8      	it	lt
 800ac76:	9204      	strlt	r2, [sp, #16]
 800ac78:	7823      	ldrb	r3, [r4, #0]
 800ac7a:	2b2e      	cmp	r3, #46	; 0x2e
 800ac7c:	d10c      	bne.n	800ac98 <_svfiprintf_r+0x130>
 800ac7e:	7863      	ldrb	r3, [r4, #1]
 800ac80:	2b2a      	cmp	r3, #42	; 0x2a
 800ac82:	d135      	bne.n	800acf0 <_svfiprintf_r+0x188>
 800ac84:	9b03      	ldr	r3, [sp, #12]
 800ac86:	1d1a      	adds	r2, r3, #4
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	9203      	str	r2, [sp, #12]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	bfb8      	it	lt
 800ac90:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ac94:	3402      	adds	r4, #2
 800ac96:	9305      	str	r3, [sp, #20]
 800ac98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ad64 <_svfiprintf_r+0x1fc>
 800ac9c:	7821      	ldrb	r1, [r4, #0]
 800ac9e:	2203      	movs	r2, #3
 800aca0:	4650      	mov	r0, sl
 800aca2:	f7f5 fa9d 	bl	80001e0 <memchr>
 800aca6:	b140      	cbz	r0, 800acba <_svfiprintf_r+0x152>
 800aca8:	2340      	movs	r3, #64	; 0x40
 800acaa:	eba0 000a 	sub.w	r0, r0, sl
 800acae:	fa03 f000 	lsl.w	r0, r3, r0
 800acb2:	9b04      	ldr	r3, [sp, #16]
 800acb4:	4303      	orrs	r3, r0
 800acb6:	3401      	adds	r4, #1
 800acb8:	9304      	str	r3, [sp, #16]
 800acba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acbe:	4826      	ldr	r0, [pc, #152]	; (800ad58 <_svfiprintf_r+0x1f0>)
 800acc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800acc4:	2206      	movs	r2, #6
 800acc6:	f7f5 fa8b 	bl	80001e0 <memchr>
 800acca:	2800      	cmp	r0, #0
 800accc:	d038      	beq.n	800ad40 <_svfiprintf_r+0x1d8>
 800acce:	4b23      	ldr	r3, [pc, #140]	; (800ad5c <_svfiprintf_r+0x1f4>)
 800acd0:	bb1b      	cbnz	r3, 800ad1a <_svfiprintf_r+0x1b2>
 800acd2:	9b03      	ldr	r3, [sp, #12]
 800acd4:	3307      	adds	r3, #7
 800acd6:	f023 0307 	bic.w	r3, r3, #7
 800acda:	3308      	adds	r3, #8
 800acdc:	9303      	str	r3, [sp, #12]
 800acde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ace0:	4433      	add	r3, r6
 800ace2:	9309      	str	r3, [sp, #36]	; 0x24
 800ace4:	e767      	b.n	800abb6 <_svfiprintf_r+0x4e>
 800ace6:	fb0c 3202 	mla	r2, ip, r2, r3
 800acea:	460c      	mov	r4, r1
 800acec:	2001      	movs	r0, #1
 800acee:	e7a5      	b.n	800ac3c <_svfiprintf_r+0xd4>
 800acf0:	2300      	movs	r3, #0
 800acf2:	3401      	adds	r4, #1
 800acf4:	9305      	str	r3, [sp, #20]
 800acf6:	4619      	mov	r1, r3
 800acf8:	f04f 0c0a 	mov.w	ip, #10
 800acfc:	4620      	mov	r0, r4
 800acfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad02:	3a30      	subs	r2, #48	; 0x30
 800ad04:	2a09      	cmp	r2, #9
 800ad06:	d903      	bls.n	800ad10 <_svfiprintf_r+0x1a8>
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d0c5      	beq.n	800ac98 <_svfiprintf_r+0x130>
 800ad0c:	9105      	str	r1, [sp, #20]
 800ad0e:	e7c3      	b.n	800ac98 <_svfiprintf_r+0x130>
 800ad10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad14:	4604      	mov	r4, r0
 800ad16:	2301      	movs	r3, #1
 800ad18:	e7f0      	b.n	800acfc <_svfiprintf_r+0x194>
 800ad1a:	ab03      	add	r3, sp, #12
 800ad1c:	9300      	str	r3, [sp, #0]
 800ad1e:	462a      	mov	r2, r5
 800ad20:	4b0f      	ldr	r3, [pc, #60]	; (800ad60 <_svfiprintf_r+0x1f8>)
 800ad22:	a904      	add	r1, sp, #16
 800ad24:	4638      	mov	r0, r7
 800ad26:	f7fe f81b 	bl	8008d60 <_printf_float>
 800ad2a:	1c42      	adds	r2, r0, #1
 800ad2c:	4606      	mov	r6, r0
 800ad2e:	d1d6      	bne.n	800acde <_svfiprintf_r+0x176>
 800ad30:	89ab      	ldrh	r3, [r5, #12]
 800ad32:	065b      	lsls	r3, r3, #25
 800ad34:	f53f af2c 	bmi.w	800ab90 <_svfiprintf_r+0x28>
 800ad38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad3a:	b01d      	add	sp, #116	; 0x74
 800ad3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad40:	ab03      	add	r3, sp, #12
 800ad42:	9300      	str	r3, [sp, #0]
 800ad44:	462a      	mov	r2, r5
 800ad46:	4b06      	ldr	r3, [pc, #24]	; (800ad60 <_svfiprintf_r+0x1f8>)
 800ad48:	a904      	add	r1, sp, #16
 800ad4a:	4638      	mov	r0, r7
 800ad4c:	f7fe faac 	bl	80092a8 <_printf_i>
 800ad50:	e7eb      	b.n	800ad2a <_svfiprintf_r+0x1c2>
 800ad52:	bf00      	nop
 800ad54:	0800bd6c 	.word	0x0800bd6c
 800ad58:	0800bd76 	.word	0x0800bd76
 800ad5c:	08008d61 	.word	0x08008d61
 800ad60:	0800aab1 	.word	0x0800aab1
 800ad64:	0800bd72 	.word	0x0800bd72

0800ad68 <_sbrk_r>:
 800ad68:	b538      	push	{r3, r4, r5, lr}
 800ad6a:	4d06      	ldr	r5, [pc, #24]	; (800ad84 <_sbrk_r+0x1c>)
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	4604      	mov	r4, r0
 800ad70:	4608      	mov	r0, r1
 800ad72:	602b      	str	r3, [r5, #0]
 800ad74:	f7f7 fab4 	bl	80022e0 <_sbrk>
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	d102      	bne.n	800ad82 <_sbrk_r+0x1a>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	b103      	cbz	r3, 800ad82 <_sbrk_r+0x1a>
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	20000b70 	.word	0x20000b70

0800ad88 <__assert_func>:
 800ad88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad8a:	4614      	mov	r4, r2
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	4b09      	ldr	r3, [pc, #36]	; (800adb4 <__assert_func+0x2c>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4605      	mov	r5, r0
 800ad94:	68d8      	ldr	r0, [r3, #12]
 800ad96:	b14c      	cbz	r4, 800adac <__assert_func+0x24>
 800ad98:	4b07      	ldr	r3, [pc, #28]	; (800adb8 <__assert_func+0x30>)
 800ad9a:	9100      	str	r1, [sp, #0]
 800ad9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ada0:	4906      	ldr	r1, [pc, #24]	; (800adbc <__assert_func+0x34>)
 800ada2:	462b      	mov	r3, r5
 800ada4:	f000 f80e 	bl	800adc4 <fiprintf>
 800ada8:	f000 faa4 	bl	800b2f4 <abort>
 800adac:	4b04      	ldr	r3, [pc, #16]	; (800adc0 <__assert_func+0x38>)
 800adae:	461c      	mov	r4, r3
 800adb0:	e7f3      	b.n	800ad9a <__assert_func+0x12>
 800adb2:	bf00      	nop
 800adb4:	2000000c 	.word	0x2000000c
 800adb8:	0800bd7d 	.word	0x0800bd7d
 800adbc:	0800bd8a 	.word	0x0800bd8a
 800adc0:	0800bdb8 	.word	0x0800bdb8

0800adc4 <fiprintf>:
 800adc4:	b40e      	push	{r1, r2, r3}
 800adc6:	b503      	push	{r0, r1, lr}
 800adc8:	4601      	mov	r1, r0
 800adca:	ab03      	add	r3, sp, #12
 800adcc:	4805      	ldr	r0, [pc, #20]	; (800ade4 <fiprintf+0x20>)
 800adce:	f853 2b04 	ldr.w	r2, [r3], #4
 800add2:	6800      	ldr	r0, [r0, #0]
 800add4:	9301      	str	r3, [sp, #4]
 800add6:	f000 f88f 	bl	800aef8 <_vfiprintf_r>
 800adda:	b002      	add	sp, #8
 800addc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ade0:	b003      	add	sp, #12
 800ade2:	4770      	bx	lr
 800ade4:	2000000c 	.word	0x2000000c

0800ade8 <__ascii_mbtowc>:
 800ade8:	b082      	sub	sp, #8
 800adea:	b901      	cbnz	r1, 800adee <__ascii_mbtowc+0x6>
 800adec:	a901      	add	r1, sp, #4
 800adee:	b142      	cbz	r2, 800ae02 <__ascii_mbtowc+0x1a>
 800adf0:	b14b      	cbz	r3, 800ae06 <__ascii_mbtowc+0x1e>
 800adf2:	7813      	ldrb	r3, [r2, #0]
 800adf4:	600b      	str	r3, [r1, #0]
 800adf6:	7812      	ldrb	r2, [r2, #0]
 800adf8:	1e10      	subs	r0, r2, #0
 800adfa:	bf18      	it	ne
 800adfc:	2001      	movne	r0, #1
 800adfe:	b002      	add	sp, #8
 800ae00:	4770      	bx	lr
 800ae02:	4610      	mov	r0, r2
 800ae04:	e7fb      	b.n	800adfe <__ascii_mbtowc+0x16>
 800ae06:	f06f 0001 	mvn.w	r0, #1
 800ae0a:	e7f8      	b.n	800adfe <__ascii_mbtowc+0x16>

0800ae0c <memmove>:
 800ae0c:	4288      	cmp	r0, r1
 800ae0e:	b510      	push	{r4, lr}
 800ae10:	eb01 0402 	add.w	r4, r1, r2
 800ae14:	d902      	bls.n	800ae1c <memmove+0x10>
 800ae16:	4284      	cmp	r4, r0
 800ae18:	4623      	mov	r3, r4
 800ae1a:	d807      	bhi.n	800ae2c <memmove+0x20>
 800ae1c:	1e43      	subs	r3, r0, #1
 800ae1e:	42a1      	cmp	r1, r4
 800ae20:	d008      	beq.n	800ae34 <memmove+0x28>
 800ae22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae2a:	e7f8      	b.n	800ae1e <memmove+0x12>
 800ae2c:	4402      	add	r2, r0
 800ae2e:	4601      	mov	r1, r0
 800ae30:	428a      	cmp	r2, r1
 800ae32:	d100      	bne.n	800ae36 <memmove+0x2a>
 800ae34:	bd10      	pop	{r4, pc}
 800ae36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae3e:	e7f7      	b.n	800ae30 <memmove+0x24>

0800ae40 <__malloc_lock>:
 800ae40:	4801      	ldr	r0, [pc, #4]	; (800ae48 <__malloc_lock+0x8>)
 800ae42:	f000 bc17 	b.w	800b674 <__retarget_lock_acquire_recursive>
 800ae46:	bf00      	nop
 800ae48:	20000b78 	.word	0x20000b78

0800ae4c <__malloc_unlock>:
 800ae4c:	4801      	ldr	r0, [pc, #4]	; (800ae54 <__malloc_unlock+0x8>)
 800ae4e:	f000 bc12 	b.w	800b676 <__retarget_lock_release_recursive>
 800ae52:	bf00      	nop
 800ae54:	20000b78 	.word	0x20000b78

0800ae58 <_realloc_r>:
 800ae58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5a:	4607      	mov	r7, r0
 800ae5c:	4614      	mov	r4, r2
 800ae5e:	460e      	mov	r6, r1
 800ae60:	b921      	cbnz	r1, 800ae6c <_realloc_r+0x14>
 800ae62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ae66:	4611      	mov	r1, r2
 800ae68:	f7ff bdc8 	b.w	800a9fc <_malloc_r>
 800ae6c:	b922      	cbnz	r2, 800ae78 <_realloc_r+0x20>
 800ae6e:	f7ff fd75 	bl	800a95c <_free_r>
 800ae72:	4625      	mov	r5, r4
 800ae74:	4628      	mov	r0, r5
 800ae76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae78:	f000 fc62 	bl	800b740 <_malloc_usable_size_r>
 800ae7c:	42a0      	cmp	r0, r4
 800ae7e:	d20f      	bcs.n	800aea0 <_realloc_r+0x48>
 800ae80:	4621      	mov	r1, r4
 800ae82:	4638      	mov	r0, r7
 800ae84:	f7ff fdba 	bl	800a9fc <_malloc_r>
 800ae88:	4605      	mov	r5, r0
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	d0f2      	beq.n	800ae74 <_realloc_r+0x1c>
 800ae8e:	4631      	mov	r1, r6
 800ae90:	4622      	mov	r2, r4
 800ae92:	f7fd feaf 	bl	8008bf4 <memcpy>
 800ae96:	4631      	mov	r1, r6
 800ae98:	4638      	mov	r0, r7
 800ae9a:	f7ff fd5f 	bl	800a95c <_free_r>
 800ae9e:	e7e9      	b.n	800ae74 <_realloc_r+0x1c>
 800aea0:	4635      	mov	r5, r6
 800aea2:	e7e7      	b.n	800ae74 <_realloc_r+0x1c>

0800aea4 <__sfputc_r>:
 800aea4:	6893      	ldr	r3, [r2, #8]
 800aea6:	3b01      	subs	r3, #1
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	b410      	push	{r4}
 800aeac:	6093      	str	r3, [r2, #8]
 800aeae:	da08      	bge.n	800aec2 <__sfputc_r+0x1e>
 800aeb0:	6994      	ldr	r4, [r2, #24]
 800aeb2:	42a3      	cmp	r3, r4
 800aeb4:	db01      	blt.n	800aeba <__sfputc_r+0x16>
 800aeb6:	290a      	cmp	r1, #10
 800aeb8:	d103      	bne.n	800aec2 <__sfputc_r+0x1e>
 800aeba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aebe:	f000 b94b 	b.w	800b158 <__swbuf_r>
 800aec2:	6813      	ldr	r3, [r2, #0]
 800aec4:	1c58      	adds	r0, r3, #1
 800aec6:	6010      	str	r0, [r2, #0]
 800aec8:	7019      	strb	r1, [r3, #0]
 800aeca:	4608      	mov	r0, r1
 800aecc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aed0:	4770      	bx	lr

0800aed2 <__sfputs_r>:
 800aed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aed4:	4606      	mov	r6, r0
 800aed6:	460f      	mov	r7, r1
 800aed8:	4614      	mov	r4, r2
 800aeda:	18d5      	adds	r5, r2, r3
 800aedc:	42ac      	cmp	r4, r5
 800aede:	d101      	bne.n	800aee4 <__sfputs_r+0x12>
 800aee0:	2000      	movs	r0, #0
 800aee2:	e007      	b.n	800aef4 <__sfputs_r+0x22>
 800aee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aee8:	463a      	mov	r2, r7
 800aeea:	4630      	mov	r0, r6
 800aeec:	f7ff ffda 	bl	800aea4 <__sfputc_r>
 800aef0:	1c43      	adds	r3, r0, #1
 800aef2:	d1f3      	bne.n	800aedc <__sfputs_r+0xa>
 800aef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aef8 <_vfiprintf_r>:
 800aef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aefc:	460d      	mov	r5, r1
 800aefe:	b09d      	sub	sp, #116	; 0x74
 800af00:	4614      	mov	r4, r2
 800af02:	4698      	mov	r8, r3
 800af04:	4606      	mov	r6, r0
 800af06:	b118      	cbz	r0, 800af10 <_vfiprintf_r+0x18>
 800af08:	6983      	ldr	r3, [r0, #24]
 800af0a:	b90b      	cbnz	r3, 800af10 <_vfiprintf_r+0x18>
 800af0c:	f000 fb14 	bl	800b538 <__sinit>
 800af10:	4b89      	ldr	r3, [pc, #548]	; (800b138 <_vfiprintf_r+0x240>)
 800af12:	429d      	cmp	r5, r3
 800af14:	d11b      	bne.n	800af4e <_vfiprintf_r+0x56>
 800af16:	6875      	ldr	r5, [r6, #4]
 800af18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af1a:	07d9      	lsls	r1, r3, #31
 800af1c:	d405      	bmi.n	800af2a <_vfiprintf_r+0x32>
 800af1e:	89ab      	ldrh	r3, [r5, #12]
 800af20:	059a      	lsls	r2, r3, #22
 800af22:	d402      	bmi.n	800af2a <_vfiprintf_r+0x32>
 800af24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af26:	f000 fba5 	bl	800b674 <__retarget_lock_acquire_recursive>
 800af2a:	89ab      	ldrh	r3, [r5, #12]
 800af2c:	071b      	lsls	r3, r3, #28
 800af2e:	d501      	bpl.n	800af34 <_vfiprintf_r+0x3c>
 800af30:	692b      	ldr	r3, [r5, #16]
 800af32:	b9eb      	cbnz	r3, 800af70 <_vfiprintf_r+0x78>
 800af34:	4629      	mov	r1, r5
 800af36:	4630      	mov	r0, r6
 800af38:	f000 f96e 	bl	800b218 <__swsetup_r>
 800af3c:	b1c0      	cbz	r0, 800af70 <_vfiprintf_r+0x78>
 800af3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af40:	07dc      	lsls	r4, r3, #31
 800af42:	d50e      	bpl.n	800af62 <_vfiprintf_r+0x6a>
 800af44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af48:	b01d      	add	sp, #116	; 0x74
 800af4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af4e:	4b7b      	ldr	r3, [pc, #492]	; (800b13c <_vfiprintf_r+0x244>)
 800af50:	429d      	cmp	r5, r3
 800af52:	d101      	bne.n	800af58 <_vfiprintf_r+0x60>
 800af54:	68b5      	ldr	r5, [r6, #8]
 800af56:	e7df      	b.n	800af18 <_vfiprintf_r+0x20>
 800af58:	4b79      	ldr	r3, [pc, #484]	; (800b140 <_vfiprintf_r+0x248>)
 800af5a:	429d      	cmp	r5, r3
 800af5c:	bf08      	it	eq
 800af5e:	68f5      	ldreq	r5, [r6, #12]
 800af60:	e7da      	b.n	800af18 <_vfiprintf_r+0x20>
 800af62:	89ab      	ldrh	r3, [r5, #12]
 800af64:	0598      	lsls	r0, r3, #22
 800af66:	d4ed      	bmi.n	800af44 <_vfiprintf_r+0x4c>
 800af68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af6a:	f000 fb84 	bl	800b676 <__retarget_lock_release_recursive>
 800af6e:	e7e9      	b.n	800af44 <_vfiprintf_r+0x4c>
 800af70:	2300      	movs	r3, #0
 800af72:	9309      	str	r3, [sp, #36]	; 0x24
 800af74:	2320      	movs	r3, #32
 800af76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800af7e:	2330      	movs	r3, #48	; 0x30
 800af80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b144 <_vfiprintf_r+0x24c>
 800af84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af88:	f04f 0901 	mov.w	r9, #1
 800af8c:	4623      	mov	r3, r4
 800af8e:	469a      	mov	sl, r3
 800af90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af94:	b10a      	cbz	r2, 800af9a <_vfiprintf_r+0xa2>
 800af96:	2a25      	cmp	r2, #37	; 0x25
 800af98:	d1f9      	bne.n	800af8e <_vfiprintf_r+0x96>
 800af9a:	ebba 0b04 	subs.w	fp, sl, r4
 800af9e:	d00b      	beq.n	800afb8 <_vfiprintf_r+0xc0>
 800afa0:	465b      	mov	r3, fp
 800afa2:	4622      	mov	r2, r4
 800afa4:	4629      	mov	r1, r5
 800afa6:	4630      	mov	r0, r6
 800afa8:	f7ff ff93 	bl	800aed2 <__sfputs_r>
 800afac:	3001      	adds	r0, #1
 800afae:	f000 80aa 	beq.w	800b106 <_vfiprintf_r+0x20e>
 800afb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afb4:	445a      	add	r2, fp
 800afb6:	9209      	str	r2, [sp, #36]	; 0x24
 800afb8:	f89a 3000 	ldrb.w	r3, [sl]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f000 80a2 	beq.w	800b106 <_vfiprintf_r+0x20e>
 800afc2:	2300      	movs	r3, #0
 800afc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800afcc:	f10a 0a01 	add.w	sl, sl, #1
 800afd0:	9304      	str	r3, [sp, #16]
 800afd2:	9307      	str	r3, [sp, #28]
 800afd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800afd8:	931a      	str	r3, [sp, #104]	; 0x68
 800afda:	4654      	mov	r4, sl
 800afdc:	2205      	movs	r2, #5
 800afde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afe2:	4858      	ldr	r0, [pc, #352]	; (800b144 <_vfiprintf_r+0x24c>)
 800afe4:	f7f5 f8fc 	bl	80001e0 <memchr>
 800afe8:	9a04      	ldr	r2, [sp, #16]
 800afea:	b9d8      	cbnz	r0, 800b024 <_vfiprintf_r+0x12c>
 800afec:	06d1      	lsls	r1, r2, #27
 800afee:	bf44      	itt	mi
 800aff0:	2320      	movmi	r3, #32
 800aff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aff6:	0713      	lsls	r3, r2, #28
 800aff8:	bf44      	itt	mi
 800affa:	232b      	movmi	r3, #43	; 0x2b
 800affc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b000:	f89a 3000 	ldrb.w	r3, [sl]
 800b004:	2b2a      	cmp	r3, #42	; 0x2a
 800b006:	d015      	beq.n	800b034 <_vfiprintf_r+0x13c>
 800b008:	9a07      	ldr	r2, [sp, #28]
 800b00a:	4654      	mov	r4, sl
 800b00c:	2000      	movs	r0, #0
 800b00e:	f04f 0c0a 	mov.w	ip, #10
 800b012:	4621      	mov	r1, r4
 800b014:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b018:	3b30      	subs	r3, #48	; 0x30
 800b01a:	2b09      	cmp	r3, #9
 800b01c:	d94e      	bls.n	800b0bc <_vfiprintf_r+0x1c4>
 800b01e:	b1b0      	cbz	r0, 800b04e <_vfiprintf_r+0x156>
 800b020:	9207      	str	r2, [sp, #28]
 800b022:	e014      	b.n	800b04e <_vfiprintf_r+0x156>
 800b024:	eba0 0308 	sub.w	r3, r0, r8
 800b028:	fa09 f303 	lsl.w	r3, r9, r3
 800b02c:	4313      	orrs	r3, r2
 800b02e:	9304      	str	r3, [sp, #16]
 800b030:	46a2      	mov	sl, r4
 800b032:	e7d2      	b.n	800afda <_vfiprintf_r+0xe2>
 800b034:	9b03      	ldr	r3, [sp, #12]
 800b036:	1d19      	adds	r1, r3, #4
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	9103      	str	r1, [sp, #12]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	bfbb      	ittet	lt
 800b040:	425b      	neglt	r3, r3
 800b042:	f042 0202 	orrlt.w	r2, r2, #2
 800b046:	9307      	strge	r3, [sp, #28]
 800b048:	9307      	strlt	r3, [sp, #28]
 800b04a:	bfb8      	it	lt
 800b04c:	9204      	strlt	r2, [sp, #16]
 800b04e:	7823      	ldrb	r3, [r4, #0]
 800b050:	2b2e      	cmp	r3, #46	; 0x2e
 800b052:	d10c      	bne.n	800b06e <_vfiprintf_r+0x176>
 800b054:	7863      	ldrb	r3, [r4, #1]
 800b056:	2b2a      	cmp	r3, #42	; 0x2a
 800b058:	d135      	bne.n	800b0c6 <_vfiprintf_r+0x1ce>
 800b05a:	9b03      	ldr	r3, [sp, #12]
 800b05c:	1d1a      	adds	r2, r3, #4
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	9203      	str	r2, [sp, #12]
 800b062:	2b00      	cmp	r3, #0
 800b064:	bfb8      	it	lt
 800b066:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b06a:	3402      	adds	r4, #2
 800b06c:	9305      	str	r3, [sp, #20]
 800b06e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b154 <_vfiprintf_r+0x25c>
 800b072:	7821      	ldrb	r1, [r4, #0]
 800b074:	2203      	movs	r2, #3
 800b076:	4650      	mov	r0, sl
 800b078:	f7f5 f8b2 	bl	80001e0 <memchr>
 800b07c:	b140      	cbz	r0, 800b090 <_vfiprintf_r+0x198>
 800b07e:	2340      	movs	r3, #64	; 0x40
 800b080:	eba0 000a 	sub.w	r0, r0, sl
 800b084:	fa03 f000 	lsl.w	r0, r3, r0
 800b088:	9b04      	ldr	r3, [sp, #16]
 800b08a:	4303      	orrs	r3, r0
 800b08c:	3401      	adds	r4, #1
 800b08e:	9304      	str	r3, [sp, #16]
 800b090:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b094:	482c      	ldr	r0, [pc, #176]	; (800b148 <_vfiprintf_r+0x250>)
 800b096:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b09a:	2206      	movs	r2, #6
 800b09c:	f7f5 f8a0 	bl	80001e0 <memchr>
 800b0a0:	2800      	cmp	r0, #0
 800b0a2:	d03f      	beq.n	800b124 <_vfiprintf_r+0x22c>
 800b0a4:	4b29      	ldr	r3, [pc, #164]	; (800b14c <_vfiprintf_r+0x254>)
 800b0a6:	bb1b      	cbnz	r3, 800b0f0 <_vfiprintf_r+0x1f8>
 800b0a8:	9b03      	ldr	r3, [sp, #12]
 800b0aa:	3307      	adds	r3, #7
 800b0ac:	f023 0307 	bic.w	r3, r3, #7
 800b0b0:	3308      	adds	r3, #8
 800b0b2:	9303      	str	r3, [sp, #12]
 800b0b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0b6:	443b      	add	r3, r7
 800b0b8:	9309      	str	r3, [sp, #36]	; 0x24
 800b0ba:	e767      	b.n	800af8c <_vfiprintf_r+0x94>
 800b0bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0c0:	460c      	mov	r4, r1
 800b0c2:	2001      	movs	r0, #1
 800b0c4:	e7a5      	b.n	800b012 <_vfiprintf_r+0x11a>
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	3401      	adds	r4, #1
 800b0ca:	9305      	str	r3, [sp, #20]
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	f04f 0c0a 	mov.w	ip, #10
 800b0d2:	4620      	mov	r0, r4
 800b0d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0d8:	3a30      	subs	r2, #48	; 0x30
 800b0da:	2a09      	cmp	r2, #9
 800b0dc:	d903      	bls.n	800b0e6 <_vfiprintf_r+0x1ee>
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d0c5      	beq.n	800b06e <_vfiprintf_r+0x176>
 800b0e2:	9105      	str	r1, [sp, #20]
 800b0e4:	e7c3      	b.n	800b06e <_vfiprintf_r+0x176>
 800b0e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0ea:	4604      	mov	r4, r0
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e7f0      	b.n	800b0d2 <_vfiprintf_r+0x1da>
 800b0f0:	ab03      	add	r3, sp, #12
 800b0f2:	9300      	str	r3, [sp, #0]
 800b0f4:	462a      	mov	r2, r5
 800b0f6:	4b16      	ldr	r3, [pc, #88]	; (800b150 <_vfiprintf_r+0x258>)
 800b0f8:	a904      	add	r1, sp, #16
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	f7fd fe30 	bl	8008d60 <_printf_float>
 800b100:	4607      	mov	r7, r0
 800b102:	1c78      	adds	r0, r7, #1
 800b104:	d1d6      	bne.n	800b0b4 <_vfiprintf_r+0x1bc>
 800b106:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b108:	07d9      	lsls	r1, r3, #31
 800b10a:	d405      	bmi.n	800b118 <_vfiprintf_r+0x220>
 800b10c:	89ab      	ldrh	r3, [r5, #12]
 800b10e:	059a      	lsls	r2, r3, #22
 800b110:	d402      	bmi.n	800b118 <_vfiprintf_r+0x220>
 800b112:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b114:	f000 faaf 	bl	800b676 <__retarget_lock_release_recursive>
 800b118:	89ab      	ldrh	r3, [r5, #12]
 800b11a:	065b      	lsls	r3, r3, #25
 800b11c:	f53f af12 	bmi.w	800af44 <_vfiprintf_r+0x4c>
 800b120:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b122:	e711      	b.n	800af48 <_vfiprintf_r+0x50>
 800b124:	ab03      	add	r3, sp, #12
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	462a      	mov	r2, r5
 800b12a:	4b09      	ldr	r3, [pc, #36]	; (800b150 <_vfiprintf_r+0x258>)
 800b12c:	a904      	add	r1, sp, #16
 800b12e:	4630      	mov	r0, r6
 800b130:	f7fe f8ba 	bl	80092a8 <_printf_i>
 800b134:	e7e4      	b.n	800b100 <_vfiprintf_r+0x208>
 800b136:	bf00      	nop
 800b138:	0800bee4 	.word	0x0800bee4
 800b13c:	0800bf04 	.word	0x0800bf04
 800b140:	0800bec4 	.word	0x0800bec4
 800b144:	0800bd6c 	.word	0x0800bd6c
 800b148:	0800bd76 	.word	0x0800bd76
 800b14c:	08008d61 	.word	0x08008d61
 800b150:	0800aed3 	.word	0x0800aed3
 800b154:	0800bd72 	.word	0x0800bd72

0800b158 <__swbuf_r>:
 800b158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b15a:	460e      	mov	r6, r1
 800b15c:	4614      	mov	r4, r2
 800b15e:	4605      	mov	r5, r0
 800b160:	b118      	cbz	r0, 800b16a <__swbuf_r+0x12>
 800b162:	6983      	ldr	r3, [r0, #24]
 800b164:	b90b      	cbnz	r3, 800b16a <__swbuf_r+0x12>
 800b166:	f000 f9e7 	bl	800b538 <__sinit>
 800b16a:	4b21      	ldr	r3, [pc, #132]	; (800b1f0 <__swbuf_r+0x98>)
 800b16c:	429c      	cmp	r4, r3
 800b16e:	d12b      	bne.n	800b1c8 <__swbuf_r+0x70>
 800b170:	686c      	ldr	r4, [r5, #4]
 800b172:	69a3      	ldr	r3, [r4, #24]
 800b174:	60a3      	str	r3, [r4, #8]
 800b176:	89a3      	ldrh	r3, [r4, #12]
 800b178:	071a      	lsls	r2, r3, #28
 800b17a:	d52f      	bpl.n	800b1dc <__swbuf_r+0x84>
 800b17c:	6923      	ldr	r3, [r4, #16]
 800b17e:	b36b      	cbz	r3, 800b1dc <__swbuf_r+0x84>
 800b180:	6923      	ldr	r3, [r4, #16]
 800b182:	6820      	ldr	r0, [r4, #0]
 800b184:	1ac0      	subs	r0, r0, r3
 800b186:	6963      	ldr	r3, [r4, #20]
 800b188:	b2f6      	uxtb	r6, r6
 800b18a:	4283      	cmp	r3, r0
 800b18c:	4637      	mov	r7, r6
 800b18e:	dc04      	bgt.n	800b19a <__swbuf_r+0x42>
 800b190:	4621      	mov	r1, r4
 800b192:	4628      	mov	r0, r5
 800b194:	f000 f93c 	bl	800b410 <_fflush_r>
 800b198:	bb30      	cbnz	r0, 800b1e8 <__swbuf_r+0x90>
 800b19a:	68a3      	ldr	r3, [r4, #8]
 800b19c:	3b01      	subs	r3, #1
 800b19e:	60a3      	str	r3, [r4, #8]
 800b1a0:	6823      	ldr	r3, [r4, #0]
 800b1a2:	1c5a      	adds	r2, r3, #1
 800b1a4:	6022      	str	r2, [r4, #0]
 800b1a6:	701e      	strb	r6, [r3, #0]
 800b1a8:	6963      	ldr	r3, [r4, #20]
 800b1aa:	3001      	adds	r0, #1
 800b1ac:	4283      	cmp	r3, r0
 800b1ae:	d004      	beq.n	800b1ba <__swbuf_r+0x62>
 800b1b0:	89a3      	ldrh	r3, [r4, #12]
 800b1b2:	07db      	lsls	r3, r3, #31
 800b1b4:	d506      	bpl.n	800b1c4 <__swbuf_r+0x6c>
 800b1b6:	2e0a      	cmp	r6, #10
 800b1b8:	d104      	bne.n	800b1c4 <__swbuf_r+0x6c>
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	4628      	mov	r0, r5
 800b1be:	f000 f927 	bl	800b410 <_fflush_r>
 800b1c2:	b988      	cbnz	r0, 800b1e8 <__swbuf_r+0x90>
 800b1c4:	4638      	mov	r0, r7
 800b1c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1c8:	4b0a      	ldr	r3, [pc, #40]	; (800b1f4 <__swbuf_r+0x9c>)
 800b1ca:	429c      	cmp	r4, r3
 800b1cc:	d101      	bne.n	800b1d2 <__swbuf_r+0x7a>
 800b1ce:	68ac      	ldr	r4, [r5, #8]
 800b1d0:	e7cf      	b.n	800b172 <__swbuf_r+0x1a>
 800b1d2:	4b09      	ldr	r3, [pc, #36]	; (800b1f8 <__swbuf_r+0xa0>)
 800b1d4:	429c      	cmp	r4, r3
 800b1d6:	bf08      	it	eq
 800b1d8:	68ec      	ldreq	r4, [r5, #12]
 800b1da:	e7ca      	b.n	800b172 <__swbuf_r+0x1a>
 800b1dc:	4621      	mov	r1, r4
 800b1de:	4628      	mov	r0, r5
 800b1e0:	f000 f81a 	bl	800b218 <__swsetup_r>
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	d0cb      	beq.n	800b180 <__swbuf_r+0x28>
 800b1e8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b1ec:	e7ea      	b.n	800b1c4 <__swbuf_r+0x6c>
 800b1ee:	bf00      	nop
 800b1f0:	0800bee4 	.word	0x0800bee4
 800b1f4:	0800bf04 	.word	0x0800bf04
 800b1f8:	0800bec4 	.word	0x0800bec4

0800b1fc <__ascii_wctomb>:
 800b1fc:	b149      	cbz	r1, 800b212 <__ascii_wctomb+0x16>
 800b1fe:	2aff      	cmp	r2, #255	; 0xff
 800b200:	bf85      	ittet	hi
 800b202:	238a      	movhi	r3, #138	; 0x8a
 800b204:	6003      	strhi	r3, [r0, #0]
 800b206:	700a      	strbls	r2, [r1, #0]
 800b208:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b20c:	bf98      	it	ls
 800b20e:	2001      	movls	r0, #1
 800b210:	4770      	bx	lr
 800b212:	4608      	mov	r0, r1
 800b214:	4770      	bx	lr
	...

0800b218 <__swsetup_r>:
 800b218:	4b32      	ldr	r3, [pc, #200]	; (800b2e4 <__swsetup_r+0xcc>)
 800b21a:	b570      	push	{r4, r5, r6, lr}
 800b21c:	681d      	ldr	r5, [r3, #0]
 800b21e:	4606      	mov	r6, r0
 800b220:	460c      	mov	r4, r1
 800b222:	b125      	cbz	r5, 800b22e <__swsetup_r+0x16>
 800b224:	69ab      	ldr	r3, [r5, #24]
 800b226:	b913      	cbnz	r3, 800b22e <__swsetup_r+0x16>
 800b228:	4628      	mov	r0, r5
 800b22a:	f000 f985 	bl	800b538 <__sinit>
 800b22e:	4b2e      	ldr	r3, [pc, #184]	; (800b2e8 <__swsetup_r+0xd0>)
 800b230:	429c      	cmp	r4, r3
 800b232:	d10f      	bne.n	800b254 <__swsetup_r+0x3c>
 800b234:	686c      	ldr	r4, [r5, #4]
 800b236:	89a3      	ldrh	r3, [r4, #12]
 800b238:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b23c:	0719      	lsls	r1, r3, #28
 800b23e:	d42c      	bmi.n	800b29a <__swsetup_r+0x82>
 800b240:	06dd      	lsls	r5, r3, #27
 800b242:	d411      	bmi.n	800b268 <__swsetup_r+0x50>
 800b244:	2309      	movs	r3, #9
 800b246:	6033      	str	r3, [r6, #0]
 800b248:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b24c:	81a3      	strh	r3, [r4, #12]
 800b24e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b252:	e03e      	b.n	800b2d2 <__swsetup_r+0xba>
 800b254:	4b25      	ldr	r3, [pc, #148]	; (800b2ec <__swsetup_r+0xd4>)
 800b256:	429c      	cmp	r4, r3
 800b258:	d101      	bne.n	800b25e <__swsetup_r+0x46>
 800b25a:	68ac      	ldr	r4, [r5, #8]
 800b25c:	e7eb      	b.n	800b236 <__swsetup_r+0x1e>
 800b25e:	4b24      	ldr	r3, [pc, #144]	; (800b2f0 <__swsetup_r+0xd8>)
 800b260:	429c      	cmp	r4, r3
 800b262:	bf08      	it	eq
 800b264:	68ec      	ldreq	r4, [r5, #12]
 800b266:	e7e6      	b.n	800b236 <__swsetup_r+0x1e>
 800b268:	0758      	lsls	r0, r3, #29
 800b26a:	d512      	bpl.n	800b292 <__swsetup_r+0x7a>
 800b26c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b26e:	b141      	cbz	r1, 800b282 <__swsetup_r+0x6a>
 800b270:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b274:	4299      	cmp	r1, r3
 800b276:	d002      	beq.n	800b27e <__swsetup_r+0x66>
 800b278:	4630      	mov	r0, r6
 800b27a:	f7ff fb6f 	bl	800a95c <_free_r>
 800b27e:	2300      	movs	r3, #0
 800b280:	6363      	str	r3, [r4, #52]	; 0x34
 800b282:	89a3      	ldrh	r3, [r4, #12]
 800b284:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b288:	81a3      	strh	r3, [r4, #12]
 800b28a:	2300      	movs	r3, #0
 800b28c:	6063      	str	r3, [r4, #4]
 800b28e:	6923      	ldr	r3, [r4, #16]
 800b290:	6023      	str	r3, [r4, #0]
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	f043 0308 	orr.w	r3, r3, #8
 800b298:	81a3      	strh	r3, [r4, #12]
 800b29a:	6923      	ldr	r3, [r4, #16]
 800b29c:	b94b      	cbnz	r3, 800b2b2 <__swsetup_r+0x9a>
 800b29e:	89a3      	ldrh	r3, [r4, #12]
 800b2a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b2a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2a8:	d003      	beq.n	800b2b2 <__swsetup_r+0x9a>
 800b2aa:	4621      	mov	r1, r4
 800b2ac:	4630      	mov	r0, r6
 800b2ae:	f000 fa07 	bl	800b6c0 <__smakebuf_r>
 800b2b2:	89a0      	ldrh	r0, [r4, #12]
 800b2b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b2b8:	f010 0301 	ands.w	r3, r0, #1
 800b2bc:	d00a      	beq.n	800b2d4 <__swsetup_r+0xbc>
 800b2be:	2300      	movs	r3, #0
 800b2c0:	60a3      	str	r3, [r4, #8]
 800b2c2:	6963      	ldr	r3, [r4, #20]
 800b2c4:	425b      	negs	r3, r3
 800b2c6:	61a3      	str	r3, [r4, #24]
 800b2c8:	6923      	ldr	r3, [r4, #16]
 800b2ca:	b943      	cbnz	r3, 800b2de <__swsetup_r+0xc6>
 800b2cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b2d0:	d1ba      	bne.n	800b248 <__swsetup_r+0x30>
 800b2d2:	bd70      	pop	{r4, r5, r6, pc}
 800b2d4:	0781      	lsls	r1, r0, #30
 800b2d6:	bf58      	it	pl
 800b2d8:	6963      	ldrpl	r3, [r4, #20]
 800b2da:	60a3      	str	r3, [r4, #8]
 800b2dc:	e7f4      	b.n	800b2c8 <__swsetup_r+0xb0>
 800b2de:	2000      	movs	r0, #0
 800b2e0:	e7f7      	b.n	800b2d2 <__swsetup_r+0xba>
 800b2e2:	bf00      	nop
 800b2e4:	2000000c 	.word	0x2000000c
 800b2e8:	0800bee4 	.word	0x0800bee4
 800b2ec:	0800bf04 	.word	0x0800bf04
 800b2f0:	0800bec4 	.word	0x0800bec4

0800b2f4 <abort>:
 800b2f4:	b508      	push	{r3, lr}
 800b2f6:	2006      	movs	r0, #6
 800b2f8:	f000 fa52 	bl	800b7a0 <raise>
 800b2fc:	2001      	movs	r0, #1
 800b2fe:	f7f6 ff77 	bl	80021f0 <_exit>
	...

0800b304 <__sflush_r>:
 800b304:	898a      	ldrh	r2, [r1, #12]
 800b306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b30a:	4605      	mov	r5, r0
 800b30c:	0710      	lsls	r0, r2, #28
 800b30e:	460c      	mov	r4, r1
 800b310:	d458      	bmi.n	800b3c4 <__sflush_r+0xc0>
 800b312:	684b      	ldr	r3, [r1, #4]
 800b314:	2b00      	cmp	r3, #0
 800b316:	dc05      	bgt.n	800b324 <__sflush_r+0x20>
 800b318:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	dc02      	bgt.n	800b324 <__sflush_r+0x20>
 800b31e:	2000      	movs	r0, #0
 800b320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b324:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b326:	2e00      	cmp	r6, #0
 800b328:	d0f9      	beq.n	800b31e <__sflush_r+0x1a>
 800b32a:	2300      	movs	r3, #0
 800b32c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b330:	682f      	ldr	r7, [r5, #0]
 800b332:	602b      	str	r3, [r5, #0]
 800b334:	d032      	beq.n	800b39c <__sflush_r+0x98>
 800b336:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b338:	89a3      	ldrh	r3, [r4, #12]
 800b33a:	075a      	lsls	r2, r3, #29
 800b33c:	d505      	bpl.n	800b34a <__sflush_r+0x46>
 800b33e:	6863      	ldr	r3, [r4, #4]
 800b340:	1ac0      	subs	r0, r0, r3
 800b342:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b344:	b10b      	cbz	r3, 800b34a <__sflush_r+0x46>
 800b346:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b348:	1ac0      	subs	r0, r0, r3
 800b34a:	2300      	movs	r3, #0
 800b34c:	4602      	mov	r2, r0
 800b34e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b350:	6a21      	ldr	r1, [r4, #32]
 800b352:	4628      	mov	r0, r5
 800b354:	47b0      	blx	r6
 800b356:	1c43      	adds	r3, r0, #1
 800b358:	89a3      	ldrh	r3, [r4, #12]
 800b35a:	d106      	bne.n	800b36a <__sflush_r+0x66>
 800b35c:	6829      	ldr	r1, [r5, #0]
 800b35e:	291d      	cmp	r1, #29
 800b360:	d82c      	bhi.n	800b3bc <__sflush_r+0xb8>
 800b362:	4a2a      	ldr	r2, [pc, #168]	; (800b40c <__sflush_r+0x108>)
 800b364:	40ca      	lsrs	r2, r1
 800b366:	07d6      	lsls	r6, r2, #31
 800b368:	d528      	bpl.n	800b3bc <__sflush_r+0xb8>
 800b36a:	2200      	movs	r2, #0
 800b36c:	6062      	str	r2, [r4, #4]
 800b36e:	04d9      	lsls	r1, r3, #19
 800b370:	6922      	ldr	r2, [r4, #16]
 800b372:	6022      	str	r2, [r4, #0]
 800b374:	d504      	bpl.n	800b380 <__sflush_r+0x7c>
 800b376:	1c42      	adds	r2, r0, #1
 800b378:	d101      	bne.n	800b37e <__sflush_r+0x7a>
 800b37a:	682b      	ldr	r3, [r5, #0]
 800b37c:	b903      	cbnz	r3, 800b380 <__sflush_r+0x7c>
 800b37e:	6560      	str	r0, [r4, #84]	; 0x54
 800b380:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b382:	602f      	str	r7, [r5, #0]
 800b384:	2900      	cmp	r1, #0
 800b386:	d0ca      	beq.n	800b31e <__sflush_r+0x1a>
 800b388:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b38c:	4299      	cmp	r1, r3
 800b38e:	d002      	beq.n	800b396 <__sflush_r+0x92>
 800b390:	4628      	mov	r0, r5
 800b392:	f7ff fae3 	bl	800a95c <_free_r>
 800b396:	2000      	movs	r0, #0
 800b398:	6360      	str	r0, [r4, #52]	; 0x34
 800b39a:	e7c1      	b.n	800b320 <__sflush_r+0x1c>
 800b39c:	6a21      	ldr	r1, [r4, #32]
 800b39e:	2301      	movs	r3, #1
 800b3a0:	4628      	mov	r0, r5
 800b3a2:	47b0      	blx	r6
 800b3a4:	1c41      	adds	r1, r0, #1
 800b3a6:	d1c7      	bne.n	800b338 <__sflush_r+0x34>
 800b3a8:	682b      	ldr	r3, [r5, #0]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d0c4      	beq.n	800b338 <__sflush_r+0x34>
 800b3ae:	2b1d      	cmp	r3, #29
 800b3b0:	d001      	beq.n	800b3b6 <__sflush_r+0xb2>
 800b3b2:	2b16      	cmp	r3, #22
 800b3b4:	d101      	bne.n	800b3ba <__sflush_r+0xb6>
 800b3b6:	602f      	str	r7, [r5, #0]
 800b3b8:	e7b1      	b.n	800b31e <__sflush_r+0x1a>
 800b3ba:	89a3      	ldrh	r3, [r4, #12]
 800b3bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3c0:	81a3      	strh	r3, [r4, #12]
 800b3c2:	e7ad      	b.n	800b320 <__sflush_r+0x1c>
 800b3c4:	690f      	ldr	r7, [r1, #16]
 800b3c6:	2f00      	cmp	r7, #0
 800b3c8:	d0a9      	beq.n	800b31e <__sflush_r+0x1a>
 800b3ca:	0793      	lsls	r3, r2, #30
 800b3cc:	680e      	ldr	r6, [r1, #0]
 800b3ce:	bf08      	it	eq
 800b3d0:	694b      	ldreq	r3, [r1, #20]
 800b3d2:	600f      	str	r7, [r1, #0]
 800b3d4:	bf18      	it	ne
 800b3d6:	2300      	movne	r3, #0
 800b3d8:	eba6 0807 	sub.w	r8, r6, r7
 800b3dc:	608b      	str	r3, [r1, #8]
 800b3de:	f1b8 0f00 	cmp.w	r8, #0
 800b3e2:	dd9c      	ble.n	800b31e <__sflush_r+0x1a>
 800b3e4:	6a21      	ldr	r1, [r4, #32]
 800b3e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b3e8:	4643      	mov	r3, r8
 800b3ea:	463a      	mov	r2, r7
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	47b0      	blx	r6
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	dc06      	bgt.n	800b402 <__sflush_r+0xfe>
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3fa:	81a3      	strh	r3, [r4, #12]
 800b3fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b400:	e78e      	b.n	800b320 <__sflush_r+0x1c>
 800b402:	4407      	add	r7, r0
 800b404:	eba8 0800 	sub.w	r8, r8, r0
 800b408:	e7e9      	b.n	800b3de <__sflush_r+0xda>
 800b40a:	bf00      	nop
 800b40c:	20400001 	.word	0x20400001

0800b410 <_fflush_r>:
 800b410:	b538      	push	{r3, r4, r5, lr}
 800b412:	690b      	ldr	r3, [r1, #16]
 800b414:	4605      	mov	r5, r0
 800b416:	460c      	mov	r4, r1
 800b418:	b913      	cbnz	r3, 800b420 <_fflush_r+0x10>
 800b41a:	2500      	movs	r5, #0
 800b41c:	4628      	mov	r0, r5
 800b41e:	bd38      	pop	{r3, r4, r5, pc}
 800b420:	b118      	cbz	r0, 800b42a <_fflush_r+0x1a>
 800b422:	6983      	ldr	r3, [r0, #24]
 800b424:	b90b      	cbnz	r3, 800b42a <_fflush_r+0x1a>
 800b426:	f000 f887 	bl	800b538 <__sinit>
 800b42a:	4b14      	ldr	r3, [pc, #80]	; (800b47c <_fflush_r+0x6c>)
 800b42c:	429c      	cmp	r4, r3
 800b42e:	d11b      	bne.n	800b468 <_fflush_r+0x58>
 800b430:	686c      	ldr	r4, [r5, #4]
 800b432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d0ef      	beq.n	800b41a <_fflush_r+0xa>
 800b43a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b43c:	07d0      	lsls	r0, r2, #31
 800b43e:	d404      	bmi.n	800b44a <_fflush_r+0x3a>
 800b440:	0599      	lsls	r1, r3, #22
 800b442:	d402      	bmi.n	800b44a <_fflush_r+0x3a>
 800b444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b446:	f000 f915 	bl	800b674 <__retarget_lock_acquire_recursive>
 800b44a:	4628      	mov	r0, r5
 800b44c:	4621      	mov	r1, r4
 800b44e:	f7ff ff59 	bl	800b304 <__sflush_r>
 800b452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b454:	07da      	lsls	r2, r3, #31
 800b456:	4605      	mov	r5, r0
 800b458:	d4e0      	bmi.n	800b41c <_fflush_r+0xc>
 800b45a:	89a3      	ldrh	r3, [r4, #12]
 800b45c:	059b      	lsls	r3, r3, #22
 800b45e:	d4dd      	bmi.n	800b41c <_fflush_r+0xc>
 800b460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b462:	f000 f908 	bl	800b676 <__retarget_lock_release_recursive>
 800b466:	e7d9      	b.n	800b41c <_fflush_r+0xc>
 800b468:	4b05      	ldr	r3, [pc, #20]	; (800b480 <_fflush_r+0x70>)
 800b46a:	429c      	cmp	r4, r3
 800b46c:	d101      	bne.n	800b472 <_fflush_r+0x62>
 800b46e:	68ac      	ldr	r4, [r5, #8]
 800b470:	e7df      	b.n	800b432 <_fflush_r+0x22>
 800b472:	4b04      	ldr	r3, [pc, #16]	; (800b484 <_fflush_r+0x74>)
 800b474:	429c      	cmp	r4, r3
 800b476:	bf08      	it	eq
 800b478:	68ec      	ldreq	r4, [r5, #12]
 800b47a:	e7da      	b.n	800b432 <_fflush_r+0x22>
 800b47c:	0800bee4 	.word	0x0800bee4
 800b480:	0800bf04 	.word	0x0800bf04
 800b484:	0800bec4 	.word	0x0800bec4

0800b488 <std>:
 800b488:	2300      	movs	r3, #0
 800b48a:	b510      	push	{r4, lr}
 800b48c:	4604      	mov	r4, r0
 800b48e:	e9c0 3300 	strd	r3, r3, [r0]
 800b492:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b496:	6083      	str	r3, [r0, #8]
 800b498:	8181      	strh	r1, [r0, #12]
 800b49a:	6643      	str	r3, [r0, #100]	; 0x64
 800b49c:	81c2      	strh	r2, [r0, #14]
 800b49e:	6183      	str	r3, [r0, #24]
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	2208      	movs	r2, #8
 800b4a4:	305c      	adds	r0, #92	; 0x5c
 800b4a6:	f7fd fbb3 	bl	8008c10 <memset>
 800b4aa:	4b05      	ldr	r3, [pc, #20]	; (800b4c0 <std+0x38>)
 800b4ac:	6263      	str	r3, [r4, #36]	; 0x24
 800b4ae:	4b05      	ldr	r3, [pc, #20]	; (800b4c4 <std+0x3c>)
 800b4b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b4b2:	4b05      	ldr	r3, [pc, #20]	; (800b4c8 <std+0x40>)
 800b4b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b4b6:	4b05      	ldr	r3, [pc, #20]	; (800b4cc <std+0x44>)
 800b4b8:	6224      	str	r4, [r4, #32]
 800b4ba:	6323      	str	r3, [r4, #48]	; 0x30
 800b4bc:	bd10      	pop	{r4, pc}
 800b4be:	bf00      	nop
 800b4c0:	0800b7d9 	.word	0x0800b7d9
 800b4c4:	0800b7fb 	.word	0x0800b7fb
 800b4c8:	0800b833 	.word	0x0800b833
 800b4cc:	0800b857 	.word	0x0800b857

0800b4d0 <_cleanup_r>:
 800b4d0:	4901      	ldr	r1, [pc, #4]	; (800b4d8 <_cleanup_r+0x8>)
 800b4d2:	f000 b8af 	b.w	800b634 <_fwalk_reent>
 800b4d6:	bf00      	nop
 800b4d8:	0800b411 	.word	0x0800b411

0800b4dc <__sfmoreglue>:
 800b4dc:	b570      	push	{r4, r5, r6, lr}
 800b4de:	1e4a      	subs	r2, r1, #1
 800b4e0:	2568      	movs	r5, #104	; 0x68
 800b4e2:	4355      	muls	r5, r2
 800b4e4:	460e      	mov	r6, r1
 800b4e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b4ea:	f7ff fa87 	bl	800a9fc <_malloc_r>
 800b4ee:	4604      	mov	r4, r0
 800b4f0:	b140      	cbz	r0, 800b504 <__sfmoreglue+0x28>
 800b4f2:	2100      	movs	r1, #0
 800b4f4:	e9c0 1600 	strd	r1, r6, [r0]
 800b4f8:	300c      	adds	r0, #12
 800b4fa:	60a0      	str	r0, [r4, #8]
 800b4fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b500:	f7fd fb86 	bl	8008c10 <memset>
 800b504:	4620      	mov	r0, r4
 800b506:	bd70      	pop	{r4, r5, r6, pc}

0800b508 <__sfp_lock_acquire>:
 800b508:	4801      	ldr	r0, [pc, #4]	; (800b510 <__sfp_lock_acquire+0x8>)
 800b50a:	f000 b8b3 	b.w	800b674 <__retarget_lock_acquire_recursive>
 800b50e:	bf00      	nop
 800b510:	20000b7c 	.word	0x20000b7c

0800b514 <__sfp_lock_release>:
 800b514:	4801      	ldr	r0, [pc, #4]	; (800b51c <__sfp_lock_release+0x8>)
 800b516:	f000 b8ae 	b.w	800b676 <__retarget_lock_release_recursive>
 800b51a:	bf00      	nop
 800b51c:	20000b7c 	.word	0x20000b7c

0800b520 <__sinit_lock_acquire>:
 800b520:	4801      	ldr	r0, [pc, #4]	; (800b528 <__sinit_lock_acquire+0x8>)
 800b522:	f000 b8a7 	b.w	800b674 <__retarget_lock_acquire_recursive>
 800b526:	bf00      	nop
 800b528:	20000b77 	.word	0x20000b77

0800b52c <__sinit_lock_release>:
 800b52c:	4801      	ldr	r0, [pc, #4]	; (800b534 <__sinit_lock_release+0x8>)
 800b52e:	f000 b8a2 	b.w	800b676 <__retarget_lock_release_recursive>
 800b532:	bf00      	nop
 800b534:	20000b77 	.word	0x20000b77

0800b538 <__sinit>:
 800b538:	b510      	push	{r4, lr}
 800b53a:	4604      	mov	r4, r0
 800b53c:	f7ff fff0 	bl	800b520 <__sinit_lock_acquire>
 800b540:	69a3      	ldr	r3, [r4, #24]
 800b542:	b11b      	cbz	r3, 800b54c <__sinit+0x14>
 800b544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b548:	f7ff bff0 	b.w	800b52c <__sinit_lock_release>
 800b54c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b550:	6523      	str	r3, [r4, #80]	; 0x50
 800b552:	4b13      	ldr	r3, [pc, #76]	; (800b5a0 <__sinit+0x68>)
 800b554:	4a13      	ldr	r2, [pc, #76]	; (800b5a4 <__sinit+0x6c>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	62a2      	str	r2, [r4, #40]	; 0x28
 800b55a:	42a3      	cmp	r3, r4
 800b55c:	bf04      	itt	eq
 800b55e:	2301      	moveq	r3, #1
 800b560:	61a3      	streq	r3, [r4, #24]
 800b562:	4620      	mov	r0, r4
 800b564:	f000 f820 	bl	800b5a8 <__sfp>
 800b568:	6060      	str	r0, [r4, #4]
 800b56a:	4620      	mov	r0, r4
 800b56c:	f000 f81c 	bl	800b5a8 <__sfp>
 800b570:	60a0      	str	r0, [r4, #8]
 800b572:	4620      	mov	r0, r4
 800b574:	f000 f818 	bl	800b5a8 <__sfp>
 800b578:	2200      	movs	r2, #0
 800b57a:	60e0      	str	r0, [r4, #12]
 800b57c:	2104      	movs	r1, #4
 800b57e:	6860      	ldr	r0, [r4, #4]
 800b580:	f7ff ff82 	bl	800b488 <std>
 800b584:	68a0      	ldr	r0, [r4, #8]
 800b586:	2201      	movs	r2, #1
 800b588:	2109      	movs	r1, #9
 800b58a:	f7ff ff7d 	bl	800b488 <std>
 800b58e:	68e0      	ldr	r0, [r4, #12]
 800b590:	2202      	movs	r2, #2
 800b592:	2112      	movs	r1, #18
 800b594:	f7ff ff78 	bl	800b488 <std>
 800b598:	2301      	movs	r3, #1
 800b59a:	61a3      	str	r3, [r4, #24]
 800b59c:	e7d2      	b.n	800b544 <__sinit+0xc>
 800b59e:	bf00      	nop
 800b5a0:	0800bb40 	.word	0x0800bb40
 800b5a4:	0800b4d1 	.word	0x0800b4d1

0800b5a8 <__sfp>:
 800b5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5aa:	4607      	mov	r7, r0
 800b5ac:	f7ff ffac 	bl	800b508 <__sfp_lock_acquire>
 800b5b0:	4b1e      	ldr	r3, [pc, #120]	; (800b62c <__sfp+0x84>)
 800b5b2:	681e      	ldr	r6, [r3, #0]
 800b5b4:	69b3      	ldr	r3, [r6, #24]
 800b5b6:	b913      	cbnz	r3, 800b5be <__sfp+0x16>
 800b5b8:	4630      	mov	r0, r6
 800b5ba:	f7ff ffbd 	bl	800b538 <__sinit>
 800b5be:	3648      	adds	r6, #72	; 0x48
 800b5c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b5c4:	3b01      	subs	r3, #1
 800b5c6:	d503      	bpl.n	800b5d0 <__sfp+0x28>
 800b5c8:	6833      	ldr	r3, [r6, #0]
 800b5ca:	b30b      	cbz	r3, 800b610 <__sfp+0x68>
 800b5cc:	6836      	ldr	r6, [r6, #0]
 800b5ce:	e7f7      	b.n	800b5c0 <__sfp+0x18>
 800b5d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b5d4:	b9d5      	cbnz	r5, 800b60c <__sfp+0x64>
 800b5d6:	4b16      	ldr	r3, [pc, #88]	; (800b630 <__sfp+0x88>)
 800b5d8:	60e3      	str	r3, [r4, #12]
 800b5da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b5de:	6665      	str	r5, [r4, #100]	; 0x64
 800b5e0:	f000 f847 	bl	800b672 <__retarget_lock_init_recursive>
 800b5e4:	f7ff ff96 	bl	800b514 <__sfp_lock_release>
 800b5e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b5ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b5f0:	6025      	str	r5, [r4, #0]
 800b5f2:	61a5      	str	r5, [r4, #24]
 800b5f4:	2208      	movs	r2, #8
 800b5f6:	4629      	mov	r1, r5
 800b5f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b5fc:	f7fd fb08 	bl	8008c10 <memset>
 800b600:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b604:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b608:	4620      	mov	r0, r4
 800b60a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b60c:	3468      	adds	r4, #104	; 0x68
 800b60e:	e7d9      	b.n	800b5c4 <__sfp+0x1c>
 800b610:	2104      	movs	r1, #4
 800b612:	4638      	mov	r0, r7
 800b614:	f7ff ff62 	bl	800b4dc <__sfmoreglue>
 800b618:	4604      	mov	r4, r0
 800b61a:	6030      	str	r0, [r6, #0]
 800b61c:	2800      	cmp	r0, #0
 800b61e:	d1d5      	bne.n	800b5cc <__sfp+0x24>
 800b620:	f7ff ff78 	bl	800b514 <__sfp_lock_release>
 800b624:	230c      	movs	r3, #12
 800b626:	603b      	str	r3, [r7, #0]
 800b628:	e7ee      	b.n	800b608 <__sfp+0x60>
 800b62a:	bf00      	nop
 800b62c:	0800bb40 	.word	0x0800bb40
 800b630:	ffff0001 	.word	0xffff0001

0800b634 <_fwalk_reent>:
 800b634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b638:	4606      	mov	r6, r0
 800b63a:	4688      	mov	r8, r1
 800b63c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b640:	2700      	movs	r7, #0
 800b642:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b646:	f1b9 0901 	subs.w	r9, r9, #1
 800b64a:	d505      	bpl.n	800b658 <_fwalk_reent+0x24>
 800b64c:	6824      	ldr	r4, [r4, #0]
 800b64e:	2c00      	cmp	r4, #0
 800b650:	d1f7      	bne.n	800b642 <_fwalk_reent+0xe>
 800b652:	4638      	mov	r0, r7
 800b654:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b658:	89ab      	ldrh	r3, [r5, #12]
 800b65a:	2b01      	cmp	r3, #1
 800b65c:	d907      	bls.n	800b66e <_fwalk_reent+0x3a>
 800b65e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b662:	3301      	adds	r3, #1
 800b664:	d003      	beq.n	800b66e <_fwalk_reent+0x3a>
 800b666:	4629      	mov	r1, r5
 800b668:	4630      	mov	r0, r6
 800b66a:	47c0      	blx	r8
 800b66c:	4307      	orrs	r7, r0
 800b66e:	3568      	adds	r5, #104	; 0x68
 800b670:	e7e9      	b.n	800b646 <_fwalk_reent+0x12>

0800b672 <__retarget_lock_init_recursive>:
 800b672:	4770      	bx	lr

0800b674 <__retarget_lock_acquire_recursive>:
 800b674:	4770      	bx	lr

0800b676 <__retarget_lock_release_recursive>:
 800b676:	4770      	bx	lr

0800b678 <__swhatbuf_r>:
 800b678:	b570      	push	{r4, r5, r6, lr}
 800b67a:	460e      	mov	r6, r1
 800b67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b680:	2900      	cmp	r1, #0
 800b682:	b096      	sub	sp, #88	; 0x58
 800b684:	4614      	mov	r4, r2
 800b686:	461d      	mov	r5, r3
 800b688:	da07      	bge.n	800b69a <__swhatbuf_r+0x22>
 800b68a:	2300      	movs	r3, #0
 800b68c:	602b      	str	r3, [r5, #0]
 800b68e:	89b3      	ldrh	r3, [r6, #12]
 800b690:	061a      	lsls	r2, r3, #24
 800b692:	d410      	bmi.n	800b6b6 <__swhatbuf_r+0x3e>
 800b694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b698:	e00e      	b.n	800b6b8 <__swhatbuf_r+0x40>
 800b69a:	466a      	mov	r2, sp
 800b69c:	f000 f902 	bl	800b8a4 <_fstat_r>
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	dbf2      	blt.n	800b68a <__swhatbuf_r+0x12>
 800b6a4:	9a01      	ldr	r2, [sp, #4]
 800b6a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b6aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b6ae:	425a      	negs	r2, r3
 800b6b0:	415a      	adcs	r2, r3
 800b6b2:	602a      	str	r2, [r5, #0]
 800b6b4:	e7ee      	b.n	800b694 <__swhatbuf_r+0x1c>
 800b6b6:	2340      	movs	r3, #64	; 0x40
 800b6b8:	2000      	movs	r0, #0
 800b6ba:	6023      	str	r3, [r4, #0]
 800b6bc:	b016      	add	sp, #88	; 0x58
 800b6be:	bd70      	pop	{r4, r5, r6, pc}

0800b6c0 <__smakebuf_r>:
 800b6c0:	898b      	ldrh	r3, [r1, #12]
 800b6c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b6c4:	079d      	lsls	r5, r3, #30
 800b6c6:	4606      	mov	r6, r0
 800b6c8:	460c      	mov	r4, r1
 800b6ca:	d507      	bpl.n	800b6dc <__smakebuf_r+0x1c>
 800b6cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b6d0:	6023      	str	r3, [r4, #0]
 800b6d2:	6123      	str	r3, [r4, #16]
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	6163      	str	r3, [r4, #20]
 800b6d8:	b002      	add	sp, #8
 800b6da:	bd70      	pop	{r4, r5, r6, pc}
 800b6dc:	ab01      	add	r3, sp, #4
 800b6de:	466a      	mov	r2, sp
 800b6e0:	f7ff ffca 	bl	800b678 <__swhatbuf_r>
 800b6e4:	9900      	ldr	r1, [sp, #0]
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	f7ff f987 	bl	800a9fc <_malloc_r>
 800b6ee:	b948      	cbnz	r0, 800b704 <__smakebuf_r+0x44>
 800b6f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6f4:	059a      	lsls	r2, r3, #22
 800b6f6:	d4ef      	bmi.n	800b6d8 <__smakebuf_r+0x18>
 800b6f8:	f023 0303 	bic.w	r3, r3, #3
 800b6fc:	f043 0302 	orr.w	r3, r3, #2
 800b700:	81a3      	strh	r3, [r4, #12]
 800b702:	e7e3      	b.n	800b6cc <__smakebuf_r+0xc>
 800b704:	4b0d      	ldr	r3, [pc, #52]	; (800b73c <__smakebuf_r+0x7c>)
 800b706:	62b3      	str	r3, [r6, #40]	; 0x28
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	6020      	str	r0, [r4, #0]
 800b70c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b710:	81a3      	strh	r3, [r4, #12]
 800b712:	9b00      	ldr	r3, [sp, #0]
 800b714:	6163      	str	r3, [r4, #20]
 800b716:	9b01      	ldr	r3, [sp, #4]
 800b718:	6120      	str	r0, [r4, #16]
 800b71a:	b15b      	cbz	r3, 800b734 <__smakebuf_r+0x74>
 800b71c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b720:	4630      	mov	r0, r6
 800b722:	f000 f8d1 	bl	800b8c8 <_isatty_r>
 800b726:	b128      	cbz	r0, 800b734 <__smakebuf_r+0x74>
 800b728:	89a3      	ldrh	r3, [r4, #12]
 800b72a:	f023 0303 	bic.w	r3, r3, #3
 800b72e:	f043 0301 	orr.w	r3, r3, #1
 800b732:	81a3      	strh	r3, [r4, #12]
 800b734:	89a0      	ldrh	r0, [r4, #12]
 800b736:	4305      	orrs	r5, r0
 800b738:	81a5      	strh	r5, [r4, #12]
 800b73a:	e7cd      	b.n	800b6d8 <__smakebuf_r+0x18>
 800b73c:	0800b4d1 	.word	0x0800b4d1

0800b740 <_malloc_usable_size_r>:
 800b740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b744:	1f18      	subs	r0, r3, #4
 800b746:	2b00      	cmp	r3, #0
 800b748:	bfbc      	itt	lt
 800b74a:	580b      	ldrlt	r3, [r1, r0]
 800b74c:	18c0      	addlt	r0, r0, r3
 800b74e:	4770      	bx	lr

0800b750 <_raise_r>:
 800b750:	291f      	cmp	r1, #31
 800b752:	b538      	push	{r3, r4, r5, lr}
 800b754:	4604      	mov	r4, r0
 800b756:	460d      	mov	r5, r1
 800b758:	d904      	bls.n	800b764 <_raise_r+0x14>
 800b75a:	2316      	movs	r3, #22
 800b75c:	6003      	str	r3, [r0, #0]
 800b75e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b762:	bd38      	pop	{r3, r4, r5, pc}
 800b764:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b766:	b112      	cbz	r2, 800b76e <_raise_r+0x1e>
 800b768:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b76c:	b94b      	cbnz	r3, 800b782 <_raise_r+0x32>
 800b76e:	4620      	mov	r0, r4
 800b770:	f000 f830 	bl	800b7d4 <_getpid_r>
 800b774:	462a      	mov	r2, r5
 800b776:	4601      	mov	r1, r0
 800b778:	4620      	mov	r0, r4
 800b77a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b77e:	f000 b817 	b.w	800b7b0 <_kill_r>
 800b782:	2b01      	cmp	r3, #1
 800b784:	d00a      	beq.n	800b79c <_raise_r+0x4c>
 800b786:	1c59      	adds	r1, r3, #1
 800b788:	d103      	bne.n	800b792 <_raise_r+0x42>
 800b78a:	2316      	movs	r3, #22
 800b78c:	6003      	str	r3, [r0, #0]
 800b78e:	2001      	movs	r0, #1
 800b790:	e7e7      	b.n	800b762 <_raise_r+0x12>
 800b792:	2400      	movs	r4, #0
 800b794:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b798:	4628      	mov	r0, r5
 800b79a:	4798      	blx	r3
 800b79c:	2000      	movs	r0, #0
 800b79e:	e7e0      	b.n	800b762 <_raise_r+0x12>

0800b7a0 <raise>:
 800b7a0:	4b02      	ldr	r3, [pc, #8]	; (800b7ac <raise+0xc>)
 800b7a2:	4601      	mov	r1, r0
 800b7a4:	6818      	ldr	r0, [r3, #0]
 800b7a6:	f7ff bfd3 	b.w	800b750 <_raise_r>
 800b7aa:	bf00      	nop
 800b7ac:	2000000c 	.word	0x2000000c

0800b7b0 <_kill_r>:
 800b7b0:	b538      	push	{r3, r4, r5, lr}
 800b7b2:	4d07      	ldr	r5, [pc, #28]	; (800b7d0 <_kill_r+0x20>)
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	4604      	mov	r4, r0
 800b7b8:	4608      	mov	r0, r1
 800b7ba:	4611      	mov	r1, r2
 800b7bc:	602b      	str	r3, [r5, #0]
 800b7be:	f7f6 fd07 	bl	80021d0 <_kill>
 800b7c2:	1c43      	adds	r3, r0, #1
 800b7c4:	d102      	bne.n	800b7cc <_kill_r+0x1c>
 800b7c6:	682b      	ldr	r3, [r5, #0]
 800b7c8:	b103      	cbz	r3, 800b7cc <_kill_r+0x1c>
 800b7ca:	6023      	str	r3, [r4, #0]
 800b7cc:	bd38      	pop	{r3, r4, r5, pc}
 800b7ce:	bf00      	nop
 800b7d0:	20000b70 	.word	0x20000b70

0800b7d4 <_getpid_r>:
 800b7d4:	f7f6 bcf4 	b.w	80021c0 <_getpid>

0800b7d8 <__sread>:
 800b7d8:	b510      	push	{r4, lr}
 800b7da:	460c      	mov	r4, r1
 800b7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7e0:	f000 f894 	bl	800b90c <_read_r>
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	bfab      	itete	ge
 800b7e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b7ea:	89a3      	ldrhlt	r3, [r4, #12]
 800b7ec:	181b      	addge	r3, r3, r0
 800b7ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b7f2:	bfac      	ite	ge
 800b7f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b7f6:	81a3      	strhlt	r3, [r4, #12]
 800b7f8:	bd10      	pop	{r4, pc}

0800b7fa <__swrite>:
 800b7fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7fe:	461f      	mov	r7, r3
 800b800:	898b      	ldrh	r3, [r1, #12]
 800b802:	05db      	lsls	r3, r3, #23
 800b804:	4605      	mov	r5, r0
 800b806:	460c      	mov	r4, r1
 800b808:	4616      	mov	r6, r2
 800b80a:	d505      	bpl.n	800b818 <__swrite+0x1e>
 800b80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b810:	2302      	movs	r3, #2
 800b812:	2200      	movs	r2, #0
 800b814:	f000 f868 	bl	800b8e8 <_lseek_r>
 800b818:	89a3      	ldrh	r3, [r4, #12]
 800b81a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b81e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b822:	81a3      	strh	r3, [r4, #12]
 800b824:	4632      	mov	r2, r6
 800b826:	463b      	mov	r3, r7
 800b828:	4628      	mov	r0, r5
 800b82a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b82e:	f000 b817 	b.w	800b860 <_write_r>

0800b832 <__sseek>:
 800b832:	b510      	push	{r4, lr}
 800b834:	460c      	mov	r4, r1
 800b836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b83a:	f000 f855 	bl	800b8e8 <_lseek_r>
 800b83e:	1c43      	adds	r3, r0, #1
 800b840:	89a3      	ldrh	r3, [r4, #12]
 800b842:	bf15      	itete	ne
 800b844:	6560      	strne	r0, [r4, #84]	; 0x54
 800b846:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b84a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b84e:	81a3      	strheq	r3, [r4, #12]
 800b850:	bf18      	it	ne
 800b852:	81a3      	strhne	r3, [r4, #12]
 800b854:	bd10      	pop	{r4, pc}

0800b856 <__sclose>:
 800b856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b85a:	f000 b813 	b.w	800b884 <_close_r>
	...

0800b860 <_write_r>:
 800b860:	b538      	push	{r3, r4, r5, lr}
 800b862:	4d07      	ldr	r5, [pc, #28]	; (800b880 <_write_r+0x20>)
 800b864:	4604      	mov	r4, r0
 800b866:	4608      	mov	r0, r1
 800b868:	4611      	mov	r1, r2
 800b86a:	2200      	movs	r2, #0
 800b86c:	602a      	str	r2, [r5, #0]
 800b86e:	461a      	mov	r2, r3
 800b870:	f7f6 fce5 	bl	800223e <_write>
 800b874:	1c43      	adds	r3, r0, #1
 800b876:	d102      	bne.n	800b87e <_write_r+0x1e>
 800b878:	682b      	ldr	r3, [r5, #0]
 800b87a:	b103      	cbz	r3, 800b87e <_write_r+0x1e>
 800b87c:	6023      	str	r3, [r4, #0]
 800b87e:	bd38      	pop	{r3, r4, r5, pc}
 800b880:	20000b70 	.word	0x20000b70

0800b884 <_close_r>:
 800b884:	b538      	push	{r3, r4, r5, lr}
 800b886:	4d06      	ldr	r5, [pc, #24]	; (800b8a0 <_close_r+0x1c>)
 800b888:	2300      	movs	r3, #0
 800b88a:	4604      	mov	r4, r0
 800b88c:	4608      	mov	r0, r1
 800b88e:	602b      	str	r3, [r5, #0]
 800b890:	f7f6 fcf1 	bl	8002276 <_close>
 800b894:	1c43      	adds	r3, r0, #1
 800b896:	d102      	bne.n	800b89e <_close_r+0x1a>
 800b898:	682b      	ldr	r3, [r5, #0]
 800b89a:	b103      	cbz	r3, 800b89e <_close_r+0x1a>
 800b89c:	6023      	str	r3, [r4, #0]
 800b89e:	bd38      	pop	{r3, r4, r5, pc}
 800b8a0:	20000b70 	.word	0x20000b70

0800b8a4 <_fstat_r>:
 800b8a4:	b538      	push	{r3, r4, r5, lr}
 800b8a6:	4d07      	ldr	r5, [pc, #28]	; (800b8c4 <_fstat_r+0x20>)
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	4604      	mov	r4, r0
 800b8ac:	4608      	mov	r0, r1
 800b8ae:	4611      	mov	r1, r2
 800b8b0:	602b      	str	r3, [r5, #0]
 800b8b2:	f7f6 fcec 	bl	800228e <_fstat>
 800b8b6:	1c43      	adds	r3, r0, #1
 800b8b8:	d102      	bne.n	800b8c0 <_fstat_r+0x1c>
 800b8ba:	682b      	ldr	r3, [r5, #0]
 800b8bc:	b103      	cbz	r3, 800b8c0 <_fstat_r+0x1c>
 800b8be:	6023      	str	r3, [r4, #0]
 800b8c0:	bd38      	pop	{r3, r4, r5, pc}
 800b8c2:	bf00      	nop
 800b8c4:	20000b70 	.word	0x20000b70

0800b8c8 <_isatty_r>:
 800b8c8:	b538      	push	{r3, r4, r5, lr}
 800b8ca:	4d06      	ldr	r5, [pc, #24]	; (800b8e4 <_isatty_r+0x1c>)
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	4608      	mov	r0, r1
 800b8d2:	602b      	str	r3, [r5, #0]
 800b8d4:	f7f6 fceb 	bl	80022ae <_isatty>
 800b8d8:	1c43      	adds	r3, r0, #1
 800b8da:	d102      	bne.n	800b8e2 <_isatty_r+0x1a>
 800b8dc:	682b      	ldr	r3, [r5, #0]
 800b8de:	b103      	cbz	r3, 800b8e2 <_isatty_r+0x1a>
 800b8e0:	6023      	str	r3, [r4, #0]
 800b8e2:	bd38      	pop	{r3, r4, r5, pc}
 800b8e4:	20000b70 	.word	0x20000b70

0800b8e8 <_lseek_r>:
 800b8e8:	b538      	push	{r3, r4, r5, lr}
 800b8ea:	4d07      	ldr	r5, [pc, #28]	; (800b908 <_lseek_r+0x20>)
 800b8ec:	4604      	mov	r4, r0
 800b8ee:	4608      	mov	r0, r1
 800b8f0:	4611      	mov	r1, r2
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	602a      	str	r2, [r5, #0]
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	f7f6 fce4 	bl	80022c4 <_lseek>
 800b8fc:	1c43      	adds	r3, r0, #1
 800b8fe:	d102      	bne.n	800b906 <_lseek_r+0x1e>
 800b900:	682b      	ldr	r3, [r5, #0]
 800b902:	b103      	cbz	r3, 800b906 <_lseek_r+0x1e>
 800b904:	6023      	str	r3, [r4, #0]
 800b906:	bd38      	pop	{r3, r4, r5, pc}
 800b908:	20000b70 	.word	0x20000b70

0800b90c <_read_r>:
 800b90c:	b538      	push	{r3, r4, r5, lr}
 800b90e:	4d07      	ldr	r5, [pc, #28]	; (800b92c <_read_r+0x20>)
 800b910:	4604      	mov	r4, r0
 800b912:	4608      	mov	r0, r1
 800b914:	4611      	mov	r1, r2
 800b916:	2200      	movs	r2, #0
 800b918:	602a      	str	r2, [r5, #0]
 800b91a:	461a      	mov	r2, r3
 800b91c:	f7f6 fc72 	bl	8002204 <_read>
 800b920:	1c43      	adds	r3, r0, #1
 800b922:	d102      	bne.n	800b92a <_read_r+0x1e>
 800b924:	682b      	ldr	r3, [r5, #0]
 800b926:	b103      	cbz	r3, 800b92a <_read_r+0x1e>
 800b928:	6023      	str	r3, [r4, #0]
 800b92a:	bd38      	pop	{r3, r4, r5, pc}
 800b92c:	20000b70 	.word	0x20000b70

0800b930 <_init>:
 800b930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b932:	bf00      	nop
 800b934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b936:	bc08      	pop	{r3}
 800b938:	469e      	mov	lr, r3
 800b93a:	4770      	bx	lr

0800b93c <_fini>:
 800b93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b93e:	bf00      	nop
 800b940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b942:	bc08      	pop	{r3}
 800b944:	469e      	mov	lr, r3
 800b946:	4770      	bx	lr
