###############################################################
#  Generated by:      Cadence Innovus 23.14-s088_1
#  OS:                Linux x86_64(Host ID ecs02.poly.edu)
#  Generated on:      Fri Dec 12 14:42:05 2025
#  Design:            riscv_tcm_top
#  Command:           report_timing -early -path_type full -max_paths 50 > ./results/hold_postRoute_after_optDesign.rpt
###############################################################
Path 1: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[19]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[19]/D (v) checked with  leading 
edge of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[19]/Q (v) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.181
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                     |             |                 |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[19] | CP ^        |                 |       |   0.069 |    0.068 | 
     | u_core/u_mul/operand_b_e1_q_reg[19] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.083 |   0.151 |    0.151 | 
     | u_core/u_mul/U2111                  | A2 v -> Z v | AO22D1BWP20P90  | 0.029 |   0.181 |    0.180 | 
     | u_core/u_mul/operand_b_e1_q_reg[19] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.181 |    0.180 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_core/mul_busy_cycles_q_reg[23]/CP 
Endpoint:   u_core/mul_busy_cycles_q_reg[23]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_core/mul_busy_cycles_q_reg[23]/Q (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.071
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.185
  Arrival Time                  0.185
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.071
     = Beginpoint Arrival Time       0.071
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |       Cell       | Delay | Arrival | Required | 
     |                                         |             |                  |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------------+-------+---------+----------| 
     | u_core/mul_busy_cycles_q_reg[23]        | CP ^        |                  |       |   0.071 |    0.071 | 
     | u_core/mul_busy_cycles_q_reg[23]        | CP ^ -> Q v | DFCNQD1BWP20P90  | 0.054 |   0.126 |    0.126 | 
     | u_core/FE_PHC2903_mul_busy_cycles_q_23  | I v -> Z v  | CKBD1BWP20P90    | 0.020 |   0.146 |    0.146 | 
     | u_core/FE_PHC10048_mul_busy_cycles_q_23 | I v -> Z v  | CKBD1BWP20P90    | 0.015 |   0.161 |    0.161 | 
     | u_core/FE_PHC10523_mul_busy_cycles_q_23 | I v -> Z v  | CKBD1BWP20P90LVT | 0.009 |   0.170 |    0.170 | 
     | u_core/U91                              | A1 v -> Z v | OA21D1BWP20P90   | 0.015 |   0.185 |    0.185 | 
     | u_core/mul_busy_cycles_q_reg[23]        | D v         | DFCNQD1BWP20P90  | 0.000 |   0.185 |    0.185 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_core/u_div/valid_q_reg/CP 
Endpoint:   u_core/u_div/valid_q_reg/D      (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_div/q_mask_q_reg[15]/Q (^) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.178
  Arrival Time                  0.179
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.062
     = Beginpoint Arrival Time       0.062
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                               |              |                 |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_div/q_mask_q_reg[15] | CP ^         |                 |       |   0.062 |    0.062 | 
     | u_core/u_div/q_mask_q_reg[15] | CP ^ -> Q ^  | DFCNQD1BWP16P90 | 0.049 |   0.111 |    0.111 | 
     | u_core/u_div/U17              | A3 ^ -> ZN v | NR4D1BWP20P90   | 0.011 |   0.122 |    0.122 | 
     | u_core/u_div/U18              | A4 v -> ZN ^ | ND4D1BWP20P90   | 0.017 |   0.140 |    0.139 | 
     | u_core/u_div/U19              | A3 ^ -> ZN v | NR3D1BWP20P90   | 0.038 |   0.178 |    0.178 | 
     | u_core/u_div/valid_q_reg      | D v          | DFCNQD1BWP20P90 | 0.001 |   0.179 |    0.178 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_debug_telemetry/u_trace_buf/mem_reg[30][18]/
CP 
Endpoint:   u_debug_telemetry/u_trace_buf/mem_reg[30][18]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_trace_buf/mem_reg[30][18]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.075
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.188
  Arrival Time                  0.188
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.075
     = Beginpoint Arrival Time       0.075
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |       Cell        | Delay | Arrival | Required | 
     |                                                 |             |                   |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------------+-------+---------+----------| 
     | u_debug_telemetry/u_trace_buf/mem_reg[30][18]   | CP ^        |                   |       |   0.075 |    0.075 | 
     | u_debug_telemetry/u_trace_buf/mem_reg[30][18]   | CP ^ -> Q v | DFQD2BWP16P90     | 0.050 |   0.125 |    0.125 | 
     | u_debug_telemetry/u_trace_buf/U4815             | B2 v -> Z v | AO22D1BWP20P90    | 0.022 |   0.147 |    0.147 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC10636_n2035 | I v -> Z v  | BUFFD1BWP16P90LVT | 0.013 |   0.159 |    0.159 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC9069_n2035  | I v -> Z v  | CKBD1BWP20P90     | 0.015 |   0.175 |    0.174 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC9625_n2035  | I v -> Z v  | CKBD1BWP20P90     | 0.013 |   0.188 |    0.188 | 
     | u_debug_telemetry/u_trace_buf/mem_reg[30][18]   | D v         | DFQD2BWP16P90     | 0.000 |   0.188 |    0.188 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mtval_q_reg[21]/CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mtval_q_reg[21]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_csr/u_csrfile/csr_mtval_q_reg[21]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.181
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                            |              |                  |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_csr/u_csrfile/csr_mtval_q_reg[21] | CP ^         |                  |       |   0.069 |    0.069 | 
     | u_core/u_csr/u_csrfile/csr_mtval_q_reg[21] | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.057 |   0.126 |    0.126 | 
     | u_core/u_csr/u_csrfile/U1122               | A2 v -> ZN ^ | AOI22D1BWP20P90  | 0.013 |   0.139 |    0.139 | 
     | u_core/u_csr/u_csrfile/FE_PHC6917_n1049    | I ^ -> Z ^   | DEL025D1BWP20P90 | 0.031 |   0.170 |    0.170 | 
     | u_core/u_csr/u_csrfile/U1123               | A2 ^ -> ZN v | ND2D1BWP20P90    | 0.011 |   0.181 |    0.181 | 
     | u_core/u_csr/u_csrfile/csr_mtval_q_reg[21] | D v          | DFCNQD1BWP16P90  | 0.000 |   0.181 |    0.181 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[1]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[1]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[1]/Q (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.181
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                    |             |                 |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[1] | CP ^        |                 |       |   0.069 |    0.068 | 
     | u_core/u_mul/operand_b_e1_q_reg[1] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.082 |   0.151 |    0.150 | 
     | u_core/u_mul/U2093                 | A2 v -> Z v | AO22D1BWP20P90  | 0.030 |   0.181 |    0.181 | 
     | u_core/u_mul/operand_b_e1_q_reg[1] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.181 |    0.181 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mtimecmp_q_reg[30]/
CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mtimecmp_q_reg[30]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_csr/u_csrfile/csr_mtimecmp_q_reg[30]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.070
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.184
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.070
     = Beginpoint Arrival Time       0.070
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                               |              |                  |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_csr/u_csrfile/csr_mtimecmp_q_reg[30] | CP ^         |                  |       |   0.070 |    0.070 | 
     | u_core/u_csr/u_csrfile/csr_mtimecmp_q_reg[30] | CP ^ -> Q v  | DFCNQD1BWP20P90  | 0.057 |   0.127 |    0.127 | 
     | u_core/u_csr/u_csrfile/U63                    | I v -> ZN ^  | INVD1BWP20P90    | 0.015 |   0.143 |    0.142 | 
     | u_core/u_csr/u_csrfile/U407                   | B1 ^ -> ZN v | OAI22D1BWP20P90  | 0.013 |   0.156 |    0.155 | 
     | u_core/u_csr/u_csrfile/FE_PHC7188_n50         | I v -> Z v   | DEL025D1BWP20P90 | 0.029 |   0.184 |    0.184 | 
     | u_core/u_csr/u_csrfile/csr_mtimecmp_q_reg[30] | D v          | DFCNQD1BWP20P90  | 0.000 |   0.184 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[18]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[18]/D (v) checked with  leading 
edge of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[18]/Q (v) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.181
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                     |             |                 |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[18] | CP ^        |                 |       |   0.069 |    0.068 | 
     | u_core/u_mul/operand_b_e1_q_reg[18] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.083 |   0.152 |    0.151 | 
     | u_core/u_mul/U2110                  | A2 v -> Z v | AO22D1BWP20P90  | 0.030 |   0.181 |    0.181 | 
     | u_core/u_mul/operand_b_e1_q_reg[18] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.181 |    0.181 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[25]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[25]/D (v) checked with  leading 
edge of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[25]/Q (v) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.181
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                     |             |                 |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[25] | CP ^        |                 |       |   0.069 |    0.068 | 
     | u_core/u_mul/operand_b_e1_q_reg[25] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.083 |   0.152 |    0.151 | 
     | u_core/u_mul/U2117                  | A2 v -> Z v | AO22D1BWP20P90  | 0.029 |   0.181 |    0.180 | 
     | u_core/u_mul/operand_b_e1_q_reg[25] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.181 |    0.180 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_debug_telemetry/u_trace_buf/mem_reg[50][44]/
CP 
Endpoint:   u_debug_telemetry/u_trace_buf/mem_reg[50][44]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_trace_buf/mem_reg[50][44]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.075
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.188
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.075
     = Beginpoint Arrival Time       0.075
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |      Cell      | Delay | Arrival | Required | 
     |                                                 |             |                |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+----------------+-------+---------+----------| 
     | u_debug_telemetry/u_trace_buf/mem_reg[50][44]   | CP ^        |                |       |   0.075 |    0.074 | 
     | u_debug_telemetry/u_trace_buf/mem_reg[50][44]   | CP ^ -> Q v | DFQD2BWP16P90  | 0.051 |   0.126 |    0.125 | 
     | u_debug_telemetry/u_trace_buf/U6035             | B2 v -> Z v | AO22D1BWP20P90 | 0.020 |   0.146 |    0.145 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC8243_n3285  | I v -> Z v  | CKBD1BWP20P90  | 0.013 |   0.159 |    0.158 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC9800_n3285  | I v -> Z v  | CKBD1BWP20P90  | 0.013 |   0.172 |    0.171 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC10645_n3285 | I v -> Z v  | BUFFD1BWP20P90 | 0.016 |   0.188 |    0.187 | 
     | u_debug_telemetry/u_trace_buf/mem_reg[50][44]   | D v         | DFQD2BWP16P90  | 0.000 |   0.188 |    0.187 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[18]/
CP 
Endpoint:   u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[18]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_pipe_ctrl/result_e2_q_reg[18]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.070
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.183
  Arrival Time                  0.184
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.062
     = Beginpoint Arrival Time       0.062
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                |              |                  |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_issue/u_pipe_ctrl/result_e2_q_reg[18] | CP ^         |                  |       |   0.062 |    0.060 | 
     | u_core/u_issue/u_pipe_ctrl/result_e2_q_reg[18] | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.057 |   0.119 |    0.118 | 
     | u_core/u_issue/u_pipe_ctrl/U179                | B1 v -> ZN ^ | AOI22D1BWP20P90  | 0.014 |   0.133 |    0.132 | 
     | u_core/u_issue/u_pipe_ctrl/FE_PHC7489_n540     | I ^ -> Z ^   | CKBD1BWP20P90LVT | 0.010 |   0.143 |    0.142 | 
     | u_core/u_issue/u_pipe_ctrl/U537                | A2 ^ -> ZN v | ND2D1BWP20P90    | 0.011 |   0.154 |    0.153 | 
     | u_core/u_issue/u_pipe_ctrl/FE_PHC5285_n20      | I v -> Z v   | DEL025D1BWP20P90 | 0.029 |   0.184 |    0.183 | 
     | u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[18] | D v          | DFCNQD1BWP16P90  | 0.000 |   0.184 |    0.183 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_core/mul_busy_cycles_q_reg[27]/CP 
Endpoint:   u_core/mul_busy_cycles_q_reg[27]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_core/mul_busy_cycles_q_reg[26]/Q (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.182
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                  |              |                 |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/mul_busy_cycles_q_reg[26] | CP ^         |                 |       |   0.069 |    0.068 | 
     | u_core/mul_busy_cycles_q_reg[26] | CP ^ -> Q v  | DFCNQD1BWP20P90 | 0.064 |   0.133 |    0.132 | 
     | u_core/U58                       | A2 v -> ZN ^ | ND3D1BWP20P90   | 0.013 |   0.146 |    0.145 | 
     | u_core/U59                       | A2 ^ -> ZN v | NR2D1BWP20P90   | 0.016 |   0.162 |    0.160 | 
     | u_core/U94                       | A2 v -> Z v  | OA21D1BWP20P90  | 0.021 |   0.182 |    0.181 | 
     | u_core/mul_busy_cycles_q_reg[27] | D v          | DFCNQD1BWP16P90 | 0.000 |   0.182 |    0.181 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_core/u_div/divisor_q_reg[24]/CP 
Endpoint:   u_core/u_div/divisor_q_reg[24]/D (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_div/divisor_q_reg[25]/Q (v) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.061
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.174
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.061
     = Beginpoint Arrival Time       0.061
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                      |              |                  |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_div/divisor_q_reg[25]       | CP ^         |                  |       |   0.061 |    0.060 | 
     | u_core/u_div/divisor_q_reg[25]       | CP ^ -> Q v  | DFCNQD1BWP20P90  | 0.052 |   0.114 |    0.112 | 
     | u_core/u_div/FE_PHC3128_divisor_q_25 | I v -> Z v   | DEL025D1BWP20P90 | 0.036 |   0.149 |    0.148 | 
     | u_core/u_div/U654                    | A2 v -> ZN ^ | ND2D1BWP20P90    | 0.014 |   0.163 |    0.162 | 
     | u_core/u_div/U790                    | B ^ -> ZN v  | IOA21D1BWP20P90  | 0.011 |   0.174 |    0.173 | 
     | u_core/u_div/divisor_q_reg[24]       | D v          | DFCNQD1BWP16P90  | 0.000 |   0.174 |    0.173 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_core/u_issue/u_regfile/REGFILE.reg_r16_q_
reg[24]/CP 
Endpoint:   u_core/u_issue/u_regfile/REGFILE.reg_r16_q_reg[24]/D (v) checked 
with  leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_regfile/REGFILE.reg_r16_q_reg[24]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.060
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.174
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.060
     = Beginpoint Arrival Time       0.060
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_issue/u_regfile/REGFILE.reg_r16_q_reg[24] | CP ^         |                  |       |   0.060 |    0.058 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r16_q_reg[24] | CP ^ -> Q v  | DFQD2BWP20P90    | 0.060 |   0.120 |    0.118 | 
     | u_core/u_issue/u_regfile/U752                      | I v -> ZN ^  | INVD1BWP20P90    | 0.010 |   0.130 |    0.129 | 
     | u_core/u_issue/u_regfile/U753                      | B2 ^ -> ZN v | OAI22D1BWP20P90  | 0.015 |   0.145 |    0.144 | 
     | u_core/u_issue/u_regfile/FE_PHC7354_n504           | I v -> Z v   | DEL025D1BWP20P90 | 0.029 |   0.174 |    0.173 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r16_q_reg[24] | D v          | DFQD2BWP20P90    | 0.000 |   0.174 |    0.173 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_core/u_mul/operand_a_e1_q_reg[31]/CP 
Endpoint:   u_core/u_mul/operand_a_e1_q_reg[31]/D (v) checked with  leading 
edge of 'clk_i'
Beginpoint: u_core/u_mul/operand_a_e1_q_reg[31]/Q (v) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.182
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                     |              |                 |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_a_e1_q_reg[31] | CP ^         |                 |       |   0.069 |    0.067 | 
     | u_core/u_mul/operand_a_e1_q_reg[31] | CP ^ -> Q v  | DFCNQD1BWP16P90 | 0.064 |   0.133 |    0.131 | 
     | u_core/u_mul/U16                    | I v -> ZN ^  | INVD1BWP20P90   | 0.031 |   0.164 |    0.163 | 
     | u_core/u_mul/U19                    | A1 ^ -> ZN v | OAI21D1BWP20P90 | 0.018 |   0.182 |    0.180 | 
     | u_core/u_mul/operand_a_e1_q_reg[31] | D v          | DFCNQD1BWP16P90 | 0.000 |   0.182 |    0.180 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/mcycle_reg[41]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/mcycle_reg[41]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/mcycle_reg[41]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.072
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.185
  Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.072
     = Beginpoint Arrival Time       0.072
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[41]         | CP ^        |                     |       |   0.072 |    0.071 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[41]         | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.046 |   0.119 |    0.117 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC1391_tlm_mcycle_ | I v -> Z v  | DEL050D1BWP20P90LVT | 0.049 |   0.167 |    0.166 | 
     | w_41                                               |             |                     |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U396                   | A2 v -> Z v | OA21D1BWP20P90      | 0.018 |   0.185 |    0.184 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[41]         | D v         | DFCNQD1BWP16P90     | 0.000 |   0.185 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_perf_mmio/mmio_rdata_q_reg[22]/CP 
Endpoint:   u_perf_mmio/mmio_rdata_q_reg[22]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_perf_mmio/mmio_rdata_q_reg[22]/Q (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.074
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.187
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.074
     = Beginpoint Arrival Time       0.074
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                        |              |                  |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_perf_mmio/mmio_rdata_q_reg[22]       | CP ^         |                  |       |   0.074 |    0.072 | 
     | u_perf_mmio/mmio_rdata_q_reg[22]       | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.047 |   0.121 |    0.119 | 
     | u_perf_mmio/FE_PHC1429_mmio_rdata_q_22 | I v -> Z v   | DEL025D1BWP20P90 | 0.041 |   0.162 |    0.160 | 
     | u_perf_mmio/U43                        | A1 v -> ZN ^ | ND2D1BWP20P90    | 0.013 |   0.175 |    0.173 | 
     | u_perf_mmio/U44                        | B ^ -> ZN v  | OAI21D1BWP20P90  | 0.013 |   0.187 |    0.186 | 
     | u_perf_mmio/mmio_rdata_q_reg[22]       | D v          | DFCNQD1BWP16P90  | 0.000 |   0.187 |    0.186 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_core/u_issue/u_regfile/REGFILE.reg_r12_q_
reg[23]/CP 
Endpoint:   u_core/u_issue/u_regfile/REGFILE.reg_r12_q_reg[23]/D (v) checked 
with  leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_regfile/REGFILE.reg_r12_q_reg[23]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.060
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.175
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.060
     = Beginpoint Arrival Time       0.060
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_issue/u_regfile/REGFILE.reg_r12_q_reg[23] | CP ^         |                  |       |   0.060 |    0.058 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r12_q_reg[23] | CP ^ -> Q v  | DFQD2BWP20P90    | 0.060 |   0.120 |    0.118 | 
     | u_core/u_issue/u_regfile/U1827                     | I v -> ZN ^  | INVD1BWP20P90    | 0.010 |   0.129 |    0.128 | 
     | u_core/u_issue/u_regfile/U1828                     | B2 ^ -> ZN v | OAI22D1BWP20P90  | 0.016 |   0.145 |    0.144 | 
     | u_core/u_issue/u_regfile/FE_PHC7181_n631           | I v -> Z v   | DEL025D1BWP20P90 | 0.029 |   0.175 |    0.173 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r12_q_reg[23] | D v          | DFQD2BWP20P90    | 0.000 |   0.175 |    0.173 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[23]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[23]/D (v) checked with  leading 
edge of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[23]/Q (v) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.182
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                     |             |                 |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[23] | CP ^        |                 |       |   0.069 |    0.067 | 
     | u_core/u_mul/operand_b_e1_q_reg[23] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.084 |   0.153 |    0.151 | 
     | u_core/u_mul/U2115                  | A2 v -> Z v | AO22D1BWP20P90  | 0.030 |   0.182 |    0.180 | 
     | u_core/u_mul/operand_b_e1_q_reg[23] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.182 |    0.180 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_core/u_issue/u_pipe_ctrl/ctrl_e1_q_reg[1]/CP 
Endpoint:   u_core/u_issue/u_pipe_ctrl/ctrl_e1_q_reg[1]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_pipe_ctrl/ctrl_e1_q_reg[1]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.067
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.182
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.067
     = Beginpoint Arrival Time       0.067
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                             |              |                 |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_issue/u_pipe_ctrl/ctrl_e1_q_reg[1] | CP ^         |                 |       |   0.067 |    0.065 | 
     | u_core/u_issue/u_pipe_ctrl/ctrl_e1_q_reg[1] | CP ^ -> Q v  | DFCNQD1BWP20P90 | 0.086 |   0.153 |    0.152 | 
     | u_core/u_issue/u_pipe_ctrl/U415             | I v -> ZN ^  | INVD1BWP20P90   | 0.016 |   0.169 |    0.167 | 
     | u_core/u_issue/u_pipe_ctrl/U416             | B1 ^ -> ZN v | OAI22D1BWP20P90 | 0.013 |   0.182 |    0.180 | 
     | u_core/u_issue/u_pipe_ctrl/ctrl_e1_q_reg[1] | D v          | DFCNQD1BWP20P90 | 0.000 |   0.182 |    0.180 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_perf_mmio/core_data_rd_o_reg[30]/CP 
Endpoint:   u_perf_mmio/core_data_rd_o_reg[30]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_perf_mmio/mmio_rdata_q_reg[30]/Q   (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.188
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.072
     = Beginpoint Arrival Time       0.072
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                    |              |                  |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_perf_mmio/mmio_rdata_q_reg[30]   | CP ^         |                  |       |   0.072 |    0.070 | 
     | u_perf_mmio/mmio_rdata_q_reg[30]   | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.060 |   0.132 |    0.130 | 
     | u_perf_mmio/U334                   | A2 v -> ZN ^ | AOI22D1BWP20P90  | 0.016 |   0.149 |    0.147 | 
     | u_perf_mmio/U335                   | B ^ -> ZN v  | IOA21D1BWP20P90  | 0.011 |   0.160 |    0.158 | 
     | u_perf_mmio/FE_PHC4513_n65         | I v -> Z v   | DEL025D1BWP20P90 | 0.028 |   0.188 |    0.186 | 
     | u_perf_mmio/core_data_rd_o_reg[30] | D v          | DFCNQD1BWP20P90  | 0.000 |   0.188 |    0.186 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/mcycle_reg[17]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/mcycle_reg[17]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/mcycle_reg[17]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.185
  Arrival Time                  0.187
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.073
     = Beginpoint Arrival Time       0.073
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[17]         | CP ^        |                     |       |   0.073 |    0.071 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[17]         | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.047 |   0.120 |    0.118 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC1424_tlm_mcycle_ | I v -> Z v  | DEL050D1BWP20P90LVT | 0.049 |   0.169 |    0.167 | 
     | w_17                                               |             |                     |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U408                   | A2 v -> Z v | OA21D1BWP20P90      | 0.018 |   0.187 |    0.185 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[17]         | D v         | DFCNQD1BWP16P90     | 0.000 |   0.187 |    0.185 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[25]/
CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[25]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[23]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.071
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.183
  Arrival Time                  0.185
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.070
     = Beginpoint Arrival Time       0.070
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                               |              |                 |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[23] | CP ^         |                 |       |   0.070 |    0.068 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[23] | CP ^ -> Q v  | DFCNQD1BWP16P90 | 0.055 |   0.125 |    0.123 | 
     | u_core/u_csr/u_csrfile/U712                   | A2 v -> ZN ^ | ND2D1BWP20P90   | 0.019 |   0.143 |    0.141 | 
     | u_core/u_csr/u_csrfile/U714                   | A2 ^ -> ZN v | NR2D1BWP20P90   | 0.021 |   0.164 |    0.162 | 
     | u_core/u_csr/u_csrfile/U1058                  | A1 v -> Z v  | OA21D1BWP20P90  | 0.021 |   0.185 |    0.183 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[25] | D v          | DFCNQD1BWP16P90 | 0.000 |   0.185 |    0.183 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/mcycle_reg[43]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/mcycle_reg[43]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/mcycle_reg[43]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.186
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.073
     = Beginpoint Arrival Time       0.073
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[43]         | CP ^        |                     |       |   0.073 |    0.070 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[43]         | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.047 |   0.119 |    0.117 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC1389_tlm_mcycle_ | I v -> Z v  | DEL050D1BWP20P90LVT | 0.049 |   0.168 |    0.166 | 
     | w_43                                               |             |                     |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U395                   | A2 v -> Z v | OA21D1BWP20P90      | 0.018 |   0.186 |    0.184 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[43]         | D v         | DFCNQD1BWP16P90     | 0.000 |   0.186 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_perf_mmio/core_data_rd_o_reg[19]/CP 
Endpoint:   u_perf_mmio/core_data_rd_o_reg[19]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_perf_mmio/mmio_rdata_q_reg[19]/Q   (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.185
  Arrival Time                  0.187
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.074
     = Beginpoint Arrival Time       0.074
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                    |              |                  |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_perf_mmio/mmio_rdata_q_reg[19]   | CP ^         |                  |       |   0.074 |    0.072 | 
     | u_perf_mmio/mmio_rdata_q_reg[19]   | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.059 |   0.133 |    0.131 | 
     | u_perf_mmio/U270                   | A2 v -> ZN ^ | AOI22D1BWP20P90  | 0.015 |   0.148 |    0.146 | 
     | u_perf_mmio/U271                   | B ^ -> ZN v  | IOA21D1BWP20P90  | 0.009 |   0.158 |    0.155 | 
     | u_perf_mmio/FE_PHC3684_n43         | I v -> Z v   | DEL025D1BWP20P90 | 0.030 |   0.187 |    0.185 | 
     | u_perf_mmio/core_data_rd_o_reg[19] | D v          | DFCNQD1BWP16P90  | 0.000 |   0.187 |    0.185 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[2]/
CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[2]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[2]/Q (^) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.067
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.180
  Arrival Time                  0.183
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.067
     = Beginpoint Arrival Time       0.067
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |       Cell        | Delay | Arrival | Required | 
     |                                                    |             |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------------+-------+---------+----------| 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[2]       | CP ^        |                   |       |   0.067 |    0.065 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[2]       | CP ^ -> Q ^ | DFCNQD1BWP20P90   | 0.063 |   0.130 |    0.128 | 
     | u_core/u_csr/u_csrfile/FE_PHC2937_csr_mcycle_h_q_2 | I ^ -> Z ^  | CKBD1BWP20P90     | 0.025 |   0.155 |    0.153 | 
     | u_core/u_csr/u_csrfile/FE_RC_2_0                   | A1 ^ -> Z v | XOR2D1BWP16P90LVT | 0.016 |   0.171 |    0.169 | 
     | u_core/u_csr/u_csrfile/FE_PHC10133_n86             | I v -> Z v  | CKBD1BWP20P90     | 0.012 |   0.183 |    0.180 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[2]       | D v         | DFCNQD1BWP20P90   | 0.000 |   0.183 |    0.180 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/mcycle_reg[37]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/mcycle_reg[37]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/mcycle_reg[37]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.074
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.189
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.074
     = Beginpoint Arrival Time       0.074
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[37]         | CP ^        |                     |       |   0.074 |    0.072 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[37]         | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.047 |   0.122 |    0.119 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC1388_tlm_mcycle_ | I v -> Z v  | DEL050D1BWP20P90LVT | 0.049 |   0.171 |    0.168 | 
     | w_37                                               |             |                     |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U398                   | A2 v -> Z v | OA21D1BWP20P90      | 0.018 |   0.189 |    0.186 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[37]         | D v         | DFCNQD1BWP16P90     | 0.000 |   0.189 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/stall_cycles_
reg[21]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/stall_cycles_reg[21]/D (v) checked with 
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/stall_cycles_reg[21]/Q (v) triggered by 
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.071
+ Hold                          0.011
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.182
  Arrival Time                  0.185
  Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.071
     = Beginpoint Arrival Time       0.071
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |             |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/stall_cycles_reg[21]   | CP ^        |                  |       |   0.071 |    0.069 | 
     | u_debug_telemetry/u_tlm_cnt/stall_cycles_reg[21]   | CP ^ -> Q v | DFCNQD1BWP16P90  | 0.047 |   0.118 |    0.115 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC7720_tlm_stall_w | I v -> Z v  | DEL025D1BWP20P90 | 0.027 |   0.145 |    0.143 | 
     | _21                                                |             |                  |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC3030_tlm_stall_w | I v -> Z v  | CKBD1BWP20P90    | 0.019 |   0.164 |    0.162 | 
     | _21                                                |             |                  |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U495                   | A1 v -> Z v | OA21D1BWP20P90   | 0.021 |   0.185 |    0.182 | 
     | u_debug_telemetry/u_tlm_cnt/stall_cycles_reg[21]   | D v         | DFCNQD1BWP16P90  | 0.000 |   0.185 |    0.182 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/minstret_reg[2]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/minstret_reg[2]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/minstret_reg[0]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.074
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  0.189
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.073
     = Beginpoint Arrival Time       0.073
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[0]        | CP ^         |                  |       |   0.073 |    0.070 | 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[0]        | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.047 |   0.120 |    0.117 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC3028_tlm_minstre | I v -> Z v   | DEL025D1BWP20P90 | 0.027 |   0.147 |    0.144 | 
     | t_w_0                                              |              |                  |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC10131_tlm_minstr | I v -> Z v   | CKBD1BWP20P90LVT | 0.014 |   0.161 |    0.158 | 
     | et_w_0                                             |              |                  |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U137                   | A2 v -> ZN ^ | ND3D1BWP20P90    | 0.014 |   0.175 |    0.172 | 
     | u_debug_telemetry/u_tlm_cnt/U139                   | A1 ^ -> ZN v | IAOI21D1BWP20P90 | 0.014 |   0.189 |    0.187 | 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[2]        | D v          | DFCNQD1BWP20P90  | 0.000 |   0.189 |    0.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[19]/
CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[19]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[19]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.061
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.176
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.061
     = Beginpoint Arrival Time       0.061
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[19]      | CP ^        |                     |       |   0.061 |    0.059 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[19]      | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.047 |   0.108 |    0.105 | 
     | u_core/u_csr/u_csrfile/FE_PHC2865_csr_mcycle_h_q_1 | I v -> Z v  | DEL050D1BWP20P90LVT | 0.049 |   0.157 |    0.154 | 
     | 9                                                  |             |                     |       |         |          | 
     | u_core/u_csr/u_csrfile/U1055                       | A2 v -> Z v | OA21D1BWP20P90      | 0.019 |   0.176 |    0.173 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_h_q_reg[19]      | D v         | DFCNQD1BWP16P90     | 0.000 |   0.176 |    0.173 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_debug_telemetry/trace_sample_cnt_q_reg[2]/CP 
Endpoint:   u_debug_telemetry/trace_sample_cnt_q_reg[2]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/trace_sample_cnt_q_reg[2]/Q (^) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.187
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.073
     = Beginpoint Arrival Time       0.073
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |       Cell        | Delay | Arrival | Required | 
     |                                                   |             |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+-------------------+-------+---------+----------| 
     | u_debug_telemetry/trace_sample_cnt_q_reg[2]       | CP ^        |                   |       |   0.073 |    0.070 | 
     | u_debug_telemetry/trace_sample_cnt_q_reg[2]       | CP ^ -> Q ^ | DFCNQD1BWP16P90   | 0.041 |   0.114 |    0.111 | 
     | u_debug_telemetry/FE_PHC1465_trace_sample_cnt_q_2 | I ^ -> Z ^  | DEL050D1BWP16P90  | 0.058 |   0.172 |    0.169 | 
     | u_debug_telemetry/FE_RC_0_0                       | A1 ^ -> Z v | XOR2D1BWP16P90LVT | 0.015 |   0.187 |    0.184 | 
     | u_debug_telemetry/trace_sample_cnt_q_reg[2]       | D v         | DFCNQD1BWP16P90   | 0.000 |   0.187 |    0.184 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_core/u_issue/u_regfile/REGFILE.reg_r17_q_
reg[9]/CP 
Endpoint:   u_core/u_issue/u_regfile/REGFILE.reg_r17_q_reg[9]/D (v) checked 
with  leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_regfile/REGFILE.reg_r17_q_reg[9]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.063
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.175
  Arrival Time                  0.178
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.063
     = Beginpoint Arrival Time       0.063
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |        Cell         | Delay | Arrival | Required | 
     |                                                   |              |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------------+-------+---------+----------| 
     | u_core/u_issue/u_regfile/REGFILE.reg_r17_q_reg[9] | CP ^         |                     |       |   0.063 |    0.060 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r17_q_reg[9] | CP ^ -> Q v  | DFQD2BWP16P90       | 0.051 |   0.114 |    0.111 | 
     | u_core/u_issue/u_regfile/U1119                    | I v -> ZN ^  | INVD1BWP20P90       | 0.007 |   0.121 |    0.118 | 
     | u_core/u_issue/u_regfile/FE_PHC1759_n1545         | I ^ -> Z ^   | DEL050D1BWP20P90LVT | 0.046 |   0.167 |    0.164 | 
     | u_core/u_issue/u_regfile/U1120                    | B2 ^ -> ZN v | OAI22D1BWP20P90     | 0.011 |   0.178 |    0.175 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r17_q_reg[9] | D v          | DFQD2BWP16P90       | 0.000 |   0.178 |    0.175 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_core/u_div/divisor_q_reg[11]/CP 
Endpoint:   u_core/u_div/divisor_q_reg[11]/D (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_div/divisor_q_reg[11]/Q (v) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.061
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.173
  Arrival Time                  0.176
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.061
     = Beginpoint Arrival Time       0.061
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |        Cell         | Delay | Arrival | Required | 
     |                                      |              |                     |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------------------+-------+---------+----------| 
     | u_core/u_div/divisor_q_reg[11]       | CP ^         |                     |       |   0.061 |    0.058 | 
     | u_core/u_div/divisor_q_reg[11]       | CP ^ -> Q v  | DFCNQD1BWP16P90     | 0.047 |   0.108 |    0.105 | 
     | u_core/u_div/FE_PHC3100_divisor_q_11 | I v -> Z v   | DEL050D1BWP20P90LVT | 0.049 |   0.157 |    0.154 | 
     | u_core/u_div/U828                    | A2 v -> ZN v | IOA21D1BWP20P90     | 0.019 |   0.176 |    0.173 | 
     | u_core/u_div/divisor_q_reg[11]       | D v          | DFCNQD1BWP16P90     | 0.000 |   0.176 |    0.173 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_core/u_div/divisor_q_reg[62]/CP 
Endpoint:   u_core/u_div/divisor_q_reg[62]/D (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_div/divisor_q_reg[62]/Q (v) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.184
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |        Cell         | Delay | Arrival | Required | 
     |                                      |              |                     |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------------------+-------+---------+----------| 
     | u_core/u_div/divisor_q_reg[62]       | CP ^         |                     |       |   0.069 |    0.066 | 
     | u_core/u_div/divisor_q_reg[62]       | CP ^ -> Q v  | DFCNQD1BWP16P90     | 0.048 |   0.116 |    0.113 | 
     | u_core/u_div/FE_PHC3061_divisor_q_62 | I v -> Z v   | DEL050D1BWP20P90LVT | 0.050 |   0.166 |    0.163 | 
     | u_core/u_div/U718                    | A1 v -> ZN v | IOA21D1BWP20P90     | 0.018 |   0.184 |    0.181 | 
     | u_core/u_div/divisor_q_reg[62]       | D v          | DFCNQD1BWP16P90     | 0.000 |   0.184 |    0.181 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mtval_q_reg[25]/CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mtval_q_reg[25]/D     (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[25]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.071
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.187
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                                |              |                 |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[25] | CP ^         |                 |       |   0.069 |    0.066 | 
     | u_core/u_issue/u_pipe_ctrl/result_wb_q_reg[25] | CP ^ -> Q v  | DFCNQD1BWP16P90 | 0.082 |   0.151 |    0.148 | 
     | u_core/u_csr/u_csrfile/U1133                   | B2 v -> ZN ^ | AOI22D1BWP20P90 | 0.024 |   0.174 |    0.171 | 
     | u_core/u_csr/u_csrfile/U1135                   | A1 ^ -> ZN v | ND2D1BWP20P90   | 0.013 |   0.187 |    0.184 | 
     | u_core/u_csr/u_csrfile/csr_mtval_q_reg[25]     | D v          | DFCNQD1BWP16P90 | 0.000 |   0.187 |    0.184 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_core/u_mul/mul_valid_q_reg[0]/CP 
Endpoint:   u_core/u_mul/mul_valid_q_reg[0]/D (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_mul/mul_valid_q_reg[0]/Q (v) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.071
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.183
  Arrival Time                  0.187
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.071
     = Beginpoint Arrival Time       0.071
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |        Cell         | Delay | Arrival | Required | 
     |                                       |              |                     |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------------------+-------+---------+----------| 
     | u_core/u_mul/mul_valid_q_reg[0]       | CP ^         |                     |       |   0.071 |    0.068 | 
     | u_core/u_mul/mul_valid_q_reg[0]       | CP ^ -> Q v  | DFCNQD1BWP16P90     | 0.048 |   0.119 |    0.116 | 
     | u_core/u_mul/FE_PHC3053_mul_valid_q_0 | I v -> Z v   | DEL050D1BWP20P90LVT | 0.049 |   0.168 |    0.165 | 
     | u_core/u_mul/U1931                    | A2 v -> ZN v | IOA21D1BWP20P90     | 0.019 |   0.187 |    0.183 | 
     | u_core/u_mul/mul_valid_q_reg[0]       | D v          | DFCNQD1BWP16P90     | 0.000 |   0.187 |    0.183 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_debug_telemetry/u_trace_buf/mem_reg[24][49]/
CP 
Endpoint:   u_debug_telemetry/u_trace_buf/mem_reg[24][49]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_trace_buf/mem_reg[24][49]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.085
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.197
  Arrival Time                  0.201
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.085
     = Beginpoint Arrival Time       0.085
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                |             |                     |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_trace_buf/mem_reg[24][49]  | CP ^        |                     |       |   0.085 |    0.081 | 
     | u_debug_telemetry/u_trace_buf/mem_reg[24][49]  | CP ^ -> Q v | DFQD2BWP16P90       | 0.051 |   0.135 |    0.132 | 
     | u_debug_telemetry/u_trace_buf/U4424            | B2 v -> Z v | AO22D1BWP20P90      | 0.020 |   0.155 |    0.152 | 
     | u_debug_telemetry/u_trace_buf/FE_PHC4570_n1632 | I v -> Z v  | DEL050D1BWP20P90LVT | 0.045 |   0.201 |    0.197 | 
     | u_debug_telemetry/u_trace_buf/mem_reg[24][49]  | D v         | DFQD2BWP16P90       | 0.000 |   0.201 |    0.197 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_core/u_csr/u_csrfile/csr_mcycle_q_reg[9]/CP 
Endpoint:   u_core/u_csr/u_csrfile/csr_mcycle_q_reg[9]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_csr/u_csrfile/csr_mcycle_q_reg[8]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.070
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.182
  Arrival Time                  0.186
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.070
     = Beginpoint Arrival Time       0.070
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                                  |              |                 |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_csr/u_csrfile/csr_mcycle_q_reg[8]       | CP ^         |                 |       |   0.070 |    0.067 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_q_reg[8]       | CP ^ -> Q v  | DFCNQD1BWP20P90 | 0.068 |   0.138 |    0.135 | 
     | u_core/u_csr/u_csrfile/FE_PHC7802_csr_mcycle_q_8 | I v -> Z v   | CKBD1BWP20P90   | 0.020 |   0.158 |    0.155 | 
     | u_core/u_csr/u_csrfile/U22                       | A2 v -> ZN ^ | ND2D1BWP20P90   | 0.014 |   0.173 |    0.169 | 
     | u_core/u_csr/u_csrfile/U25                       | A1 ^ -> ZN v | AOI21D1BWP20P90 | 0.013 |   0.186 |    0.182 | 
     | u_core/u_csr/u_csrfile/csr_mcycle_q_reg[9]       | D v          | DFCNQD1BWP16P90 | 0.000 |   0.186 |    0.182 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_core/u_issue/u_regfile/REGFILE.reg_r7_q_
reg[16]/CP 
Endpoint:   u_core/u_issue/u_regfile/REGFILE.reg_r7_q_reg[16]/D (v) checked 
with  leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_regfile/REGFILE.reg_r7_q_reg[16]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.063
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.175
  Arrival Time                  0.178
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.063
     = Beginpoint Arrival Time       0.063
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |        Cell         | Delay | Arrival | Required | 
     |                                                   |              |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------------+-------+---------+----------| 
     | u_core/u_issue/u_regfile/REGFILE.reg_r7_q_reg[16] | CP ^         |                     |       |   0.063 |    0.059 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r7_q_reg[16] | CP ^ -> Q v  | DFQD2BWP16P90       | 0.051 |   0.114 |    0.111 | 
     | u_core/u_issue/u_regfile/U1368                    | I v -> ZN ^  | INVD1BWP20P90       | 0.007 |   0.121 |    0.118 | 
     | u_core/u_issue/u_regfile/FE_PHC1752_n1675         | I ^ -> Z ^   | DEL050D1BWP20P90LVT | 0.046 |   0.167 |    0.163 | 
     | u_core/u_issue/u_regfile/U1369                    | B2 ^ -> ZN v | OAI22D1BWP20P90     | 0.012 |   0.178 |    0.175 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r7_q_reg[16] | D v          | DFQD2BWP16P90       | 0.000 |   0.178 |    0.175 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_core/u_div/divisor_q_reg[3]/CP 
Endpoint:   u_core/u_div/divisor_q_reg[3]/D (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_div/divisor_q_reg[3]/Q (v) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.060
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.172
  Arrival Time                  0.176
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.060
     = Beginpoint Arrival Time       0.060
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                     |              |                  |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_div/divisor_q_reg[3]       | CP ^         |                  |       |   0.060 |    0.057 | 
     | u_core/u_div/divisor_q_reg[3]       | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.047 |   0.107 |    0.104 | 
     | u_core/u_div/FE_PHC3103_divisor_q_3 | I v -> Z v   | DEL025D1BWP20P90 | 0.038 |   0.145 |    0.141 | 
     | u_core/u_div/U191                   | I v -> ZN ^  | INVD1BWP20P90    | 0.016 |   0.161 |    0.157 | 
     | u_core/u_div/U193                   | A2 ^ -> ZN v | OAI21D1BWP20P90  | 0.015 |   0.176 |    0.172 | 
     | u_core/u_div/divisor_q_reg[3]       | D v          | DFCNQD1BWP16P90  | 0.000 |   0.176 |    0.172 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/minstret_reg[55]/
CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/minstret_reg[55]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/minstret_reg[54]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.074
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.186
  Arrival Time                  0.190
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.071
     = Beginpoint Arrival Time       0.071
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                              |              |                 |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[54] | CP ^         |                 |       |   0.071 |    0.068 | 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[54] | CP ^ -> Q v  | DFCNQD1BWP20P90 | 0.060 |   0.131 |    0.128 | 
     | u_debug_telemetry/u_tlm_cnt/U202             | A2 v -> Z v  | AN3D1BWP20P90   | 0.026 |   0.157 |    0.154 | 
     | u_debug_telemetry/u_tlm_cnt/U469             | A1 v -> ZN v | INR2D1BWP20P90  | 0.016 |   0.173 |    0.170 | 
     | u_debug_telemetry/u_tlm_cnt/U470             | A2 v -> Z v  | OA21D1BWP20P90  | 0.017 |   0.190 |    0.186 | 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[55] | D v          | DFCNQD1BWP16P90 | 0.000 |   0.190 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_core/u_issue/u_regfile/REGFILE.reg_r14_q_
reg[18]/CP 
Endpoint:   u_core/u_issue/u_regfile/REGFILE.reg_r14_q_reg[18]/D (v) checked 
with  leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_regfile/REGFILE.reg_r14_q_reg[18]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.060
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.172
  Arrival Time                  0.175
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.060
     = Beginpoint Arrival Time       0.060
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |        Cell         | Delay | Arrival | Required | 
     |                                                    |              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------+-------+---------+----------| 
     | u_core/u_issue/u_regfile/REGFILE.reg_r14_q_reg[18] | CP ^         |                     |       |   0.060 |    0.057 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r14_q_reg[18] | CP ^ -> Q v  | DFQD2BWP16P90       | 0.051 |   0.111 |    0.107 | 
     | u_core/u_issue/u_regfile/U1873                     | I v -> ZN ^  | INVD1BWP20P90       | 0.007 |   0.118 |    0.114 | 
     | u_core/u_issue/u_regfile/FE_PHC1866_n1940          | I ^ -> Z ^   | DEL050D1BWP20P90LVT | 0.045 |   0.163 |    0.160 | 
     | u_core/u_issue/u_regfile/U1874                     | B2 ^ -> ZN v | OAI22D1BWP20P90     | 0.012 |   0.175 |    0.172 | 
     | u_core/u_issue/u_regfile/REGFILE.reg_r14_q_reg[18] | D v          | DFQD2BWP16P90       | 0.000 |   0.175 |    0.172 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[0]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[0]/D (v) checked with  leading edge 
of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[0]/Q (v) triggered by  leading edge 
of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.184
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                    |             |                 |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[0] | CP ^        |                 |       |   0.069 |    0.065 | 
     | u_core/u_mul/operand_b_e1_q_reg[0] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.085 |   0.154 |    0.150 | 
     | u_core/u_mul/U2092                 | A2 v -> Z v | AO22D1BWP20P90  | 0.031 |   0.184 |    0.181 | 
     | u_core/u_mul/operand_b_e1_q_reg[0] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.184 |    0.181 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_core/u_mul/operand_b_e1_q_reg[15]/CP 
Endpoint:   u_core/u_mul/operand_b_e1_q_reg[15]/D (v) checked with  leading 
edge of 'clk_i'
Beginpoint: u_core/u_mul/operand_b_e1_q_reg[15]/Q (v) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.184
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                     |             |                 |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------------+-------+---------+----------| 
     | u_core/u_mul/operand_b_e1_q_reg[15] | CP ^        |                 |       |   0.069 |    0.065 | 
     | u_core/u_mul/operand_b_e1_q_reg[15] | CP ^ -> Q v | DFCNQD2BWP16P90 | 0.085 |   0.154 |    0.150 | 
     | u_core/u_mul/U2107                  | A2 v -> Z v | AO22D1BWP20P90  | 0.030 |   0.184 |    0.181 | 
     | u_core/u_mul/operand_b_e1_q_reg[15] | D v         | DFCNQD2BWP16P90 | 0.000 |   0.184 |    0.181 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/minstret_reg[25]/
CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/minstret_reg[25]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/minstret_reg[25]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.072
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.187
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.072
     = Beginpoint Arrival Time       0.072
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |             |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[25]       | CP ^        |                  |       |   0.072 |    0.068 | 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[25]       | CP ^ -> Q v | DFCNQD1BWP20P90  | 0.052 |   0.123 |    0.120 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC7777_tlm_minstre | I v -> Z v  | CKBD1BWP20P90    | 0.019 |   0.142 |    0.139 | 
     | t_w_25                                             |             |                  |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U440                   | A1 v -> Z v | OA21D1BWP20P90   | 0.018 |   0.160 |    0.157 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC10135_n28        | I v -> Z v  | DEL025D1BWP20P90 | 0.027 |   0.187 |    0.184 | 
     | u_debug_telemetry/u_tlm_cnt/minstret_reg[25]       | D v         | DFCNQD1BWP20P90  | 0.000 |   0.187 |    0.184 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_debug_telemetry/trace_sample_cnt_q_reg[6]/CP 
Endpoint:   u_debug_telemetry/trace_sample_cnt_q_reg[6]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/trace_sample_cnt_q_reg[6]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.188
  Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.073
     = Beginpoint Arrival Time       0.073
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                   |             |                  |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------------+-------+---------+----------| 
     | u_debug_telemetry/trace_sample_cnt_q_reg[6]       | CP ^        |                  |       |   0.073 |    0.069 | 
     | u_debug_telemetry/trace_sample_cnt_q_reg[6]       | CP ^ -> Q v | DFCNQD1BWP16P90  | 0.046 |   0.119 |    0.115 | 
     | u_debug_telemetry/FE_PHC7498_trace_sample_cnt_q_6 | I v -> Z v  | DEL025D1BWP20P90 | 0.027 |   0.146 |    0.143 | 
     | u_debug_telemetry/FE_PHC1572_trace_sample_cnt_q_6 | I v -> Z v  | CKBD1BWP20P90    | 0.022 |   0.168 |    0.165 | 
     | u_debug_telemetry/U40                             | A1 v -> Z v | AO21D1BWP20P90   | 0.019 |   0.188 |    0.184 | 
     | u_debug_telemetry/trace_sample_cnt_q_reg[6]       | D v         | DFCNQD1BWP16P90  | 0.000 |   0.188 |    0.184 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/mcycle_reg[31]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/mcycle_reg[31]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/mcycle_reg[31]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.072
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.183
  Arrival Time                  0.187
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.072
     = Beginpoint Arrival Time       0.072
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[31]         | CP ^        |                     |       |   0.072 |    0.068 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[31]         | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.046 |   0.118 |    0.114 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC1462_tlm_mcycle_ | I v -> Z v  | DEL050D1BWP20P90LVT | 0.050 |   0.168 |    0.164 | 
     | w_31                                               |             |                     |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U401                   | A2 v -> Z v | OA21D1BWP20P90      | 0.019 |   0.187 |    0.183 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[31]         | D v         | DFCNQD1BWP16P90     | 0.000 |   0.187 |    0.183 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_debug_telemetry/u_tlm_cnt/mcycle_reg[11]/CP 
Endpoint:   u_debug_telemetry/u_tlm_cnt/mcycle_reg[11]/D (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_debug_telemetry/u_tlm_cnt/mcycle_reg[11]/Q (v) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.073
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.184
  Arrival Time                  0.188
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.073
     = Beginpoint Arrival Time       0.073
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell         | Delay | Arrival | Required | 
     |                                                    |             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------+-------+---------+----------| 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[11]         | CP ^        |                     |       |   0.073 |    0.069 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[11]         | CP ^ -> Q v | DFCNQD1BWP16P90     | 0.048 |   0.121 |    0.117 | 
     | u_debug_telemetry/u_tlm_cnt/FE_PHC1387_tlm_mcycle_ | I v -> Z v  | DEL050D1BWP20P90LVT | 0.049 |   0.170 |    0.166 | 
     | w_11                                               |             |                     |       |         |          | 
     | u_debug_telemetry/u_tlm_cnt/U411                   | A2 v -> Z v | OA21D1BWP20P90      | 0.018 |   0.188 |    0.184 | 
     | u_debug_telemetry/u_tlm_cnt/mcycle_reg[11]         | D v         | DFCNQD1BWP16P90     | 0.000 |   0.188 |    0.184 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_core/u_mul/result_e2_q_reg[1]/CP 
Endpoint:   u_core/u_mul/result_e2_q_reg[1]/D (v) checked with  leading edge of 
'clk_i'
Beginpoint: u_core/u_mul/result_e2_q_reg[1]/Q (v) triggered by  leading edge of 
'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.069
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.181
  Arrival Time                  0.185
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.069
     = Beginpoint Arrival Time       0.069
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                 |              |                  |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------+-------+---------+----------| 
     | u_core/u_mul/result_e2_q_reg[1]                 | CP ^         |                  |       |   0.069 |    0.065 | 
     | u_core/u_mul/result_e2_q_reg[1]                 | CP ^ -> Q v  | DFCNQD1BWP16P90  | 0.047 |   0.116 |    0.112 | 
     | u_core/u_mul/FE_PHC3197_writeback_mul_value_w_1 | I v -> Z v   | DEL025D1BWP20P90 | 0.036 |   0.151 |    0.148 | 
     | u_core/u_mul/U310                               | A2 v -> ZN ^ | AOI211D1BWP20P90 | 0.024 |   0.175 |    0.172 | 
     | u_core/u_mul/U311                               | I ^ -> ZN v  | INVD1BWP20P90    | 0.009 |   0.185 |    0.181 | 
     | u_core/u_mul/result_e2_q_reg[1]                 | D v          | DFCNQD1BWP16P90  | 0.000 |   0.185 |    0.181 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_core/u_issue/div_pending_q_reg/CP 
Endpoint:   u_core/u_issue/div_pending_q_reg/D              (v) checked with  
leading edge of 'clk_i'
Beginpoint: u_core/u_issue/u_pipe_ctrl/squash_e1_e2_q_reg/Q (^) triggered by  
leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: view_typical
Other End Arrival Time          0.067
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.179
  Arrival Time                  0.183
  Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.067
     = Beginpoint Arrival Time       0.067
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |      Cell       | Delay | Arrival | Required | 
     |                                               |              |                 |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+-----------------+-------+---------+----------| 
     | u_core/u_issue/u_pipe_ctrl/squash_e1_e2_q_reg | CP ^         |                 |       |   0.067 |    0.063 | 
     | u_core/u_issue/u_pipe_ctrl/squash_e1_e2_q_reg | CP ^ -> Q ^  | DFCNQD1BWP16P90 | 0.044 |   0.111 |    0.107 | 
     | u_core/u_issue/u_pipe_ctrl/U321               | I ^ -> ZN v  | INVD1BWP20P90   | 0.008 |   0.119 |    0.115 | 
     | u_core/u_issue/u_pipe_ctrl/FE_PHC3231_n317    | I v -> Z v   | CKBD1BWP20P90   | 0.015 |   0.134 |    0.131 | 
     | u_core/u_issue/u_pipe_ctrl/U329               | A1 v -> ZN ^ | ND2D1BWP20P90   | 0.029 |   0.163 |    0.159 | 
     | u_core/u_issue/U487                           | A1 ^ -> ZN v | OAI31D1BWP20P90 | 0.020 |   0.183 |    0.179 | 
     | u_core/u_issue/div_pending_q_reg              | D v          | DFCNQD1BWP16P90 | 0.000 |   0.183 |    0.179 | 
     +-------------------------------------------------------------------------------------------------------------+ 

