<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1564</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1564-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1564.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-284&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:78px;white-space:nowrap" class="ft02">190H</p>
<p style="position:absolute;top:189px;left:134px;white-space:nowrap" class="ft02">400</p>
<p style="position:absolute;top:189px;left:177px;white-space:nowrap" class="ft02">MSR_MCG_R8</p>
<p style="position:absolute;top:189px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:205px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:189px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:189px;left:545px;white-space:nowrap" class="ft05">Machine Check R8<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;</a></p>
<p style="position:absolute;top:226px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:250px;left:203px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:250px;left:545px;white-space:nowrap" class="ft02">Registers R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:267px;left:545px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:283px;left:545px;white-space:nowrap" class="ft02">registers contain&#160;valid information only when&#160;the&#160;</p>
<p style="position:absolute;top:299px;left:545px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:316px;left:545px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:340px;left:78px;white-space:nowrap" class="ft02">191H</p>
<p style="position:absolute;top:340px;left:134px;white-space:nowrap" class="ft02">401</p>
<p style="position:absolute;top:340px;left:177px;white-space:nowrap" class="ft02">MSR_MCG_R9</p>
<p style="position:absolute;top:340px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:357px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:340px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:340px;left:545px;white-space:nowrap" class="ft06">Machine Check&#160;R9D/R9<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;</a></p>
<p style="position:absolute;top:378px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:402px;left:203px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:402px;left:545px;white-space:nowrap" class="ft02">Registers R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:418px;left:545px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:435px;left:545px;white-space:nowrap" class="ft02">registers contain&#160;valid information only when&#160;the&#160;</p>
<p style="position:absolute;top:451px;left:545px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:468px;left:545px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:492px;left:78px;white-space:nowrap" class="ft02">192H</p>
<p style="position:absolute;top:492px;left:134px;white-space:nowrap" class="ft02">402</p>
<p style="position:absolute;top:492px;left:177px;white-space:nowrap" class="ft02">MSR_MCG_R10</p>
<p style="position:absolute;top:492px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:508px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:492px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:492px;left:545px;white-space:nowrap" class="ft05">Machine Check R10<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;</a></p>
<p style="position:absolute;top:529px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:553px;left:203px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:553px;left:545px;white-space:nowrap" class="ft02">Registers R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:570px;left:545px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:586px;left:545px;white-space:nowrap" class="ft02">registers contain&#160;valid information only when&#160;the&#160;</p>
<p style="position:absolute;top:603px;left:545px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:619px;left:545px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:643px;left:78px;white-space:nowrap" class="ft02">193H</p>
<p style="position:absolute;top:643px;left:134px;white-space:nowrap" class="ft02">403</p>
<p style="position:absolute;top:643px;left:177px;white-space:nowrap" class="ft02">MSR_MCG_R11</p>
<p style="position:absolute;top:643px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:660px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:643px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:643px;left:545px;white-space:nowrap" class="ft06">Machine Check R11<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;</a></p>
<p style="position:absolute;top:681px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:705px;left:203px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:705px;left:545px;white-space:nowrap" class="ft02">Registers R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:721px;left:545px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:738px;left:545px;white-space:nowrap" class="ft02">registers contain&#160;valid information only when&#160;the&#160;</p>
<p style="position:absolute;top:754px;left:545px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:771px;left:545px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:795px;left:78px;white-space:nowrap" class="ft02">194H</p>
<p style="position:absolute;top:795px;left:134px;white-space:nowrap" class="ft02">404</p>
<p style="position:absolute;top:795px;left:177px;white-space:nowrap" class="ft02">MSR_MCG_R12</p>
<p style="position:absolute;top:795px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:811px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:795px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:795px;left:545px;white-space:nowrap" class="ft05">Machine Check R12<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;</a></p>
<p style="position:absolute;top:832px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:856px;left:203px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:856px;left:545px;white-space:nowrap" class="ft02">Registers R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:873px;left:545px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:889px;left:545px;white-space:nowrap" class="ft02">registers contain&#160;valid information only when&#160;the&#160;</p>
<p style="position:absolute;top:906px;left:545px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:922px;left:545px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:946px;left:78px;white-space:nowrap" class="ft02">195H</p>
<p style="position:absolute;top:946px;left:134px;white-space:nowrap" class="ft02">405</p>
<p style="position:absolute;top:946px;left:177px;white-space:nowrap" class="ft02">MSR_MCG_R13</p>
<p style="position:absolute;top:946px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:963px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:946px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:946px;left:545px;white-space:nowrap" class="ft05">Machine Check R13<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;</a></p>
<p style="position:absolute;top:984px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:100px;left:202px;white-space:nowrap" class="ft03">Table 35-41. &#160;MSRs in the Pentium® 4&#160;and Intel® Xeon® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:94px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:95px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:228px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:224px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:394px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:396px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:393px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:470px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:469px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:512px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:141px;left:643px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:81px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:135px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
