// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "AudioPin")
  (DATE "07/04/2019 21:06:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_BCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4556:4556:4556) (4575:4575:4575))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACLRCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3526:3526:3526) (3663:3663:3663))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_XCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1844:1844:1844) (1854:1854:1854))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACDAT\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4884:4884:4884) (4902:4902:4902))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5095:5095:5095) (5089:5089:5089))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5655:5655:5655) (6084:6084:6084))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5362:5362:5362) (5803:5803:5803))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5593:5593:5593) (5980:5980:5980))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5643:5643:5643) (6061:6061:6061))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5698:5698:5698) (6130:6130:6130))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5987:5987:5987) (6401:6401:6401))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4925:4925:4925) (5313:5313:5313))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5355:5355:5355) (5779:5779:5779))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5061:5061:5061) (5483:5483:5483))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5363:5363:5363) (5775:5775:5775))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5156:5156:5156) (5530:5530:5530))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4871:4871:4871) (5241:5241:5241))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4951:4951:4951) (5236:5236:5236))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5088:5088:5088) (5440:5440:5440))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5108:5108:5108) (5470:5470:5470))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5031:5031:5031) (5428:5428:5428))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|bclk_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (5064:5064:5064) (5446:5446:5446))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1224:1224:1224) (1267:1267:1267))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5276:5276:5276) (5704:5704:5704))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1307:1307:1307))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5276:5276:5276) (5704:5704:5704))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|bclk_last\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (4689:4689:4689) (5081:5081:5081))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (4691:4691:4691) (5083:5083:5083))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (1714:1714:1714) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (1714:1714:1714) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (1714:1714:1714) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (370:370:370))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (1714:1714:1714) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (483:483:483))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (1714:1714:1714) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE inst\|codecInt\|pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (5745:5745:5745) (5745:5745:5745))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|codecInt\|pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_last\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (896:896:896) (955:955:955))
        (PORT datad (5249:5249:5249) (5610:5610:5610))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\.BEGIN\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (5361:5361:5361) (5740:5740:5740))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.BEGIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (398:398:398))
        (PORT datad (5356:5356:5356) (5734:5734:5734))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.GET_INITIAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (385:385:385))
        (PORT datad (825:825:825) (906:906:906))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.WAIT_INITIAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5938:5938:5938) (6359:6359:6359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (878:878:878) (953:953:953))
        (PORT datac (264:264:264) (348:348:348))
        (PORT datad (5356:5356:5356) (5735:5735:5735))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.GET_FINAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (573:573:573))
        (PORT datac (1150:1150:1150) (1214:1214:1214))
        (PORT datad (744:744:744) (788:788:788))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (408:408:408))
        (PORT datad (825:825:825) (906:906:906))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.WAIT_FINAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5938:5938:5938) (6359:6359:6359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5414:5414:5414) (5791:5791:5791))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datad (828:828:828) (909:909:909))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.SET_BEGINNING)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (955:955:955))
        (PORT datab (853:853:853) (904:904:904))
        (PORT datad (5067:5067:5067) (5449:5449:5449))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|initialPosition\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (231:231:231) (254:254:254))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|initialPosition\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (946:946:946))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (5363:5363:5363) (5743:5743:5743))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1757:1757:1757) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (486:486:486) (562:562:562))
        (PORT datad (310:310:310) (402:402:402))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (607:607:607))
        (PORT datab (343:343:343) (444:444:444))
        (PORT datac (1030:1030:1030) (1109:1109:1109))
        (PORT datad (981:981:981) (1061:1061:1061))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT asdata (1097:1097:1097) (1073:1073:1073))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1648w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (367:367:367))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (238:238:238) (265:265:265))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (371:371:371))
        (PORT datab (286:286:286) (350:350:350))
        (PORT datac (247:247:247) (304:304:304))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (378:378:378))
        (PORT datab (283:283:283) (346:346:346))
        (PORT datac (251:251:251) (309:309:309))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (382:382:382))
        (PORT datab (281:281:281) (344:344:344))
        (PORT datac (254:254:254) (312:312:312))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (375:375:375))
        (PORT datab (284:284:284) (348:348:348))
        (PORT datac (249:249:249) (307:307:307))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (906:906:906))
        (PORT datad (5065:5065:5065) (5447:5447:5447))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1337:1337:1337))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (781:781:781))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (771:771:771))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (774:774:774))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (771:771:771))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (813:813:813))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (570:570:570))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (625:625:625))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (592:592:592))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (370:370:370))
        (PORT datab (287:287:287) (351:351:351))
        (PORT datac (246:246:246) (303:303:303))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[11\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1202:1202:1202) (1278:1278:1278))
        (PORT datac (1112:1112:1112) (1160:1160:1160))
        (PORT datad (744:744:744) (768:768:768))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1167:1167:1167))
        (PORT datac (1126:1126:1126) (1192:1192:1192))
        (PORT datad (702:702:702) (733:733:733))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (5331:5331:5331))
        (PORT d[1] (3536:3536:3536) (3746:3746:3746))
        (PORT d[2] (2865:2865:2865) (3015:3015:3015))
        (PORT d[3] (3723:3723:3723) (3828:3828:3828))
        (PORT d[4] (4081:4081:4081) (4294:4294:4294))
        (PORT d[5] (4365:4365:4365) (4360:4360:4360))
        (PORT d[6] (4708:4708:4708) (4808:4808:4808))
        (PORT d[7] (3728:3728:3728) (3918:3918:3918))
        (PORT d[8] (4115:4115:4115) (3991:3991:3991))
        (PORT d[9] (4592:4592:4592) (4486:4486:4486))
        (PORT d[10] (3791:3791:3791) (3977:3977:3977))
        (PORT d[11] (4241:4241:4241) (4315:4315:4315))
        (PORT d[12] (2738:2738:2738) (2708:2708:2708))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (5448:5448:5448))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT d[0] (3407:3407:3407) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4570:4570:4570))
        (PORT d[1] (3055:3055:3055) (3138:3138:3138))
        (PORT d[2] (4681:4681:4681) (4764:4764:4764))
        (PORT d[3] (4844:4844:4844) (4971:4971:4971))
        (PORT d[4] (3913:3913:3913) (3947:3947:3947))
        (PORT d[5] (3843:3843:3843) (3790:3790:3790))
        (PORT d[6] (4863:4863:4863) (4801:4801:4801))
        (PORT d[7] (3387:3387:3387) (3562:3562:3562))
        (PORT d[8] (4945:4945:4945) (4902:4902:4902))
        (PORT d[9] (5124:5124:5124) (5036:5036:5036))
        (PORT d[10] (4094:4094:4094) (4110:4110:4110))
        (PORT d[11] (4571:4571:4571) (4516:4516:4516))
        (PORT d[12] (4907:4907:4907) (4831:4831:4831))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4442:4442:4442))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT d[0] (3844:3844:3844) (3892:3892:3892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2737:2737:2737))
        (PORT d[1] (2472:2472:2472) (2524:2524:2524))
        (PORT d[2] (2414:2414:2414) (2563:2563:2563))
        (PORT d[3] (2570:2570:2570) (2575:2575:2575))
        (PORT d[4] (2362:2362:2362) (2366:2366:2366))
        (PORT d[5] (3012:3012:3012) (2969:2969:2969))
        (PORT d[6] (2752:2752:2752) (2735:2735:2735))
        (PORT d[7] (4176:4176:4176) (4373:4373:4373))
        (PORT d[8] (2880:2880:2880) (2875:2875:2875))
        (PORT d[9] (2791:2791:2791) (2773:2773:2773))
        (PORT d[10] (2897:2897:2897) (2971:2971:2971))
        (PORT d[11] (3195:3195:3195) (3167:3167:3167))
        (PORT d[12] (2726:2726:2726) (2696:2696:2696))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4540:4540:4540))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT d[0] (3847:3847:3847) (3753:3753:3753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1486:1486:1486))
        (PORT datab (1122:1122:1122) (1194:1194:1194))
        (PORT datac (2003:2003:2003) (1980:1980:1980))
        (PORT datad (1102:1102:1102) (1170:1170:1170))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5227:5227:5227))
        (PORT d[1] (3685:3685:3685) (3943:3943:3943))
        (PORT d[2] (2354:2354:2354) (2447:2447:2447))
        (PORT d[3] (3701:3701:3701) (3775:3775:3775))
        (PORT d[4] (3617:3617:3617) (3759:3759:3759))
        (PORT d[5] (5642:5642:5642) (5611:5611:5611))
        (PORT d[6] (5117:5117:5117) (5111:5111:5111))
        (PORT d[7] (3416:3416:3416) (3580:3580:3580))
        (PORT d[8] (5014:5014:5014) (5043:5043:5043))
        (PORT d[9] (6601:6601:6601) (6439:6439:6439))
        (PORT d[10] (3786:3786:3786) (3936:3936:3936))
        (PORT d[11] (4672:4672:4672) (4797:4797:4797))
        (PORT d[12] (3552:3552:3552) (3419:3419:3419))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4661:4661:4661) (4785:4785:4785))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (4362:4362:4362) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1772:1772:1772))
        (PORT datab (1368:1368:1368) (1417:1417:1417))
        (PORT datac (1882:1882:1882) (1799:1799:1799))
        (PORT datad (1788:1788:1788) (1731:1731:1731))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4558:4558:4558))
        (PORT d[1] (2789:2789:2789) (2954:2954:2954))
        (PORT d[2] (4388:4388:4388) (4518:4518:4518))
        (PORT d[3] (4081:4081:4081) (4206:4206:4206))
        (PORT d[4] (3149:3149:3149) (3268:3268:3268))
        (PORT d[5] (2721:2721:2721) (2677:2677:2677))
        (PORT d[6] (6348:6348:6348) (6280:6280:6280))
        (PORT d[7] (4058:4058:4058) (4256:4256:4256))
        (PORT d[8] (3458:3458:3458) (3365:3365:3365))
        (PORT d[9] (6202:6202:6202) (6120:6120:6120))
        (PORT d[10] (3875:3875:3875) (3937:3937:3937))
        (PORT d[11] (4426:4426:4426) (4568:4568:4568))
        (PORT d[12] (3139:3139:3139) (3079:3079:3079))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (2975:2975:2975))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT d[0] (3827:3827:3827) (3753:3753:3753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (372:372:372))
        (PORT datab (286:286:286) (349:349:349))
        (PORT datac (247:247:247) (305:305:305))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4975:4975:4975))
        (PORT d[1] (3143:3143:3143) (3274:3274:3274))
        (PORT d[2] (4774:4774:4774) (4893:4893:4893))
        (PORT d[3] (3750:3750:3750) (3876:3876:3876))
        (PORT d[4] (4193:4193:4193) (4256:4256:4256))
        (PORT d[5] (3155:3155:3155) (3106:3106:3106))
        (PORT d[6] (5993:5993:5993) (5930:5930:5930))
        (PORT d[7] (4113:4113:4113) (4293:4293:4293))
        (PORT d[8] (3872:3872:3872) (3780:3780:3780))
        (PORT d[9] (5840:5840:5840) (5761:5761:5761))
        (PORT d[10] (3924:3924:3924) (3989:3989:3989))
        (PORT d[11] (4766:4766:4766) (4903:4903:4903))
        (PORT d[12] (3768:3768:3768) (3704:3704:3704))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2979:2979:2979))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT d[0] (3060:3060:3060) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5585:5585:5585))
        (PORT d[1] (4061:4061:4061) (4313:4313:4313))
        (PORT d[2] (2620:2620:2620) (2703:2703:2703))
        (PORT d[3] (3662:3662:3662) (3747:3747:3747))
        (PORT d[4] (3630:3630:3630) (3774:3774:3774))
        (PORT d[5] (5692:5692:5692) (5666:5666:5666))
        (PORT d[6] (4507:4507:4507) (4530:4530:4530))
        (PORT d[7] (3435:3435:3435) (3603:3603:3603))
        (PORT d[8] (5349:5349:5349) (5366:5366:5366))
        (PORT d[9] (6609:6609:6609) (6445:6445:6445))
        (PORT d[10] (4087:4087:4087) (4228:4228:4228))
        (PORT d[11] (4360:4360:4360) (4494:4494:4494))
        (PORT d[12] (3860:3860:3860) (3721:3721:3721))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4795:4795:4795))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (4281:4281:4281) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1513:1513:1513))
        (PORT datab (1369:1369:1369) (1419:1419:1419))
        (PORT datac (2556:2556:2556) (2417:2417:2417))
        (PORT datad (1805:1805:1805) (1743:1743:1743))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (379:379:379))
        (PORT datab (282:282:282) (345:345:345))
        (PORT datac (252:252:252) (310:310:310))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5564:5564:5564))
        (PORT d[1] (3431:3431:3431) (3515:3515:3515))
        (PORT d[2] (2703:2703:2703) (2796:2796:2796))
        (PORT d[3] (3725:3725:3725) (3861:3861:3861))
        (PORT d[4] (4059:4059:4059) (4204:4204:4204))
        (PORT d[5] (4947:4947:4947) (4922:4922:4922))
        (PORT d[6] (4878:4878:4878) (4861:4861:4861))
        (PORT d[7] (3427:3427:3427) (3596:3596:3596))
        (PORT d[8] (4704:4704:4704) (4700:4700:4700))
        (PORT d[9] (5772:5772:5772) (5598:5598:5598))
        (PORT d[10] (4119:4119:4119) (4034:4034:4034))
        (PORT d[11] (4810:4810:4810) (4794:4794:4794))
        (PORT d[12] (4262:4262:4262) (4130:4130:4130))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (5074:5074:5074))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT d[0] (4557:4557:4557) (4565:4565:4565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2289:2289:2289))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1424:1424:1424) (1466:1466:1466))
        (PORT datad (1823:1823:1823) (1767:1767:1767))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1391:1391:1391) (1409:1409:1409))
        (PORT datad (1247:1247:1247) (1219:1219:1219))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (490:490:490) (567:567:567))
        (PORT datad (728:728:728) (725:725:725))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.SET_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (778:778:778))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.READ)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1782:1782:1782))
        (PORT datad (1438:1438:1438) (1519:1519:1519))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2995:2995:2995) (2900:2900:2900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1254:1254:1254) (1289:1289:1289))
        (PORT datac (5305:5305:5305) (5676:5676:5676))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1327:1327:1327) (1307:1307:1307))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (364:364:364))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (365:365:365))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (365:365:365))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (366:366:366))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (608:608:608))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (619:619:619))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (411:411:411) (436:436:436))
        (PORT datad (700:700:700) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (433:433:433))
        (PORT datad (736:736:736) (744:744:744))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5938:5938:5938) (6359:6359:6359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[12\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5414:5414:5414) (5791:5791:5791))
        (PORT datab (303:303:303) (396:396:396))
        (PORT datac (477:477:477) (537:537:537))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1166:1166:1166))
        (PORT datac (1120:1120:1120) (1185:1185:1185))
        (PORT datad (802:802:802) (852:852:852))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5515:5515:5515) (5719:5719:5719))
        (PORT d[1] (3558:3558:3558) (3768:3768:3768))
        (PORT d[2] (2407:2407:2407) (2545:2545:2545))
        (PORT d[3] (3741:3741:3741) (3867:3867:3867))
        (PORT d[4] (4446:4446:4446) (4659:4659:4659))
        (PORT d[5] (5056:5056:5056) (5046:5046:5046))
        (PORT d[6] (4968:4968:4968) (5049:5049:5049))
        (PORT d[7] (3798:3798:3798) (3995:3995:3995))
        (PORT d[8] (4522:4522:4522) (4399:4399:4399))
        (PORT d[9] (4958:4958:4958) (4857:4857:4857))
        (PORT d[10] (4252:4252:4252) (4439:4439:4439))
        (PORT d[11] (4373:4373:4373) (4452:4452:4452))
        (PORT d[12] (2752:2752:2752) (2739:2739:2739))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (5396:5396:5396))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT d[0] (3393:3393:3393) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3371:3371:3371))
        (PORT d[1] (1916:1916:1916) (1995:1995:1995))
        (PORT d[2] (2052:2052:2052) (2166:2166:2166))
        (PORT d[3] (3659:3659:3659) (3772:3772:3772))
        (PORT d[4] (2433:2433:2433) (2482:2482:2482))
        (PORT d[5] (3048:3048:3048) (2981:2981:2981))
        (PORT d[6] (3051:3051:3051) (2987:2987:2987))
        (PORT d[7] (4557:4557:4557) (4795:4795:4795))
        (PORT d[8] (4246:4246:4246) (4200:4200:4200))
        (PORT d[9] (3662:3662:3662) (3574:3574:3574))
        (PORT d[10] (2423:2423:2423) (2415:2415:2415))
        (PORT d[11] (3497:3497:3497) (3507:3507:3507))
        (PORT d[12] (2962:2962:2962) (2905:2905:2905))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (4919:4919:4919))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT d[0] (3887:3887:3887) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4463:4463:4463))
        (PORT d[1] (3896:3896:3896) (4084:4084:4084))
        (PORT d[2] (3841:3841:3841) (3974:3974:3974))
        (PORT d[3] (3347:3347:3347) (3436:3436:3436))
        (PORT d[4] (3691:3691:3691) (3868:3868:3868))
        (PORT d[5] (4583:4583:4583) (4532:4532:4532))
        (PORT d[6] (5609:5609:5609) (5680:5680:5680))
        (PORT d[7] (3474:3474:3474) (3647:3647:3647))
        (PORT d[8] (5603:5603:5603) (5467:5467:5467))
        (PORT d[9] (5625:5625:5625) (5513:5513:5513))
        (PORT d[10] (1676:1676:1676) (1635:1635:1635))
        (PORT d[11] (4246:4246:4246) (4326:4326:4326))
        (PORT d[12] (2429:2429:2429) (2385:2385:2385))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4698:4698:4698))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT d[0] (2300:2300:2300) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1512:1512:1512))
        (PORT datab (1372:1372:1372) (1422:1422:1422))
        (PORT datac (2106:2106:2106) (2091:2091:2091))
        (PORT datad (1022:1022:1022) (999:999:999))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5499:5499:5499) (5701:5701:5701))
        (PORT d[1] (3923:3923:3923) (4122:4122:4122))
        (PORT d[2] (2469:2469:2469) (2625:2625:2625))
        (PORT d[3] (3752:3752:3752) (3878:3878:3878))
        (PORT d[4] (4433:4433:4433) (4644:4644:4644))
        (PORT d[5] (4710:4710:4710) (4703:4703:4703))
        (PORT d[6] (4896:4896:4896) (4969:4969:4969))
        (PORT d[7] (3766:3766:3766) (3959:3959:3959))
        (PORT d[8] (4454:4454:4454) (4328:4328:4328))
        (PORT d[9] (4958:4958:4958) (4856:4856:4856))
        (PORT d[10] (4187:4187:4187) (4369:4369:4369))
        (PORT d[11] (4647:4647:4647) (4715:4715:4715))
        (PORT d[12] (2737:2737:2737) (2722:2722:2722))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (5135:5135:5135))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (3716:3716:3716) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1758:1758:1758))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1335:1335:1335) (1382:1382:1382))
        (PORT datad (1633:1633:1633) (1598:1598:1598))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4705:4705:4705) (4820:4820:4820))
        (PORT d[1] (3889:3889:3889) (4063:4063:4063))
        (PORT d[2] (3806:3806:3806) (3937:3937:3937))
        (PORT d[3] (3308:3308:3308) (3386:3386:3386))
        (PORT d[4] (4493:4493:4493) (4525:4525:4525))
        (PORT d[5] (4569:4569:4569) (4512:4512:4512))
        (PORT d[6] (4505:4505:4505) (4449:4449:4449))
        (PORT d[7] (3767:3767:3767) (3932:3932:3932))
        (PORT d[8] (5641:5641:5641) (5507:5507:5507))
        (PORT d[9] (4931:4931:4931) (4829:4829:4829))
        (PORT d[10] (1652:1652:1652) (1607:1607:1607))
        (PORT d[11] (4324:4324:4324) (4410:4410:4410))
        (PORT d[12] (2729:2729:2729) (2674:2674:2674))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (5046:5046:5046))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT d[0] (2230:2230:2230) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5855:5855:5855) (6056:6056:6056))
        (PORT d[1] (3509:3509:3509) (3704:3704:3704))
        (PORT d[2] (3449:3449:3449) (3582:3582:3582))
        (PORT d[3] (3685:3685:3685) (3804:3804:3804))
        (PORT d[4] (4777:4777:4777) (4984:4984:4984))
        (PORT d[5] (5390:5390:5390) (5374:5374:5374))
        (PORT d[6] (5260:5260:5260) (5334:5334:5334))
        (PORT d[7] (3685:3685:3685) (3842:3842:3842))
        (PORT d[8] (4893:4893:4893) (4766:4766:4766))
        (PORT d[9] (5303:5303:5303) (5203:5203:5203))
        (PORT d[10] (2039:2039:2039) (1995:1995:1995))
        (PORT d[11] (4643:4643:4643) (4716:4716:4716))
        (PORT d[12] (3093:3093:3093) (3070:3070:3070))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (5476:5476:5476))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (3234:3234:3234) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (6080:6080:6080))
        (PORT d[1] (3563:3563:3563) (3761:3761:3761))
        (PORT d[2] (3456:3456:3456) (3589:3589:3589))
        (PORT d[3] (3393:3393:3393) (3471:3471:3471))
        (PORT d[4] (3672:3672:3672) (3850:3850:3850))
        (PORT d[5] (4900:4900:4900) (4840:4840:4840))
        (PORT d[6] (5313:5313:5313) (5393:5393:5393))
        (PORT d[7] (3393:3393:3393) (3556:3556:3556))
        (PORT d[8] (5278:5278:5278) (5153:5153:5153))
        (PORT d[9] (5319:5319:5319) (5210:5210:5210))
        (PORT d[10] (2064:2064:2064) (2020:2020:2020))
        (PORT d[11] (4677:4677:4677) (4752:4752:4752))
        (PORT d[12] (2376:2376:2376) (2324:2324:2324))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5317:5317:5317) (5456:5456:5456))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2787:2787:2787) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (5607:5607:5607))
        (PORT d[1] (3767:3767:3767) (3842:3842:3842))
        (PORT d[2] (2640:2640:2640) (2729:2729:2729))
        (PORT d[3] (3276:3276:3276) (3347:3347:3347))
        (PORT d[4] (4021:4021:4021) (4162:4162:4162))
        (PORT d[5] (5297:5297:5297) (5272:5272:5272))
        (PORT d[6] (5195:5195:5195) (5171:5171:5171))
        (PORT d[7] (3423:3423:3423) (3591:3591:3591))
        (PORT d[8] (4697:4697:4697) (4692:4692:4692))
        (PORT d[9] (6247:6247:6247) (6087:6087:6087))
        (PORT d[10] (4108:4108:4108) (4251:4251:4251))
        (PORT d[11] (4710:4710:4710) (4840:4840:4840))
        (PORT d[12] (3884:3884:3884) (3748:3748:3748))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4799:4799:4799))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT d[0] (4341:4341:4341) (4456:4456:4456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1012:1012:1012))
        (PORT datab (1366:1366:1366) (1415:1415:1415))
        (PORT datac (1423:1423:1423) (1465:1465:1465))
        (PORT datad (1764:1764:1764) (1705:1705:1705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1512:1512:1512))
        (PORT datab (787:787:787) (779:779:779))
        (PORT datac (1078:1078:1078) (1076:1076:1076))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1266:1266:1266))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1391:1391:1391) (1409:1409:1409))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2995:2995:2995) (2900:2900:2900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (5305:5305:5305) (5676:5676:5676))
        (PORT datad (1253:1253:1253) (1269:1269:1269))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1572:1572:1572) (1535:1535:1535))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (783:783:783))
        (PORT datab (401:401:401) (416:416:416))
        (PORT datac (673:673:673) (688:688:688))
        (PORT datad (442:442:442) (457:457:457))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1202:1202:1202) (1277:1277:1277))
        (PORT datac (1112:1112:1112) (1160:1160:1160))
        (PORT datad (747:747:747) (768:768:768))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4229:4229:4229))
        (PORT d[1] (3065:3065:3065) (3222:3222:3222))
        (PORT d[2] (4427:4427:4427) (4546:4546:4546))
        (PORT d[3] (4077:4077:4077) (4198:4198:4198))
        (PORT d[4] (3447:3447:3447) (3549:3549:3549))
        (PORT d[5] (3081:3081:3081) (3027:3027:3027))
        (PORT d[6] (6350:6350:6350) (6280:6280:6280))
        (PORT d[7] (3801:3801:3801) (4011:4011:4011))
        (PORT d[8] (3156:3156:3156) (3064:3064:3064))
        (PORT d[9] (6241:6241:6241) (6162:6162:6162))
        (PORT d[10] (3206:3206:3206) (3270:3270:3270))
        (PORT d[11] (4386:4386:4386) (4523:4523:4523))
        (PORT d[12] (2814:2814:2814) (2758:2758:2758))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3352:3352:3352))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT d[0] (3472:3472:3472) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4518:4518:4518))
        (PORT d[1] (3773:3773:3773) (3841:3841:3841))
        (PORT d[2] (1702:1702:1702) (1781:1781:1781))
        (PORT d[3] (3703:3703:3703) (3793:3793:3793))
        (PORT d[4] (4509:4509:4509) (4543:4543:4543))
        (PORT d[5] (4206:4206:4206) (4148:4148:4148))
        (PORT d[6] (4191:4191:4191) (4142:4142:4142))
        (PORT d[7] (3798:3798:3798) (3965:3965:3965))
        (PORT d[8] (5569:5569:5569) (5455:5455:5455))
        (PORT d[9] (4616:4616:4616) (4521:4521:4521))
        (PORT d[10] (1672:1672:1672) (1624:1624:1624))
        (PORT d[11] (4657:4657:4657) (4678:4678:4678))
        (PORT d[12] (4052:4052:4052) (3992:3992:3992))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (5057:5057:5057))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT d[0] (2841:2841:2841) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1511:1511:1511))
        (PORT datab (1376:1376:1376) (1426:1426:1426))
        (PORT datac (1866:1866:1866) (1927:1927:1927))
        (PORT datad (769:769:769) (769:769:769))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5208:5208:5208) (5340:5340:5340))
        (PORT d[1] (3528:3528:3528) (3731:3731:3731))
        (PORT d[2] (4474:4474:4474) (4636:4636:4636))
        (PORT d[3] (4099:4099:4099) (4245:4245:4245))
        (PORT d[4] (3987:3987:3987) (4141:4141:4141))
        (PORT d[5] (3044:3044:3044) (3019:3019:3019))
        (PORT d[6] (5106:5106:5106) (5204:5204:5204))
        (PORT d[7] (4589:4589:4589) (4828:4828:4828))
        (PORT d[8] (2712:2712:2712) (2671:2671:2671))
        (PORT d[9] (2576:2576:2576) (2579:2579:2579))
        (PORT d[10] (4271:4271:4271) (4499:4499:4499))
        (PORT d[11] (5008:5008:5008) (5120:5120:5120))
        (PORT d[12] (2761:2761:2761) (2737:2737:2737))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (2988:2988:2988))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT d[0] (3295:3295:3295) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5731:5731:5731))
        (PORT d[1] (3546:3546:3546) (3751:3751:3751))
        (PORT d[2] (3114:3114:3114) (3254:3254:3254))
        (PORT d[3] (3748:3748:3748) (3875:3875:3875))
        (PORT d[4] (3656:3656:3656) (3833:3833:3833))
        (PORT d[5] (5063:5063:5063) (5054:5054:5054))
        (PORT d[6] (4950:4950:4950) (5030:5030:5030))
        (PORT d[7] (3391:3391:3391) (3555:3555:3555))
        (PORT d[8] (4492:4492:4492) (4368:4368:4368))
        (PORT d[9] (4990:4990:4990) (4887:4887:4887))
        (PORT d[10] (4221:4221:4221) (4405:4405:4405))
        (PORT d[11] (4349:4349:4349) (4431:4431:4431))
        (PORT d[12] (2759:2759:2759) (2747:2747:2747))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5108:5108:5108))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (3412:3412:3412) (3361:3361:3361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1369:1369:1369) (1418:1418:1418))
        (PORT datac (2570:2570:2570) (2633:2633:2633))
        (PORT datad (1382:1382:1382) (1369:1369:1369))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5869:5869:5869) (6071:6071:6071))
        (PORT d[1] (3549:3549:3549) (3745:3745:3745))
        (PORT d[2] (3507:3507:3507) (3647:3647:3647))
        (PORT d[3] (3679:3679:3679) (3762:3762:3762))
        (PORT d[4] (4789:4789:4789) (4995:4995:4995))
        (PORT d[5] (5403:5403:5403) (5387:5387:5387))
        (PORT d[6] (5332:5332:5332) (5413:5413:5413))
        (PORT d[7] (3162:3162:3162) (3233:3233:3233))
        (PORT d[8] (5239:5239:5239) (5107:5107:5107))
        (PORT d[9] (5345:5345:5345) (5236:5236:5236))
        (PORT d[10] (2039:2039:2039) (1994:1994:1994))
        (PORT d[11] (4707:4707:4707) (4786:4786:4786))
        (PORT d[12] (2040:2040:2040) (1991:1991:1991))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5454:5454:5454))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (2598:2598:2598) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4503:4503:4503))
        (PORT d[1] (3524:3524:3524) (3725:3725:3725))
        (PORT d[2] (3461:3461:3461) (3599:3599:3599))
        (PORT d[3] (3392:3392:3392) (3470:3470:3470))
        (PORT d[4] (4769:4769:4769) (4975:4975:4975))
        (PORT d[5] (5409:5409:5409) (5394:5394:5394))
        (PORT d[6] (5283:5283:5283) (5359:5359:5359))
        (PORT d[7] (3439:3439:3439) (3611:3611:3611))
        (PORT d[8] (5279:5279:5279) (5154:5154:5154))
        (PORT d[9] (5623:5623:5623) (5511:5511:5511))
        (PORT d[10] (1677:1677:1677) (1636:1636:1636))
        (PORT d[11] (3920:3920:3920) (4007:4007:4007))
        (PORT d[12] (2391:2391:2391) (2341:2341:2341))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5653:5653:5653) (5783:5783:5783))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (2582:2582:2582) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1511:1511:1511))
        (PORT datab (1377:1377:1377) (1428:1428:1428))
        (PORT datac (982:982:982) (968:968:968))
        (PORT datad (1013:1013:1013) (980:980:980))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (5602:5602:5602))
        (PORT d[1] (4053:4053:4053) (4305:4305:4305))
        (PORT d[2] (2033:2033:2033) (2133:2133:2133))
        (PORT d[3] (3664:3664:3664) (3739:3739:3739))
        (PORT d[4] (3613:3613:3613) (3757:3757:3757))
        (PORT d[5] (5345:5345:5345) (5325:5325:5325))
        (PORT d[6] (5202:5202:5202) (5178:5178:5178))
        (PORT d[7] (3423:3423:3423) (3592:3592:3592))
        (PORT d[8] (5363:5363:5363) (5379:5379:5379))
        (PORT d[9] (6222:6222:6222) (6061:6061:6061))
        (PORT d[10] (4139:4139:4139) (4285:4285:4285))
        (PORT d[11] (5018:5018:5018) (5149:5149:5149))
        (PORT d[12] (3914:3914:3914) (3783:3783:3783))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4781:4781:4781))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (4878:4878:4878) (4877:4877:4877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5703:5703:5703))
        (PORT d[1] (3168:3168:3168) (3378:3378:3378))
        (PORT d[2] (3115:3115:3115) (3255:3255:3255))
        (PORT d[3] (3760:3760:3760) (3873:3873:3873))
        (PORT d[4] (4428:4428:4428) (4641:4641:4641))
        (PORT d[5] (5064:5064:5064) (5055:5055:5055))
        (PORT d[6] (4977:4977:4977) (5058:5058:5058))
        (PORT d[7] (3416:3416:3416) (3583:3583:3583))
        (PORT d[8] (4892:4892:4892) (4765:4765:4765))
        (PORT d[9] (5302:5302:5302) (5203:5203:5203))
        (PORT d[10] (2011:2011:2011) (1967:1967:1967))
        (PORT d[11] (4628:4628:4628) (4700:4700:4700))
        (PORT d[12] (2786:2786:2786) (2775:2775:2775))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5295:5295:5295) (5431:5431:5431))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (3268:3268:3268) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1456:1456:1456) (1414:1414:1414))
        (PORT datac (1422:1422:1422) (1464:1464:1464))
        (PORT datad (1305:1305:1305) (1266:1266:1266))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1391:1391:1391) (1409:1409:1409))
        (PORT datad (1247:1247:1247) (1219:1219:1219))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2995:2995:2995) (2900:2900:2900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (5308:5308:5308) (5679:5679:5679))
        (PORT datad (1293:1293:1293) (1312:1312:1312))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1575:1575:1575) (1587:1587:1587))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (444:444:444) (472:472:472))
        (PORT datac (654:654:654) (630:630:630))
        (PORT datad (698:698:698) (699:699:699))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1167:1167:1167))
        (PORT datac (1127:1127:1127) (1193:1193:1193))
        (PORT datad (771:771:771) (826:826:826))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1620:1620:1620))
        (PORT d[1] (3482:3482:3482) (3527:3527:3527))
        (PORT d[2] (3912:3912:3912) (3900:3900:3900))
        (PORT d[3] (1816:1816:1816) (1824:1824:1824))
        (PORT d[4] (2701:2701:2701) (2711:2711:2711))
        (PORT d[5] (3687:3687:3687) (3640:3640:3640))
        (PORT d[6] (1762:1762:1762) (1763:1763:1763))
        (PORT d[7] (2667:2667:2667) (2710:2710:2710))
        (PORT d[8] (1763:1763:1763) (1757:1757:1757))
        (PORT d[9] (1748:1748:1748) (1749:1749:1749))
        (PORT d[10] (2541:2541:2541) (2589:2589:2589))
        (PORT d[11] (1768:1768:1768) (1764:1764:1764))
        (PORT d[12] (2681:2681:2681) (2660:2660:2660))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4546:4546:4546))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT d[0] (2659:2659:2659) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2614:2614:2614))
        (PORT d[1] (3294:3294:3294) (3358:3358:3358))
        (PORT d[2] (3556:3556:3556) (3551:3551:3551))
        (PORT d[3] (1859:1859:1859) (1867:1867:1867))
        (PORT d[4] (2395:2395:2395) (2413:2413:2413))
        (PORT d[5] (3724:3724:3724) (3680:3680:3680))
        (PORT d[6] (3678:3678:3678) (3639:3639:3639))
        (PORT d[7] (3013:3013:3013) (3048:3048:3048))
        (PORT d[8] (1784:1784:1784) (1781:1781:1781))
        (PORT d[9] (2051:2051:2051) (2041:2041:2041))
        (PORT d[10] (2873:2873:2873) (2913:2913:2913))
        (PORT d[11] (2815:2815:2815) (2797:2797:2797))
        (PORT d[12] (2384:2384:2384) (2371:2371:2371))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4491:4491:4491))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT d[0] (2914:2914:2914) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2009:2009:2009))
        (PORT d[1] (3807:3807:3807) (3843:3843:3843))
        (PORT d[2] (1483:1483:1483) (1501:1501:1501))
        (PORT d[3] (1484:1484:1484) (1481:1481:1481))
        (PORT d[4] (1399:1399:1399) (1384:1384:1384))
        (PORT d[5] (1046:1046:1046) (1038:1038:1038))
        (PORT d[6] (1503:1503:1503) (1504:1504:1504))
        (PORT d[7] (3037:3037:3037) (3077:3077:3077))
        (PORT d[8] (1415:1415:1415) (1409:1409:1409))
        (PORT d[9] (1479:1479:1479) (1486:1486:1486))
        (PORT d[10] (1516:1516:1516) (1505:1505:1505))
        (PORT d[11] (1848:1848:1848) (1848:1848:1848))
        (PORT d[12] (1735:1735:1735) (1730:1730:1730))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (4901:4901:4901))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT d[0] (2330:2330:2330) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2665:2665:2665))
        (PORT d[1] (2470:2470:2470) (2511:2511:2511))
        (PORT d[2] (2487:2487:2487) (2632:2632:2632))
        (PORT d[3] (4121:4121:4121) (4276:4276:4276))
        (PORT d[4] (2369:2369:2369) (2374:2374:2374))
        (PORT d[5] (3051:3051:3051) (3012:3012:3012))
        (PORT d[6] (2758:2758:2758) (2743:2743:2743))
        (PORT d[7] (4146:4146:4146) (4338:4338:4338))
        (PORT d[8] (2861:2861:2861) (2855:2855:2855))
        (PORT d[9] (2803:2803:2803) (2789:2789:2789))
        (PORT d[10] (2886:2886:2886) (2959:2959:2959))
        (PORT d[11] (3212:3212:3212) (3187:3187:3187))
        (PORT d[12] (2733:2733:2733) (2703:2703:2703))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4553:4553:4553))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT d[0] (3827:3827:3827) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1223:1223:1223))
        (PORT datab (1108:1108:1108) (1099:1099:1099))
        (PORT datac (2329:2329:2329) (2283:2283:2283))
        (PORT datad (1090:1090:1090) (1150:1150:1150))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1224:1224:1224))
        (PORT datab (1397:1397:1397) (1372:1372:1372))
        (PORT datac (1349:1349:1349) (1327:1327:1327))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (4222:4222:4222))
        (PORT d[1] (2712:2712:2712) (2796:2796:2796))
        (PORT d[2] (4338:4338:4338) (4424:4424:4424))
        (PORT d[3] (4448:4448:4448) (4574:4574:4574))
        (PORT d[4] (3528:3528:3528) (3571:3571:3571))
        (PORT d[5] (4432:4432:4432) (4347:4347:4347))
        (PORT d[6] (4815:4815:4815) (4749:4749:4749))
        (PORT d[7] (4776:4776:4776) (4949:4949:4949))
        (PORT d[8] (4609:4609:4609) (4570:4570:4570))
        (PORT d[9] (4776:4776:4776) (4689:4689:4689))
        (PORT d[10] (3786:3786:3786) (3813:3813:3813))
        (PORT d[11] (4188:4188:4188) (4134:4134:4134))
        (PORT d[12] (4597:4597:4597) (4528:4528:4528))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4426:4426:4426))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT d[0] (3768:3768:3768) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3173:3173:3173))
        (PORT d[1] (2297:2297:2297) (2377:2377:2377))
        (PORT d[2] (3284:3284:3284) (3341:3341:3341))
        (PORT d[3] (4005:4005:4005) (4105:4105:4105))
        (PORT d[4] (2437:2437:2437) (2490:2490:2490))
        (PORT d[5] (4074:4074:4074) (3989:3989:3989))
        (PORT d[6] (3482:3482:3482) (3434:3434:3434))
        (PORT d[7] (4045:4045:4045) (4227:4227:4227))
        (PORT d[8] (3607:3607:3607) (3566:3566:3566))
        (PORT d[9] (3478:3478:3478) (3415:3415:3415))
        (PORT d[10] (3041:3041:3041) (3069:3069:3069))
        (PORT d[11] (3176:3176:3176) (3134:3134:3134))
        (PORT d[12] (3475:3475:3475) (3400:3400:3400))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4037:4037:4037))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT d[0] (3750:3750:3750) (3760:3760:3760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2289:2289:2289))
        (PORT d[1] (2820:2820:2820) (2872:2872:2872))
        (PORT d[2] (2505:2505:2505) (2516:2516:2516))
        (PORT d[3] (2517:2517:2517) (2507:2507:2507))
        (PORT d[4] (2339:2339:2339) (2341:2341:2341))
        (PORT d[5] (3007:3007:3007) (2970:2970:2970))
        (PORT d[6] (3356:3356:3356) (3321:3321:3321))
        (PORT d[7] (3726:3726:3726) (3921:3921:3921))
        (PORT d[8] (2489:2489:2489) (2484:2484:2484))
        (PORT d[9] (2795:2795:2795) (2782:2782:2782))
        (PORT d[10] (2558:2558:2558) (2604:2604:2604))
        (PORT d[11] (2509:2509:2509) (2499:2499:2499))
        (PORT d[12] (2367:2367:2367) (2344:2344:2344))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4203:4203:4203))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT d[0] (3178:3178:3178) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1211:1211:1211))
        (PORT datab (2876:2876:2876) (2782:2782:2782))
        (PORT datac (2081:2081:2081) (2059:2059:2059))
        (PORT datad (1097:1097:1097) (1158:1158:1158))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5181:5181:5181) (5238:5238:5238))
        (PORT d[1] (2775:2775:2775) (2911:2911:2911))
        (PORT d[2] (4020:4020:4020) (4116:4116:4116))
        (PORT d[3] (5212:5212:5212) (5335:5335:5335))
        (PORT d[4] (4290:4290:4290) (4335:4335:4335))
        (PORT d[5] (3472:3472:3472) (3421:3421:3421))
        (PORT d[6] (5631:5631:5631) (5567:5567:5567))
        (PORT d[7] (3771:3771:3771) (3958:3958:3958))
        (PORT d[8] (4201:4201:4201) (4102:4102:4102))
        (PORT d[9] (5515:5515:5515) (5437:5437:5437))
        (PORT d[10] (4191:4191:4191) (4255:4255:4255))
        (PORT d[11] (4980:4980:4980) (4921:4921:4921))
        (PORT d[12] (4218:4218:4218) (4166:4166:4166))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3318:3318:3318))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT d[0] (3834:3834:3834) (3763:3763:3763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1818:1818:1818))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1728:1728:1728) (1734:1734:1734))
        (PORT datad (1091:1091:1091) (1151:1151:1151))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1026:1026:1026) (1030:1030:1030))
        (PORT datad (1039:1039:1039) (1089:1089:1089))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2000:2000:2000) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (5302:5302:5302) (5673:5673:5673))
        (PORT datad (983:983:983) (1007:1007:1007))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1148:1148:1148) (1154:1154:1154))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (711:711:711) (726:726:726))
        (PORT datac (448:448:448) (468:468:468))
        (PORT datad (369:369:369) (371:371:371))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1644:1644:1644) (1653:1653:1653))
        (PORT datac (1022:1022:1022) (1099:1099:1099))
        (PORT datad (284:284:284) (362:362:362))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3361:3361:3361))
        (PORT d[1] (2306:2306:2306) (2382:2382:2382))
        (PORT d[2] (2352:2352:2352) (2458:2458:2458))
        (PORT d[3] (4011:4011:4011) (4123:4123:4123))
        (PORT d[4] (2743:2743:2743) (2787:2787:2787))
        (PORT d[5] (3106:3106:3106) (3053:3053:3053))
        (PORT d[6] (3158:3158:3158) (3110:3110:3110))
        (PORT d[7] (5208:5208:5208) (5431:5431:5431))
        (PORT d[8] (3888:3888:3888) (3797:3797:3797))
        (PORT d[9] (4019:4019:4019) (3923:3923:3923))
        (PORT d[10] (2395:2395:2395) (2391:2391:2391))
        (PORT d[11] (3582:3582:3582) (3614:3614:3614))
        (PORT d[12] (2905:2905:2905) (2848:2848:2848))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (5314:5314:5314))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3861:3861:3861) (3709:3709:3709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2011:2011:2011))
        (PORT d[1] (3569:3569:3569) (3624:3624:3624))
        (PORT d[2] (1524:1524:1524) (1544:1544:1544))
        (PORT d[3] (1498:1498:1498) (1493:1493:1493))
        (PORT d[4] (1372:1372:1372) (1355:1355:1355))
        (PORT d[5] (1339:1339:1339) (1329:1329:1329))
        (PORT d[6] (1483:1483:1483) (1484:1484:1484))
        (PORT d[7] (3036:3036:3036) (3076:3076:3076))
        (PORT d[8] (1396:1396:1396) (1388:1388:1388))
        (PORT d[9] (1462:1462:1462) (1466:1466:1466))
        (PORT d[10] (1485:1485:1485) (1470:1470:1470))
        (PORT d[11] (1809:1809:1809) (1804:1804:1804))
        (PORT d[12] (1725:1725:1725) (1721:1721:1721))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4893:4893:4893))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT d[0] (2570:2570:2570) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1752:1752:1752))
        (PORT datab (1672:1672:1672) (1721:1721:1721))
        (PORT datac (1383:1383:1383) (1356:1356:1356))
        (PORT datad (1577:1577:1577) (1502:1502:1502))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4146:4146:4146))
        (PORT d[1] (3361:3361:3361) (3431:3431:3431))
        (PORT d[2] (1624:1624:1624) (1695:1695:1695))
        (PORT d[3] (3336:3336:3336) (3428:3428:3428))
        (PORT d[4] (4154:4154:4154) (4189:4189:4189))
        (PORT d[5] (3841:3841:3841) (3779:3779:3779))
        (PORT d[6] (3843:3843:3843) (3795:3795:3795))
        (PORT d[7] (3411:3411:3411) (3436:3436:3436))
        (PORT d[8] (4827:4827:4827) (4704:4704:4704))
        (PORT d[9] (4282:4282:4282) (4190:4190:4190))
        (PORT d[10] (3160:3160:3160) (3155:3155:3155))
        (PORT d[11] (4313:4313:4313) (4340:4340:4340))
        (PORT d[12] (3667:3667:3667) (3612:3612:3612))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (6024:6024:6024))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT d[0] (4675:4675:4675) (4669:4669:4669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4538:4538:4538))
        (PORT d[1] (3396:3396:3396) (3467:3467:3467))
        (PORT d[2] (1652:1652:1652) (1727:1727:1727))
        (PORT d[3] (3382:3382:3382) (3464:3464:3464))
        (PORT d[4] (4134:4134:4134) (4169:4169:4169))
        (PORT d[5] (4228:4228:4228) (4173:4173:4173))
        (PORT d[6] (4177:4177:4177) (4126:4126:4126))
        (PORT d[7] (3337:3337:3337) (3496:3496:3496))
        (PORT d[8] (5230:5230:5230) (5124:5124:5124))
        (PORT d[9] (4603:4603:4603) (4508:4508:4508))
        (PORT d[10] (1691:1691:1691) (1646:1646:1646))
        (PORT d[11] (3533:3533:3533) (3580:3580:3580))
        (PORT d[12] (3644:3644:3644) (3586:3586:3586))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6323:6323:6323) (6381:6381:6381))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT d[0] (2197:2197:2197) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1755:1755:1755))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (964:964:964) (937:937:937))
        (PORT datad (766:766:766) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (5893:5893:5893))
        (PORT d[1] (3723:3723:3723) (3781:3781:3781))
        (PORT d[2] (3020:3020:3020) (3093:3093:3093))
        (PORT d[3] (4108:4108:4108) (4233:4233:4233))
        (PORT d[4] (3242:3242:3242) (3369:3369:3369))
        (PORT d[5] (4915:4915:4915) (4885:4885:4885))
        (PORT d[6] (4846:4846:4846) (4825:4825:4825))
        (PORT d[7] (3375:3375:3375) (3553:3553:3553))
        (PORT d[8] (4376:4376:4376) (4377:4377:4377))
        (PORT d[9] (5839:5839:5839) (5670:5670:5670))
        (PORT d[10] (4150:4150:4150) (4068:4068:4068))
        (PORT d[11] (4809:4809:4809) (4793:4793:4793))
        (PORT d[12] (4272:4272:4272) (4140:4140:4140))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (5068:5068:5068))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (4540:4540:4540) (4547:4547:4547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4118:4118:4118))
        (PORT d[1] (3397:3397:3397) (3469:3469:3469))
        (PORT d[2] (1573:1573:1573) (1638:1638:1638))
        (PORT d[3] (3382:3382:3382) (3463:3463:3463))
        (PORT d[4] (4108:4108:4108) (4141:4141:4141))
        (PORT d[5] (3825:3825:3825) (3769:3769:3769))
        (PORT d[6] (3837:3837:3837) (3782:3782:3782))
        (PORT d[7] (3412:3412:3412) (3437:3437:3437))
        (PORT d[8] (5221:5221:5221) (5115:5115:5115))
        (PORT d[9] (4627:4627:4627) (4535:4535:4535))
        (PORT d[10] (3129:3129:3129) (3121:3121:3121))
        (PORT d[11] (4612:4612:4612) (4631:4631:4631))
        (PORT d[12] (3138:3138:3138) (3080:3080:3080))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6317:6317:6317) (6374:6374:6374))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (PORT d[0] (3206:3206:3206) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4236:4236:4236))
        (PORT d[1] (2665:2665:2665) (2725:2725:2725))
        (PORT d[2] (2357:2357:2357) (2462:2462:2462))
        (PORT d[3] (4362:4362:4362) (4453:4453:4453))
        (PORT d[4] (3536:3536:3536) (3631:3631:3631))
        (PORT d[5] (3791:3791:3791) (3760:3760:3760))
        (PORT d[6] (3815:3815:3815) (3793:3793:3793))
        (PORT d[7] (4092:4092:4092) (4283:4283:4283))
        (PORT d[8] (4561:4561:4561) (4509:4509:4509))
        (PORT d[9] (5034:5034:5034) (4850:4850:4850))
        (PORT d[10] (3122:3122:3122) (3041:3041:3041))
        (PORT d[11] (3758:3758:3758) (3750:3750:3750))
        (PORT d[12] (3962:3962:3962) (3823:3823:3823))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4378:4378:4378))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (3912:3912:3912) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5753:5753:5753) (5499:5499:5499))
        (PORT d[1] (3367:3367:3367) (3425:3425:3425))
        (PORT d[2] (2715:2715:2715) (2824:2824:2824))
        (PORT d[3] (5067:5067:5067) (5166:5166:5166))
        (PORT d[4] (3221:3221:3221) (3331:3331:3331))
        (PORT d[5] (4552:4552:4552) (4520:4520:4520))
        (PORT d[6] (4503:4503:4503) (4479:4479:4479))
        (PORT d[7] (3384:3384:3384) (3547:3547:3547))
        (PORT d[8] (5362:5362:5362) (5317:5317:5317))
        (PORT d[9] (5472:5472:5472) (5302:5302:5302))
        (PORT d[10] (3813:3813:3813) (3731:3731:3731))
        (PORT d[11] (4475:4475:4475) (4464:4464:4464))
        (PORT d[12] (4749:4749:4749) (4615:4615:4615))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4632:4632:4632) (4714:4714:4714))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (4960:4960:4960) (5044:5044:5044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2359:2359:2359) (2353:2353:2353))
        (PORT datab (1672:1672:1672) (1723:1723:1723))
        (PORT datac (1669:1669:1669) (1708:1708:1708))
        (PORT datad (1510:1510:1510) (1452:1452:1452))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1736:1736:1736))
        (PORT datab (1672:1672:1672) (1722:1722:1722))
        (PORT datac (752:752:752) (754:754:754))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1944:1944:1944))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1637:1637:1637) (1598:1598:1598))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1521:1521:1521) (1536:1536:1536))
        (PORT datac (5307:5307:5307) (5678:5678:5678))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1141:1141:1141) (1150:1150:1150))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (711:711:711) (725:725:725))
        (PORT datac (449:449:449) (469:469:469))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1269:1269:1269))
        (PORT datac (731:731:731) (788:788:788))
        (PORT datad (991:991:991) (1031:1031:1031))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3750:3750:3750))
        (PORT d[1] (3021:3021:3021) (3092:3092:3092))
        (PORT d[2] (2012:2012:2012) (2124:2124:2124))
        (PORT d[3] (3308:3308:3308) (3394:3394:3394))
        (PORT d[4] (3804:3804:3804) (3837:3837:3837))
        (PORT d[5] (3484:3484:3484) (3422:3422:3422))
        (PORT d[6] (3521:3521:3521) (3477:3477:3477))
        (PORT d[7] (3051:3051:3051) (3078:3078:3078))
        (PORT d[8] (4197:4197:4197) (4104:4104:4104))
        (PORT d[9] (3941:3941:3941) (3854:3854:3854))
        (PORT d[10] (2814:2814:2814) (2815:2815:2815))
        (PORT d[11] (3950:3950:3950) (3975:3975:3975))
        (PORT d[12] (3313:3313:3313) (3261:3261:3261))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5657:5657:5657))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT d[0] (4662:4662:4662) (4648:4648:4648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4117:4117:4117))
        (PORT d[1] (3054:3054:3054) (3127:3127:3127))
        (PORT d[2] (1999:1999:1999) (2112:2112:2112))
        (PORT d[3] (3296:3296:3296) (3378:3378:3378))
        (PORT d[4] (3783:3783:3783) (3819:3819:3819))
        (PORT d[5] (3864:3864:3864) (3805:3805:3805))
        (PORT d[6] (3822:3822:3822) (3769:3769:3769))
        (PORT d[7] (3421:3421:3421) (3448:3448:3448))
        (PORT d[8] (4862:4862:4862) (4745:4745:4745))
        (PORT d[9] (4253:4253:4253) (4159:4159:4159))
        (PORT d[10] (3083:3083:3083) (3073:3073:3073))
        (PORT d[11] (4335:4335:4335) (4366:4366:4366))
        (PORT d[12] (3291:3291:3291) (3236:3236:3236))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5951:5951:5951) (6015:6015:6015))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT d[0] (5599:5599:5599) (5690:5690:5690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4277:4277:4277))
        (PORT d[1] (1982:1982:1982) (2073:2073:2073))
        (PORT d[2] (2051:2051:2051) (2164:2164:2164))
        (PORT d[3] (3755:3755:3755) (3872:3872:3872))
        (PORT d[4] (3543:3543:3543) (3638:3638:3638))
        (PORT d[5] (3744:3744:3744) (3706:3706:3706))
        (PORT d[6] (3832:3832:3832) (3812:3812:3812))
        (PORT d[7] (3777:3777:3777) (3979:3979:3979))
        (PORT d[8] (4251:4251:4251) (4210:4210:4210))
        (PORT d[9] (4692:4692:4692) (4516:4516:4516))
        (PORT d[10] (3107:3107:3107) (3023:3023:3023))
        (PORT d[11] (3748:3748:3748) (3741:3741:3741))
        (PORT d[12] (3373:3373:3373) (3265:3265:3265))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4379:4379:4379))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (4245:4245:4245) (4046:4046:4046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1753:1753:1753))
        (PORT datab (1672:1672:1672) (1722:1722:1722))
        (PORT datac (745:745:745) (742:742:742))
        (PORT datad (2435:2435:2435) (2364:2364:2364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5130:5130:5130) (5332:5332:5332))
        (PORT d[1] (3598:3598:3598) (3808:3808:3808))
        (PORT d[2] (2807:2807:2807) (2940:2940:2940))
        (PORT d[3] (3688:3688:3688) (3796:3796:3796))
        (PORT d[4] (4076:4076:4076) (4290:4290:4290))
        (PORT d[5] (4709:4709:4709) (4702:4702:4702))
        (PORT d[6] (4691:4691:4691) (4785:4785:4785))
        (PORT d[7] (3759:3759:3759) (3952:3952:3952))
        (PORT d[8] (4483:4483:4483) (4357:4357:4357))
        (PORT d[9] (4592:4592:4592) (4487:4487:4487))
        (PORT d[10] (3841:3841:3841) (4030:4030:4030))
        (PORT d[11] (4277:4277:4277) (4342:4342:4342))
        (PORT d[12] (2397:2397:2397) (2389:2389:2389))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5425:5425:5425))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT d[0] (3377:3377:3377) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (811:811:811))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1667:1667:1667) (1705:1705:1705))
        (PORT datad (1796:1796:1796) (1816:1816:1816))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4168:4168:4168))
        (PORT d[1] (2709:2709:2709) (2785:2785:2785))
        (PORT d[2] (4343:4343:4343) (4430:4430:4430))
        (PORT d[3] (4846:4846:4846) (4972:4972:4972))
        (PORT d[4] (3529:3529:3529) (3572:3572:3572))
        (PORT d[5] (4461:4461:4461) (4377:4377:4377))
        (PORT d[6] (4829:4829:4829) (4765:4765:4765))
        (PORT d[7] (4756:4756:4756) (4927:4927:4927))
        (PORT d[8] (4959:4959:4959) (4916:4916:4916))
        (PORT d[9] (4784:4784:4784) (4697:4697:4697))
        (PORT d[10] (3763:3763:3763) (3786:3786:3786))
        (PORT d[11] (4223:4223:4223) (4172:4172:4172))
        (PORT d[12] (4564:4564:4564) (4496:4496:4496))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4464:4464:4464) (4456:4456:4456))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT d[0] (3024:3024:3024) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3316:3316:3316))
        (PORT d[1] (2281:2281:2281) (2352:2352:2352))
        (PORT d[2] (1998:1998:1998) (2105:2105:2105))
        (PORT d[3] (4083:4083:4083) (4186:4186:4186))
        (PORT d[4] (2725:2725:2725) (2770:2770:2770))
        (PORT d[5] (3034:3034:3034) (2965:2965:2965))
        (PORT d[6] (3090:3090:3090) (3031:3031:3031))
        (PORT d[7] (4590:4590:4590) (4831:4831:4831))
        (PORT d[8] (4264:4264:4264) (4219:4219:4219))
        (PORT d[9] (3628:3628:3628) (3541:3541:3541))
        (PORT d[10] (2409:2409:2409) (2399:2399:2399))
        (PORT d[11] (3515:3515:3515) (3527:3527:3527))
        (PORT d[12] (2954:2954:2954) (2897:2897:2897))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4926:4926:4926))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (3203:3203:3203) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1754:1754:1754))
        (PORT datab (1672:1672:1672) (1722:1722:1722))
        (PORT datac (1393:1393:1393) (1404:1404:1404))
        (PORT datad (1624:1624:1624) (1591:1591:1591))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3746:3746:3746))
        (PORT d[1] (2307:2307:2307) (2400:2400:2400))
        (PORT d[2] (3969:3969:3969) (4017:4017:4017))
        (PORT d[3] (4426:4426:4426) (4540:4540:4540))
        (PORT d[4] (3135:3135:3135) (3175:3175:3175))
        (PORT d[5] (3810:3810:3810) (3738:3738:3738))
        (PORT d[6] (4169:4169:4169) (4112:4112:4112))
        (PORT d[7] (4392:4392:4392) (4564:4564:4564))
        (PORT d[8] (4256:4256:4256) (4217:4217:4217))
        (PORT d[9] (4088:4088:4088) (4009:4009:4009))
        (PORT d[10] (3079:3079:3079) (3103:3103:3103))
        (PORT d[11] (3502:3502:3502) (3454:3454:3454))
        (PORT d[12] (4181:4181:4181) (4106:4106:4106))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3701:3701:3701))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (4495:4495:4495) (4448:4448:4448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4489:4489:4489))
        (PORT d[1] (3339:3339:3339) (3406:3406:3406))
        (PORT d[2] (1642:1642:1642) (1717:1717:1717))
        (PORT d[3] (3730:3730:3730) (3821:3821:3821))
        (PORT d[4] (4466:4466:4466) (4495:4495:4495))
        (PORT d[5] (4236:4236:4236) (4182:4182:4182))
        (PORT d[6] (4159:4159:4159) (4107:4107:4107))
        (PORT d[7] (3824:3824:3824) (3993:3993:3993))
        (PORT d[8] (5205:5205:5205) (5098:5098:5098))
        (PORT d[9] (4635:4635:4635) (4544:4544:4544))
        (PORT d[10] (1684:1684:1684) (1638:1638:1638))
        (PORT d[11] (3545:3545:3545) (3585:3585:3585))
        (PORT d[12] (4047:4047:4047) (3986:3986:3986))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6324:6324:6324) (6381:6381:6381))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT d[0] (4444:4444:4444) (4408:4408:4408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (PORT datab (1672:1672:1672) (1722:1722:1722))
        (PORT datac (2278:2278:2278) (2247:2247:2247))
        (PORT datad (1053:1053:1053) (1044:1044:1044))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1945:1945:1945))
        (PORT datab (1684:1684:1684) (1641:1641:1641))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1336:1336:1336))
        (PORT datac (5257:5257:5257) (5647:5647:5647))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1166:1166:1166) (1160:1160:1160))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (426:426:426))
        (PORT datad (838:838:838) (903:903:903))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1033:1033:1033) (1019:1019:1019))
        (PORT sclr (5645:5645:5645) (6069:6069:6069))
        (PORT sload (1520:1520:1520) (1628:1628:1628))
        (PORT ena (1676:1676:1676) (1618:1618:1618))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1254:1254:1254))
        (PORT datab (1124:1124:1124) (1158:1158:1158))
        (PORT datac (1011:1011:1011) (1042:1042:1042))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2714:2714:2714))
        (PORT d[1] (2162:2162:2162) (2207:2207:2207))
        (PORT d[2] (2468:2468:2468) (2617:2617:2617))
        (PORT d[3] (4121:4121:4121) (4275:4275:4275))
        (PORT d[4] (2369:2369:2369) (2375:2375:2375))
        (PORT d[5] (3020:3020:3020) (2978:2978:2978))
        (PORT d[6] (2759:2759:2759) (2743:2743:2743))
        (PORT d[7] (4453:4453:4453) (4639:4639:4639))
        (PORT d[8] (2861:2861:2861) (2856:2856:2856))
        (PORT d[9] (2830:2830:2830) (2817:2817:2817))
        (PORT d[10] (2899:2899:2899) (2971:2971:2971))
        (PORT d[11] (2880:2880:2880) (2860:2860:2860))
        (PORT d[12] (2765:2765:2765) (2738:2738:2738))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4238:4238:4238))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT d[0] (3890:3890:3890) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3740:3740:3740))
        (PORT d[1] (2652:2652:2652) (2726:2726:2726))
        (PORT d[2] (2034:2034:2034) (2146:2146:2146))
        (PORT d[3] (4346:4346:4346) (4451:4451:4451))
        (PORT d[4] (3762:3762:3762) (3795:3795:3795))
        (PORT d[5] (3489:3489:3489) (3429:3429:3429))
        (PORT d[6] (3489:3489:3489) (3441:3441:3441))
        (PORT d[7] (3074:3074:3074) (3105:3105:3105))
        (PORT d[8] (4261:4261:4261) (4165:4165:4165))
        (PORT d[9] (3909:3909:3909) (3817:3817:3817))
        (PORT d[10] (2749:2749:2749) (2744:2744:2744))
        (PORT d[11] (3949:3949:3949) (3974:3974:3974))
        (PORT d[12] (3267:3267:3267) (3209:3209:3209))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (5673:5673:5673))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (4674:4674:4674) (4780:4780:4780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1755:1755:1755))
        (PORT datab (1672:1672:1672) (1722:1722:1722))
        (PORT datac (2791:2791:2791) (2697:2697:2697))
        (PORT datad (1262:1262:1262) (1196:1196:1196))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5349:5349:5349))
        (PORT d[1] (3564:3564:3564) (3767:3767:3767))
        (PORT d[2] (2515:2515:2515) (2675:2675:2675))
        (PORT d[3] (3722:3722:3722) (3842:3842:3842))
        (PORT d[4] (4094:4094:4094) (4309:4309:4309))
        (PORT d[5] (4372:4372:4372) (4367:4367:4367))
        (PORT d[6] (4700:4700:4700) (4801:4801:4801))
        (PORT d[7] (3721:3721:3721) (3880:3880:3880))
        (PORT d[8] (4154:4154:4154) (4037:4037:4037))
        (PORT d[9] (4582:4582:4582) (4477:4477:4477))
        (PORT d[10] (3806:3806:3806) (3993:3993:3993))
        (PORT d[11] (4695:4695:4695) (4766:4766:4766))
        (PORT d[12] (2720:2720:2720) (2702:2702:2702))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (5161:5161:5161))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT d[0] (3404:3404:3404) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5769:5769:5769) (5511:5511:5511))
        (PORT d[1] (3048:3048:3048) (3121:3121:3121))
        (PORT d[2] (2428:2428:2428) (2544:2544:2544))
        (PORT d[3] (3302:3302:3302) (3387:3387:3387))
        (PORT d[4] (3221:3221:3221) (3332:3332:3332))
        (PORT d[5] (4520:4520:4520) (4487:4487:4487))
        (PORT d[6] (4496:4496:4496) (4472:4472:4472))
        (PORT d[7] (4446:4446:4446) (4636:4636:4636))
        (PORT d[8] (4936:4936:4936) (4890:4890:4890))
        (PORT d[9] (5497:5497:5497) (5328:5328:5328))
        (PORT d[10] (3775:3775:3775) (3690:3690:3690))
        (PORT d[11] (4494:4494:4494) (4484:4484:4484))
        (PORT d[12] (4601:4601:4601) (4465:4465:4465))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4374:4374:4374))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT d[0] (4657:4657:4657) (4644:4644:4644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2282:2282:2282) (2230:2230:2230))
        (PORT datac (1666:1666:1666) (1704:1704:1704))
        (PORT datad (1767:1767:1767) (1708:1708:1708))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3486:3486:3486))
        (PORT d[1] (2015:2015:2015) (2106:2106:2106))
        (PORT d[2] (3954:3954:3954) (3999:3999:3999))
        (PORT d[3] (4116:4116:4116) (4241:4241:4241))
        (PORT d[4] (2850:2850:2850) (2900:2900:2900))
        (PORT d[5] (3778:3778:3778) (3702:3702:3702))
        (PORT d[6] (4136:4136:4136) (4077:4077:4077))
        (PORT d[7] (4404:4404:4404) (4577:4577:4577))
        (PORT d[8] (3945:3945:3945) (3911:3911:3911))
        (PORT d[9] (3781:3781:3781) (3708:3708:3708))
        (PORT d[10] (2764:2764:2764) (2811:2811:2811))
        (PORT d[11] (3482:3482:3482) (3427:3427:3427))
        (PORT d[12] (3869:3869:3869) (3806:3806:3806))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3683:3683:3683))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (4508:4508:4508) (4463:4463:4463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4151:4151:4151))
        (PORT d[1] (3005:3005:3005) (3080:3080:3080))
        (PORT d[2] (1635:1635:1635) (1705:1705:1705))
        (PORT d[3] (3321:3321:3321) (3411:3411:3411))
        (PORT d[4] (4112:4112:4112) (4144:4144:4144))
        (PORT d[5] (3872:3872:3872) (3813:3813:3813))
        (PORT d[6] (3854:3854:3854) (3802:3802:3802))
        (PORT d[7] (3435:3435:3435) (3464:3464:3464))
        (PORT d[8] (4809:4809:4809) (4700:4700:4700))
        (PORT d[9] (4285:4285:4285) (4195:4195:4195))
        (PORT d[10] (3096:3096:3096) (3086:3086:3086))
        (PORT d[11] (4312:4312:4312) (4339:4339:4339))
        (PORT d[12] (3622:3622:3622) (3561:3561:3561))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5959:5959:5959) (6023:6023:6023))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (4093:4093:4093) (4064:4064:4064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2388:2388:2388))
        (PORT d[1] (2512:2512:2512) (2569:2569:2569))
        (PORT d[2] (2579:2579:2579) (2593:2593:2593))
        (PORT d[3] (4479:4479:4479) (4627:4627:4627))
        (PORT d[4] (2021:2021:2021) (2035:2035:2035))
        (PORT d[5] (2622:2622:2622) (2593:2593:2593))
        (PORT d[6] (2984:2984:2984) (2946:2946:2946))
        (PORT d[7] (4127:4127:4127) (4319:4319:4319))
        (PORT d[8] (2802:2802:2802) (2788:2788:2788))
        (PORT d[9] (2440:2440:2440) (2430:2430:2430))
        (PORT d[10] (2910:2910:2910) (2986:2986:2986))
        (PORT d[11] (3229:3229:3229) (3203:3203:3203))
        (PORT d[12] (2671:2671:2671) (2636:2636:2636))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4548:4548:4548))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT d[0] (4129:4129:4129) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3473:3473:3473))
        (PORT d[1] (1981:1981:1981) (2081:2081:2081))
        (PORT d[2] (3587:3587:3587) (3638:3638:3638))
        (PORT d[3] (4354:4354:4354) (4463:4463:4463))
        (PORT d[4] (2397:2397:2397) (2464:2464:2464))
        (PORT d[5] (3116:3116:3116) (3048:3048:3048))
        (PORT d[6] (3822:3822:3822) (3771:3771:3771))
        (PORT d[7] (4359:4359:4359) (4531:4531:4531))
        (PORT d[8] (3935:3935:3935) (3900:3900:3900))
        (PORT d[9] (3734:3734:3734) (3657:3657:3657))
        (PORT d[10] (3088:3088:3088) (3119:3119:3119))
        (PORT d[11] (3127:3127:3127) (3082:3082:3082))
        (PORT d[12] (3828:3828:3828) (3759:3759:3759))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (4029:4029:4029))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT d[0] (3161:3161:3161) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1753:1753:1753))
        (PORT datab (2555:2555:2555) (2489:2489:2489))
        (PORT datac (3211:3211:3211) (3239:3239:3239))
        (PORT datad (1638:1638:1638) (1676:1676:1676))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3171:3171:3171) (3271:3271:3271))
        (PORT datab (1673:1673:1673) (1723:1723:1723))
        (PORT datac (1006:1006:1006) (986:986:986))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1943:1943:1943))
        (PORT datab (1683:1683:1683) (1640:1640:1640))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1314:1314:1314))
        (PORT datac (5257:5257:5257) (5648:5648:5648))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1325:1325:1325) (1306:1306:1306))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (646:646:646))
        (PORT datad (842:842:842) (909:909:909))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1155:1155:1155) (1157:1157:1157))
        (PORT sclr (5645:5645:5645) (6069:6069:6069))
        (PORT sload (1520:1520:1520) (1628:1628:1628))
        (PORT ena (1676:1676:1676) (1618:1618:1618))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1255:1255:1255))
        (PORT datab (1043:1043:1043) (1075:1075:1075))
        (PORT datac (1034:1034:1034) (1060:1060:1060))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4502:4502:4502))
        (PORT d[1] (2718:2718:2718) (2849:2849:2849))
        (PORT d[2] (4687:4687:4687) (4770:4770:4770))
        (PORT d[3] (5201:5201:5201) (5323:5323:5323))
        (PORT d[4] (3911:3911:3911) (3959:3959:3959))
        (PORT d[5] (3835:3835:3835) (3782:3782:3782))
        (PORT d[6] (5239:5239:5239) (5172:5172:5172))
        (PORT d[7] (3702:3702:3702) (3878:3878:3878))
        (PORT d[8] (4145:4145:4145) (4047:4047:4047))
        (PORT d[9] (5147:5147:5147) (5063:5063:5063))
        (PORT d[10] (4114:4114:4114) (4133:4133:4133))
        (PORT d[11] (4578:4578:4578) (4528:4528:4528))
        (PORT d[12] (4230:4230:4230) (4179:4179:4179))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3356:3356:3356))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT d[0] (4181:4181:4181) (4105:4105:4105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4512:4512:4512))
        (PORT d[1] (2356:2356:2356) (2488:2488:2488))
        (PORT d[2] (4344:4344:4344) (4431:4431:4431))
        (PORT d[3] (5150:5150:5150) (5266:5266:5266))
        (PORT d[4] (3886:3886:3886) (3931:3931:3931))
        (PORT d[5] (4427:4427:4427) (4343:4343:4343))
        (PORT d[6] (4837:4837:4837) (4773:4773:4773))
        (PORT d[7] (4757:4757:4757) (4928:4928:4928))
        (PORT d[8] (4929:4929:4929) (4885:4885:4885))
        (PORT d[9] (4816:4816:4816) (4733:4733:4733))
        (PORT d[10] (3795:3795:3795) (3823:3823:3823))
        (PORT d[11] (4198:4198:4198) (4146:4146:4146))
        (PORT d[12] (4873:4873:4873) (4796:4796:4796))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4478:4478:4478) (4471:4471:4471))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (2729:2729:2729) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (4919:4919:4919))
        (PORT d[1] (2350:2350:2350) (2437:2437:2437))
        (PORT d[2] (2033:2033:2033) (2147:2147:2147))
        (PORT d[3] (4370:4370:4370) (4476:4476:4476))
        (PORT d[4] (3186:3186:3186) (3286:3286:3286))
        (PORT d[5] (3826:3826:3826) (3798:3798:3798))
        (PORT d[6] (3856:3856:3856) (3840:3840:3840))
        (PORT d[7] (4116:4116:4116) (4310:4310:4310))
        (PORT d[8] (4612:4612:4612) (4565:4565:4565))
        (PORT d[9] (5023:5023:5023) (4841:4841:4841))
        (PORT d[10] (3105:3105:3105) (3024:3024:3024))
        (PORT d[11] (3741:3741:3741) (3732:3732:3732))
        (PORT d[12] (4040:4040:4040) (3914:3914:3914))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4353:4353:4353))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (4255:4255:4255) (4352:4352:4352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1221:1221:1221))
        (PORT datab (1125:1125:1125) (1198:1198:1198))
        (PORT datac (1720:1720:1720) (1725:1725:1725))
        (PORT datad (2411:2411:2411) (2446:2446:2446))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4569:4569:4569))
        (PORT d[1] (2367:2367:2367) (2501:2501:2501))
        (PORT d[2] (4686:4686:4686) (4769:4769:4769))
        (PORT d[3] (4817:4817:4817) (4942:4942:4942))
        (PORT d[4] (3910:3910:3910) (3958:3958:3958))
        (PORT d[5] (3873:3873:3873) (3826:3826:3826))
        (PORT d[6] (5237:5237:5237) (5172:5172:5172))
        (PORT d[7] (3709:3709:3709) (3883:3883:3883))
        (PORT d[8] (4947:4947:4947) (4904:4904:4904))
        (PORT d[9] (5139:5139:5139) (5053:5053:5053))
        (PORT d[10] (4139:4139:4139) (4161:4161:4161))
        (PORT d[11] (4605:4605:4605) (4551:4551:4551))
        (PORT d[12] (4939:4939:4939) (4867:4867:4867))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3338:3338:3338))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (4132:4132:4132) (4055:4055:4055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1846:1846:1846))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1776:1776:1776) (1799:1799:1799))
        (PORT datad (1094:1094:1094) (1155:1155:1155))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1999:1999:1999))
        (PORT d[1] (3637:3637:3637) (3697:3697:3697))
        (PORT d[2] (3892:3892:3892) (3880:3880:3880))
        (PORT d[3] (1509:1509:1509) (1519:1519:1519))
        (PORT d[4] (2720:2720:2720) (2727:2727:2727))
        (PORT d[5] (1387:1387:1387) (1379:1379:1379))
        (PORT d[6] (1481:1481:1481) (1484:1484:1484))
        (PORT d[7] (3002:3002:3002) (3040:3040:3040))
        (PORT d[8] (1444:1444:1444) (1442:1442:1442))
        (PORT d[9] (1468:1468:1468) (1473:1473:1473))
        (PORT d[10] (2527:2527:2527) (2575:2575:2575))
        (PORT d[11] (1821:1821:1821) (1815:1815:1815))
        (PORT d[12] (1385:1385:1385) (1378:1378:1378))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4849:4849:4849))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT d[0] (2583:2583:2583) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1666:1666:1666))
        (PORT d[1] (3228:3228:3228) (3289:3289:3289))
        (PORT d[2] (1859:1859:1859) (1875:1875:1875))
        (PORT d[3] (1807:1807:1807) (1816:1816:1816))
        (PORT d[4] (2012:2012:2012) (2020:2020:2020))
        (PORT d[5] (3706:3706:3706) (3661:3661:3661))
        (PORT d[6] (3679:3679:3679) (3639:3639:3639))
        (PORT d[7] (3025:3025:3025) (3060:3060:3060))
        (PORT d[8] (1788:1788:1788) (1779:1779:1779))
        (PORT d[9] (2069:2069:2069) (2061:2061:2061))
        (PORT d[10] (2780:2780:2780) (2810:2810:2810))
        (PORT d[11] (1809:1809:1809) (1807:1807:1807))
        (PORT d[12] (2680:2680:2680) (2659:2659:2659))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4537:4537:4537))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (2870:2870:2870) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5358:5358:5358) (5507:5507:5507))
        (PORT d[1] (3535:3535:3535) (3748:3748:3748))
        (PORT d[2] (2796:2796:2796) (2947:2947:2947))
        (PORT d[3] (3318:3318:3318) (3392:3392:3392))
        (PORT d[4] (4699:4699:4699) (4841:4841:4841))
        (PORT d[5] (2399:2399:2399) (2385:2385:2385))
        (PORT d[6] (4683:4683:4683) (4793:4793:4793))
        (PORT d[7] (4137:4137:4137) (4374:4374:4374))
        (PORT d[8] (2344:2344:2344) (2307:2307:2307))
        (PORT d[9] (2228:2228:2228) (2234:2234:2234))
        (PORT d[10] (1850:1850:1850) (1845:1845:1845))
        (PORT d[11] (5027:5027:5027) (5147:5147:5147))
        (PORT d[12] (2402:2402:2402) (2380:2380:2380))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2643:2643:2643))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT d[0] (3025:3025:3025) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1437:1437:1437))
        (PORT datab (1122:1122:1122) (1193:1193:1193))
        (PORT datac (1697:1697:1697) (1686:1686:1686))
        (PORT datad (1105:1105:1105) (1173:1173:1173))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5761:5761:5761) (5915:5915:5915))
        (PORT d[1] (3050:3050:3050) (3136:3136:3136))
        (PORT d[2] (2790:2790:2790) (2904:2904:2904))
        (PORT d[3] (4125:4125:4125) (4253:4253:4253))
        (PORT d[4] (3605:3605:3605) (3710:3710:3710))
        (PORT d[5] (4563:4563:4563) (4537:4537:4537))
        (PORT d[6] (4531:4531:4531) (4515:4515:4515))
        (PORT d[7] (3409:3409:3409) (3574:3574:3574))
        (PORT d[8] (5345:5345:5345) (5298:5298:5298))
        (PORT d[9] (5860:5860:5860) (5696:5696:5696))
        (PORT d[10] (3780:3780:3780) (3702:3702:3702))
        (PORT d[11] (4820:4820:4820) (4805:4805:4805))
        (PORT d[12] (4633:4633:4633) (4497:4497:4497))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4667:4667:4667) (4752:4752:4752))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT d[0] (4676:4676:4676) (4665:4665:4665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1082:1082:1082))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1515:1515:1515) (1509:1509:1509))
        (PORT datad (1098:1098:1098) (1166:1166:1166))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1066:1066:1066) (1064:1064:1064))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1038:1038:1038) (1088:1088:1088))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2000:2000:2000) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5105:5105:5105) (5487:5487:5487))
        (PORT datac (1003:1003:1003) (1025:1025:1025))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1046:1046:1046) (1026:1026:1026))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (956:956:956))
        (PORT datad (614:614:614) (593:593:593))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1073:1073:1073) (1064:1064:1064))
        (PORT sclr (5645:5645:5645) (6069:6069:6069))
        (PORT sload (1520:1520:1520) (1628:1628:1628))
        (PORT ena (1676:1676:1676) (1618:1618:1618))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1194:1194:1194))
        (PORT datac (1156:1156:1156) (1236:1236:1236))
        (PORT datad (465:465:465) (523:523:523))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5701:5701:5701) (5849:5849:5849))
        (PORT d[1] (3160:3160:3160) (3362:3362:3362))
        (PORT d[2] (2768:2768:2768) (2920:2920:2920))
        (PORT d[3] (3722:3722:3722) (3799:3799:3799))
        (PORT d[4] (5096:5096:5096) (5235:5235:5235))
        (PORT d[5] (2604:2604:2604) (2557:2557:2557))
        (PORT d[6] (5074:5074:5074) (5178:5178:5178))
        (PORT d[7] (4230:4230:4230) (4481:4481:4481))
        (PORT d[8] (1983:1983:1983) (1949:1949:1949))
        (PORT d[9] (1483:1483:1483) (1485:1485:1485))
        (PORT d[10] (1445:1445:1445) (1442:1442:1442))
        (PORT d[11] (5402:5402:5402) (5521:5521:5521))
        (PORT d[12] (1805:1805:1805) (1800:1800:1800))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2285:2285:2285))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (2958:2958:2958) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4974:4974:4974))
        (PORT d[1] (3844:3844:3844) (3993:3993:3993))
        (PORT d[2] (4745:4745:4745) (4863:4863:4863))
        (PORT d[3] (4089:4089:4089) (4215:4215:4215))
        (PORT d[4] (4169:4169:4169) (4246:4246:4246))
        (PORT d[5] (3451:3451:3451) (3396:3396:3396))
        (PORT d[6] (6005:6005:6005) (5941:5941:5941))
        (PORT d[7] (4108:4108:4108) (4284:4284:4284))
        (PORT d[8] (3841:3841:3841) (3746:3746:3746))
        (PORT d[9] (5524:5524:5524) (5445:5445:5445))
        (PORT d[10] (3924:3924:3924) (3990:3990:3990))
        (PORT d[11] (4937:4937:4937) (4886:4886:4886))
        (PORT d[12] (3821:3821:3821) (3766:3766:3766))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (2968:2968:2968))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT d[0] (3083:3083:3083) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4595:4595:4595))
        (PORT d[1] (3510:3510:3510) (3667:3667:3667))
        (PORT d[2] (4125:4125:4125) (4259:4259:4259))
        (PORT d[3] (4442:4442:4442) (4559:4559:4559))
        (PORT d[4] (3167:3167:3167) (3279:3279:3279))
        (PORT d[5] (3119:3119:3119) (3068:3068:3068))
        (PORT d[6] (5997:5997:5997) (5931:5931:5931))
        (PORT d[7] (4085:4085:4085) (4285:4285:4285))
        (PORT d[8] (3467:3467:3467) (3375:3375:3375))
        (PORT d[9] (5898:5898:5898) (5824:5824:5824))
        (PORT d[10] (3551:3551:3551) (3623:3623:3623))
        (PORT d[11] (4729:4729:4729) (4863:4863:4863))
        (PORT d[12] (3439:3439:3439) (3384:3384:3384))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2949:2949:2949))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT d[0] (3457:3457:3457) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1817:1817:1817))
        (PORT datab (2058:2058:2058) (2067:2067:2067))
        (PORT datac (1136:1136:1136) (1219:1219:1219))
        (PORT datad (1384:1384:1384) (1441:1441:1441))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (5275:5275:5275))
        (PORT d[1] (2736:2736:2736) (2871:2871:2871))
        (PORT d[2] (4028:4028:4028) (4120:4120:4120))
        (PORT d[3] (5234:5234:5234) (5357:5357:5357))
        (PORT d[4] (4242:4242:4242) (4285:4285:4285))
        (PORT d[5] (3848:3848:3848) (3795:3795:3795))
        (PORT d[6] (5240:5240:5240) (5173:5173:5173))
        (PORT d[7] (3736:3736:3736) (3914:3914:3914))
        (PORT d[8] (4176:4176:4176) (4081:4081:4081))
        (PORT d[9] (5179:5179:5179) (5100:5100:5100))
        (PORT d[10] (4146:4146:4146) (4169:4169:4169))
        (PORT d[11] (4584:4584:4584) (4537:4537:4537))
        (PORT d[12] (4199:4199:4199) (4142:4142:4142))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3351:3351:3351))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT d[0] (2985:2985:2985) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1281:1281:1281))
        (PORT datab (1394:1394:1394) (1379:1379:1379))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1868:1868:1868) (1791:1791:1791))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5274:5274:5274))
        (PORT d[1] (3538:3538:3538) (3739:3739:3739))
        (PORT d[2] (2841:2841:2841) (2995:2995:2995))
        (PORT d[3] (3744:3744:3744) (3865:3865:3865))
        (PORT d[4] (4072:4072:4072) (4280:4280:4280))
        (PORT d[5] (4064:4064:4064) (4067:4067:4067))
        (PORT d[6] (5095:5095:5095) (5190:5190:5190))
        (PORT d[7] (3744:3744:3744) (3936:3936:3936))
        (PORT d[8] (3791:3791:3791) (3670:3670:3670))
        (PORT d[9] (3606:3606:3606) (3535:3535:3535))
        (PORT d[10] (3795:3795:3795) (3979:3979:3979))
        (PORT d[11] (4579:4579:4579) (4647:4647:4647))
        (PORT d[12] (2722:2722:2722) (2695:2695:2695))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5166:5166:5166))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (3452:3452:3452) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (5331:5331:5331))
        (PORT d[1] (3917:3917:3917) (4115:4115:4115))
        (PORT d[2] (2487:2487:2487) (2645:2645:2645))
        (PORT d[3] (3725:3725:3725) (3846:3846:3846))
        (PORT d[4] (4408:4408:4408) (4615:4615:4615))
        (PORT d[5] (4372:4372:4372) (4368:4368:4368))
        (PORT d[6] (4660:4660:4660) (4757:4757:4757))
        (PORT d[7] (3721:3721:3721) (3880:3880:3880))
        (PORT d[8] (4155:4155:4155) (4038:4038:4038))
        (PORT d[9] (4591:4591:4591) (4486:4486:4486))
        (PORT d[10] (3871:3871:3871) (4065:4065:4065))
        (PORT d[11] (4699:4699:4699) (4773:4773:4773))
        (PORT d[12] (2709:2709:2709) (2690:2690:2690))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5300:5300:5300) (5440:5440:5440))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (3750:3750:3750) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2377:2377:2377))
        (PORT d[1] (2361:2361:2361) (2324:2324:2324))
        (PORT d[2] (1140:1140:1140) (1145:1145:1145))
        (PORT d[3] (1140:1140:1140) (1152:1152:1152))
        (PORT d[4] (1340:1340:1340) (1332:1332:1332))
        (PORT d[5] (1396:1396:1396) (1383:1383:1383))
        (PORT d[6] (1513:1513:1513) (1522:1522:1522))
        (PORT d[7] (3398:3398:3398) (3441:3441:3441))
        (PORT d[8] (1069:1069:1069) (1068:1068:1068))
        (PORT d[9] (1105:1105:1105) (1113:1113:1113))
        (PORT d[10] (1099:1099:1099) (1086:1086:1086))
        (PORT d[11] (2177:2177:2177) (2168:2168:2168))
        (PORT d[12] (2105:2105:2105) (2101:2101:2101))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2020:2020:2020))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT d[0] (2579:2579:2579) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (4940:4940:4940))
        (PORT d[1] (3538:3538:3538) (3697:3697:3697))
        (PORT d[2] (4774:4774:4774) (4893:4893:4893))
        (PORT d[3] (3782:3782:3782) (3913:3913:3913))
        (PORT d[4] (3846:3846:3846) (3933:3933:3933))
        (PORT d[5] (3159:3159:3159) (3117:3117:3117))
        (PORT d[6] (5996:5996:5996) (5930:5930:5930))
        (PORT d[7] (4108:4108:4108) (4309:4309:4309))
        (PORT d[8] (3833:3833:3833) (3737:3737:3737))
        (PORT d[9] (6167:6167:6167) (6090:6090:6090))
        (PORT d[10] (3885:3885:3885) (3947:3947:3947))
        (PORT d[11] (4762:4762:4762) (4896:4896:4896))
        (PORT d[12] (3471:3471:3471) (3421:3421:3421))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2843:2843:2843))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (3832:3832:3832) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1270:1270:1270))
        (PORT datab (1128:1128:1128) (1123:1123:1123))
        (PORT datac (1881:1881:1881) (1805:1805:1805))
        (PORT datad (1384:1384:1384) (1441:1441:1441))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2202:2202:2202))
        (PORT datab (1419:1419:1419) (1487:1487:1487))
        (PORT datac (1827:1827:1827) (1818:1818:1818))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1687:1687:1687))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1378:1378:1378) (1411:1411:1411))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2665:2665:2665) (2601:2601:2601))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (5058:5058:5058) (5445:5445:5445))
        (PORT datad (987:987:987) (1005:1005:1005))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1030:1030:1030) (1006:1006:1006))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (959:959:959))
        (PORT datad (405:405:405) (412:412:412))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1073:1073:1073) (1067:1067:1067))
        (PORT sclr (5645:5645:5645) (6069:6069:6069))
        (PORT sload (1520:1520:1520) (1628:1628:1628))
        (PORT ena (1676:1676:1676) (1618:1618:1618))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1152:1152:1152) (1195:1195:1195))
        (PORT datac (1159:1159:1159) (1240:1240:1240))
        (PORT datad (440:440:440) (499:499:499))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6024:6024:6024) (6161:6161:6161))
        (PORT d[1] (3855:3855:3855) (4056:4056:4056))
        (PORT d[2] (3424:3424:3424) (3565:3565:3565))
        (PORT d[3] (3717:3717:3717) (3795:3795:3795))
        (PORT d[4] (1767:1767:1767) (1756:1756:1756))
        (PORT d[5] (1992:1992:1992) (1975:1975:1975))
        (PORT d[6] (5448:5448:5448) (5545:5545:5545))
        (PORT d[7] (4600:4600:4600) (4849:4849:4849))
        (PORT d[8] (2387:2387:2387) (2351:2351:2351))
        (PORT d[9] (1423:1423:1423) (1427:1427:1427))
        (PORT d[10] (1095:1095:1095) (1089:1089:1089))
        (PORT d[11] (1476:1476:1476) (1475:1475:1475))
        (PORT d[12] (1370:1370:1370) (1361:1361:1361))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1955:1955:1955))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (2573:2573:2573) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4928:4928:4928))
        (PORT d[1] (3111:3111:3111) (3239:3239:3239))
        (PORT d[2] (4066:4066:4066) (4160:4160:4160))
        (PORT d[3] (3739:3739:3739) (3868:3868:3868))
        (PORT d[4] (4176:4176:4176) (4253:4253:4253))
        (PORT d[5] (3452:3452:3452) (3397:3397:3397))
        (PORT d[6] (5634:5634:5634) (5568:5568:5568))
        (PORT d[7] (4074:4074:4074) (4248:4248:4248))
        (PORT d[8] (3798:3798:3798) (3705:3705:3705))
        (PORT d[9] (5555:5555:5555) (5487:5487:5487))
        (PORT d[10] (3893:3893:3893) (3965:3965:3965))
        (PORT d[11] (5066:5066:5066) (5194:5194:5194))
        (PORT d[12] (3853:3853:3853) (3803:3803:3803))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2977:2977:2977))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2551:2551:2551))
        (PORT d[0] (2739:2739:2739) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1060:1060:1060))
        (PORT datab (1418:1418:1418) (1487:1487:1487))
        (PORT datac (1146:1146:1146) (1232:1232:1232))
        (PORT datad (1488:1488:1488) (1422:1422:1422))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4594:4594:4594))
        (PORT d[1] (3504:3504:3504) (3660:3660:3660))
        (PORT d[2] (4403:4403:4403) (4516:4516:4516))
        (PORT d[3] (3754:3754:3754) (3879:3879:3879))
        (PORT d[4] (3433:3433:3433) (3538:3538:3538))
        (PORT d[5] (3128:3128:3128) (3075:3075:3075))
        (PORT d[6] (6360:6360:6360) (6292:6292:6292))
        (PORT d[7] (4070:4070:4070) (4268:4268:4268))
        (PORT d[8] (3497:3497:3497) (3410:3410:3410))
        (PORT d[9] (6152:6152:6152) (6063:6063:6063))
        (PORT d[10] (3550:3550:3550) (3622:3622:3622))
        (PORT d[11] (4773:4773:4773) (4908:4908:4908))
        (PORT d[12] (3462:3462:3462) (3411:3411:3411))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2966:2966:2966))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (3826:3826:3826) (3753:3753:3753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2767:2767:2767))
        (PORT d[1] (4199:4199:4199) (4401:4401:4401))
        (PORT d[2] (1081:1081:1081) (1087:1087:1087))
        (PORT d[3] (4090:4090:4090) (4162:4162:4162))
        (PORT d[4] (1402:1402:1402) (1399:1399:1399))
        (PORT d[5] (2379:2379:2379) (2355:2355:2355))
        (PORT d[6] (1476:1476:1476) (1482:1482:1482))
        (PORT d[7] (3775:3775:3775) (3817:3817:3817))
        (PORT d[8] (2720:2720:2720) (2676:2676:2676))
        (PORT d[9] (1129:1129:1129) (1131:1131:1131))
        (PORT d[10] (1044:1044:1044) (1033:1033:1033))
        (PORT d[11] (1817:1817:1817) (1812:1812:1812))
        (PORT d[12] (1420:1420:1420) (1406:1406:1406))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1604:1604:1604))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT d[0] (2289:2289:2289) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2236:2236:2236) (2150:2150:2150))
        (PORT datac (1146:1146:1146) (1232:1232:1232))
        (PORT datad (714:714:714) (701:701:701))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2712:2712:2712))
        (PORT d[1] (2381:2381:2381) (2347:2347:2347))
        (PORT d[2] (764:764:764) (770:770:770))
        (PORT d[3] (806:806:806) (811:811:811))
        (PORT d[4] (1417:1417:1417) (1415:1415:1415))
        (PORT d[5] (1019:1019:1019) (1020:1020:1020))
        (PORT d[6] (1486:1486:1486) (1491:1491:1491))
        (PORT d[7] (3729:3729:3729) (3767:3767:3767))
        (PORT d[8] (2728:2728:2728) (2685:2685:2685))
        (PORT d[9] (1443:1443:1443) (1449:1449:1449))
        (PORT d[10] (1101:1101:1101) (1087:1087:1087))
        (PORT d[11] (2129:2129:2129) (2116:2116:2116))
        (PORT d[12] (2122:2122:2122) (2122:2122:2122))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1968:1968:1968))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (PORT d[0] (2611:2611:2611) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6041:6041:6041) (6179:6179:6179))
        (PORT d[1] (3874:3874:3874) (4076:4076:4076))
        (PORT d[2] (2804:2804:2804) (2957:2957:2957))
        (PORT d[3] (3278:3278:3278) (3355:3355:3355))
        (PORT d[4] (5097:5097:5097) (5236:5236:5236))
        (PORT d[5] (2913:2913:2913) (2855:2855:2855))
        (PORT d[6] (5409:5409:5409) (5503:5503:5503))
        (PORT d[7] (4536:4536:4536) (4777:4777:4777))
        (PORT d[8] (2333:2333:2333) (2288:2288:2288))
        (PORT d[9] (1458:1458:1458) (1464:1464:1464))
        (PORT d[10] (1436:1436:1436) (1432:1432:1432))
        (PORT d[11] (5370:5370:5370) (5489:5489:5489))
        (PORT d[12] (1733:1733:1733) (1721:1721:1721))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2306:2306:2306))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT d[0] (3691:3691:3691) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1275:1275:1275))
        (PORT datab (1078:1078:1078) (1055:1055:1055))
        (PORT datac (1423:1423:1423) (1398:1398:1398))
        (PORT datad (1384:1384:1384) (1441:1441:1441))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5383:5383:5383) (5533:5533:5533))
        (PORT d[1] (3875:3875:3875) (4080:4080:4080))
        (PORT d[2] (2771:2771:2771) (2924:2924:2924))
        (PORT d[3] (3295:3295:3295) (3368:3368:3368))
        (PORT d[4] (4336:4336:4336) (4483:4483:4483))
        (PORT d[5] (2711:2711:2711) (2691:2691:2691))
        (PORT d[6] (4733:4733:4733) (4838:4838:4838))
        (PORT d[7] (4189:4189:4189) (4434:4434:4434))
        (PORT d[8] (2282:2282:2282) (2236:2236:2236))
        (PORT d[9] (2211:2211:2211) (2216:2216:2216))
        (PORT d[10] (1779:1779:1779) (1772:1772:1772))
        (PORT d[11] (5011:5011:5011) (5129:5129:5129))
        (PORT d[12] (2436:2436:2436) (2416:2416:2416))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2643:2643:2643))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (5442:5442:5442) (5469:5469:5469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5722:5722:5722) (5871:5871:5871))
        (PORT d[1] (3499:3499:3499) (3710:3710:3710))
        (PORT d[2] (2490:2490:2490) (2649:2649:2649))
        (PORT d[3] (3280:3280:3280) (3357:3357:3357))
        (PORT d[4] (4708:4708:4708) (4851:4851:4851))
        (PORT d[5] (2358:2358:2358) (2338:2338:2338))
        (PORT d[6] (5035:5035:5035) (5134:5134:5134))
        (PORT d[7] (4222:4222:4222) (4472:4472:4472))
        (PORT d[8] (2022:2022:2022) (1992:1992:1992))
        (PORT d[9] (1820:1820:1820) (1827:1827:1827))
        (PORT d[10] (1873:1873:1873) (1871:1871:1871))
        (PORT d[11] (5037:5037:5037) (5158:5158:5158))
        (PORT d[12] (2048:2048:2048) (2037:2037:2037))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2618:2618:2618))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (3273:3273:3273) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1789:1789:1789) (1755:1755:1755))
        (PORT datac (1360:1360:1360) (1340:1340:1340))
        (PORT datad (1385:1385:1385) (1441:1441:1441))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1687:1687:1687))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1378:1378:1378) (1411:1411:1411))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2665:2665:2665) (2601:2601:2601))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5296:5296:5296) (5694:5694:5694))
        (PORT datac (970:970:970) (997:997:997))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1656:1656:1656) (1610:1610:1610))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (953:953:953))
        (PORT datad (377:377:377) (384:384:384))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1089:1089:1089) (1072:1072:1072))
        (PORT sclr (5645:5645:5645) (6069:6069:6069))
        (PORT sload (1520:1520:1520) (1628:1628:1628))
        (PORT ena (1676:1676:1676) (1618:1618:1618))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1166:1166:1166))
        (PORT datab (1155:1155:1155) (1221:1221:1221))
        (PORT datac (274:274:274) (354:354:354))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3126:3126:3126))
        (PORT d[1] (3867:3867:3867) (4075:4075:4075))
        (PORT d[2] (3155:3155:3155) (3304:3304:3304))
        (PORT d[3] (3716:3716:3716) (3794:3794:3794))
        (PORT d[4] (1745:1745:1745) (1736:1736:1736))
        (PORT d[5] (1996:1996:1996) (1980:1980:1980))
        (PORT d[6] (5415:5415:5415) (5510:5510:5510))
        (PORT d[7] (4561:4561:4561) (4807:4807:4807))
        (PORT d[8] (2348:2348:2348) (2306:2306:2306))
        (PORT d[9] (1508:1508:1508) (1512:1512:1512))
        (PORT d[10] (1419:1419:1419) (1413:1413:1413))
        (PORT d[11] (5364:5364:5364) (5481:5481:5481))
        (PORT d[12] (1430:1430:1430) (1422:1422:1422))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2260:2260:2260))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (2982:2982:2982) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3119:3119:3119))
        (PORT d[1] (4219:4219:4219) (4424:4424:4424))
        (PORT d[2] (3108:3108:3108) (3254:3254:3254))
        (PORT d[3] (4083:4083:4083) (4154:4154:4154))
        (PORT d[4] (1764:1764:1764) (1756:1756:1756))
        (PORT d[5] (2931:2931:2931) (2874:2874:2874))
        (PORT d[6] (1839:1839:1839) (1840:1840:1840))
        (PORT d[7] (4569:4569:4569) (4815:4815:4815))
        (PORT d[8] (2358:2358:2358) (2316:2316:2316))
        (PORT d[9] (1173:1173:1173) (1180:1180:1180))
        (PORT d[10] (1094:1094:1094) (1088:1088:1088))
        (PORT d[11] (1111:1111:1111) (1117:1117:1117))
        (PORT d[12] (1097:1097:1097) (1092:1092:1092))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1912:1912:1912))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (2919:2919:2919) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2765:2765:2765))
        (PORT d[1] (4220:4220:4220) (4423:4423:4423))
        (PORT d[2] (1104:1104:1104) (1108:1108:1108))
        (PORT d[3] (4090:4090:4090) (4162:4162:4162))
        (PORT d[4] (1760:1760:1760) (1751:1751:1751))
        (PORT d[5] (2345:2345:2345) (2320:2320:2320))
        (PORT d[6] (1801:1801:1801) (1801:1801:1801))
        (PORT d[7] (3776:3776:3776) (3818:3818:3818))
        (PORT d[8] (2704:2704:2704) (2659:2659:2659))
        (PORT d[9] (1137:1137:1137) (1143:1143:1143))
        (PORT d[10] (1059:1059:1059) (1051:1051:1051))
        (PORT d[11] (1803:1803:1803) (1795:1795:1795))
        (PORT d[12] (1027:1027:1027) (1025:1025:1025))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1650:1650:1650))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT d[0] (2275:2275:2275) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1273:1273:1273))
        (PORT datab (1094:1094:1094) (1082:1082:1082))
        (PORT datac (1068:1068:1068) (1040:1040:1040))
        (PORT datad (1384:1384:1384) (1441:1441:1441))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2755:2755:2755))
        (PORT d[1] (2389:2389:2389) (2356:2356:2356))
        (PORT d[2] (1082:1082:1082) (1085:1085:1085))
        (PORT d[3] (1520:1520:1520) (1528:1528:1528))
        (PORT d[4] (1674:1674:1674) (1645:1645:1645))
        (PORT d[5] (2348:2348:2348) (2321:2321:2321))
        (PORT d[6] (1507:1507:1507) (1517:1517:1517))
        (PORT d[7] (3768:3768:3768) (3809:3809:3809))
        (PORT d[8] (2753:2753:2753) (2711:2711:2711))
        (PORT d[9] (1436:1436:1436) (1441:1441:1441))
        (PORT d[10] (733:733:733) (724:724:724))
        (PORT d[11] (1786:1786:1786) (1778:1778:1778))
        (PORT d[12] (2118:2118:2118) (2114:2114:2114))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1625:1625:1625))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT d[0] (2312:2312:2312) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1043:1043:1043))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1138:1138:1138) (1223:1223:1223))
        (PORT datad (1044:1044:1044) (1012:1012:1012))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5242:5242:5242))
        (PORT d[1] (3651:3651:3651) (3907:3907:3907))
        (PORT d[2] (2666:2666:2666) (2752:2752:2752))
        (PORT d[3] (3736:3736:3736) (3865:3865:3865))
        (PORT d[4] (3296:3296:3296) (3442:3442:3442))
        (PORT d[5] (5700:5700:5700) (5674:5674:5674))
        (PORT d[6] (4467:4467:4467) (4496:4496:4496))
        (PORT d[7] (3399:3399:3399) (3576:3576:3576))
        (PORT d[8] (5018:5018:5018) (5048:5048:5048))
        (PORT d[9] (6576:6576:6576) (6412:6412:6412))
        (PORT d[10] (3430:3430:3430) (3583:3583:3583))
        (PORT d[11] (4342:4342:4342) (4464:4464:4464))
        (PORT d[12] (2925:2925:2925) (2816:2816:2816))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4819:4819:4819))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (3821:3821:3821) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5476:5476:5476))
        (PORT d[1] (3854:3854:3854) (4050:4050:4050))
        (PORT d[2] (4793:4793:4793) (4927:4927:4927))
        (PORT d[3] (3353:3353:3353) (3418:3418:3418))
        (PORT d[4] (4355:4355:4355) (4502:4502:4502))
        (PORT d[5] (2751:2751:2751) (2736:2736:2736))
        (PORT d[6] (4751:4751:4751) (4855:4855:4855))
        (PORT d[7] (4244:4244:4244) (4497:4497:4497))
        (PORT d[8] (2695:2695:2695) (2653:2653:2653))
        (PORT d[9] (2554:2554:2554) (2555:2555:2555))
        (PORT d[10] (4265:4265:4265) (4493:4493:4493))
        (PORT d[11] (4990:4990:4990) (5102:5102:5102))
        (PORT d[12] (2774:2774:2774) (2751:2751:2751))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3010:3010:3010))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (3605:3605:3605) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5726:5726:5726) (5876:5876:5876))
        (PORT d[1] (3516:3516:3516) (3723:3723:3723))
        (PORT d[2] (2780:2780:2780) (2928:2928:2928))
        (PORT d[3] (3308:3308:3308) (3391:3391:3391))
        (PORT d[4] (5116:5116:5116) (5256:5256:5256))
        (PORT d[5] (2343:2343:2343) (2319:2319:2319))
        (PORT d[6] (5043:5043:5043) (5142:5142:5142))
        (PORT d[7] (4261:4261:4261) (4516:4516:4516))
        (PORT d[8] (1981:1981:1981) (1947:1947:1947))
        (PORT d[9] (1780:1780:1780) (1782:1782:1782))
        (PORT d[10] (1471:1471:1471) (1470:1470:1470))
        (PORT d[11] (1762:1762:1762) (1748:1748:1748))
        (PORT d[12] (1786:1786:1786) (1781:1781:1781))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2285:2285:2285))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (3713:3713:3713) (3668:3668:3668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5559:5559:5559))
        (PORT d[1] (3391:3391:3391) (3471:3471:3471))
        (PORT d[2] (2335:2335:2335) (2428:2428:2428))
        (PORT d[3] (4022:4022:4022) (4103:4103:4103))
        (PORT d[4] (4028:4028:4028) (4170:4170:4170))
        (PORT d[5] (5336:5336:5336) (5313:5313:5313))
        (PORT d[6] (4866:4866:4866) (4844:4844:4844))
        (PORT d[7] (3744:3744:3744) (3905:3905:3905))
        (PORT d[8] (4692:4692:4692) (4686:4686:4686))
        (PORT d[9] (6105:6105:6105) (5925:5925:5925))
        (PORT d[10] (4115:4115:4115) (4033:4033:4033))
        (PORT d[11] (4747:4747:4747) (4881:4881:4881))
        (PORT d[12] (4237:4237:4237) (4101:4101:4101))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4805:4805:4805))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT d[0] (3200:3200:3200) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1266:1266:1266))
        (PORT datab (1418:1418:1418) (1487:1487:1487))
        (PORT datac (1348:1348:1348) (1323:1323:1323))
        (PORT datad (2534:2534:2534) (2433:2433:2433))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2417:2417:2417) (2391:2391:2391))
        (PORT datab (2134:2134:2134) (2090:2090:2090))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1385:1385:1385) (1441:1441:1441))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1683:1683:1683))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1377:1377:1377) (1410:1410:1410))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2665:2665:2665) (2601:2601:2601))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1104:1104:1104))
        (PORT datac (5257:5257:5257) (5647:5647:5647))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1716:1716:1716) (1675:1675:1675))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (413:413:413))
        (PORT datab (338:338:338) (434:434:434))
        (PORT datac (752:752:752) (758:758:758))
        (PORT datad (955:955:955) (946:946:946))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (481:481:481) (543:543:543))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (406:406:406))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (272:272:272) (354:354:354))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5938:5938:5938) (6359:6359:6359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1254:1254:1254))
        (PORT datab (859:859:859) (901:901:901))
        (PORT datac (1013:1013:1013) (1044:1044:1044))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5836:5836:5836))
        (PORT d[1] (3562:3562:3562) (3771:3771:3771))
        (PORT d[2] (2753:2753:2753) (2900:2900:2900))
        (PORT d[3] (3670:3670:3670) (3746:3746:3746))
        (PORT d[4] (4708:4708:4708) (4850:4850:4850))
        (PORT d[5] (2398:2398:2398) (2384:2384:2384))
        (PORT d[6] (5052:5052:5052) (5153:5153:5153))
        (PORT d[7] (4212:4212:4212) (4463:4463:4463))
        (PORT d[8] (2361:2361:2361) (2326:2326:2326))
        (PORT d[9] (1815:1815:1815) (1819:1819:1819))
        (PORT d[10] (1849:1849:1849) (1844:1844:1844))
        (PORT d[11] (5067:5067:5067) (5193:5193:5193))
        (PORT d[12] (2418:2418:2418) (2399:2399:2399))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2663:2663:2663))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (3324:3324:3324) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2323:2323:2323))
        (PORT d[1] (1343:1343:1343) (1336:1336:1336))
        (PORT d[2] (1481:1481:1481) (1498:1498:1498))
        (PORT d[3] (1201:1201:1201) (1216:1216:1216))
        (PORT d[4] (1390:1390:1390) (1374:1374:1374))
        (PORT d[5] (1417:1417:1417) (1406:1406:1406))
        (PORT d[6] (1406:1406:1406) (1406:1406:1406))
        (PORT d[7] (3317:3317:3317) (3479:3479:3479))
        (PORT d[8] (1418:1418:1418) (1411:1411:1411))
        (PORT d[9] (1790:1790:1790) (1792:1792:1792))
        (PORT d[10] (1477:1477:1477) (1462:1462:1462))
        (PORT d[11] (1843:1843:1843) (1840:1840:1840))
        (PORT d[12] (1749:1749:1749) (1748:1748:1748))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (4873:4873:4873))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (PORT d[0] (2227:2227:2227) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (2037:2037:2037))
        (PORT datab (1127:1127:1127) (1200:1200:1200))
        (PORT datac (692:692:692) (676:676:676))
        (PORT datad (1097:1097:1097) (1164:1164:1164))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (5134:5134:5134))
        (PORT d[1] (3172:3172:3172) (3373:3373:3373))
        (PORT d[2] (4496:4496:4496) (4659:4659:4659))
        (PORT d[3] (3715:3715:3715) (3783:3783:3783))
        (PORT d[4] (3614:3614:3614) (3781:3781:3781))
        (PORT d[5] (2730:2730:2730) (2707:2707:2707))
        (PORT d[6] (4752:4752:4752) (4856:4856:4856))
        (PORT d[7] (4214:4214:4214) (4462:4462:4462))
        (PORT d[8] (2712:2712:2712) (2670:2670:2670))
        (PORT d[9] (2594:2594:2594) (2599:2599:2599))
        (PORT d[10] (4259:4259:4259) (4486:4486:4486))
        (PORT d[11] (5034:5034:5034) (5148:5148:5148))
        (PORT d[12] (2755:2755:2755) (2731:2731:2731))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (2988:2988:2988))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (3010:3010:3010) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5494:5494:5494))
        (PORT d[1] (3859:3859:3859) (4056:4056:4056))
        (PORT d[2] (2832:2832:2832) (2986:2986:2986))
        (PORT d[3] (3300:3300:3300) (3374:3374:3374))
        (PORT d[4] (4335:4335:4335) (4482:4482:4482))
        (PORT d[5] (2750:2750:2750) (2735:2735:2735))
        (PORT d[6] (4717:4717:4717) (4819:4819:4819))
        (PORT d[7] (4236:4236:4236) (4488:4488:4488))
        (PORT d[8] (2352:2352:2352) (2316:2316:2316))
        (PORT d[9] (2206:2206:2206) (2208:2208:2208))
        (PORT d[10] (4265:4265:4265) (4494:4494:4494))
        (PORT d[11] (4705:4705:4705) (4816:4816:4816))
        (PORT d[12] (2437:2437:2437) (2417:2417:2417))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2966:2966:2966))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT d[0] (5100:5100:5100) (5136:5136:5136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2078:2078:2078) (2078:2078:2078))
        (PORT datac (1485:1485:1485) (1504:1504:1504))
        (PORT datad (1106:1106:1106) (1175:1175:1175))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3752:3752:3752))
        (PORT d[1] (2023:2023:2023) (2114:2114:2114))
        (PORT d[2] (4265:4265:4265) (4301:4301:4301))
        (PORT d[3] (4112:4112:4112) (4238:4238:4238))
        (PORT d[4] (3149:3149:3149) (3190:3190:3190))
        (PORT d[5] (4077:4077:4077) (3997:3997:3997))
        (PORT d[6] (4170:4170:4170) (4113:4113:4113))
        (PORT d[7] (4038:4038:4038) (4218:4218:4218))
        (PORT d[8] (4264:4264:4264) (4226:4226:4226))
        (PORT d[9] (4135:4135:4135) (4050:4050:4050))
        (PORT d[10] (3380:3380:3380) (3402:3402:3402))
        (PORT d[11] (3793:3793:3793) (3733:3733:3733))
        (PORT d[12] (4214:4214:4214) (4141:4141:4141))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3739:3739:3739))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT d[0] (4197:4197:4197) (4163:4163:4163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2689:2689:2689))
        (PORT d[1] (2903:2903:2903) (2965:2965:2965))
        (PORT d[2] (2202:2202:2202) (2217:2217:2217))
        (PORT d[3] (2164:2164:2164) (2174:2174:2174))
        (PORT d[4] (2360:2360:2360) (2365:2365:2365))
        (PORT d[5] (3029:3029:3029) (2995:2995:2995))
        (PORT d[6] (3350:3350:3350) (3313:3313:3313))
        (PORT d[7] (4067:4067:4067) (4254:4254:4254))
        (PORT d[8] (2103:2103:2103) (2096:2096:2096))
        (PORT d[9] (2789:2789:2789) (2775:2775:2775))
        (PORT d[10] (2496:2496:2496) (2551:2551:2551))
        (PORT d[11] (2494:2494:2494) (2483:2483:2483))
        (PORT d[12] (2366:2366:2366) (2354:2354:2354))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4525:4525:4525))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (3512:3512:3512) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2379:2379:2379))
        (PORT d[1] (2062:2062:2062) (2036:2036:2036))
        (PORT d[2] (1150:1150:1150) (1168:1168:1168))
        (PORT d[3] (1157:1157:1157) (1154:1154:1154))
        (PORT d[4] (986:986:986) (975:975:975))
        (PORT d[5] (1409:1409:1409) (1398:1398:1398))
        (PORT d[6] (1507:1507:1507) (1515:1515:1515))
        (PORT d[7] (3398:3398:3398) (3440:3440:3440))
        (PORT d[8] (1052:1052:1052) (1045:1045:1045))
        (PORT d[9] (1772:1772:1772) (1774:1774:1774))
        (PORT d[10] (1137:1137:1137) (1134:1134:1134))
        (PORT d[11] (2190:2190:2190) (2185:2185:2185))
        (PORT d[12] (2093:2093:2093) (2090:2090:2090))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2003:2003:2003))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (PORT d[0] (3299:3299:3299) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1113:1113:1113))
        (PORT datab (1715:1715:1715) (1681:1681:1681))
        (PORT datac (1035:1035:1035) (1011:1011:1011))
        (PORT datad (1015:1015:1015) (1056:1056:1056))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (5916:5916:5916))
        (PORT d[1] (3068:3068:3068) (3155:3155:3155))
        (PORT d[2] (2768:2768:2768) (2866:2866:2866))
        (PORT d[3] (5121:5121:5121) (5223:5223:5223))
        (PORT d[4] (3570:3570:3570) (3672:3672:3672))
        (PORT d[5] (4585:4585:4585) (4556:4556:4556))
        (PORT d[6] (4535:4535:4535) (4514:4514:4514))
        (PORT d[7] (3384:3384:3384) (3546:3546:3546))
        (PORT d[8] (5339:5339:5339) (5289:5289:5289))
        (PORT d[9] (5427:5427:5427) (5257:5257:5257))
        (PORT d[10] (3782:3782:3782) (3697:3697:3697))
        (PORT d[11] (4475:4475:4475) (4465:4465:4465))
        (PORT d[12] (4640:4640:4640) (4504:4504:4504))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4723:4723:4723))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT d[0] (4203:4203:4203) (4213:4213:4213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (2137:2137:2137))
        (PORT datab (740:740:740) (735:735:735))
        (PORT datac (2489:2489:2489) (2396:2396:2396))
        (PORT datad (1089:1089:1089) (1149:1149:1149))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1066:1066:1066) (1064:1064:1064))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (1039:1039:1039) (1088:1088:1088))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2000:2000:2000) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (4681:4681:4681) (5063:5063:5063))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1962:1962:1962) (1910:1910:1910))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (366:366:366))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (366:366:366))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (837:837:837) (871:871:871))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (591:591:591))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (711:711:711) (688:688:688))
        (PORT datac (657:657:657) (641:641:641))
        (PORT datad (700:700:700) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (607:607:607))
        (PORT datab (343:343:343) (444:444:444))
        (PORT datac (1030:1030:1030) (1110:1110:1110))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (988:988:988) (996:996:996))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3307:3307:3307))
        (PORT d[1] (2289:2289:2289) (2370:2370:2370))
        (PORT d[2] (2011:2011:2011) (2122:2122:2122))
        (PORT d[3] (3730:3730:3730) (3847:3847:3847))
        (PORT d[4] (2722:2722:2722) (2759:2759:2759))
        (PORT d[5] (3113:3113:3113) (3051:3051:3051))
        (PORT d[6] (3107:3107:3107) (3050:3050:3050))
        (PORT d[7] (4188:4188:4188) (4427:4427:4427))
        (PORT d[8] (4285:4285:4285) (4242:4242:4242))
        (PORT d[9] (3952:3952:3952) (3856:3856:3856))
        (PORT d[10] (2457:2457:2457) (2451:2451:2451))
        (PORT d[11] (3535:3535:3535) (3550:3550:3550))
        (PORT d[12] (3307:3307:3307) (3240:3240:3240))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4550:4550:4550))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT d[0] (4219:4219:4219) (4065:4065:4065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (3751:3751:3751))
        (PORT d[1] (2697:2697:2697) (2772:2772:2772))
        (PORT d[2] (2343:2343:2343) (2440:2440:2440))
        (PORT d[3] (4319:4319:4319) (4423:4423:4423))
        (PORT d[4] (3440:3440:3440) (3478:3478:3478))
        (PORT d[5] (3508:3508:3508) (3448:3448:3448))
        (PORT d[6] (3507:3507:3507) (3460:3460:3460))
        (PORT d[7] (3059:3059:3059) (3088:3088:3088))
        (PORT d[8] (4177:4177:4177) (4081:4081:4081))
        (PORT d[9] (4193:4193:4193) (4101:4101:4101))
        (PORT d[10] (2735:2735:2735) (2728:2728:2728))
        (PORT d[11] (3972:3972:3972) (4001:4001:4001))
        (PORT d[12] (2929:2929:2929) (2874:2874:2874))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (5672:5672:5672))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT d[0] (5246:5246:5246) (5345:5345:5345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1723:1723:1723))
        (PORT datab (2111:2111:2111) (2081:2081:2081))
        (PORT datac (1187:1187:1187) (1157:1157:1157))
        (PORT datad (1429:1429:1429) (1485:1485:1485))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3373:3373:3373))
        (PORT d[1] (2307:2307:2307) (2383:2383:2383))
        (PORT d[2] (2024:2024:2024) (2131:2131:2131))
        (PORT d[3] (3687:3687:3687) (3789:3789:3789))
        (PORT d[4] (3087:3087:3087) (3122:3122:3122))
        (PORT d[5] (3059:3059:3059) (2995:2995:2995))
        (PORT d[6] (3143:3143:3143) (3092:3092:3092))
        (PORT d[7] (4860:4860:4860) (5088:5088:5088))
        (PORT d[8] (3847:3847:3847) (3756:3756:3756))
        (PORT d[9] (3982:3982:3982) (3885:3885:3885))
        (PORT d[10] (2381:2381:2381) (2375:2375:2375))
        (PORT d[11] (3509:3509:3509) (3529:3529:3529))
        (PORT d[12] (2566:2566:2566) (2515:2515:2515))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (5305:5305:5305))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT d[0] (3686:3686:3686) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5185:5185:5185))
        (PORT d[1] (2718:2718:2718) (2804:2804:2804))
        (PORT d[2] (2394:2394:2394) (2506:2506:2506))
        (PORT d[3] (4728:4728:4728) (4833:4833:4833))
        (PORT d[4] (3538:3538:3538) (3634:3634:3634))
        (PORT d[5] (4184:4184:4184) (4156:4156:4156))
        (PORT d[6] (4195:4195:4195) (4174:4174:4174))
        (PORT d[7] (4488:4488:4488) (4678:4678:4678))
        (PORT d[8] (4991:4991:4991) (4941:4941:4941))
        (PORT d[9] (5083:5083:5083) (4912:4912:4912))
        (PORT d[10] (3444:3444:3444) (3360:3360:3360))
        (PORT d[11] (4104:4104:4104) (4098:4098:4098))
        (PORT d[12] (4763:4763:4763) (4627:4627:4627))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4336:4336:4336))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (4672:4672:4672) (4655:4655:4655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1534:1534:1534))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1522:1522:1522) (1486:1486:1486))
        (PORT datad (2287:2287:2287) (2283:2283:2283))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2608:2608:2608))
        (PORT d[1] (3151:3151:3151) (3200:3200:3200))
        (PORT d[2] (2165:2165:2165) (2178:2178:2178))
        (PORT d[3] (2189:2189:2189) (2185:2185:2185))
        (PORT d[4] (2359:2359:2359) (2374:2374:2374))
        (PORT d[5] (3332:3332:3332) (3291:3291:3291))
        (PORT d[6] (3700:3700:3700) (3658:3658:3658))
        (PORT d[7] (3020:3020:3020) (3056:3056:3056))
        (PORT d[8] (2113:2113:2113) (2101:2101:2101))
        (PORT d[9] (2084:2084:2084) (2076:2076:2076))
        (PORT d[10] (2763:2763:2763) (2790:2790:2790))
        (PORT d[11] (2532:2532:2532) (2527:2527:2527))
        (PORT d[12] (2376:2376:2376) (2363:2363:2363))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4526:4526:4526))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (2947:2947:2947) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3320:3320:3320))
        (PORT d[1] (2230:2230:2230) (2296:2296:2296))
        (PORT d[2] (2081:2081:2081) (2196:2196:2196))
        (PORT d[3] (4343:4343:4343) (4445:4445:4445))
        (PORT d[4] (2801:2801:2801) (2837:2837:2837))
        (PORT d[5] (3081:3081:3081) (3015:3015:3015))
        (PORT d[6] (3272:3272:3272) (3196:3196:3196))
        (PORT d[7] (4511:4511:4511) (4742:4742:4742))
        (PORT d[8] (4253:4253:4253) (4206:4206:4206))
        (PORT d[9] (3606:3606:3606) (3518:3518:3518))
        (PORT d[10] (2430:2430:2430) (2423:2423:2423))
        (PORT d[11] (3535:3535:3535) (3549:3549:3549))
        (PORT d[12] (2963:2963:2963) (2906:2906:2906))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4903:4903:4903))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (4597:4597:4597) (4692:4692:4692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3028:3028:3028))
        (PORT d[1] (2297:2297:2297) (2371:2371:2371))
        (PORT d[2] (2033:2033:2033) (2145:2145:2145))
        (PORT d[3] (4004:4004:4004) (4116:4116:4116))
        (PORT d[4] (3113:3113:3113) (3150:3150:3150))
        (PORT d[5] (2699:2699:2699) (2637:2637:2637))
        (PORT d[6] (2727:2727:2727) (2670:2670:2670))
        (PORT d[7] (4566:4566:4566) (4805:4805:4805))
        (PORT d[8] (3543:3543:3543) (3452:3452:3452))
        (PORT d[9] (3024:3024:3024) (2956:2956:2956))
        (PORT d[10] (2075:2075:2075) (2076:2076:2076))
        (PORT d[11] (3215:3215:3215) (3238:3238:3238))
        (PORT d[12] (2971:2971:2971) (2916:2916:2916))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (4927:4927:4927))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT d[0] (3563:3563:3563) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1535:1535:1535))
        (PORT datab (1623:1623:1623) (1617:1617:1617))
        (PORT datac (1618:1618:1618) (1679:1679:1679))
        (PORT datad (1640:1640:1640) (1601:1601:1601))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4224:4224:4224))
        (PORT d[1] (2381:2381:2381) (2507:2507:2507))
        (PORT d[2] (4299:4299:4299) (4383:4383:4383))
        (PORT d[3] (4475:4475:4475) (4603:4603:4603))
        (PORT d[4] (3520:3520:3520) (3562:3562:3562))
        (PORT d[5] (4400:4400:4400) (4311:4311:4311))
        (PORT d[6] (4519:4519:4519) (4462:4462:4462))
        (PORT d[7] (4419:4419:4419) (4595:4595:4595))
        (PORT d[8] (4632:4632:4632) (4597:4597:4597))
        (PORT d[9] (4465:4465:4465) (4378:4378:4378))
        (PORT d[10] (3740:3740:3740) (3761:3761:3761))
        (PORT d[11] (4171:4171:4171) (4115:4115:4115))
        (PORT d[12] (4565:4565:4565) (4492:4492:4492))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4107:4107:4107))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT d[0] (3755:3755:3755) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1805:1805:1805))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1618:1618:1618) (1679:1679:1679))
        (PORT datad (1599:1599:1599) (1601:1601:1601))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1510:1510:1510))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2192:2192:2192) (2206:2206:2206))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1032:1032:1032) (1104:1104:1104))
        (PORT datad (4690:4690:4690) (5082:5082:5082))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1405:1405:1405) (1394:1394:1394))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1134:1134:1134))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (601:601:601))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (675:675:675) (690:690:690))
        (PORT datad (415:415:415) (431:431:431))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (439:439:439))
        (PORT datac (485:485:485) (561:561:561))
        (PORT datad (984:984:984) (1065:1065:1065))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (988:988:988) (996:996:996))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2597:2597:2597))
        (PORT d[1] (2471:2471:2471) (2522:2522:2522))
        (PORT d[2] (2883:2883:2883) (2884:2884:2884))
        (PORT d[3] (4478:4478:4478) (4627:4627:4627))
        (PORT d[4] (2376:2376:2376) (2382:2382:2382))
        (PORT d[5] (2999:2999:2999) (2954:2954:2954))
        (PORT d[6] (2738:2738:2738) (2720:2720:2720))
        (PORT d[7] (4111:4111:4111) (4301:4301:4301))
        (PORT d[8] (2834:2834:2834) (2824:2824:2824))
        (PORT d[9] (2782:2782:2782) (2766:2766:2766))
        (PORT d[10] (2878:2878:2878) (2951:2951:2951))
        (PORT d[11] (3228:3228:3228) (3202:3202:3202))
        (PORT d[12] (2997:2997:2997) (2964:2964:2964))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4576:4576:4576))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT d[0] (3832:3832:3832) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4566:4566:4566))
        (PORT d[1] (3131:3131:3131) (3288:3288:3288))
        (PORT d[2] (4409:4409:4409) (4531:4531:4531))
        (PORT d[3] (4106:4106:4106) (4227:4227:4227))
        (PORT d[4] (3486:3486:3486) (3587:3587:3587))
        (PORT d[5] (3043:3043:3043) (2986:2986:2986))
        (PORT d[6] (6349:6349:6349) (6279:6279:6279))
        (PORT d[7] (3788:3788:3788) (3993:3993:3993))
        (PORT d[8] (3443:3443:3443) (3347:3347:3347))
        (PORT d[9] (6510:6510:6510) (6428:6428:6428))
        (PORT d[10] (3525:3525:3525) (3593:3593:3593))
        (PORT d[11] (4394:4394:4394) (4532:4532:4532))
        (PORT d[12] (3110:3110:3110) (3055:3055:3055))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (2976:2976:2976))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT d[0] (3479:3479:3479) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (885:885:885))
        (PORT datab (2315:2315:2315) (2260:2260:2260))
        (PORT datac (2873:2873:2873) (2951:2951:2951))
        (PORT datad (766:766:766) (823:823:823))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5808:5808:5808) (5965:5965:5965))
        (PORT d[1] (3434:3434:3434) (3517:3517:3517))
        (PORT d[2] (3061:3061:3061) (3165:3165:3165))
        (PORT d[3] (4067:4067:4067) (4191:4191:4191))
        (PORT d[4] (3604:3604:3604) (3708:3708:3708))
        (PORT d[5] (4838:4838:4838) (4792:4792:4792))
        (PORT d[6] (4838:4838:4838) (4817:4817:4817))
        (PORT d[7] (3390:3390:3390) (3552:3552:3552))
        (PORT d[8] (5266:5266:5266) (5214:5214:5214))
        (PORT d[9] (5864:5864:5864) (5696:5696:5696))
        (PORT d[10] (4138:4138:4138) (4054:4054:4054))
        (PORT d[11] (4828:4828:4828) (4813:4813:4813))
        (PORT d[12] (4272:4272:4272) (4141:4141:4141))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5050:5050:5050))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (5003:5003:5003) (4981:4981:4981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2367:2367:2367))
        (PORT d[1] (1698:1698:1698) (1687:1687:1687))
        (PORT d[2] (1178:1178:1178) (1199:1199:1199))
        (PORT d[3] (1170:1170:1170) (1181:1181:1181))
        (PORT d[4] (1350:1350:1350) (1330:1330:1330))
        (PORT d[5] (1447:1447:1447) (1442:1442:1442))
        (PORT d[6] (1152:1152:1152) (1157:1157:1157))
        (PORT d[7] (3389:3389:3389) (3431:3431:3431))
        (PORT d[8] (1091:1091:1091) (1093:1093:1093))
        (PORT d[9] (1785:1785:1785) (1786:1786:1786))
        (PORT d[10] (1108:1108:1108) (1096:1096:1096))
        (PORT d[11] (2160:2160:2160) (2150:2150:2150))
        (PORT d[12] (1745:1745:1745) (1740:1740:1740))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2033:2033:2033))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (PORT d[0] (2258:2258:2258) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1941:1941:1941) (1867:1867:1867))
        (PORT datac (974:974:974) (939:939:939))
        (PORT datad (768:768:768) (824:824:824))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4418:4418:4418))
        (PORT d[1] (3877:3877:3877) (4064:4064:4064))
        (PORT d[2] (3853:3853:3853) (3987:3987:3987))
        (PORT d[3] (3332:3332:3332) (3418:3418:3418))
        (PORT d[4] (3666:3666:3666) (3842:3842:3842))
        (PORT d[5] (4582:4582:4582) (4531:4531:4531))
        (PORT d[6] (5610:5610:5610) (5681:5681:5681))
        (PORT d[7] (3444:3444:3444) (3612:3612:3612))
        (PORT d[8] (5577:5577:5577) (5443:5443:5443))
        (PORT d[9] (4964:4964:4964) (4865:4865:4865))
        (PORT d[10] (1668:1668:1668) (1625:1625:1625))
        (PORT d[11] (4286:4286:4286) (4367:4367:4367))
        (PORT d[12] (2744:2744:2744) (2687:2687:2687))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (4994:4994:4994))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT d[0] (2273:2273:2273) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5191:5191:5191))
        (PORT d[1] (4046:4046:4046) (4297:4297:4297))
        (PORT d[2] (2351:2351:2351) (2443:2443:2443))
        (PORT d[3] (3706:3706:3706) (3781:3781:3781))
        (PORT d[4] (3613:3613:3613) (3756:3756:3756))
        (PORT d[5] (5305:5305:5305) (5281:5281:5281))
        (PORT d[6] (5234:5234:5234) (5214:5214:5214))
        (PORT d[7] (3409:3409:3409) (3574:3574:3574))
        (PORT d[8] (5331:5331:5331) (5346:5346:5346))
        (PORT d[9] (6555:6555:6555) (6388:6388:6388))
        (PORT d[10] (4132:4132:4132) (4278:4278:4278))
        (PORT d[11] (4398:4398:4398) (4537:4537:4537))
        (PORT d[12] (3875:3875:3875) (3738:3738:3738))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4644:4644:4644) (4770:4770:4770))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (PORT d[0] (4349:4349:4349) (4465:4465:4465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1511:1511:1511))
        (PORT datab (1376:1376:1376) (1427:1427:1427))
        (PORT datac (1003:1003:1003) (983:983:983))
        (PORT datad (1754:1754:1754) (1705:1705:1705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5248:5248:5248))
        (PORT d[1] (2776:2776:2776) (2912:2912:2912))
        (PORT d[2] (4005:4005:4005) (4101:4101:4101))
        (PORT d[3] (4361:4361:4361) (4474:4474:4474))
        (PORT d[4] (4177:4177:4177) (4254:4254:4254))
        (PORT d[5] (3480:3480:3480) (3424:3424:3424))
        (PORT d[6] (5634:5634:5634) (5567:5567:5567))
        (PORT d[7] (4085:4085:4085) (4259:4259:4259))
        (PORT d[8] (4233:4233:4233) (4133:4133:4133))
        (PORT d[9] (5524:5524:5524) (5447:5447:5447))
        (PORT d[10] (4222:4222:4222) (4284:4284:4284))
        (PORT d[11] (5098:5098:5098) (5228:5228:5228))
        (PORT d[12] (4195:4195:4195) (4137:4137:4137))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3007:3007:3007))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT d[0] (3361:3361:3361) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4476:4476:4476))
        (PORT d[1] (3775:3775:3775) (3844:3844:3844))
        (PORT d[2] (1679:1679:1679) (1756:1756:1756))
        (PORT d[3] (3333:3333:3333) (3418:3418:3418))
        (PORT d[4] (4520:4520:4520) (4554:4554:4554))
        (PORT d[5] (4178:4178:4178) (4118:4118:4118))
        (PORT d[6] (4499:4499:4499) (4443:4443:4443))
        (PORT d[7] (3817:3817:3817) (3991:3991:3991))
        (PORT d[8] (5615:5615:5615) (5483:5483:5483))
        (PORT d[9] (4940:4940:4940) (4841:4841:4841))
        (PORT d[10] (1358:1358:1358) (1304:1304:1304))
        (PORT d[11] (4294:4294:4294) (4376:4376:4376))
        (PORT d[12] (2744:2744:2744) (2692:2692:2692))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (5024:5024:5024))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT d[0] (3206:3206:3206) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1512:1512:1512))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1743:1743:1743) (1732:1732:1732))
        (PORT datad (785:785:785) (780:780:780))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1210:1210:1210))
        (PORT datab (1683:1683:1683) (1640:1640:1640))
        (PORT datac (1903:1903:1903) (1901:1901:1901))
        (PORT datad (1055:1055:1055) (1051:1051:1051))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1559:1559:1559) (1583:1583:1583))
        (PORT datac (5305:5305:5305) (5675:5675:5675))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1782:1782:1782) (1779:1779:1779))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (644:644:644))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datac (676:676:676) (691:691:691))
        (PORT datad (441:441:441) (456:456:456))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (487:487:487) (500:500:500))
        (PORT datac (612:612:612) (593:593:593))
        (PORT datad (699:699:699) (700:700:700))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5415:5415:5415) (5793:5793:5793))
        (PORT datab (302:302:302) (393:393:393))
        (PORT datad (826:826:826) (906:906:906))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (1413:1413:1413) (1406:1406:1406))
        (PORT ena (1942:1942:1942) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (1596:1596:1596) (1552:1552:1552))
        (PORT ena (1942:1942:1942) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (916:916:916))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (802:802:802) (850:850:850))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3397:3397:3397))
        (PORT d[1] (2663:2663:2663) (2736:2736:2736))
        (PORT d[2] (2011:2011:2011) (2122:2122:2122))
        (PORT d[3] (4379:4379:4379) (4469:4469:4469))
        (PORT d[4] (3458:3458:3458) (3497:3497:3497))
        (PORT d[5] (3141:3141:3141) (3091:3091:3091))
        (PORT d[6] (3141:3141:3141) (3092:3092:3092))
        (PORT d[7] (5182:5182:5182) (5401:5401:5401))
        (PORT d[8] (3859:3859:3859) (3775:3775:3775))
        (PORT d[9] (3551:3551:3551) (3458:3458:3458))
        (PORT d[10] (2460:2460:2460) (2462:2462:2462))
        (PORT d[11] (3560:3560:3560) (3586:3586:3586))
        (PORT d[12] (2951:2951:2951) (2900:2900:2900))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5315:5315:5315))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (2840:2840:2840) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4185:4185:4185))
        (PORT d[1] (2382:2382:2382) (2476:2476:2476))
        (PORT d[2] (3958:3958:3958) (4046:4046:4046))
        (PORT d[3] (3272:3272:3272) (3346:3346:3346))
        (PORT d[4] (3479:3479:3479) (3518:3518:3518))
        (PORT d[5] (4104:4104:4104) (4027:4027:4027))
        (PORT d[6] (4486:4486:4486) (4426:4426:4426))
        (PORT d[7] (4418:4418:4418) (4595:4595:4595))
        (PORT d[8] (4586:4586:4586) (4543:4543:4543))
        (PORT d[9] (4469:4469:4469) (4388:4388:4388))
        (PORT d[10] (3434:3434:3434) (3463:3463:3463))
        (PORT d[11] (3818:3818:3818) (3761:3761:3761))
        (PORT d[12] (4532:4532:4532) (4457:4457:4457))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4106:4106:4106))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (3431:3431:3431) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3452:3452:3452))
        (PORT d[1] (2001:2001:2001) (2090:2090:2090))
        (PORT d[2] (3599:3599:3599) (3649:3649:3649))
        (PORT d[3] (3720:3720:3720) (3844:3844:3844))
        (PORT d[4] (2502:2502:2502) (2561:2561:2561))
        (PORT d[5] (3801:3801:3801) (3728:3728:3728))
        (PORT d[6] (3820:3820:3820) (3769:3769:3769))
        (PORT d[7] (4338:4338:4338) (4510:4510:4510))
        (PORT d[8] (3913:3913:3913) (3874:3874:3874))
        (PORT d[9] (3744:3744:3744) (3668:3668:3668))
        (PORT d[10] (3109:3109:3109) (3141:3141:3141))
        (PORT d[11] (3112:3112:3112) (3073:3073:3073))
        (PORT d[12] (3838:3838:3838) (3769:3769:3769))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3738:3738:3738))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (4111:4111:4111) (4113:4113:4113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3702:3702:3702))
        (PORT d[1] (2290:2290:2290) (2365:2365:2365))
        (PORT d[2] (2375:2375:2375) (2477:2477:2477))
        (PORT d[3] (4035:4035:4035) (4138:4138:4138))
        (PORT d[4] (3832:3832:3832) (3920:3920:3920))
        (PORT d[5] (3422:3422:3422) (3391:3391:3391))
        (PORT d[6] (3464:3464:3464) (3445:3445:3445))
        (PORT d[7] (3779:3779:3779) (3981:3981:3981))
        (PORT d[8] (3934:3934:3934) (3888:3888:3888))
        (PORT d[9] (4043:4043:4043) (3894:3894:3894))
        (PORT d[10] (2503:2503:2503) (2448:2448:2448))
        (PORT d[11] (3401:3401:3401) (3393:3393:3393))
        (PORT d[12] (4373:4373:4373) (4240:4240:4240))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4677:4677:4677))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (3886:3886:3886) (3977:3977:3977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1533:1533:1533))
        (PORT datab (2684:2684:2684) (2567:2567:2567))
        (PORT datac (1620:1620:1620) (1682:1682:1682))
        (PORT datad (1704:1704:1704) (1736:1736:1736))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1723:1723:1723))
        (PORT datab (1605:1605:1605) (1553:1553:1553))
        (PORT datac (2415:2415:2415) (2292:2292:2292))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2682:2682:2682))
        (PORT d[1] (1871:1871:1871) (1950:1950:1950))
        (PORT d[2] (2503:2503:2503) (2512:2512:2512))
        (PORT d[3] (2248:2248:2248) (2259:2259:2259))
        (PORT d[4] (2303:2303:2303) (2306:2306:2306))
        (PORT d[5] (2030:2030:2030) (2016:2016:2016))
        (PORT d[6] (3340:3340:3340) (3303:3303:3303))
        (PORT d[7] (4047:4047:4047) (4234:4234:4234))
        (PORT d[8] (2143:2143:2143) (2141:2141:2141))
        (PORT d[9] (2780:2780:2780) (2764:2764:2764))
        (PORT d[10] (2521:2521:2521) (2563:2563:2563))
        (PORT d[11] (2165:2165:2165) (2160:2160:2160))
        (PORT d[12] (2384:2384:2384) (2360:2360:2360))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4501:4501:4501))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (3501:3501:3501) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3829:3829:3829))
        (PORT d[1] (2341:2341:2341) (2472:2472:2472))
        (PORT d[2] (3659:3659:3659) (3755:3755:3755))
        (PORT d[3] (4478:4478:4478) (4604:4604:4604))
        (PORT d[4] (3158:3158:3158) (3199:3199:3199))
        (PORT d[5] (4103:4103:4103) (4026:4026:4026))
        (PORT d[6] (4478:4478:4478) (4418:4418:4418))
        (PORT d[7] (4442:4442:4442) (4622:4622:4622))
        (PORT d[8] (4608:4608:4608) (4563:4563:4563))
        (PORT d[9] (4437:4437:4437) (4352:4352:4352))
        (PORT d[10] (3402:3402:3402) (3427:3427:3427))
        (PORT d[11] (3843:3843:3843) (3787:3787:3787))
        (PORT d[12] (4222:4222:4222) (4159:4159:4159))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4095:4095:4095))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT d[0] (4467:4467:4467) (4498:4498:4498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1616:1616:1616))
        (PORT datab (1904:1904:1904) (1916:1916:1916))
        (PORT datac (1621:1621:1621) (1683:1683:1683))
        (PORT datad (1424:1424:1424) (1479:1479:1479))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2276:2276:2276))
        (PORT d[1] (2902:2902:2902) (2964:2964:2964))
        (PORT d[2] (3219:3219:3219) (3218:3218:3218))
        (PORT d[3] (2191:2191:2191) (2199:2199:2199))
        (PORT d[4] (2038:2038:2038) (2055:2055:2055))
        (PORT d[5] (2997:2997:2997) (2959:2959:2959))
        (PORT d[6] (3349:3349:3349) (3312:3312:3312))
        (PORT d[7] (3380:3380:3380) (3410:3410:3410))
        (PORT d[8] (2142:2142:2142) (2140:2140:2140))
        (PORT d[9] (2789:2789:2789) (2774:2774:2774))
        (PORT d[10] (2539:2539:2539) (2583:2583:2583))
        (PORT d[11] (2479:2479:2479) (2466:2466:2466))
        (PORT d[12] (2030:2030:2030) (2015:2015:2015))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4517:4517:4517))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (3227:3227:3227) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5181:5181:5181))
        (PORT d[1] (2699:2699:2699) (2785:2785:2785))
        (PORT d[2] (2368:2368:2368) (2477:2477:2477))
        (PORT d[3] (4782:4782:4782) (4890:4890:4890))
        (PORT d[4] (3539:3539:3539) (3634:3634:3634))
        (PORT d[5] (4215:4215:4215) (4196:4196:4196))
        (PORT d[6] (4194:4194:4194) (4178:4178:4178))
        (PORT d[7] (4489:4489:4489) (4678:4678:4678))
        (PORT d[8] (4966:4966:4966) (4914:4914:4914))
        (PORT d[9] (5494:5494:5494) (5327:5327:5327))
        (PORT d[10] (3443:3443:3443) (3364:3364:3364))
        (PORT d[11] (4104:4104:4104) (4099:4099:4099))
        (PORT d[12] (4743:4743:4743) (4608:4608:4608))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4344:4344:4344))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (4607:4607:4607) (4589:4589:4589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1538:1538:1538))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1962:1962:1962) (1936:1936:1936))
        (PORT datad (1586:1586:1586) (1595:1595:1595))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (1783:1783:1783))
        (PORT datab (440:440:440) (466:466:466))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1426:1426:1426) (1463:1463:1463))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (810:810:810) (855:855:855))
        (PORT datad (4688:4688:4688) (5080:5080:5080))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1423:1423:1423) (1409:1409:1409))
        (PORT ena (1509:1509:1509) (1491:1491:1491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (464:464:464) (530:530:530))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (783:783:783))
        (PORT datab (1673:1673:1673) (1644:1644:1644))
        (PORT datac (446:446:446) (464:464:464))
        (PORT datad (698:698:698) (699:699:699))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1454:1454:1454) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (665:665:665) (653:653:653))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1942:1942:1942) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (1370:1370:1370) (1397:1397:1397))
        (PORT ena (1942:1942:1942) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1083:1083:1083))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (1052:1052:1052) (1141:1141:1141))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (642:642:642) (673:673:673))
        (PORT ena (2143:2143:2143) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (799:799:799) (806:806:806))
        (PORT ena (2143:2143:2143) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1121:1121:1121) (1145:1145:1145))
        (PORT datad (815:815:815) (860:860:860))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (1004:1004:1004) (987:987:987))
        (PORT ena (2143:2143:2143) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (635:635:635) (661:661:661))
        (PORT ena (2143:2143:2143) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1103:1103:1103))
        (PORT datab (1124:1124:1124) (1158:1158:1158))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1636:1636:1636) (1590:1590:1590))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT asdata (634:634:634) (660:660:660))
        (PORT ena (1636:1636:1636) (1590:1590:1590))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (375:375:375))
        (PORT datab (472:472:472) (540:540:540))
        (PORT datad (465:465:465) (524:524:524))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1139:1139:1139) (1146:1146:1146))
        (PORT ena (1431:1431:1431) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1120:1120:1120) (1116:1116:1116))
        (PORT ena (1431:1431:1431) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (PORT datab (756:756:756) (816:816:816))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (988:988:988) (971:971:971))
        (PORT datad (751:751:751) (754:754:754))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1782:1782:1782) (1780:1780:1780))
        (PORT ena (1890:1890:1890) (1824:1824:1824))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1145:1145:1145) (1142:1142:1142))
        (PORT ena (1431:1431:1431) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (422:422:422))
        (PORT datab (445:445:445) (501:501:501))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1601:1601:1601) (1617:1617:1617))
        (PORT ena (1431:1431:1431) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1202:1202:1202) (1162:1162:1162))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1395:1395:1395))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datab (330:330:330) (412:412:412))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (715:715:715) (709:709:709))
        (PORT datad (729:729:729) (735:735:735))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (790:790:790))
        (PORT datab (441:441:441) (463:463:463))
        (PORT datad (299:299:299) (386:386:386))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.WAIT_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5938:5938:5938) (6359:6359:6359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (462:462:462))
        (PORT datac (477:477:477) (538:538:538))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.GET_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5938:5938:5938) (6359:6359:6359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|fetchReset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (PORT datab (333:333:333) (428:428:428))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (5360:5360:5360) (5739:5739:5739))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (778:778:778))
        (PORT datac (489:489:489) (565:565:565))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (438:438:438))
        (PORT datac (485:485:485) (561:561:561))
        (PORT datad (933:933:933) (1011:1011:1011))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (988:988:988) (996:996:996))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3401:3401:3401))
        (PORT d[1] (2698:2698:2698) (2774:2774:2774))
        (PORT d[2] (2007:2007:2007) (2119:2119:2119))
        (PORT d[3] (4346:4346:4346) (4448:4448:4448))
        (PORT d[4] (3466:3466:3466) (3506:3506:3506))
        (PORT d[5] (3112:3112:3112) (3053:3053:3053))
        (PORT d[6] (3173:3173:3173) (3129:3129:3129))
        (PORT d[7] (2660:2660:2660) (2690:2690:2690))
        (PORT d[8] (3930:3930:3930) (3843:3843:3843))
        (PORT d[9] (3584:3584:3584) (3493:3493:3493))
        (PORT d[10] (2430:2430:2430) (2428:2428:2428))
        (PORT d[11] (3561:3561:3561) (3587:3587:3587))
        (PORT d[12] (2959:2959:2959) (2909:2909:2909))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (5666:5666:5666))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT d[0] (2827:2827:2827) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (4919:4919:4919))
        (PORT d[1] (3004:3004:3004) (3067:3067:3067))
        (PORT d[2] (2423:2423:2423) (2530:2530:2530))
        (PORT d[3] (4733:4733:4733) (4837:4837:4837))
        (PORT d[4] (3099:3099:3099) (3198:3198:3198))
        (PORT d[5] (4132:4132:4132) (4099:4099:4099))
        (PORT d[6] (4156:4156:4156) (4132:4132:4132))
        (PORT d[7] (4117:4117:4117) (4311:4311:4311))
        (PORT d[8] (4587:4587:4587) (4539:4539:4539))
        (PORT d[9] (5099:5099:5099) (4928:4928:4928))
        (PORT d[10] (3463:3463:3463) (3379:3379:3379))
        (PORT d[11] (4061:4061:4061) (4047:4047:4047))
        (PORT d[12] (4380:4380:4380) (4252:4252:4252))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4185:4185:4185))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT d[0] (4258:4258:4258) (4342:4342:4342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5422:5422:5422) (5173:5173:5173))
        (PORT d[1] (3030:3030:3030) (3095:3095:3095))
        (PORT d[2] (2059:2059:2059) (2178:2178:2178))
        (PORT d[3] (4720:4720:4720) (4824:4824:4824))
        (PORT d[4] (2864:2864:2864) (2975:2975:2975))
        (PORT d[5] (4179:4179:4179) (4158:4158:4158))
        (PORT d[6] (4163:4163:4163) (4139:4139:4139))
        (PORT d[7] (4481:4481:4481) (4671:4671:4671))
        (PORT d[8] (5015:5015:5015) (4968:4968:4968))
        (PORT d[9] (5108:5108:5108) (4938:4938:4938))
        (PORT d[10] (3476:3476:3476) (3394:3394:3394))
        (PORT d[11] (4121:4121:4121) (4115:4115:4115))
        (PORT d[12] (4386:4386:4386) (4257:4257:4257))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4318:4318:4318))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (4609:4609:4609) (4701:4701:4701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1530:1530:1530))
        (PORT datab (2061:2061:2061) (1989:1989:1989))
        (PORT datac (1623:1623:1623) (1686:1686:1686))
        (PORT datad (2111:2111:2111) (2099:2099:2099))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3778:3778:3778))
        (PORT d[1] (3055:3055:3055) (3129:3129:3129))
        (PORT d[2] (1994:1994:1994) (2106:2106:2106))
        (PORT d[3] (3326:3326:3326) (3410:3410:3410))
        (PORT d[4] (3777:3777:3777) (3809:3809:3809))
        (PORT d[5] (3468:3468:3468) (3412:3412:3412))
        (PORT d[6] (3512:3512:3512) (3469:3469:3469))
        (PORT d[7] (3052:3052:3052) (3079:3079:3079))
        (PORT d[8] (4256:4256:4256) (4169:4169:4169))
        (PORT d[9] (4230:4230:4230) (4135:4135:4135))
        (PORT d[10] (2784:2784:2784) (2781:2781:2781))
        (PORT d[11] (3895:3895:3895) (3917:3917:3917))
        (PORT d[12] (3290:3290:3290) (3235:3235:3235))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5937:5937:5937) (5998:5998:5998))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (PORT d[0] (4061:4061:4061) (4005:4005:4005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1252:1252:1252))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1623:1623:1623) (1685:1685:1685))
        (PORT datad (926:926:926) (892:892:892))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1955:1955:1955))
        (PORT d[1] (3661:3661:3661) (3719:3719:3719))
        (PORT d[2] (1815:1815:1815) (1831:1831:1831))
        (PORT d[3] (2195:2195:2195) (2206:2206:2206))
        (PORT d[4] (2731:2731:2731) (2742:2742:2742))
        (PORT d[5] (3719:3719:3719) (3676:3676:3676))
        (PORT d[6] (1489:1489:1489) (1489:1489:1489))
        (PORT d[7] (2986:2986:2986) (3023:3023:3023))
        (PORT d[8] (1807:1807:1807) (1799:1799:1799))
        (PORT d[9] (1500:1500:1500) (1509:1509:1509))
        (PORT d[10] (2509:2509:2509) (2555:2555:2555))
        (PORT d[11] (1451:1451:1451) (1457:1457:1457))
        (PORT d[12] (1378:1378:1378) (1375:1375:1375))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4518:4518:4518))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (2648:2648:2648) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4885:4885:4885))
        (PORT d[1] (3008:3008:3008) (3069:3069:3069))
        (PORT d[2] (2395:2395:2395) (2503:2503:2503))
        (PORT d[3] (3733:3733:3733) (3847:3847:3847))
        (PORT d[4] (3549:3549:3549) (3644:3644:3644))
        (PORT d[5] (3795:3795:3795) (3761:3761:3761))
        (PORT d[6] (3824:3824:3824) (3803:3803:3803))
        (PORT d[7] (4107:4107:4107) (4301:4301:4301))
        (PORT d[8] (4608:4608:4608) (4567:4567:4567))
        (PORT d[9] (4712:4712:4712) (4543:4543:4543))
        (PORT d[10] (3136:3136:3136) (3059:3059:3059))
        (PORT d[11] (3740:3740:3740) (3731:3731:3731))
        (PORT d[12] (4049:4049:4049) (3926:3926:3926))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4341:4341:4341))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (4633:4633:4633) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3857:3857:3857))
        (PORT d[1] (2373:2373:2373) (2466:2466:2466))
        (PORT d[2] (4265:4265:4265) (4301:4301:4301))
        (PORT d[3] (4088:4088:4088) (4212:4212:4212))
        (PORT d[4] (3157:3157:3157) (3199:3199:3199))
        (PORT d[5] (4110:4110:4110) (4030:4030:4030))
        (PORT d[6] (4113:4113:4113) (4050:4050:4050))
        (PORT d[7] (4454:4454:4454) (4633:4633:4633))
        (PORT d[8] (4296:4296:4296) (4262:4262:4262))
        (PORT d[9] (4429:4429:4429) (4344:4344:4344))
        (PORT d[10] (3426:3426:3426) (3454:3454:3454))
        (PORT d[11] (3809:3809:3809) (3751:3751:3751))
        (PORT d[12] (4247:4247:4247) (4177:4177:4177))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4075:4075:4075))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT d[0] (4438:4438:4438) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1732:1732:1732))
        (PORT datab (2303:2303:2303) (2254:2254:2254))
        (PORT datac (1526:1526:1526) (1563:1563:1563))
        (PORT datad (1424:1424:1424) (1478:1478:1478))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2613:2613:2613))
        (PORT d[1] (3293:3293:3293) (3357:3357:3357))
        (PORT d[2] (2159:2159:2159) (2171:2171:2171))
        (PORT d[3] (1897:1897:1897) (1913:1913:1913))
        (PORT d[4] (2367:2367:2367) (2383:2383:2383))
        (PORT d[5] (3339:3339:3339) (3298:3298:3298))
        (PORT d[6] (3706:3706:3706) (3664:3664:3664))
        (PORT d[7] (3719:3719:3719) (3914:3914:3914))
        (PORT d[8] (2101:2101:2101) (2089:2089:2089))
        (PORT d[9] (3173:3173:3173) (3154:3154:3154))
        (PORT d[10] (2774:2774:2774) (2803:2803:2803))
        (PORT d[11] (2528:2528:2528) (2519:2519:2519))
        (PORT d[12] (2389:2389:2389) (2379:2379:2379))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (4133:4133:4133))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (3231:3231:3231) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1014:1014:1014))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1319:1319:1319) (1289:1289:1289))
        (PORT datad (1424:1424:1424) (1479:1479:1479))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1507:1507:1507))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2192:2192:2192) (2206:2206:2206))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (728:728:728) (785:785:785))
        (PORT datad (4688:4688:4688) (5080:5080:5080))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (1007:1007:1007))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5297:5297:5297) (5695:5695:5695))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (780:780:780) (828:828:828))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1746:1746:1746) (1697:1697:1697))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (1412:1412:1412) (1405:1405:1405))
        (PORT ena (1445:1445:1445) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1533:1533:1533) (1473:1473:1473))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (643:643:643) (673:673:673))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (668:668:668) (656:656:656))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1445:1445:1445) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1730:1730:1730) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\[19\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1037:1037:1037))
        (PORT datab (409:409:409) (531:531:531))
        (PORT datac (813:813:813) (883:883:883))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT asdata (797:797:797) (803:803:803))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5295:5295:5295) (5693:5693:5693))
        (PORT datab (512:512:512) (571:571:571))
        (PORT datad (740:740:740) (785:785:785))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (706:706:706))
        (PORT datad (663:663:663) (653:653:653))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (575:575:575))
        (PORT datab (410:410:410) (533:533:533))
        (PORT datac (813:813:813) (883:883:883))
        (PORT datad (708:708:708) (749:749:749))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1730:1730:1730) (1705:1705:1705))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (930:930:930))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (792:792:792) (835:835:835))
        (PORT datad (375:375:375) (485:485:485))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (890:890:890))
        (PORT datab (410:410:410) (533:533:533))
        (PORT datac (814:814:814) (885:885:885))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (897:897:897))
        (PORT datab (1074:1074:1074) (1107:1107:1107))
        (PORT datac (737:737:737) (768:768:768))
        (PORT datad (704:704:704) (740:740:740))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (902:902:902))
        (PORT datab (1076:1076:1076) (1109:1109:1109))
        (PORT datac (463:463:463) (514:514:514))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (893:893:893))
        (PORT datab (300:300:300) (389:389:389))
        (PORT datac (774:774:774) (799:799:799))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (894:894:894))
        (PORT datab (1073:1073:1073) (1105:1105:1105))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (895:895:895))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1039:1039:1039) (1061:1061:1061))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (615:615:615))
        (PORT datab (532:532:532) (590:590:590))
        (PORT datac (899:899:899) (959:959:959))
        (PORT datad (378:378:378) (491:491:491))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (613:613:613))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (904:904:904) (964:964:964))
        (PORT datad (384:384:384) (498:498:498))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1182:1182:1182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1007:1007:1007))
        (PORT datab (410:410:410) (535:535:535))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (478:478:478) (536:536:536))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (500:500:500) (575:575:575))
        (PORT datac (898:898:898) (958:958:958))
        (PORT datad (377:377:377) (490:490:490))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1075:1075:1075))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (906:906:906) (967:967:967))
        (PORT datad (387:387:387) (502:502:502))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1121:1121:1121))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (900:900:900) (960:960:960))
        (PORT datad (379:379:379) (492:492:492))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (767:767:767))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (898:898:898) (957:957:957))
        (PORT datad (376:376:376) (489:489:489))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (811:811:811))
        (PORT datab (411:411:411) (534:534:534))
        (PORT datac (816:816:816) (886:886:886))
        (PORT datad (460:460:460) (513:513:513))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (577:577:577))
        (PORT datab (407:407:407) (530:530:530))
        (PORT datac (808:808:808) (877:877:877))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datab (407:407:407) (528:528:528))
        (PORT datac (806:806:806) (874:874:874))
        (PORT datad (783:783:783) (831:831:831))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (921:921:921))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (796:796:796) (852:852:852))
        (PORT datad (372:372:372) (481:481:481))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (407:407:407) (529:529:529))
        (PORT datac (807:807:807) (876:876:876))
        (PORT datad (460:460:460) (515:515:515))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5631:5631:5631) (6037:6037:6037))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (892:892:892))
        (PORT datab (1072:1072:1072) (1105:1105:1105))
        (PORT datac (459:459:459) (510:510:510))
        (PORT datad (725:725:725) (748:748:748))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (776:776:776) (847:847:847))
        (PORT datad (1040:1040:1040) (1061:1061:1061))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (904:904:904))
        (PORT datab (1076:1076:1076) (1109:1109:1109))
        (PORT datac (264:264:264) (348:348:348))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (845:845:845))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (780:780:780) (853:853:853))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5893:5893:5893) (6299:6299:6299))
        (PORT ena (2042:2042:2042) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (613:613:613))
        (PORT datab (424:424:424) (551:551:551))
        (PORT datac (905:905:905) (966:966:966))
        (PORT datad (455:455:455) (518:518:518))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (615:615:615))
        (PORT datab (290:290:290) (375:375:375))
        (PORT datac (896:896:896) (956:956:956))
        (PORT datad (374:374:374) (487:487:487))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (413:413:413) (538:538:538))
        (PORT datac (897:897:897) (957:957:957))
        (PORT datad (477:477:477) (536:536:536))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (826:826:826))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (902:902:902) (962:962:962))
        (PORT datad (381:381:381) (495:495:495))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1075:1075:1075))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (902:902:902) (963:963:963))
        (PORT datad (382:382:382) (496:496:496))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1017:1017:1017))
        (PORT datab (421:421:421) (547:547:547))
        (PORT datac (1000:1000:1000) (1079:1079:1079))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (719:719:719) (767:767:767))
        (PORT datac (907:907:907) (968:968:968))
        (PORT datad (388:388:388) (503:503:503))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5830:5830:5830) (6232:6232:6232))
        (PORT ena (1396:1396:1396) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
)
