-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    res_V_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    res_V_data_V_full_n : IN STD_LOGIC;
    res_V_data_V_write : OUT STD_LOGIC );
end;


architecture behav of pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv15_2F : STD_LOGIC_VECTOR (14 downto 0) := "000000000101111";
    constant ap_const_lv15_2C : STD_LOGIC_VECTOR (14 downto 0) := "000000000101100";
    constant ap_const_lv15_7FD6 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010110";
    constant ap_const_lv14_15 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010101";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal data_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln106_reg_726 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_data_1_V_blk_n : STD_LOGIC;
    signal data_V_data_2_V_blk_n : STD_LOGIC;
    signal data_V_data_3_V_blk_n : STD_LOGIC;
    signal res_V_data_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal icmp_ln106_reg_726_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_193 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln106_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op18 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln106_reg_726_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_reg_726_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln106_fu_307_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_data_0_V_reg_735 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_1_V_reg_740 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_2_V_reg_745 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_3_V_reg_750 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_fu_403_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln415_reg_755 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln415_21_fu_439_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln415_21_reg_760 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1192_36_fu_463_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1192_36_reg_765 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_fu_528_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_770 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln781_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_reg_776 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_reg_786 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_791 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_reg_796 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln1118_15_fu_204_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_205_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_16_fu_206_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_14_fu_207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_205_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_fu_333_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_14_fu_207_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_s_fu_351_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_15_fu_204_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_35_fu_377_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_89_fu_391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln415_32_fu_387_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_16_fu_206_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_36_fu_413_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_90_fu_427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_21_fu_435_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln415_34_fu_423_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln415_fu_361_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_32_fu_343_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1192_fu_445_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1192_fu_459_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1192_fu_475_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln415_33_fu_469_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_fu_472_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_0_V_fu_478_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_0_V_3_fu_484_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_93_fu_516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_22_fu_524_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_562_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_578_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal carry_1_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_fu_711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_193 <= add_ln106_fu_307_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_193 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_reg_726_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1192_36_reg_765 <= add_ln1192_36_fu_463_p2;
                add_ln415_21_reg_760 <= add_ln415_21_fu_439_p2;
                add_ln415_reg_755 <= add_ln415_fu_403_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_reg_726_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln781_reg_776 <= and_ln781_fu_636_p2;
                and_ln786_reg_786 <= and_ln786_fu_666_p2;
                or_ln340_3_reg_796 <= or_ln340_3_fu_690_p2;
                p_Val2_1_reg_770 <= p_Val2_1_fu_528_p2;
                underflow_reg_791 <= underflow_fu_684_p2;
                xor_ln785_6_reg_781 <= xor_ln785_6_fu_654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln106_reg_726 <= icmp_ln106_fu_301_p2;
                icmp_ln106_reg_726_pp0_iter1_reg <= icmp_ln106_reg_726;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln106_reg_726_pp0_iter2_reg <= icmp_ln106_reg_726_pp0_iter1_reg;
                icmp_ln106_reg_726_pp0_iter3_reg <= icmp_ln106_reg_726_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_0_V_reg_735 <= data_V_data_0_V_dout;
                tmp_data_1_V_reg_740 <= data_V_data_1_V_dout;
                tmp_data_2_V_reg_745 <= data_V_data_2_V_dout;
                tmp_data_3_V_reg_750 <= data_V_data_3_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, icmp_ln106_fu_301_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln106_fu_301_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((icmp_ln106_fu_301_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    Range1_all_ones_fu_588_p2 <= "1" when (tmp_97_fu_578_p4 = ap_const_lv3_7) else "0";
    Range1_all_zeros_fu_594_p2 <= "1" when (tmp_97_fu_578_p4 = ap_const_lv3_0) else "0";
    Range2_all_ones_fu_572_p2 <= "1" when (tmp_96_fu_562_p4 = ap_const_lv2_3) else "0";
    acc_0_V_3_fu_484_p2 <= std_logic_vector(signed(sext_ln48_fu_472_p1) + signed(acc_0_V_fu_478_p2));
    acc_0_V_fu_478_p2 <= std_logic_vector(signed(sext_ln1192_fu_475_p1) + signed(sext_ln415_33_fu_469_p1));
    add_ln106_fu_307_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_193) + unsigned(ap_const_lv10_1));
    add_ln1192_36_fu_463_p2 <= std_logic_vector(unsigned(add_ln1192_fu_445_p2) + unsigned(zext_ln1192_fu_459_p1));
    add_ln1192_fu_445_p2 <= std_logic_vector(signed(sext_ln415_fu_361_p1) + signed(sext_ln1118_32_fu_343_p1));
    add_ln415_21_fu_439_p2 <= std_logic_vector(unsigned(zext_ln415_21_fu_435_p1) + unsigned(sext_ln415_34_fu_423_p1));
    add_ln415_fu_403_p2 <= std_logic_vector(unsigned(zext_ln415_fu_399_p1) + unsigned(sext_ln415_32_fu_387_p1));
    and_ln779_fu_622_p2 <= (xor_ln779_fu_616_p2 and Range2_all_ones_fu_572_p2);
    and_ln781_fu_636_p2 <= (carry_1_fu_548_p2 and Range1_all_ones_fu_588_p2);
    and_ln786_fu_666_p2 <= (p_Result_2_fu_554_p3 and deleted_ones_fu_628_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(res_V_data_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_enable_reg_pp0_iter4, icmp_ln106_reg_726_pp0_iter3_reg, io_acc_block_signal_op18)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln106_reg_726_pp0_iter3_reg = ap_const_lv1_0) and (res_V_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((icmp_ln106_reg_726 = ap_const_lv1_0) and (io_acc_block_signal_op18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(res_V_data_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_enable_reg_pp0_iter4, icmp_ln106_reg_726_pp0_iter3_reg, io_acc_block_signal_op18)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln106_reg_726_pp0_iter3_reg = ap_const_lv1_0) and (res_V_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((icmp_ln106_reg_726 = ap_const_lv1_0) and (io_acc_block_signal_op18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(res_V_data_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_enable_reg_pp0_iter4, icmp_ln106_reg_726_pp0_iter3_reg, io_acc_block_signal_op18)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln106_reg_726_pp0_iter3_reg = ap_const_lv1_0) and (res_V_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((icmp_ln106_reg_726 = ap_const_lv1_0) and (io_acc_block_signal_op18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(icmp_ln106_reg_726, io_acc_block_signal_op18)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((icmp_ln106_reg_726 = ap_const_lv1_0) and (io_acc_block_signal_op18 = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter4_assign_proc : process(res_V_data_V_full_n, icmp_ln106_reg_726_pp0_iter3_reg)
    begin
                ap_block_state6_pp0_stage0_iter4 <= ((icmp_ln106_reg_726_pp0_iter3_reg = ap_const_lv1_0) and (res_V_data_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln106_fu_301_p2)
    begin
        if ((icmp_ln106_fu_301_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    carry_1_fu_548_p2 <= (xor_ln416_fu_542_p2 and p_Result_1_fu_508_p3);

    data_V_data_0_V_blk_n_assign_proc : process(data_V_data_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln106_reg_726)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(data_V_data_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln106_reg_726)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(data_V_data_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln106_reg_726)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(data_V_data_3_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln106_reg_726)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln106_reg_726, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln106_reg_726 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;

    deleted_ones_fu_628_p3 <= 
        and_ln779_fu_622_p2 when (carry_1_fu_548_p2(0) = '1') else 
        Range1_all_ones_fu_588_p2;
    deleted_zeros_fu_600_p3 <= 
        Range1_all_ones_fu_588_p2 when (carry_1_fu_548_p2(0) = '1') else 
        Range1_all_zeros_fu_594_p2;
    icmp_ln106_fu_301_p2 <= "1" when (indvar_flatten_reg_193 = ap_const_lv10_300) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op18 <= (data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_0_V_empty_n);
    mul_ln1118_14_fu_207_p1 <= tmp_data_1_V_reg_740;
    mul_ln1118_14_fu_207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv14_15) * signed(mul_ln1118_14_fu_207_p1))), 14));
    mul_ln1118_15_fu_204_p1 <= tmp_data_2_V_reg_745;
    mul_ln1118_15_fu_204_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv15_2F) * signed(mul_ln1118_15_fu_204_p1))), 15));
    mul_ln1118_16_fu_206_p1 <= tmp_data_3_V_reg_750;
    mul_ln1118_16_fu_206_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FD6) * signed(mul_ln1118_16_fu_206_p1))), 15));
    mul_ln1118_fu_205_p1 <= tmp_data_0_V_reg_735;
    mul_ln1118_fu_205_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv15_2C) * signed(mul_ln1118_fu_205_p1))), 15));
    or_ln340_24_fu_700_p2 <= (or_ln340_fu_696_p2 or and_ln781_reg_776);
    or_ln340_3_fu_690_p2 <= (underflow_fu_684_p2 or overflow_fu_660_p2);
    or_ln340_fu_696_p2 <= (xor_ln785_6_reg_781 or and_ln786_reg_786);
    or_ln785_3_fu_648_p2 <= (xor_ln785_5_fu_642_p2 or p_Result_2_fu_554_p3);
    or_ln786_fu_672_p2 <= (and_ln786_fu_666_p2 or and_ln781_fu_636_p2);
    or_ln_fu_451_p3 <= (ap_const_lv7_50 & tmp_fu_365_p3);
    overflow_fu_660_p2 <= (xor_ln785_6_fu_654_p2 and or_ln785_3_fu_648_p2);
    p_Result_1_fu_508_p3 <= acc_0_V_3_fu_484_p2(11 downto 11);
    p_Result_2_fu_554_p3 <= p_Val2_1_fu_528_p2(7 downto 7);
    p_Result_s_fu_490_p3 <= acc_0_V_3_fu_484_p2(14 downto 14);
    p_Val2_1_fu_528_p2 <= std_logic_vector(unsigned(zext_ln415_22_fu_524_p1) + unsigned(p_Val2_s_fu_498_p4));
    p_Val2_s_fu_498_p4 <= acc_0_V_3_fu_484_p2(11 downto 4);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_V_blk_n_assign_proc : process(res_V_data_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln106_reg_726_pp0_iter3_reg)
    begin
        if (((icmp_ln106_reg_726_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            res_V_data_V_blk_n <= res_V_data_V_full_n;
        else 
            res_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_V_din <= 
        select_ln340_fu_705_p3 when (or_ln340_24_fu_700_p2(0) = '1') else 
        select_ln388_fu_711_p3;

    res_V_data_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln106_reg_726_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln106_reg_726_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_V_data_V_write <= ap_const_logic_1;
        else 
            res_V_data_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln340_fu_705_p3 <= 
        ap_const_lv8_7F when (or_ln340_3_reg_796(0) = '1') else 
        p_Val2_1_reg_770;
    select_ln388_fu_711_p3 <= 
        ap_const_lv8_80 when (underflow_reg_791(0) = '1') else 
        p_Val2_1_reg_770;
        sext_ln1118_32_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_333_p4),14));

        sext_ln1192_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_36_reg_765),15));

        sext_ln415_32_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_35_fu_377_p4),14));

        sext_ln415_33_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln415_reg_755),15));

        sext_ln415_34_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_36_fu_413_p4),14));

        sext_ln415_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_fu_351_p4),14));

        sext_ln48_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln415_21_reg_760),15));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_89_fu_391_p3 <= mul_ln1118_15_fu_204_p2(1 downto 1);
    tmp_90_fu_427_p3 <= mul_ln1118_16_fu_206_p2(1 downto 1);
    tmp_93_fu_516_p3 <= acc_0_V_3_fu_484_p2(3 downto 3);
    tmp_94_fu_534_p3 <= p_Val2_1_fu_528_p2(7 downto 7);
    tmp_96_fu_562_p4 <= acc_0_V_3_fu_484_p2(14 downto 13);
    tmp_97_fu_578_p4 <= acc_0_V_3_fu_484_p2(14 downto 12);
    tmp_98_fu_608_p3 <= acc_0_V_3_fu_484_p2(12 downto 12);
    tmp_fu_365_p3 <= mul_ln1118_14_fu_207_p2(1 downto 1);
    trunc_ln708_35_fu_377_p4 <= mul_ln1118_15_fu_204_p2(14 downto 2);
    trunc_ln708_36_fu_413_p4 <= mul_ln1118_16_fu_206_p2(14 downto 2);
    trunc_ln708_s_fu_351_p4 <= mul_ln1118_14_fu_207_p2(13 downto 2);
    trunc_ln_fu_333_p4 <= mul_ln1118_fu_205_p2(14 downto 2);
    underflow_fu_684_p2 <= (xor_ln786_fu_678_p2 and p_Result_s_fu_490_p3);
    xor_ln416_fu_542_p2 <= (tmp_94_fu_534_p3 xor ap_const_lv1_1);
    xor_ln779_fu_616_p2 <= (tmp_98_fu_608_p3 xor ap_const_lv1_1);
    xor_ln785_5_fu_642_p2 <= (deleted_zeros_fu_600_p3 xor ap_const_lv1_1);
    xor_ln785_6_fu_654_p2 <= (p_Result_s_fu_490_p3 xor ap_const_lv1_1);
    xor_ln786_fu_678_p2 <= (or_ln786_fu_672_p2 xor ap_const_lv1_1);
    zext_ln1192_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_451_p3),14));
    zext_ln415_21_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_fu_427_p3),14));
    zext_ln415_22_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_fu_516_p3),8));
    zext_ln415_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_391_p3),14));
end behav;
