
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `-' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v
Parsing SystemVerilog input from `/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v' to AST representation.
Generating RTLIL representation for module `\PS2Keyboard'.
Generating RTLIL representation for module `\Ps2_decoder'.
Generating RTLIL representation for module `\Seg'.
Generating RTLIL representation for module `\Keycount'.
Generating RTLIL representation for module `\Top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/verilog/blackbox.v
Parsing Verilog input from `/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/verilog/blackbox.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/verilog/cells_clkgate.v
Parsing Verilog input from `/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/verilog/cells_clkgate.v' to AST representation.
Generating RTLIL representation for module `\OPENROAD_CLKGATE'.
Successfully finished Verilog frontend.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \Top
Used module:     \Keycount
Used module:     \Seg
Used module:     \Ps2_decoder
Used module:     \PS2Keyboard

4.1.2. Analyzing design hierarchy..
Top module:  \Top
Used module:     \Keycount
Used module:     \Seg
Used module:     \Ps2_decoder
Used module:     \PS2Keyboard
Removing unused module `\OPENROAD_CLKGATE'.
Removed 1 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252 in module Top.
Marked 8 switch rules as full_case in process $proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231 in module Keycount.
Marked 2 switch rules as full_case in process $proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:344$188 in module Ps2_decoder.
Marked 30 switch rules as full_case in process $proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75 in module PS2Keyboard.
Removed a total of 0 dead cases.

4.2.3. Executing PROC_INIT pass (extract init attributes).

4.2.4. Executing PROC_ARST pass (detect async resets in processes).

4.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
     1/6: $0\nextdata_n[0:0]
     2/6: $0\display_en[0:0]
     3/6: $0\key_ascii_display_reg[7:0]
     4/6: $0\key_scan_display_reg[7:0]
     5/6: $0\data_d1[7:0]
     6/6: $0\ready_delay[0:0]
Creating decoders for process `\Keycount.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231'.
     1/3: $0\counted[0:0]
     2/3: $0\tens[3:0]
     3/3: $0\ones[3:0]
Creating decoders for process `\Ps2_decoder.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:344$188'.
     1/1: $0\isBreakCode[0:0]
Creating decoders for process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
     1/14: $0\ps2_clk_sync[2:0]
     2/14: $0\ready[0:0]
     3/14: $0\count[3:0]
     4/14: $0\r_ptr[2:0]
     5/14: $0\w_ptr[2:0]
     6/14: $0\fifo_7[7:0]
     7/14: $0\fifo_6[7:0]
     8/14: $0\fifo_5[7:0]
     9/14: $0\fifo_4[7:0]
    10/14: $0\fifo_3[7:0]
    11/14: $0\fifo_2[7:0]
    12/14: $0\fifo_1[7:0]
    13/14: $0\fifo_0[7:0]
    14/14: $0\buffer[9:0]

4.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

4.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Top.\nextdata_n' using process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\Top.\ready_delay' using process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\Top.\data_d1' using process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\Top.\key_scan_display_reg' using process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\Top.\key_ascii_display_reg' using process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\Top.\display_en' using process `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\Keycount.\ones' using process `\Keycount.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\Keycount.\tens' using process `\Keycount.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\Keycount.\counted' using process `\Keycount.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\Ps2_decoder.\isBreakCode' using process `\Ps2_decoder.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:344$188'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\PS2Keyboard.\buffer' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_0' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_1' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_2' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_3' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_4' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_5' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_6' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$474' with positive edge clock.
Creating register for signal `\PS2Keyboard.\fifo_7' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\PS2Keyboard.\w_ptr' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\PS2Keyboard.\r_ptr' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\PS2Keyboard.\count' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\PS2Keyboard.\ready' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\PS2Keyboard.\ps2_clk_sync' using process `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
  created $dff cell `$procdff$480' with positive edge clock.

4.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 11 empty switches in `\Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
Removing empty process `Top.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:690$252'.
Found and cleaned up 11 empty switches in `\Keycount.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231'.
Removing empty process `Keycount.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:445$231'.
Found and cleaned up 2 empty switches in `\Ps2_decoder.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:344$188'.
Removing empty process `Ps2_decoder.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:344$188'.
Found and cleaned up 52 empty switches in `\PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
Removing empty process `PS2Keyboard.$proc$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:88$75'.
Cleaned up 76 empty switches.

4.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module Top.
<suppressed ~3 debug messages>
Optimizing module Keycount.
<suppressed ~3 debug messages>
Optimizing module Seg.
<suppressed ~2 debug messages>
Optimizing module Ps2_decoder.
<suppressed ~3 debug messages>
Optimizing module PS2Keyboard.
<suppressed ~16 debug messages>

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Top..
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \PS2Keyboard..
Removed 24 unused cells and 240 unused wires.
<suppressed ~29 debug messages>

4.5. Executing CHECK pass (checking for obvious problems).
checking module Keycount..
checking module PS2Keyboard..
checking module Ps2_decoder..
checking module Seg..
checking module Top..
found and reported 0 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
<suppressed ~15 debug messages>
Finding identical cells in module `\PS2Keyboard'.
<suppressed ~39 debug messages>
Finding identical cells in module `\Ps2_decoder'.
<suppressed ~6 debug messages>
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 20 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:336$176: \isBreakCode -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
    New ctrl vector for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:336$176: { }
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 1 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 20 unused wires.
<suppressed ~3 debug messages>

4.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
<suppressed ~1 debug messages>
Optimizing module Seg.
Optimizing module Top.

4.6.9. Rerunning OPT passes. (Maybe there is more to do..)

4.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 0 changes.

4.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.6.16. Finished OPT passes. (There is nothing left to do.)

4.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell Keycount.$add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:439$224 ($add).
Removed top 3 bits (of 4) from port B of cell Keycount.$add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:441$227 ($add).
Removed top 2 bits (of 3) from port B of cell PS2Keyboard.$add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:43$3 ($add).
Removed top 2 bits (of 3) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:49$15 ($eq).
Removed top 1 bits (of 3) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:50$17 ($eq).
Removed top 1 bits (of 3) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:51$19 ($eq).
Removed top 2 bits (of 3) from port B of cell PS2Keyboard.$add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:56$29 ($add).
Removed top 3 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:68$42 ($eq).
Removed top 2 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:69$44 ($eq).
Removed top 2 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:70$46 ($eq).
Removed top 1 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:71$48 ($eq).
Removed top 1 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:72$50 ($eq).
Removed top 1 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:73$52 ($eq).
Removed top 1 bits (of 4) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:74$54 ($eq).
Removed top 3 bits (of 4) from port B of cell PS2Keyboard.$add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:79$60 ($add).
Removed top 2 bits (of 3) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:80$61 ($eq).
Removed top 1 bits (of 3) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:81$63 ($eq).
Removed top 1 bits (of 3) from port A of cell PS2Keyboard.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:82$65 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:300$104 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:301$106 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:302$108 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:303$110 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:304$112 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:305$114 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:306$116 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:307$118 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:308$120 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:309$122 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:310$124 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:311$126 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:312$128 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:313$130 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:314$132 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:315$134 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:316$136 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:317$138 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:318$140 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:319$142 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:320$144 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:321$146 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:322$148 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:323$150 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:324$152 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:325$154 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:326$156 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:327$158 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:328$160 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:329$162 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:330$164 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:331$166 ($eq).
Removed top 2 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:332$168 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:333$170 ($eq).
Removed top 3 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:334$172 ($eq).
Removed top 1 bits (of 8) from port A of cell Ps2_decoder.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:335$174 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:404$190 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:405$192 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:406$194 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:407$196 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:408$198 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:409$200 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:410$202 ($eq).
Removed top 1 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:411$204 ($eq).
Removed top 2 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:412$206 ($eq).
Removed top 2 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:413$208 ($eq).
Removed top 2 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:414$210 ($eq).
Removed top 2 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:415$212 ($eq).
Removed top 3 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:416$214 ($eq).
Removed top 3 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:417$216 ($eq).
Removed top 4 bits (of 5) from port A of cell Seg.$eq$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:418$218 ($eq).

4.8. Executing PEEPOPT pass (run peephole optimizers).

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.10. Executing TECHMAP pass (map to technology primitives).

4.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~1152 debug messages>

4.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module Keycount:
  creating $macc model for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:439$224 ($add).
  creating $macc model for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:441$227 ($add).
  creating $alu model for $macc $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:441$227.
  creating $alu model for $macc $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:439$224.
  creating $alu cell for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:439$224: $auto$alumacc.cc:474:replace_alu$481
  creating $alu cell for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:441$227: $auto$alumacc.cc:474:replace_alu$484
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module PS2Keyboard:
  creating $macc model for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:43$3 ($add).
  creating $macc model for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:56$29 ($add).
  creating $macc model for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:79$60 ($add).
  creating $alu model for $macc $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:79$60.
  creating $alu model for $macc $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:56$29.
  creating $alu model for $macc $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:43$3.
  creating $alu cell for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:43$3: $auto$alumacc.cc:474:replace_alu$487
  creating $alu cell for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:56$29: $auto$alumacc.cc:474:replace_alu$490
  creating $alu cell for $add$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:79$60: $auto$alumacc.cc:474:replace_alu$493
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Ps2_decoder:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Seg:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Top:
  created 0 $alu and 0 $macc cells.

4.12. Executing SHARE pass (SAT-based resource sharing).

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.13.9. Finished OPT passes. (There is nothing left to do.)

4.14. Executing FSM pass (extract and optimize FSM).

4.14.1. Executing FSM_DETECT pass (finding FSMs in design).

4.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.15. Executing OPT pass (performing simple optimizations).

4.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.15.5. Finished fast OPT passes.

4.16. Executing MEMORY pass.

4.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

4.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.18. Executing OPT pass (performing simple optimizations).

4.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
<suppressed ~1 debug messages>
Optimizing module PS2Keyboard.
<suppressed ~1 debug messages>
Optimizing module Ps2_decoder.
<suppressed ~2 debug messages>
Optimizing module Seg.
Optimizing module Top.
<suppressed ~2 debug messages>

4.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.18.5. Finished fast OPT passes.

4.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.20. Executing OPT pass (performing simple optimizations).

4.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:300$105:
      Old ports: A=7'0000000, B=7'1011010, Y=\_GEN_0
      New ports: A=1'0, B=1'1, Y=\_GEN_0 [1]
      New connections: { \_GEN_0 [6:2] \_GEN_0 [0] } = { \_GEN_0 [1] 1'0 \_GEN_0 [1] \_GEN_0 [1] 2'00 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:301$107:
      Old ports: A=\_GEN_0, B=7'1011001, Y=\_GEN_1
      New ports: A={ \_GEN_0 [1] \_GEN_0 [1] 1'0 }, B=3'101, Y={ \_GEN_1 [3] \_GEN_1 [1:0] }
      New connections: { \_GEN_1 [6:4] \_GEN_1 [2] } = { \_GEN_1 [3] 1'0 \_GEN_1 [3] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:302$109:
      Old ports: A=\_GEN_1, B=7'1011000, Y=\_GEN_2
      New ports: A={ \_GEN_1 [3] \_GEN_1 [1:0] }, B=3'100, Y={ \_GEN_2 [3] \_GEN_2 [1:0] }
      New connections: { \_GEN_2 [6:4] \_GEN_2 [2] } = { \_GEN_2 [3] 1'0 \_GEN_2 [3] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:303$111:
      Old ports: A=\_GEN_2, B=7'1010111, Y=\_GEN_3
      New ports: A={ \_GEN_2 [3] \_GEN_2 [3] 1'0 \_GEN_2 [1:0] }, B=5'10111, Y=\_GEN_3 [4:0]
      New connections: \_GEN_3 [6:5] = { \_GEN_3 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:304$113:
      Old ports: A=\_GEN_3, B=7'1010110, Y=\_GEN_4
      New ports: A=\_GEN_3 [4:0], B=5'10110, Y=\_GEN_4 [4:0]
      New connections: \_GEN_4 [6:5] = { \_GEN_4 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:305$115:
      Old ports: A=\_GEN_4, B=7'1010101, Y=\_GEN_5
      New ports: A=\_GEN_4 [4:0], B=5'10101, Y=\_GEN_5 [4:0]
      New connections: \_GEN_5 [6:5] = { \_GEN_5 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:306$117:
      Old ports: A=\_GEN_5, B=7'1010100, Y=\_GEN_6
      New ports: A=\_GEN_5 [4:0], B=5'10100, Y=\_GEN_6 [4:0]
      New connections: \_GEN_6 [6:5] = { \_GEN_6 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:307$119:
      Old ports: A=\_GEN_6, B=7'1010011, Y=\_GEN_7
      New ports: A=\_GEN_6 [4:0], B=5'10011, Y=\_GEN_7 [4:0]
      New connections: \_GEN_7 [6:5] = { \_GEN_7 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:308$121:
      Old ports: A=\_GEN_7, B=7'1010010, Y=\_GEN_8
      New ports: A=\_GEN_7 [4:0], B=5'10010, Y=\_GEN_8 [4:0]
      New connections: \_GEN_8 [6:5] = { \_GEN_8 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:309$123:
      Old ports: A=\_GEN_8, B=7'1010001, Y=\_GEN_9
      New ports: A=\_GEN_8 [4:0], B=5'10001, Y=\_GEN_9 [4:0]
      New connections: \_GEN_9 [6:5] = { \_GEN_9 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:310$125:
      Old ports: A=\_GEN_9, B=7'1010000, Y=\_GEN_10
      New ports: A=\_GEN_9 [4:0], B=5'10000, Y=\_GEN_10 [4:0]
      New connections: \_GEN_10 [6:5] = { \_GEN_10 [4] 1'0 }
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:311$127:
      Old ports: A=\_GEN_10, B=7'1001111, Y=\_GEN_11
      New ports: A={ \_GEN_10 [4] \_GEN_10 [4:0] }, B=6'101111, Y={ \_GEN_11 [6] \_GEN_11 [4:0] }
      New connections: \_GEN_11 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:312$129:
      Old ports: A=\_GEN_11, B=7'1001110, Y=\_GEN_12
      New ports: A={ \_GEN_11 [6] \_GEN_11 [4:0] }, B=6'101110, Y={ \_GEN_12 [6] \_GEN_12 [4:0] }
      New connections: \_GEN_12 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:313$131:
      Old ports: A=\_GEN_12, B=7'1001101, Y=\_GEN_13
      New ports: A={ \_GEN_12 [6] \_GEN_12 [4:0] }, B=6'101101, Y={ \_GEN_13 [6] \_GEN_13 [4:0] }
      New connections: \_GEN_13 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:314$133:
      Old ports: A=\_GEN_13, B=7'1001100, Y=\_GEN_14
      New ports: A={ \_GEN_13 [6] \_GEN_13 [4:0] }, B=6'101100, Y={ \_GEN_14 [6] \_GEN_14 [4:0] }
      New connections: \_GEN_14 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:315$135:
      Old ports: A=\_GEN_14, B=7'1001011, Y=\_GEN_15
      New ports: A={ \_GEN_14 [6] \_GEN_14 [4:0] }, B=6'101011, Y={ \_GEN_15 [6] \_GEN_15 [4:0] }
      New connections: \_GEN_15 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:316$137:
      Old ports: A=\_GEN_15, B=7'1001010, Y=\_GEN_16
      New ports: A={ \_GEN_15 [6] \_GEN_15 [4:0] }, B=6'101010, Y={ \_GEN_16 [6] \_GEN_16 [4:0] }
      New connections: \_GEN_16 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:317$139:
      Old ports: A=\_GEN_16, B=7'1001001, Y=\_GEN_17
      New ports: A={ \_GEN_16 [6] \_GEN_16 [4:0] }, B=6'101001, Y={ \_GEN_17 [6] \_GEN_17 [4:0] }
      New connections: \_GEN_17 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:318$141:
      Old ports: A=\_GEN_17, B=7'1001000, Y=\_GEN_18
      New ports: A={ \_GEN_17 [6] \_GEN_17 [4:0] }, B=6'101000, Y={ \_GEN_18 [6] \_GEN_18 [4:0] }
      New connections: \_GEN_18 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:319$143:
      Old ports: A=\_GEN_18, B=7'1000111, Y=\_GEN_19
      New ports: A={ \_GEN_18 [6] \_GEN_18 [4:0] }, B=6'100111, Y={ \_GEN_19 [6] \_GEN_19 [4:0] }
      New connections: \_GEN_19 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:320$145:
      Old ports: A=\_GEN_19, B=7'1000110, Y=\_GEN_20
      New ports: A={ \_GEN_19 [6] \_GEN_19 [4:0] }, B=6'100110, Y={ \_GEN_20 [6] \_GEN_20 [4:0] }
      New connections: \_GEN_20 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:321$147:
      Old ports: A=\_GEN_20, B=7'1000101, Y=\_GEN_21
      New ports: A={ \_GEN_20 [6] \_GEN_20 [4:0] }, B=6'100101, Y={ \_GEN_21 [6] \_GEN_21 [4:0] }
      New connections: \_GEN_21 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:322$149:
      Old ports: A=\_GEN_21, B=7'1000100, Y=\_GEN_22
      New ports: A={ \_GEN_21 [6] \_GEN_21 [4:0] }, B=6'100100, Y={ \_GEN_22 [6] \_GEN_22 [4:0] }
      New connections: \_GEN_22 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:323$151:
      Old ports: A=\_GEN_22, B=7'1000011, Y=\_GEN_23
      New ports: A={ \_GEN_22 [6] \_GEN_22 [4:0] }, B=6'100011, Y={ \_GEN_23 [6] \_GEN_23 [4:0] }
      New connections: \_GEN_23 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:324$153:
      Old ports: A=\_GEN_23, B=7'1000010, Y=\_GEN_24
      New ports: A={ \_GEN_23 [6] \_GEN_23 [4:0] }, B=6'100010, Y={ \_GEN_24 [6] \_GEN_24 [4:0] }
      New connections: \_GEN_24 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:325$155:
      Old ports: A=\_GEN_24, B=7'1000001, Y=\_GEN_25
      New ports: A={ \_GEN_24 [6] \_GEN_24 [4:0] }, B=6'100001, Y={ \_GEN_25 [6] \_GEN_25 [4:0] }
      New connections: \_GEN_25 [5] = 1'0
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:404$191:
      Old ports: A=8'11111111, B=8'01110001, Y=\_GEN_0
      New ports: A=1'1, B=1'0, Y=\_GEN_0 [1]
      New connections: { \_GEN_0 [7:2] \_GEN_0 [0] } = { \_GEN_0 [1] 3'111 \_GEN_0 [1] \_GEN_0 [1] 1'1 }
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:405$193:
      Old ports: A=\_GEN_0, B=8'01100001, Y=\_GEN_1
      New ports: A={ 1'1 \_GEN_0 [1] }, B=2'00, Y={ \_GEN_1 [4] \_GEN_1 [1] }
      New connections: { \_GEN_1 [7:5] \_GEN_1 [3:2] \_GEN_1 [0] } = { \_GEN_1 [1] 2'11 \_GEN_1 [1] \_GEN_1 [1] 1'1 }
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:406$195:
      Old ports: A=\_GEN_1, B=8'10000101, Y=\_GEN_2
      New ports: A={ 1'1 \_GEN_1 [4] \_GEN_1 [1] \_GEN_1 [1] }, B=4'0010, Y={ \_GEN_2 [5:4] \_GEN_2 [2:1] }
      New connections: { \_GEN_2 [7:6] \_GEN_2 [3] \_GEN_2 [0] } = { \_GEN_2 [2] \_GEN_2 [5] \_GEN_2 [1] 1'1 }
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:407$197:
      Old ports: A=\_GEN_2, B=8'01100011, Y=\_GEN_3
      New ports: A={ \_GEN_2 [5:4] \_GEN_2 [1] \_GEN_2 [2:1] }, B=5'10001, Y=\_GEN_3 [5:1]
      New connections: { \_GEN_3 [7:6] \_GEN_3 [0] } = { \_GEN_3 [2] \_GEN_3 [5] 1'1 }
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:408$199:
      Old ports: A=\_GEN_3, B=8'11000001, Y=\_GEN_4
      New ports: A={ \_GEN_3 [2] \_GEN_3 [5] \_GEN_3 [5:1] }, B=7'1100000, Y=\_GEN_4 [7:1]
      New connections: \_GEN_4 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:409$201:
      Old ports: A=\_GEN_4, B=8'00010001, Y=\_GEN_5
      New ports: A=\_GEN_4 [7:1], B=7'0001000, Y=\_GEN_5 [7:1]
      New connections: \_GEN_5 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:410$203:
      Old ports: A=\_GEN_5, B=8'00001001, Y=\_GEN_6
      New ports: A=\_GEN_5 [7:1], B=7'0000100, Y=\_GEN_6 [7:1]
      New connections: \_GEN_6 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:411$205:
      Old ports: A=\_GEN_6, B=8'00000001, Y=\_GEN_7
      New ports: A=\_GEN_6 [7:1], B=7'0000000, Y=\_GEN_7 [7:1]
      New connections: \_GEN_7 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:412$207:
      Old ports: A=\_GEN_7, B=8'00011111, Y=\_GEN_8
      New ports: A=\_GEN_7 [7:1], B=7'0001111, Y=\_GEN_8 [7:1]
      New connections: \_GEN_8 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:413$209:
      Old ports: A=\_GEN_8, B=8'01000001, Y=\_GEN_9
      New ports: A=\_GEN_8 [7:1], B=7'0100000, Y=\_GEN_9 [7:1]
      New connections: \_GEN_9 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:414$211:
      Old ports: A=\_GEN_9, B=8'01001001, Y=\_GEN_10
      New ports: A=\_GEN_9 [7:1], B=7'0100100, Y=\_GEN_10 [7:1]
      New connections: \_GEN_10 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:415$213:
      Old ports: A=\_GEN_10, B=8'10011001, Y=\_GEN_11
      New ports: A=\_GEN_10 [7:1], B=7'1001100, Y=\_GEN_11 [7:1]
      New connections: \_GEN_11 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:416$215:
      Old ports: A=\_GEN_11, B=8'00001101, Y=\_GEN_12
      New ports: A=\_GEN_11 [7:1], B=7'0000110, Y=\_GEN_12 [7:1]
      New connections: \_GEN_12 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:417$217:
      Old ports: A=\_GEN_12, B=8'00100101, Y=\_GEN_13
      New ports: A=\_GEN_12 [7:1], B=7'0010010, Y=\_GEN_13 [7:1]
      New connections: \_GEN_13 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:418$219:
      Old ports: A=\_GEN_13, B=8'10011111, Y=\_GEN_14
      New ports: A=\_GEN_13 [7:1], B=7'1001111, Y=\_GEN_14 [7:1]
      New connections: \_GEN_14 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:419$221:
      Old ports: A=\_GEN_14, B=8'00000011, Y=\_GEN_15
      New ports: A=\_GEN_14 [7:1], B=7'0000001, Y=\_GEN_15 [7:1]
      New connections: \_GEN_15 [0] = 1'1
  Optimizing cells in module \Seg.
    Consolidated identical input bits for $mux cell $ternary$/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/ex7/Top.v:420$223:
      Old ports: A=8'11111111, B=\_GEN_15, Y=\io_seg
      New ports: A=7'1111111, B=\_GEN_15 [7:1], Y=\io_seg [7:1]
      New connections: \io_seg [0] = 1'1
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 43 changes.

4.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

4.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
<suppressed ~1 debug messages>
Optimizing module Seg.
<suppressed ~1 debug messages>
Optimizing module Top.

4.20.9. Rerunning OPT passes. (Maybe there is more to do..)

4.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 0 changes.

4.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.20.16. Finished OPT passes. (There is nothing left to do.)

4.21. Executing TECHMAP pass (map to technology primitives).

4.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
No more expansions possible.
<suppressed ~611 debug messages>

4.22. Executing OPT pass (performing simple optimizations).

4.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
<suppressed ~56 debug messages>
Optimizing module PS2Keyboard.
<suppressed ~302 debug messages>
Optimizing module Ps2_decoder.
<suppressed ~386 debug messages>
Optimizing module Seg.
<suppressed ~141 debug messages>
Optimizing module Top.

4.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
<suppressed ~6 debug messages>
Finding identical cells in module `\PS2Keyboard'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ps2_decoder'.
<suppressed ~927 debug messages>
Finding identical cells in module `\Seg'.
<suppressed ~156 debug messages>
Finding identical cells in module `\Top'.
Removed a total of 419 cells.

4.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 103 unused cells and 460 unused wires.
<suppressed ~107 debug messages>

4.22.5. Finished fast OPT passes.

4.23. Executing ABC pass (technology mapping using ABC).

4.23.1. Extracting gate netlist of module `\Keycount' to `<abc-temp-dir>/input.blif'..
Extracted 62 gates and 77 wires to a netlist network with 13 inputs and 9 outputs.

4.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:       14
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:       10
ABC RESULTS:                OR cells:       14
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

4.23.2. Extracting gate netlist of module `\PS2Keyboard' to `<abc-temp-dir>/input.blif'..
Extracted 621 gates and 716 wires to a netlist network with 93 inputs and 96 outputs.

4.23.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:      107
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:               MUX cells:      358
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:       85
ABC RESULTS:              OAI3 cells:        2
ABC RESULTS:                OR cells:       98
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       13
ABC RESULTS:        internal signals:      527
ABC RESULTS:           input signals:       93
ABC RESULTS:          output signals:       96
Removing temp directory.

4.23.3. Extracting gate netlist of module `\Ps2_decoder' to `<abc-temp-dir>/input.blif'..
Extracted 310 gates and 323 wires to a netlist network with 11 inputs and 9 outputs.

4.23.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       27
ABC RESULTS:              AOI3 cells:        8
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       23
ABC RESULTS:               NOT cells:       27
ABC RESULTS:              OAI3 cells:       41
ABC RESULTS:                OR cells:      132
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:        internal signals:      303
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

4.23.4. Extracting gate netlist of module `\Seg' to `<abc-temp-dir>/input.blif'..
Extracted 144 gates and 152 wires to a netlist network with 6 inputs and 7 outputs.

4.23.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.4.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       22
ABC RESULTS:              AOI3 cells:       16
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:       10
ABC RESULTS:              OAI3 cells:       13
ABC RESULTS:                OR cells:       43
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:        internal signals:      139
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

4.23.5. Extracting gate netlist of module `\Top' to `<abc-temp-dir>/input.blif'..
Extracted 91 gates and 138 wires to a netlist network with 46 inputs and 44 outputs.

4.23.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:               MUX cells:       24
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       44
Removing temp directory.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
<suppressed ~3 debug messages>
Optimizing module PS2Keyboard.
<suppressed ~67 debug messages>
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

4.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 1 unused cells and 623 unused wires.
<suppressed ~71 debug messages>

4.24.5. Finished fast OPT passes.

4.25. Executing HIERARCHY pass (managing design hierarchy).

4.25.1. Analyzing design hierarchy..
Top module:  \Top
Used module:     \Keycount
Used module:     \Ps2_decoder
Used module:     \PS2Keyboard
Used module:     \Seg

4.25.2. Analyzing design hierarchy..
Top module:  \Top
Used module:     \Keycount
Used module:     \Ps2_decoder
Used module:     \PS2Keyboard
Used module:     \Seg
Removed 0 unused modules.

4.26. Printing statistics.

=== Keycount ===

   Number of wires:                 70
   Number of wire bits:             88
   Number of public wires:          10
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $_ANDNOT_                      16
     $_AND_                          2
     $_DFF_P_                        9
     $_MUX_                         14
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          9
     $_ORNOT_                        3
     $_OR_                          14
     $_XNOR_                         1
     $_XOR_                          3

=== PS2Keyboard ===

   Number of wires:                630
   Number of wire bits:            787
   Number of public wires:          23
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                777
     $_ANDNOT_                     107
     $_AND_                          2
     $_AOI3_                         1
     $_DFF_P_                       88
     $_MUX_                        358
     $_NAND_                         6
     $_NOR_                          1
     $_NOT_                         85
     $_OAI3_                         2
     $_ORNOT_                       12
     $_OR_                          98
     $_XNOR_                         4
     $_XOR_                         13

=== Ps2_decoder ===

   Number of wires:                304
   Number of wire bits:            480
   Number of public wires:          35
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                278
     $_ANDNOT_                      27
     $_AND_                          2
     $_AOI3_                         8
     $_AOI4_                         1
     $_DFF_P_                        1
     $_NAND_                         7
     $_NOR_                         23
     $_NOT_                         27
     $_OAI3_                        41
     $_ORNOT_                        9
     $_OR_                         132

=== Seg ===

   Number of wires:                133
   Number of wire bits:            256
   Number of public wires:          19
   Number of public wire bits:     142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                121
     $_ANDNOT_                      22
     $_AOI3_                        16
     $_NAND_                         4
     $_NOR_                          3
     $_NOT_                         10
     $_OAI3_                        13
     $_ORNOT_                       10
     $_OR_                          43

=== Top ===

   Number of wires:                111
   Number of wire bits:            300
   Number of public wires:          60
   Number of public wire bits:     228
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                125
     $_ANDNOT_                      29
     $_AND_                         16
     $_DFF_P_                       27
     $_MUX_                         24
     $_NAND_                        16
     $_NOT_                          1
     $_OAI3_                         1
     $_ORNOT_                        1
     $_OR_                           1
     Keycount                        1
     PS2Keyboard                     1
     Ps2_decoder                     1
     Seg                             6

=== design hierarchy ===

   Top                               1
     Keycount                        1
     PS2Keyboard                     1
     Ps2_decoder                     1
     Seg                             6

   Number of wires:               1913
   Number of wire bits:           3191
   Number of public wires:         242
   Number of public wire bits:    1419
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1972
     $_ANDNOT_                     311
     $_AND_                         22
     $_AOI3_                       105
     $_AOI4_                         1
     $_DFF_P_                      125
     $_MUX_                        396
     $_NAND_                        56
     $_NOR_                         43
     $_NOT_                        182
     $_OAI3_                       122
     $_ORNOT_                       85
     $_OR_                         503
     $_XNOR_                         5
     $_XOR_                         16

4.27. Executing CHECK pass (checking for obvious problems).
checking module Keycount..
checking module PS2Keyboard..
checking module Ps2_decoder..
checking module Seg..
checking module Top..
found and reported 0 problems.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 79 unused wires.
<suppressed ~79 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing TECHMAP pass (map to technology primitives).

6.1. Executing Verilog-2005 frontend: /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/verilog/cells_latch.v
Parsing Verilog input from `/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/verilog/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

6.2. Continuing TECHMAP pass.
No more expansions possible.

7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\Keycount':
  mapped 9 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\PS2Keyboard':
  mapped 88 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\Ps2_decoder':
  mapped 1 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\Seg':
Mapping DFF cells in module `\Top':
  mapped 27 $_DFF_P_ cells to \DFF_X1 cells.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 89 unused cells and 178 unused wires.
<suppressed ~92 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Keycount..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PS2Keyboard..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Ps2_decoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Keycount.
  Optimizing cells in module \PS2Keyboard.
  Optimizing cells in module \Ps2_decoder.
  Optimizing cells in module \Seg.
  Optimizing cells in module \Top.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Keycount'.
Finding identical cells in module `\PS2Keyboard'.
Finding identical cells in module `\Ps2_decoder'.
Finding identical cells in module `\Seg'.
Finding identical cells in module `\Top'.
Removed a total of 0 cells.

8.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Keycount.
Optimizing module PS2Keyboard.
Optimizing module Ps2_decoder.
Optimizing module Seg.
Optimizing module Top.

8.16. Finished OPT passes. (There is nothing left to do.)

9. Executing ABC pass (technology mapping using ABC).

9.1. Extracting gate netlist of module `\Keycount' to `/tmp/yosys-abc-C1KUsG/input.blif'..
Extracted 59 gates and 79 wires to a netlist network with 20 inputs and 9 outputs.

9.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-C1KUsG/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-C1KUsG/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-C1KUsG/input.blif 
ABC: + read_lib -w /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000.0 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-C1KUsG/output.blif 

9.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        2
ABC RESULTS:           AND2_X4 cells:        2
ABC RESULTS:           AND3_X1 cells:        3
ABC RESULTS:           AND3_X4 cells:        1
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:         AOI211_X2 cells:        5
ABC RESULTS:          AOI21_X1 cells:        2
ABC RESULTS:          AOI21_X4 cells:        1
ABC RESULTS:            INV_X1 cells:        4
ABC RESULTS:           INV_X16 cells:        1
ABC RESULTS:            INV_X2 cells:        1
ABC RESULTS:           INV_X32 cells:        3
ABC RESULTS:            INV_X4 cells:        1
ABC RESULTS:            INV_X8 cells:        1
ABC RESULTS:          NAND2_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:          NAND4_X4 cells:        1
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR2_X2 cells:        1
ABC RESULTS:           NOR2_X4 cells:        4
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:           NOR4_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        3
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:          XNOR2_X1 cells:        1
ABC RESULTS:           XOR2_X1 cells:        1
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:        9
Removing temp directory.

9.2. Extracting gate netlist of module `\PS2Keyboard' to `/tmp/yosys-abc-WtF2XV/input.blif'..
Extracted 608 gates and 782 wires to a netlist network with 174 inputs and 96 outputs.

9.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-WtF2XV/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-WtF2XV/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-WtF2XV/input.blif 
ABC: + read_lib -w /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000.0 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-WtF2XV/output.blif 

9.2.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        8
ABC RESULTS:           AND2_X4 cells:       11
ABC RESULTS:           AND3_X1 cells:        1
ABC RESULTS:           AND3_X2 cells:        3
ABC RESULTS:           AND3_X4 cells:        1
ABC RESULTS:           AND4_X1 cells:       39
ABC RESULTS:           AND4_X2 cells:       23
ABC RESULTS:         AOI211_X2 cells:       80
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:          AOI21_X2 cells:        2
ABC RESULTS:           BUF_X16 cells:        1
ABC RESULTS:            BUF_X2 cells:        3
ABC RESULTS:           BUF_X32 cells:        5
ABC RESULTS:            BUF_X4 cells:        4
ABC RESULTS:            BUF_X8 cells:        6
ABC RESULTS:         CLKBUF_X1 cells:       17
ABC RESULTS:            INV_X1 cells:        2
ABC RESULTS:           INV_X16 cells:        3
ABC RESULTS:            INV_X2 cells:        1
ABC RESULTS:           INV_X32 cells:        7
ABC RESULTS:            INV_X4 cells:        2
ABC RESULTS:            INV_X8 cells:        1
ABC RESULTS:           MUX2_X1 cells:       70
ABC RESULTS:           MUX2_X2 cells:       48
ABC RESULTS:          NAND2_X1 cells:       12
ABC RESULTS:          NAND2_X4 cells:        3
ABC RESULTS:          NAND3_X1 cells:        7
ABC RESULTS:          NAND3_X4 cells:        1
ABC RESULTS:           NOR2_X1 cells:        8
ABC RESULTS:           NOR2_X2 cells:        8
ABC RESULTS:           NOR2_X4 cells:        7
ABC RESULTS:           NOR3_X1 cells:        3
ABC RESULTS:           NOR3_X4 cells:        2
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:          OAI21_X1 cells:        5
ABC RESULTS:            OR2_X1 cells:        1
ABC RESULTS:            OR2_X4 cells:        1
ABC RESULTS:          XNOR2_X1 cells:        3
ABC RESULTS:          XNOR2_X2 cells:        8
ABC RESULTS:           XOR2_X2 cells:        3
ABC RESULTS:        internal signals:      512
ABC RESULTS:           input signals:      174
ABC RESULTS:          output signals:       96
Removing temp directory.

9.3. Extracting gate netlist of module `\Ps2_decoder' to `/tmp/yosys-abc-ioQCxx/input.blif'..
Extracted 276 gates and 288 wires to a netlist network with 12 inputs and 9 outputs.

9.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-ioQCxx/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ioQCxx/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ioQCxx/input.blif 
ABC: + read_lib -w /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000.0 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-ioQCxx/output.blif 

9.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       21
ABC RESULTS:           AND2_X2 cells:        6
ABC RESULTS:           AND2_X4 cells:        9
ABC RESULTS:           AND3_X1 cells:        6
ABC RESULTS:           AND4_X1 cells:        4
ABC RESULTS:         AOI211_X2 cells:        2
ABC RESULTS:          AOI21_X1 cells:        4
ABC RESULTS:         AOI221_X1 cells:        2
ABC RESULTS:          AOI22_X1 cells:        8
ABC RESULTS:            BUF_X8 cells:        2
ABC RESULTS:            INV_X1 cells:        7
ABC RESULTS:           INV_X16 cells:        1
ABC RESULTS:           INV_X32 cells:        2
ABC RESULTS:          NAND2_X1 cells:        8
ABC RESULTS:          NAND3_X1 cells:        4
ABC RESULTS:           NOR2_X1 cells:       12
ABC RESULTS:           NOR2_X2 cells:        1
ABC RESULTS:           NOR2_X4 cells:        2
ABC RESULTS:           NOR3_X1 cells:        5
ABC RESULTS:           NOR3_X2 cells:        1
ABC RESULTS:           NOR4_X1 cells:        1
ABC RESULTS:           NOR4_X2 cells:        1
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:          OAI21_X1 cells:        5
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:            OR2_X4 cells:        1
ABC RESULTS:        internal signals:      267
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

9.4. Extracting gate netlist of module `\Seg' to `/tmp/yosys-abc-ZdSBnT/input.blif'..
Extracted 121 gates and 127 wires to a netlist network with 6 inputs and 7 outputs.

9.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-ZdSBnT/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ZdSBnT/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ZdSBnT/input.blif 
ABC: + read_lib -w /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000.0 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-ZdSBnT/output.blif 

9.4.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        3
ABC RESULTS:           AND2_X2 cells:        1
ABC RESULTS:           AND2_X4 cells:        5
ABC RESULTS:           AND3_X2 cells:        1
ABC RESULTS:         AOI211_X4 cells:        2
ABC RESULTS:            INV_X1 cells:        3
ABC RESULTS:           INV_X16 cells:        1
ABC RESULTS:           INV_X32 cells:        3
ABC RESULTS:            INV_X4 cells:        1
ABC RESULTS:          NAND2_X1 cells:       10
ABC RESULTS:          NAND3_X1 cells:        5
ABC RESULTS:          NAND4_X1 cells:        3
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR2_X2 cells:        2
ABC RESULTS:           NOR2_X4 cells:        5
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:          OAI21_X1 cells:        6
ABC RESULTS:            OR3_X2 cells:        1
ABC RESULTS:            OR4_X4 cells:        1
ABC RESULTS:        internal signals:      114
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

9.5. Extracting gate netlist of module `\Top' to `/tmp/yosys-abc-NDRdtY/input.blif'..
Extracted 89 gates and 135 wires to a netlist network with 46 inputs and 44 outputs.

9.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-NDRdtY/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-NDRdtY/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-NDRdtY/input.blif 
ABC: + read_lib -w /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex7FSM/verilog/yosys-sta/scripts/../nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000.0 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000.0 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-NDRdtY/output.blif 

9.5.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       24
ABC RESULTS:           AND3_X1 cells:        8
ABC RESULTS:          AOI21_X1 cells:       17
ABC RESULTS:            BUF_X4 cells:        2
ABC RESULTS:            BUF_X8 cells:        1
ABC RESULTS:            INV_X1 cells:       10
ABC RESULTS:           INV_X32 cells:        1
ABC RESULTS:           MUX2_X1 cells:        8
ABC RESULTS:          NAND2_X2 cells:        1
ABC RESULTS:           NOR2_X1 cells:        2
ABC RESULTS:           NOR2_X4 cells:        1
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:       16
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:        internal signals:       45
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       44
Removing temp directory.

10. Executing HILOMAP pass (mapping to constant drivers).

11. Executing SETUNDEF pass (replace undef values with defined constants).

12. Executing SPLITNETS pass (splitting up multi-bit signals).

13. Executing INSBUF pass (insert buffer cells for connected wires).
Added Keycount.$auto$insbuf.cc:79:execute$5632: \reset -> $abc$4893$reset
Added Keycount.$auto$insbuf.cc:79:execute$5633: \io_clrn -> $abc$4893$io_clrn
Added Keycount.$auto$insbuf.cc:79:execute$5634: \io_key_press -> $abc$4893$io_key_press
Added Keycount.$auto$insbuf.cc:79:execute$5635: \counted -> $abc$4893$counted
Added Keycount.$auto$insbuf.cc:79:execute$5636: \io_key_release -> $abc$4893$io_key_release
Added Keycount.$auto$insbuf.cc:79:execute$5637: $abc$4893$0\counted[0:0] -> $0\counted[0:0]
Added Keycount.$auto$insbuf.cc:79:execute$5638: \io_tens [0] -> $abc$4893$io_tens[0]
Added Keycount.$auto$insbuf.cc:79:execute$5639: \io_tens [1] -> $abc$4893$io_tens[1]
Added Keycount.$auto$insbuf.cc:79:execute$5640: \io_tens [3] -> $abc$4893$io_tens[3]
Added Keycount.$auto$insbuf.cc:79:execute$5641: \io_tens [2] -> $abc$4893$io_tens[2]
Added Keycount.$auto$insbuf.cc:79:execute$5642: \io_ones [0] -> $abc$4893$io_ones[0]
Added Keycount.$auto$insbuf.cc:79:execute$5643: \io_ones [1] -> $abc$4893$io_ones[1]
Added Keycount.$auto$insbuf.cc:79:execute$5644: \io_ones [3] -> $abc$4893$io_ones[3]
Added Keycount.$auto$insbuf.cc:79:execute$5645: \io_ones [2] -> $abc$4893$io_ones[2]
Added Keycount.$auto$insbuf.cc:79:execute$5646: $abc$3431$new_n29_ -> $abc$4893$abc$3431$new_n29_
Added Keycount.$auto$insbuf.cc:79:execute$5647: $abc$4893$0\tens[3:0][0] -> $0\tens[3:0][0]
Added Keycount.$auto$insbuf.cc:79:execute$5648: $abc$3431$new_n43_ -> $abc$4893$abc$3431$new_n43_
Added Keycount.$auto$insbuf.cc:79:execute$5649: $abc$4893$0\tens[3:0][1] -> $0\tens[3:0][1]
Added Keycount.$auto$insbuf.cc:79:execute$5650: $abc$3431$new_n50_ -> $abc$4893$abc$3431$new_n50_
Added Keycount.$auto$insbuf.cc:79:execute$5651: $abc$4893$0\tens[3:0][2] -> $0\tens[3:0][2]
Added Keycount.$auto$insbuf.cc:79:execute$5652: $abc$3431$new_n58_ -> $abc$4893$abc$3431$new_n58_
Added Keycount.$auto$insbuf.cc:79:execute$5653: $abc$4893$0\tens[3:0][3] -> $0\tens[3:0][3]
Added Keycount.$auto$insbuf.cc:79:execute$5654: $abc$3431$new_n66_ -> $abc$4893$abc$3431$new_n66_
Added Keycount.$auto$insbuf.cc:79:execute$5655: $abc$4893$0\ones[3:0][0] -> $0\ones[3:0][0]
Added Keycount.$auto$insbuf.cc:79:execute$5656: $abc$3431$new_n71_ -> $abc$4893$abc$3431$new_n71_
Added Keycount.$auto$insbuf.cc:79:execute$5657: $abc$4893$0\ones[3:0][1] -> $0\ones[3:0][1]
Added Keycount.$auto$insbuf.cc:79:execute$5658: $abc$4893$0\ones[3:0][2] -> $0\ones[3:0][2]
Added Keycount.$auto$insbuf.cc:79:execute$5659: $abc$3431$new_n83_ -> $abc$4893$abc$3431$new_n83_
Added Keycount.$auto$insbuf.cc:79:execute$5660: $abc$4893$0\ones[3:0][3] -> $0\ones[3:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5661: \io_ps2_clk -> \_ps2_clk_sync_T_1[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5662: \_ps2_clk_sync_T_1[1] -> \ps2_clk_sync[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5663: \_ps2_clk_sync_T_1[2] -> \ps2_clk_sync[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5664: \r_ptr[1] -> $abc$4940$r_ptr[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5665: \r_ptr[0] -> $abc$4940$r_ptr[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5666: \r_ptr[2] -> $abc$4940$r_ptr[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5667: $abc$3499$new_n198_ -> $abc$4940$abc$3499$new_n198_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5668: \fifo_0[0] -> $abc$4940$fifo_0[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5669: \fifo_1[0] -> $abc$4940$fifo_1[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5670: \fifo_2[0] -> $abc$4940$fifo_2[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5671: \fifo_3[0] -> $abc$4940$fifo_3[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5672: \fifo_4[0] -> $abc$4940$fifo_4[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5673: \fifo_5[0] -> $abc$4940$fifo_5[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5674: \fifo_6[0] -> $abc$4940$fifo_6[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5675: \fifo_7[0] -> $abc$4940$fifo_7[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5676: $abc$4940$io_data[0] -> \io_data [0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5677: \fifo_0[1] -> $abc$4940$fifo_0[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5678: \fifo_1[1] -> $abc$4940$fifo_1[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5679: \fifo_2[1] -> $abc$4940$fifo_2[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5680: \fifo_3[1] -> $abc$4940$fifo_3[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5681: \fifo_4[1] -> $abc$4940$fifo_4[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5682: \fifo_5[1] -> $abc$4940$fifo_5[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5683: \fifo_6[1] -> $abc$4940$fifo_6[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5684: \fifo_7[1] -> $abc$4940$fifo_7[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5685: $abc$4940$io_data[1] -> \io_data [1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5686: \fifo_0[2] -> $abc$4940$fifo_0[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5687: \fifo_1[2] -> $abc$4940$fifo_1[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5688: \fifo_2[2] -> $abc$4940$fifo_2[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5689: \fifo_3[2] -> $abc$4940$fifo_3[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5690: \fifo_4[2] -> $abc$4940$fifo_4[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5691: \fifo_5[2] -> $abc$4940$fifo_5[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5692: \fifo_6[2] -> $abc$4940$fifo_6[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5693: \fifo_7[2] -> $abc$4940$fifo_7[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5694: $abc$4940$io_data[2] -> \io_data [2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5695: \fifo_0[3] -> $abc$4940$fifo_0[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5696: \fifo_1[3] -> $abc$4940$fifo_1[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5697: \fifo_2[3] -> $abc$4940$fifo_2[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5698: \fifo_3[3] -> $abc$4940$fifo_3[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5699: \fifo_4[3] -> $abc$4940$fifo_4[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5700: \fifo_5[3] -> $abc$4940$fifo_5[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5701: \fifo_6[3] -> $abc$4940$fifo_6[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5702: \fifo_7[3] -> $abc$4940$fifo_7[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5703: $abc$4940$io_data[3] -> \io_data [3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5704: \fifo_0[4] -> $abc$4940$fifo_0[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5705: \fifo_1[4] -> $abc$4940$fifo_1[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5706: \fifo_2[4] -> $abc$4940$fifo_2[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5707: \fifo_3[4] -> $abc$4940$fifo_3[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5708: \fifo_4[4] -> $abc$4940$fifo_4[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5709: \fifo_5[4] -> $abc$4940$fifo_5[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5710: \fifo_6[4] -> $abc$4940$fifo_6[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5711: \fifo_7[4] -> $abc$4940$fifo_7[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5712: $abc$4940$io_data[4] -> \io_data [4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5713: \fifo_0[5] -> $abc$4940$fifo_0[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5714: \fifo_1[5] -> $abc$4940$fifo_1[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5715: \fifo_2[5] -> $abc$4940$fifo_2[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5716: \fifo_3[5] -> $abc$4940$fifo_3[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5717: \fifo_4[5] -> $abc$4940$fifo_4[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5718: \fifo_5[5] -> $abc$4940$fifo_5[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5719: \fifo_6[5] -> $abc$4940$fifo_6[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5720: \fifo_7[5] -> $abc$4940$fifo_7[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5721: $abc$4940$io_data[5] -> \io_data [5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5722: \fifo_0[6] -> $abc$4940$fifo_0[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5723: \fifo_1[6] -> $abc$4940$fifo_1[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5724: \fifo_2[6] -> $abc$4940$fifo_2[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5725: \fifo_3[6] -> $abc$4940$fifo_3[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5726: \fifo_4[6] -> $abc$4940$fifo_4[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5727: \fifo_5[6] -> $abc$4940$fifo_5[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5728: \fifo_6[6] -> $abc$4940$fifo_6[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5729: \fifo_7[6] -> $abc$4940$fifo_7[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5730: $abc$4940$io_data[6] -> \io_data [6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5731: \fifo_0[7] -> $abc$4940$fifo_0[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5732: \fifo_1[7] -> $abc$4940$fifo_1[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5733: \fifo_2[7] -> $abc$4940$fifo_2[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5734: \fifo_3[7] -> $abc$4940$fifo_3[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5735: \fifo_4[7] -> $abc$4940$fifo_4[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5736: \fifo_5[7] -> $abc$4940$fifo_5[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5737: \fifo_6[7] -> $abc$4940$fifo_6[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5738: \fifo_7[7] -> $abc$4940$fifo_7[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5739: $abc$4940$io_data[7] -> \io_data [7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5740: \io_ps2_clk -> $abc$4940$io_ps2_clk
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5741: \reset -> $abc$4940$reset
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5742: $abc$4940$0\ps2_clk_sync[2:0][0] -> $0\ps2_clk_sync[2:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5743: \_ps2_clk_sync_T_1[1] -> $abc$4940$_ps2_clk_sync_T_1[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5744: $abc$4940$0\ps2_clk_sync[2:0][1] -> $0\ps2_clk_sync[2:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5745: \_ps2_clk_sync_T_1[2] -> $abc$4940$_ps2_clk_sync_T_1[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5746: $abc$4940$0\ps2_clk_sync[2:0][2] -> $0\ps2_clk_sync[2:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5747: \io_nextdata_n -> $abc$4940$io_nextdata_n
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5748: \io_ready -> $abc$4940$io_ready
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5749: \w_ptr[0] -> $abc$4940$w_ptr[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5750: $abc$3499$new_n264_ -> $abc$4940$abc$3499$new_n264_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5751: $abc$3499$new_n268_ -> $abc$4940$abc$3499$new_n268_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5752: \ps2_clk_sync[2] -> $abc$4940$ps2_clk_sync[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5753: \io_ps2_data -> $abc$4940$io_ps2_data
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5754: \buffer[0] -> $abc$4940$buffer[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5755: \buffer[2] -> $abc$4940$buffer[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5756: \buffer[1] -> $abc$4940$buffer[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5757: \buffer[4] -> $abc$4940$buffer[4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5758: \buffer[3] -> $abc$4940$buffer[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5759: \buffer[6] -> $abc$4940$buffer[6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5760: \buffer[5] -> $abc$4940$buffer[5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5761: \buffer[8] -> $abc$4940$buffer[8]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5762: \buffer[7] -> $abc$4940$buffer[7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5763: \buffer[9] -> $abc$4940$buffer[9]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5764: \count[0] -> $abc$4940$count[0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5765: \count[1] -> $abc$4940$count[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5766: \count[2] -> $abc$4940$count[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5767: \count[3] -> $abc$4940$count[3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5768: \io_clrn -> $abc$4940$io_clrn
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5769: $abc$4940$0\ready[0:0] -> $0\ready[0:0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5770: $abc$3499$new_n294_ -> $abc$4940$abc$3499$new_n294_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5771: $abc$4940$0\count[3:0][0] -> $0\count[3:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5772: $abc$4940$0\count[3:0][1] -> $0\count[3:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5773: $abc$4940$0\count[3:0][2] -> $0\count[3:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5774: $abc$3499$new_n310_ -> $abc$4940$abc$3499$new_n310_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5775: $abc$4940$0\count[3:0][3] -> $0\count[3:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5776: $abc$4940$0\r_ptr[2:0][0] -> $0\r_ptr[2:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5777: $abc$3499$new_n320_ -> $abc$4940$abc$3499$new_n320_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5778: $abc$4940$0\r_ptr[2:0][1] -> $0\r_ptr[2:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5779: $abc$4940$0\r_ptr[2:0][2] -> $0\r_ptr[2:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5780: $abc$3499$new_n327_ -> $abc$4940$abc$3499$new_n327_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5781: $abc$4940$0\w_ptr[2:0][0] -> $0\w_ptr[2:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5782: \w_ptr[1] -> $abc$4940$w_ptr[1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5783: $abc$4940$0\w_ptr[2:0][1] -> $0\w_ptr[2:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5784: \w_ptr[2] -> $abc$4940$w_ptr[2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5785: $abc$4940$0\w_ptr[2:0][2] -> $0\w_ptr[2:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5786: $abc$3499$new_n348_ -> $abc$4940$abc$3499$new_n348_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5787: $abc$3499$new_n349_ -> $abc$4940$abc$3499$new_n349_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5788: $abc$4940$0\fifo_7[7:0][0] -> $0\fifo_7[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5789: $abc$3499$new_n357_ -> $abc$4940$abc$3499$new_n357_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5790: $abc$3499$new_n358_ -> $abc$4940$abc$3499$new_n358_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5791: $abc$4940$0\fifo_7[7:0][1] -> $0\fifo_7[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5792: $abc$3499$new_n365_ -> $abc$4940$abc$3499$new_n365_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5793: $abc$3499$new_n366_ -> $abc$4940$abc$3499$new_n366_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5794: $abc$4940$0\fifo_7[7:0][2] -> $0\fifo_7[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5795: $abc$3499$new_n373_ -> $abc$4940$abc$3499$new_n373_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5796: $abc$3499$new_n374_ -> $abc$4940$abc$3499$new_n374_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5797: $abc$4940$0\fifo_7[7:0][3] -> $0\fifo_7[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5798: $abc$3499$new_n381_ -> $abc$4940$abc$3499$new_n381_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5799: $abc$3499$new_n382_ -> $abc$4940$abc$3499$new_n382_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5800: $abc$4940$0\fifo_7[7:0][4] -> $0\fifo_7[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5801: $abc$3499$new_n389_ -> $abc$4940$abc$3499$new_n389_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5802: $abc$3499$new_n390_ -> $abc$4940$abc$3499$new_n390_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5803: $abc$4940$0\fifo_7[7:0][5] -> $0\fifo_7[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5804: $abc$3499$new_n397_ -> $abc$4940$abc$3499$new_n397_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5805: $abc$3499$new_n398_ -> $abc$4940$abc$3499$new_n398_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5806: $abc$4940$0\fifo_7[7:0][6] -> $0\fifo_7[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5807: $abc$3499$new_n405_ -> $abc$4940$abc$3499$new_n405_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5808: $abc$3499$new_n406_ -> $abc$4940$abc$3499$new_n406_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5809: $abc$4940$0\fifo_7[7:0][7] -> $0\fifo_7[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5810: $abc$3499$new_n413_ -> $abc$4940$abc$3499$new_n413_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5811: $abc$4940$0\fifo_6[7:0][0] -> $0\fifo_6[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5812: $abc$3499$new_n421_ -> $abc$4940$abc$3499$new_n421_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5813: $abc$4940$0\fifo_6[7:0][1] -> $0\fifo_6[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5814: $abc$3499$new_n428_ -> $abc$4940$abc$3499$new_n428_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5815: $abc$4940$0\fifo_6[7:0][2] -> $0\fifo_6[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5816: $abc$3499$new_n435_ -> $abc$4940$abc$3499$new_n435_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5817: $abc$4940$0\fifo_6[7:0][3] -> $0\fifo_6[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5818: $abc$3499$new_n442_ -> $abc$4940$abc$3499$new_n442_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5819: $abc$4940$0\fifo_6[7:0][4] -> $0\fifo_6[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5820: $abc$3499$new_n449_ -> $abc$4940$abc$3499$new_n449_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5821: $abc$4940$0\fifo_6[7:0][5] -> $0\fifo_6[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5822: $abc$3499$new_n456_ -> $abc$4940$abc$3499$new_n456_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5823: $abc$4940$0\fifo_6[7:0][6] -> $0\fifo_6[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5824: $abc$3499$new_n463_ -> $abc$4940$abc$3499$new_n463_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5825: $abc$4940$0\fifo_6[7:0][7] -> $0\fifo_6[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5826: $abc$3499$new_n470_ -> $abc$4940$abc$3499$new_n470_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5827: $abc$4940$0\fifo_5[7:0][0] -> $0\fifo_5[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5828: $abc$3499$new_n478_ -> $abc$4940$abc$3499$new_n478_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5829: $abc$4940$0\fifo_5[7:0][1] -> $0\fifo_5[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5830: $abc$3499$new_n485_ -> $abc$4940$abc$3499$new_n485_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5831: $abc$4940$0\fifo_5[7:0][2] -> $0\fifo_5[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5832: $abc$3499$new_n492_ -> $abc$4940$abc$3499$new_n492_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5833: $abc$4940$0\fifo_5[7:0][3] -> $0\fifo_5[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5834: $abc$3499$new_n499_ -> $abc$4940$abc$3499$new_n499_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5835: $abc$4940$0\fifo_5[7:0][4] -> $0\fifo_5[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5836: $abc$3499$new_n506_ -> $abc$4940$abc$3499$new_n506_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5837: $abc$4940$0\fifo_5[7:0][5] -> $0\fifo_5[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5838: $abc$3499$new_n513_ -> $abc$4940$abc$3499$new_n513_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5839: $abc$4940$0\fifo_5[7:0][6] -> $0\fifo_5[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5840: $abc$3499$new_n520_ -> $abc$4940$abc$3499$new_n520_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5841: $abc$4940$0\fifo_5[7:0][7] -> $0\fifo_5[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5842: $abc$3499$new_n527_ -> $abc$4940$abc$3499$new_n527_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5843: $abc$4940$0\fifo_4[7:0][0] -> $0\fifo_4[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5844: $abc$3499$new_n536_ -> $abc$4940$abc$3499$new_n536_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5845: $abc$4940$0\fifo_4[7:0][1] -> $0\fifo_4[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5846: $abc$3499$new_n543_ -> $abc$4940$abc$3499$new_n543_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5847: $abc$4940$0\fifo_4[7:0][2] -> $0\fifo_4[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5848: $abc$3499$new_n550_ -> $abc$4940$abc$3499$new_n550_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5849: $abc$4940$0\fifo_4[7:0][3] -> $0\fifo_4[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5850: $abc$3499$new_n557_ -> $abc$4940$abc$3499$new_n557_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5851: $abc$4940$0\fifo_4[7:0][4] -> $0\fifo_4[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5852: $abc$3499$new_n564_ -> $abc$4940$abc$3499$new_n564_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5853: $abc$4940$0\fifo_4[7:0][5] -> $0\fifo_4[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5854: $abc$3499$new_n571_ -> $abc$4940$abc$3499$new_n571_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5855: $abc$4940$0\fifo_4[7:0][6] -> $0\fifo_4[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5856: $abc$3499$new_n578_ -> $abc$4940$abc$3499$new_n578_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5857: $abc$4940$0\fifo_4[7:0][7] -> $0\fifo_4[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5858: $abc$3499$new_n585_ -> $abc$4940$abc$3499$new_n585_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5859: $abc$4940$0\fifo_3[7:0][0] -> $0\fifo_3[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5860: $abc$3499$new_n593_ -> $abc$4940$abc$3499$new_n593_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5861: $abc$4940$0\fifo_3[7:0][1] -> $0\fifo_3[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5862: $abc$3499$new_n600_ -> $abc$4940$abc$3499$new_n600_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5863: $abc$4940$0\fifo_3[7:0][2] -> $0\fifo_3[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5864: $abc$3499$new_n607_ -> $abc$4940$abc$3499$new_n607_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5865: $abc$4940$0\fifo_3[7:0][3] -> $0\fifo_3[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5866: $abc$3499$new_n614_ -> $abc$4940$abc$3499$new_n614_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5867: $abc$4940$0\fifo_3[7:0][4] -> $0\fifo_3[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5868: $abc$3499$new_n621_ -> $abc$4940$abc$3499$new_n621_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5869: $abc$4940$0\fifo_3[7:0][5] -> $0\fifo_3[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5870: $abc$3499$new_n628_ -> $abc$4940$abc$3499$new_n628_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5871: $abc$4940$0\fifo_3[7:0][6] -> $0\fifo_3[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5872: $abc$3499$new_n635_ -> $abc$4940$abc$3499$new_n635_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5873: $abc$4940$0\fifo_3[7:0][7] -> $0\fifo_3[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5874: $abc$3499$new_n642_ -> $abc$4940$abc$3499$new_n642_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5875: $abc$4940$0\fifo_2[7:0][0] -> $0\fifo_2[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5876: $abc$3499$new_n650_ -> $abc$4940$abc$3499$new_n650_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5877: $abc$4940$0\fifo_2[7:0][1] -> $0\fifo_2[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5878: $abc$3499$new_n657_ -> $abc$4940$abc$3499$new_n657_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5879: $abc$4940$0\fifo_2[7:0][2] -> $0\fifo_2[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5880: $abc$3499$new_n664_ -> $abc$4940$abc$3499$new_n664_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5881: $abc$4940$0\fifo_2[7:0][3] -> $0\fifo_2[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5882: $abc$3499$new_n671_ -> $abc$4940$abc$3499$new_n671_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5883: $abc$4940$0\fifo_2[7:0][4] -> $0\fifo_2[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5884: $abc$3499$new_n678_ -> $abc$4940$abc$3499$new_n678_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5885: $abc$4940$0\fifo_2[7:0][5] -> $0\fifo_2[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5886: $abc$3499$new_n685_ -> $abc$4940$abc$3499$new_n685_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5887: $abc$4940$0\fifo_2[7:0][6] -> $0\fifo_2[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5888: $abc$3499$new_n692_ -> $abc$4940$abc$3499$new_n692_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5889: $abc$4940$0\fifo_2[7:0][7] -> $0\fifo_2[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5890: $abc$3499$new_n699_ -> $abc$4940$abc$3499$new_n699_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5891: $abc$4940$0\fifo_1[7:0][0] -> $0\fifo_1[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5892: $abc$3499$new_n707_ -> $abc$4940$abc$3499$new_n707_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5893: $abc$4940$0\fifo_1[7:0][1] -> $0\fifo_1[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5894: $abc$3499$new_n714_ -> $abc$4940$abc$3499$new_n714_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5895: $abc$4940$0\fifo_1[7:0][2] -> $0\fifo_1[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5896: $abc$3499$new_n721_ -> $abc$4940$abc$3499$new_n721_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5897: $abc$4940$0\fifo_1[7:0][3] -> $0\fifo_1[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5898: $abc$3499$new_n728_ -> $abc$4940$abc$3499$new_n728_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5899: $abc$4940$0\fifo_1[7:0][4] -> $0\fifo_1[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5900: $abc$3499$new_n735_ -> $abc$4940$abc$3499$new_n735_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5901: $abc$4940$0\fifo_1[7:0][5] -> $0\fifo_1[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5902: $abc$3499$new_n742_ -> $abc$4940$abc$3499$new_n742_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5903: $abc$4940$0\fifo_1[7:0][6] -> $0\fifo_1[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5904: $abc$3499$new_n749_ -> $abc$4940$abc$3499$new_n749_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5905: $abc$4940$0\fifo_1[7:0][7] -> $0\fifo_1[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5906: $abc$3499$new_n756_ -> $abc$4940$abc$3499$new_n756_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5907: $abc$4940$0\fifo_0[7:0][0] -> $0\fifo_0[7:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5908: $abc$3499$new_n764_ -> $abc$4940$abc$3499$new_n764_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5909: $abc$4940$0\fifo_0[7:0][1] -> $0\fifo_0[7:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5910: $abc$3499$new_n771_ -> $abc$4940$abc$3499$new_n771_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5911: $abc$4940$0\fifo_0[7:0][2] -> $0\fifo_0[7:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5912: $abc$3499$new_n778_ -> $abc$4940$abc$3499$new_n778_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5913: $abc$4940$0\fifo_0[7:0][3] -> $0\fifo_0[7:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5914: $abc$3499$new_n785_ -> $abc$4940$abc$3499$new_n785_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5915: $abc$4940$0\fifo_0[7:0][4] -> $0\fifo_0[7:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5916: $abc$3499$new_n792_ -> $abc$4940$abc$3499$new_n792_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5917: $abc$4940$0\fifo_0[7:0][5] -> $0\fifo_0[7:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5918: $abc$3499$new_n799_ -> $abc$4940$abc$3499$new_n799_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5919: $abc$4940$0\fifo_0[7:0][6] -> $0\fifo_0[7:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5920: $abc$3499$new_n806_ -> $abc$4940$abc$3499$new_n806_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5921: $abc$4940$0\fifo_0[7:0][7] -> $0\fifo_0[7:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5922: $abc$3499$new_n813_ -> $abc$4940$abc$3499$new_n813_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5923: $abc$4940$0\buffer[9:0][0] -> $0\buffer[9:0][0]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5924: $abc$4940$0\buffer[9:0][1] -> $0\buffer[9:0][1]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5925: $abc$4940$0\buffer[9:0][2] -> $0\buffer[9:0][2]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5926: $abc$4940$0\buffer[9:0][3] -> $0\buffer[9:0][3]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5927: $abc$4940$0\buffer[9:0][4] -> $0\buffer[9:0][4]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5928: $abc$4940$0\buffer[9:0][5] -> $0\buffer[9:0][5]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5929: $abc$4940$0\buffer[9:0][6] -> $0\buffer[9:0][6]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5930: $abc$4940$0\buffer[9:0][7] -> $0\buffer[9:0][7]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5931: $abc$4940$0\buffer[9:0][8] -> $0\buffer[9:0][8]
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5932: $abc$3499$new_n872_ -> $abc$4940$abc$3499$new_n872_
Added PS2Keyboard.$auto$insbuf.cc:79:execute$5933: $abc$4940$0\buffer[9:0][9] -> $0\buffer[9:0][9]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5934: $auto$hilomap.cc:47:hilomap_worker$5624 -> \io_ascii [7]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5935: \io_keycode [6] -> $abc$5355$io_keycode[6]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5936: \io_keycode [7] -> $abc$5355$io_keycode[7]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5937: \io_keycode [5] -> $abc$5355$io_keycode[5]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5938: \io_keycode [4] -> $abc$5355$io_keycode[4]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5939: \io_keycode [0] -> $abc$5355$io_keycode[0]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5940: \io_keycode [1] -> $abc$5355$io_keycode[1]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5941: \io_keycode [3] -> $abc$5355$io_keycode[3]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5942: \io_keycode [2] -> $abc$5355$io_keycode[2]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5943: \isBreakCode -> $abc$5355$isBreakCode
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5944: \io_clrn -> $abc$5355$io_clrn
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5945: $abc$5355$io_ascii[0] -> \io_ascii [0]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5946: $abc$5355$io_ascii[1] -> \io_ascii [1]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5947: $abc$5355$io_ascii[2] -> \io_ascii [2]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5948: $abc$5355$io_ascii[3] -> \io_ascii [3]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5949: $abc$4189$new_n222_ -> $abc$5355$abc$4189$new_n222_
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5950: $abc$5355$io_ascii[4] -> \io_ascii [4]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5951: $abc$5355$io_ascii[5] -> \io_ascii [5]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5952: $abc$5355$io_ascii[6] -> \io_ascii [6]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5953: \reset -> $abc$5355$reset
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5954: $abc$5355$0\isBreakCode[0:0] -> $0\isBreakCode[0:0]
Added Ps2_decoder.$auto$insbuf.cc:79:execute$5955: $abc$5355$io_released -> \io_released
Added Seg.$auto$insbuf.cc:79:execute$5956: $auto$hilomap.cc:39:hilomap_worker$5626 -> \io_seg [0]
Added Seg.$auto$insbuf.cc:79:execute$5957: \io_en -> $abc$5474$io_en
Added Seg.$auto$insbuf.cc:79:execute$5958: \io_in [4] -> $abc$5474$io_in[4]
Added Seg.$auto$insbuf.cc:79:execute$5959: \io_in [1] -> $abc$5474$io_in[1]
Added Seg.$auto$insbuf.cc:79:execute$5960: \io_in [0] -> $abc$5474$io_in[0]
Added Seg.$auto$insbuf.cc:79:execute$5961: \io_in [3] -> $abc$5474$io_in[3]
Added Seg.$auto$insbuf.cc:79:execute$5962: \io_in [2] -> $abc$5474$io_in[2]
Added Seg.$auto$insbuf.cc:79:execute$5963: $abc$5474$io_seg[1] -> \io_seg [1]
Added Seg.$auto$insbuf.cc:79:execute$5964: $abc$5474$io_seg[2] -> \io_seg [2]
Added Seg.$auto$insbuf.cc:79:execute$5965: $abc$5474$io_seg[3] -> \io_seg [3]
Added Seg.$auto$insbuf.cc:79:execute$5966: $abc$5474$io_seg[4] -> \io_seg [4]
Added Seg.$auto$insbuf.cc:79:execute$5967: $abc$5474$io_seg[5] -> \io_seg [5]
Added Seg.$auto$insbuf.cc:79:execute$5968: $abc$5474$io_seg[6] -> \io_seg [6]
Added Seg.$auto$insbuf.cc:79:execute$5969: $abc$5474$io_seg[7] -> \io_seg [7]
Added Top.$auto$insbuf.cc:79:execute$5970: \key_scan_display_reg[0] -> $abc$5530$key_scan_display_reg[0]
Added Top.$auto$insbuf.cc:79:execute$5971: \display_en -> $abc$5530$display_en
Added Top.$auto$insbuf.cc:79:execute$5972: $abc$5530$seg0_in[0] -> \seg0_in[0]
Added Top.$auto$insbuf.cc:79:execute$5973: \key_scan_display_reg[1] -> $abc$5530$key_scan_display_reg[1]
Added Top.$auto$insbuf.cc:79:execute$5974: $abc$5530$seg0_in[1] -> \seg0_in[1]
Added Top.$auto$insbuf.cc:79:execute$5975: \key_scan_display_reg[2] -> $abc$5530$key_scan_display_reg[2]
Added Top.$auto$insbuf.cc:79:execute$5976: $abc$5530$seg0_in[2] -> \seg0_in[2]
Added Top.$auto$insbuf.cc:79:execute$5977: \key_scan_display_reg[3] -> $abc$5530$key_scan_display_reg[3]
Added Top.$auto$insbuf.cc:79:execute$5978: $abc$5530$seg0_in[3] -> \seg0_in[3]
Added Top.$auto$insbuf.cc:79:execute$5979: \key_scan_display_reg[4] -> $abc$5530$key_scan_display_reg[4]
Added Top.$auto$insbuf.cc:79:execute$5980: $abc$5530$seg1_in[0] -> \seg1_in[0]
Added Top.$auto$insbuf.cc:79:execute$5981: \key_scan_display_reg[5] -> $abc$5530$key_scan_display_reg[5]
Added Top.$auto$insbuf.cc:79:execute$5982: $abc$5530$seg1_in[1] -> \seg1_in[1]
Added Top.$auto$insbuf.cc:79:execute$5983: \key_scan_display_reg[6] -> $abc$5530$key_scan_display_reg[6]
Added Top.$auto$insbuf.cc:79:execute$5984: $abc$5530$seg1_in[2] -> \seg1_in[2]
Added Top.$auto$insbuf.cc:79:execute$5985: \key_scan_display_reg[7] -> $abc$5530$key_scan_display_reg[7]
Added Top.$auto$insbuf.cc:79:execute$5986: $abc$5530$seg1_in[3] -> \seg1_in[3]
Added Top.$auto$insbuf.cc:79:execute$5987: \key_ascii_display_reg[0] -> $abc$5530$key_ascii_display_reg[0]
Added Top.$auto$insbuf.cc:79:execute$5988: $abc$5530$seg2_in[0] -> \seg2_in[0]
Added Top.$auto$insbuf.cc:79:execute$5989: \key_ascii_display_reg[1] -> $abc$5530$key_ascii_display_reg[1]
Added Top.$auto$insbuf.cc:79:execute$5990: $abc$5530$seg2_in[1] -> \seg2_in[1]
Added Top.$auto$insbuf.cc:79:execute$5991: \key_ascii_display_reg[2] -> $abc$5530$key_ascii_display_reg[2]
Added Top.$auto$insbuf.cc:79:execute$5992: $abc$5530$seg2_in[2] -> \seg2_in[2]
Added Top.$auto$insbuf.cc:79:execute$5993: \key_ascii_display_reg[3] -> $abc$5530$key_ascii_display_reg[3]
Added Top.$auto$insbuf.cc:79:execute$5994: $abc$5530$seg2_in[3] -> \seg2_in[3]
Added Top.$auto$insbuf.cc:79:execute$5995: \key_ascii_display_reg[4] -> $abc$5530$key_ascii_display_reg[4]
Added Top.$auto$insbuf.cc:79:execute$5996: $abc$5530$seg3_in[0] -> \seg3_in[0]
Added Top.$auto$insbuf.cc:79:execute$5997: \key_ascii_display_reg[5] -> $abc$5530$key_ascii_display_reg[5]
Added Top.$auto$insbuf.cc:79:execute$5998: $abc$5530$seg3_in[1] -> \seg3_in[1]
Added Top.$auto$insbuf.cc:79:execute$5999: \key_ascii_display_reg[6] -> $abc$5530$key_ascii_display_reg[6]
Added Top.$auto$insbuf.cc:79:execute$6000: $abc$5530$seg3_in[2] -> \seg3_in[2]
Added Top.$auto$insbuf.cc:79:execute$6001: \key_ascii_display_reg[7] -> $abc$5530$key_ascii_display_reg[7]
Added Top.$auto$insbuf.cc:79:execute$6002: $abc$5530$seg3_in[3] -> \seg3_in[3]
Added Top.$auto$insbuf.cc:79:execute$6003: \reset -> $abc$5530$reset
Added Top.$auto$insbuf.cc:79:execute$6004: \keyboard_io_ready -> $abc$5530$keyboard_io_ready
Added Top.$auto$insbuf.cc:79:execute$6005: \ready_delay -> $abc$5530$ready_delay
Added Top.$auto$insbuf.cc:79:execute$6006: \counter_io_key_release -> $abc$5530$counter_io_key_release
Added Top.$auto$insbuf.cc:79:execute$6007: \io_clrn -> $abc$5530$io_clrn
Added Top.$auto$insbuf.cc:79:execute$6008: $abc$5530$0\display_en[0:0] -> $0\display_en[0:0]
Added Top.$auto$insbuf.cc:79:execute$6009: \decoder_io_ascii[0] -> $abc$5530$decoder_io_ascii[0]
Added Top.$auto$insbuf.cc:79:execute$6010: $abc$5530$0\key_ascii_display_reg[7:0][0] -> $0\key_ascii_display_reg[7:0][0]
Added Top.$auto$insbuf.cc:79:execute$6011: \decoder_io_ascii[1] -> $abc$5530$decoder_io_ascii[1]
Added Top.$auto$insbuf.cc:79:execute$6012: $abc$5530$0\key_ascii_display_reg[7:0][1] -> $0\key_ascii_display_reg[7:0][1]
Added Top.$auto$insbuf.cc:79:execute$6013: \decoder_io_ascii[2] -> $abc$5530$decoder_io_ascii[2]
Added Top.$auto$insbuf.cc:79:execute$6014: $abc$5530$0\key_ascii_display_reg[7:0][2] -> $0\key_ascii_display_reg[7:0][2]
Added Top.$auto$insbuf.cc:79:execute$6015: \decoder_io_ascii[3] -> $abc$5530$decoder_io_ascii[3]
Added Top.$auto$insbuf.cc:79:execute$6016: $abc$5530$0\key_ascii_display_reg[7:0][3] -> $0\key_ascii_display_reg[7:0][3]
Added Top.$auto$insbuf.cc:79:execute$6017: \decoder_io_ascii[4] -> $abc$5530$decoder_io_ascii[4]
Added Top.$auto$insbuf.cc:79:execute$6018: $abc$5530$0\key_ascii_display_reg[7:0][4] -> $0\key_ascii_display_reg[7:0][4]
Added Top.$auto$insbuf.cc:79:execute$6019: \decoder_io_ascii[5] -> $abc$5530$decoder_io_ascii[5]
Added Top.$auto$insbuf.cc:79:execute$6020: $abc$5530$0\key_ascii_display_reg[7:0][5] -> $0\key_ascii_display_reg[7:0][5]
Added Top.$auto$insbuf.cc:79:execute$6021: \decoder_io_ascii[6] -> $abc$5530$decoder_io_ascii[6]
Added Top.$auto$insbuf.cc:79:execute$6022: $abc$5530$0\key_ascii_display_reg[7:0][6] -> $0\key_ascii_display_reg[7:0][6]
Added Top.$auto$insbuf.cc:79:execute$6023: \decoder_io_ascii[7] -> $abc$5530$decoder_io_ascii[7]
Added Top.$auto$insbuf.cc:79:execute$6024: $abc$5530$0\key_ascii_display_reg[7:0][7] -> $0\key_ascii_display_reg[7:0][7]
Added Top.$auto$insbuf.cc:79:execute$6025: \keyboard_io_data[0] -> $abc$5530$keyboard_io_data[0]
Added Top.$auto$insbuf.cc:79:execute$6026: $abc$5530$0\key_scan_display_reg[7:0][0] -> $0\key_scan_display_reg[7:0][0]
Added Top.$auto$insbuf.cc:79:execute$6027: \keyboard_io_data[1] -> $abc$5530$keyboard_io_data[1]
Added Top.$auto$insbuf.cc:79:execute$6028: $abc$5530$0\key_scan_display_reg[7:0][1] -> $0\key_scan_display_reg[7:0][1]
Added Top.$auto$insbuf.cc:79:execute$6029: \keyboard_io_data[2] -> $abc$5530$keyboard_io_data[2]
Added Top.$auto$insbuf.cc:79:execute$6030: $abc$5530$0\key_scan_display_reg[7:0][2] -> $0\key_scan_display_reg[7:0][2]
Added Top.$auto$insbuf.cc:79:execute$6031: \keyboard_io_data[3] -> $abc$5530$keyboard_io_data[3]
Added Top.$auto$insbuf.cc:79:execute$6032: $abc$5530$0\key_scan_display_reg[7:0][3] -> $0\key_scan_display_reg[7:0][3]
Added Top.$auto$insbuf.cc:79:execute$6033: \keyboard_io_data[4] -> $abc$5530$keyboard_io_data[4]
Added Top.$auto$insbuf.cc:79:execute$6034: $abc$5530$0\key_scan_display_reg[7:0][4] -> $0\key_scan_display_reg[7:0][4]
Added Top.$auto$insbuf.cc:79:execute$6035: \keyboard_io_data[5] -> $abc$5530$keyboard_io_data[5]
Added Top.$auto$insbuf.cc:79:execute$6036: $abc$5530$0\key_scan_display_reg[7:0][5] -> $0\key_scan_display_reg[7:0][5]
Added Top.$auto$insbuf.cc:79:execute$6037: \keyboard_io_data[6] -> $abc$5530$keyboard_io_data[6]
Added Top.$auto$insbuf.cc:79:execute$6038: $abc$5530$0\key_scan_display_reg[7:0][6] -> $0\key_scan_display_reg[7:0][6]
Added Top.$auto$insbuf.cc:79:execute$6039: \keyboard_io_data[7] -> $abc$5530$keyboard_io_data[7]
Added Top.$auto$insbuf.cc:79:execute$6040: $abc$5530$0\key_scan_display_reg[7:0][7] -> $0\key_scan_display_reg[7:0][7]
Added Top.$auto$insbuf.cc:79:execute$6041: $abc$5530$0\ready_delay[0:0] -> $0\ready_delay[0:0]
Added Top.$auto$insbuf.cc:79:execute$6042: \data_d1[0] -> $abc$5530$data_d1[0]
Added Top.$auto$insbuf.cc:79:execute$6043: $abc$5530$0\data_d1[7:0][0] -> $0\data_d1[7:0][0]
Added Top.$auto$insbuf.cc:79:execute$6044: \data_d1[1] -> $abc$5530$data_d1[1]
Added Top.$auto$insbuf.cc:79:execute$6045: $abc$5530$0\data_d1[7:0][1] -> $0\data_d1[7:0][1]
Added Top.$auto$insbuf.cc:79:execute$6046: \data_d1[2] -> $abc$5530$data_d1[2]
Added Top.$auto$insbuf.cc:79:execute$6047: $abc$5530$0\data_d1[7:0][2] -> $0\data_d1[7:0][2]
Added Top.$auto$insbuf.cc:79:execute$6048: \data_d1[3] -> $abc$5530$data_d1[3]
Added Top.$auto$insbuf.cc:79:execute$6049: $abc$5530$0\data_d1[7:0][3] -> $0\data_d1[7:0][3]
Added Top.$auto$insbuf.cc:79:execute$6050: \data_d1[4] -> $abc$5530$data_d1[4]
Added Top.$auto$insbuf.cc:79:execute$6051: $abc$5530$0\data_d1[7:0][4] -> $0\data_d1[7:0][4]
Added Top.$auto$insbuf.cc:79:execute$6052: \data_d1[5] -> $abc$5530$data_d1[5]
Added Top.$auto$insbuf.cc:79:execute$6053: $abc$5530$0\data_d1[7:0][5] -> $0\data_d1[7:0][5]
Added Top.$auto$insbuf.cc:79:execute$6054: \data_d1[6] -> $abc$5530$data_d1[6]
Added Top.$auto$insbuf.cc:79:execute$6055: $abc$5530$0\data_d1[7:0][6] -> $0\data_d1[7:0][6]
Added Top.$auto$insbuf.cc:79:execute$6056: \data_d1[7] -> $abc$5530$data_d1[7]
Added Top.$auto$insbuf.cc:79:execute$6057: $abc$5530$0\data_d1[7:0][7] -> $0\data_d1[7:0][7]
Added Top.$auto$insbuf.cc:79:execute$6058: $abc$5530$counter_io_key_press -> \counter_io_key_press
Added Top.$auto$insbuf.cc:79:execute$6059: $abc$5530$0\nextdata_n[0:0] -> $0\nextdata_n[0:0]

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Keycount..
Finding unused cells or wires in module \PS2Keyboard..
Finding unused cells or wires in module \Ps2_decoder..
Finding unused cells or wires in module \Seg..
Finding unused cells or wires in module \Top..
Removed 0 unused cells and 988 unused wires.
<suppressed ~5 debug messages>

15. Executing CHECK pass (checking for obvious problems).
checking module Keycount..
Warning: Wire Keycount.\io_tens [3] is used but has no driver.
Warning: Wire Keycount.\io_tens [2] is used but has no driver.
Warning: Wire Keycount.\io_tens [1] is used but has no driver.
Warning: Wire Keycount.\io_tens [0] is used but has no driver.
Warning: Wire Keycount.\io_ones [3] is used but has no driver.
Warning: Wire Keycount.\io_ones [2] is used but has no driver.
Warning: Wire Keycount.\io_ones [1] is used but has no driver.
Warning: Wire Keycount.\io_ones [0] is used but has no driver.
checking module PS2Keyboard..
Warning: Wire PS2Keyboard.\io_ready is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [7] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [6] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [5] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [4] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [3] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [2] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [1] is used but has no driver.
Warning: Wire PS2Keyboard.\io_data [0] is used but has no driver.
checking module Ps2_decoder..
Warning: Wire Ps2_decoder.\io_released is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [7] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [6] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [5] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [4] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [3] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [2] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [1] is used but has no driver.
Warning: Wire Ps2_decoder.\io_ascii [0] is used but has no driver.
checking module Seg..
Warning: Wire Seg.\io_seg [7] is used but has no driver.
Warning: Wire Seg.\io_seg [6] is used but has no driver.
Warning: Wire Seg.\io_seg [5] is used but has no driver.
Warning: Wire Seg.\io_seg [4] is used but has no driver.
Warning: Wire Seg.\io_seg [3] is used but has no driver.
Warning: Wire Seg.\io_seg [2] is used but has no driver.
Warning: Wire Seg.\io_seg [1] is used but has no driver.
Warning: Wire Seg.\io_seg [0] is used but has no driver.
checking module Top..
Warning: Wire Top.$auto$hilomap.cc:39:hilomap_worker$5630 is used but has no driver.
Warning: Wire Top.\seg3_in[3] is used but has no driver.
Warning: Wire Top.\seg3_in[2] is used but has no driver.
Warning: Wire Top.\seg3_in[1] is used but has no driver.
Warning: Wire Top.\seg3_in[0] is used but has no driver.
Warning: Wire Top.\seg2_in[3] is used but has no driver.
Warning: Wire Top.\seg2_in[2] is used but has no driver.
Warning: Wire Top.\seg2_in[1] is used but has no driver.
Warning: Wire Top.\seg2_in[0] is used but has no driver.
Warning: Wire Top.\seg1_in[3] is used but has no driver.
Warning: Wire Top.\seg1_in[2] is used but has no driver.
Warning: Wire Top.\seg1_in[1] is used but has no driver.
Warning: Wire Top.\seg1_in[0] is used but has no driver.
Warning: Wire Top.$auto$hilomap.cc:47:hilomap_worker$5628 is used but has no driver.
Warning: Wire Top.\seg0_in[3] is used but has no driver.
Warning: Wire Top.\seg0_in[2] is used but has no driver.
Warning: Wire Top.\seg0_in[1] is used but has no driver.
Warning: Wire Top.\seg0_in[0] is used but has no driver.
Warning: Wire Top.\display_en is used but has no driver.
Warning: Wire Top.\keyboard_io_nextdata_n is used but has no driver.
Warning: Wire Top.\data_d1[7] is used but has no driver.
Warning: Wire Top.\data_d1[6] is used but has no driver.
Warning: Wire Top.\data_d1[5] is used but has no driver.
Warning: Wire Top.\data_d1[4] is used but has no driver.
Warning: Wire Top.\data_d1[3] is used but has no driver.
Warning: Wire Top.\data_d1[2] is used but has no driver.
Warning: Wire Top.\data_d1[1] is used but has no driver.
Warning: Wire Top.\data_d1[0] is used but has no driver.
Warning: Wire Top.\counter_io_key_press is used but has no driver.
found and reported 63 problems.

16. Printing statistics.

=== Keycount ===

   Number of wires:                 92
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     AND2_X1                         2
     AND2_X4                         2
     AND3_X1                         3
     AND3_X4                         1
     AND4_X1                         1
     AOI211_X2                       5
     AOI21_X1                        2
     AOI21_X4                        1
     BUF_X1                         29
     DFF_X1                          9
     INV_X1                          4
     INV_X16                         1
     INV_X2                          1
     INV_X32                         3
     INV_X4                          1
     INV_X8                          1
     NAND2_X1                        2
     NAND4_X1                        1
     NAND4_X4                        1
     NOR2_X1                         1
     NOR2_X2                         1
     NOR2_X4                         4
     NOR3_X1                         1
     NOR4_X1                         1
     OAI21_X1                        3
     OR3_X1                          1
     XNOR2_X1                        1
     XOR2_X1                         1

   Chip area for module '\Keycount': 163.856000

=== PS2Keyboard ===

   Number of wires:                862
   Number of wire bits:            869
   Number of public wires:          98
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                775
     AND2_X1                         8
     AND2_X4                        11
     AND3_X1                         1
     AND3_X2                         3
     AND3_X4                         1
     AND4_X1                        39
     AND4_X2                        23
     AOI211_X2                      80
     AOI21_X1                        3
     AOI21_X2                        2
     BUF_X1                        273
     BUF_X16                         1
     BUF_X2                          3
     BUF_X32                         5
     BUF_X4                          4
     BUF_X8                          6
     CLKBUF_X1                      17
     DFF_X1                         88
     INV_X1                          2
     INV_X16                         3
     INV_X2                          1
     INV_X32                         7
     INV_X4                          2
     INV_X8                          1
     MUX2_X1                        70
     MUX2_X2                        48
     NAND2_X1                       12
     NAND2_X4                        3
     NAND3_X1                        7
     NAND3_X4                        1
     NOR2_X1                         8
     NOR2_X2                         8
     NOR2_X4                         7
     NOR3_X1                         3
     NOR3_X4                         2
     OAI211_X2                       1
     OAI21_X1                        5
     OR2_X1                          1
     OR2_X4                          1
     XNOR2_X1                        3
     XNOR2_X2                        8
     XOR2_X2                         3

   Chip area for module '\PS2Keyboard': 1523.648000

=== Ps2_decoder ===

   Number of wires:                140
   Number of wire bits:            154
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     AND2_X1                        21
     AND2_X2                         6
     AND2_X4                         9
     AND3_X1                         6
     AND4_X1                         4
     AOI211_X2                       2
     AOI21_X1                        4
     AOI221_X1                       2
     AOI22_X1                        8
     BUF_X1                         22
     BUF_X8                          2
     DFF_X1                          1
     INV_X1                          7
     INV_X16                         1
     INV_X32                         2
     LOGIC0_X1                       1
     NAND2_X1                        8
     NAND3_X1                        4
     NOR2_X1                        12
     NOR2_X2                         1
     NOR2_X4                         2
     NOR3_X1                         5
     NOR3_X2                         1
     NOR4_X1                         1
     NOR4_X2                         1
     OAI211_X2                       1
     OAI21_X1                        5
     OR2_X1                          2
     OR2_X4                          1

   Chip area for module '\Ps2_decoder': 193.914000

=== Seg ===

   Number of wires:                 65
   Number of wire bits:             76
   Number of public wires:           3
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     AND2_X1                         3
     AND2_X2                         1
     AND2_X4                         5
     AND3_X2                         1
     AOI211_X4                       2
     BUF_X1                         14
     INV_X1                          3
     INV_X16                         1
     INV_X32                         3
     INV_X4                          1
     LOGIC1_X1                       1
     NAND2_X1                       10
     NAND3_X1                        5
     NAND4_X1                        3
     NOR2_X1                         1
     NOR2_X2                         2
     NOR2_X4                         5
     OAI211_X2                       1
     OAI21_X1                        6
     OR3_X2                          1
     OR4_X4                          1

   Chip area for module '\Seg': 115.976000

=== Top ===

   Number of wires:                276
   Number of wire bits:            318
   Number of public wires:          81
   Number of public wire bits:     123
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     AND2_X1                        24
     AND3_X1                         8
     AOI21_X1                       17
     BUF_X1                         90
     BUF_X4                          2
     BUF_X8                          1
     DFF_X1                         27
     INV_X1                         10
     INV_X32                         1
     Keycount                        1
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                         8
     NAND2_X2                        1
     NOR2_X1                         2
     NOR2_X4                         1
     NOR3_X1                         1
     OAI21_X1                       16
     OR3_X1                          1
     PS2Keyboard                     1
     Ps2_decoder                     1
     Seg                             6

   Area for cell type \PS2Keyboard is unknown!
   Area for cell type \Ps2_decoder is unknown!
   Area for cell type \Seg is unknown!
   Area for cell type \Keycount is unknown!

   Chip area for module '\Top': 310.156000

=== design hierarchy ===

   Top                               1
     Keycount                        1
     PS2Keyboard                     1
     Ps2_decoder                     1
     Seg                             6

   Number of wires:               1760
   Number of wire bits:           1895
   Number of public wires:         212
   Number of public wire bits:     347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1633
     AND2_X1                        73
     AND2_X2                        12
     AND2_X4                        52
     AND3_X1                        18
     AND3_X2                         9
     AND3_X4                         2
     AND4_X1                        44
     AND4_X2                        23
     AOI211_X2                      87
     AOI211_X4                      12
     AOI21_X1                       26
     AOI21_X2                        2
     AOI21_X4                        1
     AOI221_X1                       2
     AOI22_X1                        8
     BUF_X1                        498
     BUF_X16                         1
     BUF_X2                          3
     BUF_X32                         5
     BUF_X4                          6
     BUF_X8                          9
     CLKBUF_X1                      17
     DFF_X1                        125
     INV_X1                         41
     INV_X16                        11
     INV_X2                          2
     INV_X32                        31
     INV_X4                          9
     INV_X8                          2
     LOGIC0_X1                       2
     LOGIC1_X1                       7
     MUX2_X1                        78
     MUX2_X2                        48
     NAND2_X1                       82
     NAND2_X2                        1
     NAND2_X4                        3
     NAND3_X1                       41
     NAND3_X4                        1
     NAND4_X1                       19
     NAND4_X4                        1
     NOR2_X1                        29
     NOR2_X2                        22
     NOR2_X4                        44
     NOR3_X1                        10
     NOR3_X2                         1
     NOR3_X4                         2
     NOR4_X1                         2
     NOR4_X2                         1
     OAI211_X2                       8
     OAI21_X1                       65
     OR2_X1                          3
     OR2_X4                          2
     OR3_X1                          2
     OR3_X2                          6
     OR4_X4                          6
     XNOR2_X1                        4
     XNOR2_X2                        8
     XOR2_X1                         1
     XOR2_X2                         3

   Chip area for top module '\Top': 2887.430000

17. Executing Verilog backend.
Dumping module `\Keycount'.
Dumping module `\PS2Keyboard'.
Dumping module `\Ps2_decoder'.
Dumping module `\Seg'.
Dumping module `\Top'.

Warnings: 71 unique messages, 135 total
End of script. Logfile hash: 7f46ff4af1
CPU: user 1.51s system 0.04s, MEM: 46.53 MB total, 34.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 17% 21x opt_clean (0 sec), 15% 20x opt_expr (0 sec), ...
