INFO-FLOW: Workspace E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1 opened at Sat Aug 06 14:37:26 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.118 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.176 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.127 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.178 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.128 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.178 sec.
Execute     set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.667 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.121 sec.
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.174 sec.
Command       add_library done; 0.314 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.072 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.7 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.173 sec.
Command     add_library done; 0.287 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.386 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 162.533 MB.
INFO: [HLS 200-10] Analyzing design file '../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp -foptimization-record-file=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.fir.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/vivado/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I F:/vivado/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/vivado/Vitis_HLS/2020.2/common/technology/autopilot -I F:/vivado/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.fir.cpp.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.fir.cpp.err.log 
Command       ap_eval done; 1.902 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.9 seconds per iteration
Execute       set_directive_top fir_wrap -name=fir_wrap 
INFO-FLOW: Setting directive 'TOP' name=fir_wrap 
INFO-FLOW: Setting directive 'TOP' name=fir_wrap 
Execute       source F:/vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source F:/vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source F:/vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=fir_wrap 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/.systemc_flag -fix-errors E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.142 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/all.directive.json -fix-errors E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang-tidy.fir.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang-tidy.fir.pp.0.cpp.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang-tidy.fir.pp.0.cpp.err.log 
Execute         source F:/vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source F:/vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.217 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fir.pp.0.cpp.diag.yml E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fir.pp.0.cpp.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fir.pp.0.cpp.err.log 
Command       ap_eval done; 1.048 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.fir.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/vivado/Vitis_HLS/2020.2/common/technology/autopilot -I F:/vivado/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.fir.pp.0.cpp.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.fir.pp.0.cpp.err.log 
Command       ap_eval done; 0.112 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.894 seconds; current allocated memory: 163.871 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.g.bc"  
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.g.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.521 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.523 sec.
Execute       run_link_or_opt -opt -out E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 1.31 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.313 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/vivado/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc F:/vivado/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/vivado/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc F:/vivado/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 4.614 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.616 sec.
Execute       run_link_or_opt -opt -out E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir_wrap -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir_wrap -reflow-float-conversion -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.331 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.335 sec.
Execute       run_link_or_opt -out E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/vivado/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/vivado/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.289 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.292 sec.
Execute       run_link_or_opt -opt -out E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir_wrap 
Execute         ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fir_wrap -mllvm -hls-db-dir -mllvm E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.lto.bc > E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.196 sec.
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:20:26)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'fir_wrap(int*, int*, int, int*)' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:32:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'fir_wrap(int*, int*, int, int*)' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:32:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'fir_wrap(int*, int*, int, int*)' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:32:0)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 in loop 'VITIS_LOOP_41_1'(../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:41:19) has been inferred on port 'gmem' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:41:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.719 seconds; current allocated memory: 165.495 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 165.496 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fir_wrap -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.0.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.147 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 166.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.1.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 165.963 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.g.1.bc to E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.1.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) in function 'fir' completely with a factor of 99.
WARNING: [HLS 200-914] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:44:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
Command         transform done; 0.375 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5)...98 expression(s) balanced.
Command         transform done; 0.201 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 188.170 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.2.bc -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:50:11). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:51:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.604 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 201.050 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.852 sec.
Command     elaborate done; 15.739 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fir_wrap' ...
Execute       ap_set_top_model fir_wrap 
Execute       get_model_list fir_wrap -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fir_wrap 
Execute       preproc_iomode -model fir 
Execute       get_model_list fir_wrap -filter all-wo-channel 
INFO-FLOW: Model list for configure: fir fir_wrap
INFO-FLOW: Configuring Module : fir ...
Execute       set_default_model fir 
Execute       apply_spec_resource_limit fir 
INFO-FLOW: Configuring Module : fir_wrap ...
Execute       set_default_model fir_wrap 
Execute       apply_spec_resource_limit fir_wrap 
INFO-FLOW: Model list for preprocess: fir fir_wrap
INFO-FLOW: Preprocessing Module: fir ...
Execute       set_default_model fir 
Execute       cdfg_preprocess -model fir 
Execute       rtl_gen_preprocess fir 
INFO-FLOW: Preprocessing Module: fir_wrap ...
Execute       set_default_model fir_wrap 
Execute       cdfg_preprocess -model fir_wrap 
Execute       rtl_gen_preprocess fir_wrap 
INFO-FLOW: Model list for synthesis: fir fir_wrap
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir 
Execute       schedule -model fir 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.636 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 202.677 MB.
Execute       syn_report -verbosereport -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.346 sec.
Execute       db_write -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.sched.adb -f 
Command       db_write done; 0.223 sec.
INFO-FLOW: Finish scheduling fir.
Execute       set_default_model fir 
Execute       bind -model fir 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.381 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 204.446 MB.
Execute       syn_report -verbosereport -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.956 sec.
Execute       db_write -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.bind.adb -f 
Command       db_write done; 0.143 sec.
INFO-FLOW: Finish binding fir.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_wrap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_wrap 
Execute       schedule -model fir_wrap 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 205.304 MB.
Execute       syn_report -verbosereport -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.sched.adb -f 
INFO-FLOW: Finish scheduling fir_wrap.
Execute       set_default_model fir_wrap 
Execute       bind -model fir_wrap 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.331 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 207.196 MB.
Execute       syn_report -verbosereport -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.762 sec.
Execute       db_write -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.bind.adb -f 
INFO-FLOW: Finish binding fir_wrap.
Execute       get_model_list fir_wrap -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fir 
Execute       rtl_gen_preprocess fir_wrap 
INFO-FLOW: Model list for RTL generation: fir fir_wrap
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fir -top_prefix fir_wrap_ -sub_prefix fir_wrap_ -mg_file E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'fir' is 5088 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
Command       create_rtl_model done; 0.481 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 211.190 MB.
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir -style xilinx -f -lang vhdl -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/vhdl/fir_wrap_fir 
Execute       gen_rtl fir -style xilinx -f -lang vlog -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/verilog/fir_wrap_fir 
Execute       syn_report -csynth -model fir -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/report/fir_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       syn_report -rtlxml -model fir -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/report/fir_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -verbosereport -model fir -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.209 sec.
Execute       db_write -model fir -f -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.adb 
Command       db_write done; 0.366 sec.
Execute       gen_tb_info fir -p E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_wrap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fir_wrap -top_prefix  -sub_prefix fir_wrap_ -mg_file E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/coef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_wrap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'c_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'len' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'y', 'x' and 'coef' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'fir_wrap' is 8613 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp291) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_wrap'.
Command       create_rtl_model done; 0.758 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 220.567 MB.
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_wrap -istop -style xilinx -f -lang vhdl -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/vhdl/fir_wrap 
Execute       gen_rtl fir_wrap -istop -style xilinx -f -lang vlog -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/verilog/fir_wrap 
Execute       syn_report -csynth -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/report/fir_wrap_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/report/fir_wrap_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.936 sec.
Execute       db_write -model fir_wrap -f -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.adb 
Command       db_write done; 0.121 sec.
Execute       gen_tb_info fir_wrap -p E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap 
Execute       export_constraint_db -f -tool general -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute       syn_report -designview -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.design.xml 
Command       syn_report done; 0.549 sec.
Execute       syn_report -csynthDesign -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fir_wrap -o E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fir_wrap 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain fir_wrap 
INFO-FLOW: Model list for RTL component generation: fir fir_wrap
INFO-FLOW: Handling components in module [fir] ... 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
INFO-FLOW: Found component fir_wrap_mul_32s_32s_32_2_1.
INFO-FLOW: Append model fir_wrap_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [fir_wrap] ... 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
INFO-FLOW: Found component fir_wrap_CTRL_s_axi.
INFO-FLOW: Append model fir_wrap_CTRL_s_axi
INFO-FLOW: Found component fir_wrap_control_s_axi.
INFO-FLOW: Append model fir_wrap_control_s_axi
INFO-FLOW: Found component fir_wrap_gmem_m_axi.
INFO-FLOW: Append model fir_wrap_gmem_m_axi
INFO-FLOW: Append model fir
INFO-FLOW: Append model fir_wrap
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fir_wrap_mul_32s_32s_32_2_1 fir_wrap_CTRL_s_axi fir_wrap_control_s_axi fir_wrap_gmem_m_axi fir fir_wrap
INFO-FLOW: To file: write model fir_wrap_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model fir_wrap_CTRL_s_axi
INFO-FLOW: To file: write model fir_wrap_control_s_axi
INFO-FLOW: To file: write model fir_wrap_gmem_m_axi
INFO-FLOW: To file: write model fir
INFO-FLOW: To file: write model fir_wrap
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fir_wrap
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.188 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.161 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'fir_wrap_mul_32s_32s_32_2_1_Multiplier_0'
Command       ap_source done; 0.281 sec.
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute         source ./CTRL.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CTRL.slave.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.162 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.166 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.162 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fir_wrap xml_exists=0
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.278 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source F:/vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.tbgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute       sc_get_clocks fir_wrap 
Execute       source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.931 seconds; current allocated memory: 232.368 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_wrap.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_wrap.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model fir_wrap -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 14.399 sec.
Command   csynth_design done; 30.148 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 30.28 seconds; current allocated memory: 233.097 MB.
Command ap_source done; 33.396 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1 opened at Sat Aug 06 14:40:23 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.118 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.172 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.166 sec.
Execute     set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.683 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.132 sec.
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.194 sec.
Command       add_library done; 0.337 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.111 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.537 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.144 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.195 sec.
Command     add_library done; 0.306 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.411 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.177 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: E:/FPGA_project/xilinx/summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir_tb.cpp E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/./sim/autowrap/testbench/fir_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/./sim/autowrap/testbench/fir_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/./sim/autowrap/testbench/fir_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.687 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: E:/FPGA_project/xilinx/summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec F:/vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'y' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'x' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'coef' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.792 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 93.864 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 111.823 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 111.946 seconds; current allocated memory: 170.679 MB.
Command ap_source done; 114.923 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1 opened at Sat Aug 06 14:43:34 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.174 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.162 sec.
Execute     set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.696 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.131 sec.
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.186 sec.
Command       add_library done; 0.334 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.128 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.556 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.127 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.182 sec.
Command     add_library done; 0.29 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.384 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fir_wrap
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.163 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.137 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.206 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fir_wrap xml_exists=1
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.259 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.109 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.162 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 23.392 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 23.502 seconds; current allocated memory: 171.978 MB.
Command ap_source done; error code: 1; 26.467 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1 opened at Sat Aug 06 14:44:52 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.118 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.172 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.119 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
Execute     set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.616 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.202 sec.
Command       add_library done; 0.341 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.04 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.467 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.185 sec.
Command     add_library done; 0.301 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.401 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fir_wrap
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.109 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.161 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fir_wrap xml_exists=1
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.26 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.163 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.218 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.162 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 12.525 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.634 seconds; current allocated memory: 172.027 MB.
Command ap_source done; error code: 1; 15.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1 opened at Sat Aug 06 14:46:13 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.119 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.172 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.163 sec.
Execute     set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.631 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.133 sec.
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.189 sec.
Command       add_library done; 0.329 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.046 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.466 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.167 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.228 sec.
Command     add_library done; 0.337 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.438 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fir_wrap
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.166 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.162 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fir_wrap xml_exists=1
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.26 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.113 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.165 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 12.441 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.546 seconds; current allocated memory: 172.027 MB.
Command ap_source done; error code: 1; 15.477 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1 opened at Sat Aug 06 14:52:19 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.121 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.176 sec.
Execute     import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.113 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.166 sec.
Execute     set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: F:/vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.716 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       add_library done; 0.343 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.146 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.576 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=F:/vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=F:/vivado/Vivado/2020.2/data;F:/vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.182 sec.
Command     add_library done; 0.308 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.415 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fir_wrap
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.168 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fir_wrap xml_exists=1
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.273 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir.compgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to fir_wrap
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.118 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.221 sec.
Execute     source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.113 sec.
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.166 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s fir_hls_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file fir_hls_prj/solution1/impl/export.zip
Command   export_design done; 24.683 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 24.793 seconds; current allocated memory: 172.305 MB.
Command ap_source done; 27.812 sec.
Execute cleanup_all 
