// Seed: 2995215054
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3, id_4;
  wire id_5 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_19 = 1;
  assign id_10 = 1;
  initial begin : LABEL_0
    @(posedge "") id_13[1] <= "";
    if (id_11) begin : LABEL_0
      cover (1 + 1);
    end else begin : LABEL_0
      id_14 <= id_3;
    end
  end
  module_0 modCall_1 ();
endmodule
