// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_120 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read_511_reg_1342;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read_511_reg_1342_pp0_iter1_reg;
wire   [0:0] icmp_ln86_fu_360_p2;
reg   [0:0] icmp_ln86_reg_1349;
reg   [0:0] icmp_ln86_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1349_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1349_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1494_fu_366_p2;
reg   [0:0] icmp_ln86_1494_reg_1360;
wire   [0:0] icmp_ln86_1495_fu_372_p2;
reg   [0:0] icmp_ln86_1495_reg_1365;
reg   [0:0] icmp_ln86_1495_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1495_reg_1365_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1496_fu_378_p2;
reg   [0:0] icmp_ln86_1496_reg_1371;
wire   [0:0] icmp_ln86_1497_fu_384_p2;
reg   [0:0] icmp_ln86_1497_reg_1377;
reg   [0:0] icmp_ln86_1497_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1498_fu_390_p2;
reg   [0:0] icmp_ln86_1498_reg_1383;
reg   [0:0] icmp_ln86_1498_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1498_reg_1383_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1498_reg_1383_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1499_fu_396_p2;
reg   [0:0] icmp_ln86_1499_reg_1389;
reg   [0:0] icmp_ln86_1499_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1499_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1499_reg_1389_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1500_fu_402_p2;
reg   [0:0] icmp_ln86_1500_reg_1395;
wire   [0:0] icmp_ln86_1501_fu_408_p2;
reg   [0:0] icmp_ln86_1501_reg_1401;
reg   [0:0] icmp_ln86_1501_reg_1401_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1503_fu_414_p2;
reg   [0:0] icmp_ln86_1503_reg_1407;
reg   [0:0] icmp_ln86_1503_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1503_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1503_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1504_fu_420_p2;
reg   [0:0] icmp_ln86_1504_reg_1413;
reg   [0:0] icmp_ln86_1504_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1504_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1504_reg_1413_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1506_fu_426_p2;
reg   [0:0] icmp_ln86_1506_reg_1419;
reg   [0:0] icmp_ln86_1506_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1506_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1506_reg_1419_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1506_reg_1419_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1506_reg_1419_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1507_fu_432_p2;
reg   [0:0] icmp_ln86_1507_reg_1425;
reg   [0:0] icmp_ln86_1507_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1507_reg_1425_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1507_reg_1425_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1507_reg_1425_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1507_reg_1425_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1507_reg_1425_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1508_fu_438_p2;
reg   [0:0] icmp_ln86_1508_reg_1431;
wire   [0:0] icmp_ln86_1509_fu_444_p2;
reg   [0:0] icmp_ln86_1509_reg_1436;
reg   [0:0] icmp_ln86_1509_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1510_fu_450_p2;
reg   [0:0] icmp_ln86_1510_reg_1441;
reg   [0:0] icmp_ln86_1510_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1510_reg_1441_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1511_fu_456_p2;
reg   [0:0] icmp_ln86_1511_reg_1446;
reg   [0:0] icmp_ln86_1511_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1511_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1512_fu_462_p2;
reg   [0:0] icmp_ln86_1512_reg_1451;
reg   [0:0] icmp_ln86_1512_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1512_reg_1451_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1513_fu_468_p2;
reg   [0:0] icmp_ln86_1513_reg_1456;
reg   [0:0] icmp_ln86_1513_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1513_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1513_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1514_fu_474_p2;
reg   [0:0] icmp_ln86_1514_reg_1461;
reg   [0:0] icmp_ln86_1514_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1514_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1514_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1515_fu_480_p2;
reg   [0:0] icmp_ln86_1515_reg_1466;
reg   [0:0] icmp_ln86_1515_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1515_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1515_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1516_fu_486_p2;
reg   [0:0] icmp_ln86_1516_reg_1471;
reg   [0:0] icmp_ln86_1516_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1516_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1516_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1516_reg_1471_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1517_fu_492_p2;
reg   [0:0] icmp_ln86_1517_reg_1476;
reg   [0:0] icmp_ln86_1517_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1517_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1517_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1517_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1518_fu_498_p2;
reg   [0:0] icmp_ln86_1518_reg_1481;
reg   [0:0] icmp_ln86_1518_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1518_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1518_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1518_reg_1481_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1519_fu_504_p2;
reg   [0:0] icmp_ln86_1519_reg_1486;
reg   [0:0] icmp_ln86_1519_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1519_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1519_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1519_reg_1486_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1519_reg_1486_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1520_fu_510_p2;
reg   [0:0] icmp_ln86_1520_reg_1491;
reg   [0:0] icmp_ln86_1520_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1520_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1520_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1520_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1520_reg_1491_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1521_fu_516_p2;
reg   [0:0] icmp_ln86_1521_reg_1496;
reg   [0:0] icmp_ln86_1521_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1521_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1521_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1521_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1521_reg_1496_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1521_reg_1496_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_522_p2;
reg   [0:0] and_ln102_reg_1501;
reg   [0:0] and_ln102_reg_1501_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1501_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1502_fu_528_p2;
reg   [0:0] icmp_ln86_1502_reg_1511;
reg   [0:0] icmp_ln86_1502_reg_1511_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1505_fu_533_p2;
reg   [0:0] icmp_ln86_1505_reg_1517;
reg   [0:0] icmp_ln86_1505_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1505_reg_1517_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1505_reg_1517_pp0_iter4_reg;
wire   [0:0] and_ln104_fu_543_p2;
reg   [0:0] and_ln104_reg_1524;
wire   [0:0] and_ln102_1644_fu_548_p2;
reg   [0:0] and_ln102_1644_reg_1530;
wire   [0:0] and_ln104_283_fu_557_p2;
reg   [0:0] and_ln104_283_reg_1537;
wire   [0:0] and_ln102_1648_fu_562_p2;
reg   [0:0] and_ln102_1648_reg_1542;
wire   [0:0] and_ln102_1649_fu_572_p2;
reg   [0:0] and_ln102_1649_reg_1548;
wire   [0:0] or_ln117_fu_588_p2;
reg   [0:0] or_ln117_reg_1554;
wire   [0:0] xor_ln104_fu_601_p2;
reg   [0:0] xor_ln104_reg_1559;
wire   [0:0] and_ln102_1645_fu_606_p2;
reg   [0:0] and_ln102_1645_reg_1565;
wire   [0:0] and_ln104_284_fu_615_p2;
reg   [0:0] and_ln104_284_reg_1571;
reg   [0:0] and_ln104_284_reg_1571_pp0_iter3_reg;
wire   [0:0] and_ln102_1650_fu_625_p2;
reg   [0:0] and_ln102_1650_reg_1577;
wire   [3:0] select_ln117_1451_fu_727_p3;
reg   [3:0] select_ln117_1451_reg_1582;
wire   [0:0] or_ln117_1347_fu_734_p2;
reg   [0:0] or_ln117_1347_reg_1587;
wire   [0:0] and_ln102_1643_fu_739_p2;
reg   [0:0] and_ln102_1643_reg_1593;
wire   [0:0] and_ln104_282_fu_748_p2;
reg   [0:0] and_ln104_282_reg_1599;
wire   [0:0] and_ln102_1646_fu_753_p2;
reg   [0:0] and_ln102_1646_reg_1605;
wire   [0:0] and_ln102_1652_fu_767_p2;
reg   [0:0] and_ln102_1652_reg_1611;
wire   [0:0] or_ln117_1351_fu_841_p2;
reg   [0:0] or_ln117_1351_reg_1617;
wire   [3:0] select_ln117_1457_fu_855_p3;
reg   [3:0] select_ln117_1457_reg_1622;
wire   [0:0] and_ln104_285_fu_868_p2;
reg   [0:0] and_ln104_285_reg_1627;
wire   [0:0] and_ln102_1647_fu_873_p2;
reg   [0:0] and_ln102_1647_reg_1632;
reg   [0:0] and_ln102_1647_reg_1632_pp0_iter5_reg;
wire   [0:0] and_ln104_286_fu_882_p2;
reg   [0:0] and_ln104_286_reg_1639;
reg   [0:0] and_ln104_286_reg_1639_pp0_iter5_reg;
reg   [0:0] and_ln104_286_reg_1639_pp0_iter6_reg;
wire   [0:0] and_ln102_1653_fu_897_p2;
reg   [0:0] and_ln102_1653_reg_1645;
wire   [0:0] or_ln117_1356_fu_980_p2;
reg   [0:0] or_ln117_1356_reg_1650;
wire   [4:0] select_ln117_1463_fu_992_p3;
reg   [4:0] select_ln117_1463_reg_1655;
wire   [0:0] or_ln117_1358_fu_1000_p2;
reg   [0:0] or_ln117_1358_reg_1660;
wire   [0:0] or_ln117_1360_fu_1006_p2;
reg   [0:0] or_ln117_1360_reg_1666;
reg   [0:0] or_ln117_1360_reg_1666_pp0_iter5_reg;
wire   [0:0] or_ln117_1362_fu_1082_p2;
reg   [0:0] or_ln117_1362_reg_1674;
wire   [4:0] select_ln117_1469_fu_1095_p3;
reg   [4:0] select_ln117_1469_reg_1679;
wire   [0:0] or_ln117_1366_fu_1157_p2;
reg   [0:0] or_ln117_1366_reg_1684;
wire   [4:0] select_ln117_1473_fu_1171_p3;
reg   [4:0] select_ln117_1473_reg_1689;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_714_fu_538_p2;
wire   [0:0] xor_ln104_716_fu_552_p2;
wire   [0:0] xor_ln104_720_fu_567_p2;
wire   [0:0] and_ln102_1657_fu_577_p2;
wire   [0:0] and_ln102_1658_fu_582_p2;
wire   [0:0] xor_ln104_717_fu_610_p2;
wire   [0:0] tmp_fu_594_p3;
wire   [0:0] xor_ln104_721_fu_620_p2;
wire   [0:0] and_ln102_1660_fu_639_p2;
wire   [0:0] and_ln102_1656_fu_630_p2;
wire   [0:0] xor_ln117_fu_649_p2;
wire   [1:0] zext_ln117_fu_655_p1;
wire   [1:0] select_ln117_fu_659_p3;
wire   [1:0] select_ln117_1446_fu_666_p3;
wire   [0:0] and_ln102_1659_fu_635_p2;
wire   [2:0] zext_ln117_162_fu_673_p1;
wire   [0:0] or_ln117_1343_fu_677_p2;
wire   [2:0] select_ln117_1447_fu_682_p3;
wire   [0:0] or_ln117_1344_fu_689_p2;
wire   [0:0] and_ln102_1661_fu_644_p2;
wire   [2:0] select_ln117_1448_fu_693_p3;
wire   [0:0] or_ln117_1345_fu_701_p2;
wire   [2:0] select_ln117_1449_fu_707_p3;
wire   [2:0] select_ln117_1450_fu_715_p3;
wire   [3:0] zext_ln117_163_fu_723_p1;
wire   [0:0] xor_ln104_715_fu_743_p2;
wire   [0:0] xor_ln104_722_fu_758_p2;
wire   [0:0] and_ln102_1663_fu_776_p2;
wire   [0:0] and_ln102_1651_fu_763_p2;
wire   [0:0] and_ln102_1662_fu_772_p2;
wire   [0:0] or_ln117_1346_fu_791_p2;
wire   [0:0] and_ln102_1664_fu_781_p2;
wire   [3:0] select_ln117_1452_fu_796_p3;
wire   [0:0] or_ln117_1348_fu_803_p2;
wire   [3:0] select_ln117_1453_fu_808_p3;
wire   [0:0] or_ln117_1349_fu_815_p2;
wire   [0:0] and_ln102_1665_fu_786_p2;
wire   [3:0] select_ln117_1454_fu_819_p3;
wire   [0:0] or_ln117_1350_fu_827_p2;
wire   [3:0] select_ln117_1455_fu_833_p3;
wire   [3:0] select_ln117_1456_fu_847_p3;
wire   [0:0] xor_ln104_718_fu_863_p2;
wire   [0:0] xor_ln104_719_fu_877_p2;
wire   [0:0] xor_ln104_723_fu_887_p2;
wire   [0:0] and_ln102_1666_fu_902_p2;
wire   [0:0] xor_ln104_724_fu_892_p2;
wire   [0:0] and_ln102_1669_fu_916_p2;
wire   [0:0] and_ln102_1667_fu_907_p2;
wire   [0:0] or_ln117_1352_fu_926_p2;
wire   [3:0] select_ln117_1458_fu_931_p3;
wire   [0:0] and_ln102_1668_fu_912_p2;
wire   [4:0] zext_ln117_164_fu_938_p1;
wire   [0:0] or_ln117_1353_fu_942_p2;
wire   [4:0] select_ln117_1459_fu_947_p3;
wire   [0:0] or_ln117_1354_fu_954_p2;
wire   [0:0] and_ln102_1670_fu_921_p2;
wire   [4:0] select_ln117_1460_fu_958_p3;
wire   [0:0] or_ln117_1355_fu_966_p2;
wire   [4:0] select_ln117_1461_fu_972_p3;
wire   [4:0] select_ln117_1462_fu_984_p3;
wire   [0:0] xor_ln104_725_fu_1010_p2;
wire   [0:0] and_ln102_1672_fu_1023_p2;
wire   [0:0] and_ln102_1654_fu_1015_p2;
wire   [0:0] and_ln102_1671_fu_1019_p2;
wire   [0:0] or_ln117_1357_fu_1038_p2;
wire   [0:0] and_ln102_1673_fu_1028_p2;
wire   [4:0] select_ln117_1464_fu_1043_p3;
wire   [0:0] or_ln117_1359_fu_1050_p2;
wire   [4:0] select_ln117_1465_fu_1055_p3;
wire   [0:0] and_ln102_1674_fu_1033_p2;
wire   [4:0] select_ln117_1466_fu_1062_p3;
wire   [0:0] or_ln117_1361_fu_1070_p2;
wire   [4:0] select_ln117_1467_fu_1075_p3;
wire   [4:0] select_ln117_1468_fu_1087_p3;
wire   [0:0] xor_ln104_726_fu_1103_p2;
wire   [0:0] and_ln102_1675_fu_1112_p2;
wire   [0:0] and_ln102_1655_fu_1108_p2;
wire   [0:0] and_ln102_1676_fu_1117_p2;
wire   [0:0] or_ln117_1363_fu_1127_p2;
wire   [0:0] or_ln117_1364_fu_1132_p2;
wire   [0:0] and_ln102_1677_fu_1122_p2;
wire   [4:0] select_ln117_1470_fu_1136_p3;
wire   [0:0] or_ln117_1365_fu_1143_p2;
wire   [4:0] select_ln117_1471_fu_1149_p3;
wire   [4:0] select_ln117_1472_fu_1163_p3;
wire   [0:0] xor_ln104_727_fu_1179_p2;
wire   [0:0] and_ln102_1678_fu_1184_p2;
wire   [0:0] and_ln102_1679_fu_1189_p2;
wire   [0:0] or_ln117_1367_fu_1194_p2;
wire   [11:0] agg_result_fu_1206_p65;
wire   [4:0] agg_result_fu_1206_p66;
wire   [11:0] agg_result_fu_1206_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] agg_result_fu_1206_p1;
wire   [4:0] agg_result_fu_1206_p3;
wire   [4:0] agg_result_fu_1206_p5;
wire   [4:0] agg_result_fu_1206_p7;
wire   [4:0] agg_result_fu_1206_p9;
wire   [4:0] agg_result_fu_1206_p11;
wire   [4:0] agg_result_fu_1206_p13;
wire   [4:0] agg_result_fu_1206_p15;
wire   [4:0] agg_result_fu_1206_p17;
wire   [4:0] agg_result_fu_1206_p19;
wire   [4:0] agg_result_fu_1206_p21;
wire   [4:0] agg_result_fu_1206_p23;
wire   [4:0] agg_result_fu_1206_p25;
wire   [4:0] agg_result_fu_1206_p27;
wire   [4:0] agg_result_fu_1206_p29;
wire   [4:0] agg_result_fu_1206_p31;
wire  signed [4:0] agg_result_fu_1206_p33;
wire  signed [4:0] agg_result_fu_1206_p35;
wire  signed [4:0] agg_result_fu_1206_p37;
wire  signed [4:0] agg_result_fu_1206_p39;
wire  signed [4:0] agg_result_fu_1206_p41;
wire  signed [4:0] agg_result_fu_1206_p43;
wire  signed [4:0] agg_result_fu_1206_p45;
wire  signed [4:0] agg_result_fu_1206_p47;
wire  signed [4:0] agg_result_fu_1206_p49;
wire  signed [4:0] agg_result_fu_1206_p51;
wire  signed [4:0] agg_result_fu_1206_p53;
wire  signed [4:0] agg_result_fu_1206_p55;
wire  signed [4:0] agg_result_fu_1206_p57;
wire  signed [4:0] agg_result_fu_1206_p59;
wire  signed [4:0] agg_result_fu_1206_p61;
wire  signed [4:0] agg_result_fu_1206_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x33 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x33_U2296(
    .din0(12'd511),
    .din1(12'd4067),
    .din2(12'd1669),
    .din3(12'd4095),
    .din4(12'd2829),
    .din5(12'd425),
    .din6(12'd213),
    .din7(12'd12),
    .din8(12'd85),
    .din9(12'd3885),
    .din10(12'd1433),
    .din11(12'd68),
    .din12(12'd4002),
    .din13(12'd12),
    .din14(12'd3753),
    .din15(12'd27),
    .din16(12'd46),
    .din17(12'd3921),
    .din18(12'd915),
    .din19(12'd36),
    .din20(12'd3495),
    .din21(12'd376),
    .din22(12'd3682),
    .din23(12'd2532),
    .din24(12'd3540),
    .din25(12'd3983),
    .din26(12'd4050),
    .din27(12'd0),
    .din28(12'd42),
    .din29(12'd3005),
    .din30(12'd902),
    .din31(12'd3431),
    .def(agg_result_fu_1206_p65),
    .sel(agg_result_fu_1206_p66),
    .dout(agg_result_fu_1206_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1643_reg_1593 <= and_ln102_1643_fu_739_p2;
        and_ln102_1644_reg_1530 <= and_ln102_1644_fu_548_p2;
        and_ln102_1645_reg_1565 <= and_ln102_1645_fu_606_p2;
        and_ln102_1646_reg_1605 <= and_ln102_1646_fu_753_p2;
        and_ln102_1647_reg_1632 <= and_ln102_1647_fu_873_p2;
        and_ln102_1647_reg_1632_pp0_iter5_reg <= and_ln102_1647_reg_1632;
        and_ln102_1648_reg_1542 <= and_ln102_1648_fu_562_p2;
        and_ln102_1649_reg_1548 <= and_ln102_1649_fu_572_p2;
        and_ln102_1650_reg_1577 <= and_ln102_1650_fu_625_p2;
        and_ln102_1652_reg_1611 <= and_ln102_1652_fu_767_p2;
        and_ln102_1653_reg_1645 <= and_ln102_1653_fu_897_p2;
        and_ln102_reg_1501 <= and_ln102_fu_522_p2;
        and_ln102_reg_1501_pp0_iter1_reg <= and_ln102_reg_1501;
        and_ln102_reg_1501_pp0_iter2_reg <= and_ln102_reg_1501_pp0_iter1_reg;
        and_ln104_282_reg_1599 <= and_ln104_282_fu_748_p2;
        and_ln104_283_reg_1537 <= and_ln104_283_fu_557_p2;
        and_ln104_284_reg_1571 <= and_ln104_284_fu_615_p2;
        and_ln104_284_reg_1571_pp0_iter3_reg <= and_ln104_284_reg_1571;
        and_ln104_285_reg_1627 <= and_ln104_285_fu_868_p2;
        and_ln104_286_reg_1639 <= and_ln104_286_fu_882_p2;
        and_ln104_286_reg_1639_pp0_iter5_reg <= and_ln104_286_reg_1639;
        and_ln104_286_reg_1639_pp0_iter6_reg <= and_ln104_286_reg_1639_pp0_iter5_reg;
        and_ln104_reg_1524 <= and_ln104_fu_543_p2;
        icmp_ln86_1494_reg_1360 <= icmp_ln86_1494_fu_366_p2;
        icmp_ln86_1495_reg_1365 <= icmp_ln86_1495_fu_372_p2;
        icmp_ln86_1495_reg_1365_pp0_iter1_reg <= icmp_ln86_1495_reg_1365;
        icmp_ln86_1495_reg_1365_pp0_iter2_reg <= icmp_ln86_1495_reg_1365_pp0_iter1_reg;
        icmp_ln86_1496_reg_1371 <= icmp_ln86_1496_fu_378_p2;
        icmp_ln86_1497_reg_1377 <= icmp_ln86_1497_fu_384_p2;
        icmp_ln86_1497_reg_1377_pp0_iter1_reg <= icmp_ln86_1497_reg_1377;
        icmp_ln86_1498_reg_1383 <= icmp_ln86_1498_fu_390_p2;
        icmp_ln86_1498_reg_1383_pp0_iter1_reg <= icmp_ln86_1498_reg_1383;
        icmp_ln86_1498_reg_1383_pp0_iter2_reg <= icmp_ln86_1498_reg_1383_pp0_iter1_reg;
        icmp_ln86_1498_reg_1383_pp0_iter3_reg <= icmp_ln86_1498_reg_1383_pp0_iter2_reg;
        icmp_ln86_1499_reg_1389 <= icmp_ln86_1499_fu_396_p2;
        icmp_ln86_1499_reg_1389_pp0_iter1_reg <= icmp_ln86_1499_reg_1389;
        icmp_ln86_1499_reg_1389_pp0_iter2_reg <= icmp_ln86_1499_reg_1389_pp0_iter1_reg;
        icmp_ln86_1499_reg_1389_pp0_iter3_reg <= icmp_ln86_1499_reg_1389_pp0_iter2_reg;
        icmp_ln86_1500_reg_1395 <= icmp_ln86_1500_fu_402_p2;
        icmp_ln86_1501_reg_1401 <= icmp_ln86_1501_fu_408_p2;
        icmp_ln86_1501_reg_1401_pp0_iter1_reg <= icmp_ln86_1501_reg_1401;
        icmp_ln86_1502_reg_1511 <= icmp_ln86_1502_fu_528_p2;
        icmp_ln86_1502_reg_1511_pp0_iter2_reg <= icmp_ln86_1502_reg_1511;
        icmp_ln86_1503_reg_1407 <= icmp_ln86_1503_fu_414_p2;
        icmp_ln86_1503_reg_1407_pp0_iter1_reg <= icmp_ln86_1503_reg_1407;
        icmp_ln86_1503_reg_1407_pp0_iter2_reg <= icmp_ln86_1503_reg_1407_pp0_iter1_reg;
        icmp_ln86_1503_reg_1407_pp0_iter3_reg <= icmp_ln86_1503_reg_1407_pp0_iter2_reg;
        icmp_ln86_1504_reg_1413 <= icmp_ln86_1504_fu_420_p2;
        icmp_ln86_1504_reg_1413_pp0_iter1_reg <= icmp_ln86_1504_reg_1413;
        icmp_ln86_1504_reg_1413_pp0_iter2_reg <= icmp_ln86_1504_reg_1413_pp0_iter1_reg;
        icmp_ln86_1504_reg_1413_pp0_iter3_reg <= icmp_ln86_1504_reg_1413_pp0_iter2_reg;
        icmp_ln86_1505_reg_1517 <= icmp_ln86_1505_fu_533_p2;
        icmp_ln86_1505_reg_1517_pp0_iter2_reg <= icmp_ln86_1505_reg_1517;
        icmp_ln86_1505_reg_1517_pp0_iter3_reg <= icmp_ln86_1505_reg_1517_pp0_iter2_reg;
        icmp_ln86_1505_reg_1517_pp0_iter4_reg <= icmp_ln86_1505_reg_1517_pp0_iter3_reg;
        icmp_ln86_1506_reg_1419 <= icmp_ln86_1506_fu_426_p2;
        icmp_ln86_1506_reg_1419_pp0_iter1_reg <= icmp_ln86_1506_reg_1419;
        icmp_ln86_1506_reg_1419_pp0_iter2_reg <= icmp_ln86_1506_reg_1419_pp0_iter1_reg;
        icmp_ln86_1506_reg_1419_pp0_iter3_reg <= icmp_ln86_1506_reg_1419_pp0_iter2_reg;
        icmp_ln86_1506_reg_1419_pp0_iter4_reg <= icmp_ln86_1506_reg_1419_pp0_iter3_reg;
        icmp_ln86_1506_reg_1419_pp0_iter5_reg <= icmp_ln86_1506_reg_1419_pp0_iter4_reg;
        icmp_ln86_1507_reg_1425 <= icmp_ln86_1507_fu_432_p2;
        icmp_ln86_1507_reg_1425_pp0_iter1_reg <= icmp_ln86_1507_reg_1425;
        icmp_ln86_1507_reg_1425_pp0_iter2_reg <= icmp_ln86_1507_reg_1425_pp0_iter1_reg;
        icmp_ln86_1507_reg_1425_pp0_iter3_reg <= icmp_ln86_1507_reg_1425_pp0_iter2_reg;
        icmp_ln86_1507_reg_1425_pp0_iter4_reg <= icmp_ln86_1507_reg_1425_pp0_iter3_reg;
        icmp_ln86_1507_reg_1425_pp0_iter5_reg <= icmp_ln86_1507_reg_1425_pp0_iter4_reg;
        icmp_ln86_1507_reg_1425_pp0_iter6_reg <= icmp_ln86_1507_reg_1425_pp0_iter5_reg;
        icmp_ln86_1508_reg_1431 <= icmp_ln86_1508_fu_438_p2;
        icmp_ln86_1509_reg_1436 <= icmp_ln86_1509_fu_444_p2;
        icmp_ln86_1509_reg_1436_pp0_iter1_reg <= icmp_ln86_1509_reg_1436;
        icmp_ln86_1510_reg_1441 <= icmp_ln86_1510_fu_450_p2;
        icmp_ln86_1510_reg_1441_pp0_iter1_reg <= icmp_ln86_1510_reg_1441;
        icmp_ln86_1510_reg_1441_pp0_iter2_reg <= icmp_ln86_1510_reg_1441_pp0_iter1_reg;
        icmp_ln86_1511_reg_1446 <= icmp_ln86_1511_fu_456_p2;
        icmp_ln86_1511_reg_1446_pp0_iter1_reg <= icmp_ln86_1511_reg_1446;
        icmp_ln86_1511_reg_1446_pp0_iter2_reg <= icmp_ln86_1511_reg_1446_pp0_iter1_reg;
        icmp_ln86_1512_reg_1451 <= icmp_ln86_1512_fu_462_p2;
        icmp_ln86_1512_reg_1451_pp0_iter1_reg <= icmp_ln86_1512_reg_1451;
        icmp_ln86_1512_reg_1451_pp0_iter2_reg <= icmp_ln86_1512_reg_1451_pp0_iter1_reg;
        icmp_ln86_1513_reg_1456 <= icmp_ln86_1513_fu_468_p2;
        icmp_ln86_1513_reg_1456_pp0_iter1_reg <= icmp_ln86_1513_reg_1456;
        icmp_ln86_1513_reg_1456_pp0_iter2_reg <= icmp_ln86_1513_reg_1456_pp0_iter1_reg;
        icmp_ln86_1513_reg_1456_pp0_iter3_reg <= icmp_ln86_1513_reg_1456_pp0_iter2_reg;
        icmp_ln86_1514_reg_1461 <= icmp_ln86_1514_fu_474_p2;
        icmp_ln86_1514_reg_1461_pp0_iter1_reg <= icmp_ln86_1514_reg_1461;
        icmp_ln86_1514_reg_1461_pp0_iter2_reg <= icmp_ln86_1514_reg_1461_pp0_iter1_reg;
        icmp_ln86_1514_reg_1461_pp0_iter3_reg <= icmp_ln86_1514_reg_1461_pp0_iter2_reg;
        icmp_ln86_1515_reg_1466 <= icmp_ln86_1515_fu_480_p2;
        icmp_ln86_1515_reg_1466_pp0_iter1_reg <= icmp_ln86_1515_reg_1466;
        icmp_ln86_1515_reg_1466_pp0_iter2_reg <= icmp_ln86_1515_reg_1466_pp0_iter1_reg;
        icmp_ln86_1515_reg_1466_pp0_iter3_reg <= icmp_ln86_1515_reg_1466_pp0_iter2_reg;
        icmp_ln86_1516_reg_1471 <= icmp_ln86_1516_fu_486_p2;
        icmp_ln86_1516_reg_1471_pp0_iter1_reg <= icmp_ln86_1516_reg_1471;
        icmp_ln86_1516_reg_1471_pp0_iter2_reg <= icmp_ln86_1516_reg_1471_pp0_iter1_reg;
        icmp_ln86_1516_reg_1471_pp0_iter3_reg <= icmp_ln86_1516_reg_1471_pp0_iter2_reg;
        icmp_ln86_1516_reg_1471_pp0_iter4_reg <= icmp_ln86_1516_reg_1471_pp0_iter3_reg;
        icmp_ln86_1517_reg_1476 <= icmp_ln86_1517_fu_492_p2;
        icmp_ln86_1517_reg_1476_pp0_iter1_reg <= icmp_ln86_1517_reg_1476;
        icmp_ln86_1517_reg_1476_pp0_iter2_reg <= icmp_ln86_1517_reg_1476_pp0_iter1_reg;
        icmp_ln86_1517_reg_1476_pp0_iter3_reg <= icmp_ln86_1517_reg_1476_pp0_iter2_reg;
        icmp_ln86_1517_reg_1476_pp0_iter4_reg <= icmp_ln86_1517_reg_1476_pp0_iter3_reg;
        icmp_ln86_1518_reg_1481 <= icmp_ln86_1518_fu_498_p2;
        icmp_ln86_1518_reg_1481_pp0_iter1_reg <= icmp_ln86_1518_reg_1481;
        icmp_ln86_1518_reg_1481_pp0_iter2_reg <= icmp_ln86_1518_reg_1481_pp0_iter1_reg;
        icmp_ln86_1518_reg_1481_pp0_iter3_reg <= icmp_ln86_1518_reg_1481_pp0_iter2_reg;
        icmp_ln86_1518_reg_1481_pp0_iter4_reg <= icmp_ln86_1518_reg_1481_pp0_iter3_reg;
        icmp_ln86_1519_reg_1486 <= icmp_ln86_1519_fu_504_p2;
        icmp_ln86_1519_reg_1486_pp0_iter1_reg <= icmp_ln86_1519_reg_1486;
        icmp_ln86_1519_reg_1486_pp0_iter2_reg <= icmp_ln86_1519_reg_1486_pp0_iter1_reg;
        icmp_ln86_1519_reg_1486_pp0_iter3_reg <= icmp_ln86_1519_reg_1486_pp0_iter2_reg;
        icmp_ln86_1519_reg_1486_pp0_iter4_reg <= icmp_ln86_1519_reg_1486_pp0_iter3_reg;
        icmp_ln86_1519_reg_1486_pp0_iter5_reg <= icmp_ln86_1519_reg_1486_pp0_iter4_reg;
        icmp_ln86_1520_reg_1491 <= icmp_ln86_1520_fu_510_p2;
        icmp_ln86_1520_reg_1491_pp0_iter1_reg <= icmp_ln86_1520_reg_1491;
        icmp_ln86_1520_reg_1491_pp0_iter2_reg <= icmp_ln86_1520_reg_1491_pp0_iter1_reg;
        icmp_ln86_1520_reg_1491_pp0_iter3_reg <= icmp_ln86_1520_reg_1491_pp0_iter2_reg;
        icmp_ln86_1520_reg_1491_pp0_iter4_reg <= icmp_ln86_1520_reg_1491_pp0_iter3_reg;
        icmp_ln86_1520_reg_1491_pp0_iter5_reg <= icmp_ln86_1520_reg_1491_pp0_iter4_reg;
        icmp_ln86_1521_reg_1496 <= icmp_ln86_1521_fu_516_p2;
        icmp_ln86_1521_reg_1496_pp0_iter1_reg <= icmp_ln86_1521_reg_1496;
        icmp_ln86_1521_reg_1496_pp0_iter2_reg <= icmp_ln86_1521_reg_1496_pp0_iter1_reg;
        icmp_ln86_1521_reg_1496_pp0_iter3_reg <= icmp_ln86_1521_reg_1496_pp0_iter2_reg;
        icmp_ln86_1521_reg_1496_pp0_iter4_reg <= icmp_ln86_1521_reg_1496_pp0_iter3_reg;
        icmp_ln86_1521_reg_1496_pp0_iter5_reg <= icmp_ln86_1521_reg_1496_pp0_iter4_reg;
        icmp_ln86_1521_reg_1496_pp0_iter6_reg <= icmp_ln86_1521_reg_1496_pp0_iter5_reg;
        icmp_ln86_reg_1349 <= icmp_ln86_fu_360_p2;
        icmp_ln86_reg_1349_pp0_iter1_reg <= icmp_ln86_reg_1349;
        icmp_ln86_reg_1349_pp0_iter2_reg <= icmp_ln86_reg_1349_pp0_iter1_reg;
        icmp_ln86_reg_1349_pp0_iter3_reg <= icmp_ln86_reg_1349_pp0_iter2_reg;
        or_ln117_1347_reg_1587 <= or_ln117_1347_fu_734_p2;
        or_ln117_1351_reg_1617 <= or_ln117_1351_fu_841_p2;
        or_ln117_1356_reg_1650 <= or_ln117_1356_fu_980_p2;
        or_ln117_1358_reg_1660 <= or_ln117_1358_fu_1000_p2;
        or_ln117_1360_reg_1666 <= or_ln117_1360_fu_1006_p2;
        or_ln117_1360_reg_1666_pp0_iter5_reg <= or_ln117_1360_reg_1666;
        or_ln117_1362_reg_1674 <= or_ln117_1362_fu_1082_p2;
        or_ln117_1366_reg_1684 <= or_ln117_1366_fu_1157_p2;
        or_ln117_reg_1554 <= or_ln117_fu_588_p2;
        p_read_511_reg_1342 <= p_read15_int_reg;
        p_read_511_reg_1342_pp0_iter1_reg <= p_read_511_reg_1342;
        select_ln117_1451_reg_1582 <= select_ln117_1451_fu_727_p3;
        select_ln117_1457_reg_1622 <= select_ln117_1457_fu_855_p3;
        select_ln117_1463_reg_1655 <= select_ln117_1463_fu_992_p3;
        select_ln117_1469_reg_1679 <= select_ln117_1469_fu_1095_p3;
        select_ln117_1473_reg_1689 <= select_ln117_1473_fu_1171_p3;
        xor_ln104_reg_1559 <= xor_ln104_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1206_p65 = 'bx;

assign agg_result_fu_1206_p66 = ((or_ln117_1367_fu_1194_p2[0:0] == 1'b1) ? select_ln117_1473_reg_1689 : 5'd31);

assign and_ln102_1643_fu_739_p2 = (xor_ln104_reg_1559 & icmp_ln86_1495_reg_1365_pp0_iter2_reg);

assign and_ln102_1644_fu_548_p2 = (icmp_ln86_1496_reg_1371 & and_ln102_reg_1501);

assign and_ln102_1645_fu_606_p2 = (icmp_ln86_1497_reg_1377_pp0_iter1_reg & and_ln104_reg_1524);

assign and_ln102_1646_fu_753_p2 = (icmp_ln86_1498_reg_1383_pp0_iter2_reg & and_ln102_1643_fu_739_p2);

assign and_ln102_1647_fu_873_p2 = (icmp_ln86_1499_reg_1389_pp0_iter3_reg & and_ln104_282_reg_1599);

assign and_ln102_1648_fu_562_p2 = (icmp_ln86_1500_reg_1395 & and_ln102_1644_fu_548_p2);

assign and_ln102_1649_fu_572_p2 = (icmp_ln86_1501_reg_1401 & and_ln104_283_fu_557_p2);

assign and_ln102_1650_fu_625_p2 = (icmp_ln86_1502_reg_1511 & and_ln102_1645_fu_606_p2);

assign and_ln102_1651_fu_763_p2 = (icmp_ln86_1503_reg_1407_pp0_iter2_reg & and_ln104_284_reg_1571);

assign and_ln102_1652_fu_767_p2 = (icmp_ln86_1504_reg_1413_pp0_iter2_reg & and_ln102_1646_fu_753_p2);

assign and_ln102_1653_fu_897_p2 = (icmp_ln86_1505_reg_1517_pp0_iter3_reg & and_ln104_285_fu_868_p2);

assign and_ln102_1654_fu_1015_p2 = (icmp_ln86_1506_reg_1419_pp0_iter4_reg & and_ln102_1647_reg_1632);

assign and_ln102_1655_fu_1108_p2 = (icmp_ln86_1507_reg_1425_pp0_iter5_reg & and_ln104_286_reg_1639_pp0_iter5_reg);

assign and_ln102_1656_fu_630_p2 = (tmp_fu_594_p3 & and_ln102_1648_reg_1542);

assign and_ln102_1657_fu_577_p2 = (xor_ln104_720_fu_567_p2 & icmp_ln86_1508_reg_1431);

assign and_ln102_1658_fu_582_p2 = (and_ln102_1657_fu_577_p2 & and_ln102_1644_fu_548_p2);

assign and_ln102_1659_fu_635_p2 = (icmp_ln86_1505_reg_1517 & and_ln102_1649_reg_1548);

assign and_ln102_1660_fu_639_p2 = (xor_ln104_721_fu_620_p2 & icmp_ln86_1509_reg_1436_pp0_iter1_reg);

assign and_ln102_1661_fu_644_p2 = (and_ln104_283_reg_1537 & and_ln102_1660_fu_639_p2);

assign and_ln102_1662_fu_772_p2 = (icmp_ln86_1510_reg_1441_pp0_iter2_reg & and_ln102_1650_reg_1577);

assign and_ln102_1663_fu_776_p2 = (xor_ln104_722_fu_758_p2 & icmp_ln86_1511_reg_1446_pp0_iter2_reg);

assign and_ln102_1664_fu_781_p2 = (and_ln102_1663_fu_776_p2 & and_ln102_1645_reg_1565);

assign and_ln102_1665_fu_786_p2 = (icmp_ln86_1512_reg_1451_pp0_iter2_reg & and_ln102_1651_fu_763_p2);

assign and_ln102_1666_fu_902_p2 = (xor_ln104_723_fu_887_p2 & icmp_ln86_1513_reg_1456_pp0_iter3_reg);

assign and_ln102_1667_fu_907_p2 = (and_ln104_284_reg_1571_pp0_iter3_reg & and_ln102_1666_fu_902_p2);

assign and_ln102_1668_fu_912_p2 = (icmp_ln86_1514_reg_1461_pp0_iter3_reg & and_ln102_1652_reg_1611);

assign and_ln102_1669_fu_916_p2 = (xor_ln104_724_fu_892_p2 & icmp_ln86_1515_reg_1466_pp0_iter3_reg);

assign and_ln102_1670_fu_921_p2 = (and_ln102_1669_fu_916_p2 & and_ln102_1646_reg_1605);

assign and_ln102_1671_fu_1019_p2 = (icmp_ln86_1516_reg_1471_pp0_iter4_reg & and_ln102_1653_reg_1645);

assign and_ln102_1672_fu_1023_p2 = (xor_ln104_725_fu_1010_p2 & icmp_ln86_1517_reg_1476_pp0_iter4_reg);

assign and_ln102_1673_fu_1028_p2 = (and_ln104_285_reg_1627 & and_ln102_1672_fu_1023_p2);

assign and_ln102_1674_fu_1033_p2 = (icmp_ln86_1518_reg_1481_pp0_iter4_reg & and_ln102_1654_fu_1015_p2);

assign and_ln102_1675_fu_1112_p2 = (xor_ln104_726_fu_1103_p2 & icmp_ln86_1519_reg_1486_pp0_iter5_reg);

assign and_ln102_1676_fu_1117_p2 = (and_ln102_1675_fu_1112_p2 & and_ln102_1647_reg_1632_pp0_iter5_reg);

assign and_ln102_1677_fu_1122_p2 = (icmp_ln86_1520_reg_1491_pp0_iter5_reg & and_ln102_1655_fu_1108_p2);

assign and_ln102_1678_fu_1184_p2 = (xor_ln104_727_fu_1179_p2 & icmp_ln86_1521_reg_1496_pp0_iter6_reg);

assign and_ln102_1679_fu_1189_p2 = (and_ln104_286_reg_1639_pp0_iter6_reg & and_ln102_1678_fu_1184_p2);

assign and_ln102_fu_522_p2 = (icmp_ln86_fu_360_p2 & icmp_ln86_1494_fu_366_p2);

assign and_ln104_282_fu_748_p2 = (xor_ln104_reg_1559 & xor_ln104_715_fu_743_p2);

assign and_ln104_283_fu_557_p2 = (xor_ln104_716_fu_552_p2 & and_ln102_reg_1501);

assign and_ln104_284_fu_615_p2 = (xor_ln104_717_fu_610_p2 & and_ln104_reg_1524);

assign and_ln104_285_fu_868_p2 = (xor_ln104_718_fu_863_p2 & and_ln102_1643_reg_1593);

assign and_ln104_286_fu_882_p2 = (xor_ln104_719_fu_877_p2 & and_ln104_282_reg_1599);

assign and_ln104_fu_543_p2 = (xor_ln104_714_fu_538_p2 & icmp_ln86_reg_1349);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1206_p67;

assign icmp_ln86_1494_fu_366_p2 = (($signed(p_read10_int_reg) < $signed(18'd436)) ? 1'b1 : 1'b0);

assign icmp_ln86_1495_fu_372_p2 = (($signed(p_read10_int_reg) < $signed(18'd820)) ? 1'b1 : 1'b0);

assign icmp_ln86_1496_fu_378_p2 = (($signed(p_read9_int_reg) < $signed(18'd880)) ? 1'b1 : 1'b0);

assign icmp_ln86_1497_fu_384_p2 = (($signed(p_read9_int_reg) < $signed(18'd1107)) ? 1'b1 : 1'b0);

assign icmp_ln86_1498_fu_390_p2 = (($signed(p_read12_int_reg) < $signed(18'd70)) ? 1'b1 : 1'b0);

assign icmp_ln86_1499_fu_396_p2 = (($signed(p_read3_int_reg) < $signed(18'd260188)) ? 1'b1 : 1'b0);

assign icmp_ln86_1500_fu_402_p2 = (($signed(p_read8_int_reg) < $signed(18'd101)) ? 1'b1 : 1'b0);

assign icmp_ln86_1501_fu_408_p2 = (($signed(p_read14_int_reg) < $signed(18'd20343)) ? 1'b1 : 1'b0);

assign icmp_ln86_1502_fu_528_p2 = (($signed(p_read_511_reg_1342) < $signed(18'd160633)) ? 1'b1 : 1'b0);

assign icmp_ln86_1503_fu_414_p2 = (($signed(p_read2_int_reg) < $signed(18'd939)) ? 1'b1 : 1'b0);

assign icmp_ln86_1504_fu_420_p2 = (($signed(p_read10_int_reg) < $signed(18'd819)) ? 1'b1 : 1'b0);

assign icmp_ln86_1505_fu_533_p2 = (($signed(p_read_511_reg_1342) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1506_fu_426_p2 = (($signed(p_read11_int_reg) < $signed(18'd57)) ? 1'b1 : 1'b0);

assign icmp_ln86_1507_fu_432_p2 = (($signed(p_read16_int_reg) < $signed(18'd51713)) ? 1'b1 : 1'b0);

assign icmp_ln86_1508_fu_438_p2 = (($signed(p_read2_int_reg) < $signed(18'd624)) ? 1'b1 : 1'b0);

assign icmp_ln86_1509_fu_444_p2 = (($signed(p_read13_int_reg) < $signed(18'd208)) ? 1'b1 : 1'b0);

assign icmp_ln86_1510_fu_450_p2 = (($signed(p_read1_int_reg) < $signed(18'd47916)) ? 1'b1 : 1'b0);

assign icmp_ln86_1511_fu_456_p2 = (($signed(p_read1_int_reg) < $signed(18'd166676)) ? 1'b1 : 1'b0);

assign icmp_ln86_1512_fu_462_p2 = (($signed(p_read3_int_reg) < $signed(18'd259132)) ? 1'b1 : 1'b0);

assign icmp_ln86_1513_fu_468_p2 = (($signed(p_read9_int_reg) < $signed(18'd2130)) ? 1'b1 : 1'b0);

assign icmp_ln86_1514_fu_474_p2 = (($signed(p_read16_int_reg) < $signed(18'd97793)) ? 1'b1 : 1'b0);

assign icmp_ln86_1515_fu_480_p2 = (($signed(p_read1_int_reg) < $signed(18'd87412)) ? 1'b1 : 1'b0);

assign icmp_ln86_1516_fu_486_p2 = (($signed(p_read7_int_reg) < $signed(18'd155)) ? 1'b1 : 1'b0);

assign icmp_ln86_1517_fu_492_p2 = (($signed(p_read5_int_reg) < $signed(18'd9643)) ? 1'b1 : 1'b0);

assign icmp_ln86_1518_fu_498_p2 = (($signed(p_read4_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_1519_fu_504_p2 = (($signed(p_read13_int_reg) < $signed(18'd303)) ? 1'b1 : 1'b0);

assign icmp_ln86_1520_fu_510_p2 = (($signed(p_read8_int_reg) < $signed(18'd110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1521_fu_516_p2 = (($signed(p_read6_int_reg) < $signed(18'd17614)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_360_p2 = (($signed(p_read12_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign or_ln117_1343_fu_677_p2 = (and_ln102_1659_fu_635_p2 | and_ln102_1644_reg_1530);

assign or_ln117_1344_fu_689_p2 = (and_ln102_1649_reg_1548 | and_ln102_1644_reg_1530);

assign or_ln117_1345_fu_701_p2 = (or_ln117_1344_fu_689_p2 | and_ln102_1661_fu_644_p2);

assign or_ln117_1346_fu_791_p2 = (and_ln102_reg_1501_pp0_iter2_reg | and_ln102_1662_fu_772_p2);

assign or_ln117_1347_fu_734_p2 = (and_ln102_reg_1501_pp0_iter1_reg | and_ln102_1650_fu_625_p2);

assign or_ln117_1348_fu_803_p2 = (or_ln117_1347_reg_1587 | and_ln102_1664_fu_781_p2);

assign or_ln117_1349_fu_815_p2 = (and_ln102_reg_1501_pp0_iter2_reg | and_ln102_1645_reg_1565);

assign or_ln117_1350_fu_827_p2 = (or_ln117_1349_fu_815_p2 | and_ln102_1665_fu_786_p2);

assign or_ln117_1351_fu_841_p2 = (or_ln117_1349_fu_815_p2 | and_ln102_1651_fu_763_p2);

assign or_ln117_1352_fu_926_p2 = (or_ln117_1351_reg_1617 | and_ln102_1667_fu_907_p2);

assign or_ln117_1353_fu_942_p2 = (icmp_ln86_reg_1349_pp0_iter3_reg | and_ln102_1668_fu_912_p2);

assign or_ln117_1354_fu_954_p2 = (icmp_ln86_reg_1349_pp0_iter3_reg | and_ln102_1652_reg_1611);

assign or_ln117_1355_fu_966_p2 = (or_ln117_1354_fu_954_p2 | and_ln102_1670_fu_921_p2);

assign or_ln117_1356_fu_980_p2 = (icmp_ln86_reg_1349_pp0_iter3_reg | and_ln102_1646_reg_1605);

assign or_ln117_1357_fu_1038_p2 = (or_ln117_1356_reg_1650 | and_ln102_1671_fu_1019_p2);

assign or_ln117_1358_fu_1000_p2 = (or_ln117_1356_fu_980_p2 | and_ln102_1653_fu_897_p2);

assign or_ln117_1359_fu_1050_p2 = (or_ln117_1358_reg_1660 | and_ln102_1673_fu_1028_p2);

assign or_ln117_1360_fu_1006_p2 = (icmp_ln86_reg_1349_pp0_iter3_reg | and_ln102_1643_reg_1593);

assign or_ln117_1361_fu_1070_p2 = (or_ln117_1360_reg_1666 | and_ln102_1674_fu_1033_p2);

assign or_ln117_1362_fu_1082_p2 = (or_ln117_1360_reg_1666 | and_ln102_1654_fu_1015_p2);

assign or_ln117_1363_fu_1127_p2 = (or_ln117_1362_reg_1674 | and_ln102_1676_fu_1117_p2);

assign or_ln117_1364_fu_1132_p2 = (or_ln117_1360_reg_1666_pp0_iter5_reg | and_ln102_1647_reg_1632_pp0_iter5_reg);

assign or_ln117_1365_fu_1143_p2 = (or_ln117_1364_fu_1132_p2 | and_ln102_1677_fu_1122_p2);

assign or_ln117_1366_fu_1157_p2 = (or_ln117_1364_fu_1132_p2 | and_ln102_1655_fu_1108_p2);

assign or_ln117_1367_fu_1194_p2 = (or_ln117_1366_reg_1684 | and_ln102_1679_fu_1189_p2);

assign or_ln117_fu_588_p2 = (and_ln102_1658_fu_582_p2 | and_ln102_1648_fu_562_p2);

assign select_ln117_1446_fu_666_p3 = ((or_ln117_reg_1554[0:0] == 1'b1) ? select_ln117_fu_659_p3 : 2'd3);

assign select_ln117_1447_fu_682_p3 = ((and_ln102_1644_reg_1530[0:0] == 1'b1) ? zext_ln117_162_fu_673_p1 : 3'd4);

assign select_ln117_1448_fu_693_p3 = ((or_ln117_1343_fu_677_p2[0:0] == 1'b1) ? select_ln117_1447_fu_682_p3 : 3'd5);

assign select_ln117_1449_fu_707_p3 = ((or_ln117_1344_fu_689_p2[0:0] == 1'b1) ? select_ln117_1448_fu_693_p3 : 3'd6);

assign select_ln117_1450_fu_715_p3 = ((or_ln117_1345_fu_701_p2[0:0] == 1'b1) ? select_ln117_1449_fu_707_p3 : 3'd7);

assign select_ln117_1451_fu_727_p3 = ((and_ln102_reg_1501_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_163_fu_723_p1 : 4'd8);

assign select_ln117_1452_fu_796_p3 = ((or_ln117_1346_fu_791_p2[0:0] == 1'b1) ? select_ln117_1451_reg_1582 : 4'd9);

assign select_ln117_1453_fu_808_p3 = ((or_ln117_1347_reg_1587[0:0] == 1'b1) ? select_ln117_1452_fu_796_p3 : 4'd10);

assign select_ln117_1454_fu_819_p3 = ((or_ln117_1348_fu_803_p2[0:0] == 1'b1) ? select_ln117_1453_fu_808_p3 : 4'd11);

assign select_ln117_1455_fu_833_p3 = ((or_ln117_1349_fu_815_p2[0:0] == 1'b1) ? select_ln117_1454_fu_819_p3 : 4'd12);

assign select_ln117_1456_fu_847_p3 = ((or_ln117_1350_fu_827_p2[0:0] == 1'b1) ? select_ln117_1455_fu_833_p3 : 4'd13);

assign select_ln117_1457_fu_855_p3 = ((or_ln117_1351_fu_841_p2[0:0] == 1'b1) ? select_ln117_1456_fu_847_p3 : 4'd14);

assign select_ln117_1458_fu_931_p3 = ((or_ln117_1352_fu_926_p2[0:0] == 1'b1) ? select_ln117_1457_reg_1622 : 4'd15);

assign select_ln117_1459_fu_947_p3 = ((icmp_ln86_reg_1349_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_164_fu_938_p1 : 5'd16);

assign select_ln117_1460_fu_958_p3 = ((or_ln117_1353_fu_942_p2[0:0] == 1'b1) ? select_ln117_1459_fu_947_p3 : 5'd17);

assign select_ln117_1461_fu_972_p3 = ((or_ln117_1354_fu_954_p2[0:0] == 1'b1) ? select_ln117_1460_fu_958_p3 : 5'd18);

assign select_ln117_1462_fu_984_p3 = ((or_ln117_1355_fu_966_p2[0:0] == 1'b1) ? select_ln117_1461_fu_972_p3 : 5'd19);

assign select_ln117_1463_fu_992_p3 = ((or_ln117_1356_fu_980_p2[0:0] == 1'b1) ? select_ln117_1462_fu_984_p3 : 5'd20);

assign select_ln117_1464_fu_1043_p3 = ((or_ln117_1357_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1463_reg_1655 : 5'd21);

assign select_ln117_1465_fu_1055_p3 = ((or_ln117_1358_reg_1660[0:0] == 1'b1) ? select_ln117_1464_fu_1043_p3 : 5'd22);

assign select_ln117_1466_fu_1062_p3 = ((or_ln117_1359_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1465_fu_1055_p3 : 5'd23);

assign select_ln117_1467_fu_1075_p3 = ((or_ln117_1360_reg_1666[0:0] == 1'b1) ? select_ln117_1466_fu_1062_p3 : 5'd24);

assign select_ln117_1468_fu_1087_p3 = ((or_ln117_1361_fu_1070_p2[0:0] == 1'b1) ? select_ln117_1467_fu_1075_p3 : 5'd25);

assign select_ln117_1469_fu_1095_p3 = ((or_ln117_1362_fu_1082_p2[0:0] == 1'b1) ? select_ln117_1468_fu_1087_p3 : 5'd26);

assign select_ln117_1470_fu_1136_p3 = ((or_ln117_1363_fu_1127_p2[0:0] == 1'b1) ? select_ln117_1469_reg_1679 : 5'd27);

assign select_ln117_1471_fu_1149_p3 = ((or_ln117_1364_fu_1132_p2[0:0] == 1'b1) ? select_ln117_1470_fu_1136_p3 : 5'd28);

assign select_ln117_1472_fu_1163_p3 = ((or_ln117_1365_fu_1143_p2[0:0] == 1'b1) ? select_ln117_1471_fu_1149_p3 : 5'd29);

assign select_ln117_1473_fu_1171_p3 = ((or_ln117_1366_fu_1157_p2[0:0] == 1'b1) ? select_ln117_1472_fu_1163_p3 : 5'd30);

assign select_ln117_fu_659_p3 = ((and_ln102_1648_reg_1542[0:0] == 1'b1) ? zext_ln117_fu_655_p1 : 2'd2);

assign tmp_fu_594_p3 = p_read_511_reg_1342_pp0_iter1_reg[32'd17];

assign xor_ln104_714_fu_538_p2 = (icmp_ln86_1494_reg_1360 ^ 1'd1);

assign xor_ln104_715_fu_743_p2 = (icmp_ln86_1495_reg_1365_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_716_fu_552_p2 = (icmp_ln86_1496_reg_1371 ^ 1'd1);

assign xor_ln104_717_fu_610_p2 = (icmp_ln86_1497_reg_1377_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_718_fu_863_p2 = (icmp_ln86_1498_reg_1383_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_719_fu_877_p2 = (icmp_ln86_1499_reg_1389_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_720_fu_567_p2 = (icmp_ln86_1500_reg_1395 ^ 1'd1);

assign xor_ln104_721_fu_620_p2 = (icmp_ln86_1501_reg_1401_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_722_fu_758_p2 = (icmp_ln86_1502_reg_1511_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_723_fu_887_p2 = (icmp_ln86_1503_reg_1407_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_724_fu_892_p2 = (icmp_ln86_1504_reg_1413_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_725_fu_1010_p2 = (icmp_ln86_1505_reg_1517_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_726_fu_1103_p2 = (icmp_ln86_1506_reg_1419_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_727_fu_1179_p2 = (icmp_ln86_1507_reg_1425_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_601_p2 = (icmp_ln86_reg_1349_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_649_p2 = (1'd1 ^ and_ln102_1656_fu_630_p2);

assign zext_ln117_162_fu_673_p1 = select_ln117_1446_fu_666_p3;

assign zext_ln117_163_fu_723_p1 = select_ln117_1450_fu_715_p3;

assign zext_ln117_164_fu_938_p1 = select_ln117_1458_fu_931_p3;

assign zext_ln117_fu_655_p1 = xor_ln117_fu_649_p2;

endmodule //conifer_jettag_accelerator_decision_function_120
