$date
	Sun Dec 27 17:43:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module ins1 $end
$var wire 1 ! clk $end
$var wire 4 " comp_pos [3:0] $end
$var wire 1 # play $end
$var wire 4 $ player_pos [3:0] $end
$var wire 1 % rst $end
$var wire 1 & who1 $end
$var reg 4 ' cnt [3:0] $end
$var integer 32 ( i [31:0] $end
$var reg 1 ) illegal_move_c $end
$var reg 1 * illegal_move_p $end
$var integer 32 + j [31:0] $end
$var reg 2 , next_state [1:0] $end
$var reg 1 - no_space $end
$var reg 2 . present_state [1:0] $end
$var reg 1 / who $end
$var reg 1 0 win $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
bx .
x-
bx ,
bx +
x*
x)
bx (
bx '
x&
0%
bx $
x#
bx "
x!
$end
#10000
b11 +
1)
1*
b0 ,
b11 (
b0 '
b0 .
0-
1!
1%
#15000
0!
#20000
1!
#25000
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
0%
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1!
1#
#95000
b11 +
b11 (
b1 ,
0!
#100000
b1 .
0*
1!
b101 $
0#
#105000
1*
b11 +
b11 (
b1 '
b10 ,
0!
#110000
b10 .
0)
1!
b1 "
#115000
1)
b11 +
b11 (
b10 '
b1 ,
0!
#120000
b1 .
0*
1!
b111 $
#125000
1*
b11 +
b11 (
b11 '
b10 ,
0!
#130000
b10 .
0)
1!
b11 "
#135000
1)
b11 +
b11 (
b100 '
b1 ,
0!
#140000
b1 .
0*
1!
b10 $
#145000
1*
b11 +
b11 (
b101 '
b10 ,
0!
#150000
b10 .
0)
1!
b1000 "
#155000
1)
b11 +
b11 (
b110 '
b1 ,
0!
#160000
b1 .
0*
1!
b1001 $
#165000
1*
b11 +
b11 (
b111 '
b10 ,
0!
#170000
b10 .
0)
1!
b100 "
#175000
1)
b11 +
b11 (
b1000 '
b1 ,
0!
#180000
b1 .
0*
1!
b110 $
#185000
1*
b11 +
b11 (
b1001 '
b10 ,
0!
#190000
1-
b10 .
1!
