<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p/>
        <h1 align="center">Power Report for design OLED_interface_synth with the following settings:</h1>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Vendor:</td>
                <td>Microchip Technology Inc.</td>
            </tr>
            <tr>
                <td>Program:</td>
                <td>Microchip Libero Software, Release v2024.1 (Version 2024.1.0.3)</td>
            </tr>
            <tr>
                <td/>
                <td>Copyright (C) 1989-</td>
            </tr>
            <tr>
                <td>Date:</td>
                <td>Thu Jul 25 14:27:22 2024</td>
            </tr>
            <tr>
                <td>Version:</td>
                <td>3.0</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design:</td>
                <td>OLED_interface_synth</td>
            </tr>
            <tr>
                <td>Family:</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die:</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package:</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range:</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Voltage Range:</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Operating Conditions:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Operating Mode:</td>
                <td>Active</td>
            </tr>
            <tr>
                <td>Process:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Data Source:</td>
                <td>Production</td>
            </tr>
        </table>
        <p/>
        <h2>Power Summary</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Total Power</td>
                <td>    83.069</td>
                <td>    100.0%</td>
            </tr>
            <tr>
                <td>Static Power</td>
                <td>    82.289</td>
                <td>     99.1%</td>
            </tr>
            <tr>
                <td>Dynamic Power</td>
                <td>     0.780</td>
                <td>      0.9%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Rail</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Voltage (V)</th>
                <th>Current (mA)</th>
            </tr>
            <tr>
                <td>Rail VDD</td>
                <td>    69.977</td>
                <td>     1.000</td>
                <td>    69.977</td>
            </tr>
            <tr>
                <td>Rail VDD18</td>
                <td>     0.451</td>
                <td>     1.800</td>
                <td>     0.250</td>
            </tr>
            <tr>
                <td>Rail VDDI 1.8</td>
                <td>     0.141</td>
                <td>     1.800</td>
                <td>     0.078</td>
            </tr>
            <tr>
                <td>Rail VDDAUX</td>
                <td>     0.000</td>
                <td>     2.500</td>
                <td>     0.000</td>
            </tr>
            <tr>
                <td>Rail VDDI 3.3</td>
                <td>     0.000</td>
                <td>     3.300</td>
                <td>     0.000</td>
            </tr>
            <tr>
                <td>Rail VDD25</td>
                <td>    12.500</td>
                <td>     2.500</td>
                <td>     5.000</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Clock</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLK100MHZ (clocks)</td>
                <td>     0.702</td>
                <td>     90.0%</td>
            </tr>
            <tr>
                <td>CLK100MHZ (register outputs)</td>
                <td>     0.039</td>
                <td>      5.0%</td>
            </tr>
            <tr>
                <td>CLK100MHZ (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLK100MHZ (combinational outputs)</td>
                <td>     0.039</td>
                <td>      5.0%</td>
            </tr>
            <tr>
                <td>CLK100MHZ (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Type</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Type Net</td>
                <td>     0.130</td>
                <td>      0.2%</td>
            </tr>
            <tr>
                <td>Type Gate</td>
                <td>     0.487</td>
                <td>      0.6%</td>
            </tr>
            <tr>
                <td>Type I/O</td>
                <td>     0.162</td>
                <td>      0.2%</td>
            </tr>
            <tr>
                <td>Type Core Static</td>
                <td>    81.839</td>
                <td>     98.5%</td>
            </tr>
            <tr>
                <td>Type Other Rails Static</td>
                <td>     0.450</td>
                <td>      0.5%</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
