

================================================================
== Vitis HLS Report for 'pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Wed Mar  6 03:04:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.128 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       52|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       27|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       27|       70|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |icmp_ln1649_8_fu_60_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln1649_9_fu_70_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln1649_fu_46_p2       |      icmp|   0|  0|  10|           6|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln14_1_fu_64_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln14_2_fu_75_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln14_fu_52_p3       |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  52|          23|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|    7|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_return_preg           |  6|   0|   10|          4|
    |p_read26_reg_96          |  6|   0|    6|          0|
    |p_read37_reg_90          |  6|   0|    6|          0|
    |select_ln14_reg_102      |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 27|   0|   31|          4|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|ap_return    |  out|   10|  ap_ctrl_hs|  pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    6|     ap_none|                                                                     p_read|        scalar|
|p_read1      |   in|    6|     ap_none|                                                                    p_read1|        scalar|
|p_read2      |   in|    6|     ap_none|                                                                    p_read2|        scalar|
|p_read3      |   in|    6|     ap_none|                                                                    p_read3|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read37 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:216]   --->   Operation 3 'read' 'p_read37' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read26 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:216]   --->   Operation 4 'read' 'p_read26' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read15 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:216]   --->   Operation 5 'read' 'p_read15' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_9 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:216]   --->   Operation 6 'read' 'p_read_9' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (0.61ns)   --->   "%icmp_ln1649 = icmp_ugt  i6 %p_read15, i6 %p_read_9"   --->   Operation 7 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.29ns)   --->   "%select_ln14 = select i1 %icmp_ln1649, i6 %p_read15, i6 %p_read_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 8 'select' 'select_ln14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:195]   --->   Operation 9 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.61ns)   --->   "%icmp_ln1649_8 = icmp_ult  i6 %select_ln14, i6 %p_read26"   --->   Operation 10 'icmp' 'icmp_ln1649_8' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.29ns)   --->   "%select_ln14_1 = select i1 %icmp_ln1649_8, i6 %p_read26, i6 %select_ln14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 11 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.61ns)   --->   "%icmp_ln1649_9 = icmp_ult  i6 %select_ln14_1, i6 %p_read37"   --->   Operation 12 'icmp' 'icmp_ln1649_9' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.29ns)   --->   "%select_ln14_2 = select i1 %icmp_ln1649_9, i6 %p_read37, i6 %select_ln14_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:14]   --->   Operation 13 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln14_2, i4 0"   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln251 = ret i10 %shl_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling.h:251]   --->   Operation 15 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read37           (read          ) [ 011]
p_read26           (read          ) [ 011]
p_read15           (read          ) [ 000]
p_read_9           (read          ) [ 000]
icmp_ln1649        (icmp          ) [ 000]
select_ln14        (select        ) [ 011]
specpipeline_ln195 (specpipeline  ) [ 000]
icmp_ln1649_8      (icmp          ) [ 000]
select_ln14_1      (select        ) [ 000]
icmp_ln1649_9      (icmp          ) [ 000]
select_ln14_2      (select        ) [ 000]
shl_ln             (bitconcatenate) [ 000]
ret_ln251          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="p_read37_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="6" slack="0"/>
<pin id="24" dir="0" index="1" bw="6" slack="0"/>
<pin id="25" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read26_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="6" slack="0"/>
<pin id="30" dir="0" index="1" bw="6" slack="0"/>
<pin id="31" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_read15_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="6" slack="0"/>
<pin id="36" dir="0" index="1" bw="6" slack="0"/>
<pin id="37" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_read_9_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="icmp_ln1649_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="select_ln14_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="6" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln1649_8_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="1"/>
<pin id="62" dir="0" index="1" bw="6" slack="1"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_8/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="select_ln14_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="1"/>
<pin id="67" dir="0" index="2" bw="6" slack="1"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln1649_9_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="1"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_9/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="select_ln14_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="6" slack="1"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="shl_ln_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="p_read37_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="1"/>
<pin id="92" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_read26_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="1"/>
<pin id="98" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="102" class="1005" name="select_ln14_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="34" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="40" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="40" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="69"><net_src comp="60" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="64" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="75" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="22" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="99"><net_src comp="28" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="105"><net_src comp="52" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
 - Input state : 
	Port: pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> : p_read | {1 }
	Port: pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> : p_read2 | {1 }
	Port: pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> : p_read3 | {1 }
  - Chain level:
	State 1
		select_ln14 : 1
	State 2
		select_ln14_1 : 1
		icmp_ln1649_9 : 2
		select_ln14_2 : 3
		shl_ln : 4
		ret_ln251 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  icmp_ln1649_fu_46  |    0    |    10   |
|   icmp   | icmp_ln1649_8_fu_60 |    0    |    10   |
|          | icmp_ln1649_9_fu_70 |    0    |    10   |
|----------|---------------------|---------|---------|
|          |  select_ln14_fu_52  |    0    |    6    |
|  select  | select_ln14_1_fu_64 |    0    |    6    |
|          | select_ln14_2_fu_75 |    0    |    6    |
|----------|---------------------|---------|---------|
|          | p_read37_read_fu_22 |    0    |    0    |
|   read   | p_read26_read_fu_28 |    0    |    0    |
|          | p_read15_read_fu_34 |    0    |    0    |
|          | p_read_9_read_fu_40 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_82    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    48   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  p_read26_reg_96  |    6   |
|  p_read37_reg_90  |    6   |
|select_ln14_reg_102|    6   |
+-------------------+--------+
|       Total       |   18   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   48   |
+-----------+--------+--------+
