
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00008000 <_vector_table>:
    8000:	50 30 03 20 11 07 01 00 97 5a 02 00 e5 06 01 00     P0. .....Z......
    8010:	e5 06 01 00 e5 06 01 00 e5 06 01 00 e5 06 01 00     ................
	...
    802c:	c9 ff 00 00 e5 06 01 00 00 00 00 00 69 ff 00 00     ............i...
    803c:	e5 06 01 00                                         ....

00008040 <_irq_vector_table>:
    8040:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8050:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8060:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8070:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8080:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8090:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    80a0:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    80b0:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    80c0:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    80d0:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    80e0:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    80f0:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8100:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8110:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8120:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8130:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8140:	51 00 01 00 51 00 01 00 51 00 01 00 51 00 01 00     Q...Q...Q...Q...
    8150:	51 00 01 00                                         Q...

Disassembly of section text:

00008158 <__aeabi_drsub>:
    8158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    815c:	e002      	b.n	8164 <__adddf3>
    815e:	bf00      	nop

00008160 <__aeabi_dsub>:
    8160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00008164 <__adddf3>:
    8164:	b530      	push	{r4, r5, lr}
    8166:	ea4f 0441 	mov.w	r4, r1, lsl #1
    816a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    816e:	ea94 0f05 	teq	r4, r5
    8172:	bf08      	it	eq
    8174:	ea90 0f02 	teqeq	r0, r2
    8178:	bf1f      	itttt	ne
    817a:	ea54 0c00 	orrsne.w	ip, r4, r0
    817e:	ea55 0c02 	orrsne.w	ip, r5, r2
    8182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    8186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    818a:	f000 80e2 	beq.w	8352 <__adddf3+0x1ee>
    818e:	ea4f 5454 	mov.w	r4, r4, lsr #21
    8192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    8196:	bfb8      	it	lt
    8198:	426d      	neglt	r5, r5
    819a:	dd0c      	ble.n	81b6 <__adddf3+0x52>
    819c:	442c      	add	r4, r5
    819e:	ea80 0202 	eor.w	r2, r0, r2
    81a2:	ea81 0303 	eor.w	r3, r1, r3
    81a6:	ea82 0000 	eor.w	r0, r2, r0
    81aa:	ea83 0101 	eor.w	r1, r3, r1
    81ae:	ea80 0202 	eor.w	r2, r0, r2
    81b2:	ea81 0303 	eor.w	r3, r1, r3
    81b6:	2d36      	cmp	r5, #54	; 0x36
    81b8:	bf88      	it	hi
    81ba:	bd30      	pophi	{r4, r5, pc}
    81bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    81c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    81c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    81c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    81cc:	d002      	beq.n	81d4 <__adddf3+0x70>
    81ce:	4240      	negs	r0, r0
    81d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    81d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    81d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
    81dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    81e0:	d002      	beq.n	81e8 <__adddf3+0x84>
    81e2:	4252      	negs	r2, r2
    81e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    81e8:	ea94 0f05 	teq	r4, r5
    81ec:	f000 80a7 	beq.w	833e <__adddf3+0x1da>
    81f0:	f1a4 0401 	sub.w	r4, r4, #1
    81f4:	f1d5 0e20 	rsbs	lr, r5, #32
    81f8:	db0d      	blt.n	8216 <__adddf3+0xb2>
    81fa:	fa02 fc0e 	lsl.w	ip, r2, lr
    81fe:	fa22 f205 	lsr.w	r2, r2, r5
    8202:	1880      	adds	r0, r0, r2
    8204:	f141 0100 	adc.w	r1, r1, #0
    8208:	fa03 f20e 	lsl.w	r2, r3, lr
    820c:	1880      	adds	r0, r0, r2
    820e:	fa43 f305 	asr.w	r3, r3, r5
    8212:	4159      	adcs	r1, r3
    8214:	e00e      	b.n	8234 <__adddf3+0xd0>
    8216:	f1a5 0520 	sub.w	r5, r5, #32
    821a:	f10e 0e20 	add.w	lr, lr, #32
    821e:	2a01      	cmp	r2, #1
    8220:	fa03 fc0e 	lsl.w	ip, r3, lr
    8224:	bf28      	it	cs
    8226:	f04c 0c02 	orrcs.w	ip, ip, #2
    822a:	fa43 f305 	asr.w	r3, r3, r5
    822e:	18c0      	adds	r0, r0, r3
    8230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    8234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    8238:	d507      	bpl.n	824a <__adddf3+0xe6>
    823a:	f04f 0e00 	mov.w	lr, #0
    823e:	f1dc 0c00 	rsbs	ip, ip, #0
    8242:	eb7e 0000 	sbcs.w	r0, lr, r0
    8246:	eb6e 0101 	sbc.w	r1, lr, r1
    824a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    824e:	d31b      	bcc.n	8288 <__adddf3+0x124>
    8250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    8254:	d30c      	bcc.n	8270 <__adddf3+0x10c>
    8256:	0849      	lsrs	r1, r1, #1
    8258:	ea5f 0030 	movs.w	r0, r0, rrx
    825c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    8260:	f104 0401 	add.w	r4, r4, #1
    8264:	ea4f 5244 	mov.w	r2, r4, lsl #21
    8268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    826c:	f080 809a 	bcs.w	83a4 <__adddf3+0x240>
    8270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8274:	bf08      	it	eq
    8276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    827a:	f150 0000 	adcs.w	r0, r0, #0
    827e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8282:	ea41 0105 	orr.w	r1, r1, r5
    8286:	bd30      	pop	{r4, r5, pc}
    8288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    828c:	4140      	adcs	r0, r0
    828e:	eb41 0101 	adc.w	r1, r1, r1
    8292:	3c01      	subs	r4, #1
    8294:	bf28      	it	cs
    8296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
    829a:	d2e9      	bcs.n	8270 <__adddf3+0x10c>
    829c:	f091 0f00 	teq	r1, #0
    82a0:	bf04      	itt	eq
    82a2:	4601      	moveq	r1, r0
    82a4:	2000      	moveq	r0, #0
    82a6:	fab1 f381 	clz	r3, r1
    82aa:	bf08      	it	eq
    82ac:	3320      	addeq	r3, #32
    82ae:	f1a3 030b 	sub.w	r3, r3, #11
    82b2:	f1b3 0220 	subs.w	r2, r3, #32
    82b6:	da0c      	bge.n	82d2 <__adddf3+0x16e>
    82b8:	320c      	adds	r2, #12
    82ba:	dd08      	ble.n	82ce <__adddf3+0x16a>
    82bc:	f102 0c14 	add.w	ip, r2, #20
    82c0:	f1c2 020c 	rsb	r2, r2, #12
    82c4:	fa01 f00c 	lsl.w	r0, r1, ip
    82c8:	fa21 f102 	lsr.w	r1, r1, r2
    82cc:	e00c      	b.n	82e8 <__adddf3+0x184>
    82ce:	f102 0214 	add.w	r2, r2, #20
    82d2:	bfd8      	it	le
    82d4:	f1c2 0c20 	rsble	ip, r2, #32
    82d8:	fa01 f102 	lsl.w	r1, r1, r2
    82dc:	fa20 fc0c 	lsr.w	ip, r0, ip
    82e0:	bfdc      	itt	le
    82e2:	ea41 010c 	orrle.w	r1, r1, ip
    82e6:	4090      	lslle	r0, r2
    82e8:	1ae4      	subs	r4, r4, r3
    82ea:	bfa2      	ittt	ge
    82ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    82f0:	4329      	orrge	r1, r5
    82f2:	bd30      	popge	{r4, r5, pc}
    82f4:	ea6f 0404 	mvn.w	r4, r4
    82f8:	3c1f      	subs	r4, #31
    82fa:	da1c      	bge.n	8336 <__adddf3+0x1d2>
    82fc:	340c      	adds	r4, #12
    82fe:	dc0e      	bgt.n	831e <__adddf3+0x1ba>
    8300:	f104 0414 	add.w	r4, r4, #20
    8304:	f1c4 0220 	rsb	r2, r4, #32
    8308:	fa20 f004 	lsr.w	r0, r0, r4
    830c:	fa01 f302 	lsl.w	r3, r1, r2
    8310:	ea40 0003 	orr.w	r0, r0, r3
    8314:	fa21 f304 	lsr.w	r3, r1, r4
    8318:	ea45 0103 	orr.w	r1, r5, r3
    831c:	bd30      	pop	{r4, r5, pc}
    831e:	f1c4 040c 	rsb	r4, r4, #12
    8322:	f1c4 0220 	rsb	r2, r4, #32
    8326:	fa20 f002 	lsr.w	r0, r0, r2
    832a:	fa01 f304 	lsl.w	r3, r1, r4
    832e:	ea40 0003 	orr.w	r0, r0, r3
    8332:	4629      	mov	r1, r5
    8334:	bd30      	pop	{r4, r5, pc}
    8336:	fa21 f004 	lsr.w	r0, r1, r4
    833a:	4629      	mov	r1, r5
    833c:	bd30      	pop	{r4, r5, pc}
    833e:	f094 0f00 	teq	r4, #0
    8342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    8346:	bf06      	itte	eq
    8348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    834c:	3401      	addeq	r4, #1
    834e:	3d01      	subne	r5, #1
    8350:	e74e      	b.n	81f0 <__adddf3+0x8c>
    8352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    8356:	bf18      	it	ne
    8358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    835c:	d029      	beq.n	83b2 <__adddf3+0x24e>
    835e:	ea94 0f05 	teq	r4, r5
    8362:	bf08      	it	eq
    8364:	ea90 0f02 	teqeq	r0, r2
    8368:	d005      	beq.n	8376 <__adddf3+0x212>
    836a:	ea54 0c00 	orrs.w	ip, r4, r0
    836e:	bf04      	itt	eq
    8370:	4619      	moveq	r1, r3
    8372:	4610      	moveq	r0, r2
    8374:	bd30      	pop	{r4, r5, pc}
    8376:	ea91 0f03 	teq	r1, r3
    837a:	bf1e      	ittt	ne
    837c:	2100      	movne	r1, #0
    837e:	2000      	movne	r0, #0
    8380:	bd30      	popne	{r4, r5, pc}
    8382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    8386:	d105      	bne.n	8394 <__adddf3+0x230>
    8388:	0040      	lsls	r0, r0, #1
    838a:	4149      	adcs	r1, r1
    838c:	bf28      	it	cs
    838e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    8392:	bd30      	pop	{r4, r5, pc}
    8394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    8398:	bf3c      	itt	cc
    839a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    839e:	bd30      	popcc	{r4, r5, pc}
    83a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    83a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    83a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    83ac:	f04f 0000 	mov.w	r0, #0
    83b0:	bd30      	pop	{r4, r5, pc}
    83b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    83b6:	bf1a      	itte	ne
    83b8:	4619      	movne	r1, r3
    83ba:	4610      	movne	r0, r2
    83bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    83c0:	bf1c      	itt	ne
    83c2:	460b      	movne	r3, r1
    83c4:	4602      	movne	r2, r0
    83c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    83ca:	bf06      	itte	eq
    83cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    83d0:	ea91 0f03 	teqeq	r1, r3
    83d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    83d8:	bd30      	pop	{r4, r5, pc}
    83da:	bf00      	nop

000083dc <__aeabi_ui2d>:
    83dc:	f090 0f00 	teq	r0, #0
    83e0:	bf04      	itt	eq
    83e2:	2100      	moveq	r1, #0
    83e4:	4770      	bxeq	lr
    83e6:	b530      	push	{r4, r5, lr}
    83e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    83ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
    83f0:	f04f 0500 	mov.w	r5, #0
    83f4:	f04f 0100 	mov.w	r1, #0
    83f8:	e750      	b.n	829c <__adddf3+0x138>
    83fa:	bf00      	nop

000083fc <__aeabi_i2d>:
    83fc:	f090 0f00 	teq	r0, #0
    8400:	bf04      	itt	eq
    8402:	2100      	moveq	r1, #0
    8404:	4770      	bxeq	lr
    8406:	b530      	push	{r4, r5, lr}
    8408:	f44f 6480 	mov.w	r4, #1024	; 0x400
    840c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    8410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    8414:	bf48      	it	mi
    8416:	4240      	negmi	r0, r0
    8418:	f04f 0100 	mov.w	r1, #0
    841c:	e73e      	b.n	829c <__adddf3+0x138>
    841e:	bf00      	nop

00008420 <__aeabi_f2d>:
    8420:	0042      	lsls	r2, r0, #1
    8422:	ea4f 01e2 	mov.w	r1, r2, asr #3
    8426:	ea4f 0131 	mov.w	r1, r1, rrx
    842a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    842e:	bf1f      	itttt	ne
    8430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    8434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    8438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    843c:	4770      	bxne	lr
    843e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
    8442:	bf08      	it	eq
    8444:	4770      	bxeq	lr
    8446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
    844a:	bf04      	itt	eq
    844c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
    8450:	4770      	bxeq	lr
    8452:	b530      	push	{r4, r5, lr}
    8454:	f44f 7460 	mov.w	r4, #896	; 0x380
    8458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    845c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8460:	e71c      	b.n	829c <__adddf3+0x138>
    8462:	bf00      	nop

00008464 <__aeabi_ul2d>:
    8464:	ea50 0201 	orrs.w	r2, r0, r1
    8468:	bf08      	it	eq
    846a:	4770      	bxeq	lr
    846c:	b530      	push	{r4, r5, lr}
    846e:	f04f 0500 	mov.w	r5, #0
    8472:	e00a      	b.n	848a <__aeabi_l2d+0x16>

00008474 <__aeabi_l2d>:
    8474:	ea50 0201 	orrs.w	r2, r0, r1
    8478:	bf08      	it	eq
    847a:	4770      	bxeq	lr
    847c:	b530      	push	{r4, r5, lr}
    847e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    8482:	d502      	bpl.n	848a <__aeabi_l2d+0x16>
    8484:	4240      	negs	r0, r0
    8486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    848a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    848e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    8492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    8496:	f43f aed8 	beq.w	824a <__adddf3+0xe6>
    849a:	f04f 0203 	mov.w	r2, #3
    849e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    84a2:	bf18      	it	ne
    84a4:	3203      	addne	r2, #3
    84a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    84aa:	bf18      	it	ne
    84ac:	3203      	addne	r2, #3
    84ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    84b2:	f1c2 0320 	rsb	r3, r2, #32
    84b6:	fa00 fc03 	lsl.w	ip, r0, r3
    84ba:	fa20 f002 	lsr.w	r0, r0, r2
    84be:	fa01 fe03 	lsl.w	lr, r1, r3
    84c2:	ea40 000e 	orr.w	r0, r0, lr
    84c6:	fa21 f102 	lsr.w	r1, r1, r2
    84ca:	4414      	add	r4, r2
    84cc:	e6bd      	b.n	824a <__adddf3+0xe6>
    84ce:	bf00      	nop

000084d0 <__aeabi_dmul>:
    84d0:	b570      	push	{r4, r5, r6, lr}
    84d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    84d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    84da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    84de:	bf1d      	ittte	ne
    84e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    84e4:	ea94 0f0c 	teqne	r4, ip
    84e8:	ea95 0f0c 	teqne	r5, ip
    84ec:	f000 f8de 	bleq	86ac <__aeabi_dmul+0x1dc>
    84f0:	442c      	add	r4, r5
    84f2:	ea81 0603 	eor.w	r6, r1, r3
    84f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    84fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    84fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    8502:	bf18      	it	ne
    8504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    8508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    850c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    8510:	d038      	beq.n	8584 <__aeabi_dmul+0xb4>
    8512:	fba0 ce02 	umull	ip, lr, r0, r2
    8516:	f04f 0500 	mov.w	r5, #0
    851a:	fbe1 e502 	umlal	lr, r5, r1, r2
    851e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    8522:	fbe0 e503 	umlal	lr, r5, r0, r3
    8526:	f04f 0600 	mov.w	r6, #0
    852a:	fbe1 5603 	umlal	r5, r6, r1, r3
    852e:	f09c 0f00 	teq	ip, #0
    8532:	bf18      	it	ne
    8534:	f04e 0e01 	orrne.w	lr, lr, #1
    8538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    853c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    8540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    8544:	d204      	bcs.n	8550 <__aeabi_dmul+0x80>
    8546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    854a:	416d      	adcs	r5, r5
    854c:	eb46 0606 	adc.w	r6, r6, r6
    8550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    8554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    8558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    855c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    8560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    8564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8568:	bf88      	it	hi
    856a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    856e:	d81e      	bhi.n	85ae <__aeabi_dmul+0xde>
    8570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    8574:	bf08      	it	eq
    8576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    857a:	f150 0000 	adcs.w	r0, r0, #0
    857e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8582:	bd70      	pop	{r4, r5, r6, pc}
    8584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    8588:	ea46 0101 	orr.w	r1, r6, r1
    858c:	ea40 0002 	orr.w	r0, r0, r2
    8590:	ea81 0103 	eor.w	r1, r1, r3
    8594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    8598:	bfc2      	ittt	gt
    859a:	ebd4 050c 	rsbsgt	r5, r4, ip
    859e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    85a2:	bd70      	popgt	{r4, r5, r6, pc}
    85a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    85a8:	f04f 0e00 	mov.w	lr, #0
    85ac:	3c01      	subs	r4, #1
    85ae:	f300 80ab 	bgt.w	8708 <__aeabi_dmul+0x238>
    85b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    85b6:	bfde      	ittt	le
    85b8:	2000      	movle	r0, #0
    85ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    85be:	bd70      	pople	{r4, r5, r6, pc}
    85c0:	f1c4 0400 	rsb	r4, r4, #0
    85c4:	3c20      	subs	r4, #32
    85c6:	da35      	bge.n	8634 <__aeabi_dmul+0x164>
    85c8:	340c      	adds	r4, #12
    85ca:	dc1b      	bgt.n	8604 <__aeabi_dmul+0x134>
    85cc:	f104 0414 	add.w	r4, r4, #20
    85d0:	f1c4 0520 	rsb	r5, r4, #32
    85d4:	fa00 f305 	lsl.w	r3, r0, r5
    85d8:	fa20 f004 	lsr.w	r0, r0, r4
    85dc:	fa01 f205 	lsl.w	r2, r1, r5
    85e0:	ea40 0002 	orr.w	r0, r0, r2
    85e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    85e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    85ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    85f0:	fa21 f604 	lsr.w	r6, r1, r4
    85f4:	eb42 0106 	adc.w	r1, r2, r6
    85f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    85fc:	bf08      	it	eq
    85fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8602:	bd70      	pop	{r4, r5, r6, pc}
    8604:	f1c4 040c 	rsb	r4, r4, #12
    8608:	f1c4 0520 	rsb	r5, r4, #32
    860c:	fa00 f304 	lsl.w	r3, r0, r4
    8610:	fa20 f005 	lsr.w	r0, r0, r5
    8614:	fa01 f204 	lsl.w	r2, r1, r4
    8618:	ea40 0002 	orr.w	r0, r0, r2
    861c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    8624:	f141 0100 	adc.w	r1, r1, #0
    8628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    862c:	bf08      	it	eq
    862e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8632:	bd70      	pop	{r4, r5, r6, pc}
    8634:	f1c4 0520 	rsb	r5, r4, #32
    8638:	fa00 f205 	lsl.w	r2, r0, r5
    863c:	ea4e 0e02 	orr.w	lr, lr, r2
    8640:	fa20 f304 	lsr.w	r3, r0, r4
    8644:	fa01 f205 	lsl.w	r2, r1, r5
    8648:	ea43 0302 	orr.w	r3, r3, r2
    864c:	fa21 f004 	lsr.w	r0, r1, r4
    8650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8654:	fa21 f204 	lsr.w	r2, r1, r4
    8658:	ea20 0002 	bic.w	r0, r0, r2
    865c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    8660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    8664:	bf08      	it	eq
    8666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    866a:	bd70      	pop	{r4, r5, r6, pc}
    866c:	f094 0f00 	teq	r4, #0
    8670:	d10f      	bne.n	8692 <__aeabi_dmul+0x1c2>
    8672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    8676:	0040      	lsls	r0, r0, #1
    8678:	eb41 0101 	adc.w	r1, r1, r1
    867c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8680:	bf08      	it	eq
    8682:	3c01      	subeq	r4, #1
    8684:	d0f7      	beq.n	8676 <__aeabi_dmul+0x1a6>
    8686:	ea41 0106 	orr.w	r1, r1, r6
    868a:	f095 0f00 	teq	r5, #0
    868e:	bf18      	it	ne
    8690:	4770      	bxne	lr
    8692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    8696:	0052      	lsls	r2, r2, #1
    8698:	eb43 0303 	adc.w	r3, r3, r3
    869c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    86a0:	bf08      	it	eq
    86a2:	3d01      	subeq	r5, #1
    86a4:	d0f7      	beq.n	8696 <__aeabi_dmul+0x1c6>
    86a6:	ea43 0306 	orr.w	r3, r3, r6
    86aa:	4770      	bx	lr
    86ac:	ea94 0f0c 	teq	r4, ip
    86b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    86b4:	bf18      	it	ne
    86b6:	ea95 0f0c 	teqne	r5, ip
    86ba:	d00c      	beq.n	86d6 <__aeabi_dmul+0x206>
    86bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    86c0:	bf18      	it	ne
    86c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    86c6:	d1d1      	bne.n	866c <__aeabi_dmul+0x19c>
    86c8:	ea81 0103 	eor.w	r1, r1, r3
    86cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    86d0:	f04f 0000 	mov.w	r0, #0
    86d4:	bd70      	pop	{r4, r5, r6, pc}
    86d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    86da:	bf06      	itte	eq
    86dc:	4610      	moveq	r0, r2
    86de:	4619      	moveq	r1, r3
    86e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    86e4:	d019      	beq.n	871a <__aeabi_dmul+0x24a>
    86e6:	ea94 0f0c 	teq	r4, ip
    86ea:	d102      	bne.n	86f2 <__aeabi_dmul+0x222>
    86ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    86f0:	d113      	bne.n	871a <__aeabi_dmul+0x24a>
    86f2:	ea95 0f0c 	teq	r5, ip
    86f6:	d105      	bne.n	8704 <__aeabi_dmul+0x234>
    86f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    86fc:	bf1c      	itt	ne
    86fe:	4610      	movne	r0, r2
    8700:	4619      	movne	r1, r3
    8702:	d10a      	bne.n	871a <__aeabi_dmul+0x24a>
    8704:	ea81 0103 	eor.w	r1, r1, r3
    8708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    870c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    8710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    8714:	f04f 0000 	mov.w	r0, #0
    8718:	bd70      	pop	{r4, r5, r6, pc}
    871a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    871e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    8722:	bd70      	pop	{r4, r5, r6, pc}

00008724 <__aeabi_ddiv>:
    8724:	b570      	push	{r4, r5, r6, lr}
    8726:	f04f 0cff 	mov.w	ip, #255	; 0xff
    872a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    872e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    8732:	bf1d      	ittte	ne
    8734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    8738:	ea94 0f0c 	teqne	r4, ip
    873c:	ea95 0f0c 	teqne	r5, ip
    8740:	f000 f8a7 	bleq	8892 <__aeabi_ddiv+0x16e>
    8744:	eba4 0405 	sub.w	r4, r4, r5
    8748:	ea81 0e03 	eor.w	lr, r1, r3
    874c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    8750:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8754:	f000 8088 	beq.w	8868 <__aeabi_ddiv+0x144>
    8758:	ea4f 3303 	mov.w	r3, r3, lsl #12
    875c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    8760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    8768:	ea4f 2202 	mov.w	r2, r2, lsl #8
    876c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    8770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8774:	ea4f 2600 	mov.w	r6, r0, lsl #8
    8778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    877c:	429d      	cmp	r5, r3
    877e:	bf08      	it	eq
    8780:	4296      	cmpeq	r6, r2
    8782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    8786:	f504 7440 	add.w	r4, r4, #768	; 0x300
    878a:	d202      	bcs.n	8792 <__aeabi_ddiv+0x6e>
    878c:	085b      	lsrs	r3, r3, #1
    878e:	ea4f 0232 	mov.w	r2, r2, rrx
    8792:	1ab6      	subs	r6, r6, r2
    8794:	eb65 0503 	sbc.w	r5, r5, r3
    8798:	085b      	lsrs	r3, r3, #1
    879a:	ea4f 0232 	mov.w	r2, r2, rrx
    879e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    87a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    87a6:	ebb6 0e02 	subs.w	lr, r6, r2
    87aa:	eb75 0e03 	sbcs.w	lr, r5, r3
    87ae:	bf22      	ittt	cs
    87b0:	1ab6      	subcs	r6, r6, r2
    87b2:	4675      	movcs	r5, lr
    87b4:	ea40 000c 	orrcs.w	r0, r0, ip
    87b8:	085b      	lsrs	r3, r3, #1
    87ba:	ea4f 0232 	mov.w	r2, r2, rrx
    87be:	ebb6 0e02 	subs.w	lr, r6, r2
    87c2:	eb75 0e03 	sbcs.w	lr, r5, r3
    87c6:	bf22      	ittt	cs
    87c8:	1ab6      	subcs	r6, r6, r2
    87ca:	4675      	movcs	r5, lr
    87cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    87d0:	085b      	lsrs	r3, r3, #1
    87d2:	ea4f 0232 	mov.w	r2, r2, rrx
    87d6:	ebb6 0e02 	subs.w	lr, r6, r2
    87da:	eb75 0e03 	sbcs.w	lr, r5, r3
    87de:	bf22      	ittt	cs
    87e0:	1ab6      	subcs	r6, r6, r2
    87e2:	4675      	movcs	r5, lr
    87e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    87e8:	085b      	lsrs	r3, r3, #1
    87ea:	ea4f 0232 	mov.w	r2, r2, rrx
    87ee:	ebb6 0e02 	subs.w	lr, r6, r2
    87f2:	eb75 0e03 	sbcs.w	lr, r5, r3
    87f6:	bf22      	ittt	cs
    87f8:	1ab6      	subcs	r6, r6, r2
    87fa:	4675      	movcs	r5, lr
    87fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8800:	ea55 0e06 	orrs.w	lr, r5, r6
    8804:	d018      	beq.n	8838 <__aeabi_ddiv+0x114>
    8806:	ea4f 1505 	mov.w	r5, r5, lsl #4
    880a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    880e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    8812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    881a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    881e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    8822:	d1c0      	bne.n	87a6 <__aeabi_ddiv+0x82>
    8824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8828:	d10b      	bne.n	8842 <__aeabi_ddiv+0x11e>
    882a:	ea41 0100 	orr.w	r1, r1, r0
    882e:	f04f 0000 	mov.w	r0, #0
    8832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    8836:	e7b6      	b.n	87a6 <__aeabi_ddiv+0x82>
    8838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    883c:	bf04      	itt	eq
    883e:	4301      	orreq	r1, r0
    8840:	2000      	moveq	r0, #0
    8842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8846:	bf88      	it	hi
    8848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    884c:	f63f aeaf 	bhi.w	85ae <__aeabi_dmul+0xde>
    8850:	ebb5 0c03 	subs.w	ip, r5, r3
    8854:	bf04      	itt	eq
    8856:	ebb6 0c02 	subseq.w	ip, r6, r2
    885a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    885e:	f150 0000 	adcs.w	r0, r0, #0
    8862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8866:	bd70      	pop	{r4, r5, r6, pc}
    8868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    886c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8874:	bfc2      	ittt	gt
    8876:	ebd4 050c 	rsbsgt	r5, r4, ip
    887a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    887e:	bd70      	popgt	{r4, r5, r6, pc}
    8880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8884:	f04f 0e00 	mov.w	lr, #0
    8888:	3c01      	subs	r4, #1
    888a:	e690      	b.n	85ae <__aeabi_dmul+0xde>
    888c:	ea45 0e06 	orr.w	lr, r5, r6
    8890:	e68d      	b.n	85ae <__aeabi_dmul+0xde>
    8892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8896:	ea94 0f0c 	teq	r4, ip
    889a:	bf08      	it	eq
    889c:	ea95 0f0c 	teqeq	r5, ip
    88a0:	f43f af3b 	beq.w	871a <__aeabi_dmul+0x24a>
    88a4:	ea94 0f0c 	teq	r4, ip
    88a8:	d10a      	bne.n	88c0 <__aeabi_ddiv+0x19c>
    88aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    88ae:	f47f af34 	bne.w	871a <__aeabi_dmul+0x24a>
    88b2:	ea95 0f0c 	teq	r5, ip
    88b6:	f47f af25 	bne.w	8704 <__aeabi_dmul+0x234>
    88ba:	4610      	mov	r0, r2
    88bc:	4619      	mov	r1, r3
    88be:	e72c      	b.n	871a <__aeabi_dmul+0x24a>
    88c0:	ea95 0f0c 	teq	r5, ip
    88c4:	d106      	bne.n	88d4 <__aeabi_ddiv+0x1b0>
    88c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    88ca:	f43f aefd 	beq.w	86c8 <__aeabi_dmul+0x1f8>
    88ce:	4610      	mov	r0, r2
    88d0:	4619      	mov	r1, r3
    88d2:	e722      	b.n	871a <__aeabi_dmul+0x24a>
    88d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    88d8:	bf18      	it	ne
    88da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    88de:	f47f aec5 	bne.w	866c <__aeabi_dmul+0x19c>
    88e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    88e6:	f47f af0d 	bne.w	8704 <__aeabi_dmul+0x234>
    88ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    88ee:	f47f aeeb 	bne.w	86c8 <__aeabi_dmul+0x1f8>
    88f2:	e712      	b.n	871a <__aeabi_dmul+0x24a>

000088f4 <__aeabi_d2f>:
    88f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
    88f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    88fc:	bf24      	itt	cs
    88fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    8902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    8906:	d90d      	bls.n	8924 <__aeabi_d2f+0x30>
    8908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    890c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    8910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    8914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    8918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    891c:	bf08      	it	eq
    891e:	f020 0001 	biceq.w	r0, r0, #1
    8922:	4770      	bx	lr
    8924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    8928:	d121      	bne.n	896e <__aeabi_d2f+0x7a>
    892a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    892e:	bfbc      	itt	lt
    8930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    8934:	4770      	bxlt	lr
    8936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    893a:	ea4f 5252 	mov.w	r2, r2, lsr #21
    893e:	f1c2 0218 	rsb	r2, r2, #24
    8942:	f1c2 0c20 	rsb	ip, r2, #32
    8946:	fa10 f30c 	lsls.w	r3, r0, ip
    894a:	fa20 f002 	lsr.w	r0, r0, r2
    894e:	bf18      	it	ne
    8950:	f040 0001 	orrne.w	r0, r0, #1
    8954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    8958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    895c:	fa03 fc0c 	lsl.w	ip, r3, ip
    8960:	ea40 000c 	orr.w	r0, r0, ip
    8964:	fa23 f302 	lsr.w	r3, r3, r2
    8968:	ea4f 0343 	mov.w	r3, r3, lsl #1
    896c:	e7cc      	b.n	8908 <__aeabi_d2f+0x14>
    896e:	ea7f 5362 	mvns.w	r3, r2, asr #21
    8972:	d107      	bne.n	8984 <__aeabi_d2f+0x90>
    8974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    8978:	bf1e      	ittt	ne
    897a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    897e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    8982:	4770      	bxne	lr
    8984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    8988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    898c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8990:	4770      	bx	lr
    8992:	bf00      	nop

00008994 <__aeabi_frsub>:
    8994:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    8998:	e002      	b.n	89a0 <__addsf3>
    899a:	bf00      	nop

0000899c <__aeabi_fsub>:
    899c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000089a0 <__addsf3>:
    89a0:	0042      	lsls	r2, r0, #1
    89a2:	bf1f      	itttt	ne
    89a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    89a8:	ea92 0f03 	teqne	r2, r3
    89ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    89b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    89b4:	d06a      	beq.n	8a8c <__addsf3+0xec>
    89b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    89ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    89be:	bfc1      	itttt	gt
    89c0:	18d2      	addgt	r2, r2, r3
    89c2:	4041      	eorgt	r1, r0
    89c4:	4048      	eorgt	r0, r1
    89c6:	4041      	eorgt	r1, r0
    89c8:	bfb8      	it	lt
    89ca:	425b      	neglt	r3, r3
    89cc:	2b19      	cmp	r3, #25
    89ce:	bf88      	it	hi
    89d0:	4770      	bxhi	lr
    89d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    89d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    89da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    89de:	bf18      	it	ne
    89e0:	4240      	negne	r0, r0
    89e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    89e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    89ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    89ee:	bf18      	it	ne
    89f0:	4249      	negne	r1, r1
    89f2:	ea92 0f03 	teq	r2, r3
    89f6:	d03f      	beq.n	8a78 <__addsf3+0xd8>
    89f8:	f1a2 0201 	sub.w	r2, r2, #1
    89fc:	fa41 fc03 	asr.w	ip, r1, r3
    8a00:	eb10 000c 	adds.w	r0, r0, ip
    8a04:	f1c3 0320 	rsb	r3, r3, #32
    8a08:	fa01 f103 	lsl.w	r1, r1, r3
    8a0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8a10:	d502      	bpl.n	8a18 <__addsf3+0x78>
    8a12:	4249      	negs	r1, r1
    8a14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    8a18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    8a1c:	d313      	bcc.n	8a46 <__addsf3+0xa6>
    8a1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    8a22:	d306      	bcc.n	8a32 <__addsf3+0x92>
    8a24:	0840      	lsrs	r0, r0, #1
    8a26:	ea4f 0131 	mov.w	r1, r1, rrx
    8a2a:	f102 0201 	add.w	r2, r2, #1
    8a2e:	2afe      	cmp	r2, #254	; 0xfe
    8a30:	d251      	bcs.n	8ad6 <__addsf3+0x136>
    8a32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    8a36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8a3a:	bf08      	it	eq
    8a3c:	f020 0001 	biceq.w	r0, r0, #1
    8a40:	ea40 0003 	orr.w	r0, r0, r3
    8a44:	4770      	bx	lr
    8a46:	0049      	lsls	r1, r1, #1
    8a48:	eb40 0000 	adc.w	r0, r0, r0
    8a4c:	3a01      	subs	r2, #1
    8a4e:	bf28      	it	cs
    8a50:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
    8a54:	d2ed      	bcs.n	8a32 <__addsf3+0x92>
    8a56:	fab0 fc80 	clz	ip, r0
    8a5a:	f1ac 0c08 	sub.w	ip, ip, #8
    8a5e:	ebb2 020c 	subs.w	r2, r2, ip
    8a62:	fa00 f00c 	lsl.w	r0, r0, ip
    8a66:	bfaa      	itet	ge
    8a68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    8a6c:	4252      	neglt	r2, r2
    8a6e:	4318      	orrge	r0, r3
    8a70:	bfbc      	itt	lt
    8a72:	40d0      	lsrlt	r0, r2
    8a74:	4318      	orrlt	r0, r3
    8a76:	4770      	bx	lr
    8a78:	f092 0f00 	teq	r2, #0
    8a7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    8a80:	bf06      	itte	eq
    8a82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    8a86:	3201      	addeq	r2, #1
    8a88:	3b01      	subne	r3, #1
    8a8a:	e7b5      	b.n	89f8 <__addsf3+0x58>
    8a8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
    8a90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    8a94:	bf18      	it	ne
    8a96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    8a9a:	d021      	beq.n	8ae0 <__addsf3+0x140>
    8a9c:	ea92 0f03 	teq	r2, r3
    8aa0:	d004      	beq.n	8aac <__addsf3+0x10c>
    8aa2:	f092 0f00 	teq	r2, #0
    8aa6:	bf08      	it	eq
    8aa8:	4608      	moveq	r0, r1
    8aaa:	4770      	bx	lr
    8aac:	ea90 0f01 	teq	r0, r1
    8ab0:	bf1c      	itt	ne
    8ab2:	2000      	movne	r0, #0
    8ab4:	4770      	bxne	lr
    8ab6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    8aba:	d104      	bne.n	8ac6 <__addsf3+0x126>
    8abc:	0040      	lsls	r0, r0, #1
    8abe:	bf28      	it	cs
    8ac0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    8ac4:	4770      	bx	lr
    8ac6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    8aca:	bf3c      	itt	cc
    8acc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    8ad0:	4770      	bxcc	lr
    8ad2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8ad6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    8ada:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8ade:	4770      	bx	lr
    8ae0:	ea7f 6222 	mvns.w	r2, r2, asr #24
    8ae4:	bf16      	itet	ne
    8ae6:	4608      	movne	r0, r1
    8ae8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    8aec:	4601      	movne	r1, r0
    8aee:	0242      	lsls	r2, r0, #9
    8af0:	bf06      	itte	eq
    8af2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    8af6:	ea90 0f01 	teqeq	r0, r1
    8afa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    8afe:	4770      	bx	lr

00008b00 <__aeabi_ui2f>:
    8b00:	f04f 0300 	mov.w	r3, #0
    8b04:	e004      	b.n	8b10 <__aeabi_i2f+0x8>
    8b06:	bf00      	nop

00008b08 <__aeabi_i2f>:
    8b08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    8b0c:	bf48      	it	mi
    8b0e:	4240      	negmi	r0, r0
    8b10:	ea5f 0c00 	movs.w	ip, r0
    8b14:	bf08      	it	eq
    8b16:	4770      	bxeq	lr
    8b18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    8b1c:	4601      	mov	r1, r0
    8b1e:	f04f 0000 	mov.w	r0, #0
    8b22:	e01c      	b.n	8b5e <__aeabi_l2f+0x2a>

00008b24 <__aeabi_ul2f>:
    8b24:	ea50 0201 	orrs.w	r2, r0, r1
    8b28:	bf08      	it	eq
    8b2a:	4770      	bxeq	lr
    8b2c:	f04f 0300 	mov.w	r3, #0
    8b30:	e00a      	b.n	8b48 <__aeabi_l2f+0x14>
    8b32:	bf00      	nop

00008b34 <__aeabi_l2f>:
    8b34:	ea50 0201 	orrs.w	r2, r0, r1
    8b38:	bf08      	it	eq
    8b3a:	4770      	bxeq	lr
    8b3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    8b40:	d502      	bpl.n	8b48 <__aeabi_l2f+0x14>
    8b42:	4240      	negs	r0, r0
    8b44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8b48:	ea5f 0c01 	movs.w	ip, r1
    8b4c:	bf02      	ittt	eq
    8b4e:	4684      	moveq	ip, r0
    8b50:	4601      	moveq	r1, r0
    8b52:	2000      	moveq	r0, #0
    8b54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    8b58:	bf08      	it	eq
    8b5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    8b5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    8b62:	fabc f28c 	clz	r2, ip
    8b66:	3a08      	subs	r2, #8
    8b68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    8b6c:	db10      	blt.n	8b90 <__aeabi_l2f+0x5c>
    8b6e:	fa01 fc02 	lsl.w	ip, r1, r2
    8b72:	4463      	add	r3, ip
    8b74:	fa00 fc02 	lsl.w	ip, r0, r2
    8b78:	f1c2 0220 	rsb	r2, r2, #32
    8b7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8b80:	fa20 f202 	lsr.w	r2, r0, r2
    8b84:	eb43 0002 	adc.w	r0, r3, r2
    8b88:	bf08      	it	eq
    8b8a:	f020 0001 	biceq.w	r0, r0, #1
    8b8e:	4770      	bx	lr
    8b90:	f102 0220 	add.w	r2, r2, #32
    8b94:	fa01 fc02 	lsl.w	ip, r1, r2
    8b98:	f1c2 0220 	rsb	r2, r2, #32
    8b9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    8ba0:	fa21 f202 	lsr.w	r2, r1, r2
    8ba4:	eb43 0002 	adc.w	r0, r3, r2
    8ba8:	bf08      	it	eq
    8baa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8bae:	4770      	bx	lr

00008bb0 <__aeabi_fmul>:
    8bb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8bb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8bb8:	bf1e      	ittt	ne
    8bba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8bbe:	ea92 0f0c 	teqne	r2, ip
    8bc2:	ea93 0f0c 	teqne	r3, ip
    8bc6:	d06f      	beq.n	8ca8 <__aeabi_fmul+0xf8>
    8bc8:	441a      	add	r2, r3
    8bca:	ea80 0c01 	eor.w	ip, r0, r1
    8bce:	0240      	lsls	r0, r0, #9
    8bd0:	bf18      	it	ne
    8bd2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    8bd6:	d01e      	beq.n	8c16 <__aeabi_fmul+0x66>
    8bd8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    8bdc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    8be0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    8be4:	fba0 3101 	umull	r3, r1, r0, r1
    8be8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8bec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    8bf0:	bf3e      	ittt	cc
    8bf2:	0049      	lslcc	r1, r1, #1
    8bf4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    8bf8:	005b      	lslcc	r3, r3, #1
    8bfa:	ea40 0001 	orr.w	r0, r0, r1
    8bfe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    8c02:	2afd      	cmp	r2, #253	; 0xfd
    8c04:	d81d      	bhi.n	8c42 <__aeabi_fmul+0x92>
    8c06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    8c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8c0e:	bf08      	it	eq
    8c10:	f020 0001 	biceq.w	r0, r0, #1
    8c14:	4770      	bx	lr
    8c16:	f090 0f00 	teq	r0, #0
    8c1a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8c1e:	bf08      	it	eq
    8c20:	0249      	lsleq	r1, r1, #9
    8c22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8c26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    8c2a:	3a7f      	subs	r2, #127	; 0x7f
    8c2c:	bfc2      	ittt	gt
    8c2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8c32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8c36:	4770      	bxgt	lr
    8c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8c3c:	f04f 0300 	mov.w	r3, #0
    8c40:	3a01      	subs	r2, #1
    8c42:	dc5d      	bgt.n	8d00 <__aeabi_fmul+0x150>
    8c44:	f112 0f19 	cmn.w	r2, #25
    8c48:	bfdc      	itt	le
    8c4a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    8c4e:	4770      	bxle	lr
    8c50:	f1c2 0200 	rsb	r2, r2, #0
    8c54:	0041      	lsls	r1, r0, #1
    8c56:	fa21 f102 	lsr.w	r1, r1, r2
    8c5a:	f1c2 0220 	rsb	r2, r2, #32
    8c5e:	fa00 fc02 	lsl.w	ip, r0, r2
    8c62:	ea5f 0031 	movs.w	r0, r1, rrx
    8c66:	f140 0000 	adc.w	r0, r0, #0
    8c6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    8c6e:	bf08      	it	eq
    8c70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8c74:	4770      	bx	lr
    8c76:	f092 0f00 	teq	r2, #0
    8c7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8c7e:	bf02      	ittt	eq
    8c80:	0040      	lsleq	r0, r0, #1
    8c82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8c86:	3a01      	subeq	r2, #1
    8c88:	d0f9      	beq.n	8c7e <__aeabi_fmul+0xce>
    8c8a:	ea40 000c 	orr.w	r0, r0, ip
    8c8e:	f093 0f00 	teq	r3, #0
    8c92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8c96:	bf02      	ittt	eq
    8c98:	0049      	lsleq	r1, r1, #1
    8c9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8c9e:	3b01      	subeq	r3, #1
    8ca0:	d0f9      	beq.n	8c96 <__aeabi_fmul+0xe6>
    8ca2:	ea41 010c 	orr.w	r1, r1, ip
    8ca6:	e78f      	b.n	8bc8 <__aeabi_fmul+0x18>
    8ca8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8cac:	ea92 0f0c 	teq	r2, ip
    8cb0:	bf18      	it	ne
    8cb2:	ea93 0f0c 	teqne	r3, ip
    8cb6:	d00a      	beq.n	8cce <__aeabi_fmul+0x11e>
    8cb8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8cbc:	bf18      	it	ne
    8cbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8cc2:	d1d8      	bne.n	8c76 <__aeabi_fmul+0xc6>
    8cc4:	ea80 0001 	eor.w	r0, r0, r1
    8cc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8ccc:	4770      	bx	lr
    8cce:	f090 0f00 	teq	r0, #0
    8cd2:	bf17      	itett	ne
    8cd4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    8cd8:	4608      	moveq	r0, r1
    8cda:	f091 0f00 	teqne	r1, #0
    8cde:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    8ce2:	d014      	beq.n	8d0e <__aeabi_fmul+0x15e>
    8ce4:	ea92 0f0c 	teq	r2, ip
    8ce8:	d101      	bne.n	8cee <__aeabi_fmul+0x13e>
    8cea:	0242      	lsls	r2, r0, #9
    8cec:	d10f      	bne.n	8d0e <__aeabi_fmul+0x15e>
    8cee:	ea93 0f0c 	teq	r3, ip
    8cf2:	d103      	bne.n	8cfc <__aeabi_fmul+0x14c>
    8cf4:	024b      	lsls	r3, r1, #9
    8cf6:	bf18      	it	ne
    8cf8:	4608      	movne	r0, r1
    8cfa:	d108      	bne.n	8d0e <__aeabi_fmul+0x15e>
    8cfc:	ea80 0001 	eor.w	r0, r0, r1
    8d00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8d04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8d08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8d0c:	4770      	bx	lr
    8d0e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8d12:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    8d16:	4770      	bx	lr

00008d18 <__aeabi_fdiv>:
    8d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8d20:	bf1e      	ittt	ne
    8d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8d26:	ea92 0f0c 	teqne	r2, ip
    8d2a:	ea93 0f0c 	teqne	r3, ip
    8d2e:	d069      	beq.n	8e04 <__aeabi_fdiv+0xec>
    8d30:	eba2 0203 	sub.w	r2, r2, r3
    8d34:	ea80 0c01 	eor.w	ip, r0, r1
    8d38:	0249      	lsls	r1, r1, #9
    8d3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
    8d3e:	d037      	beq.n	8db0 <__aeabi_fdiv+0x98>
    8d40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    8d44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    8d48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    8d4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8d50:	428b      	cmp	r3, r1
    8d52:	bf38      	it	cc
    8d54:	005b      	lslcc	r3, r3, #1
    8d56:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    8d5a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    8d5e:	428b      	cmp	r3, r1
    8d60:	bf24      	itt	cs
    8d62:	1a5b      	subcs	r3, r3, r1
    8d64:	ea40 000c 	orrcs.w	r0, r0, ip
    8d68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    8d6c:	bf24      	itt	cs
    8d6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    8d72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    8d76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    8d7a:	bf24      	itt	cs
    8d7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    8d80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    8d84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    8d88:	bf24      	itt	cs
    8d8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    8d8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8d92:	011b      	lsls	r3, r3, #4
    8d94:	bf18      	it	ne
    8d96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    8d9a:	d1e0      	bne.n	8d5e <__aeabi_fdiv+0x46>
    8d9c:	2afd      	cmp	r2, #253	; 0xfd
    8d9e:	f63f af50 	bhi.w	8c42 <__aeabi_fmul+0x92>
    8da2:	428b      	cmp	r3, r1
    8da4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8da8:	bf08      	it	eq
    8daa:	f020 0001 	biceq.w	r0, r0, #1
    8dae:	4770      	bx	lr
    8db0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8db4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8db8:	327f      	adds	r2, #127	; 0x7f
    8dba:	bfc2      	ittt	gt
    8dbc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8dc0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8dc4:	4770      	bxgt	lr
    8dc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8dca:	f04f 0300 	mov.w	r3, #0
    8dce:	3a01      	subs	r2, #1
    8dd0:	e737      	b.n	8c42 <__aeabi_fmul+0x92>
    8dd2:	f092 0f00 	teq	r2, #0
    8dd6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8dda:	bf02      	ittt	eq
    8ddc:	0040      	lsleq	r0, r0, #1
    8dde:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8de2:	3a01      	subeq	r2, #1
    8de4:	d0f9      	beq.n	8dda <__aeabi_fdiv+0xc2>
    8de6:	ea40 000c 	orr.w	r0, r0, ip
    8dea:	f093 0f00 	teq	r3, #0
    8dee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8df2:	bf02      	ittt	eq
    8df4:	0049      	lsleq	r1, r1, #1
    8df6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8dfa:	3b01      	subeq	r3, #1
    8dfc:	d0f9      	beq.n	8df2 <__aeabi_fdiv+0xda>
    8dfe:	ea41 010c 	orr.w	r1, r1, ip
    8e02:	e795      	b.n	8d30 <__aeabi_fdiv+0x18>
    8e04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8e08:	ea92 0f0c 	teq	r2, ip
    8e0c:	d108      	bne.n	8e20 <__aeabi_fdiv+0x108>
    8e0e:	0242      	lsls	r2, r0, #9
    8e10:	f47f af7d 	bne.w	8d0e <__aeabi_fmul+0x15e>
    8e14:	ea93 0f0c 	teq	r3, ip
    8e18:	f47f af70 	bne.w	8cfc <__aeabi_fmul+0x14c>
    8e1c:	4608      	mov	r0, r1
    8e1e:	e776      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e20:	ea93 0f0c 	teq	r3, ip
    8e24:	d104      	bne.n	8e30 <__aeabi_fdiv+0x118>
    8e26:	024b      	lsls	r3, r1, #9
    8e28:	f43f af4c 	beq.w	8cc4 <__aeabi_fmul+0x114>
    8e2c:	4608      	mov	r0, r1
    8e2e:	e76e      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8e34:	bf18      	it	ne
    8e36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8e3a:	d1ca      	bne.n	8dd2 <__aeabi_fdiv+0xba>
    8e3c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    8e40:	f47f af5c 	bne.w	8cfc <__aeabi_fmul+0x14c>
    8e44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    8e48:	f47f af3c 	bne.w	8cc4 <__aeabi_fmul+0x114>
    8e4c:	e75f      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e4e:	bf00      	nop

00008e50 <__aeabi_ldivmod>:
    8e50:	b97b      	cbnz	r3, 8e72 <__aeabi_ldivmod+0x22>
    8e52:	b972      	cbnz	r2, 8e72 <__aeabi_ldivmod+0x22>
    8e54:	2900      	cmp	r1, #0
    8e56:	bfbe      	ittt	lt
    8e58:	2000      	movlt	r0, #0
    8e5a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
    8e5e:	e006      	blt.n	8e6e <__aeabi_ldivmod+0x1e>
    8e60:	bf08      	it	eq
    8e62:	2800      	cmpeq	r0, #0
    8e64:	bf1c      	itt	ne
    8e66:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
    8e6a:	f04f 30ff 	movne.w	r0, #4294967295
    8e6e:	f000 b857 	b.w	8f20 <__aeabi_idiv0>
    8e72:	f1ad 0c08 	sub.w	ip, sp, #8
    8e76:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8e7a:	2900      	cmp	r1, #0
    8e7c:	db09      	blt.n	8e92 <__aeabi_ldivmod+0x42>
    8e7e:	2b00      	cmp	r3, #0
    8e80:	db1a      	blt.n	8eb8 <__aeabi_ldivmod+0x68>
    8e82:	f000 f915 	bl	90b0 <__udivmoddi4>
    8e86:	f8dd e004 	ldr.w	lr, [sp, #4]
    8e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8e8e:	b004      	add	sp, #16
    8e90:	4770      	bx	lr
    8e92:	4240      	negs	r0, r0
    8e94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8e98:	2b00      	cmp	r3, #0
    8e9a:	db1b      	blt.n	8ed4 <__aeabi_ldivmod+0x84>
    8e9c:	f000 f908 	bl	90b0 <__udivmoddi4>
    8ea0:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8ea8:	b004      	add	sp, #16
    8eaa:	4240      	negs	r0, r0
    8eac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8eb0:	4252      	negs	r2, r2
    8eb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eb6:	4770      	bx	lr
    8eb8:	4252      	negs	r2, r2
    8eba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8ebe:	f000 f8f7 	bl	90b0 <__udivmoddi4>
    8ec2:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8eca:	b004      	add	sp, #16
    8ecc:	4240      	negs	r0, r0
    8ece:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8ed2:	4770      	bx	lr
    8ed4:	4252      	negs	r2, r2
    8ed6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eda:	f000 f8e9 	bl	90b0 <__udivmoddi4>
    8ede:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ee2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8ee6:	b004      	add	sp, #16
    8ee8:	4252      	negs	r2, r2
    8eea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eee:	4770      	bx	lr

00008ef0 <__aeabi_uldivmod>:
    8ef0:	b953      	cbnz	r3, 8f08 <__aeabi_uldivmod+0x18>
    8ef2:	b94a      	cbnz	r2, 8f08 <__aeabi_uldivmod+0x18>
    8ef4:	2900      	cmp	r1, #0
    8ef6:	bf08      	it	eq
    8ef8:	2800      	cmpeq	r0, #0
    8efa:	bf1c      	itt	ne
    8efc:	f04f 31ff 	movne.w	r1, #4294967295
    8f00:	f04f 30ff 	movne.w	r0, #4294967295
    8f04:	f000 b80c 	b.w	8f20 <__aeabi_idiv0>
    8f08:	f1ad 0c08 	sub.w	ip, sp, #8
    8f0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8f10:	f000 f8ce 	bl	90b0 <__udivmoddi4>
    8f14:	f8dd e004 	ldr.w	lr, [sp, #4]
    8f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8f1c:	b004      	add	sp, #16
    8f1e:	4770      	bx	lr

00008f20 <__aeabi_idiv0>:
    8f20:	4770      	bx	lr
    8f22:	bf00      	nop

00008f24 <__gedf2>:
    8f24:	f04f 3cff 	mov.w	ip, #4294967295
    8f28:	e006      	b.n	8f38 <__cmpdf2+0x4>
    8f2a:	bf00      	nop

00008f2c <__ledf2>:
    8f2c:	f04f 0c01 	mov.w	ip, #1
    8f30:	e002      	b.n	8f38 <__cmpdf2+0x4>
    8f32:	bf00      	nop

00008f34 <__cmpdf2>:
    8f34:	f04f 0c01 	mov.w	ip, #1
    8f38:	f84d cd04 	str.w	ip, [sp, #-4]!
    8f3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8f40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8f44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8f48:	bf18      	it	ne
    8f4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    8f4e:	d01b      	beq.n	8f88 <__cmpdf2+0x54>
    8f50:	b001      	add	sp, #4
    8f52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    8f56:	bf0c      	ite	eq
    8f58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    8f5c:	ea91 0f03 	teqne	r1, r3
    8f60:	bf02      	ittt	eq
    8f62:	ea90 0f02 	teqeq	r0, r2
    8f66:	2000      	moveq	r0, #0
    8f68:	4770      	bxeq	lr
    8f6a:	f110 0f00 	cmn.w	r0, #0
    8f6e:	ea91 0f03 	teq	r1, r3
    8f72:	bf58      	it	pl
    8f74:	4299      	cmppl	r1, r3
    8f76:	bf08      	it	eq
    8f78:	4290      	cmpeq	r0, r2
    8f7a:	bf2c      	ite	cs
    8f7c:	17d8      	asrcs	r0, r3, #31
    8f7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    8f82:	f040 0001 	orr.w	r0, r0, #1
    8f86:	4770      	bx	lr
    8f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8f90:	d102      	bne.n	8f98 <__cmpdf2+0x64>
    8f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    8f96:	d107      	bne.n	8fa8 <__cmpdf2+0x74>
    8f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8fa0:	d1d6      	bne.n	8f50 <__cmpdf2+0x1c>
    8fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    8fa6:	d0d3      	beq.n	8f50 <__cmpdf2+0x1c>
    8fa8:	f85d 0b04 	ldr.w	r0, [sp], #4
    8fac:	4770      	bx	lr
    8fae:	bf00      	nop

00008fb0 <__aeabi_cdrcmple>:
    8fb0:	4684      	mov	ip, r0
    8fb2:	4610      	mov	r0, r2
    8fb4:	4662      	mov	r2, ip
    8fb6:	468c      	mov	ip, r1
    8fb8:	4619      	mov	r1, r3
    8fba:	4663      	mov	r3, ip
    8fbc:	e000      	b.n	8fc0 <__aeabi_cdcmpeq>
    8fbe:	bf00      	nop

00008fc0 <__aeabi_cdcmpeq>:
    8fc0:	b501      	push	{r0, lr}
    8fc2:	f7ff ffb7 	bl	8f34 <__cmpdf2>
    8fc6:	2800      	cmp	r0, #0
    8fc8:	bf48      	it	mi
    8fca:	f110 0f00 	cmnmi.w	r0, #0
    8fce:	bd01      	pop	{r0, pc}

00008fd0 <__aeabi_dcmpeq>:
    8fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
    8fd4:	f7ff fff4 	bl	8fc0 <__aeabi_cdcmpeq>
    8fd8:	bf0c      	ite	eq
    8fda:	2001      	moveq	r0, #1
    8fdc:	2000      	movne	r0, #0
    8fde:	f85d fb08 	ldr.w	pc, [sp], #8
    8fe2:	bf00      	nop

00008fe4 <__aeabi_dcmplt>:
    8fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
    8fe8:	f7ff ffea 	bl	8fc0 <__aeabi_cdcmpeq>
    8fec:	bf34      	ite	cc
    8fee:	2001      	movcc	r0, #1
    8ff0:	2000      	movcs	r0, #0
    8ff2:	f85d fb08 	ldr.w	pc, [sp], #8
    8ff6:	bf00      	nop

00008ff8 <__aeabi_dcmple>:
    8ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
    8ffc:	f7ff ffe0 	bl	8fc0 <__aeabi_cdcmpeq>
    9000:	bf94      	ite	ls
    9002:	2001      	movls	r0, #1
    9004:	2000      	movhi	r0, #0
    9006:	f85d fb08 	ldr.w	pc, [sp], #8
    900a:	bf00      	nop

0000900c <__aeabi_dcmpge>:
    900c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9010:	f7ff ffce 	bl	8fb0 <__aeabi_cdrcmple>
    9014:	bf94      	ite	ls
    9016:	2001      	movls	r0, #1
    9018:	2000      	movhi	r0, #0
    901a:	f85d fb08 	ldr.w	pc, [sp], #8
    901e:	bf00      	nop

00009020 <__aeabi_dcmpgt>:
    9020:	f84d ed08 	str.w	lr, [sp, #-8]!
    9024:	f7ff ffc4 	bl	8fb0 <__aeabi_cdrcmple>
    9028:	bf34      	ite	cc
    902a:	2001      	movcc	r0, #1
    902c:	2000      	movcs	r0, #0
    902e:	f85d fb08 	ldr.w	pc, [sp], #8
    9032:	bf00      	nop

00009034 <__aeabi_dcmpun>:
    9034:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9038:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    903c:	d102      	bne.n	9044 <__aeabi_dcmpun+0x10>
    903e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9042:	d10a      	bne.n	905a <__aeabi_dcmpun+0x26>
    9044:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9048:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    904c:	d102      	bne.n	9054 <__aeabi_dcmpun+0x20>
    904e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9052:	d102      	bne.n	905a <__aeabi_dcmpun+0x26>
    9054:	f04f 0000 	mov.w	r0, #0
    9058:	4770      	bx	lr
    905a:	f04f 0001 	mov.w	r0, #1
    905e:	4770      	bx	lr

00009060 <__aeabi_d2iz>:
    9060:	ea4f 0241 	mov.w	r2, r1, lsl #1
    9064:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    9068:	d215      	bcs.n	9096 <__aeabi_d2iz+0x36>
    906a:	d511      	bpl.n	9090 <__aeabi_d2iz+0x30>
    906c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    9070:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    9074:	d912      	bls.n	909c <__aeabi_d2iz+0x3c>
    9076:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    907a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    907e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    9082:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9086:	fa23 f002 	lsr.w	r0, r3, r2
    908a:	bf18      	it	ne
    908c:	4240      	negne	r0, r0
    908e:	4770      	bx	lr
    9090:	f04f 0000 	mov.w	r0, #0
    9094:	4770      	bx	lr
    9096:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    909a:	d105      	bne.n	90a8 <__aeabi_d2iz+0x48>
    909c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    90a0:	bf08      	it	eq
    90a2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    90a6:	4770      	bx	lr
    90a8:	f04f 0000 	mov.w	r0, #0
    90ac:	4770      	bx	lr
    90ae:	bf00      	nop

000090b0 <__udivmoddi4>:
    90b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    90b4:	4686      	mov	lr, r0
    90b6:	468c      	mov	ip, r1
    90b8:	4608      	mov	r0, r1
    90ba:	9e08      	ldr	r6, [sp, #32]
    90bc:	4615      	mov	r5, r2
    90be:	4674      	mov	r4, lr
    90c0:	4619      	mov	r1, r3
    90c2:	2b00      	cmp	r3, #0
    90c4:	f040 80c1 	bne.w	924a <__udivmoddi4+0x19a>
    90c8:	4285      	cmp	r5, r0
    90ca:	fab2 f282 	clz	r2, r2
    90ce:	d945      	bls.n	915c <__udivmoddi4+0xac>
    90d0:	b14a      	cbz	r2, 90e6 <__udivmoddi4+0x36>
    90d2:	f1c2 0320 	rsb	r3, r2, #32
    90d6:	fa00 fc02 	lsl.w	ip, r0, r2
    90da:	4095      	lsls	r5, r2
    90dc:	4094      	lsls	r4, r2
    90de:	fa2e f303 	lsr.w	r3, lr, r3
    90e2:	ea43 0c0c 	orr.w	ip, r3, ip
    90e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    90ea:	b2a8      	uxth	r0, r5
    90ec:	0c23      	lsrs	r3, r4, #16
    90ee:	fbbc f8fe 	udiv	r8, ip, lr
    90f2:	fb0e cc18 	mls	ip, lr, r8, ip
    90f6:	fb08 f900 	mul.w	r9, r8, r0
    90fa:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
    90fe:	4599      	cmp	r9, r3
    9100:	d928      	bls.n	9154 <__udivmoddi4+0xa4>
    9102:	18eb      	adds	r3, r5, r3
    9104:	f108 37ff 	add.w	r7, r8, #4294967295
    9108:	d204      	bcs.n	9114 <__udivmoddi4+0x64>
    910a:	4599      	cmp	r9, r3
    910c:	d902      	bls.n	9114 <__udivmoddi4+0x64>
    910e:	f1a8 0702 	sub.w	r7, r8, #2
    9112:	442b      	add	r3, r5
    9114:	eba3 0309 	sub.w	r3, r3, r9
    9118:	b2a4      	uxth	r4, r4
    911a:	fbb3 fcfe 	udiv	ip, r3, lr
    911e:	fb0e 331c 	mls	r3, lr, ip, r3
    9122:	fb0c f000 	mul.w	r0, ip, r0
    9126:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    912a:	42a0      	cmp	r0, r4
    912c:	d914      	bls.n	9158 <__udivmoddi4+0xa8>
    912e:	192c      	adds	r4, r5, r4
    9130:	f10c 33ff 	add.w	r3, ip, #4294967295
    9134:	d204      	bcs.n	9140 <__udivmoddi4+0x90>
    9136:	42a0      	cmp	r0, r4
    9138:	d902      	bls.n	9140 <__udivmoddi4+0x90>
    913a:	f1ac 0302 	sub.w	r3, ip, #2
    913e:	442c      	add	r4, r5
    9140:	1a24      	subs	r4, r4, r0
    9142:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
    9146:	b11e      	cbz	r6, 9150 <__udivmoddi4+0xa0>
    9148:	40d4      	lsrs	r4, r2
    914a:	2300      	movs	r3, #0
    914c:	6034      	str	r4, [r6, #0]
    914e:	6073      	str	r3, [r6, #4]
    9150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9154:	4647      	mov	r7, r8
    9156:	e7dd      	b.n	9114 <__udivmoddi4+0x64>
    9158:	4663      	mov	r3, ip
    915a:	e7f1      	b.n	9140 <__udivmoddi4+0x90>
    915c:	bb92      	cbnz	r2, 91c4 <__udivmoddi4+0x114>
    915e:	1b43      	subs	r3, r0, r5
    9160:	2101      	movs	r1, #1
    9162:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    9166:	b2af      	uxth	r7, r5
    9168:	0c20      	lsrs	r0, r4, #16
    916a:	fbb3 fcfe 	udiv	ip, r3, lr
    916e:	fb0e 331c 	mls	r3, lr, ip, r3
    9172:	fb0c f807 	mul.w	r8, ip, r7
    9176:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    917a:	4598      	cmp	r8, r3
    917c:	d961      	bls.n	9242 <__udivmoddi4+0x192>
    917e:	18eb      	adds	r3, r5, r3
    9180:	f10c 30ff 	add.w	r0, ip, #4294967295
    9184:	d204      	bcs.n	9190 <__udivmoddi4+0xe0>
    9186:	4598      	cmp	r8, r3
    9188:	d902      	bls.n	9190 <__udivmoddi4+0xe0>
    918a:	f1ac 0002 	sub.w	r0, ip, #2
    918e:	442b      	add	r3, r5
    9190:	eba3 0308 	sub.w	r3, r3, r8
    9194:	b2a4      	uxth	r4, r4
    9196:	fbb3 fcfe 	udiv	ip, r3, lr
    919a:	fb0e 331c 	mls	r3, lr, ip, r3
    919e:	fb0c f707 	mul.w	r7, ip, r7
    91a2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    91a6:	42a7      	cmp	r7, r4
    91a8:	d94d      	bls.n	9246 <__udivmoddi4+0x196>
    91aa:	192c      	adds	r4, r5, r4
    91ac:	f10c 33ff 	add.w	r3, ip, #4294967295
    91b0:	d204      	bcs.n	91bc <__udivmoddi4+0x10c>
    91b2:	42a7      	cmp	r7, r4
    91b4:	d902      	bls.n	91bc <__udivmoddi4+0x10c>
    91b6:	f1ac 0302 	sub.w	r3, ip, #2
    91ba:	442c      	add	r4, r5
    91bc:	1be4      	subs	r4, r4, r7
    91be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    91c2:	e7c0      	b.n	9146 <__udivmoddi4+0x96>
    91c4:	f1c2 0320 	rsb	r3, r2, #32
    91c8:	4095      	lsls	r5, r2
    91ca:	4094      	lsls	r4, r2
    91cc:	fa20 f103 	lsr.w	r1, r0, r3
    91d0:	fa2e f303 	lsr.w	r3, lr, r3
    91d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    91d8:	4090      	lsls	r0, r2
    91da:	b2af      	uxth	r7, r5
    91dc:	4303      	orrs	r3, r0
    91de:	fbb1 fcfe 	udiv	ip, r1, lr
    91e2:	fb0e 101c 	mls	r0, lr, ip, r1
    91e6:	0c19      	lsrs	r1, r3, #16
    91e8:	fb0c f807 	mul.w	r8, ip, r7
    91ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    91f0:	4588      	cmp	r8, r1
    91f2:	d922      	bls.n	923a <__udivmoddi4+0x18a>
    91f4:	1869      	adds	r1, r5, r1
    91f6:	f10c 30ff 	add.w	r0, ip, #4294967295
    91fa:	d204      	bcs.n	9206 <__udivmoddi4+0x156>
    91fc:	4588      	cmp	r8, r1
    91fe:	d902      	bls.n	9206 <__udivmoddi4+0x156>
    9200:	f1ac 0002 	sub.w	r0, ip, #2
    9204:	4429      	add	r1, r5
    9206:	eba1 0108 	sub.w	r1, r1, r8
    920a:	b29b      	uxth	r3, r3
    920c:	fbb1 fcfe 	udiv	ip, r1, lr
    9210:	fb0e 111c 	mls	r1, lr, ip, r1
    9214:	fb0c f707 	mul.w	r7, ip, r7
    9218:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    921c:	429f      	cmp	r7, r3
    921e:	d90e      	bls.n	923e <__udivmoddi4+0x18e>
    9220:	18eb      	adds	r3, r5, r3
    9222:	f10c 31ff 	add.w	r1, ip, #4294967295
    9226:	d204      	bcs.n	9232 <__udivmoddi4+0x182>
    9228:	429f      	cmp	r7, r3
    922a:	d902      	bls.n	9232 <__udivmoddi4+0x182>
    922c:	f1ac 0102 	sub.w	r1, ip, #2
    9230:	442b      	add	r3, r5
    9232:	1bdb      	subs	r3, r3, r7
    9234:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    9238:	e793      	b.n	9162 <__udivmoddi4+0xb2>
    923a:	4660      	mov	r0, ip
    923c:	e7e3      	b.n	9206 <__udivmoddi4+0x156>
    923e:	4661      	mov	r1, ip
    9240:	e7f7      	b.n	9232 <__udivmoddi4+0x182>
    9242:	4660      	mov	r0, ip
    9244:	e7a4      	b.n	9190 <__udivmoddi4+0xe0>
    9246:	4663      	mov	r3, ip
    9248:	e7b8      	b.n	91bc <__udivmoddi4+0x10c>
    924a:	4283      	cmp	r3, r0
    924c:	d906      	bls.n	925c <__udivmoddi4+0x1ac>
    924e:	b916      	cbnz	r6, 9256 <__udivmoddi4+0x1a6>
    9250:	2100      	movs	r1, #0
    9252:	4608      	mov	r0, r1
    9254:	e77c      	b.n	9150 <__udivmoddi4+0xa0>
    9256:	e9c6 e000 	strd	lr, r0, [r6]
    925a:	e7f9      	b.n	9250 <__udivmoddi4+0x1a0>
    925c:	fab3 f783 	clz	r7, r3
    9260:	b98f      	cbnz	r7, 9286 <__udivmoddi4+0x1d6>
    9262:	4283      	cmp	r3, r0
    9264:	d301      	bcc.n	926a <__udivmoddi4+0x1ba>
    9266:	4572      	cmp	r2, lr
    9268:	d808      	bhi.n	927c <__udivmoddi4+0x1cc>
    926a:	ebbe 0402 	subs.w	r4, lr, r2
    926e:	eb60 0303 	sbc.w	r3, r0, r3
    9272:	2001      	movs	r0, #1
    9274:	469c      	mov	ip, r3
    9276:	b91e      	cbnz	r6, 9280 <__udivmoddi4+0x1d0>
    9278:	2100      	movs	r1, #0
    927a:	e769      	b.n	9150 <__udivmoddi4+0xa0>
    927c:	4638      	mov	r0, r7
    927e:	e7fa      	b.n	9276 <__udivmoddi4+0x1c6>
    9280:	e9c6 4c00 	strd	r4, ip, [r6]
    9284:	e7f8      	b.n	9278 <__udivmoddi4+0x1c8>
    9286:	f1c7 0c20 	rsb	ip, r7, #32
    928a:	40bb      	lsls	r3, r7
    928c:	fa0e f507 	lsl.w	r5, lr, r7
    9290:	fa22 f40c 	lsr.w	r4, r2, ip
    9294:	fa2e f10c 	lsr.w	r1, lr, ip
    9298:	40ba      	lsls	r2, r7
    929a:	431c      	orrs	r4, r3
    929c:	fa20 f30c 	lsr.w	r3, r0, ip
    92a0:	40b8      	lsls	r0, r7
    92a2:	ea4f 4914 	mov.w	r9, r4, lsr #16
    92a6:	4301      	orrs	r1, r0
    92a8:	fa1f fe84 	uxth.w	lr, r4
    92ac:	fbb3 f8f9 	udiv	r8, r3, r9
    92b0:	fb09 3018 	mls	r0, r9, r8, r3
    92b4:	0c0b      	lsrs	r3, r1, #16
    92b6:	fb08 fa0e 	mul.w	sl, r8, lr
    92ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    92be:	459a      	cmp	sl, r3
    92c0:	d940      	bls.n	9344 <__udivmoddi4+0x294>
    92c2:	18e3      	adds	r3, r4, r3
    92c4:	f108 30ff 	add.w	r0, r8, #4294967295
    92c8:	d204      	bcs.n	92d4 <__udivmoddi4+0x224>
    92ca:	459a      	cmp	sl, r3
    92cc:	d902      	bls.n	92d4 <__udivmoddi4+0x224>
    92ce:	f1a8 0002 	sub.w	r0, r8, #2
    92d2:	4423      	add	r3, r4
    92d4:	eba3 030a 	sub.w	r3, r3, sl
    92d8:	b289      	uxth	r1, r1
    92da:	fbb3 f8f9 	udiv	r8, r3, r9
    92de:	fb09 3318 	mls	r3, r9, r8, r3
    92e2:	fb08 fe0e 	mul.w	lr, r8, lr
    92e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    92ea:	458e      	cmp	lr, r1
    92ec:	d92c      	bls.n	9348 <__udivmoddi4+0x298>
    92ee:	1861      	adds	r1, r4, r1
    92f0:	f108 33ff 	add.w	r3, r8, #4294967295
    92f4:	d204      	bcs.n	9300 <__udivmoddi4+0x250>
    92f6:	458e      	cmp	lr, r1
    92f8:	d902      	bls.n	9300 <__udivmoddi4+0x250>
    92fa:	f1a8 0302 	sub.w	r3, r8, #2
    92fe:	4421      	add	r1, r4
    9300:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    9304:	eba1 010e 	sub.w	r1, r1, lr
    9308:	fba0 9802 	umull	r9, r8, r0, r2
    930c:	4541      	cmp	r1, r8
    930e:	46ce      	mov	lr, r9
    9310:	4643      	mov	r3, r8
    9312:	d302      	bcc.n	931a <__udivmoddi4+0x26a>
    9314:	d106      	bne.n	9324 <__udivmoddi4+0x274>
    9316:	454d      	cmp	r5, r9
    9318:	d204      	bcs.n	9324 <__udivmoddi4+0x274>
    931a:	3801      	subs	r0, #1
    931c:	ebb9 0e02 	subs.w	lr, r9, r2
    9320:	eb68 0304 	sbc.w	r3, r8, r4
    9324:	2e00      	cmp	r6, #0
    9326:	d0a7      	beq.n	9278 <__udivmoddi4+0x1c8>
    9328:	ebb5 020e 	subs.w	r2, r5, lr
    932c:	eb61 0103 	sbc.w	r1, r1, r3
    9330:	fa01 fc0c 	lsl.w	ip, r1, ip
    9334:	fa22 f307 	lsr.w	r3, r2, r7
    9338:	40f9      	lsrs	r1, r7
    933a:	ea4c 0303 	orr.w	r3, ip, r3
    933e:	e9c6 3100 	strd	r3, r1, [r6]
    9342:	e799      	b.n	9278 <__udivmoddi4+0x1c8>
    9344:	4640      	mov	r0, r8
    9346:	e7c5      	b.n	92d4 <__udivmoddi4+0x224>
    9348:	4643      	mov	r3, r8
    934a:	e7d9      	b.n	9300 <__udivmoddi4+0x250>

0000934c <strcmp>:
    934c:	f810 2b01 	ldrb.w	r2, [r0], #1
    9350:	f811 3b01 	ldrb.w	r3, [r1], #1
    9354:	2a01      	cmp	r2, #1
    9356:	bf28      	it	cs
    9358:	429a      	cmpcs	r2, r3
    935a:	d0f7      	beq.n	934c <strcmp>
    935c:	1ad0      	subs	r0, r2, r3
    935e:	4770      	bx	lr

00009360 <strlen>:
    9360:	4603      	mov	r3, r0
    9362:	f813 2b01 	ldrb.w	r2, [r3], #1
    9366:	2a00      	cmp	r2, #0
    9368:	d1fb      	bne.n	9362 <strlen+0x2>
    936a:	1a18      	subs	r0, r3, r0
    936c:	3801      	subs	r0, #1
    936e:	4770      	bx	lr

00009370 <ntc_temperature>:
  printf("Beta=%f\n",beta);
  return beta;
 
}
  
float ntc_temperature(uint16_t conversao,uint8_t sensor_number){
    9370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9372:	460c      	mov	r4, r1
  //sources:  https://blog.eletrogate.com/termistor-ntc-para-controle-de-temperatura/
  //          https://elcereza.com/termistor/
  float voltageUc = conversao*(ADC_VOLTAGE_REF/(ADC_RESOLUTION-1));
    9374:	f7ff f842 	bl	83fc <__aeabi_i2d>
    9378:	a325      	add	r3, pc, #148	; (adr r3, 9410 <ntc_temperature+0xa0>)
    937a:	e9d3 2300 	ldrd	r2, r3, [r3]
    937e:	f7ff f8a7 	bl	84d0 <__aeabi_dmul>
    9382:	f7ff fab7 	bl	88f4 <__aeabi_d2f>
    9386:	4605      	mov	r5, r0
  //printf("voltageUC=%f\n",voltageUc);

  float resistor=0;
  switch (sensor_number){
    9388:	1e63      	subs	r3, r4, #1
    938a:	b2db      	uxtb	r3, r3
    938c:	2b02      	cmp	r3, #2
    938e:	bf96      	itet	ls
    9390:	4a27      	ldrls	r2, [pc, #156]	; (9430 <ntc_temperature+0xc0>)
  float voltageUc = conversao*(ADC_VOLTAGE_REF/(ADC_RESOLUTION-1));
    9392:	2000      	movhi	r0, #0
    9394:	f852 0023 	ldrls.w	r0, [r2, r3, lsl #2]
    case NTC_1: resistor=RESISTOR_SERIE_NTC1;break;
    case NTC_2: resistor=RESISTOR_SERIE_NTC2;break;
    case NTC_3: resistor=RESISTOR_SERIE_NTC3;break;
  }

  float Rt =  (voltageUc*resistor)/(VOLTAGE_ALIM-voltageUc);
    9398:	4629      	mov	r1, r5
    939a:	f7ff fc09 	bl	8bb0 <__aeabi_fmul>
    939e:	f7ff f83f 	bl	8420 <__aeabi_f2d>
    93a2:	4606      	mov	r6, r0
    93a4:	4628      	mov	r0, r5
    93a6:	460f      	mov	r7, r1
    93a8:	f7ff f83a 	bl	8420 <__aeabi_f2d>
    93ac:	4602      	mov	r2, r0
    93ae:	460b      	mov	r3, r1
    93b0:	2000      	movs	r0, #0
    93b2:	4920      	ldr	r1, [pc, #128]	; (9434 <ntc_temperature+0xc4>)
    93b4:	f7fe fed4 	bl	8160 <__aeabi_dsub>
    93b8:	4602      	mov	r2, r0
    93ba:	460b      	mov	r3, r1
    93bc:	4630      	mov	r0, r6
    93be:	4639      	mov	r1, r7
    93c0:	f7ff f9b0 	bl	8724 <__aeabi_ddiv>
    93c4:	f7ff fa96 	bl	88f4 <__aeabi_d2f>
  //printf("Rt=%f\n",Rt);
  float T = 1 /( 1 / TERMISTOR_KELVIN_25 + log(Rt / TERMISTOR_RES_25) / TERMISTOR_BETA ); 
    93c8:	491b      	ldr	r1, [pc, #108]	; (9438 <ntc_temperature+0xc8>)
    93ca:	f7ff fca5 	bl	8d18 <__aeabi_fdiv>
    93ce:	f7ff f827 	bl	8420 <__aeabi_f2d>
    93d2:	f019 fbeb 	bl	22bac <log>
    93d6:	a310      	add	r3, pc, #64	; (adr r3, 9418 <ntc_temperature+0xa8>)
    93d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    93dc:	f7ff f9a2 	bl	8724 <__aeabi_ddiv>
    93e0:	a30f      	add	r3, pc, #60	; (adr r3, 9420 <ntc_temperature+0xb0>)
    93e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    93e6:	f7fe febd 	bl	8164 <__adddf3>
    93ea:	4602      	mov	r2, r0
    93ec:	460b      	mov	r3, r1
    93ee:	2000      	movs	r0, #0
    93f0:	4912      	ldr	r1, [pc, #72]	; (943c <ntc_temperature+0xcc>)
    93f2:	f7ff f997 	bl	8724 <__aeabi_ddiv>
    93f6:	f7ff fa7d 	bl	88f4 <__aeabi_d2f>
  //printf("T=%f\n",T);
  float Tc = T - 273.15; 
    93fa:	f7ff f811 	bl	8420 <__aeabi_f2d>
    93fe:	a30a      	add	r3, pc, #40	; (adr r3, 9428 <ntc_temperature+0xb8>)
    9400:	e9d3 2300 	ldrd	r2, r3, [r3]
    9404:	f7fe feac 	bl	8160 <__aeabi_dsub>
    9408:	f7ff fa74 	bl	88f4 <__aeabi_d2f>
  //printf("Tc=%f\n",Tc);
  return Tc;
}
    940c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    940e:	bf00      	nop
    9410:	3a66a002 	.word	0x3a66a002
    9414:	3f2ccdb3 	.word	0x3f2ccdb3
    9418:	00000000 	.word	0x00000000
    941c:	40af0200 	.word	0x40af0200
    9420:	dcb5db83 	.word	0xdcb5db83
    9424:	3f6b79e1 	.word	0x3f6b79e1
    9428:	66666666 	.word	0x66666666
    942c:	40711266 	.word	0x40711266
    9430:	0002a7b0 	.word	0x0002a7b0
    9434:	40080000 	.word	0x40080000
    9438:	461c4000 	.word	0x461c4000
    943c:	3ff00000 	.word	0x3ff00000

00009440 <bt_init>:

	bt_dev_show_info();
}

static int bt_init(void)
{
    9440:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    9442:	4d64      	ldr	r5, [pc, #400]	; (95d4 <bt_init+0x194>)
{
    9444:	b087      	sub	sp, #28
	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    9446:	f8d5 3160 	ldr.w	r3, [r5, #352]	; 0x160
    944a:	6899      	ldr	r1, [r3, #8]
    944c:	f011 0101 	ands.w	r1, r1, #1
    9450:	d11a      	bne.n	9488 <bt_init+0x48>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_RESET, NULL, &rsp);
    9452:	f640 4003 	movw	r0, #3075	; 0xc03
    9456:	aa05      	add	r2, sp, #20
    9458:	f008 fa46 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    945c:	4604      	mov	r4, r0
    945e:	2800      	cmp	r0, #0
    9460:	f040 80b5 	bne.w	95ce <bt_init+0x18e>
		hci_reset_complete(rsp);
    9464:	9805      	ldr	r0, [sp, #20]
	uint8_t status = buf->data[0];
    9466:	68c3      	ldr	r3, [r0, #12]
	if (status) {
    9468:	781b      	ldrb	r3, [r3, #0]
    946a:	b95b      	cbnz	r3, 9484 <bt_init+0x44>
 *
 * @return Value of @a target.
 */
static inline atomic_val_t atomic_get(const atomic_t *target)
{
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    946c:	f105 03cc 	add.w	r3, r5, #204	; 0xcc
    9470:	e8d3 2faf 	lda	r2, [r3]
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    9474:	f002 0209 	and.w	r2, r2, #9
    9478:	e8d3 1fef 	ldaex	r1, [r3]
    947c:	e8c3 2fe4 	stlex	r4, r2, [r3]
    9480:	2c00      	cmp	r4, #0
    9482:	d1f9      	bne.n	9478 <bt_init+0x38>
		net_buf_unref(rsp);
    9484:	f00f fdfe 	bl	19084 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_FEATURES, NULL, &rsp);
    9488:	2100      	movs	r1, #0
    948a:	f241 0003 	movw	r0, #4099	; 0x1003
    948e:	aa05      	add	r2, sp, #20
    9490:	f008 fa2a 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    9494:	4604      	mov	r4, r0
    9496:	2800      	cmp	r0, #0
    9498:	f040 8099 	bne.w	95ce <bt_init+0x18e>
	read_local_features_complete(rsp);
    949c:	9b05      	ldr	r3, [sp, #20]
	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    949e:	4e4e      	ldr	r6, [pc, #312]	; (95d8 <bt_init+0x198>)
	struct bt_hci_rp_read_local_features *rp = (void *)buf->data;
    94a0:	68da      	ldr	r2, [r3, #12]
	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    94a2:	f8d2 0001 	ldr.w	r0, [r2, #1]
    94a6:	f8d2 1005 	ldr.w	r1, [r2, #5]
    94aa:	c603      	stmia	r6!, {r0, r1}
	net_buf_unref(rsp);
    94ac:	4618      	mov	r0, r3
    94ae:	f00f fde9 	bl	19084 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_VERSION_INFO, NULL,
    94b2:	4621      	mov	r1, r4
    94b4:	f241 0001 	movw	r0, #4097	; 0x1001
    94b8:	aa05      	add	r2, sp, #20
    94ba:	f008 fa15 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    94be:	4604      	mov	r4, r0
    94c0:	2800      	cmp	r0, #0
    94c2:	f040 8084 	bne.w	95ce <bt_init+0x18e>
	read_local_ver_complete(rsp);
    94c6:	9805      	ldr	r0, [sp, #20]
	struct bt_hci_rp_read_local_version_info *rp = (void *)buf->data;
    94c8:	68c3      	ldr	r3, [r0, #12]
	bt_dev.hci_version = rp->hci_version;
    94ca:	785a      	ldrb	r2, [r3, #1]
    94cc:	f885 2068 	strb.w	r2, [r5, #104]	; 0x68
	bt_dev.hci_revision = sys_le16_to_cpu(rp->hci_revision);
    94d0:	885a      	ldrh	r2, [r3, #2]
    94d2:	f8a5 206a 	strh.w	r2, [r5, #106]	; 0x6a
	bt_dev.lmp_version = rp->lmp_version;
    94d6:	791a      	ldrb	r2, [r3, #4]
    94d8:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
	bt_dev.lmp_subversion = sys_le16_to_cpu(rp->lmp_subversion);
    94dc:	f8b3 2007 	ldrh.w	r2, [r3, #7]
    94e0:	f8a5 206c 	strh.w	r2, [r5, #108]	; 0x6c
	bt_dev.manufacturer = sys_le16_to_cpu(rp->manufacturer);
    94e4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
    94e8:	f8a5 306e 	strh.w	r3, [r5, #110]	; 0x6e
	net_buf_unref(rsp);
    94ec:	f00f fdca 	bl	19084 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_SUPPORTED_COMMANDS, NULL,
    94f0:	4621      	mov	r1, r4
    94f2:	f241 0002 	movw	r0, #4098	; 0x1002
    94f6:	aa05      	add	r2, sp, #20
    94f8:	f008 f9f6 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    94fc:	4604      	mov	r4, r0
    94fe:	2800      	cmp	r0, #0
    9500:	d165      	bne.n	95ce <bt_init+0x18e>
	read_supported_commands_complete(rsp);
    9502:	9f05      	ldr	r7, [sp, #20]
	struct bt_hci_rp_read_supported_commands *rp = (void *)buf->data;
    9504:	68fa      	ldr	r2, [r7, #12]
	memcpy(bt_dev.supported_commands, rp->commands,
    9506:	1c53      	adds	r3, r2, #1
    9508:	3241      	adds	r2, #65	; 0x41
    950a:	4634      	mov	r4, r6
    950c:	6818      	ldr	r0, [r3, #0]
    950e:	6859      	ldr	r1, [r3, #4]
    9510:	3308      	adds	r3, #8
    9512:	c403      	stmia	r4!, {r0, r1}
    9514:	4293      	cmp	r3, r2
    9516:	4626      	mov	r6, r4
    9518:	d1f7      	bne.n	950a <bt_init+0xca>
	net_buf_unref(rsp);
    951a:	4638      	mov	r0, r7
    951c:	f00f fdb2 	bl	19084 <net_buf_unref>
		err = prng_init();
    9520:	f00a f806 	bl	13530 <prng_init>
		if (err) {
    9524:	4604      	mov	r4, r0
    9526:	2800      	cmp	r0, #0
    9528:	d151      	bne.n	95ce <bt_init+0x18e>
	if (!BT_CMD_TEST(bt_dev.supported_commands, 10, 5)) {
    952a:	f895 3082 	ldrb.w	r3, [r5, #130]	; 0x82
    952e:	f013 0320 	ands.w	r3, r3, #32
    9532:	d118      	bne.n	9566 <bt_init+0x126>
		LOG_WRN("Controller to host flow control not supported");
    9534:	4a29      	ldr	r2, [pc, #164]	; (95dc <bt_init+0x19c>)
    9536:	492a      	ldr	r1, [pc, #168]	; (95e0 <bt_init+0x1a0>)
    9538:	e9cd 3201 	strd	r3, r2, [sp, #4]
    953c:	9300      	str	r3, [sp, #0]
    953e:	2202      	movs	r2, #2
    9540:	f01c fbe1 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	if (!BT_FEAT_LE(bt_dev.features)) {
    9544:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
    9548:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    954c:	d14c      	bne.n	95e8 <bt_init+0x1a8>
		LOG_ERR("Non-LE capable controller detected!");
    954e:	4a25      	ldr	r2, [pc, #148]	; (95e4 <bt_init+0x1a4>)
    9550:	4618      	mov	r0, r3
    9552:	e9cd 3201 	strd	r3, r2, [sp, #4]
    9556:	4922      	ldr	r1, [pc, #136]	; (95e0 <bt_init+0x1a0>)
    9558:	2201      	movs	r2, #1
    955a:	9300      	str	r3, [sp, #0]
    955c:	f01c fbd3 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
    9560:	f06f 0412 	mvn.w	r4, #18
    9564:	e033      	b.n	95ce <bt_init+0x18e>
	buf = bt_hci_cmd_create(BT_HCI_OP_HOST_BUFFER_SIZE,
    9566:	2107      	movs	r1, #7
    9568:	f640 4033 	movw	r0, #3123	; 0xc33
    956c:	f008 f96e 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
    9570:	4606      	mov	r6, r0
    9572:	2800      	cmp	r0, #0
    9574:	f000 8140 	beq.w	97f8 <bt_init+0x3b8>
 *
 * @return The original tail of the buffer.
 */
static inline void *net_buf_add(struct net_buf *buf, size_t len)
{
	return net_buf_simple_add(&buf->b, len);
    9578:	2107      	movs	r1, #7
    957a:	300c      	adds	r0, #12
    957c:	f00f fea4 	bl	192c8 <net_buf_simple_add>
	hbs->acl_mtu = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_SIZE);
    9580:	2345      	movs	r3, #69	; 0x45
    9582:	7003      	strb	r3, [r0, #0]
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    9584:	2306      	movs	r3, #6

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    9586:	f8c0 4002 	str.w	r4, [r0, #2]
    958a:	7184      	strb	r4, [r0, #6]
	hbs->acl_mtu = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_SIZE);
    958c:	7044      	strb	r4, [r0, #1]
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    958e:	7104      	strb	r4, [r0, #4]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_HOST_BUFFER_SIZE, buf, NULL);
    9590:	4622      	mov	r2, r4
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    9592:	70c3      	strb	r3, [r0, #3]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_HOST_BUFFER_SIZE, buf, NULL);
    9594:	4631      	mov	r1, r6
    9596:	f640 4033 	movw	r0, #3123	; 0xc33
    959a:	f008 f9a5 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    959e:	4604      	mov	r4, r0
    95a0:	b9a8      	cbnz	r0, 95ce <bt_init+0x18e>
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_CTL_TO_HOST_FLOW, 1);
    95a2:	2101      	movs	r1, #1
    95a4:	f640 4031 	movw	r0, #3121	; 0xc31
    95a8:	f008 f950 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
    95ac:	4606      	mov	r6, r0
    95ae:	2800      	cmp	r0, #0
    95b0:	f000 8122 	beq.w	97f8 <bt_init+0x3b8>
 *
 * @return Pointer to the value added
 */
static inline uint8_t *net_buf_add_u8(struct net_buf *buf, uint8_t val)
{
	return net_buf_simple_add_u8(&buf->b, val);
    95b4:	2101      	movs	r1, #1
    95b6:	300c      	adds	r0, #12
    95b8:	f01e fa21 	bl	279fe <net_buf_simple_add_u8>
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_CTL_TO_HOST_FLOW, buf, NULL);
    95bc:	4622      	mov	r2, r4
    95be:	4631      	mov	r1, r6
    95c0:	f640 4031 	movw	r0, #3121	; 0xc31
    95c4:	f008 f990 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    95c8:	4604      	mov	r4, r0
    95ca:	2800      	cmp	r0, #0
    95cc:	d0ba      	beq.n	9544 <bt_init+0x104>
		atomic_set_bit(bt_dev.flags, BT_DEV_PRESET_ID);
	}

	bt_finalize_init();
	return 0;
}
    95ce:	4620      	mov	r0, r4
    95d0:	b007      	add	sp, #28
    95d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95d4:	20008000 	.word	0x20008000
    95d8:	20008070 	.word	0x20008070
    95dc:	0002d7bf 	.word	0x0002d7bf
    95e0:	0002a3fc 	.word	0x0002a3fc
    95e4:	0002d7ed 	.word	0x0002d7ed
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_LOCAL_FEATURES, NULL,
    95e8:	2100      	movs	r1, #0
    95ea:	f242 0003 	movw	r0, #8195	; 0x2003
    95ee:	aa05      	add	r2, sp, #20
    95f0:	f008 f97a 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    95f4:	4604      	mov	r4, r0
    95f6:	2800      	cmp	r0, #0
    95f8:	d1e9      	bne.n	95ce <bt_init+0x18e>
	read_le_features_complete(rsp);
    95fa:	9b05      	ldr	r3, [sp, #20]
	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    95fc:	4ebe      	ldr	r6, [pc, #760]	; (98f8 <bt_init+0x4b8>)
	struct bt_hci_rp_le_read_local_features *rp = (void *)buf->data;
    95fe:	68da      	ldr	r2, [r3, #12]
	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    9600:	f8d2 0001 	ldr.w	r0, [r2, #1]
    9604:	f8d2 1005 	ldr.w	r1, [r2, #5]
    9608:	c603      	stmia	r6!, {r0, r1}
	net_buf_unref(rsp);
    960a:	4618      	mov	r0, r3
    960c:	f00f fd3a 	bl	19084 <net_buf_unref>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_BUFFER_SIZE,
    9610:	4621      	mov	r1, r4
    9612:	f242 0002 	movw	r0, #8194	; 0x2002
    9616:	aa05      	add	r2, sp, #20
    9618:	f008 f966 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    961c:	4604      	mov	r4, r0
    961e:	2800      	cmp	r0, #0
    9620:	d1d5      	bne.n	95ce <bt_init+0x18e>
		le_read_buffer_size_complete(rsp);
    9622:	9c05      	ldr	r4, [sp, #20]
	struct bt_hci_rp_le_read_buffer_size *rp = (void *)buf->data;
    9624:	68e3      	ldr	r3, [r4, #12]
	bt_dev.le.acl_mtu = sys_le16_to_cpu(rp->le_max_len);
    9626:	f8b3 2001 	ldrh.w	r2, [r3, #1]
    962a:	b291      	uxth	r1, r2
    962c:	f8a5 20fc 	strh.w	r2, [r5, #252]	; 0xfc
	if (!bt_dev.le.acl_mtu) {
    9630:	b129      	cbz	r1, 963e <bt_init+0x1fe>
	k_sem_init(&bt_dev.le.acl_pkts, rp->le_max_num, rp->le_max_num);
    9632:	78da      	ldrb	r2, [r3, #3]
		union { uintptr_t x; unsigned int val; } parm2 = { .val = limit };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_K_SEM_INIT);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_init(sem, initial_count, limit);
    9634:	4611      	mov	r1, r2
    9636:	f106 0028 	add.w	r0, r6, #40	; 0x28
    963a:	f01f fd98 	bl	2916e <z_impl_k_sem_init>
		net_buf_unref(rsp);
    963e:	4620      	mov	r0, r4
    9640:	f00f fd20 	bl	19084 <net_buf_unref>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    9644:	f895 6074 	ldrb.w	r6, [r5, #116]	; 0x74
    9648:	f016 0620 	ands.w	r6, r6, #32
    964c:	d118      	bne.n	9680 <bt_init+0x240>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP,
    964e:	2102      	movs	r1, #2
    9650:	f640 406d 	movw	r0, #3181	; 0xc6d
    9654:	f008 f8fa 	bl	1184c <bt_hci_cmd_create>
		if (!buf) {
    9658:	4604      	mov	r4, r0
    965a:	2800      	cmp	r0, #0
    965c:	f000 80cc 	beq.w	97f8 <bt_init+0x3b8>
	return net_buf_simple_add(&buf->b, len);
    9660:	2102      	movs	r1, #2
    9662:	300c      	adds	r0, #12
    9664:	f00f fe30 	bl	192c8 <net_buf_simple_add>
		cp_le->le = 0x01;
    9668:	2301      	movs	r3, #1
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    966a:	4621      	mov	r1, r4
		cp_le->le = 0x01;
    966c:	7003      	strb	r3, [r0, #0]
		cp_le->simul = 0x00;
    966e:	7046      	strb	r6, [r0, #1]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    9670:	4632      	mov	r2, r6
    9672:	f640 406d 	movw	r0, #3181	; 0xc6d
    9676:	f008 f937 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    967a:	4604      	mov	r4, r0
    967c:	2800      	cmp	r0, #0
    967e:	d1a6      	bne.n	95ce <bt_init+0x18e>
	if (BT_CMD_LE_STATES(bt_dev.supported_commands)) {
    9680:	f895 3094 	ldrb.w	r3, [r5, #148]	; 0x94
    9684:	071f      	lsls	r7, r3, #28
    9686:	d512      	bpl.n	96ae <bt_init+0x26e>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_SUPP_STATES, NULL,
    9688:	2100      	movs	r1, #0
    968a:	f242 001c 	movw	r0, #8220	; 0x201c
    968e:	aa05      	add	r2, sp, #20
    9690:	f008 f92a 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    9694:	4604      	mov	r4, r0
    9696:	2800      	cmp	r0, #0
    9698:	d199      	bne.n	95ce <bt_init+0x18e>
		le_read_supp_states_complete(rsp);
    969a:	9805      	ldr	r0, [sp, #20]
 *
 *  @return 64-bit integer in host endianness.
 */
static inline uint64_t sys_get_le64(const uint8_t src[8])
{
	return ((uint64_t)sys_get_le32(&src[4]) << 32) | sys_get_le32(&src[0]);
    969c:	68c3      	ldr	r3, [r0, #12]
    969e:	f8d3 2001 	ldr.w	r2, [r3, #1]
    96a2:	f8d3 3005 	ldr.w	r3, [r3, #5]
	bt_dev.le.states = sys_get_le64(rp->le_states);
    96a6:	e9c5 2336 	strd	r2, r3, [r5, #216]	; 0xd8
		net_buf_unref(rsp);
    96aa:	f00f fceb 	bl	19084 <net_buf_unref>
	if (IS_ENABLED(CONFIG_BT_CONN) &&
    96ae:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    96b2:	069e      	lsls	r6, r3, #26
    96b4:	d524      	bpl.n	9700 <bt_init+0x2c0>
		err = hci_le_read_max_data_len(&tx_octets, &tx_time);
    96b6:	f10d 0112 	add.w	r1, sp, #18
    96ba:	a804      	add	r0, sp, #16
    96bc:	f008 f98a 	bl	119d4 <hci_le_read_max_data_len>
		if (err) {
    96c0:	4604      	mov	r4, r0
    96c2:	2800      	cmp	r0, #0
    96c4:	d183      	bne.n	95ce <bt_init+0x18e>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96c6:	2104      	movs	r1, #4
    96c8:	f242 0024 	movw	r0, #8228	; 0x2024
    96cc:	f008 f8be 	bl	1184c <bt_hci_cmd_create>
		if (!buf) {
    96d0:	4606      	mov	r6, r0
    96d2:	2800      	cmp	r0, #0
    96d4:	f000 8090 	beq.w	97f8 <bt_init+0x3b8>
    96d8:	2104      	movs	r1, #4
    96da:	300c      	adds	r0, #12
    96dc:	f00f fdf4 	bl	192c8 <net_buf_simple_add>
		cp->max_tx_octets = sys_cpu_to_le16(tx_octets);
    96e0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96e4:	4622      	mov	r2, r4
		cp->max_tx_octets = sys_cpu_to_le16(tx_octets);
    96e6:	8003      	strh	r3, [r0, #0]
		cp->max_tx_time = sys_cpu_to_le16(tx_time);
    96e8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96ec:	4631      	mov	r1, r6
		cp->max_tx_time = sys_cpu_to_le16(tx_time);
    96ee:	8043      	strh	r3, [r0, #2]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96f0:	f242 0024 	movw	r0, #8228	; 0x2024
    96f4:	f008 f8f8 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    96f8:	4604      	mov	r4, r0
    96fa:	2800      	cmp	r0, #0
    96fc:	f47f af67 	bne.w	95ce <bt_init+0x18e>
	if (BT_FEAT_LE_PRIVACY(bt_dev.le.features)) {
    9700:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    9704:	065c      	lsls	r4, r3, #25
    9706:	d510      	bpl.n	972a <bt_init+0x2ea>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_RL_SIZE, NULL,
    9708:	2100      	movs	r1, #0
    970a:	f242 002a 	movw	r0, #8234	; 0x202a
    970e:	aa05      	add	r2, sp, #20
    9710:	f008 f8ea 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    9714:	4604      	mov	r4, r0
    9716:	2800      	cmp	r0, #0
    9718:	f47f af59 	bne.w	95ce <bt_init+0x18e>
		le_read_resolving_list_size_complete(rsp);
    971c:	9805      	ldr	r0, [sp, #20]
	bt_dev.le.rl_size = rp->rl_size;
    971e:	68c3      	ldr	r3, [r0, #12]
    9720:	785b      	ldrb	r3, [r3, #1]
    9722:	f885 3118 	strb.w	r3, [r5, #280]	; 0x118
		net_buf_unref(rsp);
    9726:	f00f fcad 	bl	19084 <net_buf_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EVENT_MASK, sizeof(*cp_mask));
    972a:	2108      	movs	r1, #8
    972c:	f242 0001 	movw	r0, #8193	; 0x2001
    9730:	f008 f88c 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
    9734:	4604      	mov	r4, r0
    9736:	2800      	cmp	r0, #0
    9738:	d05e      	beq.n	97f8 <bt_init+0x3b8>
    973a:	2108      	movs	r1, #8
    973c:	300c      	adds	r0, #12
    973e:	f00f fdc3 	bl	192c8 <net_buf_simple_add>
		     BT_FEAT_LE_PRIVACY(bt_dev.le.features)) ||
    9742:	f895 10d0 	ldrb.w	r1, [r5, #208]	; 0xd0
			mask |= BT_EVT_MASK_LE_CONN_COMPLETE;
    9746:	f240 2302 	movw	r3, #514	; 0x202
    974a:	f011 0f40 	tst.w	r1, #64	; 0x40
    974e:	bf08      	it	eq
    9750:	2303      	moveq	r3, #3
    9752:	4602      	mov	r2, r0
		if (BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features)) {
    9754:	0788      	lsls	r0, r1, #30
			mask |= BT_EVT_MASK_LE_CONN_PARAM_REQ;
    9756:	bf4c      	ite	mi
    9758:	f043 002c 	orrmi.w	r0, r3, #44	; 0x2c
		mask |= BT_EVT_MASK_LE_REMOTE_FEAT_COMPLETE;
    975c:	f043 000c 	orrpl.w	r0, r3, #12
		if (IS_ENABLED(CONFIG_BT_DATA_LEN_UPDATE) &&
    9760:	068b      	lsls	r3, r1, #26
		if (IS_ENABLED(CONFIG_BT_PHY_UPDATE) &&
    9762:	f895 30d1 	ldrb.w	r3, [r5, #209]	; 0xd1
			mask |= BT_EVT_MASK_LE_DATA_LEN_CHANGE;
    9766:	bf48      	it	mi
    9768:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
		if (IS_ENABLED(CONFIG_BT_PHY_UPDATE) &&
    976c:	f013 0f09 	tst.w	r3, #9
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    9770:	f895 309a 	ldrb.w	r3, [r5, #154]	; 0x9a
			mask |= BT_EVT_MASK_LE_PHY_UPDATE_COMPLETE;
    9774:	bf18      	it	ne
    9776:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    977a:	f003 0306 	and.w	r3, r3, #6
	if (IS_ENABLED(CONFIG_BT_SMP) &&
    977e:	07cf      	lsls	r7, r1, #31
		mask |= BT_EVT_MASK_LE_LTK_REQUEST;
    9780:	bf48      	it	mi
    9782:	f040 0010 	orrmi.w	r0, r0, #16
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    9786:	2b06      	cmp	r3, #6
		mask |= BT_EVT_MASK_LE_GENERATE_DHKEY_COMPLETE;
    9788:	bf08      	it	eq
    978a:	f440 70c0 	orreq.w	r0, r0, #384	; 0x180
	sys_put_le64(mask, cp_mask->events);
    978e:	2100      	movs	r1, #0
    9790:	f01c fad0 	bl	25d34 <sys_put_le64>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_EVENT_MASK, buf, NULL);
    9794:	4621      	mov	r1, r4
    9796:	2200      	movs	r2, #0
    9798:	f242 0001 	movw	r0, #8193	; 0x2001
    979c:	f008 f8a4 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    97a0:	4604      	mov	r4, r0
    97a2:	2800      	cmp	r0, #0
    97a4:	f47f af13 	bne.w	95ce <bt_init+0x18e>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    97a8:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
	if (bt_dev.le.acl_mtu) {
    97ac:	f8b5 10fc 	ldrh.w	r1, [r5, #252]	; 0xfc
	if (BT_FEAT_BREDR(bt_dev.features)) {
    97b0:	069e      	lsls	r6, r3, #26
    97b2:	d424      	bmi.n	97fe <bt_init+0x3be>
	if (bt_dev.le.acl_mtu) {
    97b4:	b9c9      	cbnz	r1, 97ea <bt_init+0x3aa>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BUFFER_SIZE, NULL, &rsp);
    97b6:	f241 0005 	movw	r0, #4101	; 0x1005
    97ba:	aa05      	add	r2, sp, #20
    97bc:	f008 f894 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    97c0:	4604      	mov	r4, r0
    97c2:	2800      	cmp	r0, #0
    97c4:	f47f af03 	bne.w	95ce <bt_init+0x18e>
	if (bt_dev.le.acl_mtu) {
    97c8:	f8b5 30fc 	ldrh.w	r3, [r5, #252]	; 0xfc
	read_buffer_size_complete(rsp);
    97cc:	9c05      	ldr	r4, [sp, #20]
	if (bt_dev.le.acl_mtu) {
    97ce:	b94b      	cbnz	r3, 97e4 <bt_init+0x3a4>
	struct bt_hci_rp_read_buffer_size *rp = (void *)buf->data;
    97d0:	68e3      	ldr	r3, [r4, #12]
	bt_dev.le.acl_mtu = sys_le16_to_cpu(rp->acl_max_len);
    97d2:	f8b3 2001 	ldrh.w	r2, [r3, #1]
    97d6:	f8a5 20fc 	strh.w	r2, [r5, #252]	; 0xfc
	k_sem_init(&bt_dev.le.acl_pkts, pkts, pkts);
    97da:	889a      	ldrh	r2, [r3, #4]
    97dc:	4847      	ldr	r0, [pc, #284]	; (98fc <bt_init+0x4bc>)
    97de:	4611      	mov	r1, r2
    97e0:	f01f fcc5 	bl	2916e <z_impl_k_sem_init>
	net_buf_unref(rsp);
    97e4:	4620      	mov	r0, r4
    97e6:	f00f fc4d 	bl	19084 <net_buf_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_EVENT_MASK, sizeof(*ev));
    97ea:	2108      	movs	r1, #8
    97ec:	f640 4001 	movw	r0, #3073	; 0xc01
    97f0:	f008 f82c 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
    97f4:	4604      	mov	r4, r0
    97f6:	b980      	cbnz	r0, 981a <bt_init+0x3da>
		return -ENOBUFS;
    97f8:	f06f 0468 	mvn.w	r4, #104	; 0x68
    97fc:	e6e7      	b.n	95ce <bt_init+0x18e>
	else if (!bt_dev.le.acl_mtu) {
    97fe:	2900      	cmp	r1, #0
    9800:	d1f3      	bne.n	97ea <bt_init+0x3aa>
		LOG_ERR("ACL BR/EDR buffers not initialized");
    9802:	4b3f      	ldr	r3, [pc, #252]	; (9900 <bt_init+0x4c0>)
    9804:	2201      	movs	r2, #1
    9806:	e9cd 0301 	strd	r0, r3, [sp, #4]
    980a:	493e      	ldr	r1, [pc, #248]	; (9904 <bt_init+0x4c4>)
    980c:	4603      	mov	r3, r0
    980e:	9000      	str	r0, [sp, #0]
    9810:	f01c fa79 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    9814:	f06f 0404 	mvn.w	r4, #4
    9818:	e6d9      	b.n	95ce <bt_init+0x18e>
    981a:	2108      	movs	r1, #8
    981c:	300c      	adds	r0, #12
    981e:	f00f fd53 	bl	192c8 <net_buf_simple_add>
	if (IS_ENABLED(CONFIG_BT_SMP) &&
    9822:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    9826:	4602      	mov	r2, r0
    9828:	07d9      	lsls	r1, r3, #31
    982a:	d41c      	bmi.n	9866 <bt_init+0x426>
		mask |= BT_EVT_MASK_REMOTE_VERSION_INFO;
    982c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    9830:	4835      	ldr	r0, [pc, #212]	; (9908 <bt_init+0x4c8>)
	sys_put_le64(mask, ev->events);
    9832:	f01c fa7f 	bl	25d34 <sys_put_le64>
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_EVENT_MASK, buf, NULL);
    9836:	4621      	mov	r1, r4
    9838:	2200      	movs	r2, #0
    983a:	f640 4001 	movw	r0, #3073	; 0xc01
    983e:	f008 f853 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    9842:	4604      	mov	r4, r0
    9844:	2800      	cmp	r0, #0
    9846:	f47f aec2 	bne.w	95ce <bt_init+0x18e>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_VERSION_INFO, NULL, &rsp);
    984a:	4601      	mov	r1, r0
    984c:	aa05      	add	r2, sp, #20
    984e:	f64f 4001 	movw	r0, #64513	; 0xfc01
    9852:	f008 f849 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    9856:	4606      	mov	r6, r0
    9858:	b148      	cbz	r0, 986e <bt_init+0x42e>
		LOG_WRN("Vendor HCI extensions not available");
    985a:	4b2c      	ldr	r3, [pc, #176]	; (990c <bt_init+0x4cc>)
			LOG_WRN("Failed to read supported vendor features");
    985c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    9860:	9400      	str	r4, [sp, #0]
    9862:	4623      	mov	r3, r4
    9864:	e013      	b.n	988e <bt_init+0x44e>
		mask |= BT_EVT_MASK_ENCRYPT_KEY_REFRESH_COMPLETE;
    9866:	a122      	add	r1, pc, #136	; (adr r1, 98f0 <bt_init+0x4b0>)
    9868:	e9d1 0100 	ldrd	r0, r1, [r1]
    986c:	e7e1      	b.n	9832 <bt_init+0x3f2>
	net_buf_unref(rsp);
    986e:	9805      	ldr	r0, [sp, #20]
    9870:	f00f fc08 	bl	19084 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_COMMANDS,
    9874:	4631      	mov	r1, r6
    9876:	f64f 4002 	movw	r0, #64514	; 0xfc02
    987a:	aa05      	add	r2, sp, #20
    987c:	f008 f834 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
    9880:	4604      	mov	r4, r0
    9882:	b1c0      	cbz	r0, 98b6 <bt_init+0x476>
		LOG_WRN("Failed to read supported vendor commands");
    9884:	4b22      	ldr	r3, [pc, #136]	; (9910 <bt_init+0x4d0>)
    9886:	9600      	str	r6, [sp, #0]
    9888:	e9cd 6301 	strd	r6, r3, [sp, #4]
    988c:	4633      	mov	r3, r6
			LOG_WRN("Failed to read supported vendor features");
    988e:	2202      	movs	r2, #2
    9890:	4618      	mov	r0, r3
    9892:	491c      	ldr	r1, [pc, #112]	; (9904 <bt_init+0x4c4>)
    9894:	f01c fa37 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	err = bt_id_init();
    9898:	f009 faca 	bl	12e30 <bt_id_init>
	if (err) {
    989c:	4604      	mov	r4, r0
    989e:	2800      	cmp	r0, #0
    98a0:	f47f ae95 	bne.w	95ce <bt_init+0x18e>
		err = bt_conn_init();
    98a4:	f00a ffaa 	bl	147fc <bt_conn_init>
		if (err) {
    98a8:	4604      	mov	r4, r0
    98aa:	2800      	cmp	r0, #0
    98ac:	f47f ae8f 	bne.w	95ce <bt_init+0x18e>
	bt_finalize_init();
    98b0:	f008 fe0e 	bl	124d0 <bt_finalize_init>
	return 0;
    98b4:	e68b      	b.n	95ce <bt_init+0x18e>
	rp.cmds = (void *)rsp->data;
    98b6:	9805      	ldr	r0, [sp, #20]
	memcpy(bt_dev.vs_commands, rp.cmds->commands, BT_DEV_VS_CMDS_MAX);
    98b8:	68c3      	ldr	r3, [r0, #12]
    98ba:	f8b3 3001 	ldrh.w	r3, [r3, #1]
    98be:	f8a5 30b9 	strh.w	r3, [r5, #185]	; 0xb9
	net_buf_unref(rsp);
    98c2:	f00f fbdf 	bl	19084 <net_buf_unref>
	if (BT_VS_CMD_SUP_FEAT(bt_dev.vs_commands)) {
    98c6:	f895 30b9 	ldrb.w	r3, [r5, #185]	; 0xb9
    98ca:	075b      	lsls	r3, r3, #29
    98cc:	d5e4      	bpl.n	9898 <bt_init+0x458>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_FEATURES,
    98ce:	4621      	mov	r1, r4
    98d0:	f64f 4003 	movw	r0, #64515	; 0xfc03
    98d4:	aa05      	add	r2, sp, #20
    98d6:	f008 f807 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
    98da:	b108      	cbz	r0, 98e0 <bt_init+0x4a0>
			LOG_WRN("Failed to read supported vendor features");
    98dc:	4b0d      	ldr	r3, [pc, #52]	; (9914 <bt_init+0x4d4>)
    98de:	e7bd      	b.n	985c <bt_init+0x41c>
		rp.feat = (void *)rsp->data;
    98e0:	9805      	ldr	r0, [sp, #20]
		memcpy(bt_dev.vs_features, rp.feat->features,
    98e2:	68c3      	ldr	r3, [r0, #12]
    98e4:	785b      	ldrb	r3, [r3, #1]
    98e6:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
		net_buf_unref(rsp);
    98ea:	f00f fbcb 	bl	19084 <net_buf_unref>
    98ee:	e7d3      	b.n	9898 <bt_init+0x458>
    98f0:	02008890 	.word	0x02008890
    98f4:	20008000 	.word	0x20008000
    98f8:	200080d0 	.word	0x200080d0
    98fc:	20008100 	.word	0x20008100
    9900:	0002d811 	.word	0x0002d811
    9904:	0002a3fc 	.word	0x0002a3fc
    9908:	02008810 	.word	0x02008810
    990c:	0002d834 	.word	0x0002d834
    9910:	0002d858 	.word	0x0002d858
    9914:	0002d881 	.word	0x0002d881

00009918 <__ieee754_log>:
    9918:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    991c:	4602      	mov	r2, r0
    991e:	460b      	mov	r3, r1
    9920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9924:	460d      	mov	r5, r1
    9926:	b087      	sub	sp, #28
    9928:	da24      	bge.n	9974 <__ieee754_log+0x5c>
    992a:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    992e:	4304      	orrs	r4, r0
    9930:	d108      	bne.n	9944 <__ieee754_log+0x2c>
    9932:	2200      	movs	r2, #0
    9934:	2300      	movs	r3, #0
    9936:	2000      	movs	r0, #0
    9938:	49c9      	ldr	r1, [pc, #804]	; (9c60 <__ieee754_log+0x348>)
    993a:	f7fe fef3 	bl	8724 <__aeabi_ddiv>
    993e:	b007      	add	sp, #28
    9940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9944:	2900      	cmp	r1, #0
    9946:	da04      	bge.n	9952 <__ieee754_log+0x3a>
    9948:	f7fe fc0a 	bl	8160 <__aeabi_dsub>
    994c:	2200      	movs	r2, #0
    994e:	2300      	movs	r3, #0
    9950:	e7f3      	b.n	993a <__ieee754_log+0x22>
    9952:	2200      	movs	r2, #0
    9954:	4bc3      	ldr	r3, [pc, #780]	; (9c64 <__ieee754_log+0x34c>)
    9956:	f7fe fdbb 	bl	84d0 <__aeabi_dmul>
    995a:	460b      	mov	r3, r1
    995c:	460d      	mov	r5, r1
    995e:	4602      	mov	r2, r0
    9960:	f06f 0135 	mvn.w	r1, #53	; 0x35
    9964:	48c0      	ldr	r0, [pc, #768]	; (9c68 <__ieee754_log+0x350>)
    9966:	4285      	cmp	r5, r0
    9968:	dd06      	ble.n	9978 <__ieee754_log+0x60>
    996a:	4610      	mov	r0, r2
    996c:	4619      	mov	r1, r3
    996e:	f7fe fbf9 	bl	8164 <__adddf3>
    9972:	e7e4      	b.n	993e <__ieee754_log+0x26>
    9974:	2100      	movs	r1, #0
    9976:	e7f5      	b.n	9964 <__ieee754_log+0x4c>
    9978:	152c      	asrs	r4, r5, #20
    997a:	f3c5 0513 	ubfx	r5, r5, #0, #20
    997e:	4610      	mov	r0, r2
    9980:	2200      	movs	r2, #0
    9982:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    9986:	440c      	add	r4, r1
    9988:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
    998c:	f601 7164 	addw	r1, r1, #3940	; 0xf64
    9990:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
    9994:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
    9998:	eb04 5416 	add.w	r4, r4, r6, lsr #20
    999c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
    99a0:	ea41 0305 	orr.w	r3, r1, r5
    99a4:	4619      	mov	r1, r3
    99a6:	4bb1      	ldr	r3, [pc, #708]	; (9c6c <__ieee754_log+0x354>)
    99a8:	f7fe fbda 	bl	8160 <__aeabi_dsub>
    99ac:	1cab      	adds	r3, r5, #2
    99ae:	4682      	mov	sl, r0
    99b0:	468b      	mov	fp, r1
    99b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    99b6:	2200      	movs	r2, #0
    99b8:	2b02      	cmp	r3, #2
    99ba:	dc53      	bgt.n	9a64 <__ieee754_log+0x14c>
    99bc:	2300      	movs	r3, #0
    99be:	f7ff fb07 	bl	8fd0 <__aeabi_dcmpeq>
    99c2:	b1d0      	cbz	r0, 99fa <__ieee754_log+0xe2>
    99c4:	2c00      	cmp	r4, #0
    99c6:	f000 8120 	beq.w	9c0a <__ieee754_log+0x2f2>
    99ca:	4620      	mov	r0, r4
    99cc:	f7fe fd16 	bl	83fc <__aeabi_i2d>
    99d0:	4606      	mov	r6, r0
    99d2:	460f      	mov	r7, r1
    99d4:	a38e      	add	r3, pc, #568	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    99d6:	e9d3 2300 	ldrd	r2, r3, [r3]
    99da:	f7fe fd79 	bl	84d0 <__aeabi_dmul>
    99de:	4604      	mov	r4, r0
    99e0:	460d      	mov	r5, r1
    99e2:	4630      	mov	r0, r6
    99e4:	4639      	mov	r1, r7
    99e6:	a38c      	add	r3, pc, #560	; (adr r3, 9c18 <__ieee754_log+0x300>)
    99e8:	e9d3 2300 	ldrd	r2, r3, [r3]
    99ec:	f7fe fd70 	bl	84d0 <__aeabi_dmul>
    99f0:	4602      	mov	r2, r0
    99f2:	460b      	mov	r3, r1
    99f4:	4620      	mov	r0, r4
    99f6:	4629      	mov	r1, r5
    99f8:	e7b9      	b.n	996e <__ieee754_log+0x56>
    99fa:	a389      	add	r3, pc, #548	; (adr r3, 9c20 <__ieee754_log+0x308>)
    99fc:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a00:	4650      	mov	r0, sl
    9a02:	4659      	mov	r1, fp
    9a04:	f7fe fd64 	bl	84d0 <__aeabi_dmul>
    9a08:	4602      	mov	r2, r0
    9a0a:	460b      	mov	r3, r1
    9a0c:	2000      	movs	r0, #0
    9a0e:	4998      	ldr	r1, [pc, #608]	; (9c70 <__ieee754_log+0x358>)
    9a10:	f7fe fba6 	bl	8160 <__aeabi_dsub>
    9a14:	4606      	mov	r6, r0
    9a16:	460f      	mov	r7, r1
    9a18:	4652      	mov	r2, sl
    9a1a:	465b      	mov	r3, fp
    9a1c:	4650      	mov	r0, sl
    9a1e:	4659      	mov	r1, fp
    9a20:	f7fe fd56 	bl	84d0 <__aeabi_dmul>
    9a24:	4602      	mov	r2, r0
    9a26:	460b      	mov	r3, r1
    9a28:	4630      	mov	r0, r6
    9a2a:	4639      	mov	r1, r7
    9a2c:	f7fe fd50 	bl	84d0 <__aeabi_dmul>
    9a30:	4606      	mov	r6, r0
    9a32:	460f      	mov	r7, r1
    9a34:	b914      	cbnz	r4, 9a3c <__ieee754_log+0x124>
    9a36:	4632      	mov	r2, r6
    9a38:	463b      	mov	r3, r7
    9a3a:	e0a0      	b.n	9b7e <__ieee754_log+0x266>
    9a3c:	4620      	mov	r0, r4
    9a3e:	f7fe fcdd 	bl	83fc <__aeabi_i2d>
    9a42:	4680      	mov	r8, r0
    9a44:	4689      	mov	r9, r1
    9a46:	a372      	add	r3, pc, #456	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9a48:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a4c:	f7fe fd40 	bl	84d0 <__aeabi_dmul>
    9a50:	4604      	mov	r4, r0
    9a52:	460d      	mov	r5, r1
    9a54:	4640      	mov	r0, r8
    9a56:	4649      	mov	r1, r9
    9a58:	a36f      	add	r3, pc, #444	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a5e:	f7fe fd37 	bl	84d0 <__aeabi_dmul>
    9a62:	e0a5      	b.n	9bb0 <__ieee754_log+0x298>
    9a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9a68:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
    9a6c:	f7fe fb7a 	bl	8164 <__adddf3>
    9a70:	4602      	mov	r2, r0
    9a72:	460b      	mov	r3, r1
    9a74:	4650      	mov	r0, sl
    9a76:	4659      	mov	r1, fp
    9a78:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
    9a7c:	f7fe fe52 	bl	8724 <__aeabi_ddiv>
    9a80:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
    9a84:	3551      	adds	r5, #81	; 0x51
    9a86:	e9cd 0100 	strd	r0, r1, [sp]
    9a8a:	4620      	mov	r0, r4
    9a8c:	4335      	orrs	r5, r6
    9a8e:	f7fe fcb5 	bl	83fc <__aeabi_i2d>
    9a92:	e9dd 2300 	ldrd	r2, r3, [sp]
    9a96:	e9cd 0102 	strd	r0, r1, [sp, #8]
    9a9a:	4610      	mov	r0, r2
    9a9c:	4619      	mov	r1, r3
    9a9e:	f7fe fd17 	bl	84d0 <__aeabi_dmul>
    9aa2:	4602      	mov	r2, r0
    9aa4:	460b      	mov	r3, r1
    9aa6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    9aaa:	f7fe fd11 	bl	84d0 <__aeabi_dmul>
    9aae:	4680      	mov	r8, r0
    9ab0:	4689      	mov	r9, r1
    9ab2:	a35d      	add	r3, pc, #372	; (adr r3, 9c28 <__ieee754_log+0x310>)
    9ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ab8:	f7fe fd0a 	bl	84d0 <__aeabi_dmul>
    9abc:	a35c      	add	r3, pc, #368	; (adr r3, 9c30 <__ieee754_log+0x318>)
    9abe:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ac2:	f7fe fb4f 	bl	8164 <__adddf3>
    9ac6:	4642      	mov	r2, r8
    9ac8:	464b      	mov	r3, r9
    9aca:	f7fe fd01 	bl	84d0 <__aeabi_dmul>
    9ace:	a35a      	add	r3, pc, #360	; (adr r3, 9c38 <__ieee754_log+0x320>)
    9ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ad4:	f7fe fb46 	bl	8164 <__adddf3>
    9ad8:	4642      	mov	r2, r8
    9ada:	464b      	mov	r3, r9
    9adc:	f7fe fcf8 	bl	84d0 <__aeabi_dmul>
    9ae0:	a357      	add	r3, pc, #348	; (adr r3, 9c40 <__ieee754_log+0x328>)
    9ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ae6:	f7fe fb3d 	bl	8164 <__adddf3>
    9aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9aee:	f7fe fcef 	bl	84d0 <__aeabi_dmul>
    9af2:	a355      	add	r3, pc, #340	; (adr r3, 9c48 <__ieee754_log+0x330>)
    9af4:	e9d3 2300 	ldrd	r2, r3, [r3]
    9af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9afc:	4640      	mov	r0, r8
    9afe:	4649      	mov	r1, r9
    9b00:	f7fe fce6 	bl	84d0 <__aeabi_dmul>
    9b04:	a352      	add	r3, pc, #328	; (adr r3, 9c50 <__ieee754_log+0x338>)
    9b06:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b0a:	f7fe fb2b 	bl	8164 <__adddf3>
    9b0e:	4642      	mov	r2, r8
    9b10:	464b      	mov	r3, r9
    9b12:	f7fe fcdd 	bl	84d0 <__aeabi_dmul>
    9b16:	a350      	add	r3, pc, #320	; (adr r3, 9c58 <__ieee754_log+0x340>)
    9b18:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b1c:	f7fe fb22 	bl	8164 <__adddf3>
    9b20:	4642      	mov	r2, r8
    9b22:	464b      	mov	r3, r9
    9b24:	f7fe fcd4 	bl	84d0 <__aeabi_dmul>
    9b28:	4602      	mov	r2, r0
    9b2a:	460b      	mov	r3, r1
    9b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9b30:	f7fe fb18 	bl	8164 <__adddf3>
    9b34:	2d00      	cmp	r5, #0
    9b36:	4680      	mov	r8, r0
    9b38:	4689      	mov	r9, r1
    9b3a:	dd48      	ble.n	9bce <__ieee754_log+0x2b6>
    9b3c:	2200      	movs	r2, #0
    9b3e:	4b4c      	ldr	r3, [pc, #304]	; (9c70 <__ieee754_log+0x358>)
    9b40:	4650      	mov	r0, sl
    9b42:	4659      	mov	r1, fp
    9b44:	f7fe fcc4 	bl	84d0 <__aeabi_dmul>
    9b48:	4652      	mov	r2, sl
    9b4a:	465b      	mov	r3, fp
    9b4c:	f7fe fcc0 	bl	84d0 <__aeabi_dmul>
    9b50:	4602      	mov	r2, r0
    9b52:	460b      	mov	r3, r1
    9b54:	4606      	mov	r6, r0
    9b56:	460f      	mov	r7, r1
    9b58:	4640      	mov	r0, r8
    9b5a:	4649      	mov	r1, r9
    9b5c:	f7fe fb02 	bl	8164 <__adddf3>
    9b60:	e9dd 2300 	ldrd	r2, r3, [sp]
    9b64:	f7fe fcb4 	bl	84d0 <__aeabi_dmul>
    9b68:	4680      	mov	r8, r0
    9b6a:	4689      	mov	r9, r1
    9b6c:	b964      	cbnz	r4, 9b88 <__ieee754_log+0x270>
    9b6e:	4602      	mov	r2, r0
    9b70:	460b      	mov	r3, r1
    9b72:	4630      	mov	r0, r6
    9b74:	4639      	mov	r1, r7
    9b76:	f7fe faf3 	bl	8160 <__aeabi_dsub>
    9b7a:	4602      	mov	r2, r0
    9b7c:	460b      	mov	r3, r1
    9b7e:	4650      	mov	r0, sl
    9b80:	4659      	mov	r1, fp
    9b82:	f7fe faed 	bl	8160 <__aeabi_dsub>
    9b86:	e6da      	b.n	993e <__ieee754_log+0x26>
    9b88:	a321      	add	r3, pc, #132	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9b92:	f7fe fc9d 	bl	84d0 <__aeabi_dmul>
    9b96:	4604      	mov	r4, r0
    9b98:	460d      	mov	r5, r1
    9b9a:	a31f      	add	r3, pc, #124	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9ba4:	f7fe fc94 	bl	84d0 <__aeabi_dmul>
    9ba8:	4642      	mov	r2, r8
    9baa:	464b      	mov	r3, r9
    9bac:	f7fe fada 	bl	8164 <__adddf3>
    9bb0:	4602      	mov	r2, r0
    9bb2:	460b      	mov	r3, r1
    9bb4:	4630      	mov	r0, r6
    9bb6:	4639      	mov	r1, r7
    9bb8:	f7fe fad2 	bl	8160 <__aeabi_dsub>
    9bbc:	4652      	mov	r2, sl
    9bbe:	465b      	mov	r3, fp
    9bc0:	f7fe face 	bl	8160 <__aeabi_dsub>
    9bc4:	4602      	mov	r2, r0
    9bc6:	460b      	mov	r3, r1
    9bc8:	4620      	mov	r0, r4
    9bca:	4629      	mov	r1, r5
    9bcc:	e7d9      	b.n	9b82 <__ieee754_log+0x26a>
    9bce:	4602      	mov	r2, r0
    9bd0:	460b      	mov	r3, r1
    9bd2:	4650      	mov	r0, sl
    9bd4:	4659      	mov	r1, fp
    9bd6:	f7fe fac3 	bl	8160 <__aeabi_dsub>
    9bda:	e9dd 2300 	ldrd	r2, r3, [sp]
    9bde:	f7fe fc77 	bl	84d0 <__aeabi_dmul>
    9be2:	4606      	mov	r6, r0
    9be4:	460f      	mov	r7, r1
    9be6:	2c00      	cmp	r4, #0
    9be8:	f43f af25 	beq.w	9a36 <__ieee754_log+0x11e>
    9bec:	a308      	add	r3, pc, #32	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9bee:	e9d3 2300 	ldrd	r2, r3, [r3]
    9bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9bf6:	f7fe fc6b 	bl	84d0 <__aeabi_dmul>
    9bfa:	4604      	mov	r4, r0
    9bfc:	460d      	mov	r5, r1
    9bfe:	a306      	add	r3, pc, #24	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9c00:	e9d3 2300 	ldrd	r2, r3, [r3]
    9c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9c08:	e729      	b.n	9a5e <__ieee754_log+0x146>
    9c0a:	2000      	movs	r0, #0
    9c0c:	2100      	movs	r1, #0
    9c0e:	e696      	b.n	993e <__ieee754_log+0x26>
    9c10:	fee00000 	.word	0xfee00000
    9c14:	3fe62e42 	.word	0x3fe62e42
    9c18:	35793c76 	.word	0x35793c76
    9c1c:	3dea39ef 	.word	0x3dea39ef
    9c20:	55555555 	.word	0x55555555
    9c24:	3fd55555 	.word	0x3fd55555
    9c28:	df3e5244 	.word	0xdf3e5244
    9c2c:	3fc2f112 	.word	0x3fc2f112
    9c30:	96cb03de 	.word	0x96cb03de
    9c34:	3fc74664 	.word	0x3fc74664
    9c38:	94229359 	.word	0x94229359
    9c3c:	3fd24924 	.word	0x3fd24924
    9c40:	55555593 	.word	0x55555593
    9c44:	3fe55555 	.word	0x3fe55555
    9c48:	d078c69f 	.word	0xd078c69f
    9c4c:	3fc39a09 	.word	0x3fc39a09
    9c50:	1d8e78af 	.word	0x1d8e78af
    9c54:	3fcc71c5 	.word	0x3fcc71c5
    9c58:	9997fa04 	.word	0x9997fa04
    9c5c:	3fd99999 	.word	0x3fd99999
    9c60:	c3500000 	.word	0xc3500000
    9c64:	43500000 	.word	0x43500000
    9c68:	7fefffff 	.word	0x7fefffff
    9c6c:	3ff00000 	.word	0x3ff00000
    9c70:	3fe00000 	.word	0x3fe00000
    9c74:	00000000 	.word	0x00000000

00009c78 <_dtoa_r>:
    9c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c7c:	4614      	mov	r4, r2
    9c7e:	b097      	sub	sp, #92	; 0x5c
    9c80:	461d      	mov	r5, r3
    9c82:	6a47      	ldr	r7, [r0, #36]	; 0x24
    9c84:	4683      	mov	fp, r0
    9c86:	9e23      	ldr	r6, [sp, #140]	; 0x8c
    9c88:	e9cd 4504 	strd	r4, r5, [sp, #16]
    9c8c:	b97f      	cbnz	r7, 9cae <_dtoa_r+0x36>
    9c8e:	2010      	movs	r0, #16
    9c90:	f018 ffcc 	bl	22c2c <malloc>
    9c94:	4602      	mov	r2, r0
    9c96:	f8cb 0024 	str.w	r0, [fp, #36]	; 0x24
    9c9a:	b920      	cbnz	r0, 9ca6 <_dtoa_r+0x2e>
    9c9c:	4ba2      	ldr	r3, [pc, #648]	; (9f28 <_dtoa_r+0x2b0>)
    9c9e:	21ea      	movs	r1, #234	; 0xea
    9ca0:	48a2      	ldr	r0, [pc, #648]	; (9f2c <_dtoa_r+0x2b4>)
    9ca2:	f019 fbfb 	bl	2349c <__assert_func>
    9ca6:	e9c0 7701 	strd	r7, r7, [r0, #4]
    9caa:	6007      	str	r7, [r0, #0]
    9cac:	60c7      	str	r7, [r0, #12]
    9cae:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9cb2:	6819      	ldr	r1, [r3, #0]
    9cb4:	b159      	cbz	r1, 9cce <_dtoa_r+0x56>
    9cb6:	685a      	ldr	r2, [r3, #4]
    9cb8:	2301      	movs	r3, #1
    9cba:	4658      	mov	r0, fp
    9cbc:	4093      	lsls	r3, r2
    9cbe:	604a      	str	r2, [r1, #4]
    9cc0:	608b      	str	r3, [r1, #8]
    9cc2:	f019 fd2b 	bl	2371c <_Bfree>
    9cc6:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9cca:	2200      	movs	r2, #0
    9ccc:	601a      	str	r2, [r3, #0]
    9cce:	1e2b      	subs	r3, r5, #0
    9cd0:	bfb7      	itett	lt
    9cd2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    9cd6:	2300      	movge	r3, #0
    9cd8:	2201      	movlt	r2, #1
    9cda:	9305      	strlt	r3, [sp, #20]
    9cdc:	bfa8      	it	ge
    9cde:	6033      	strge	r3, [r6, #0]
    9ce0:	9f05      	ldr	r7, [sp, #20]
    9ce2:	4b93      	ldr	r3, [pc, #588]	; (9f30 <_dtoa_r+0x2b8>)
    9ce4:	bfb8      	it	lt
    9ce6:	6032      	strlt	r2, [r6, #0]
    9ce8:	43bb      	bics	r3, r7
    9cea:	d119      	bne.n	9d20 <_dtoa_r+0xa8>
    9cec:	f242 730f 	movw	r3, #9999	; 0x270f
    9cf0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    9cf2:	6013      	str	r3, [r2, #0]
    9cf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
    9cf8:	4323      	orrs	r3, r4
    9cfa:	f000 85e0 	beq.w	a8be <_dtoa_r+0xc46>
    9cfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
    9d00:	b953      	cbnz	r3, 9d18 <_dtoa_r+0xa0>
    9d02:	4b8c      	ldr	r3, [pc, #560]	; (9f34 <_dtoa_r+0x2bc>)
    9d04:	e021      	b.n	9d4a <_dtoa_r+0xd2>
    9d06:	4b8c      	ldr	r3, [pc, #560]	; (9f38 <_dtoa_r+0x2c0>)
    9d08:	9308      	str	r3, [sp, #32]
    9d0a:	3308      	adds	r3, #8
    9d0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    9d0e:	6013      	str	r3, [r2, #0]
    9d10:	9808      	ldr	r0, [sp, #32]
    9d12:	b017      	add	sp, #92	; 0x5c
    9d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9d18:	4b86      	ldr	r3, [pc, #536]	; (9f34 <_dtoa_r+0x2bc>)
    9d1a:	9308      	str	r3, [sp, #32]
    9d1c:	3303      	adds	r3, #3
    9d1e:	e7f5      	b.n	9d0c <_dtoa_r+0x94>
    9d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9d24:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9d2c:	2200      	movs	r2, #0
    9d2e:	2300      	movs	r3, #0
    9d30:	f7ff f94e 	bl	8fd0 <__aeabi_dcmpeq>
    9d34:	4680      	mov	r8, r0
    9d36:	b150      	cbz	r0, 9d4e <_dtoa_r+0xd6>
    9d38:	2301      	movs	r3, #1
    9d3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
    9d3c:	6013      	str	r3, [r2, #0]
    9d3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    9d40:	b113      	cbz	r3, 9d48 <_dtoa_r+0xd0>
    9d42:	4b7e      	ldr	r3, [pc, #504]	; (9f3c <_dtoa_r+0x2c4>)
    9d44:	9a24      	ldr	r2, [sp, #144]	; 0x90
    9d46:	6013      	str	r3, [r2, #0]
    9d48:	4b7d      	ldr	r3, [pc, #500]	; (9f40 <_dtoa_r+0x2c8>)
    9d4a:	9308      	str	r3, [sp, #32]
    9d4c:	e7e0      	b.n	9d10 <_dtoa_r+0x98>
    9d4e:	ab14      	add	r3, sp, #80	; 0x50
    9d50:	f3c7 560a 	ubfx	r6, r7, #20, #11
    9d54:	4658      	mov	r0, fp
    9d56:	9301      	str	r3, [sp, #4]
    9d58:	ab15      	add	r3, sp, #84	; 0x54
    9d5a:	9300      	str	r3, [sp, #0]
    9d5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9d60:	f019 ff62 	bl	23c28 <__d2b>
    9d64:	9003      	str	r0, [sp, #12]
    9d66:	2e00      	cmp	r6, #0
    9d68:	d078      	beq.n	9e5c <_dtoa_r+0x1e4>
    9d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    9d6c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
    9d70:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    9d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9d78:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
    9d7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9d80:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
    9d84:	4619      	mov	r1, r3
    9d86:	2200      	movs	r2, #0
    9d88:	4b6e      	ldr	r3, [pc, #440]	; (9f44 <_dtoa_r+0x2cc>)
    9d8a:	f7fe f9e9 	bl	8160 <__aeabi_dsub>
    9d8e:	a360      	add	r3, pc, #384	; (adr r3, 9f10 <_dtoa_r+0x298>)
    9d90:	e9d3 2300 	ldrd	r2, r3, [r3]
    9d94:	f7fe fb9c 	bl	84d0 <__aeabi_dmul>
    9d98:	a35f      	add	r3, pc, #380	; (adr r3, 9f18 <_dtoa_r+0x2a0>)
    9d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9d9e:	f7fe f9e1 	bl	8164 <__adddf3>
    9da2:	4604      	mov	r4, r0
    9da4:	460d      	mov	r5, r1
    9da6:	4630      	mov	r0, r6
    9da8:	f7fe fb28 	bl	83fc <__aeabi_i2d>
    9dac:	a35c      	add	r3, pc, #368	; (adr r3, 9f20 <_dtoa_r+0x2a8>)
    9dae:	e9d3 2300 	ldrd	r2, r3, [r3]
    9db2:	f7fe fb8d 	bl	84d0 <__aeabi_dmul>
    9db6:	4602      	mov	r2, r0
    9db8:	460b      	mov	r3, r1
    9dba:	4620      	mov	r0, r4
    9dbc:	4629      	mov	r1, r5
    9dbe:	f7fe f9d1 	bl	8164 <__adddf3>
    9dc2:	4604      	mov	r4, r0
    9dc4:	460d      	mov	r5, r1
    9dc6:	f7ff f94b 	bl	9060 <__aeabi_d2iz>
    9dca:	2200      	movs	r2, #0
    9dcc:	4607      	mov	r7, r0
    9dce:	2300      	movs	r3, #0
    9dd0:	4620      	mov	r0, r4
    9dd2:	4629      	mov	r1, r5
    9dd4:	f7ff f906 	bl	8fe4 <__aeabi_dcmplt>
    9dd8:	b140      	cbz	r0, 9dec <_dtoa_r+0x174>
    9dda:	4638      	mov	r0, r7
    9ddc:	f7fe fb0e 	bl	83fc <__aeabi_i2d>
    9de0:	4622      	mov	r2, r4
    9de2:	462b      	mov	r3, r5
    9de4:	f7ff f8f4 	bl	8fd0 <__aeabi_dcmpeq>
    9de8:	b900      	cbnz	r0, 9dec <_dtoa_r+0x174>
    9dea:	3f01      	subs	r7, #1
    9dec:	2f16      	cmp	r7, #22
    9dee:	d854      	bhi.n	9e9a <_dtoa_r+0x222>
    9df0:	4b55      	ldr	r3, [pc, #340]	; (9f48 <_dtoa_r+0x2d0>)
    9df2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    9df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
    9dfe:	f7ff f8f1 	bl	8fe4 <__aeabi_dcmplt>
    9e02:	2800      	cmp	r0, #0
    9e04:	d04b      	beq.n	9e9e <_dtoa_r+0x226>
    9e06:	3f01      	subs	r7, #1
    9e08:	2300      	movs	r3, #0
    9e0a:	9312      	str	r3, [sp, #72]	; 0x48
    9e0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9e0e:	1b9b      	subs	r3, r3, r6
    9e10:	1e5a      	subs	r2, r3, #1
    9e12:	bf4c      	ite	mi
    9e14:	f1c3 0301 	rsbmi	r3, r3, #1
    9e18:	2300      	movpl	r3, #0
    9e1a:	920a      	str	r2, [sp, #40]	; 0x28
    9e1c:	bf45      	ittet	mi
    9e1e:	9306      	strmi	r3, [sp, #24]
    9e20:	2300      	movmi	r3, #0
    9e22:	9306      	strpl	r3, [sp, #24]
    9e24:	930a      	strmi	r3, [sp, #40]	; 0x28
    9e26:	2f00      	cmp	r7, #0
    9e28:	db3b      	blt.n	9ea2 <_dtoa_r+0x22a>
    9e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9e2c:	970f      	str	r7, [sp, #60]	; 0x3c
    9e2e:	443b      	add	r3, r7
    9e30:	930a      	str	r3, [sp, #40]	; 0x28
    9e32:	2300      	movs	r3, #0
    9e34:	930b      	str	r3, [sp, #44]	; 0x2c
    9e36:	9b20      	ldr	r3, [sp, #128]	; 0x80
    9e38:	2b09      	cmp	r3, #9
    9e3a:	f200 8089 	bhi.w	9f50 <_dtoa_r+0x2d8>
    9e3e:	2b05      	cmp	r3, #5
    9e40:	bfc5      	ittet	gt
    9e42:	3b04      	subgt	r3, #4
    9e44:	2400      	movgt	r4, #0
    9e46:	2401      	movle	r4, #1
    9e48:	9320      	strgt	r3, [sp, #128]	; 0x80
    9e4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
    9e4c:	3b02      	subs	r3, #2
    9e4e:	2b03      	cmp	r3, #3
    9e50:	f200 8089 	bhi.w	9f66 <_dtoa_r+0x2ee>
    9e54:	e8df f003 	tbb	[pc, r3]
    9e58:	59383a2d 	.word	0x59383a2d
    9e5c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
    9e60:	441e      	add	r6, r3
    9e62:	f206 4332 	addw	r3, r6, #1074	; 0x432
    9e66:	2b20      	cmp	r3, #32
    9e68:	bfc9      	itett	gt
    9e6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    9e6e:	f1c3 0320 	rsble	r3, r3, #32
    9e72:	409f      	lslgt	r7, r3
    9e74:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
    9e78:	bfd8      	it	le
    9e7a:	fa04 f003 	lslle.w	r0, r4, r3
    9e7e:	f106 36ff 	add.w	r6, r6, #4294967295
    9e82:	bfc4      	itt	gt
    9e84:	fa24 f303 	lsrgt.w	r3, r4, r3
    9e88:	ea47 0003 	orrgt.w	r0, r7, r3
    9e8c:	f7fe faa6 	bl	83dc <__aeabi_ui2d>
    9e90:	2201      	movs	r2, #1
    9e92:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
    9e96:	9213      	str	r2, [sp, #76]	; 0x4c
    9e98:	e774      	b.n	9d84 <_dtoa_r+0x10c>
    9e9a:	2301      	movs	r3, #1
    9e9c:	e7b5      	b.n	9e0a <_dtoa_r+0x192>
    9e9e:	9012      	str	r0, [sp, #72]	; 0x48
    9ea0:	e7b4      	b.n	9e0c <_dtoa_r+0x194>
    9ea2:	9b06      	ldr	r3, [sp, #24]
    9ea4:	1bdb      	subs	r3, r3, r7
    9ea6:	9306      	str	r3, [sp, #24]
    9ea8:	427b      	negs	r3, r7
    9eaa:	930b      	str	r3, [sp, #44]	; 0x2c
    9eac:	2300      	movs	r3, #0
    9eae:	930f      	str	r3, [sp, #60]	; 0x3c
    9eb0:	e7c1      	b.n	9e36 <_dtoa_r+0x1be>
    9eb2:	2300      	movs	r3, #0
    9eb4:	930e      	str	r3, [sp, #56]	; 0x38
    9eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9eb8:	2b00      	cmp	r3, #0
    9eba:	dc57      	bgt.n	9f6c <_dtoa_r+0x2f4>
    9ebc:	2301      	movs	r3, #1
    9ebe:	4699      	mov	r9, r3
    9ec0:	461a      	mov	r2, r3
    9ec2:	9309      	str	r3, [sp, #36]	; 0x24
    9ec4:	9221      	str	r2, [sp, #132]	; 0x84
    9ec6:	e00c      	b.n	9ee2 <_dtoa_r+0x26a>
    9ec8:	2301      	movs	r3, #1
    9eca:	e7f3      	b.n	9eb4 <_dtoa_r+0x23c>
    9ecc:	2300      	movs	r3, #0
    9ece:	930e      	str	r3, [sp, #56]	; 0x38
    9ed0:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9ed2:	18fb      	adds	r3, r7, r3
    9ed4:	f103 0901 	add.w	r9, r3, #1
    9ed8:	9309      	str	r3, [sp, #36]	; 0x24
    9eda:	464b      	mov	r3, r9
    9edc:	2b01      	cmp	r3, #1
    9ede:	bfb8      	it	lt
    9ee0:	2301      	movlt	r3, #1
    9ee2:	f8db 0024 	ldr.w	r0, [fp, #36]	; 0x24
    9ee6:	2100      	movs	r1, #0
    9ee8:	2204      	movs	r2, #4
    9eea:	f102 0514 	add.w	r5, r2, #20
    9eee:	429d      	cmp	r5, r3
    9ef0:	d940      	bls.n	9f74 <_dtoa_r+0x2fc>
    9ef2:	6041      	str	r1, [r0, #4]
    9ef4:	4658      	mov	r0, fp
    9ef6:	f019 fbd1 	bl	2369c <_Balloc>
    9efa:	9008      	str	r0, [sp, #32]
    9efc:	2800      	cmp	r0, #0
    9efe:	d13c      	bne.n	9f7a <_dtoa_r+0x302>
    9f00:	4b12      	ldr	r3, [pc, #72]	; (9f4c <_dtoa_r+0x2d4>)
    9f02:	4602      	mov	r2, r0
    9f04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    9f08:	e6ca      	b.n	9ca0 <_dtoa_r+0x28>
    9f0a:	2301      	movs	r3, #1
    9f0c:	e7df      	b.n	9ece <_dtoa_r+0x256>
    9f0e:	bf00      	nop
    9f10:	636f4361 	.word	0x636f4361
    9f14:	3fd287a7 	.word	0x3fd287a7
    9f18:	8b60c8b3 	.word	0x8b60c8b3
    9f1c:	3fc68a28 	.word	0x3fc68a28
    9f20:	509f79fb 	.word	0x509f79fb
    9f24:	3fd34413 	.word	0x3fd34413
    9f28:	00030ce0 	.word	0x00030ce0
    9f2c:	00030cf7 	.word	0x00030cf7
    9f30:	7ff00000 	.word	0x7ff00000
    9f34:	00030cdc 	.word	0x00030cdc
    9f38:	00030cd3 	.word	0x00030cd3
    9f3c:	00030b08 	.word	0x00030b08
    9f40:	00030b07 	.word	0x00030b07
    9f44:	3ff80000 	.word	0x3ff80000
    9f48:	0002a600 	.word	0x0002a600
    9f4c:	00030d6b 	.word	0x00030d6b
    9f50:	2401      	movs	r4, #1
    9f52:	2300      	movs	r3, #0
    9f54:	940e      	str	r4, [sp, #56]	; 0x38
    9f56:	9320      	str	r3, [sp, #128]	; 0x80
    9f58:	f04f 33ff 	mov.w	r3, #4294967295
    9f5c:	2200      	movs	r2, #0
    9f5e:	4699      	mov	r9, r3
    9f60:	9309      	str	r3, [sp, #36]	; 0x24
    9f62:	2312      	movs	r3, #18
    9f64:	e7ae      	b.n	9ec4 <_dtoa_r+0x24c>
    9f66:	2301      	movs	r3, #1
    9f68:	930e      	str	r3, [sp, #56]	; 0x38
    9f6a:	e7f5      	b.n	9f58 <_dtoa_r+0x2e0>
    9f6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9f6e:	4699      	mov	r9, r3
    9f70:	9309      	str	r3, [sp, #36]	; 0x24
    9f72:	e7b6      	b.n	9ee2 <_dtoa_r+0x26a>
    9f74:	3101      	adds	r1, #1
    9f76:	0052      	lsls	r2, r2, #1
    9f78:	e7b7      	b.n	9eea <_dtoa_r+0x272>
    9f7a:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9f7e:	f1b9 0f0e 	cmp.w	r9, #14
    9f82:	9a08      	ldr	r2, [sp, #32]
    9f84:	601a      	str	r2, [r3, #0]
    9f86:	d86f      	bhi.n	a068 <_dtoa_r+0x3f0>
    9f88:	2c00      	cmp	r4, #0
    9f8a:	d06d      	beq.n	a068 <_dtoa_r+0x3f0>
    9f8c:	2f00      	cmp	r7, #0
    9f8e:	dd36      	ble.n	9ffe <_dtoa_r+0x386>
    9f90:	f007 020f 	and.w	r2, r7, #15
    9f94:	4ba0      	ldr	r3, [pc, #640]	; (a218 <_dtoa_r+0x5a0>)
    9f96:	05f8      	lsls	r0, r7, #23
    9f98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9f9c:	e9d3 3400 	ldrd	r3, r4, [r3]
    9fa0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    9fa4:	ea4f 1427 	mov.w	r4, r7, asr #4
    9fa8:	d517      	bpl.n	9fda <_dtoa_r+0x362>
    9faa:	4b9c      	ldr	r3, [pc, #624]	; (a21c <_dtoa_r+0x5a4>)
    9fac:	f004 040f 	and.w	r4, r4, #15
    9fb0:	f04f 0803 	mov.w	r8, #3
    9fb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    9fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9fbc:	f7fe fbb2 	bl	8724 <__aeabi_ddiv>
    9fc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9fc4:	4d95      	ldr	r5, [pc, #596]	; (a21c <_dtoa_r+0x5a4>)
    9fc6:	b95c      	cbnz	r4, 9fe0 <_dtoa_r+0x368>
    9fc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    9fcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9fd0:	f7fe fba8 	bl	8724 <__aeabi_ddiv>
    9fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9fd8:	e02b      	b.n	a032 <_dtoa_r+0x3ba>
    9fda:	f04f 0802 	mov.w	r8, #2
    9fde:	e7f1      	b.n	9fc4 <_dtoa_r+0x34c>
    9fe0:	07e1      	lsls	r1, r4, #31
    9fe2:	d509      	bpl.n	9ff8 <_dtoa_r+0x380>
    9fe4:	f108 0801 	add.w	r8, r8, #1
    9fe8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    9fec:	e9d5 2300 	ldrd	r2, r3, [r5]
    9ff0:	f7fe fa6e 	bl	84d0 <__aeabi_dmul>
    9ff4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    9ff8:	1064      	asrs	r4, r4, #1
    9ffa:	3508      	adds	r5, #8
    9ffc:	e7e3      	b.n	9fc6 <_dtoa_r+0x34e>
    9ffe:	f000 8107 	beq.w	a210 <_dtoa_r+0x598>
    a002:	427c      	negs	r4, r7
    a004:	4b84      	ldr	r3, [pc, #528]	; (a218 <_dtoa_r+0x5a0>)
    a006:	4d85      	ldr	r5, [pc, #532]	; (a21c <_dtoa_r+0x5a4>)
    a008:	f04f 0802 	mov.w	r8, #2
    a00c:	f004 020f 	and.w	r2, r4, #15
    a010:	1124      	asrs	r4, r4, #4
    a012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    a016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
    a01e:	f7fe fa57 	bl	84d0 <__aeabi_dmul>
    a022:	2300      	movs	r3, #0
    a024:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a028:	2c00      	cmp	r4, #0
    a02a:	f040 80e5 	bne.w	a1f8 <_dtoa_r+0x580>
    a02e:	2b00      	cmp	r3, #0
    a030:	d1d0      	bne.n	9fd4 <_dtoa_r+0x35c>
    a032:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a034:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    a038:	2b00      	cmp	r3, #0
    a03a:	f000 814c 	beq.w	a2d6 <_dtoa_r+0x65e>
    a03e:	2200      	movs	r2, #0
    a040:	4b77      	ldr	r3, [pc, #476]	; (a220 <_dtoa_r+0x5a8>)
    a042:	4620      	mov	r0, r4
    a044:	4629      	mov	r1, r5
    a046:	f7fe ffcd 	bl	8fe4 <__aeabi_dcmplt>
    a04a:	2800      	cmp	r0, #0
    a04c:	f000 8143 	beq.w	a2d6 <_dtoa_r+0x65e>
    a050:	f1b9 0f00 	cmp.w	r9, #0
    a054:	f000 813f 	beq.w	a2d6 <_dtoa_r+0x65e>
    a058:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a05a:	2b00      	cmp	r3, #0
    a05c:	f300 80e4 	bgt.w	a228 <_dtoa_r+0x5b0>
    a060:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a064:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a068:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a06a:	2b00      	cmp	r3, #0
    a06c:	db02      	blt.n	a074 <_dtoa_r+0x3fc>
    a06e:	2f0e      	cmp	r7, #14
    a070:	f340 8242 	ble.w	a4f8 <_dtoa_r+0x880>
    a074:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a076:	2a00      	cmp	r2, #0
    a078:	f040 8267 	bne.w	a54a <_dtoa_r+0x8d2>
    a07c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    a07e:	2500      	movs	r5, #0
    a080:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a084:	f1b8 0f00 	cmp.w	r8, #0
    a088:	d00d      	beq.n	a0a6 <_dtoa_r+0x42e>
    a08a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a08c:	2b00      	cmp	r3, #0
    a08e:	dd0a      	ble.n	a0a6 <_dtoa_r+0x42e>
    a090:	4543      	cmp	r3, r8
    a092:	9a06      	ldr	r2, [sp, #24]
    a094:	bfa8      	it	ge
    a096:	4643      	movge	r3, r8
    a098:	1ad2      	subs	r2, r2, r3
    a09a:	eba8 0803 	sub.w	r8, r8, r3
    a09e:	9206      	str	r2, [sp, #24]
    a0a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a0a2:	1ad3      	subs	r3, r2, r3
    a0a4:	930a      	str	r3, [sp, #40]	; 0x28
    a0a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a0a8:	b30b      	cbz	r3, a0ee <_dtoa_r+0x476>
    a0aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a0ac:	2b00      	cmp	r3, #0
    a0ae:	f000 82a6 	beq.w	a5fe <_dtoa_r+0x986>
    a0b2:	2c00      	cmp	r4, #0
    a0b4:	f000 82a1 	beq.w	a5fa <_dtoa_r+0x982>
    a0b8:	4629      	mov	r1, r5
    a0ba:	4622      	mov	r2, r4
    a0bc:	4658      	mov	r0, fp
    a0be:	f019 fc57 	bl	23970 <__pow5mult>
    a0c2:	9a03      	ldr	r2, [sp, #12]
    a0c4:	4601      	mov	r1, r0
    a0c6:	4605      	mov	r5, r0
    a0c8:	4658      	mov	r0, fp
    a0ca:	f019 fba7 	bl	2381c <__multiply>
    a0ce:	9903      	ldr	r1, [sp, #12]
    a0d0:	4606      	mov	r6, r0
    a0d2:	4658      	mov	r0, fp
    a0d4:	f019 fb22 	bl	2371c <_Bfree>
    a0d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a0da:	1b1b      	subs	r3, r3, r4
    a0dc:	930b      	str	r3, [sp, #44]	; 0x2c
    a0de:	f000 8291 	beq.w	a604 <_dtoa_r+0x98c>
    a0e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a0e4:	4631      	mov	r1, r6
    a0e6:	4658      	mov	r0, fp
    a0e8:	f019 fc42 	bl	23970 <__pow5mult>
    a0ec:	9003      	str	r0, [sp, #12]
    a0ee:	2101      	movs	r1, #1
    a0f0:	4658      	mov	r0, fp
    a0f2:	f019 fb7d 	bl	237f0 <__i2b>
    a0f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a0f8:	4604      	mov	r4, r0
    a0fa:	2b00      	cmp	r3, #0
    a0fc:	f000 8284 	beq.w	a608 <_dtoa_r+0x990>
    a100:	461a      	mov	r2, r3
    a102:	4601      	mov	r1, r0
    a104:	4658      	mov	r0, fp
    a106:	f019 fc33 	bl	23970 <__pow5mult>
    a10a:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a10c:	4604      	mov	r4, r0
    a10e:	2b01      	cmp	r3, #1
    a110:	dc03      	bgt.n	a11a <_dtoa_r+0x4a2>
    a112:	9b04      	ldr	r3, [sp, #16]
    a114:	2b00      	cmp	r3, #0
    a116:	f000 827c 	beq.w	a612 <_dtoa_r+0x99a>
    a11a:	2600      	movs	r6, #0
    a11c:	6923      	ldr	r3, [r4, #16]
    a11e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    a122:	6918      	ldr	r0, [r3, #16]
    a124:	f01f fc42 	bl	299ac <__hi0bits>
    a128:	f1c0 0020 	rsb	r0, r0, #32
    a12c:	960f      	str	r6, [sp, #60]	; 0x3c
    a12e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a130:	4418      	add	r0, r3
    a132:	f010 001f 	ands.w	r0, r0, #31
    a136:	f000 8291 	beq.w	a65c <_dtoa_r+0x9e4>
    a13a:	f1c0 0320 	rsb	r3, r0, #32
    a13e:	2b04      	cmp	r3, #4
    a140:	f340 8281 	ble.w	a646 <_dtoa_r+0x9ce>
    a144:	f1c0 001c 	rsb	r0, r0, #28
    a148:	9b06      	ldr	r3, [sp, #24]
    a14a:	4403      	add	r3, r0
    a14c:	4480      	add	r8, r0
    a14e:	9306      	str	r3, [sp, #24]
    a150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a152:	4403      	add	r3, r0
    a154:	930a      	str	r3, [sp, #40]	; 0x28
    a156:	9b06      	ldr	r3, [sp, #24]
    a158:	2b00      	cmp	r3, #0
    a15a:	dd05      	ble.n	a168 <_dtoa_r+0x4f0>
    a15c:	461a      	mov	r2, r3
    a15e:	9903      	ldr	r1, [sp, #12]
    a160:	4658      	mov	r0, fp
    a162:	f019 fc5f 	bl	23a24 <__lshift>
    a166:	9003      	str	r0, [sp, #12]
    a168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a16a:	2b00      	cmp	r3, #0
    a16c:	dd05      	ble.n	a17a <_dtoa_r+0x502>
    a16e:	4621      	mov	r1, r4
    a170:	461a      	mov	r2, r3
    a172:	4658      	mov	r0, fp
    a174:	f019 fc56 	bl	23a24 <__lshift>
    a178:	4604      	mov	r4, r0
    a17a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a17c:	2b00      	cmp	r3, #0
    a17e:	f000 8276 	beq.w	a66e <_dtoa_r+0x9f6>
    a182:	4621      	mov	r1, r4
    a184:	9803      	ldr	r0, [sp, #12]
    a186:	f01f fc60 	bl	29a4a <__mcmp>
    a18a:	2800      	cmp	r0, #0
    a18c:	f280 826f 	bge.w	a66e <_dtoa_r+0x9f6>
    a190:	2300      	movs	r3, #0
    a192:	220a      	movs	r2, #10
    a194:	9903      	ldr	r1, [sp, #12]
    a196:	4658      	mov	r0, fp
    a198:	f019 fae2 	bl	23760 <__multadd>
    a19c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a19e:	1e7e      	subs	r6, r7, #1
    a1a0:	9003      	str	r0, [sp, #12]
    a1a2:	2b00      	cmp	r3, #0
    a1a4:	f000 825c 	beq.w	a660 <_dtoa_r+0x9e8>
    a1a8:	2300      	movs	r3, #0
    a1aa:	4629      	mov	r1, r5
    a1ac:	220a      	movs	r2, #10
    a1ae:	4658      	mov	r0, fp
    a1b0:	f019 fad6 	bl	23760 <__multadd>
    a1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a1b6:	4605      	mov	r5, r0
    a1b8:	2b00      	cmp	r3, #0
    a1ba:	dc03      	bgt.n	a1c4 <_dtoa_r+0x54c>
    a1bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a1be:	2b02      	cmp	r3, #2
    a1c0:	f300 825e 	bgt.w	a680 <_dtoa_r+0xa08>
    a1c4:	f1b8 0f00 	cmp.w	r8, #0
    a1c8:	dd05      	ble.n	a1d6 <_dtoa_r+0x55e>
    a1ca:	4629      	mov	r1, r5
    a1cc:	4642      	mov	r2, r8
    a1ce:	4658      	mov	r0, fp
    a1d0:	f019 fc28 	bl	23a24 <__lshift>
    a1d4:	4605      	mov	r5, r0
    a1d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a1d8:	2b00      	cmp	r3, #0
    a1da:	f000 82d0 	beq.w	a77e <_dtoa_r+0xb06>
    a1de:	6869      	ldr	r1, [r5, #4]
    a1e0:	4658      	mov	r0, fp
    a1e2:	f019 fa5b 	bl	2369c <_Balloc>
    a1e6:	4607      	mov	r7, r0
    a1e8:	2800      	cmp	r0, #0
    a1ea:	f040 827f 	bne.w	a6ec <_dtoa_r+0xa74>
    a1ee:	4b0d      	ldr	r3, [pc, #52]	; (a224 <_dtoa_r+0x5ac>)
    a1f0:	4602      	mov	r2, r0
    a1f2:	f240 21ea 	movw	r1, #746	; 0x2ea
    a1f6:	e553      	b.n	9ca0 <_dtoa_r+0x28>
    a1f8:	07e2      	lsls	r2, r4, #31
    a1fa:	d506      	bpl.n	a20a <_dtoa_r+0x592>
    a1fc:	f108 0801 	add.w	r8, r8, #1
    a200:	e9d5 2300 	ldrd	r2, r3, [r5]
    a204:	f7fe f964 	bl	84d0 <__aeabi_dmul>
    a208:	2301      	movs	r3, #1
    a20a:	1064      	asrs	r4, r4, #1
    a20c:	3508      	adds	r5, #8
    a20e:	e70b      	b.n	a028 <_dtoa_r+0x3b0>
    a210:	f04f 0802 	mov.w	r8, #2
    a214:	e70d      	b.n	a032 <_dtoa_r+0x3ba>
    a216:	bf00      	nop
    a218:	0002a600 	.word	0x0002a600
    a21c:	0002a5d8 	.word	0x0002a5d8
    a220:	3ff00000 	.word	0x3ff00000
    a224:	00030d6b 	.word	0x00030d6b
    a228:	4620      	mov	r0, r4
    a22a:	2200      	movs	r2, #0
    a22c:	4bac      	ldr	r3, [pc, #688]	; (a4e0 <_dtoa_r+0x868>)
    a22e:	4629      	mov	r1, r5
    a230:	f7fe f94e 	bl	84d0 <__aeabi_dmul>
    a234:	1e7e      	subs	r6, r7, #1
    a236:	f108 0801 	add.w	r8, r8, #1
    a23a:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a23c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a240:	4640      	mov	r0, r8
    a242:	f7fe f8db 	bl	83fc <__aeabi_i2d>
    a246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a24a:	f7fe f941 	bl	84d0 <__aeabi_dmul>
    a24e:	4ba5      	ldr	r3, [pc, #660]	; (a4e4 <_dtoa_r+0x86c>)
    a250:	2200      	movs	r2, #0
    a252:	f7fd ff87 	bl	8164 <__adddf3>
    a256:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
    a25a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a25e:	9311      	str	r3, [sp, #68]	; 0x44
    a260:	2c00      	cmp	r4, #0
    a262:	d13b      	bne.n	a2dc <_dtoa_r+0x664>
    a264:	2200      	movs	r2, #0
    a266:	4ba0      	ldr	r3, [pc, #640]	; (a4e8 <_dtoa_r+0x870>)
    a268:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a26c:	f7fd ff78 	bl	8160 <__aeabi_dsub>
    a270:	4602      	mov	r2, r0
    a272:	460b      	mov	r3, r1
    a274:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a278:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a27c:	f7fe fed0 	bl	9020 <__aeabi_dcmpgt>
    a280:	2800      	cmp	r0, #0
    a282:	f040 8157 	bne.w	a534 <_dtoa_r+0x8bc>
    a286:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
    a28a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    a28e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a292:	f7fe fea7 	bl	8fe4 <__aeabi_dcmplt>
    a296:	2800      	cmp	r0, #0
    a298:	f43f aee2 	beq.w	a060 <_dtoa_r+0x3e8>
    a29c:	2400      	movs	r4, #0
    a29e:	4625      	mov	r5, r4
    a2a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a2a2:	f8dd a020 	ldr.w	sl, [sp, #32]
    a2a6:	43de      	mvns	r6, r3
    a2a8:	f04f 0800 	mov.w	r8, #0
    a2ac:	4621      	mov	r1, r4
    a2ae:	4658      	mov	r0, fp
    a2b0:	f019 fa34 	bl	2371c <_Bfree>
    a2b4:	2d00      	cmp	r5, #0
    a2b6:	f000 80a9 	beq.w	a40c <_dtoa_r+0x794>
    a2ba:	f1b8 0f00 	cmp.w	r8, #0
    a2be:	d005      	beq.n	a2cc <_dtoa_r+0x654>
    a2c0:	45a8      	cmp	r8, r5
    a2c2:	d003      	beq.n	a2cc <_dtoa_r+0x654>
    a2c4:	4641      	mov	r1, r8
    a2c6:	4658      	mov	r0, fp
    a2c8:	f019 fa28 	bl	2371c <_Bfree>
    a2cc:	4629      	mov	r1, r5
    a2ce:	4658      	mov	r0, fp
    a2d0:	f019 fa24 	bl	2371c <_Bfree>
    a2d4:	e09a      	b.n	a40c <_dtoa_r+0x794>
    a2d6:	463e      	mov	r6, r7
    a2d8:	464c      	mov	r4, r9
    a2da:	e7b1      	b.n	a240 <_dtoa_r+0x5c8>
    a2dc:	4b83      	ldr	r3, [pc, #524]	; (a4ec <_dtoa_r+0x874>)
    a2de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    a2e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
    a2e6:	9b08      	ldr	r3, [sp, #32]
    a2e8:	441c      	add	r4, r3
    a2ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a2ec:	2b00      	cmp	r3, #0
    a2ee:	d04a      	beq.n	a386 <_dtoa_r+0x70e>
    a2f0:	4602      	mov	r2, r0
    a2f2:	460b      	mov	r3, r1
    a2f4:	2000      	movs	r0, #0
    a2f6:	497e      	ldr	r1, [pc, #504]	; (a4f0 <_dtoa_r+0x878>)
    a2f8:	f7fe fa14 	bl	8724 <__aeabi_ddiv>
    a2fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a300:	f7fd ff2e 	bl	8160 <__aeabi_dsub>
    a304:	f8dd a020 	ldr.w	sl, [sp, #32]
    a308:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a30c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a310:	f7fe fea6 	bl	9060 <__aeabi_d2iz>
    a314:	4605      	mov	r5, r0
    a316:	f7fe f871 	bl	83fc <__aeabi_i2d>
    a31a:	4602      	mov	r2, r0
    a31c:	3530      	adds	r5, #48	; 0x30
    a31e:	460b      	mov	r3, r1
    a320:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a324:	f7fd ff1c 	bl	8160 <__aeabi_dsub>
    a328:	f80a 5b01 	strb.w	r5, [sl], #1
    a32c:	4602      	mov	r2, r0
    a32e:	460b      	mov	r3, r1
    a330:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a334:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a338:	f7fe fe72 	bl	9020 <__aeabi_dcmpgt>
    a33c:	2800      	cmp	r0, #0
    a33e:	d165      	bne.n	a40c <_dtoa_r+0x794>
    a340:	2000      	movs	r0, #0
    a342:	496c      	ldr	r1, [pc, #432]	; (a4f4 <_dtoa_r+0x87c>)
    a344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a348:	f7fd ff0a 	bl	8160 <__aeabi_dsub>
    a34c:	4602      	mov	r2, r0
    a34e:	460b      	mov	r3, r1
    a350:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a354:	f7fe fe64 	bl	9020 <__aeabi_dcmpgt>
    a358:	2800      	cmp	r0, #0
    a35a:	f040 810d 	bne.w	a578 <_dtoa_r+0x900>
    a35e:	45a2      	cmp	sl, r4
    a360:	f000 80ea 	beq.w	a538 <_dtoa_r+0x8c0>
    a364:	2200      	movs	r2, #0
    a366:	4b5e      	ldr	r3, [pc, #376]	; (a4e0 <_dtoa_r+0x868>)
    a368:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a36c:	f7fe f8b0 	bl	84d0 <__aeabi_dmul>
    a370:	2200      	movs	r2, #0
    a372:	4b5b      	ldr	r3, [pc, #364]	; (a4e0 <_dtoa_r+0x868>)
    a374:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a378:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a37c:	f7fe f8a8 	bl	84d0 <__aeabi_dmul>
    a380:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a384:	e7c2      	b.n	a30c <_dtoa_r+0x694>
    a386:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a38a:	f7fe f8a1 	bl	84d0 <__aeabi_dmul>
    a38e:	46a0      	mov	r8, r4
    a390:	f8dd a020 	ldr.w	sl, [sp, #32]
    a394:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a398:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a39c:	f7fe fe60 	bl	9060 <__aeabi_d2iz>
    a3a0:	4605      	mov	r5, r0
    a3a2:	f7fe f82b 	bl	83fc <__aeabi_i2d>
    a3a6:	4602      	mov	r2, r0
    a3a8:	3530      	adds	r5, #48	; 0x30
    a3aa:	460b      	mov	r3, r1
    a3ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3b0:	f7fd fed6 	bl	8160 <__aeabi_dsub>
    a3b4:	f80a 5b01 	strb.w	r5, [sl], #1
    a3b8:	4602      	mov	r2, r0
    a3ba:	460b      	mov	r3, r1
    a3bc:	45a2      	cmp	sl, r4
    a3be:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a3c2:	f04f 0200 	mov.w	r2, #0
    a3c6:	d123      	bne.n	a410 <_dtoa_r+0x798>
    a3c8:	4b49      	ldr	r3, [pc, #292]	; (a4f0 <_dtoa_r+0x878>)
    a3ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a3ce:	f7fd fec9 	bl	8164 <__adddf3>
    a3d2:	4602      	mov	r2, r0
    a3d4:	460b      	mov	r3, r1
    a3d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3da:	f7fe fe21 	bl	9020 <__aeabi_dcmpgt>
    a3de:	2800      	cmp	r0, #0
    a3e0:	f040 80ca 	bne.w	a578 <_dtoa_r+0x900>
    a3e4:	2000      	movs	r0, #0
    a3e6:	4942      	ldr	r1, [pc, #264]	; (a4f0 <_dtoa_r+0x878>)
    a3e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a3ec:	f7fd feb8 	bl	8160 <__aeabi_dsub>
    a3f0:	4602      	mov	r2, r0
    a3f2:	460b      	mov	r3, r1
    a3f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3f8:	f7fe fdf4 	bl	8fe4 <__aeabi_dcmplt>
    a3fc:	b170      	cbz	r0, a41c <_dtoa_r+0x7a4>
    a3fe:	46c2      	mov	sl, r8
    a400:	f108 38ff 	add.w	r8, r8, #4294967295
    a404:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
    a408:	2b30      	cmp	r3, #48	; 0x30
    a40a:	d0f8      	beq.n	a3fe <_dtoa_r+0x786>
    a40c:	4637      	mov	r7, r6
    a40e:	e055      	b.n	a4bc <_dtoa_r+0x844>
    a410:	4b33      	ldr	r3, [pc, #204]	; (a4e0 <_dtoa_r+0x868>)
    a412:	f7fe f85d 	bl	84d0 <__aeabi_dmul>
    a416:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a41a:	e7bd      	b.n	a398 <_dtoa_r+0x720>
    a41c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a420:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a424:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a426:	2b00      	cmp	r3, #0
    a428:	f6ff ae28 	blt.w	a07c <_dtoa_r+0x404>
    a42c:	2f0e      	cmp	r7, #14
    a42e:	f73f ae25 	bgt.w	a07c <_dtoa_r+0x404>
    a432:	4b2e      	ldr	r3, [pc, #184]	; (a4ec <_dtoa_r+0x874>)
    a434:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    a438:	e9d3 3400 	ldrd	r3, r4, [r3]
    a43c:	e9cd 3406 	strd	r3, r4, [sp, #24]
    a440:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a442:	2b00      	cmp	r3, #0
    a444:	da02      	bge.n	a44c <_dtoa_r+0x7d4>
    a446:	f1b9 0f00 	cmp.w	r9, #0
    a44a:	d064      	beq.n	a516 <_dtoa_r+0x89e>
    a44c:	f8dd a020 	ldr.w	sl, [sp, #32]
    a450:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    a454:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a458:	4620      	mov	r0, r4
    a45a:	4629      	mov	r1, r5
    a45c:	f7fe f962 	bl	8724 <__aeabi_ddiv>
    a460:	f7fe fdfe 	bl	9060 <__aeabi_d2iz>
    a464:	4606      	mov	r6, r0
    a466:	f7fd ffc9 	bl	83fc <__aeabi_i2d>
    a46a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a46e:	f7fe f82f 	bl	84d0 <__aeabi_dmul>
    a472:	4602      	mov	r2, r0
    a474:	4620      	mov	r0, r4
    a476:	f106 0430 	add.w	r4, r6, #48	; 0x30
    a47a:	460b      	mov	r3, r1
    a47c:	4629      	mov	r1, r5
    a47e:	f7fd fe6f 	bl	8160 <__aeabi_dsub>
    a482:	f80a 4b01 	strb.w	r4, [sl], #1
    a486:	9c08      	ldr	r4, [sp, #32]
    a488:	4602      	mov	r2, r0
    a48a:	460b      	mov	r3, r1
    a48c:	ebaa 0404 	sub.w	r4, sl, r4
    a490:	45a1      	cmp	r9, r4
    a492:	f040 8082 	bne.w	a59a <_dtoa_r+0x922>
    a496:	f7fd fe65 	bl	8164 <__adddf3>
    a49a:	4604      	mov	r4, r0
    a49c:	460d      	mov	r5, r1
    a49e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a4a2:	f7fe fdbd 	bl	9020 <__aeabi_dcmpgt>
    a4a6:	2800      	cmp	r0, #0
    a4a8:	d165      	bne.n	a576 <_dtoa_r+0x8fe>
    a4aa:	4620      	mov	r0, r4
    a4ac:	4629      	mov	r1, r5
    a4ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a4b2:	f7fe fd8d 	bl	8fd0 <__aeabi_dcmpeq>
    a4b6:	b108      	cbz	r0, a4bc <_dtoa_r+0x844>
    a4b8:	07f3      	lsls	r3, r6, #31
    a4ba:	d45c      	bmi.n	a576 <_dtoa_r+0x8fe>
    a4bc:	9903      	ldr	r1, [sp, #12]
    a4be:	4658      	mov	r0, fp
    a4c0:	f019 f92c 	bl	2371c <_Bfree>
    a4c4:	2300      	movs	r3, #0
    a4c6:	3701      	adds	r7, #1
    a4c8:	f88a 3000 	strb.w	r3, [sl]
    a4cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    a4ce:	601f      	str	r7, [r3, #0]
    a4d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
    a4d2:	2b00      	cmp	r3, #0
    a4d4:	f43f ac1c 	beq.w	9d10 <_dtoa_r+0x98>
    a4d8:	f8c3 a000 	str.w	sl, [r3]
    a4dc:	e418      	b.n	9d10 <_dtoa_r+0x98>
    a4de:	bf00      	nop
    a4e0:	40240000 	.word	0x40240000
    a4e4:	401c0000 	.word	0x401c0000
    a4e8:	40140000 	.word	0x40140000
    a4ec:	0002a600 	.word	0x0002a600
    a4f0:	3fe00000 	.word	0x3fe00000
    a4f4:	3ff00000 	.word	0x3ff00000
    a4f8:	4ba2      	ldr	r3, [pc, #648]	; (a784 <_dtoa_r+0xb0c>)
    a4fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    a4fe:	e9d3 3400 	ldrd	r3, r4, [r3]
    a502:	e9cd 3406 	strd	r3, r4, [sp, #24]
    a506:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a508:	2b00      	cmp	r3, #0
    a50a:	da9f      	bge.n	a44c <_dtoa_r+0x7d4>
    a50c:	f1b9 0f00 	cmp.w	r9, #0
    a510:	dc9c      	bgt.n	a44c <_dtoa_r+0x7d4>
    a512:	f47f aec3 	bne.w	a29c <_dtoa_r+0x624>
    a516:	2200      	movs	r2, #0
    a518:	4b9b      	ldr	r3, [pc, #620]	; (a788 <_dtoa_r+0xb10>)
    a51a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a51e:	f7fd ffd7 	bl	84d0 <__aeabi_dmul>
    a522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a526:	f7fe fd71 	bl	900c <__aeabi_dcmpge>
    a52a:	4604      	mov	r4, r0
    a52c:	2800      	cmp	r0, #0
    a52e:	f47f aeb5 	bne.w	a29c <_dtoa_r+0x624>
    a532:	463e      	mov	r6, r7
    a534:	4625      	mov	r5, r4
    a536:	e0b4      	b.n	a6a2 <_dtoa_r+0xa2a>
    a538:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a53c:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a540:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a542:	2b00      	cmp	r3, #0
    a544:	db01      	blt.n	a54a <_dtoa_r+0x8d2>
    a546:	2f0e      	cmp	r7, #14
    a548:	ddd6      	ble.n	a4f8 <_dtoa_r+0x880>
    a54a:	9a20      	ldr	r2, [sp, #128]	; 0x80
    a54c:	2a01      	cmp	r2, #1
    a54e:	dc36      	bgt.n	a5be <_dtoa_r+0x946>
    a550:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a552:	b382      	cbz	r2, a5b6 <_dtoa_r+0x93e>
    a554:	f203 4333 	addw	r3, r3, #1075	; 0x433
    a558:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    a55a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a55e:	9a06      	ldr	r2, [sp, #24]
    a560:	2101      	movs	r1, #1
    a562:	4658      	mov	r0, fp
    a564:	441a      	add	r2, r3
    a566:	9206      	str	r2, [sp, #24]
    a568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a56a:	441a      	add	r2, r3
    a56c:	920a      	str	r2, [sp, #40]	; 0x28
    a56e:	f019 f93f 	bl	237f0 <__i2b>
    a572:	4605      	mov	r5, r0
    a574:	e586      	b.n	a084 <_dtoa_r+0x40c>
    a576:	463e      	mov	r6, r7
    a578:	4653      	mov	r3, sl
    a57a:	469a      	mov	sl, r3
    a57c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    a580:	2a39      	cmp	r2, #57	; 0x39
    a582:	d106      	bne.n	a592 <_dtoa_r+0x91a>
    a584:	9a08      	ldr	r2, [sp, #32]
    a586:	429a      	cmp	r2, r3
    a588:	d1f7      	bne.n	a57a <_dtoa_r+0x902>
    a58a:	2230      	movs	r2, #48	; 0x30
    a58c:	9908      	ldr	r1, [sp, #32]
    a58e:	3601      	adds	r6, #1
    a590:	700a      	strb	r2, [r1, #0]
    a592:	781a      	ldrb	r2, [r3, #0]
    a594:	3201      	adds	r2, #1
    a596:	701a      	strb	r2, [r3, #0]
    a598:	e738      	b.n	a40c <_dtoa_r+0x794>
    a59a:	2200      	movs	r2, #0
    a59c:	4b7b      	ldr	r3, [pc, #492]	; (a78c <_dtoa_r+0xb14>)
    a59e:	f7fd ff97 	bl	84d0 <__aeabi_dmul>
    a5a2:	2200      	movs	r2, #0
    a5a4:	2300      	movs	r3, #0
    a5a6:	4604      	mov	r4, r0
    a5a8:	460d      	mov	r5, r1
    a5aa:	f7fe fd11 	bl	8fd0 <__aeabi_dcmpeq>
    a5ae:	2800      	cmp	r0, #0
    a5b0:	f43f af50 	beq.w	a454 <_dtoa_r+0x7dc>
    a5b4:	e782      	b.n	a4bc <_dtoa_r+0x844>
    a5b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    a5b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    a5bc:	e7cc      	b.n	a558 <_dtoa_r+0x8e0>
    a5be:	f109 34ff 	add.w	r4, r9, #4294967295
    a5c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a5c4:	42a3      	cmp	r3, r4
    a5c6:	db08      	blt.n	a5da <_dtoa_r+0x962>
    a5c8:	f1b9 0f00 	cmp.w	r9, #0
    a5cc:	eba3 0404 	sub.w	r4, r3, r4
    a5d0:	db0e      	blt.n	a5f0 <_dtoa_r+0x978>
    a5d2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a5d6:	464b      	mov	r3, r9
    a5d8:	e7c1      	b.n	a55e <_dtoa_r+0x8e6>
    a5da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a5dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a5de:	1ae3      	subs	r3, r4, r3
    a5e0:	940b      	str	r4, [sp, #44]	; 0x2c
    a5e2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a5e6:	2400      	movs	r4, #0
    a5e8:	441a      	add	r2, r3
    a5ea:	464b      	mov	r3, r9
    a5ec:	920f      	str	r2, [sp, #60]	; 0x3c
    a5ee:	e7b6      	b.n	a55e <_dtoa_r+0x8e6>
    a5f0:	9b06      	ldr	r3, [sp, #24]
    a5f2:	eba3 0809 	sub.w	r8, r3, r9
    a5f6:	2300      	movs	r3, #0
    a5f8:	e7b1      	b.n	a55e <_dtoa_r+0x8e6>
    a5fa:	9e03      	ldr	r6, [sp, #12]
    a5fc:	e571      	b.n	a0e2 <_dtoa_r+0x46a>
    a5fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a600:	9903      	ldr	r1, [sp, #12]
    a602:	e570      	b.n	a0e6 <_dtoa_r+0x46e>
    a604:	9603      	str	r6, [sp, #12]
    a606:	e572      	b.n	a0ee <_dtoa_r+0x476>
    a608:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a60a:	2b01      	cmp	r3, #1
    a60c:	dc17      	bgt.n	a63e <_dtoa_r+0x9c6>
    a60e:	9b04      	ldr	r3, [sp, #16]
    a610:	b9ab      	cbnz	r3, a63e <_dtoa_r+0x9c6>
    a612:	9b05      	ldr	r3, [sp, #20]
    a614:	f3c3 0313 	ubfx	r3, r3, #0, #20
    a618:	b99b      	cbnz	r3, a642 <_dtoa_r+0x9ca>
    a61a:	9b05      	ldr	r3, [sp, #20]
    a61c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
    a620:	0d36      	lsrs	r6, r6, #20
    a622:	0536      	lsls	r6, r6, #20
    a624:	b136      	cbz	r6, a634 <_dtoa_r+0x9bc>
    a626:	9b06      	ldr	r3, [sp, #24]
    a628:	2601      	movs	r6, #1
    a62a:	3301      	adds	r3, #1
    a62c:	9306      	str	r3, [sp, #24]
    a62e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a630:	3301      	adds	r3, #1
    a632:	930a      	str	r3, [sp, #40]	; 0x28
    a634:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a636:	2b00      	cmp	r3, #0
    a638:	f47f ad70 	bne.w	a11c <_dtoa_r+0x4a4>
    a63c:	960f      	str	r6, [sp, #60]	; 0x3c
    a63e:	2001      	movs	r0, #1
    a640:	e575      	b.n	a12e <_dtoa_r+0x4b6>
    a642:	2600      	movs	r6, #0
    a644:	e7f6      	b.n	a634 <_dtoa_r+0x9bc>
    a646:	f43f ad86 	beq.w	a156 <_dtoa_r+0x4de>
    a64a:	331c      	adds	r3, #28
    a64c:	9a06      	ldr	r2, [sp, #24]
    a64e:	441a      	add	r2, r3
    a650:	4498      	add	r8, r3
    a652:	9206      	str	r2, [sp, #24]
    a654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a656:	441a      	add	r2, r3
    a658:	920a      	str	r2, [sp, #40]	; 0x28
    a65a:	e57c      	b.n	a156 <_dtoa_r+0x4de>
    a65c:	4603      	mov	r3, r0
    a65e:	e7f4      	b.n	a64a <_dtoa_r+0x9d2>
    a660:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a662:	2b00      	cmp	r3, #0
    a664:	dc2b      	bgt.n	a6be <_dtoa_r+0xa46>
    a666:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a668:	2b02      	cmp	r3, #2
    a66a:	dc09      	bgt.n	a680 <_dtoa_r+0xa08>
    a66c:	e027      	b.n	a6be <_dtoa_r+0xa46>
    a66e:	f1b9 0f00 	cmp.w	r9, #0
    a672:	dc1d      	bgt.n	a6b0 <_dtoa_r+0xa38>
    a674:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a676:	2b02      	cmp	r3, #2
    a678:	dd1a      	ble.n	a6b0 <_dtoa_r+0xa38>
    a67a:	463e      	mov	r6, r7
    a67c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    a680:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a682:	2b00      	cmp	r3, #0
    a684:	f47f ae0c 	bne.w	a2a0 <_dtoa_r+0x628>
    a688:	4621      	mov	r1, r4
    a68a:	2205      	movs	r2, #5
    a68c:	4658      	mov	r0, fp
    a68e:	f019 f867 	bl	23760 <__multadd>
    a692:	4601      	mov	r1, r0
    a694:	4604      	mov	r4, r0
    a696:	9803      	ldr	r0, [sp, #12]
    a698:	f01f f9d7 	bl	29a4a <__mcmp>
    a69c:	2800      	cmp	r0, #0
    a69e:	f77f adff 	ble.w	a2a0 <_dtoa_r+0x628>
    a6a2:	f8dd a020 	ldr.w	sl, [sp, #32]
    a6a6:	2331      	movs	r3, #49	; 0x31
    a6a8:	3601      	adds	r6, #1
    a6aa:	f80a 3b01 	strb.w	r3, [sl], #1
    a6ae:	e5fb      	b.n	a2a8 <_dtoa_r+0x630>
    a6b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a6b2:	463e      	mov	r6, r7
    a6b4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    a6b8:	2b00      	cmp	r3, #0
    a6ba:	f47f ad83 	bne.w	a1c4 <_dtoa_r+0x54c>
    a6be:	9f08      	ldr	r7, [sp, #32]
    a6c0:	4621      	mov	r1, r4
    a6c2:	9803      	ldr	r0, [sp, #12]
    a6c4:	f01f f8a2 	bl	2980c <quorem>
    a6c8:	9b08      	ldr	r3, [sp, #32]
    a6ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
    a6ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a6d0:	f807 9b01 	strb.w	r9, [r7], #1
    a6d4:	1afb      	subs	r3, r7, r3
    a6d6:	429a      	cmp	r2, r3
    a6d8:	f340 80cb 	ble.w	a872 <_dtoa_r+0xbfa>
    a6dc:	2300      	movs	r3, #0
    a6de:	220a      	movs	r2, #10
    a6e0:	9903      	ldr	r1, [sp, #12]
    a6e2:	4658      	mov	r0, fp
    a6e4:	f019 f83c 	bl	23760 <__multadd>
    a6e8:	9003      	str	r0, [sp, #12]
    a6ea:	e7e9      	b.n	a6c0 <_dtoa_r+0xa48>
    a6ec:	692a      	ldr	r2, [r5, #16]
    a6ee:	f105 010c 	add.w	r1, r5, #12
    a6f2:	300c      	adds	r0, #12
    a6f4:	3202      	adds	r2, #2
    a6f6:	0092      	lsls	r2, r2, #2
    a6f8:	f01e feed 	bl	294d6 <memcpy>
    a6fc:	2201      	movs	r2, #1
    a6fe:	4639      	mov	r1, r7
    a700:	4658      	mov	r0, fp
    a702:	f019 f98f 	bl	23a24 <__lshift>
    a706:	9b08      	ldr	r3, [sp, #32]
    a708:	46a8      	mov	r8, r5
    a70a:	4605      	mov	r5, r0
    a70c:	f103 0a01 	add.w	sl, r3, #1
    a710:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    a714:	4413      	add	r3, r2
    a716:	930a      	str	r3, [sp, #40]	; 0x28
    a718:	9b04      	ldr	r3, [sp, #16]
    a71a:	f003 0301 	and.w	r3, r3, #1
    a71e:	930b      	str	r3, [sp, #44]	; 0x2c
    a720:	f10a 33ff 	add.w	r3, sl, #4294967295
    a724:	4621      	mov	r1, r4
    a726:	9803      	ldr	r0, [sp, #12]
    a728:	9306      	str	r3, [sp, #24]
    a72a:	f01f f86f 	bl	2980c <quorem>
    a72e:	4641      	mov	r1, r8
    a730:	9009      	str	r0, [sp, #36]	; 0x24
    a732:	f100 0930 	add.w	r9, r0, #48	; 0x30
    a736:	9803      	ldr	r0, [sp, #12]
    a738:	f01f f987 	bl	29a4a <__mcmp>
    a73c:	462a      	mov	r2, r5
    a73e:	4621      	mov	r1, r4
    a740:	4607      	mov	r7, r0
    a742:	4658      	mov	r0, fp
    a744:	f019 f9da 	bl	23afc <__mdiff>
    a748:	68c2      	ldr	r2, [r0, #12]
    a74a:	4601      	mov	r1, r0
    a74c:	b302      	cbz	r2, a790 <_dtoa_r+0xb18>
    a74e:	4658      	mov	r0, fp
    a750:	f018 ffe4 	bl	2371c <_Bfree>
    a754:	2f00      	cmp	r7, #0
    a756:	da3a      	bge.n	a7ce <_dtoa_r+0xb56>
    a758:	2201      	movs	r2, #1
    a75a:	9903      	ldr	r1, [sp, #12]
    a75c:	4658      	mov	r0, fp
    a75e:	f019 f961 	bl	23a24 <__lshift>
    a762:	4621      	mov	r1, r4
    a764:	9003      	str	r0, [sp, #12]
    a766:	f01f f970 	bl	29a4a <__mcmp>
    a76a:	2800      	cmp	r0, #0
    a76c:	dc03      	bgt.n	a776 <_dtoa_r+0xafe>
    a76e:	d129      	bne.n	a7c4 <_dtoa_r+0xb4c>
    a770:	f019 0f01 	tst.w	r9, #1
    a774:	d026      	beq.n	a7c4 <_dtoa_r+0xb4c>
    a776:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a77a:	d11d      	bne.n	a7b8 <_dtoa_r+0xb40>
    a77c:	e032      	b.n	a7e4 <_dtoa_r+0xb6c>
    a77e:	4628      	mov	r0, r5
    a780:	e7c1      	b.n	a706 <_dtoa_r+0xa8e>
    a782:	bf00      	nop
    a784:	0002a600 	.word	0x0002a600
    a788:	40140000 	.word	0x40140000
    a78c:	40240000 	.word	0x40240000
    a790:	900e      	str	r0, [sp, #56]	; 0x38
    a792:	9803      	ldr	r0, [sp, #12]
    a794:	f01f f959 	bl	29a4a <__mcmp>
    a798:	990e      	ldr	r1, [sp, #56]	; 0x38
    a79a:	900c      	str	r0, [sp, #48]	; 0x30
    a79c:	4658      	mov	r0, fp
    a79e:	f018 ffbd 	bl	2371c <_Bfree>
    a7a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a7a4:	bb5a      	cbnz	r2, a7fe <_dtoa_r+0xb86>
    a7a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a7a8:	b953      	cbnz	r3, a7c0 <_dtoa_r+0xb48>
    a7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a7ac:	b943      	cbnz	r3, a7c0 <_dtoa_r+0xb48>
    a7ae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a7b2:	d017      	beq.n	a7e4 <_dtoa_r+0xb6c>
    a7b4:	2f00      	cmp	r7, #0
    a7b6:	dd05      	ble.n	a7c4 <_dtoa_r+0xb4c>
    a7b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a7ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
    a7be:	e001      	b.n	a7c4 <_dtoa_r+0xb4c>
    a7c0:	2f00      	cmp	r7, #0
    a7c2:	da2a      	bge.n	a81a <_dtoa_r+0xba2>
    a7c4:	f8dd a018 	ldr.w	sl, [sp, #24]
    a7c8:	f80a 9b01 	strb.w	r9, [sl], #1
    a7cc:	e56e      	b.n	a2ac <_dtoa_r+0x634>
    a7ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a7d0:	433b      	orrs	r3, r7
    a7d2:	d104      	bne.n	a7de <_dtoa_r+0xb66>
    a7d4:	9b04      	ldr	r3, [sp, #16]
    a7d6:	f003 0301 	and.w	r3, r3, #1
    a7da:	2b00      	cmp	r3, #0
    a7dc:	d0bc      	beq.n	a758 <_dtoa_r+0xae0>
    a7de:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a7e2:	d136      	bne.n	a852 <_dtoa_r+0xbda>
    a7e4:	9f06      	ldr	r7, [sp, #24]
    a7e6:	2339      	movs	r3, #57	; 0x39
    a7e8:	f807 3b01 	strb.w	r3, [r7], #1
    a7ec:	46ba      	mov	sl, r7
    a7ee:	3f01      	subs	r7, #1
    a7f0:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
    a7f4:	2b39      	cmp	r3, #57	; 0x39
    a7f6:	d05a      	beq.n	a8ae <_dtoa_r+0xc36>
    a7f8:	3301      	adds	r3, #1
    a7fa:	703b      	strb	r3, [r7, #0]
    a7fc:	e556      	b.n	a2ac <_dtoa_r+0x634>
    a7fe:	2f00      	cmp	r7, #0
    a800:	db06      	blt.n	a810 <_dtoa_r+0xb98>
    a802:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a804:	433b      	orrs	r3, r7
    a806:	d106      	bne.n	a816 <_dtoa_r+0xb9e>
    a808:	9b04      	ldr	r3, [sp, #16]
    a80a:	f003 0301 	and.w	r3, r3, #1
    a80e:	b913      	cbnz	r3, a816 <_dtoa_r+0xb9e>
    a810:	2a00      	cmp	r2, #0
    a812:	dca1      	bgt.n	a758 <_dtoa_r+0xae0>
    a814:	e7d6      	b.n	a7c4 <_dtoa_r+0xb4c>
    a816:	2a00      	cmp	r2, #0
    a818:	dce1      	bgt.n	a7de <_dtoa_r+0xb66>
    a81a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a81c:	4657      	mov	r7, sl
    a81e:	f80a 9c01 	strb.w	r9, [sl, #-1]
    a822:	4553      	cmp	r3, sl
    a824:	d02e      	beq.n	a884 <_dtoa_r+0xc0c>
    a826:	2300      	movs	r3, #0
    a828:	220a      	movs	r2, #10
    a82a:	9903      	ldr	r1, [sp, #12]
    a82c:	4658      	mov	r0, fp
    a82e:	f018 ff97 	bl	23760 <__multadd>
    a832:	45a8      	cmp	r8, r5
    a834:	9003      	str	r0, [sp, #12]
    a836:	f04f 0300 	mov.w	r3, #0
    a83a:	f04f 020a 	mov.w	r2, #10
    a83e:	4641      	mov	r1, r8
    a840:	4658      	mov	r0, fp
    a842:	d10b      	bne.n	a85c <_dtoa_r+0xbe4>
    a844:	f018 ff8c 	bl	23760 <__multadd>
    a848:	4680      	mov	r8, r0
    a84a:	4605      	mov	r5, r0
    a84c:	f10a 0a01 	add.w	sl, sl, #1
    a850:	e766      	b.n	a720 <_dtoa_r+0xaa8>
    a852:	f8dd a018 	ldr.w	sl, [sp, #24]
    a856:	f109 0901 	add.w	r9, r9, #1
    a85a:	e7b5      	b.n	a7c8 <_dtoa_r+0xb50>
    a85c:	f018 ff80 	bl	23760 <__multadd>
    a860:	4629      	mov	r1, r5
    a862:	4680      	mov	r8, r0
    a864:	2300      	movs	r3, #0
    a866:	220a      	movs	r2, #10
    a868:	4658      	mov	r0, fp
    a86a:	f018 ff79 	bl	23760 <__multadd>
    a86e:	4605      	mov	r5, r0
    a870:	e7ec      	b.n	a84c <_dtoa_r+0xbd4>
    a872:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a874:	f04f 0800 	mov.w	r8, #0
    a878:	2b00      	cmp	r3, #0
    a87a:	bfcc      	ite	gt
    a87c:	461f      	movgt	r7, r3
    a87e:	2701      	movle	r7, #1
    a880:	9b08      	ldr	r3, [sp, #32]
    a882:	441f      	add	r7, r3
    a884:	2201      	movs	r2, #1
    a886:	9903      	ldr	r1, [sp, #12]
    a888:	4658      	mov	r0, fp
    a88a:	f019 f8cb 	bl	23a24 <__lshift>
    a88e:	4621      	mov	r1, r4
    a890:	9003      	str	r0, [sp, #12]
    a892:	f01f f8da 	bl	29a4a <__mcmp>
    a896:	2800      	cmp	r0, #0
    a898:	dca8      	bgt.n	a7ec <_dtoa_r+0xb74>
    a89a:	d102      	bne.n	a8a2 <_dtoa_r+0xc2a>
    a89c:	f019 0f01 	tst.w	r9, #1
    a8a0:	d1a4      	bne.n	a7ec <_dtoa_r+0xb74>
    a8a2:	46ba      	mov	sl, r7
    a8a4:	f817 3d01 	ldrb.w	r3, [r7, #-1]!
    a8a8:	2b30      	cmp	r3, #48	; 0x30
    a8aa:	d0fa      	beq.n	a8a2 <_dtoa_r+0xc2a>
    a8ac:	e4fe      	b.n	a2ac <_dtoa_r+0x634>
    a8ae:	9b08      	ldr	r3, [sp, #32]
    a8b0:	42bb      	cmp	r3, r7
    a8b2:	d19b      	bne.n	a7ec <_dtoa_r+0xb74>
    a8b4:	2331      	movs	r3, #49	; 0x31
    a8b6:	9a08      	ldr	r2, [sp, #32]
    a8b8:	3601      	adds	r6, #1
    a8ba:	7013      	strb	r3, [r2, #0]
    a8bc:	e4f6      	b.n	a2ac <_dtoa_r+0x634>
    a8be:	9b24      	ldr	r3, [sp, #144]	; 0x90
    a8c0:	2b00      	cmp	r3, #0
    a8c2:	f47f aa20 	bne.w	9d06 <_dtoa_r+0x8e>
    a8c6:	4b01      	ldr	r3, [pc, #4]	; (a8cc <_dtoa_r+0xc54>)
    a8c8:	f7ff ba3f 	b.w	9d4a <_dtoa_r+0xd2>
    a8cc:	00030cd3 	.word	0x00030cd3

0000a8d0 <gpio_pin_get_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_get()
 */
static inline int gpio_pin_get_dt(const struct gpio_dt_spec *spec)
{
    a8d0:	4603      	mov	r3, r0
    a8d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    a8d4:	2401      	movs	r4, #1
    a8d6:	791b      	ldrb	r3, [r3, #4]
	return gpio_pin_get(spec->port, spec->pin);
    a8d8:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    a8da:	409c      	lsls	r4, r3
    a8dc:	6843      	ldr	r3, [r0, #4]
    a8de:	681b      	ldr	r3, [r3, #0]
    a8e0:	421c      	tst	r4, r3
    a8e2:	d10e      	bne.n	a902 <gpio_pin_get_dt+0x32>
    a8e4:	490e      	ldr	r1, [pc, #56]	; (a920 <gpio_pin_get_dt+0x50>)
    a8e6:	f240 43e4 	movw	r3, #1252	; 0x4e4
    a8ea:	4a0e      	ldr	r2, [pc, #56]	; (a924 <gpio_pin_get_dt+0x54>)
    a8ec:	480e      	ldr	r0, [pc, #56]	; (a928 <gpio_pin_get_dt+0x58>)
    a8ee:	f01a f88c 	bl	24a0a <assert_print>
    a8f2:	480e      	ldr	r0, [pc, #56]	; (a92c <gpio_pin_get_dt+0x5c>)
    a8f4:	f01a f889 	bl	24a0a <assert_print>
    a8f8:	f240 41e4 	movw	r1, #1252	; 0x4e4
    a8fc:	4809      	ldr	r0, [pc, #36]	; (a924 <gpio_pin_get_dt+0x54>)
    a8fe:	f01a f87d 	bl	249fc <assert_post_action>
	const struct gpio_driver_data *const data =
    a902:	6905      	ldr	r5, [r0, #16]
	return api->port_get_raw(port, value);
    a904:	6883      	ldr	r3, [r0, #8]
    a906:	a901      	add	r1, sp, #4
    a908:	685b      	ldr	r3, [r3, #4]
    a90a:	4798      	blx	r3
	if (ret == 0) {
    a90c:	b930      	cbnz	r0, a91c <gpio_pin_get_dt+0x4c>
		*value ^= data->invert;
    a90e:	682a      	ldr	r2, [r5, #0]
    a910:	9b01      	ldr	r3, [sp, #4]
    a912:	4053      	eors	r3, r2
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    a914:	4223      	tst	r3, r4
    a916:	bf14      	ite	ne
    a918:	2001      	movne	r0, #1
    a91a:	2000      	moveq	r0, #0
}
    a91c:	b003      	add	sp, #12
    a91e:	bd30      	pop	{r4, r5, pc}
    a920:	0002b36b 	.word	0x0002b36b
    a924:	0002b33a 	.word	0x0002b33a
    a928:	0002b3a9 	.word	0x0002b3a9
    a92c:	0002b3c6 	.word	0x0002b3c6

0000a930 <digital_0_call_back>:
	printk("Button pressed 4 at %" PRIu32 "\n", k_cycle_get_32());
	
}

//DIGITAL CALL BACK
void digital_0_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a930:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    a932:	f01d fc7e 	bl	28232 <sys_clock_cycle_get_32>
    a936:	4601      	mov	r1, r0
	printk("Digital 0 activated at %" PRIu32 "\n", k_cycle_get_32());
    a938:	4804      	ldr	r0, [pc, #16]	; (a94c <digital_0_call_back+0x1c>)
    a93a:	f019 fea4 	bl	24686 <printk>
	if(digital_value[0]<=DIGITAL_0_LIMIT)digital_value[0]++;
    a93e:	4a04      	ldr	r2, [pc, #16]	; (a950 <digital_0_call_back+0x20>)
    a940:	8813      	ldrh	r3, [r2, #0]
    a942:	8813      	ldrh	r3, [r2, #0]
    a944:	3301      	adds	r3, #1
    a946:	b21b      	sxth	r3, r3
    a948:	8013      	strh	r3, [r2, #0]
}
    a94a:	bd08      	pop	{r3, pc}
    a94c:	0002b3d8 	.word	0x0002b3d8
    a950:	200214c8 	.word	0x200214c8

0000a954 <digital_1_call_back>:

void digital_1_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a954:	b508      	push	{r3, lr}
    a956:	f01d fc6c 	bl	28232 <sys_clock_cycle_get_32>
    a95a:	4601      	mov	r1, r0
	printk("Digital 1 activated at %" PRIu32 "\n", k_cycle_get_32());
    a95c:	4804      	ldr	r0, [pc, #16]	; (a970 <digital_1_call_back+0x1c>)
    a95e:	f019 fe92 	bl	24686 <printk>
	if(digital_value[1]<=DIGITAL_0_LIMIT)digital_value[1]++;
    a962:	4a04      	ldr	r2, [pc, #16]	; (a974 <digital_1_call_back+0x20>)
    a964:	8853      	ldrh	r3, [r2, #2]
    a966:	8853      	ldrh	r3, [r2, #2]
    a968:	3301      	adds	r3, #1
    a96a:	b21b      	sxth	r3, r3
    a96c:	8053      	strh	r3, [r2, #2]
}
    a96e:	bd08      	pop	{r3, pc}
    a970:	0002b3f3 	.word	0x0002b3f3
    a974:	200214c8 	.word	0x200214c8

0000a978 <digital_2_call_back>:

void digital_2_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a978:	b508      	push	{r3, lr}
    a97a:	f01d fc5a 	bl	28232 <sys_clock_cycle_get_32>
    a97e:	4601      	mov	r1, r0
	printk("Digital 2 activated at %" PRIu32 "\n", k_cycle_get_32());
    a980:	4804      	ldr	r0, [pc, #16]	; (a994 <digital_2_call_back+0x1c>)
    a982:	f019 fe80 	bl	24686 <printk>
	if(digital_value[2]<=DIGITAL_0_LIMIT)digital_value[2]++;
    a986:	4a04      	ldr	r2, [pc, #16]	; (a998 <digital_2_call_back+0x20>)
    a988:	8893      	ldrh	r3, [r2, #4]
    a98a:	8893      	ldrh	r3, [r2, #4]
    a98c:	3301      	adds	r3, #1
    a98e:	b21b      	sxth	r3, r3
    a990:	8093      	strh	r3, [r2, #4]
}
    a992:	bd08      	pop	{r3, pc}
    a994:	0002b40e 	.word	0x0002b40e
    a998:	200214c8 	.word	0x200214c8

0000a99c <uart_2_work_handler>:
{
    a99c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	buf = k_malloc(sizeof(*buf));
    a99e:	2030      	movs	r0, #48	; 0x30
    a9a0:	f01e fd84 	bl	294ac <k_malloc>
    a9a4:	4603      	mov	r3, r0
	if (buf) {
    a9a6:	b140      	cbz	r0, a9ba <uart_2_work_handler+0x1e>
		buf->len = 0;
    a9a8:	2200      	movs	r2, #0
	uart_rx_enable(uart_2, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9aa:	1d01      	adds	r1, r0, #4
		buf->len = 0;
    a9ac:	8582      	strh	r2, [r0, #44]	; 0x2c
	uart_rx_enable(uart_2, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9ae:	480b      	ldr	r0, [pc, #44]	; (a9dc <uart_2_work_handler+0x40>)
}
    a9b0:	b005      	add	sp, #20
    a9b2:	f85d eb04 	ldr.w	lr, [sp], #4
	uart_rx_enable(uart_2, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9b6:	f019 bc8e 	b.w	242d6 <uart_rx_enable.constprop.0>
		LOG_WRN("Not able to allocate UART_2 receive buffer");
    a9ba:	4a09      	ldr	r2, [pc, #36]	; (a9e0 <uart_2_work_handler+0x44>)
    a9bc:	9000      	str	r0, [sp, #0]
    a9be:	e9cd 0201 	strd	r0, r2, [sp, #4]
    a9c2:	4908      	ldr	r1, [pc, #32]	; (a9e4 <uart_2_work_handler+0x48>)
    a9c4:	2202      	movs	r2, #2
    a9c6:	f019 fc77 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
		k_work_reschedule(&uart_work_2, UART_WAIT_FOR_BUF_DELAY);
    a9ca:	f240 6267 	movw	r2, #1639	; 0x667
    a9ce:	2300      	movs	r3, #0
    a9d0:	4805      	ldr	r0, [pc, #20]	; (a9e8 <uart_2_work_handler+0x4c>)
}
    a9d2:	b005      	add	sp, #20
    a9d4:	f85d eb04 	ldr.w	lr, [sp], #4
		k_work_reschedule(&uart_work_2, UART_WAIT_FOR_BUF_DELAY);
    a9d8:	f015 be52 	b.w	20680 <k_work_reschedule>
    a9dc:	00029eb4 	.word	0x00029eb4
    a9e0:	0002b429 	.word	0x0002b429
    a9e4:	0002a4bc 	.word	0x0002a4bc
    a9e8:	20009110 	.word	0x20009110

0000a9ec <uart_work_handler>:
{
    a9ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	buf = k_malloc(sizeof(*buf));
    a9ee:	2030      	movs	r0, #48	; 0x30
    a9f0:	f01e fd5c 	bl	294ac <k_malloc>
    a9f4:	4603      	mov	r3, r0
	if (buf) {
    a9f6:	b140      	cbz	r0, aa0a <uart_work_handler+0x1e>
		buf->len = 0;
    a9f8:	2200      	movs	r2, #0
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9fa:	1d01      	adds	r1, r0, #4
		buf->len = 0;
    a9fc:	8582      	strh	r2, [r0, #44]	; 0x2c
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9fe:	480b      	ldr	r0, [pc, #44]	; (aa2c <uart_work_handler+0x40>)
}
    aa00:	b005      	add	sp, #20
    aa02:	f85d eb04 	ldr.w	lr, [sp], #4
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    aa06:	f019 bc66 	b.w	242d6 <uart_rx_enable.constprop.0>
		LOG_WRN("Not able to allocate UART receive buffer");
    aa0a:	4a09      	ldr	r2, [pc, #36]	; (aa30 <uart_work_handler+0x44>)
    aa0c:	9000      	str	r0, [sp, #0]
    aa0e:	e9cd 0201 	strd	r0, r2, [sp, #4]
    aa12:	4908      	ldr	r1, [pc, #32]	; (aa34 <uart_work_handler+0x48>)
    aa14:	2202      	movs	r2, #2
    aa16:	f019 fc4f 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
		k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    aa1a:	f240 6267 	movw	r2, #1639	; 0x667
    aa1e:	2300      	movs	r3, #0
    aa20:	4805      	ldr	r0, [pc, #20]	; (aa38 <uart_work_handler+0x4c>)
}
    aa22:	b005      	add	sp, #20
    aa24:	f85d eb04 	ldr.w	lr, [sp], #4
		k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    aa28:	f015 be2a 	b.w	20680 <k_work_reschedule>
    aa2c:	00029ecc 	.word	0x00029ecc
    aa30:	0002b454 	.word	0x0002b454
    aa34:	0002a4bc 	.word	0x0002a4bc
    aa38:	20009140 	.word	0x20009140

0000aa3c <button3_thread>:

	}
}


void button3_thread(void){
    aa3c:	b570      	push	{r4, r5, r6, lr}
    uint32_t i;
	while(1){
		i=0;
		k_sem_take(&button_3,K_FOREVER);
    aa3e:	4e09      	ldr	r6, [pc, #36]	; (aa64 <button3_thread+0x28>)
	    while (i<=C_Buffer_Current_Position){
    aa40:	4d09      	ldr	r5, [pc, #36]	; (aa68 <button3_thread+0x2c>)
		k_sem_take(&button_3,K_FOREVER);
    aa42:	f04f 32ff 	mov.w	r2, #4294967295
    aa46:	f04f 33ff 	mov.w	r3, #4294967295
    aa4a:	4630      	mov	r0, r6
    aa4c:	f019 fc53 	bl	242f6 <k_sem_take.constprop.0.isra.0>
		i=0;
    aa50:	2400      	movs	r4, #0
	     print_current_position_cb(i);
    aa52:	4620      	mov	r0, r4
    aa54:	f001 f9e8 	bl	be28 <print_current_position_cb>
	    while (i<=C_Buffer_Current_Position){
    aa58:	682b      	ldr	r3, [r5, #0]
	     i++;
    aa5a:	3401      	adds	r4, #1
	    while (i<=C_Buffer_Current_Position){
    aa5c:	42a3      	cmp	r3, r4
    aa5e:	d3f0      	bcc.n	aa42 <button3_thread+0x6>
    aa60:	e7f7      	b.n	aa52 <button3_thread+0x16>
    aa62:	bf00      	nop
    aa64:	20008ae8 	.word	0x20008ae8
    aa68:	20020eb0 	.word	0x20020eb0

0000aa6c <button4_thread>:
		}
    }
}

void button4_thread(void){
    aa6c:	b538      	push	{r3, r4, r5, lr}

    uint8_t *packet_data;
	packet_data = k_malloc(25);
    aa6e:	2019      	movs	r0, #25
    aa70:	f01e fd1c 	bl	294ac <k_malloc>
	//49 53 41 44 4f 52 41 
    *packet_data = 0x49;
    aa74:	2349      	movs	r3, #73	; 0x49
    *(packet_data+1) = 0x53;
    *(packet_data+2) = 0x41;
    *(packet_data+3) = 0x44;
    aa76:	2244      	movs	r2, #68	; 0x44
    *packet_data = 0x49;
    aa78:	7003      	strb	r3, [r0, #0]
    *(packet_data+3) = 0x44;
    aa7a:	70c2      	strb	r2, [r0, #3]
    *(packet_data+1) = 0x53;
    aa7c:	2353      	movs	r3, #83	; 0x53
    *(packet_data+4) = 0x4F;
    aa7e:	224f      	movs	r2, #79	; 0x4f
    *(packet_data+1) = 0x53;
    aa80:	7043      	strb	r3, [r0, #1]
    *(packet_data+4) = 0x4F;
    aa82:	7102      	strb	r2, [r0, #4]
    *(packet_data+2) = 0x41;
    aa84:	2341      	movs	r3, #65	; 0x41
    *(packet_data+5) = 0x52;
    aa86:	2252      	movs	r2, #82	; 0x52
	packet_data = k_malloc(25);
    aa88:	4604      	mov	r4, r0
    *(packet_data+6) = 0x41;
	while(1){
		k_sem_take(&button_test,K_FOREVER);
    aa8a:	4d08      	ldr	r5, [pc, #32]	; (aaac <button4_thread+0x40>)
    *(packet_data+2) = 0x41;
    aa8c:	7083      	strb	r3, [r0, #2]
    *(packet_data+5) = 0x52;
    aa8e:	7142      	strb	r2, [r0, #5]
    *(packet_data+6) = 0x41;
    aa90:	7183      	strb	r3, [r0, #6]
		k_sem_take(&button_test,K_FOREVER);
    aa92:	4628      	mov	r0, r5
    aa94:	f04f 32ff 	mov.w	r2, #4294967295
    aa98:	f04f 33ff 	mov.w	r3, #4294967295
    aa9c:	f019 fc2b 	bl	242f6 <k_sem_take.constprop.0.isra.0>
    	bt_nus_send(NULL, packet_data,7);
    aaa0:	2207      	movs	r2, #7
    aaa2:	4621      	mov	r1, r4
    aaa4:	2000      	movs	r0, #0
    aaa6:	f004 ffb9 	bl	fa1c <bt_nus_send>
	while(1){
    aaaa:	e7f2      	b.n	aa92 <button4_thread+0x26>
    aaac:	20008b00 	.word	0x20008b00

0000aab0 <write_memory_thread>:
void write_memory_thread(void){
    aab0:	b510      	push	{r4, lr}
		    k_sem_take(&save_memory,K_FOREVER);
    aab2:	4c05      	ldr	r4, [pc, #20]	; (aac8 <write_memory_thread+0x18>)
    aab4:	f04f 32ff 	mov.w	r2, #4294967295
    aab8:	f04f 33ff 	mov.w	r3, #4294967295
    aabc:	4620      	mov	r0, r4
    aabe:	f019 fc1a 	bl	242f6 <k_sem_take.constprop.0.isra.0>
		    flash_button2_counter();
    aac2:	f001 f805 	bl	bad0 <flash_button2_counter>
	while(1){
    aac6:	e7f5      	b.n	aab4 <write_memory_thread+0x4>
    aac8:	20008b30 	.word	0x20008b30

0000aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>:
static inline int gpio_pin_interrupt_configure_dt(const struct gpio_dt_spec *spec,
    aacc:	4603      	mov	r3, r0
    aace:	b570      	push	{r4, r5, r6, lr}
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    aad0:	6800      	ldr	r0, [r0, #0]
    aad2:	7919      	ldrb	r1, [r3, #4]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aad4:	2301      	movs	r3, #1
    aad6:	6845      	ldr	r5, [r0, #4]
    aad8:	408b      	lsls	r3, r1
    aada:	682d      	ldr	r5, [r5, #0]
	const struct gpio_driver_api *api =
    aadc:	6882      	ldr	r2, [r0, #8]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aade:	422b      	tst	r3, r5
	const struct gpio_driver_data *const data =
    aae0:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aae2:	d10e      	bne.n	ab02 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x36>
    aae4:	490e      	ldr	r1, [pc, #56]	; (ab20 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x54>)
    aae6:	f44f 731d 	mov.w	r3, #628	; 0x274
    aaea:	4a0e      	ldr	r2, [pc, #56]	; (ab24 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x58>)
    aaec:	480e      	ldr	r0, [pc, #56]	; (ab28 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x5c>)
    aaee:	f019 ff8c 	bl	24a0a <assert_print>
    aaf2:	480e      	ldr	r0, [pc, #56]	; (ab2c <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x60>)
    aaf4:	f019 ff89 	bl	24a0a <assert_print>
    aaf8:	f44f 711d 	mov.w	r1, #628	; 0x274
    aafc:	4809      	ldr	r0, [pc, #36]	; (ab24 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x58>)
    aafe:	f019 ff7d 	bl	249fc <assert_post_action>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    ab02:	6824      	ldr	r4, [r4, #0]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    ab04:	4223      	tst	r3, r4
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ab06:	6994      	ldr	r4, [r2, #24]
    ab08:	bf18      	it	ne
    ab0a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
    ab0e:	46a4      	mov	ip, r4
}
    ab10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ab14:	bf08      	it	eq
    ab16:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
    ab1a:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
    ab1e:	4760      	bx	ip
    ab20:	0002b36b 	.word	0x0002b36b
    ab24:	0002b33a 	.word	0x0002b33a
    ab28:	0002b3a9 	.word	0x0002b3a9
    ab2c:	0002b3c6 	.word	0x0002b3c6

0000ab30 <bt_addr_le_to_str.constprop.0.isra.0>:
 *  @param len Length of data to be copied to user string buffer. Refer to
 *  BT_ADDR_LE_STR_LEN about recommended value.
 *
 *  @return Number of successfully formatted bytes from binary address.
 */
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
    ab30:	b570      	push	{r4, r5, r6, lr}
				    size_t len)
{
	char type[10];

	switch (addr->type) {
    ab32:	7803      	ldrb	r3, [r0, #0]
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
    ab34:	b08a      	sub	sp, #40	; 0x28
    ab36:	4604      	mov	r4, r0
    ab38:	460e      	mov	r6, r1
    ab3a:	ad07      	add	r5, sp, #28
	switch (addr->type) {
    ab3c:	2b03      	cmp	r3, #3
    ab3e:	d820      	bhi.n	ab82 <bt_addr_le_to_str.constprop.0.isra.0+0x52>
    ab40:	e8df f003 	tbb	[pc, r3]
    ab44:	1d1b1902 	.word	0x1d1b1902
	case BT_ADDR_LE_PUBLIC:
		strcpy(type, "public");
    ab48:	4911      	ldr	r1, [pc, #68]	; (ab90 <bt_addr_le_to_str.constprop.0.isra.0+0x60>)
		break;
	case BT_ADDR_LE_RANDOM:
		strcpy(type, "random");
    ab4a:	4628      	mov	r0, r5
    ab4c:	f01e fe25 	bl	2979a <strcpy>
	default:
		snprintk(type, sizeof(type), "0x%02x", addr->type);
		break;
	}

	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    ab50:	9505      	str	r5, [sp, #20]
    ab52:	7863      	ldrb	r3, [r4, #1]
    ab54:	211e      	movs	r1, #30
    ab56:	9304      	str	r3, [sp, #16]
    ab58:	78a3      	ldrb	r3, [r4, #2]
    ab5a:	4630      	mov	r0, r6
    ab5c:	9303      	str	r3, [sp, #12]
    ab5e:	78e3      	ldrb	r3, [r4, #3]
    ab60:	4a0c      	ldr	r2, [pc, #48]	; (ab94 <bt_addr_le_to_str.constprop.0.isra.0+0x64>)
    ab62:	9302      	str	r3, [sp, #8]
    ab64:	7923      	ldrb	r3, [r4, #4]
    ab66:	9301      	str	r3, [sp, #4]
    ab68:	7963      	ldrb	r3, [r4, #5]
    ab6a:	9300      	str	r3, [sp, #0]
    ab6c:	79a3      	ldrb	r3, [r4, #6]
    ab6e:	f019 fd97 	bl	246a0 <snprintk>
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
}
    ab72:	b00a      	add	sp, #40	; 0x28
    ab74:	bd70      	pop	{r4, r5, r6, pc}
		strcpy(type, "random");
    ab76:	4908      	ldr	r1, [pc, #32]	; (ab98 <bt_addr_le_to_str.constprop.0.isra.0+0x68>)
    ab78:	e7e7      	b.n	ab4a <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		strcpy(type, "public-id");
    ab7a:	4908      	ldr	r1, [pc, #32]	; (ab9c <bt_addr_le_to_str.constprop.0.isra.0+0x6c>)
    ab7c:	e7e5      	b.n	ab4a <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		strcpy(type, "random-id");
    ab7e:	4908      	ldr	r1, [pc, #32]	; (aba0 <bt_addr_le_to_str.constprop.0.isra.0+0x70>)
    ab80:	e7e3      	b.n	ab4a <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    ab82:	210a      	movs	r1, #10
    ab84:	4628      	mov	r0, r5
    ab86:	4a07      	ldr	r2, [pc, #28]	; (aba4 <bt_addr_le_to_str.constprop.0.isra.0+0x74>)
    ab88:	f019 fd8a 	bl	246a0 <snprintk>
		break;
    ab8c:	e7e0      	b.n	ab50 <bt_addr_le_to_str.constprop.0.isra.0+0x20>
    ab8e:	bf00      	nop
    ab90:	0002b47d 	.word	0x0002b47d
    ab94:	0002b49f 	.word	0x0002b49f
    ab98:	0002b484 	.word	0x0002b484
    ab9c:	0002b48b 	.word	0x0002b48b
    aba0:	0002b495 	.word	0x0002b495
    aba4:	0002eba4 	.word	0x0002eba4

0000aba8 <security_changed>:
{
    aba8:	b570      	push	{r4, r5, r6, lr}
    abaa:	4614      	mov	r4, r2
    abac:	b08e      	sub	sp, #56	; 0x38
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    abae:	ae06      	add	r6, sp, #24
{
    abb0:	460d      	mov	r5, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    abb2:	f01b fc52 	bl	2645a <bt_conn_get_dst>
    abb6:	4631      	mov	r1, r6
    abb8:	f7ff ffba 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	if (!err) {
    abbc:	b96c      	cbnz	r4, abda <security_changed+0x32>
		LOG_INF("Security changed: %s level %u", addr, level);
    abbe:	4b0e      	ldr	r3, [pc, #56]	; (abf8 <security_changed+0x50>)
    abc0:	2203      	movs	r2, #3
    abc2:	e9cd 4301 	strd	r4, r3, [sp, #4]
    abc6:	4620      	mov	r0, r4
    abc8:	4623      	mov	r3, r4
    abca:	e9cd 6503 	strd	r6, r5, [sp, #12]
    abce:	490b      	ldr	r1, [pc, #44]	; (abfc <security_changed+0x54>)
    abd0:	9400      	str	r4, [sp, #0]
    abd2:	f019 fb71 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    abd6:	b00e      	add	sp, #56	; 0x38
    abd8:	bd70      	pop	{r4, r5, r6, pc}
		LOG_WRN("Security failed: %s level %u err %d", addr,
    abda:	4b09      	ldr	r3, [pc, #36]	; (ac00 <security_changed+0x58>)
    abdc:	2202      	movs	r2, #2
    abde:	9302      	str	r3, [sp, #8]
    abe0:	2300      	movs	r3, #0
    abe2:	e9cd 5404 	strd	r5, r4, [sp, #16]
    abe6:	4618      	mov	r0, r3
    abe8:	e9cd 3300 	strd	r3, r3, [sp]
    abec:	4903      	ldr	r1, [pc, #12]	; (abfc <security_changed+0x54>)
    abee:	9603      	str	r6, [sp, #12]
    abf0:	f019 fb62 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    abf4:	e7ef      	b.n	abd6 <security_changed+0x2e>
    abf6:	bf00      	nop
    abf8:	0002b4c2 	.word	0x0002b4c2
    abfc:	0002a4bc 	.word	0x0002a4bc
    ac00:	0002b4e0 	.word	0x0002b4e0

0000ac04 <pairing_failed>:
{
    ac04:	b530      	push	{r4, r5, lr}
    ac06:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac08:	ad06      	add	r5, sp, #24
{
    ac0a:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac0c:	f01b fc25 	bl	2645a <bt_conn_get_dst>
    ac10:	4629      	mov	r1, r5
    ac12:	f7ff ff8d 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing failed conn: %s, reason %d", addr, reason);
    ac16:	4b07      	ldr	r3, [pc, #28]	; (ac34 <pairing_failed+0x30>)
    ac18:	2203      	movs	r2, #3
    ac1a:	9302      	str	r3, [sp, #8]
    ac1c:	2300      	movs	r3, #0
    ac1e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    ac22:	4618      	mov	r0, r3
    ac24:	e9cd 3300 	strd	r3, r3, [sp]
    ac28:	4903      	ldr	r1, [pc, #12]	; (ac38 <pairing_failed+0x34>)
    ac2a:	f019 fb45 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    ac2e:	b00f      	add	sp, #60	; 0x3c
    ac30:	bd30      	pop	{r4, r5, pc}
    ac32:	bf00      	nop
    ac34:	0002b504 	.word	0x0002b504
    ac38:	0002a4bc 	.word	0x0002a4bc

0000ac3c <pairing_complete>:
{
    ac3c:	b530      	push	{r4, r5, lr}
    ac3e:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac40:	ad06      	add	r5, sp, #24
{
    ac42:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac44:	f01b fc09 	bl	2645a <bt_conn_get_dst>
    ac48:	4629      	mov	r1, r5
    ac4a:	f7ff ff71 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing completed: %s, bonded: %d", addr, bonded);
    ac4e:	4b07      	ldr	r3, [pc, #28]	; (ac6c <pairing_complete+0x30>)
    ac50:	2203      	movs	r2, #3
    ac52:	9302      	str	r3, [sp, #8]
    ac54:	2300      	movs	r3, #0
    ac56:	e9cd 5403 	strd	r5, r4, [sp, #12]
    ac5a:	4618      	mov	r0, r3
    ac5c:	e9cd 3300 	strd	r3, r3, [sp]
    ac60:	4903      	ldr	r1, [pc, #12]	; (ac70 <pairing_complete+0x34>)
    ac62:	f019 fb29 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    ac66:	b00f      	add	sp, #60	; 0x3c
    ac68:	bd30      	pop	{r4, r5, pc}
    ac6a:	bf00      	nop
    ac6c:	0002b527 	.word	0x0002b527
    ac70:	0002a4bc 	.word	0x0002a4bc

0000ac74 <auth_cancel>:
{
    ac74:	b510      	push	{r4, lr}
    ac76:	b08c      	sub	sp, #48	; 0x30
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac78:	ac04      	add	r4, sp, #16
    ac7a:	f01b fbee 	bl	2645a <bt_conn_get_dst>
    ac7e:	4621      	mov	r1, r4
    ac80:	f7ff ff56 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing cancelled: %s", addr);
    ac84:	4b06      	ldr	r3, [pc, #24]	; (aca0 <auth_cancel+0x2c>)
    ac86:	2203      	movs	r2, #3
    ac88:	9302      	str	r3, [sp, #8]
    ac8a:	2300      	movs	r3, #0
    ac8c:	4905      	ldr	r1, [pc, #20]	; (aca4 <auth_cancel+0x30>)
    ac8e:	4618      	mov	r0, r3
    ac90:	e9cd 3300 	strd	r3, r3, [sp]
    ac94:	9403      	str	r4, [sp, #12]
    ac96:	f019 fb0f 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    ac9a:	b00c      	add	sp, #48	; 0x30
    ac9c:	bd10      	pop	{r4, pc}
    ac9e:	bf00      	nop
    aca0:	0002b549 	.word	0x0002b549
    aca4:	0002a4bc 	.word	0x0002a4bc

0000aca8 <auth_passkey_display>:
{
    aca8:	b530      	push	{r4, r5, lr}
    acaa:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acac:	ad06      	add	r5, sp, #24
{
    acae:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acb0:	f01b fbd3 	bl	2645a <bt_conn_get_dst>
    acb4:	4629      	mov	r1, r5
    acb6:	f7ff ff3b 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Passkey for %s: %06u", addr, passkey);
    acba:	4b07      	ldr	r3, [pc, #28]	; (acd8 <auth_passkey_display+0x30>)
    acbc:	2203      	movs	r2, #3
    acbe:	9302      	str	r3, [sp, #8]
    acc0:	2300      	movs	r3, #0
    acc2:	e9cd 5403 	strd	r5, r4, [sp, #12]
    acc6:	4618      	mov	r0, r3
    acc8:	e9cd 3300 	strd	r3, r3, [sp]
    accc:	4903      	ldr	r1, [pc, #12]	; (acdc <auth_passkey_display+0x34>)
    acce:	f019 faf3 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    acd2:	b00f      	add	sp, #60	; 0x3c
    acd4:	bd30      	pop	{r4, r5, pc}
    acd6:	bf00      	nop
    acd8:	0002b55f 	.word	0x0002b55f
    acdc:	0002a4bc 	.word	0x0002a4bc

0000ace0 <auth_passkey_confirm>:
{
    ace0:	b570      	push	{r4, r5, r6, lr}
    ace2:	b08e      	sub	sp, #56	; 0x38
    ace4:	460c      	mov	r4, r1
    ace6:	4605      	mov	r5, r0
	auth_conn = bt_conn_ref(conn);
    ace8:	f009 f88a 	bl	13e00 <bt_conn_ref>
    acec:	4b11      	ldr	r3, [pc, #68]	; (ad34 <auth_passkey_confirm+0x54>)
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acee:	ae06      	add	r6, sp, #24
	auth_conn = bt_conn_ref(conn);
    acf0:	6018      	str	r0, [r3, #0]
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acf2:	4628      	mov	r0, r5
    acf4:	f01b fbb1 	bl	2645a <bt_conn_get_dst>
    acf8:	4631      	mov	r1, r6
    acfa:	f7ff ff19 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Passkey for %s: %06u", addr, passkey);
    acfe:	e9cd 6403 	strd	r6, r4, [sp, #12]
    ad02:	2400      	movs	r4, #0
    ad04:	4d0c      	ldr	r5, [pc, #48]	; (ad38 <auth_passkey_confirm+0x58>)
    ad06:	4b0d      	ldr	r3, [pc, #52]	; (ad3c <auth_passkey_confirm+0x5c>)
    ad08:	4629      	mov	r1, r5
    ad0a:	4620      	mov	r0, r4
    ad0c:	9302      	str	r3, [sp, #8]
    ad0e:	2203      	movs	r2, #3
    ad10:	4623      	mov	r3, r4
    ad12:	e9cd 4400 	strd	r4, r4, [sp]
    ad16:	f019 facf 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("Press Button 1 to confirm, Button 2 to reject.");
    ad1a:	4b09      	ldr	r3, [pc, #36]	; (ad40 <auth_passkey_confirm+0x60>)
    ad1c:	2203      	movs	r2, #3
    ad1e:	e9cd 4301 	strd	r4, r3, [sp, #4]
    ad22:	4629      	mov	r1, r5
    ad24:	4623      	mov	r3, r4
    ad26:	4620      	mov	r0, r4
    ad28:	9400      	str	r4, [sp, #0]
    ad2a:	f019 fac5 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    ad2e:	b00e      	add	sp, #56	; 0x38
    ad30:	bd70      	pop	{r4, r5, r6, pc}
    ad32:	bf00      	nop
    ad34:	20009d30 	.word	0x20009d30
    ad38:	0002a4bc 	.word	0x0002a4bc
    ad3c:	0002b55f 	.word	0x0002b55f
    ad40:	0002b574 	.word	0x0002b574

0000ad44 <bt_receive_cb>:
{
    ad44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	char addr[BT_ADDR_LE_STR_LEN] = {0};
    ad48:	2400      	movs	r4, #0
{
    ad4a:	4605      	mov	r5, r0
    ad4c:	b088      	sub	sp, #32
    ad4e:	460f      	mov	r7, r1
    ad50:	4616      	mov	r6, r2
	char addr[BT_ADDR_LE_STR_LEN] = {0};
    ad52:	4621      	mov	r1, r4
    ad54:	221a      	movs	r2, #26
    ad56:	a801      	add	r0, sp, #4
    ad58:	9400      	str	r4, [sp, #0]
    ad5a:	f01e fbf6 	bl	2954a <memset>
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, ARRAY_SIZE(addr));
    ad5e:	4628      	mov	r0, r5
    ad60:	f01b fb7b 	bl	2645a <bt_conn_get_dst>
    ad64:	4669      	mov	r1, sp
    ad66:	f7ff fee3 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	printf("Received data from: %s", addr);
    ad6a:	4669      	mov	r1, sp
    ad6c:	481d      	ldr	r0, [pc, #116]	; (ade4 <bt_receive_cb+0xa0>)
    ad6e:	f018 fb6d 	bl	2344c <iprintf>
		err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    ad72:	f8df 8074 	ldr.w	r8, [pc, #116]	; ade8 <bt_receive_cb+0xa4>
			k_fifo_put(&fifo_uart_tx_data, tx);
    ad76:	f8df 9074 	ldr.w	r9, [pc, #116]	; adec <bt_receive_cb+0xa8>
	for (uint16_t pos = 0; pos != len;) {
    ad7a:	42b4      	cmp	r4, r6
    ad7c:	d007      	beq.n	ad8e <bt_receive_cb+0x4a>
		struct uart_data_t *tx = k_malloc(sizeof(*tx));
    ad7e:	2030      	movs	r0, #48	; 0x30
    ad80:	f01e fb94 	bl	294ac <k_malloc>
		if (!tx) {
    ad84:	4605      	mov	r5, r0
    ad86:	b928      	cbnz	r0, ad94 <bt_receive_cb+0x50>
			printf("Not able to allocate UART send data buffer");
    ad88:	4819      	ldr	r0, [pc, #100]	; (adf0 <bt_receive_cb+0xac>)
    ad8a:	f018 fb5f 	bl	2344c <iprintf>
}
    ad8e:	b008      	add	sp, #32
    ad90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if ((len - pos) > tx_data_size) {
    ad94:	1b32      	subs	r2, r6, r4
    ad96:	2a27      	cmp	r2, #39	; 0x27
			tx->len = tx_data_size;
    ad98:	bf8c      	ite	hi
    ad9a:	2227      	movhi	r2, #39	; 0x27
			tx->len = (len - pos);
    ad9c:	b292      	uxthls	r2, r2
		memcpy(tx->data, &data[pos], tx->len);
    ad9e:	f100 0a04 	add.w	sl, r0, #4
    ada2:	8582      	strh	r2, [r0, #44]	; 0x2c
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    ada4:	1939      	adds	r1, r7, r4
    ada6:	4650      	mov	r0, sl
    ada8:	f01e fb95 	bl	294d6 <memcpy>
		pos += tx->len;
    adac:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    adae:	441c      	add	r4, r3
    adb0:	b2a4      	uxth	r4, r4
		if ((pos == len) && (data[len - 1] == '\r')) {
    adb2:	42a6      	cmp	r6, r4
    adb4:	d109      	bne.n	adca <bt_receive_cb+0x86>
    adb6:	19ba      	adds	r2, r7, r6
    adb8:	f812 2c01 	ldrb.w	r2, [r2, #-1]
    adbc:	2a0d      	cmp	r2, #13
    adbe:	d104      	bne.n	adca <bt_receive_cb+0x86>
			tx->data[tx->len] = '\n';
    adc0:	210a      	movs	r1, #10
    adc2:	18ea      	adds	r2, r5, r3
			tx->len++;
    adc4:	3301      	adds	r3, #1
			tx->data[tx->len] = '\n';
    adc6:	7111      	strb	r1, [r2, #4]
			tx->len++;
    adc8:	85ab      	strh	r3, [r5, #44]	; 0x2c
		err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    adca:	4651      	mov	r1, sl
    adcc:	4640      	mov	r0, r8
    adce:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    add0:	f019 fa89 	bl	242e6 <uart_tx.constprop.0>
		if (err) {
    add4:	2800      	cmp	r0, #0
    add6:	d0d0      	beq.n	ad7a <bt_receive_cb+0x36>
			k_fifo_put(&fifo_uart_tx_data, tx);
    add8:	4629      	mov	r1, r5
    adda:	4648      	mov	r0, r9
    addc:	f01e f9b2 	bl	29144 <k_queue_append>
    ade0:	e7cb      	b.n	ad7a <bt_receive_cb+0x36>
    ade2:	bf00      	nop
    ade4:	0002b5a3 	.word	0x0002b5a3
    ade8:	00029ecc 	.word	0x00029ecc
    adec:	20008b94 	.word	0x20008b94
    adf0:	0002b5ba 	.word	0x0002b5ba

0000adf4 <gpio_pin_set_dt.isra.0>:
 *
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    adf4:	4603      	mov	r3, r0
    adf6:	b510      	push	{r4, lr}
    adf8:	460a      	mov	r2, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    adfa:	7919      	ldrb	r1, [r3, #4]
    adfc:	2301      	movs	r3, #1
{
	return gpio_pin_set(spec->port, spec->pin, value);
    adfe:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae00:	fa03 f101 	lsl.w	r1, r3, r1
    ae04:	6843      	ldr	r3, [r0, #4]
	const struct gpio_driver_data *const data =
    ae06:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae08:	681b      	ldr	r3, [r3, #0]
    ae0a:	4219      	tst	r1, r3
    ae0c:	d10e      	bne.n	ae2c <gpio_pin_set_dt.isra.0+0x38>
    ae0e:	490e      	ldr	r1, [pc, #56]	; (ae48 <gpio_pin_set_dt.isra.0+0x54>)
    ae10:	f240 533d 	movw	r3, #1341	; 0x53d
    ae14:	4a0d      	ldr	r2, [pc, #52]	; (ae4c <gpio_pin_set_dt.isra.0+0x58>)
    ae16:	480e      	ldr	r0, [pc, #56]	; (ae50 <gpio_pin_set_dt.isra.0+0x5c>)
    ae18:	f019 fdf7 	bl	24a0a <assert_print>
    ae1c:	480d      	ldr	r0, [pc, #52]	; (ae54 <gpio_pin_set_dt.isra.0+0x60>)
    ae1e:	f019 fdf4 	bl	24a0a <assert_print>
    ae22:	f240 513d 	movw	r1, #1341	; 0x53d
    ae26:	4809      	ldr	r0, [pc, #36]	; (ae4c <gpio_pin_set_dt.isra.0+0x58>)
    ae28:	f019 fde8 	bl	249fc <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    ae2c:	6823      	ldr	r3, [r4, #0]
    ae2e:	4219      	tst	r1, r3
    ae30:	d003      	beq.n	ae3a <gpio_pin_set_dt.isra.0+0x46>
	if (value != 0)	{
    ae32:	b122      	cbz	r2, ae3e <gpio_pin_set_dt.isra.0+0x4a>
	return api->port_clear_bits_raw(port, pins);
    ae34:	6883      	ldr	r3, [r0, #8]
    ae36:	691b      	ldr	r3, [r3, #16]
    ae38:	e003      	b.n	ae42 <gpio_pin_set_dt.isra.0+0x4e>
	if (value != 0)	{
    ae3a:	2a00      	cmp	r2, #0
    ae3c:	d0fa      	beq.n	ae34 <gpio_pin_set_dt.isra.0+0x40>
	return api->port_set_bits_raw(port, pins);
    ae3e:	6883      	ldr	r3, [r0, #8]
    ae40:	68db      	ldr	r3, [r3, #12]
}
    ae42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return api->port_clear_bits_raw(port, pins);
    ae46:	4718      	bx	r3
    ae48:	0002b36b 	.word	0x0002b36b
    ae4c:	0002b33a 	.word	0x0002b33a
    ae50:	0002b3a9 	.word	0x0002b3a9
    ae54:	0002b3c6 	.word	0x0002b3c6

0000ae58 <button_pressed_1>:
void button_pressed_1(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    ae58:	b508      	push	{r3, lr}
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    ae5a:	4807      	ldr	r0, [pc, #28]	; (ae78 <button_pressed_1+0x20>)
    ae5c:	f014 fe70 	bl	1fb40 <z_impl_k_sem_give>
	gpio_pin_set_dt(LED4, ON);
    ae60:	2101      	movs	r1, #1
    ae62:	4806      	ldr	r0, [pc, #24]	; (ae7c <button_pressed_1+0x24>)
    ae64:	f7ff ffc6 	bl	adf4 <gpio_pin_set_dt.isra.0>
    ae68:	f01d f9e3 	bl	28232 <sys_clock_cycle_get_32>
}
    ae6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ae70:	4601      	mov	r1, r0
	printk("Button pressed 1 at %" PRIu32 "\n", k_cycle_get_32());
    ae72:	4803      	ldr	r0, [pc, #12]	; (ae80 <button_pressed_1+0x28>)
    ae74:	f019 bc07 	b.w	24686 <printk>
    ae78:	20008b60 	.word	0x20008b60
    ae7c:	0002a758 	.word	0x0002a758
    ae80:	0002b5e5 	.word	0x0002b5e5

0000ae84 <connected>:
{
    ae84:	b570      	push	{r4, r5, r6, lr}
    ae86:	4605      	mov	r5, r0
	if (err) {
    ae88:	460c      	mov	r4, r1
{
    ae8a:	b08c      	sub	sp, #48	; 0x30
	if (err) {
    ae8c:	b161      	cbz	r1, aea8 <connected+0x24>
		LOG_ERR("Connection failed (err %u)", err);
    ae8e:	4b14      	ldr	r3, [pc, #80]	; (aee0 <connected+0x5c>)
    ae90:	9103      	str	r1, [sp, #12]
    ae92:	9302      	str	r3, [sp, #8]
    ae94:	2300      	movs	r3, #0
    ae96:	2201      	movs	r2, #1
    ae98:	4618      	mov	r0, r3
    ae9a:	e9cd 3300 	strd	r3, r3, [sp]
    ae9e:	4911      	ldr	r1, [pc, #68]	; (aee4 <connected+0x60>)
    aea0:	f019 fa0a 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    aea4:	b00c      	add	sp, #48	; 0x30
    aea6:	bd70      	pop	{r4, r5, r6, pc}
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    aea8:	ae04      	add	r6, sp, #16
    aeaa:	f01b fad6 	bl	2645a <bt_conn_get_dst>
    aeae:	4631      	mov	r1, r6
    aeb0:	f7ff fe3e 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Connected %s", addr);
    aeb4:	4b0c      	ldr	r3, [pc, #48]	; (aee8 <connected+0x64>)
    aeb6:	2203      	movs	r2, #3
    aeb8:	4620      	mov	r0, r4
    aeba:	e9cd 4301 	strd	r4, r3, [sp, #4]
    aebe:	4909      	ldr	r1, [pc, #36]	; (aee4 <connected+0x60>)
    aec0:	4623      	mov	r3, r4
    aec2:	9603      	str	r6, [sp, #12]
    aec4:	9400      	str	r4, [sp, #0]
    aec6:	f019 f9f7 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
	current_conn = bt_conn_ref(conn);
    aeca:	4628      	mov	r0, r5
    aecc:	f008 ff98 	bl	13e00 <bt_conn_ref>
    aed0:	4b06      	ldr	r3, [pc, #24]	; (aeec <connected+0x68>)
    gpio_pin_set_dt(CON_STATUS_LED, ON);
    aed2:	2101      	movs	r1, #1
	current_conn = bt_conn_ref(conn);
    aed4:	6018      	str	r0, [r3, #0]
    gpio_pin_set_dt(CON_STATUS_LED, ON);
    aed6:	4806      	ldr	r0, [pc, #24]	; (aef0 <connected+0x6c>)
    aed8:	f7ff ff8c 	bl	adf4 <gpio_pin_set_dt.isra.0>
    aedc:	e7e2      	b.n	aea4 <connected+0x20>
    aede:	bf00      	nop
    aee0:	0002b5fd 	.word	0x0002b5fd
    aee4:	0002a4bc 	.word	0x0002a4bc
    aee8:	0002b618 	.word	0x0002b618
    aeec:	20009d34 	.word	0x20009d34
    aef0:	0002a770 	.word	0x0002a770

0000aef4 <disconnected>:
{
    aef4:	b530      	push	{r4, r5, lr}
    aef6:	460c      	mov	r4, r1
    aef8:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    aefa:	ad06      	add	r5, sp, #24
    aefc:	f01b faad 	bl	2645a <bt_conn_get_dst>
    af00:	4629      	mov	r1, r5
    af02:	f7ff fe15 	bl	ab30 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Disconnected: %s (reason %u)", addr, reason);
    af06:	e9cd 5403 	strd	r5, r4, [sp, #12]
    af0a:	2400      	movs	r4, #0
    af0c:	4b0d      	ldr	r3, [pc, #52]	; (af44 <disconnected+0x50>)
	if (auth_conn) {
    af0e:	4d0e      	ldr	r5, [pc, #56]	; (af48 <disconnected+0x54>)
	LOG_INF("Disconnected: %s (reason %u)", addr, reason);
    af10:	4620      	mov	r0, r4
    af12:	9302      	str	r3, [sp, #8]
    af14:	2203      	movs	r2, #3
    af16:	4623      	mov	r3, r4
    af18:	e9cd 4400 	strd	r4, r4, [sp]
    af1c:	490b      	ldr	r1, [pc, #44]	; (af4c <disconnected+0x58>)
    af1e:	f019 f9cb 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
	if (auth_conn) {
    af22:	6828      	ldr	r0, [r5, #0]
    af24:	b110      	cbz	r0, af2c <disconnected+0x38>
		bt_conn_unref(auth_conn);
    af26:	f008 ff93 	bl	13e50 <bt_conn_unref>
		auth_conn = NULL;
    af2a:	602c      	str	r4, [r5, #0]
	if (current_conn) {
    af2c:	4c08      	ldr	r4, [pc, #32]	; (af50 <disconnected+0x5c>)
    af2e:	6820      	ldr	r0, [r4, #0]
    af30:	b130      	cbz	r0, af40 <disconnected+0x4c>
		bt_conn_unref(current_conn);
    af32:	f008 ff8d 	bl	13e50 <bt_conn_unref>
		current_conn = NULL;
    af36:	2100      	movs	r1, #0
		gpio_pin_set_dt(CON_STATUS_LED, OFF);
    af38:	4806      	ldr	r0, [pc, #24]	; (af54 <disconnected+0x60>)
		current_conn = NULL;
    af3a:	6021      	str	r1, [r4, #0]
		gpio_pin_set_dt(CON_STATUS_LED, OFF);
    af3c:	f7ff ff5a 	bl	adf4 <gpio_pin_set_dt.isra.0>
}
    af40:	b00f      	add	sp, #60	; 0x3c
    af42:	bd30      	pop	{r4, r5, pc}
    af44:	0002b625 	.word	0x0002b625
    af48:	20009d30 	.word	0x20009d30
    af4c:	0002a4bc 	.word	0x0002a4bc
    af50:	20009d34 	.word	0x20009d34
    af54:	0002a770 	.word	0x0002a770

0000af58 <gpio_pin_configure_dt.isra.0>:
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
    af58:	4603      	mov	r3, r0
    af5a:	b570      	push	{r4, r5, r6, lr}
    af5c:	460c      	mov	r4, r1
				  spec->dt_flags | extra_flags);
    af5e:	88da      	ldrh	r2, [r3, #6]
	return gpio_pin_configure(spec->port,
    af60:	6800      	ldr	r0, [r0, #0]
				  spec->pin,
    af62:	7919      	ldrb	r1, [r3, #4]
	return gpio_pin_configure(spec->port,
    af64:	4322      	orrs	r2, r4
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
    af66:	f002 0430 	and.w	r4, r2, #48	; 0x30
    af6a:	2c30      	cmp	r4, #48	; 0x30
	struct gpio_driver_data *data =
    af6c:	6905      	ldr	r5, [r0, #16]
	__unused const struct gpio_driver_config *const cfg =
    af6e:	e9d0 3601 	ldrd	r3, r6, [r0, #4]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
    af72:	d10e      	bne.n	af92 <gpio_pin_configure_dt.isra.0+0x3a>
    af74:	4925      	ldr	r1, [pc, #148]	; (b00c <gpio_pin_configure_dt.isra.0+0xb4>)
    af76:	f240 23b7 	movw	r3, #695	; 0x2b7
    af7a:	4a25      	ldr	r2, [pc, #148]	; (b010 <gpio_pin_configure_dt.isra.0+0xb8>)
    af7c:	4825      	ldr	r0, [pc, #148]	; (b014 <gpio_pin_configure_dt.isra.0+0xbc>)
    af7e:	f019 fd44 	bl	24a0a <assert_print>
    af82:	4825      	ldr	r0, [pc, #148]	; (b018 <gpio_pin_configure_dt.isra.0+0xc0>)
    af84:	f019 fd41 	bl	24a0a <assert_print>
    af88:	f240 21b7 	movw	r1, #695	; 0x2b7
	__ASSERT((flags & GPIO_OUTPUT) != 0 || (flags & GPIO_SINGLE_ENDED) == 0,
    af8c:	4820      	ldr	r0, [pc, #128]	; (b010 <gpio_pin_configure_dt.isra.0+0xb8>)
    af8e:	f019 fd35 	bl	249fc <assert_post_action>
    af92:	f002 1402 	and.w	r4, r2, #131074	; 0x20002
    af96:	2c02      	cmp	r4, #2
    af98:	d10c      	bne.n	afb4 <gpio_pin_configure_dt.isra.0+0x5c>
    af9a:	4920      	ldr	r1, [pc, #128]	; (b01c <gpio_pin_configure_dt.isra.0+0xc4>)
    af9c:	f240 23bb 	movw	r3, #699	; 0x2bb
    afa0:	4a1b      	ldr	r2, [pc, #108]	; (b010 <gpio_pin_configure_dt.isra.0+0xb8>)
    afa2:	481c      	ldr	r0, [pc, #112]	; (b014 <gpio_pin_configure_dt.isra.0+0xbc>)
    afa4:	f019 fd31 	bl	24a0a <assert_print>
    afa8:	481d      	ldr	r0, [pc, #116]	; (b020 <gpio_pin_configure_dt.isra.0+0xc8>)
    afaa:	f019 fd2e 	bl	24a0a <assert_print>
    afae:	f240 21bb 	movw	r1, #699	; 0x2bb
    afb2:	e7eb      	b.n	af8c <gpio_pin_configure_dt.isra.0+0x34>
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
    afb4:	f002 0406 	and.w	r4, r2, #6
    afb8:	2c04      	cmp	r4, #4
    afba:	d109      	bne.n	afd0 <gpio_pin_configure_dt.isra.0+0x78>
    afbc:	4919      	ldr	r1, [pc, #100]	; (b024 <gpio_pin_configure_dt.isra.0+0xcc>)
    afbe:	f240 23bf 	movw	r3, #703	; 0x2bf
    afc2:	4a13      	ldr	r2, [pc, #76]	; (b010 <gpio_pin_configure_dt.isra.0+0xb8>)
    afc4:	4813      	ldr	r0, [pc, #76]	; (b014 <gpio_pin_configure_dt.isra.0+0xbc>)
    afc6:	f019 fd20 	bl	24a0a <assert_print>
    afca:	f240 21bf 	movw	r1, #703	; 0x2bf
    afce:	e7dd      	b.n	af8c <gpio_pin_configure_dt.isra.0+0x34>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    afd0:	2401      	movs	r4, #1
    afd2:	681b      	ldr	r3, [r3, #0]
    afd4:	408c      	lsls	r4, r1
    afd6:	421c      	tst	r4, r3
    afd8:	d10c      	bne.n	aff4 <gpio_pin_configure_dt.isra.0+0x9c>
    afda:	4913      	ldr	r1, [pc, #76]	; (b028 <gpio_pin_configure_dt.isra.0+0xd0>)
    afdc:	f240 23d2 	movw	r3, #722	; 0x2d2
    afe0:	4a0b      	ldr	r2, [pc, #44]	; (b010 <gpio_pin_configure_dt.isra.0+0xb8>)
    afe2:	480c      	ldr	r0, [pc, #48]	; (b014 <gpio_pin_configure_dt.isra.0+0xbc>)
    afe4:	f019 fd11 	bl	24a0a <assert_print>
    afe8:	4810      	ldr	r0, [pc, #64]	; (b02c <gpio_pin_configure_dt.isra.0+0xd4>)
    afea:	f019 fd0e 	bl	24a0a <assert_print>
    afee:	f240 21d2 	movw	r1, #722	; 0x2d2
    aff2:	e7cb      	b.n	af8c <gpio_pin_configure_dt.isra.0+0x34>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    aff4:	682b      	ldr	r3, [r5, #0]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    aff6:	f012 0f01 	tst.w	r2, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
    affa:	bf14      	ite	ne
    affc:	4323      	orrne	r3, r4
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    affe:	43a3      	biceq	r3, r4
    b000:	602b      	str	r3, [r5, #0]
	return api->pin_configure(port, pin, flags);
    b002:	6833      	ldr	r3, [r6, #0]
}
    b004:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->pin_configure(port, pin, flags);
    b008:	4718      	bx	r3
    b00a:	bf00      	nop
    b00c:	0002b642 	.word	0x0002b642
    b010:	0002b33a 	.word	0x0002b33a
    b014:	0002b3a9 	.word	0x0002b3a9
    b018:	0002b67b 	.word	0x0002b67b
    b01c:	0002b6b8 	.word	0x0002b6b8
    b020:	0002b6ed 	.word	0x0002b6ed
    b024:	0002b73f 	.word	0x0002b73f
    b028:	0002b36b 	.word	0x0002b36b
    b02c:	0002b3c6 	.word	0x0002b3c6

0000b030 <adc_thread>:
}




void adc_thread(void){
    b030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
	if (!spec->channel_cfg_dt_node_exists) {
		return -ENOTSUP;
	}

	seq->channels = BIT(spec->channel_id);
    b034:	4e36      	ldr	r6, [pc, #216]	; (b110 <adc_thread+0xe0>)
	return z_impl_k_mutex_lock(mutex, timeout);
    b036:	f8df a0dc 	ldr.w	sl, [pc, #220]	; b114 <adc_thread+0xe4>
    b03a:	b085      	sub	sp, #20
	int err;
    

    while (1) {	
		for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b03c:	4c36      	ldr	r4, [pc, #216]	; (b118 <adc_thread+0xe8>)
    b03e:	2700      	movs	r7, #0
    b040:	46a3      	mov	fp, r4
			int32_t val_mv;

			(void)adc_sequence_init_dt(&adc_channels[i], &sequence);
            k_mutex_lock(&ad_ready, K_FOREVER);
			err = adc_read(adc_channels[i].dev, &sequence);
			adc_value[adc_channels[i].channel_id]=buf_adc;
    b042:	f8df 80d8 	ldr.w	r8, [pc, #216]	; b11c <adc_thread+0xec>
	if (!spec->channel_cfg_dt_node_exists) {
    b046:	7963      	ldrb	r3, [r4, #5]
    b048:	b13b      	cbz	r3, b05a <adc_thread+0x2a>
	seq->channels = BIT(spec->channel_id);
    b04a:	2301      	movs	r3, #1
    b04c:	7922      	ldrb	r2, [r4, #4]
    b04e:	4093      	lsls	r3, r2
    b050:	6073      	str	r3, [r6, #4]
	seq->resolution = spec->resolution;
    b052:	7c23      	ldrb	r3, [r4, #16]
    b054:	7433      	strb	r3, [r6, #16]
	seq->oversampling = spec->oversampling;
    b056:	7c63      	ldrb	r3, [r4, #17]
    b058:	7473      	strb	r3, [r6, #17]
    b05a:	f04f 32ff 	mov.w	r2, #4294967295
    b05e:	f04f 33ff 	mov.w	r3, #4294967295
    b062:	4650      	mov	r0, sl
    b064:	f014 fb0a 	bl	1f67c <z_impl_k_mutex_lock>
			err = adc_read(adc_channels[i].dev, &sequence);
    b068:	6825      	ldr	r5, [r4, #0]
	return api->read(dev, sequence);
    b06a:	68ab      	ldr	r3, [r5, #8]
    b06c:	4631      	mov	r1, r6
    b06e:	4628      	mov	r0, r5
    b070:	685b      	ldr	r3, [r3, #4]
    b072:	4798      	blx	r3
			adc_value[adc_channels[i].channel_id]=buf_adc;
    b074:	7922      	ldrb	r2, [r4, #4]
    b076:	f9b8 1000 	ldrsh.w	r1, [r8]
    b07a:	4b29      	ldr	r3, [pc, #164]	; (b120 <adc_thread+0xf0>)
    b07c:	9201      	str	r2, [sp, #4]
    b07e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			k_mutex_unlock(&ad_ready);

           if (flag==1){
    b082:	f8df 90a0 	ldr.w	r9, [pc, #160]	; b124 <adc_thread+0xf4>
	return z_impl_k_mutex_unlock(mutex);
    b086:	4650      	mov	r0, sl
    b088:	f014 fbc8 	bl	1f81c <z_impl_k_mutex_unlock>
    b08c:	f8d9 3000 	ldr.w	r3, [r9]
    b090:	9a01      	ldr	r2, [sp, #4]
    b092:	2b01      	cmp	r3, #1
    b094:	d12d      	bne.n	b0f2 <adc_thread+0xc2>
			printk("- %s, channel %d: ",adc_channels[i].dev->name,adc_channels[i].channel_id);
    b096:	6829      	ldr	r1, [r5, #0]
    b098:	4823      	ldr	r0, [pc, #140]	; (b128 <adc_thread+0xf8>)
    b09a:	f019 faf4 	bl	24686 <printk>
			printk("%"PRId16, buf_adc);
    b09e:	f9b8 1000 	ldrsh.w	r1, [r8]
    b0a2:	4822      	ldr	r0, [pc, #136]	; (b12c <adc_thread+0xfc>)
    b0a4:	f019 faef 	bl	24686 <printk>
	if (!spec->channel_cfg_dt_node_exists) {
    b0a8:	7963      	ldrb	r3, [r4, #5]
			val_mv = buf_adc;
    b0aa:	f9b8 5000 	ldrsh.w	r5, [r8]
    b0ae:	b1e3      	cbz	r3, b0ea <adc_thread+0xba>
	if (spec->channel_cfg.differential) {
    b0b0:	2114      	movs	r1, #20
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    b0b2:	79e3      	ldrb	r3, [r4, #7]
	if (spec->channel_cfg.differential) {
    b0b4:	fb01 b107 	mla	r1, r1, r7, fp
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    b0b8:	2b04      	cmp	r3, #4
	const struct adc_driver_api *api =
    b0ba:	bf0a      	itet	eq
    b0bc:	6823      	ldreq	r3, [r4, #0]
		vref_mv = spec->vref_mv;
    b0be:	89e2      	ldrhne	r2, [r4, #14]
	return api->ref_internal;
    b0c0:	689b      	ldreq	r3, [r3, #8]
	if (spec->channel_cfg.differential) {
    b0c2:	7a89      	ldrb	r1, [r1, #10]
		vref_mv = (int32_t)adc_ref_internal(spec->dev);
    b0c4:	bf08      	it	eq
    b0c6:	891a      	ldrheq	r2, [r3, #8]
	resolution = spec->resolution;
    b0c8:	7c23      	ldrb	r3, [r4, #16]
	int32_t adc_mv = *valp * ref_mv;
    b0ca:	436a      	muls	r2, r5
	if (spec->channel_cfg.differential) {
    b0cc:	0689      	lsls	r1, r1, #26
		resolution -= 1U;
    b0ce:	bf44      	itt	mi
    b0d0:	f103 33ff 	addmi.w	r3, r3, #4294967295
    b0d4:	b2db      	uxtbmi	r3, r3
	int ret = adc_gain_invert(gain, &adc_mv);
    b0d6:	79a0      	ldrb	r0, [r4, #6]
    b0d8:	a903      	add	r1, sp, #12
    b0da:	9301      	str	r3, [sp, #4]
	int32_t adc_mv = *valp * ref_mv;
    b0dc:	9203      	str	r2, [sp, #12]
	int ret = adc_gain_invert(gain, &adc_mv);
    b0de:	f00e f91f 	bl	19320 <adc_gain_invert>
	if (ret == 0) {
    b0e2:	b910      	cbnz	r0, b0ea <adc_thread+0xba>
		*valp = (adc_mv >> resolution);
    b0e4:	9d03      	ldr	r5, [sp, #12]
    b0e6:	9b01      	ldr	r3, [sp, #4]
    b0e8:	411d      	asrs	r5, r3
			adc_raw_to_millivolts_dt(&adc_channels[i],&val_mv);
			printk(" = %"PRId32" mV\n", val_mv);
    b0ea:	4629      	mov	r1, r5
    b0ec:	4810      	ldr	r0, [pc, #64]	; (b130 <adc_thread+0x100>)
    b0ee:	f019 faca 	bl	24686 <printk>
		for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b0f2:	3701      	adds	r7, #1
    b0f4:	2f06      	cmp	r7, #6
    b0f6:	f104 0414 	add.w	r4, r4, #20
    b0fa:	d1a4      	bne.n	b046 <adc_thread+0x16>
		   }
			
		}
        flag=0;
    b0fc:	2300      	movs	r3, #0
		k_sleep(K_MSEC(100));
    b0fe:	f640 40cd 	movw	r0, #3277	; 0xccd
    b102:	2100      	movs	r1, #0
        flag=0;
    b104:	f8c9 3000 	str.w	r3, [r9]
		k_sleep(K_MSEC(100));
    b108:	f019 f8fd 	bl	24306 <k_sleep.isra.0>
    while (1) {	
    b10c:	e796      	b.n	b03c <adc_thread+0xc>
    b10e:	bf00      	nop
    b110:	200083e4 	.word	0x200083e4
    b114:	20009d7c 	.word	0x20009d7c
    b118:	0002a6e0 	.word	0x0002a6e0
    b11c:	200214e8 	.word	0x200214e8
    b120:	200214d8 	.word	0x200214d8
    b124:	20009d78 	.word	0x20009d78
    b128:	0002b772 	.word	0x0002b772
    b12c:	0002b785 	.word	0x0002b785
    b130:	0002b789 	.word	0x0002b789

0000b134 <uart_cb>:
static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data){
    b134:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	switch (evt->type) {
    b136:	780b      	ldrb	r3, [r1, #0]
    b138:	2b05      	cmp	r3, #5
    b13a:	d828      	bhi.n	b18e <uart_cb+0x5a>
    b13c:	e8df f003 	tbb	[pc, r3]
    b140:	672b8f03 	.word	0x672b8f03
    b144:	467f      	.short	0x467f
		if ((evt->data.tx.len == 0) ||
    b146:	688b      	ldr	r3, [r1, #8]
    b148:	b30b      	cbz	r3, b18e <uart_cb+0x5a>
		    (!evt->data.tx.buf)) {
    b14a:	6848      	ldr	r0, [r1, #4]
		if ((evt->data.tx.len == 0) ||
    b14c:	b1f8      	cbz	r0, b18e <uart_cb+0x5a>
		if (aborted_buf) {
    b14e:	4a4e      	ldr	r2, [pc, #312]	; (b288 <uart_cb+0x154>)
    b150:	6813      	ldr	r3, [r2, #0]
    b152:	b1f3      	cbz	r3, b192 <uart_cb+0x5e>
			buf = CONTAINER_OF(aborted_buf, struct uart_data_t,
    b154:	1f18      	subs	r0, r3, #4
			aborted_buf = NULL;
    b156:	2300      	movs	r3, #0
    b158:	6013      	str	r3, [r2, #0]
			aborted_len = 0;
    b15a:	4a4c      	ldr	r2, [pc, #304]	; (b28c <uart_cb+0x158>)
    b15c:	6013      	str	r3, [r2, #0]
		k_free(buf);
    b15e:	f01e f99e 	bl	2949e <k_free>
	return z_impl_k_queue_get(queue, timeout);
    b162:	2200      	movs	r2, #0
    b164:	2300      	movs	r3, #0
    b166:	484a      	ldr	r0, [pc, #296]	; (b290 <uart_cb+0x15c>)
    b168:	f014 fc80 	bl	1fa6c <z_impl_k_queue_get>
		if (!buf) {
    b16c:	b178      	cbz	r0, b18e <uart_cb+0x5a>
		if (uart_tx(uart, buf->data, buf->len, SYS_FOREVER_MS)) {
    b16e:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    b170:	1d01      	adds	r1, r0, #4
    b172:	4848      	ldr	r0, [pc, #288]	; (b294 <uart_cb+0x160>)
    b174:	f019 f8b7 	bl	242e6 <uart_tx.constprop.0>
    b178:	b148      	cbz	r0, b18e <uart_cb+0x5a>
			LOG_WRN("Failed to send data over UART");
    b17a:	4b47      	ldr	r3, [pc, #284]	; (b298 <uart_cb+0x164>)
    b17c:	2202      	movs	r2, #2
    b17e:	9302      	str	r3, [sp, #8]
    b180:	2300      	movs	r3, #0
    b182:	4618      	mov	r0, r3
    b184:	e9cd 3300 	strd	r3, r3, [sp]
    b188:	4944      	ldr	r1, [pc, #272]	; (b29c <uart_cb+0x168>)
			LOG_WRN("Not able to allocate UART receive buffer");
    b18a:	f019 f895 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
}
    b18e:	b004      	add	sp, #16
    b190:	bd10      	pop	{r4, pc}
			buf = CONTAINER_OF(evt->data.tx.buf, struct uart_data_t,
    b192:	3804      	subs	r0, #4
    b194:	e7e3      	b.n	b15e <uart_cb+0x2a>
		buf = CONTAINER_OF(evt->data.rx.buf, struct uart_data_t, data);
    b196:	684a      	ldr	r2, [r1, #4]
		buf->len += evt->data.rx.len;
    b198:	68cb      	ldr	r3, [r1, #12]
    b19a:	8d10      	ldrh	r0, [r2, #40]	; 0x28
    b19c:	4403      	add	r3, r0
		if (disable_req) {
    b19e:	4840      	ldr	r0, [pc, #256]	; (b2a0 <uart_cb+0x16c>)
		buf->len += evt->data.rx.len;
    b1a0:	b29b      	uxth	r3, r3
    b1a2:	8513      	strh	r3, [r2, #40]	; 0x28
		if (disable_req) {
    b1a4:	7802      	ldrb	r2, [r0, #0]
    b1a6:	2a00      	cmp	r2, #0
    b1a8:	d1f1      	bne.n	b18e <uart_cb+0x5a>
		if ((evt->data.rx.buf[buf->len - 1] == '\n') ||
    b1aa:	684a      	ldr	r2, [r1, #4]
    b1ac:	4413      	add	r3, r2
    b1ae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    b1b2:	2b0a      	cmp	r3, #10
    b1b4:	d001      	beq.n	b1ba <uart_cb+0x86>
    b1b6:	2b0d      	cmp	r3, #13
    b1b8:	d1e9      	bne.n	b18e <uart_cb+0x5a>
			disable_req = true;
    b1ba:	2301      	movs	r3, #1
    b1bc:	7003      	strb	r3, [r0, #0]
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
			(const struct uart_driver_api *)dev->api;

	return api->rx_disable(dev);
    b1be:	4835      	ldr	r0, [pc, #212]	; (b294 <uart_cb+0x160>)
    b1c0:	6883      	ldr	r3, [r0, #8]
    b1c2:	695b      	ldr	r3, [r3, #20]
}
    b1c4:	b004      	add	sp, #16
    b1c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b1ca:	4718      	bx	r3
		disable_req = false;
    b1cc:	2400      	movs	r4, #0
    b1ce:	4b34      	ldr	r3, [pc, #208]	; (b2a0 <uart_cb+0x16c>)
		buf = k_malloc(sizeof(*buf));
    b1d0:	2030      	movs	r0, #48	; 0x30
		disable_req = false;
    b1d2:	701c      	strb	r4, [r3, #0]
		buf = k_malloc(sizeof(*buf));
    b1d4:	f01e f96a 	bl	294ac <k_malloc>
    b1d8:	4603      	mov	r3, r0
		if (buf) {
    b1da:	b138      	cbz	r0, b1ec <uart_cb+0xb8>
			buf->len = 0;
    b1dc:	8584      	strh	r4, [r0, #44]	; 0x2c
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b1de:	1d01      	adds	r1, r0, #4
    b1e0:	482c      	ldr	r0, [pc, #176]	; (b294 <uart_cb+0x160>)
}
    b1e2:	b004      	add	sp, #16
    b1e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b1e8:	f019 b875 	b.w	242d6 <uart_rx_enable.constprop.0>
			LOG_WRN("Not able to allocate UART receive buffer");
    b1ec:	4a2d      	ldr	r2, [pc, #180]	; (b2a4 <uart_cb+0x170>)
    b1ee:	9000      	str	r0, [sp, #0]
    b1f0:	e9cd 0201 	strd	r0, r2, [sp, #4]
    b1f4:	4929      	ldr	r1, [pc, #164]	; (b29c <uart_cb+0x168>)
    b1f6:	2202      	movs	r2, #2
    b1f8:	f019 f85e 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b1fc:	f240 6267 	movw	r2, #1639	; 0x667
    b200:	2300      	movs	r3, #0
    b202:	4829      	ldr	r0, [pc, #164]	; (b2a8 <uart_cb+0x174>)
}
    b204:	b004      	add	sp, #16
    b206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b20a:	f015 ba39 	b.w	20680 <k_work_reschedule>
		buf = k_malloc(sizeof(*buf));
    b20e:	2030      	movs	r0, #48	; 0x30
    b210:	f01e f94c 	bl	294ac <k_malloc>
    b214:	4603      	mov	r3, r0
		if (buf) {
    b216:	b158      	cbz	r0, b230 <uart_cb+0xfc>
			buf->len = 0;
    b218:	2200      	movs	r2, #0
    b21a:	8582      	strh	r2, [r0, #44]	; 0x2c
	return api->rx_buf_rsp(dev, buf, len);
    b21c:	481d      	ldr	r0, [pc, #116]	; (b294 <uart_cb+0x160>)
    b21e:	1d19      	adds	r1, r3, #4
    b220:	6882      	ldr	r2, [r0, #8]
    b222:	6914      	ldr	r4, [r2, #16]
    b224:	2228      	movs	r2, #40	; 0x28
    b226:	4623      	mov	r3, r4
}
    b228:	b004      	add	sp, #16
    b22a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b22e:	4718      	bx	r3
			LOG_WRN("Not able to allocate UART receive buffer");
    b230:	4a1c      	ldr	r2, [pc, #112]	; (b2a4 <uart_cb+0x170>)
    b232:	491a      	ldr	r1, [pc, #104]	; (b29c <uart_cb+0x168>)
    b234:	e9cd 0201 	strd	r0, r2, [sp, #4]
    b238:	9000      	str	r0, [sp, #0]
    b23a:	2202      	movs	r2, #2
    b23c:	e7a5      	b.n	b18a <uart_cb+0x56>
		buf = CONTAINER_OF(evt->data.rx_buf.buf, struct uart_data_t,
    b23e:	684b      	ldr	r3, [r1, #4]
    b240:	1f19      	subs	r1, r3, #4
		if (buf->len > 0) {
    b242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    b244:	b12b      	cbz	r3, b252 <uart_cb+0x11e>
			k_fifo_put(&fifo_uart_rx_data, buf);
    b246:	4819      	ldr	r0, [pc, #100]	; (b2ac <uart_cb+0x178>)
}
    b248:	b004      	add	sp, #16
    b24a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_fifo_put(&fifo_uart_rx_data, buf);
    b24e:	f01d bf79 	b.w	29144 <k_queue_append>
			k_free(buf);
    b252:	4608      	mov	r0, r1
}
    b254:	b004      	add	sp, #16
    b256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_free(buf);
    b25a:	f01e b920 	b.w	2949e <k_free>
		if (!aborted_buf) {
    b25e:	4a0a      	ldr	r2, [pc, #40]	; (b288 <uart_cb+0x154>)
    b260:	6813      	ldr	r3, [r2, #0]
    b262:	b90b      	cbnz	r3, b268 <uart_cb+0x134>
			aborted_buf = (uint8_t *)evt->data.tx.buf;
    b264:	684b      	ldr	r3, [r1, #4]
    b266:	6013      	str	r3, [r2, #0]
		aborted_len += evt->data.tx.len;
    b268:	4808      	ldr	r0, [pc, #32]	; (b28c <uart_cb+0x158>)
    b26a:	688b      	ldr	r3, [r1, #8]
    b26c:	6801      	ldr	r1, [r0, #0]
    b26e:	440b      	add	r3, r1
		buf = CONTAINER_OF(aborted_buf, struct uart_data_t,
    b270:	6811      	ldr	r1, [r2, #0]
		aborted_len += evt->data.tx.len;
    b272:	6003      	str	r3, [r0, #0]
			buf->len - aborted_len, SYS_FOREVER_MS);
    b274:	8d0a      	ldrh	r2, [r1, #40]	; 0x28
		uart_tx(uart, &buf->data[aborted_len],
    b276:	4807      	ldr	r0, [pc, #28]	; (b294 <uart_cb+0x160>)
    b278:	1ad2      	subs	r2, r2, r3
    b27a:	4419      	add	r1, r3
}
    b27c:	b004      	add	sp, #16
    b27e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uart_tx(uart, &buf->data[aborted_len],
    b282:	f019 b830 	b.w	242e6 <uart_tx.constprop.0>
    b286:	bf00      	nop
    b288:	20009d2c 	.word	0x20009d2c
    b28c:	20009d28 	.word	0x20009d28
    b290:	20008b94 	.word	0x20008b94
    b294:	00029ecc 	.word	0x00029ecc
    b298:	0002b793 	.word	0x0002b793
    b29c:	0002a4bc 	.word	0x0002a4bc
    b2a0:	20021506 	.word	0x20021506
    b2a4:	0002b454 	.word	0x0002b454
    b2a8:	20009140 	.word	0x20009140
    b2ac:	20008b78 	.word	0x20008b78

0000b2b0 <shoot_minute_save_thread>:
void shoot_minute_save_thread(void){
    b2b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return z_impl_k_uptime_ticks();
    b2b4:	f01e f804 	bl	292c0 <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    b2b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b2bc:	fba0 0302 	umull	r0, r3, r0, r2
    b2c0:	fb02 3101 	mla	r1, r2, r1, r3
    b2c4:	0bc0      	lsrs	r0, r0, #15
   uint64_t actual_time = k_uptime_get()/1000;
    b2c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b2ca:	2300      	movs	r3, #0
    b2cc:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    b2d0:	0bc9      	lsrs	r1, r1, #15
    b2d2:	f7fd fdbd 	bl	8e50 <__aeabi_ldivmod>
    h = (actual_time/3600); 
    b2d6:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    b2da:	2300      	movs	r3, #0
   uint64_t actual_time = k_uptime_get()/1000;
    b2dc:	460d      	mov	r5, r1
    b2de:	4606      	mov	r6, r0
    h = (actual_time/3600); 
    b2e0:	f7fd fe06 	bl	8ef0 <__aeabi_uldivmod>
	m = (actual_time -(3600*h))/60;
    b2e4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
    b2e8:	fb03 f100 	mul.w	r1, r3, r0
    b2ec:	1a70      	subs	r0, r6, r1
    b2ee:	eb65 71e1 	sbc.w	r1, r5, r1, asr #31
    b2f2:	223c      	movs	r2, #60	; 0x3c
    b2f4:	2300      	movs	r3, #0
    b2f6:	f7fd fdfb 	bl	8ef0 <__aeabi_uldivmod>
    b2fa:	4605      	mov	r5, r0
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b2fc:	4f22      	ldr	r7, [pc, #136]	; (b388 <shoot_minute_save_thread+0xd8>)
    b2fe:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
    b302:	f01d ffdd 	bl	292c0 <z_impl_k_uptime_ticks>
    b306:	fba0 4306 	umull	r4, r3, r0, r6
    b30a:	fb06 3101 	mla	r1, r6, r1, r3
    b30e:	0be4      	lsrs	r4, r4, #15
    actual_time = k_uptime_get()/1000;
    b310:	ea44 4041 	orr.w	r0, r4, r1, lsl #17
    b314:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b318:	2300      	movs	r3, #0
    b31a:	0bc9      	lsrs	r1, r1, #15
    b31c:	f7fd fd98 	bl	8e50 <__aeabi_ldivmod>
	h = (actual_time/3600); 
    b320:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    b324:	2300      	movs	r3, #0
    actual_time = k_uptime_get()/1000;
    b326:	4604      	mov	r4, r0
    b328:	468a      	mov	sl, r1
	m = (actual_time -(3600*h))/60;
    b32a:	f44f 6861 	mov.w	r8, #3600	; 0xe10
	h = (actual_time/3600); 
    b32e:	f7fd fddf 	bl	8ef0 <__aeabi_uldivmod>
	m = (actual_time -(3600*h))/60;
    b332:	fb08 f800 	mul.w	r8, r8, r0
	h = (actual_time/3600); 
    b336:	4681      	mov	r9, r0
	m = (actual_time -(3600*h))/60;
    b338:	ebb4 0008 	subs.w	r0, r4, r8
    b33c:	f04f 023c 	mov.w	r2, #60	; 0x3c
    b340:	eb6a 71e8 	sbc.w	r1, sl, r8, asr #31
    b344:	2300      	movs	r3, #0
    b346:	f7fd fdd3 	bl	8ef0 <__aeabi_uldivmod>
   if (m==(last_minute+1)){
    b34a:	1c6a      	adds	r2, r5, #1
    b34c:	4282      	cmp	r2, r0
    b34e:	d1d8      	bne.n	b302 <shoot_minute_save_thread+0x52>
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b350:	233c      	movs	r3, #60	; 0x3c
        if (m==59){last_minute=-1;}
    b352:	2a3b      	cmp	r2, #59	; 0x3b
    b354:	bf14      	ite	ne
    b356:	4615      	movne	r5, r2
    b358:	f04f 35ff 	moveq.w	r5, #4294967295
	s = (actual_time -(3600*h)-(m*60));
    b35c:	eba4 0408 	sub.w	r4, r4, r8
		if (h==24){h=0;} // only up to 23:59:59h
    b360:	f1b9 0f18 	cmp.w	r9, #24
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b364:	fb03 4312 	mls	r3, r3, r2, r4
    b368:	bf14      	ite	ne
    b36a:	4649      	movne	r1, r9
    b36c:	2100      	moveq	r1, #0
    b36e:	4638      	mov	r0, r7
    b370:	f019 f989 	bl	24686 <printk>
        feed_circular_buffer();
    b374:	f000 fc1e 	bl	bbb4 <feed_circular_buffer>
		print_current_position_cb(C_Buffer_Current_Position);
    b378:	4b04      	ldr	r3, [pc, #16]	; (b38c <shoot_minute_save_thread+0xdc>)
    b37a:	6818      	ldr	r0, [r3, #0]
    b37c:	f000 fd54 	bl	be28 <print_current_position_cb>
		printk(" \n");
    b380:	4803      	ldr	r0, [pc, #12]	; (b390 <shoot_minute_save_thread+0xe0>)
    b382:	f019 f980 	bl	24686 <printk>
    b386:	e7ba      	b.n	b2fe <shoot_minute_save_thread+0x4e>
    b388:	0002b7b1 	.word	0x0002b7b1
    b38c:	20020eb0 	.word	0x20020eb0
    b390:	0002bc58 	.word	0x0002bc58

0000b394 <ble_write_thread>:
{
    b394:	b570      	push	{r4, r5, r6, lr}
	k_sem_take(&ble_init_ok, K_FOREVER);
    b396:	f04f 32ff 	mov.w	r2, #4294967295
    b39a:	f04f 33ff 	mov.w	r3, #4294967295
    b39e:	480d      	ldr	r0, [pc, #52]	; (b3d4 <ble_write_thread+0x40>)
    b3a0:	f018 ffa9 	bl	242f6 <k_sem_take.constprop.0.isra.0>
	return z_impl_k_queue_get(queue, timeout);
    b3a4:	4d0c      	ldr	r5, [pc, #48]	; (b3d8 <ble_write_thread+0x44>)
			printk("Falha aqui- Failed to send data over BLE connection");
    b3a6:	4e0d      	ldr	r6, [pc, #52]	; (b3dc <ble_write_thread+0x48>)
    b3a8:	f04f 32ff 	mov.w	r2, #4294967295
    b3ac:	f04f 33ff 	mov.w	r3, #4294967295
    b3b0:	4628      	mov	r0, r5
    b3b2:	f014 fb5b 	bl	1fa6c <z_impl_k_queue_get>
    b3b6:	4604      	mov	r4, r0
		if (bt_nus_send(NULL, buf->data, buf->len)) {
    b3b8:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    b3ba:	1d01      	adds	r1, r0, #4
    b3bc:	2000      	movs	r0, #0
    b3be:	f004 fb2d 	bl	fa1c <bt_nus_send>
    b3c2:	b110      	cbz	r0, b3ca <ble_write_thread+0x36>
			printk("Falha aqui- Failed to send data over BLE connection");
    b3c4:	4630      	mov	r0, r6
    b3c6:	f019 f95e 	bl	24686 <printk>
		k_free(buf);
    b3ca:	4620      	mov	r0, r4
    b3cc:	f01e f867 	bl	2949e <k_free>
	for (;;) {
    b3d0:	e7ea      	b.n	b3a8 <ble_write_thread+0x14>
    b3d2:	bf00      	nop
    b3d4:	20008ad0 	.word	0x20008ad0
    b3d8:	20008b78 	.word	0x20008b78
    b3dc:	0002b7e1 	.word	0x0002b7e1

0000b3e0 <button_pressed_4>:
void button_pressed_4(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b3e0:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
    b3e2:	4805      	ldr	r0, [pc, #20]	; (b3f8 <button_pressed_4+0x18>)
    b3e4:	f014 fbac 	bl	1fb40 <z_impl_k_sem_give>
    b3e8:	f01c ff23 	bl	28232 <sys_clock_cycle_get_32>
}
    b3ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b3f0:	4601      	mov	r1, r0
	printk("Button pressed 4 at %" PRIu32 "\n", k_cycle_get_32());
    b3f2:	4802      	ldr	r0, [pc, #8]	; (b3fc <button_pressed_4+0x1c>)
    b3f4:	f019 b947 	b.w	24686 <printk>
    b3f8:	20008b00 	.word	0x20008b00
    b3fc:	0002b815 	.word	0x0002b815

0000b400 <button_pressed_3>:
void button_pressed_3(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b400:	b508      	push	{r3, lr}
    b402:	4805      	ldr	r0, [pc, #20]	; (b418 <button_pressed_3+0x18>)
    b404:	f014 fb9c 	bl	1fb40 <z_impl_k_sem_give>
    b408:	f01c ff13 	bl	28232 <sys_clock_cycle_get_32>
}
    b40c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b410:	4601      	mov	r1, r0
	printk("Button pressed 3 at %" PRIu32 "\n", k_cycle_get_32());
    b412:	4802      	ldr	r0, [pc, #8]	; (b41c <button_pressed_3+0x1c>)
    b414:	f019 b937 	b.w	24686 <printk>
    b418:	20008ae8 	.word	0x20008ae8
    b41c:	0002b82d 	.word	0x0002b82d

0000b420 <button_pressed_2>:
void button_pressed_2(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b420:	b508      	push	{r3, lr}
    b422:	4807      	ldr	r0, [pc, #28]	; (b440 <button_pressed_2+0x20>)
    b424:	f014 fb8c 	bl	1fb40 <z_impl_k_sem_give>
	gpio_pin_set_dt(LED3, ON);
    b428:	2101      	movs	r1, #1
    b42a:	4806      	ldr	r0, [pc, #24]	; (b444 <button_pressed_2+0x24>)
    b42c:	f7ff fce2 	bl	adf4 <gpio_pin_set_dt.isra.0>
    b430:	f01c feff 	bl	28232 <sys_clock_cycle_get_32>
}
    b434:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b438:	4601      	mov	r1, r0
	printk("Button pressed 2 at %" PRIu32 "\n", k_cycle_get_32());
    b43a:	4803      	ldr	r0, [pc, #12]	; (b448 <button_pressed_2+0x28>)
    b43c:	f019 b923 	b.w	24686 <printk>
    b440:	20008b30 	.word	0x20008b30
    b444:	0002a760 	.word	0x0002a760
    b448:	0002b845 	.word	0x0002b845

0000b44c <uart2_teste>:
void uart2_teste(void){
    b44c:	b510      	push	{r4, lr}
   buf = k_malloc(sizeof(*buf));
    b44e:	2030      	movs	r0, #48	; 0x30
    b450:	f01e f82c 	bl	294ac <k_malloc>
    buf->data[0] = 0x41;
    b454:	f244 2341 	movw	r3, #16961	; 0x4241
    buf->len=3;
    b458:	2203      	movs	r2, #3
    buf->data[0] = 0x41;
    b45a:	8083      	strh	r3, [r0, #4]
	buf->data[2] = 0x43;
    b45c:	2343      	movs	r3, #67	; 0x43
   buf = k_malloc(sizeof(*buf));
    b45e:	4604      	mov	r4, r0
	buf->data[2] = 0x43;
    b460:	7183      	strb	r3, [r0, #6]
    buf->len=3;
    b462:	8582      	strh	r2, [r0, #44]	; 0x2c
   uart_tx(uart_2, buf->data, buf->len, SYS_FOREVER_MS);
    b464:	1d01      	adds	r1, r0, #4
    b466:	4804      	ldr	r0, [pc, #16]	; (b478 <uart2_teste+0x2c>)
    b468:	f018 ff3d 	bl	242e6 <uart_tx.constprop.0>
   k_free(buf);
    b46c:	4620      	mov	r0, r4
}
    b46e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   k_free(buf);
    b472:	f01e b814 	b.w	2949e <k_free>
    b476:	bf00      	nop
    b478:	00029eb4 	.word	0x00029eb4

0000b47c <flash_test_>:
void flash_test_(void) {
    b47c:	b570      	push	{r4, r5, r6, lr}
	fs.flash_device = NVS_PARTITION_DEVICE;
    b47e:	4820      	ldr	r0, [pc, #128]	; (b500 <flash_test_+0x84>)
    b480:	4c20      	ldr	r4, [pc, #128]	; (b504 <flash_test_+0x88>)
    b482:	62a0      	str	r0, [r4, #40]	; 0x28
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    b484:	f01d fde5 	bl	29052 <z_device_is_ready>
	if (!device_is_ready(fs.flash_device)) {
    b488:	b930      	cbnz	r0, b498 <flash_test_+0x1c>
		printk("Flash device %s is not ready\n", fs.flash_device->name);
    b48a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    b48c:	481e      	ldr	r0, [pc, #120]	; (b508 <flash_test_+0x8c>)
    b48e:	6819      	ldr	r1, [r3, #0]
}
    b490:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Flash device %s is not ready\n", fs.flash_device->name);
    b494:	f019 b8f7 	b.w	24686 <printk>
	fs.offset = NVS_PARTITION_OFFSET;
    b498:	2100      	movs	r1, #0
	rc = flash_get_page_info_by_offs(fs.flash_device, fs.offset, &info);
    b49a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
	fs.offset = NVS_PARTITION_OFFSET;
    b49c:	6021      	str	r1, [r4, #0]
		union { uintptr_t x; struct flash_pages_info * val; } parm2 = { .val = info };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_FLASH_GET_PAGE_INFO_BY_OFFS);
	}
#endif
	compiler_barrier();
	return z_impl_flash_get_page_info_by_offs(dev, offset, info);
    b49e:	4d1b      	ldr	r5, [pc, #108]	; (b50c <flash_test_+0x90>)
    b4a0:	462a      	mov	r2, r5
    b4a2:	f01c fc74 	bl	27d8e <z_impl_flash_get_page_info_by_offs>
	if (rc) {
    b4a6:	b120      	cbz	r0, b4b2 <flash_test_+0x36>
		printk("Unable to get page info\n");
    b4a8:	4819      	ldr	r0, [pc, #100]	; (b510 <flash_test_+0x94>)
}
    b4aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Flash Init failed\n");
    b4ae:	f019 b8ea 	b.w	24686 <printk>
	fs.sector_size = info.size;
    b4b2:	686b      	ldr	r3, [r5, #4]
	rc = nvs_mount(&fs);
    b4b4:	4620      	mov	r0, r4
	fs.sector_size = info.size;
    b4b6:	81a3      	strh	r3, [r4, #12]
	fs.sector_count = 2048U; //NUMBER OF SECTORS total 0X800000 BYTES
    b4b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
    b4bc:	81e3      	strh	r3, [r4, #14]
	rc = nvs_mount(&fs);
    b4be:	f003 f9ff 	bl	e8c0 <nvs_mount>
	if (rc) {
    b4c2:	b108      	cbz	r0, b4c8 <flash_test_+0x4c>
		printk("Flash Init failed\n");
    b4c4:	4813      	ldr	r0, [pc, #76]	; (b514 <flash_test_+0x98>)
    b4c6:	e7f0      	b.n	b4aa <flash_test_+0x2e>
	rc = nvs_read(&fs, RBT_CNT_ID, &button2_counter, sizeof(button2_counter));
    b4c8:	4d13      	ldr	r5, [pc, #76]	; (b518 <flash_test_+0x9c>)
    b4ca:	2304      	movs	r3, #4
    b4cc:	462a      	mov	r2, r5
    b4ce:	2103      	movs	r1, #3
    b4d0:	4620      	mov	r0, r4
    b4d2:	f019 fcc7 	bl	24e64 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    b4d6:	2800      	cmp	r0, #0
    b4d8:	dd06      	ble.n	b4e8 <flash_test_+0x6c>
		printk("Id: %d, button2_counter: %d\n",
    b4da:	682a      	ldr	r2, [r5, #0]
    b4dc:	2103      	movs	r1, #3
}
    b4de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Id: %d, button2_counter: %d\n",
    b4e2:	480e      	ldr	r0, [pc, #56]	; (b51c <flash_test_+0xa0>)
    b4e4:	f019 b8cf 	b.w	24686 <printk>
		printk("No Reboot counter found, adding it at id %d\n",
    b4e8:	2103      	movs	r1, #3
    b4ea:	480d      	ldr	r0, [pc, #52]	; (b520 <flash_test_+0xa4>)
    b4ec:	f019 f8cb 	bl	24686 <printk>
		(void)nvs_write(&fs, RBT_CNT_ID, &button2_counter,
    b4f0:	462a      	mov	r2, r5
    b4f2:	4620      	mov	r0, r4
}
    b4f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		(void)nvs_write(&fs, RBT_CNT_ID, &button2_counter,
    b4f8:	2304      	movs	r3, #4
    b4fa:	2103      	movs	r1, #3
    b4fc:	f003 bbb2 	b.w	ec64 <nvs_write>
    b500:	00029f5c 	.word	0x00029f5c
    b504:	20009d48 	.word	0x20009d48
    b508:	0002b87a 	.word	0x0002b87a
    b50c:	20009d3c 	.word	0x20009d3c
    b510:	0002b898 	.word	0x0002b898
    b514:	0002b8b1 	.word	0x0002b8b1
    b518:	20009d38 	.word	0x20009d38
    b51c:	0002b85d 	.word	0x0002b85d
    b520:	0002b8c4 	.word	0x0002b8c4

0000b524 <send_bluetooth>:
{
    b524:	b084      	sub	sp, #16
    b526:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b52a:	ac06      	add	r4, sp, #24
    b52c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b530:	203d      	movs	r0, #61	; 0x3d
    uint32_t comprimento=buf.len;
    b532:	f8bd 67f0 	ldrh.w	r6, [sp, #2032]	; 0x7f0
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b536:	f01d ffb9 	bl	294ac <k_malloc>
    int k=0;
    b53a:	2400      	movs	r4, #0
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b53c:	4605      	mov	r5, r0
		    	printk("FALHA - ATIVE A RECEPCAO BLUETOOTH ");
    b53e:	f8df 8054 	ldr.w	r8, [pc, #84]	; b594 <send_bluetooth+0x70>
    while(k<comprimento-1){
    b542:	1e77      	subs	r7, r6, #1
    b544:	42a7      	cmp	r7, r4
    b546:	d91d      	bls.n	b584 <send_bluetooth+0x60>
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b548:	42b4      	cmp	r4, r6
    b54a:	d301      	bcc.n	b550 <send_bluetooth+0x2c>
    b54c:	2200      	movs	r2, #0
    b54e:	e00f      	b.n	b570 <send_bluetooth+0x4c>
    b550:	2200      	movs	r2, #0
    b552:	1e6b      	subs	r3, r5, #1
       data[small_pkt]=buf.data[k];
    b554:	f104 0118 	add.w	r1, r4, #24
    b558:	4469      	add	r1, sp
       small_pkt++;
    b55a:	3201      	adds	r2, #1
	   *(packet_data+small_pkt) = buf.data[k];
    b55c:	7909      	ldrb	r1, [r1, #4]
       small_pkt++;
    b55e:	b292      	uxth	r2, r2
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b560:	2a3d      	cmp	r2, #61	; 0x3d
	   *(packet_data+small_pkt) = buf.data[k];
    b562:	f803 1f01 	strb.w	r1, [r3, #1]!
       k++;
    b566:	f104 0401 	add.w	r4, r4, #1
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b56a:	d001      	beq.n	b570 <send_bluetooth+0x4c>
    b56c:	42a6      	cmp	r6, r4
    b56e:	d8f1      	bhi.n	b554 <send_bluetooth+0x30>
           if (bt_nus_send(NULL, packet_data ,small_pkt)) {
    b570:	4629      	mov	r1, r5
    b572:	2000      	movs	r0, #0
    b574:	f004 fa52 	bl	fa1c <bt_nus_send>
    b578:	2800      	cmp	r0, #0
    b57a:	d0e3      	beq.n	b544 <send_bluetooth+0x20>
		    	printk("FALHA - ATIVE A RECEPCAO BLUETOOTH ");
    b57c:	4640      	mov	r0, r8
    b57e:	f019 f882 	bl	24686 <printk>
    b582:	e7df      	b.n	b544 <send_bluetooth+0x20>
     k_free(packet_data);
    b584:	4628      	mov	r0, r5
    b586:	f01d ff8a 	bl	2949e <k_free>
}
    b58a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    b58e:	2000      	movs	r0, #0
    b590:	b004      	add	sp, #16
    b592:	4770      	bx	lr
    b594:	0002b8f1 	.word	0x0002b8f1

0000b598 <send_protobuf_thread>:
void send_protobuf_thread(void){
    b598:	b510      	push	{r4, lr}
		    k_sem_take(&send_proto,K_FOREVER);
    b59a:	4c05      	ldr	r4, [pc, #20]	; (b5b0 <send_protobuf_thread+0x18>)
    b59c:	f04f 32ff 	mov.w	r2, #4294967295
    b5a0:	f04f 33ff 	mov.w	r3, #4294967295
    b5a4:	4620      	mov	r0, r4
    b5a6:	f018 fea6 	bl	242f6 <k_sem_take.constprop.0.isra.0>
		    send_protobuf();
    b5aa:	f018 feae 	bl	2430a <send_protobuf>
   while(1){
    b5ae:	e7f5      	b.n	b59c <send_protobuf_thread+0x4>
    b5b0:	20008b60 	.word	0x20008b60

0000b5b4 <configure_all_buttons>:
void configure_all_buttons(void){
    b5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 gpio_pin_configure_dt(BUTTON1_ADR, GPIO_INPUT);
    b5b6:	4c30      	ldr	r4, [pc, #192]	; (b678 <configure_all_buttons+0xc4>)
    b5b8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b5bc:	4620      	mov	r0, r4
    b5be:	f7ff fccb 	bl	af58 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON1_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b5c2:	4620      	mov	r0, r4
    b5c4:	f7ff fa82 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    b5c8:	492c      	ldr	r1, [pc, #176]	; (b67c <configure_all_buttons+0xc8>)
    b5ca:	4b2d      	ldr	r3, [pc, #180]	; (b680 <configure_all_buttons+0xcc>)
 gpio_add_callback(BUTTON1.port, BUTTON1_CB);
    b5cc:	4c2d      	ldr	r4, [pc, #180]	; (b684 <configure_all_buttons+0xd0>)
    b5ce:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b5d0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    b5d4:	4620      	mov	r0, r4
    b5d6:	608b      	str	r3, [r1, #8]
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b5d8:	4d2b      	ldr	r5, [pc, #172]	; (b688 <configure_all_buttons+0xd4>)
 gpio_add_callback(BUTTON1.port, BUTTON1_CB);
    b5da:	f018 fe8e 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b5de:	6826      	ldr	r6, [r4, #0]
 gpio_pin_configure_dt(BUTTON2_ADR, GPIO_INPUT);
    b5e0:	4f2a      	ldr	r7, [pc, #168]	; (b68c <configure_all_buttons+0xd8>)
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b5e2:	2217      	movs	r2, #23
    b5e4:	4631      	mov	r1, r6
    b5e6:	4628      	mov	r0, r5
    b5e8:	f019 f84d 	bl	24686 <printk>
 gpio_pin_configure_dt(BUTTON2_ADR, GPIO_INPUT);
    b5ec:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b5f0:	4638      	mov	r0, r7
    b5f2:	f7ff fcb1 	bl	af58 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON2_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b5f6:	4638      	mov	r0, r7
    b5f8:	f7ff fa68 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b5fc:	4924      	ldr	r1, [pc, #144]	; (b690 <configure_all_buttons+0xdc>)
    b5fe:	4b25      	ldr	r3, [pc, #148]	; (b694 <configure_all_buttons+0xe0>)
 gpio_add_callback(BUTTON2.port, BUTTON2_CB);
    b600:	4620      	mov	r0, r4
    b602:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b604:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 gpio_pin_configure_dt(BUTTON3_ADR, GPIO_INPUT);
    b608:	4f23      	ldr	r7, [pc, #140]	; (b698 <configure_all_buttons+0xe4>)
    b60a:	608b      	str	r3, [r1, #8]
 gpio_add_callback(BUTTON2.port, BUTTON2_CB);
    b60c:	f018 fe75 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON2.port->name, BUTTON2.pin);
    b610:	2218      	movs	r2, #24
    b612:	4631      	mov	r1, r6
    b614:	4628      	mov	r0, r5
    b616:	f019 f836 	bl	24686 <printk>
 gpio_pin_configure_dt(BUTTON3_ADR, GPIO_INPUT);
    b61a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b61e:	4638      	mov	r0, r7
    b620:	f7ff fc9a 	bl	af58 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON3_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b624:	4638      	mov	r0, r7
    b626:	f7ff fa51 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b62a:	491c      	ldr	r1, [pc, #112]	; (b69c <configure_all_buttons+0xe8>)
    b62c:	4b1c      	ldr	r3, [pc, #112]	; (b6a0 <configure_all_buttons+0xec>)
 gpio_add_callback(BUTTON3.port, BUTTON3_CB);
    b62e:	4620      	mov	r0, r4
    b630:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b632:	f44f 7380 	mov.w	r3, #256	; 0x100
 gpio_pin_configure_dt(BUTTON4_ADR, GPIO_INPUT);
    b636:	4f1b      	ldr	r7, [pc, #108]	; (b6a4 <configure_all_buttons+0xf0>)
    b638:	608b      	str	r3, [r1, #8]
 gpio_add_callback(BUTTON3.port, BUTTON3_CB);
    b63a:	f018 fe5e 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON3.port->name, BUTTON3.pin);
    b63e:	2208      	movs	r2, #8
    b640:	4631      	mov	r1, r6
    b642:	4628      	mov	r0, r5
    b644:	f019 f81f 	bl	24686 <printk>
 gpio_pin_configure_dt(BUTTON4_ADR, GPIO_INPUT);
    b648:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b64c:	4638      	mov	r0, r7
    b64e:	f7ff fc83 	bl	af58 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON4_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b652:	4638      	mov	r0, r7
    b654:	f7ff fa3a 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b658:	4913      	ldr	r1, [pc, #76]	; (b6a8 <configure_all_buttons+0xf4>)
    b65a:	4b14      	ldr	r3, [pc, #80]	; (b6ac <configure_all_buttons+0xf8>)
 gpio_add_callback(BUTTON4.port, BUTTON4_CB);
    b65c:	4620      	mov	r0, r4
    b65e:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b660:	f44f 7300 	mov.w	r3, #512	; 0x200
    b664:	608b      	str	r3, [r1, #8]
    b666:	f018 fe48 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON4.port->name, BUTTON4.pin);
    b66a:	4631      	mov	r1, r6
    b66c:	4628      	mov	r0, r5
}
    b66e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 printk("Set up button at %s pin %d\n", BUTTON4.port->name, BUTTON4.pin);
    b672:	2209      	movs	r2, #9
    b674:	f019 b807 	b.w	24686 <printk>
    b678:	0002a7a8 	.word	0x0002a7a8
    b67c:	20009dd8 	.word	0x20009dd8
    b680:	0000ae59 	.word	0x0000ae59
    b684:	00029e6c 	.word	0x00029e6c
    b688:	0002b915 	.word	0x0002b915
    b68c:	0002a7a0 	.word	0x0002a7a0
    b690:	20009dcc 	.word	0x20009dcc
    b694:	0000b421 	.word	0x0000b421
    b698:	0002a798 	.word	0x0002a798
    b69c:	20009dc0 	.word	0x20009dc0
    b6a0:	0000b401 	.word	0x0000b401
    b6a4:	0002a790 	.word	0x0002a790
    b6a8:	20009db4 	.word	0x20009db4
    b6ac:	0000b3e1 	.word	0x0000b3e1

0000b6b0 <configure_digital_inputs>:
void configure_digital_inputs(void){
    b6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 gpio_pin_configure_dt(DIG_0_ADR, GPIO_INPUT );
    b6b2:	4c2e      	ldr	r4, [pc, #184]	; (b76c <configure_digital_inputs+0xbc>)
    b6b4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b6b8:	4620      	mov	r0, r4
    b6ba:	f7ff fc4d 	bl	af58 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 4 Value:%d \n",gpio_pin_get_dt(DIG_0_ADR));
    b6be:	4620      	mov	r0, r4
    b6c0:	f7ff f906 	bl	a8d0 <gpio_pin_get_dt>
    b6c4:	4601      	mov	r1, r0
    b6c6:	482a      	ldr	r0, [pc, #168]	; (b770 <configure_digital_inputs+0xc0>)
    b6c8:	f018 ffdd 	bl	24686 <printk>
 gpio_pin_interrupt_configure_dt(DIG_0_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b6cc:	4620      	mov	r0, r4
    b6ce:	f7ff f9fd 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b6d2:	4928      	ldr	r1, [pc, #160]	; (b774 <configure_digital_inputs+0xc4>)
    b6d4:	4b28      	ldr	r3, [pc, #160]	; (b778 <configure_digital_inputs+0xc8>)
 gpio_add_callback(DIG_0.port, DIG_0_CB);
    b6d6:	4c29      	ldr	r4, [pc, #164]	; (b77c <configure_digital_inputs+0xcc>)
    b6d8:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b6da:	2310      	movs	r3, #16
    b6dc:	4620      	mov	r0, r4
    b6de:	608b      	str	r3, [r1, #8]
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b6e0:	4d27      	ldr	r5, [pc, #156]	; (b780 <configure_digital_inputs+0xd0>)
 gpio_add_callback(DIG_0.port, DIG_0_CB);
    b6e2:	f018 fe0a 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b6e6:	6826      	ldr	r6, [r4, #0]
 gpio_pin_configure_dt(DIG_1_ADR, GPIO_INPUT);
    b6e8:	4f26      	ldr	r7, [pc, #152]	; (b784 <configure_digital_inputs+0xd4>)
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b6ea:	2204      	movs	r2, #4
    b6ec:	4631      	mov	r1, r6
    b6ee:	4628      	mov	r0, r5
    b6f0:	f018 ffc9 	bl	24686 <printk>
 gpio_pin_configure_dt(DIG_1_ADR, GPIO_INPUT);
    b6f4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b6f8:	4638      	mov	r0, r7
    b6fa:	f7ff fc2d 	bl	af58 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 5 Value:%d \n",gpio_pin_get_dt(DIG_1_ADR));
    b6fe:	4638      	mov	r0, r7
    b700:	f7ff f8e6 	bl	a8d0 <gpio_pin_get_dt>
    b704:	4601      	mov	r1, r0
    b706:	4820      	ldr	r0, [pc, #128]	; (b788 <configure_digital_inputs+0xd8>)
    b708:	f018 ffbd 	bl	24686 <printk>
 gpio_pin_interrupt_configure_dt(DIG_1_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b70c:	4638      	mov	r0, r7
    b70e:	f7ff f9dd 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b712:	491e      	ldr	r1, [pc, #120]	; (b78c <configure_digital_inputs+0xdc>)
    b714:	4b1e      	ldr	r3, [pc, #120]	; (b790 <configure_digital_inputs+0xe0>)
 gpio_pin_configure_dt(DIG_2_ADR, GPIO_INPUT);
    b716:	4f1f      	ldr	r7, [pc, #124]	; (b794 <configure_digital_inputs+0xe4>)
    b718:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b71a:	2320      	movs	r3, #32
 gpio_add_callback(DIG_1.port, DIG_1_CB);
    b71c:	4620      	mov	r0, r4
    b71e:	608b      	str	r3, [r1, #8]
    b720:	f018 fdeb 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_1.port->name, DIG_1.pin);
    b724:	2205      	movs	r2, #5
    b726:	4631      	mov	r1, r6
    b728:	4628      	mov	r0, r5
    b72a:	f018 ffac 	bl	24686 <printk>
 gpio_pin_configure_dt(DIG_2_ADR, GPIO_INPUT);
    b72e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b732:	4638      	mov	r0, r7
    b734:	f7ff fc10 	bl	af58 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 6 Value:%d \n",gpio_pin_get_dt(DIG_2_ADR));
    b738:	4638      	mov	r0, r7
    b73a:	f7ff f8c9 	bl	a8d0 <gpio_pin_get_dt>
    b73e:	4601      	mov	r1, r0
    b740:	4815      	ldr	r0, [pc, #84]	; (b798 <configure_digital_inputs+0xe8>)
    b742:	f018 ffa0 	bl	24686 <printk>
 gpio_pin_interrupt_configure_dt(DIG_2_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b746:	4638      	mov	r0, r7
    b748:	f7ff f9c0 	bl	aacc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b74c:	4913      	ldr	r1, [pc, #76]	; (b79c <configure_digital_inputs+0xec>)
    b74e:	4b14      	ldr	r3, [pc, #80]	; (b7a0 <configure_digital_inputs+0xf0>)
 gpio_add_callback(DIG_2.port, DIG_2_CB);
    b750:	4620      	mov	r0, r4
    b752:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b754:	2340      	movs	r3, #64	; 0x40
    b756:	608b      	str	r3, [r1, #8]
    b758:	f018 fdcf 	bl	242fa <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_2.port->name, DIG_2.pin);
    b75c:	4631      	mov	r1, r6
    b75e:	4628      	mov	r0, r5
}
    b760:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 printk("Set up Digital Input at %s pin %d\n", DIG_2.port->name, DIG_2.pin);
    b764:	2206      	movs	r2, #6
    b766:	f018 bf8e 	b.w	24686 <printk>
    b76a:	bf00      	nop
    b76c:	0002a788 	.word	0x0002a788
    b770:	0002b931 	.word	0x0002b931
    b774:	20009da8 	.word	0x20009da8
    b778:	0000a931 	.word	0x0000a931
    b77c:	00029e54 	.word	0x00029e54
    b780:	0002b949 	.word	0x0002b949
    b784:	0002a780 	.word	0x0002a780
    b788:	0002b96c 	.word	0x0002b96c
    b78c:	20009d9c 	.word	0x20009d9c
    b790:	0000a955 	.word	0x0000a955
    b794:	0002a778 	.word	0x0002a778
    b798:	0002b984 	.word	0x0002b984
    b79c:	20009d90 	.word	0x20009d90
    b7a0:	0000a979 	.word	0x0000a979

0000b7a4 <configure_led>:
void configure_led(void){
    b7a4:	b508      	push	{r3, lr}
 gpio_pin_configure_dt(LED1, GPIO_OUTPUT);
    b7a6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b7aa:	480a      	ldr	r0, [pc, #40]	; (b7d4 <configure_led+0x30>)
    b7ac:	f7ff fbd4 	bl	af58 <gpio_pin_configure_dt.isra.0>
 gpio_pin_configure_dt(LED2, GPIO_OUTPUT);
    b7b0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b7b4:	4808      	ldr	r0, [pc, #32]	; (b7d8 <configure_led+0x34>)
    b7b6:	f7ff fbcf 	bl	af58 <gpio_pin_configure_dt.isra.0>
 gpio_pin_configure_dt(LED3, GPIO_OUTPUT);
    b7ba:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b7be:	4807      	ldr	r0, [pc, #28]	; (b7dc <configure_led+0x38>)
    b7c0:	f7ff fbca 	bl	af58 <gpio_pin_configure_dt.isra.0>
}
    b7c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 gpio_pin_configure_dt(LED4, GPIO_OUTPUT);
    b7c8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b7cc:	4804      	ldr	r0, [pc, #16]	; (b7e0 <configure_led+0x3c>)
    b7ce:	f7ff bbc3 	b.w	af58 <gpio_pin_configure_dt.isra.0>
    b7d2:	bf00      	nop
    b7d4:	0002a770 	.word	0x0002a770
    b7d8:	0002a768 	.word	0x0002a768
    b7dc:	0002a760 	.word	0x0002a760
    b7e0:	0002a758 	.word	0x0002a758

0000b7e4 <turn_off_all_leds>:
void turn_off_all_leds(void){
    b7e4:	b508      	push	{r3, lr}
       gpio_pin_set_dt(LED1, OFF);
    b7e6:	2100      	movs	r1, #0
    b7e8:	4808      	ldr	r0, [pc, #32]	; (b80c <turn_off_all_leds+0x28>)
    b7ea:	f7ff fb03 	bl	adf4 <gpio_pin_set_dt.isra.0>
       gpio_pin_set_dt(LED2, OFF);
    b7ee:	2100      	movs	r1, #0
    b7f0:	4807      	ldr	r0, [pc, #28]	; (b810 <turn_off_all_leds+0x2c>)
    b7f2:	f7ff faff 	bl	adf4 <gpio_pin_set_dt.isra.0>
       gpio_pin_set_dt(LED3, OFF);
    b7f6:	2100      	movs	r1, #0
    b7f8:	4806      	ldr	r0, [pc, #24]	; (b814 <turn_off_all_leds+0x30>)
    b7fa:	f7ff fafb 	bl	adf4 <gpio_pin_set_dt.isra.0>
}
    b7fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
       gpio_pin_set_dt(LED4, OFF);
    b802:	2100      	movs	r1, #0
    b804:	4804      	ldr	r0, [pc, #16]	; (b818 <turn_off_all_leds+0x34>)
    b806:	f7ff baf5 	b.w	adf4 <gpio_pin_set_dt.isra.0>
    b80a:	bf00      	nop
    b80c:	0002a770 	.word	0x0002a770
    b810:	0002a768 	.word	0x0002a768
    b814:	0002a760 	.word	0x0002a760
    b818:	0002a758 	.word	0x0002a758

0000b81c <configure_adc>:
void configure_adc(void){
    b81c:	b538      	push	{r3, r4, r5, lr}
	for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b81e:	2500      	movs	r5, #0
    b820:	4c12      	ldr	r4, [pc, #72]	; (b86c <configure_adc+0x50>)
		if (!device_is_ready(adc_channels[i].dev)) {
    b822:	f854 0c06 	ldr.w	r0, [r4, #-6]
    b826:	f01d fc14 	bl	29052 <z_device_is_ready>
    b82a:	b920      	cbnz	r0, b836 <configure_adc+0x1a>
			printk("ADC controller device not ready\n");
    b82c:	4810      	ldr	r0, [pc, #64]	; (b870 <configure_adc+0x54>)
}
    b82e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			printk("ADC controller device not ready\n");
    b832:	f018 bf28 	b.w	24686 <printk>
	if (!spec->channel_cfg_dt_node_exists) {
    b836:	f814 3c01 	ldrb.w	r3, [r4, #-1]
    b83a:	b16b      	cbz	r3, b858 <configure_adc+0x3c>
	return adc_channel_setup(spec->dev, &spec->channel_cfg);
    b83c:	f854 0c06 	ldr.w	r0, [r4, #-6]
	return api->channel_setup(dev, channel_cfg);
    b840:	6883      	ldr	r3, [r0, #8]
    b842:	4621      	mov	r1, r4
    b844:	681b      	ldr	r3, [r3, #0]
    b846:	4798      	blx	r3
		if (err < 0) {
    b848:	1e02      	subs	r2, r0, #0
    b84a:	da08      	bge.n	b85e <configure_adc+0x42>
			printk("Could not setup channel #%d (%d)\n", i, err);
    b84c:	4629      	mov	r1, r5
}
    b84e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			printk("Could not setup channel #%d (%d)\n", i, err);
    b852:	4808      	ldr	r0, [pc, #32]	; (b874 <configure_adc+0x58>)
    b854:	f018 bf17 	b.w	24686 <printk>
		return -ENOTSUP;
    b858:	f06f 0285 	mvn.w	r2, #133	; 0x85
    b85c:	e7f6      	b.n	b84c <configure_adc+0x30>
	for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b85e:	3501      	adds	r5, #1
    b860:	2d06      	cmp	r5, #6
    b862:	f104 0414 	add.w	r4, r4, #20
    b866:	d1dc      	bne.n	b822 <configure_adc+0x6>
}
    b868:	bd38      	pop	{r3, r4, r5, pc}
    b86a:	bf00      	nop
    b86c:	0002a6e6 	.word	0x0002a6e6
    b870:	0002b99c 	.word	0x0002b99c
    b874:	0002b9bd 	.word	0x0002b9bd

0000b878 <main>:
{
    b878:	b570      	push	{r4, r5, r6, lr}
    b87a:	b08c      	sub	sp, #48	; 0x30
	return z_impl_k_mutex_init(mutex);
    b87c:	4865      	ldr	r0, [pc, #404]	; (ba14 <main+0x19c>)
    b87e:	f01d fc41 	bl	29104 <z_impl_k_mutex_init>
	configure_led();
    b882:	f7ff ff8f 	bl	b7a4 <configure_led>
	turn_off_all_leds();
    b886:	f7ff ffad 	bl	b7e4 <turn_off_all_leds>
 	configure_all_buttons();
    b88a:	f7ff fe93 	bl	b5b4 <configure_all_buttons>
	configure_digital_inputs();
    b88e:	f7ff ff0f 	bl	b6b0 <configure_digital_inputs>
	configure_adc();
    b892:	f7ff ffc3 	bl	b81c <configure_adc>
    b896:	4d60      	ldr	r5, [pc, #384]	; (ba18 <main+0x1a0>)
    b898:	4628      	mov	r0, r5
    b89a:	f01d fbda 	bl	29052 <z_device_is_ready>
	if (!device_is_ready(uart)) {
    b89e:	b1d0      	cbz	r0, b8d6 <main+0x5e>
	rx = k_malloc(sizeof(*rx));
    b8a0:	2030      	movs	r0, #48	; 0x30
    b8a2:	f01d fe03 	bl	294ac <k_malloc>
	if (rx) {
    b8a6:	4604      	mov	r4, r0
    b8a8:	b1a8      	cbz	r0, b8d6 <main+0x5e>
		rx->len = 0;
    b8aa:	2600      	movs	r6, #0
	k_work_init_delayable(&uart_work, uart_work_handler);
    b8ac:	495b      	ldr	r1, [pc, #364]	; (ba1c <main+0x1a4>)
		rx->len = 0;
    b8ae:	8586      	strh	r6, [r0, #44]	; 0x2c
	k_work_init_delayable(&uart_work, uart_work_handler);
    b8b0:	485b      	ldr	r0, [pc, #364]	; (ba20 <main+0x1a8>)
    b8b2:	f014 fdc9 	bl	20448 <k_work_init_delayable>
	if (api->callback_set == NULL) {
    b8b6:	68ab      	ldr	r3, [r5, #8]
    b8b8:	681b      	ldr	r3, [r3, #0]
    b8ba:	b973      	cbnz	r3, b8da <main+0x62>
		k_free(rx);
    b8bc:	4620      	mov	r0, r4
    b8be:	f01d fdee 	bl	2949e <k_free>
		LOG_ERR("Cannot initialize UART callback");
    b8c2:	4b58      	ldr	r3, [pc, #352]	; (ba24 <main+0x1ac>)
    b8c4:	2201      	movs	r2, #1
    b8c6:	9302      	str	r3, [sp, #8]
    b8c8:	2300      	movs	r3, #0
    b8ca:	4957      	ldr	r1, [pc, #348]	; (ba28 <main+0x1b0>)
    b8cc:	4618      	mov	r0, r3
    b8ce:	e9cd 3300 	strd	r3, r3, [sp]
    b8d2:	f018 fcf1 	bl	242b8 <z_log_msg_runtime_create.constprop.0>
		error();
    b8d6:	f018 fd2e 	bl	24336 <error>
	return api->callback_set(dev, callback, user_data);
    b8da:	4632      	mov	r2, r6
    b8dc:	4628      	mov	r0, r5
    b8de:	4953      	ldr	r1, [pc, #332]	; (ba2c <main+0x1b4>)
    b8e0:	4798      	blx	r3
	if (err) {
    b8e2:	2800      	cmp	r0, #0
    b8e4:	d1ea      	bne.n	b8bc <main+0x44>
	tx = k_malloc(sizeof(*tx));
    b8e6:	2030      	movs	r0, #48	; 0x30
    b8e8:	f01d fde0 	bl	294ac <k_malloc>
	if (tx) {
    b8ec:	4606      	mov	r6, r0
    b8ee:	2800      	cmp	r0, #0
    b8f0:	d0f1      	beq.n	b8d6 <main+0x5e>
		pos = snprintf(tx->data, sizeof(tx->data),
    b8f2:	1d03      	adds	r3, r0, #4
    b8f4:	4618      	mov	r0, r3
    b8f6:	494e      	ldr	r1, [pc, #312]	; (ba30 <main+0x1b8>)
    b8f8:	f01d ff4f 	bl	2979a <strcpy>
		tx->len = pos;
    b8fc:	2226      	movs	r2, #38	; 0x26
	err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    b8fe:	4601      	mov	r1, r0
		tx->len = pos;
    b900:	85b2      	strh	r2, [r6, #44]	; 0x2c
	err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    b902:	4628      	mov	r0, r5
    b904:	f018 fcef 	bl	242e6 <uart_tx.constprop.0>
	if (err) {
    b908:	4601      	mov	r1, r0
    b90a:	b118      	cbz	r0, b914 <main+0x9c>
		printf("Cannot display welcome message (err: %d)", err);
    b90c:	4849      	ldr	r0, [pc, #292]	; (ba34 <main+0x1bc>)
    b90e:	f017 fd9d 	bl	2344c <iprintf>
	if (err) {
    b912:	e7e0      	b.n	b8d6 <main+0x5e>
	return uart_rx_enable(uart, rx->data, sizeof(rx->data), 50);
    b914:	1d21      	adds	r1, r4, #4
    b916:	4628      	mov	r0, r5
    b918:	f018 fcdd 	bl	242d6 <uart_rx_enable.constprop.0>
	if (err) {
    b91c:	4604      	mov	r4, r0
    b91e:	2800      	cmp	r0, #0
    b920:	d1d9      	bne.n	b8d6 <main+0x5e>
    b922:	4e45      	ldr	r6, [pc, #276]	; (ba38 <main+0x1c0>)
    b924:	4630      	mov	r0, r6
    b926:	f01d fb94 	bl	29052 <z_device_is_ready>
	if (!device_is_ready(uart_2)) {
    b92a:	2800      	cmp	r0, #0
    b92c:	d0d3      	beq.n	b8d6 <main+0x5e>
	rx_uart2 = k_malloc(sizeof(*rx_uart2));
    b92e:	2030      	movs	r0, #48	; 0x30
    b930:	f01d fdbc 	bl	294ac <k_malloc>
	k_work_init_delayable(&uart_work_2, uart_2_work_handler);
    b934:	4941      	ldr	r1, [pc, #260]	; (ba3c <main+0x1c4>)
	rx_uart2->len = 0;
    b936:	8584      	strh	r4, [r0, #44]	; 0x2c
	rx_uart2 = k_malloc(sizeof(*rx_uart2));
    b938:	4605      	mov	r5, r0
	k_work_init_delayable(&uart_work_2, uart_2_work_handler);
    b93a:	4841      	ldr	r0, [pc, #260]	; (ba40 <main+0x1c8>)
    b93c:	f014 fd84 	bl	20448 <k_work_init_delayable>
	if (api->callback_set == NULL) {
    b940:	68b3      	ldr	r3, [r6, #8]
    b942:	681b      	ldr	r3, [r3, #0]
    b944:	b11b      	cbz	r3, b94e <main+0xd6>
	return api->callback_set(dev, callback, user_data);
    b946:	4622      	mov	r2, r4
    b948:	4630      	mov	r0, r6
    b94a:	493e      	ldr	r1, [pc, #248]	; (ba44 <main+0x1cc>)
    b94c:	4798      	blx	r3
	uart_rx_enable(uart_2, rx_uart2->data, sizeof(rx_uart2->data), 50);
    b94e:	483a      	ldr	r0, [pc, #232]	; (ba38 <main+0x1c0>)
    b950:	1d29      	adds	r1, r5, #4
    b952:	f018 fcc0 	bl	242d6 <uart_rx_enable.constprop.0>
		err = bt_conn_auth_cb_register(&conn_auth_callbacks);
    b956:	483c      	ldr	r0, [pc, #240]	; (ba48 <main+0x1d0>)
    b958:	f008 ff1a 	bl	14790 <bt_conn_auth_cb_register>
		if (err) {
    b95c:	b128      	cbz	r0, b96a <main+0xf2>
			printk("Failed to register authorization callbacks.\n");
    b95e:	483b      	ldr	r0, [pc, #236]	; (ba4c <main+0x1d4>)
}
    b960:	b00c      	add	sp, #48	; 0x30
    b962:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			printk("Failed to register authorization info callbacks.\n");
    b966:	f018 be8e 	b.w	24686 <printk>
		err = bt_conn_auth_info_cb_register(&conn_auth_info_callbacks);
    b96a:	4839      	ldr	r0, [pc, #228]	; (ba50 <main+0x1d8>)
    b96c:	f008 ff2a 	bl	147c4 <bt_conn_auth_info_cb_register>
		if (err) {
    b970:	b108      	cbz	r0, b976 <main+0xfe>
			printk("Failed to register authorization info callbacks.\n");
    b972:	4838      	ldr	r0, [pc, #224]	; (ba54 <main+0x1dc>)
    b974:	e7f4      	b.n	b960 <main+0xe8>
	err = bt_enable(NULL);
    b976:	f006 fdbd 	bl	124f4 <bt_enable>
	if (err) {
    b97a:	2800      	cmp	r0, #0
    b97c:	d1ab      	bne.n	b8d6 <main+0x5e>
	printf("Bluetooth initialized \n\r");
    b97e:	4836      	ldr	r0, [pc, #216]	; (ba58 <main+0x1e0>)
    b980:	f017 fd64 	bl	2344c <iprintf>
	printf("Increase the Client MTU to 65 \n\r");
    b984:	4835      	ldr	r0, [pc, #212]	; (ba5c <main+0x1e4>)
    b986:	f017 fd61 	bl	2344c <iprintf>
	printf("Press any key to send the Protobuffer \n\r");
    b98a:	4835      	ldr	r0, [pc, #212]	; (ba60 <main+0x1e8>)
    b98c:	f017 fd5e 	bl	2344c <iprintf>
	z_impl_k_sem_give(sem);
    b990:	4834      	ldr	r0, [pc, #208]	; (ba64 <main+0x1ec>)
    b992:	f014 f8d5 	bl	1fb40 <z_impl_k_sem_give>
	err = bt_nus_init(&nus_cb);
    b996:	4834      	ldr	r0, [pc, #208]	; (ba68 <main+0x1f0>)
    b998:	f004 f834 	bl	fa04 <bt_nus_init>
	if (err) {
    b99c:	4601      	mov	r1, r0
    b99e:	b128      	cbz	r0, b9ac <main+0x134>
		printf("Failed to initialize UART service (err: %d)", err);
    b9a0:	4832      	ldr	r0, [pc, #200]	; (ba6c <main+0x1f4>)
}
    b9a2:	b00c      	add	sp, #48	; 0x30
    b9a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("Failed to initialize UART service (err: %d)", err);
    b9a8:	f017 bd50 	b.w	2344c <iprintf>
	err = bt_le_adv_start(BT_LE_ADV_CONN, ad, ARRAY_SIZE(ad), sd,
    b9ac:	4d30      	ldr	r5, [pc, #192]	; (ba70 <main+0x1f8>)
    b9ae:	ac07      	add	r4, sp, #28
    b9b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    b9b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    b9b4:	682b      	ldr	r3, [r5, #0]
    b9b6:	2501      	movs	r5, #1
    b9b8:	6023      	str	r3, [r4, #0]
    b9ba:	2202      	movs	r2, #2
    b9bc:	4b2d      	ldr	r3, [pc, #180]	; (ba74 <main+0x1fc>)
    b9be:	492e      	ldr	r1, [pc, #184]	; (ba78 <main+0x200>)
    b9c0:	9500      	str	r5, [sp, #0]
    b9c2:	a807      	add	r0, sp, #28
    b9c4:	f007 fc8a 	bl	132dc <bt_le_adv_start>
	if (err) {
    b9c8:	4604      	mov	r4, r0
    b9ca:	b128      	cbz	r0, b9d8 <main+0x160>
		printf("Advertising failed to start (err %d)", err);
    b9cc:	4601      	mov	r1, r0
    b9ce:	482b      	ldr	r0, [pc, #172]	; (ba7c <main+0x204>)
    b9d0:	f017 fd3c 	bl	2344c <iprintf>
}
    b9d4:	b00c      	add	sp, #48	; 0x30
    b9d6:	bd70      	pop	{r4, r5, r6, pc}
	flag=1;//print ad values once
    b9d8:	4b29      	ldr	r3, [pc, #164]	; (ba80 <main+0x208>)
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    b9da:	f242 6067 	movw	r0, #9831	; 0x2667
    b9de:	2100      	movs	r1, #0
    b9e0:	601d      	str	r5, [r3, #0]
    b9e2:	f018 fc90 	bl	24306 <k_sleep.isra.0>
    flash_test_();
    b9e6:	f7ff fd49 	bl	b47c <flash_test_>
    b9ea:	4e26      	ldr	r6, [pc, #152]	; (ba84 <main+0x20c>)
    b9ec:	ad05      	add	r5, sp, #20
		led_on_off(*RUN_STATUS_LED, (++blink_status) % 2);
    b9ee:	3401      	adds	r4, #1
		uart2_teste();
    b9f0:	f7ff fd2c 	bl	b44c <uart2_teste>
		led_on_off(*RUN_STATUS_LED, (++blink_status) % 2);
    b9f4:	e896 0003 	ldmia.w	r6, {r0, r1}
    b9f8:	e885 0003 	stmia.w	r5, {r0, r1}
        gpio_pin_set_dt(&led, value);
    b9fc:	4628      	mov	r0, r5
    b9fe:	f004 0101 	and.w	r1, r4, #1
    ba02:	f7ff f9f7 	bl	adf4 <gpio_pin_set_dt.isra.0>
		k_sleep(K_MSEC(RUN_LED_BLINK_INTERVAL));
    ba06:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    ba0a:	2100      	movs	r1, #0
    ba0c:	f018 fc7b 	bl	24306 <k_sleep.isra.0>
	for (;;) {
    ba10:	e7ed      	b.n	b9ee <main+0x176>
    ba12:	bf00      	nop
    ba14:	20009d7c 	.word	0x20009d7c
    ba18:	00029ecc 	.word	0x00029ecc
    ba1c:	0000a9ed 	.word	0x0000a9ed
    ba20:	20009140 	.word	0x20009140
    ba24:	0002b9df 	.word	0x0002b9df
    ba28:	0002a4bc 	.word	0x0002a4bc
    ba2c:	0000b135 	.word	0x0000b135
    ba30:	0002b9ff 	.word	0x0002b9ff
    ba34:	0002ba26 	.word	0x0002ba26
    ba38:	00029eb4 	.word	0x00029eb4
    ba3c:	0000a99d 	.word	0x0000a99d
    ba40:	20009110 	.word	0x20009110
    ba44:	000242b7 	.word	0x000242b7
    ba48:	200083cc 	.word	0x200083cc
    ba4c:	0002ba4f 	.word	0x0002ba4f
    ba50:	200083bc 	.word	0x200083bc
    ba54:	0002ba7c 	.word	0x0002ba7c
    ba58:	0002baae 	.word	0x0002baae
    ba5c:	0002bac7 	.word	0x0002bac7
    ba60:	0002bae8 	.word	0x0002bae8
    ba64:	20008ad0 	.word	0x20008ad0
    ba68:	200083b0 	.word	0x200083b0
    ba6c:	0002bb11 	.word	0x0002bb11
    ba70:	0002a510 	.word	0x0002a510
    ba74:	0002a6c8 	.word	0x0002a6c8
    ba78:	0002a6d0 	.word	0x0002a6d0
    ba7c:	0002bb3d 	.word	0x0002bb3d
    ba80:	20009d78 	.word	0x20009d78
    ba84:	0002a768 	.word	0x0002a768

0000ba88 <adc_raw_to_millivolts_dt.constprop.0.isra.0>:
	if (!spec->channel_cfg_dt_node_exists) {
    ba88:	4b10      	ldr	r3, [pc, #64]	; (bacc <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x44>)
static inline int adc_raw_to_millivolts_dt(const struct adc_dt_spec *spec,
    ba8a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	if (!spec->channel_cfg_dt_node_exists) {
    ba8c:	795a      	ldrb	r2, [r3, #5]
static inline int adc_raw_to_millivolts_dt(const struct adc_dt_spec *spec,
    ba8e:	4605      	mov	r5, r0
	if (!spec->channel_cfg_dt_node_exists) {
    ba90:	b1d2      	cbz	r2, bac8 <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x40>
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    ba92:	79da      	ldrb	r2, [r3, #7]
	resolution = spec->resolution;
    ba94:	7c1c      	ldrb	r4, [r3, #16]
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    ba96:	2a04      	cmp	r2, #4
	const struct adc_driver_api *api =
    ba98:	bf09      	itett	eq
    ba9a:	681a      	ldreq	r2, [r3, #0]
		vref_mv = spec->vref_mv;
    ba9c:	89d9      	ldrhne	r1, [r3, #14]
	return api->ref_internal;
    ba9e:	6892      	ldreq	r2, [r2, #8]
		vref_mv = (int32_t)adc_ref_internal(spec->dev);
    baa0:	8911      	ldrheq	r1, [r2, #8]
	if (spec->channel_cfg.differential) {
    baa2:	7a9a      	ldrb	r2, [r3, #10]
    baa4:	0692      	lsls	r2, r2, #26
	int32_t adc_mv = *valp * ref_mv;
    baa6:	6802      	ldr	r2, [r0, #0]
		resolution -= 1U;
    baa8:	bf48      	it	mi
    baaa:	f104 34ff 	addmi.w	r4, r4, #4294967295
	int32_t adc_mv = *valp * ref_mv;
    baae:	fb01 f202 	mul.w	r2, r1, r2
	int ret = adc_gain_invert(gain, &adc_mv);
    bab2:	7998      	ldrb	r0, [r3, #6]
    bab4:	a901      	add	r1, sp, #4
		resolution -= 1U;
    bab6:	bf48      	it	mi
    bab8:	b2e4      	uxtbmi	r4, r4
	int32_t adc_mv = *valp * ref_mv;
    baba:	9201      	str	r2, [sp, #4]
	int ret = adc_gain_invert(gain, &adc_mv);
    babc:	f00d fc30 	bl	19320 <adc_gain_invert>
	if (ret == 0) {
    bac0:	b910      	cbnz	r0, bac8 <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x40>
		*valp = (adc_mv >> resolution);
    bac2:	9b01      	ldr	r3, [sp, #4]
    bac4:	4123      	asrs	r3, r4
    bac6:	602b      	str	r3, [r5, #0]
}
    bac8:	b003      	add	sp, #12
    baca:	bd30      	pop	{r4, r5, pc}
    bacc:	0002a6e0 	.word	0x0002a6e0

0000bad0 <flash_button2_counter>:
void flash_button2_counter(void){
    bad0:	b510      	push	{r4, lr}
    button2_counter++;
    bad2:	4c0d      	ldr	r4, [pc, #52]	; (bb08 <flash_button2_counter+0x38>)
	(void)nvs_write(
    bad4:	2103      	movs	r1, #3
    button2_counter++;
    bad6:	6823      	ldr	r3, [r4, #0]
	(void)nvs_write(
    bad8:	4622      	mov	r2, r4
    button2_counter++;
    bada:	3301      	adds	r3, #1
    badc:	6023      	str	r3, [r4, #0]
	(void)nvs_write(
    bade:	480b      	ldr	r0, [pc, #44]	; (bb0c <flash_button2_counter+0x3c>)
    bae0:	2304      	movs	r3, #4
    bae2:	f003 f8bf 	bl	ec64 <nvs_write>
    rc = nvs_read(&fs, RBT_CNT_ID, &button2_counter, sizeof(button2_counter));
    bae6:	2304      	movs	r3, #4
    bae8:	4622      	mov	r2, r4
    baea:	2103      	movs	r1, #3
    baec:	4807      	ldr	r0, [pc, #28]	; (bb0c <flash_button2_counter+0x3c>)
    baee:	f019 f9b9 	bl	24e64 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    baf2:	2800      	cmp	r0, #0
    baf4:	dd06      	ble.n	bb04 <flash_button2_counter+0x34>
		printk("Id: %d, button2_counter: %d\n",
    baf6:	6822      	ldr	r2, [r4, #0]
    baf8:	2103      	movs	r1, #3
}
    bafa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		printk("Id: %d, button2_counter: %d\n",
    bafe:	4804      	ldr	r0, [pc, #16]	; (bb10 <flash_button2_counter+0x40>)
    bb00:	f018 bdc1 	b.w	24686 <printk>
}
    bb04:	bd10      	pop	{r4, pc}
    bb06:	bf00      	nop
    bb08:	20009d38 	.word	0x20009d38
    bb0c:	20009d48 	.word	0x20009d48
    bb10:	0002b85d 	.word	0x0002b85d

0000bb14 <time_stamp_function>:
uint32_t time_stamp_function(void){
    bb14:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
    bb16:	f01d fbd3 	bl	292c0 <z_impl_k_uptime_ticks>
    bb1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    bb1e:	fba0 0302 	umull	r0, r3, r0, r2
    bb22:	fb02 3101 	mla	r1, r2, r1, r3
    bb26:	0bc0      	lsrs	r0, r0, #15
  uint64_t actual_time_seconds = k_uptime_get()/1000;
    bb28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    bb2c:	2300      	movs	r3, #0
    bb2e:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    bb32:	0bc9      	lsrs	r1, r1, #15
    bb34:	f7fd f98c 	bl	8e50 <__aeabi_ldivmod>
    bb38:	4603      	mov	r3, r0
}
    bb3a:	4801      	ldr	r0, [pc, #4]	; (bb40 <time_stamp_function+0x2c>)
    bb3c:	4418      	add	r0, r3
    bb3e:	bd08      	pop	{r3, pc}
    bb40:	61cf9980 	.word	0x61cf9980

0000bb44 <values_of_digital_sensor>:
Digital values_of_digital_sensor(uint8_t sensor_number){
    bb44:	b538      	push	{r3, r4, r5, lr}
    bb46:	460d      	mov	r5, r1
    bb48:	4604      	mov	r4, r0
  digital_return_value.timestamp=time_stamp_function();
    bb4a:	f7ff ffe3 	bl	bb14 <time_stamp_function>
  digital_value[sensor_number]=0; //resets the counter
    bb4e:	2100      	movs	r1, #0
  digital_return_value.value=digital_value[sensor_number];
    bb50:	4b04      	ldr	r3, [pc, #16]	; (bb64 <values_of_digital_sensor+0x20>)
    bb52:	f933 2015 	ldrsh.w	r2, [r3, r5, lsl #1]
  digital_value[sensor_number]=0; //resets the counter
    bb56:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
  return digital_return_value;
    bb5a:	e9c4 0200 	strd	r0, r2, [r4]
}
    bb5e:	4620      	mov	r0, r4
    bb60:	bd38      	pop	{r3, r4, r5, pc}
    bb62:	bf00      	nop
    bb64:	200214c8 	.word	0x200214c8

0000bb68 <save_memory>:
void save_memory(uint32_t Pos){
    bb68:	b573      	push	{r0, r1, r4, r5, r6, lr}
    bb6a:	4606      	mov	r6, r0
    buf = k_malloc(sizeof(_Circular_Buffer));
    bb6c:	2040      	movs	r0, #64	; 0x40
    bb6e:	f01d fc9d 	bl	294ac <k_malloc>
    bb72:	4604      	mov	r4, r0
    *buf=C_Buffer[Pos];
    bb74:	4d0d      	ldr	r5, [pc, #52]	; (bbac <save_memory+0x44>)
    buf = k_malloc(sizeof(_Circular_Buffer));
    bb76:	9001      	str	r0, [sp, #4]
    *buf=C_Buffer[Pos];
    bb78:	eb05 1586 	add.w	r5, r5, r6, lsl #6
    bb7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    bb7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    bb80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    bb82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    bb84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    bb86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    bb88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    bb8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t id= Pos + BASE_DATA_BUFFER;
    bb90:	f506 717a 	add.w	r1, r6, #1000	; 0x3e8
    (void)nvs_write(&fs, id, &buf,sizeof(_Circular_Buffer));
    bb94:	2340      	movs	r3, #64	; 0x40
    bb96:	aa01      	add	r2, sp, #4
    bb98:	b289      	uxth	r1, r1
    bb9a:	4805      	ldr	r0, [pc, #20]	; (bbb0 <save_memory+0x48>)
    bb9c:	f003 f862 	bl	ec64 <nvs_write>
    k_free(buf);
    bba0:	9801      	ldr	r0, [sp, #4]
    bba2:	f01d fc7c 	bl	2949e <k_free>
}
    bba6:	b002      	add	sp, #8
    bba8:	bd70      	pop	{r4, r5, r6, pc}
    bbaa:	bf00      	nop
    bbac:	2000a6b0 	.word	0x2000a6b0
    bbb0:	20009d48 	.word	0x20009d48

0000bbb4 <feed_circular_buffer>:
void feed_circular_buffer(void){
    bbb4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    C_Buffer_Current_Position=C_Buffer_Free_Position;
    bbb8:	4d31      	ldr	r5, [pc, #196]	; (bc80 <feed_circular_buffer+0xcc>)
    bbba:	4b32      	ldr	r3, [pc, #200]	; (bc84 <feed_circular_buffer+0xd0>)
    bbbc:	682e      	ldr	r6, [r5, #0]
    if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS){
    bbbe:	f5b6 6fb4 	cmp.w	r6, #1440	; 0x5a0
    C_Buffer_Current_Position=C_Buffer_Free_Position;
    bbc2:	601e      	str	r6, [r3, #0]
    if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS){
    bbc4:	d259      	bcs.n	bc7a <feed_circular_buffer+0xc6>
  gnss_return_value.timestamp=time_stamp_function();
    bbc6:	f7ff ffa5 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].gnss_module=values_of_gnss_module();
    bbca:	f04f 0800 	mov.w	r8, #0
    bbce:	4c2e      	ldr	r4, [pc, #184]	; (bc88 <feed_circular_buffer+0xd4>)
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bbd0:	682f      	ldr	r7, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].gnss_module=values_of_gnss_module();
    bbd2:	eb04 1686 	add.w	r6, r4, r6, lsl #6
    bbd6:	e9c6 8802 	strd	r8, r8, [r6, #8]
    bbda:	6070      	str	r0, [r6, #4]
  analog_return_value.timestamp=time_stamp_function();
    bbdc:	f7ff ff9a 	bl	bb14 <time_stamp_function>
  analog_return_value.value=adc_value[channel];
    bbe0:	4e2a      	ldr	r6, [pc, #168]	; (bc8c <feed_circular_buffer+0xd8>)
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bbe2:	eb04 1387 	add.w	r3, r4, r7, lsl #6
  analog_return_value.value=adc_value[channel];
    bbe6:	f9b6 2000 	ldrsh.w	r2, [r6]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bbea:	466f      	mov	r7, sp
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bbec:	e9c3 0204 	strd	r0, r2, [r3, #16]
  ntc_return.timestamp=time_stamp_function();
    bbf0:	f7ff ff90 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[0].value=values_of_ntc_sensor(NTC_1).value;
    bbf4:	682b      	ldr	r3, [r5, #0]
    bbf6:	8872      	ldrh	r2, [r6, #2]
    bbf8:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bbfc:	839a      	strh	r2, [r3, #28]
  ntc_return.timestamp=time_stamp_function();
    bbfe:	f7ff ff89 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[1].value=values_of_ntc_sensor(NTC_2).value;
    bc02:	682b      	ldr	r3, [r5, #0]
    bc04:	88b2      	ldrh	r2, [r6, #4]
    bc06:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bc0a:	849a      	strh	r2, [r3, #36]	; 0x24
  ntc_return.timestamp=time_stamp_function();
    bc0c:	f7ff ff82 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[2].value=values_of_ntc_sensor(NTC_3).value;
    bc10:	682b      	ldr	r3, [r5, #0]
    bc12:	88f2      	ldrh	r2, [r6, #6]
    bc14:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bc18:	859a      	strh	r2, [r3, #44]	; 0x2c
  ntc_return.timestamp=time_stamp_function();
    bc1a:	f7ff ff7b 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[0].timestamp=values_of_ntc_sensor(NTC_1).timestamp;
    bc1e:	682b      	ldr	r3, [r5, #0]
    bc20:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bc24:	6198      	str	r0, [r3, #24]
  ntc_return.timestamp=time_stamp_function();
    bc26:	f7ff ff75 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[1].timestamp=values_of_ntc_sensor(NTC_2).timestamp;
    bc2a:	682b      	ldr	r3, [r5, #0]
    bc2c:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bc30:	6218      	str	r0, [r3, #32]
  ntc_return.timestamp=time_stamp_function();
    bc32:	f7ff ff6f 	bl	bb14 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[2].timestamp=values_of_ntc_sensor(NTC_3).timestamp;
    bc36:	682e      	ldr	r6, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bc38:	4641      	mov	r1, r8
     C_Buffer[C_Buffer_Free_Position].ntc[2].timestamp=values_of_ntc_sensor(NTC_3).timestamp;
    bc3a:	eb04 1686 	add.w	r6, r4, r6, lsl #6
    bc3e:	62b0      	str	r0, [r6, #40]	; 0x28
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bc40:	4638      	mov	r0, r7
    bc42:	f7ff ff7f 	bl	bb44 <values_of_digital_sensor>
    bc46:	e897 0003 	ldmia.w	r7, {r0, r1}
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    bc4a:	682b      	ldr	r3, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bc4c:	3630      	adds	r6, #48	; 0x30
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    bc4e:	eb04 1483 	add.w	r4, r4, r3, lsl #6
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bc52:	e886 0003 	stmia.w	r6, {r0, r1}
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    bc56:	3438      	adds	r4, #56	; 0x38
    bc58:	2101      	movs	r1, #1
    bc5a:	4638      	mov	r0, r7
    bc5c:	f7ff ff72 	bl	bb44 <values_of_digital_sensor>
    bc60:	e897 0003 	ldmia.w	r7, {r0, r1}
    bc64:	e884 0003 	stmia.w	r4, {r0, r1}
     save_memory(C_Buffer_Free_Position);
    bc68:	6828      	ldr	r0, [r5, #0]
    bc6a:	f7ff ff7d 	bl	bb68 <save_memory>
     C_Buffer_Free_Position++;
    bc6e:	682b      	ldr	r3, [r5, #0]
    bc70:	3301      	adds	r3, #1
    bc72:	602b      	str	r3, [r5, #0]
}
    bc74:	b002      	add	sp, #8
    bc76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bc7a:	2300      	movs	r3, #0
    bc7c:	e7f9      	b.n	bc72 <feed_circular_buffer+0xbe>
    bc7e:	bf00      	nop
    bc80:	20020eb4 	.word	0x20020eb4
    bc84:	20020eb0 	.word	0x20020eb0
    bc88:	2000a6b0 	.word	0x2000a6b0
    bc8c:	200214d8 	.word	0x200214d8

0000bc90 <fill_fields_to_test>:
History_st *fill_fields_to_test(){
    bc90:	b5f0      	push	{r4, r5, r6, r7, lr}
   char tag[30]="10203";
    bc92:	4b1c      	ldr	r3, [pc, #112]	; (bd04 <fill_fields_to_test+0x74>)
History_st *fill_fields_to_test(){
    bc94:	b089      	sub	sp, #36	; 0x24
   char tag[30]="10203";
    bc96:	6818      	ldr	r0, [r3, #0]
    bc98:	889b      	ldrh	r3, [r3, #4]
    bc9a:	9000      	str	r0, [sp, #0]
    bc9c:	2218      	movs	r2, #24
    bc9e:	2100      	movs	r1, #0
    bca0:	f10d 0006 	add.w	r0, sp, #6
    bca4:	f8ad 3004 	strh.w	r3, [sp, #4]
     msg.positions.timestamp=1;
    bca8:	2601      	movs	r6, #1
   char tag[30]="10203";
    bcaa:	f01d fc4e 	bl	2954a <memset>
     msg.positions.timestamp=1;
    bcae:	2300      	movs	r3, #0
    msg.timestamp=0;
    bcb0:	4c15      	ldr	r4, [pc, #84]	; (bd08 <fill_fields_to_test+0x78>)
     msg.device_internal_temperatures.value=12;
    bcb2:	2570      	movs	r5, #112	; 0x70
     msg.positions.timestamp=1;
    bcb4:	e9c4 3600 	strd	r3, r6, [r4]
     msg.positions.latitude=2;
    bcb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bcbc:	60a3      	str	r3, [r4, #8]
     msg.positions.longitude=3;
    bcbe:	4b13      	ldr	r3, [pc, #76]	; (bd0c <fill_fields_to_test+0x7c>)
    msg.input_data[sensor_id].phy_dimension=PhysicalDimension_AREA; 
    bcc0:	2705      	movs	r7, #5
     msg.positions.longitude=3;
    bcc2:	60e3      	str	r3, [r4, #12]
     msg.device_internal_temperatures.timestamp=11;
    bcc4:	230b      	movs	r3, #11
    bcc6:	6123      	str	r3, [r4, #16]
     msg.device_internal_temperatures.value=12;
    bcc8:	4b11      	ldr	r3, [pc, #68]	; (bd10 <fill_fields_to_test+0x80>)
    bcca:	6163      	str	r3, [r4, #20]
    msg.input_data[sensor_id].input_id=sensor_id+112;
    bccc:	61a5      	str	r5, [r4, #24]
__ssp_bos_icheck2_restrict(stpcpy, char *, const char *)
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
    bcce:	4669      	mov	r1, sp
    msg.input_data[sensor_id].enable=sensor_id+113;
    bcd0:	7726      	strb	r6, [r4, #28]
    msg.input_data[sensor_id].has_label=0xFF; // if false the label will not show
    bcd2:	7766      	strb	r6, [r4, #29]
    bcd4:	f104 001e 	add.w	r0, r4, #30
    bcd8:	f01d fd5f 	bl	2979a <strcpy>
    msg.input_data[sensor_id].values.timestamp=sensor_id+1111;
    bcdc:	f205 33e7 	addw	r3, r5, #999	; 0x3e7
    msg.input_data[sensor_id].has_phy_dimension=0xFF; // if false the dimension will not show
    bce0:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
    msg.input_data[sensor_id].phy_dimension=PhysicalDimension_AREA; 
    bce4:	f884 7033 	strb.w	r7, [r4, #51]	; 0x33
    msg.input_data[sensor_id].values.timestamp=sensor_id+1111;
    bce8:	6363      	str	r3, [r4, #52]	; 0x34
    msg.input_data[sensor_id].values.value=sensor_id+1112;
    bcea:	f505 707a 	add.w	r0, r5, #1000	; 0x3e8
    bcee:	f7fc ff0b 	bl	8b08 <__aeabi_i2f>
   while (sensor_id<6){
    bcf2:	3501      	adds	r5, #1
    bcf4:	2d76      	cmp	r5, #118	; 0x76
    msg.input_data[sensor_id].values.value=sensor_id+1112;
    bcf6:	63a0      	str	r0, [r4, #56]	; 0x38
   while (sensor_id<6){
    bcf8:	f104 0424 	add.w	r4, r4, #36	; 0x24
    bcfc:	d1e6      	bne.n	bccc <fill_fields_to_test+0x3c>
}
    bcfe:	4802      	ldr	r0, [pc, #8]	; (bd08 <fill_fields_to_test+0x78>)
    bd00:	b009      	add	sp, #36	; 0x24
    bd02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bd04:	0002a56c 	.word	0x0002a56c
    bd08:	2000a5c0 	.word	0x2000a5c0
    bd0c:	40400000 	.word	0x40400000
    bd10:	41400000 	.word	0x41400000

0000bd14 <send_array_dd_v0>:
buf_data send_array_dd_v0(void){
    bd14:	b5f0      	push	{r4, r5, r6, r7, lr}
    bd16:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
    bd1a:	4607      	mov	r7, r0
   History_st *data = fill_fields_to_test();
    bd1c:	f7ff ffb8 	bl	bc90 <fill_fields_to_test>
   msg_all.type=MessageType_HISTORY; // tipo history
    bd20:	2202      	movs	r2, #2
    bd22:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   msg_all.which_Data=MessageType_HISTORY;
    bd26:	f8ad 2032 	strh.w	r2, [sp, #50]	; 0x32
   msg_all.Data.history.timestamp=1234567;
    bd2a:	4a3a      	ldr	r2, [pc, #232]	; (be14 <send_array_dd_v0+0x100>)
    bd2c:	ae0c      	add	r6, sp, #48	; 0x30
    bd2e:	920d      	str	r2, [sp, #52]	; 0x34
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    bd30:	4631      	mov	r1, r6
    bd32:	220c      	movs	r2, #12
   History_st *data = fill_fields_to_test();
    bd34:	4603      	mov	r3, r0
     msg_all.Data.history.positions[sensor_data].timestamp=data->positions.timestamp;
    bd36:	6845      	ldr	r5, [r0, #4]
     msg_all.Data.history.positions[sensor_data].latitude=data->positions.latitude;
    bd38:	6884      	ldr	r4, [r0, #8]
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    bd3a:	68c0      	ldr	r0, [r0, #12]
    while (sensor_data<ARRAY_TEST){
    bd3c:	3a01      	subs	r2, #1
     msg_all.Data.history.positions[sensor_data].timestamp=data->positions.timestamp;
    bd3e:	608d      	str	r5, [r1, #8]
     msg_all.Data.history.positions[sensor_data].latitude=data->positions.latitude;
    bd40:	60cc      	str	r4, [r1, #12]
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    bd42:	6108      	str	r0, [r1, #16]
    while (sensor_data<ARRAY_TEST){
    bd44:	f101 010c 	add.w	r1, r1, #12
    bd48:	d1f8      	bne.n	bd3c <send_array_dd_v0+0x28>
    msg_all.Data.history.device_internal_temperatures[sensor_data].timestamp=data->device_internal_temperatures.timestamp;
    bd4a:	691c      	ldr	r4, [r3, #16]
    msg_all.Data.history.device_internal_temperatures[sensor_data].value=data->device_internal_temperatures.value;
    bd4c:	6958      	ldr	r0, [r3, #20]
    bd4e:	a90c      	add	r1, sp, #48	; 0x30
   sensor_data++;
    bd50:	3201      	adds	r2, #1
    while (sensor_data<ARRAY_TEST){
    bd52:	2a0c      	cmp	r2, #12
    msg_all.Data.history.device_internal_temperatures[sensor_data].timestamp=data->device_internal_temperatures.timestamp;
    bd54:	f8c1 4098 	str.w	r4, [r1, #152]	; 0x98
    msg_all.Data.history.device_internal_temperatures[sensor_data].value=data->device_internal_temperatures.value;
    bd58:	f8c1 009c 	str.w	r0, [r1, #156]	; 0x9c
    while (sensor_data<ARRAY_TEST){
    bd5c:	f101 0108 	add.w	r1, r1, #8
    bd60:	d1f6      	bne.n	bd50 <send_array_dd_v0+0x3c>
    bd62:	f103 051e 	add.w	r5, r3, #30
    bd66:	f103 04f6 	add.w	r4, r3, #246	; 0xf6
    msg_all.Data.history.input_data[sensor_id].input_id=data->input_data[sensor_id].input_id;
    bd6a:	f855 3c06 	ldr.w	r3, [r5, #-6]
    bd6e:	4629      	mov	r1, r5
    bd70:	f8c6 30f8 	str.w	r3, [r6, #248]	; 0xf8
    msg_all.Data.history.input_data[sensor_id].enable=data->input_data[sensor_id].enable;
    bd74:	f815 3c02 	ldrb.w	r3, [r5, #-2]
    bd78:	f106 00fe 	add.w	r0, r6, #254	; 0xfe
    bd7c:	f886 30fc 	strb.w	r3, [r6, #252]	; 0xfc
    msg_all.Data.history.input_data[sensor_id].has_label=data->input_data[sensor_id].has_label;
    bd80:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    bd84:	f886 30fd 	strb.w	r3, [r6, #253]	; 0xfd
    bd88:	f01d fd07 	bl	2979a <strcpy>
    msg_all.Data.history.input_data[sensor_id].has_phy_dimension=data->input_data[sensor_id].has_phy_dimension;
    bd8c:	7d2b      	ldrb	r3, [r5, #20]
    sensor_data=0;  //CORRECT 1440
    bd8e:	2200      	movs	r2, #0
    msg_all.Data.history.input_data[sensor_id].has_phy_dimension=data->input_data[sensor_id].has_phy_dimension;
    bd90:	f886 3112 	strb.w	r3, [r6, #274]	; 0x112
    msg_all.Data.history.input_data[sensor_id].phy_dimension=data->input_data[sensor_id].phy_dimension;
    bd94:	7d6b      	ldrb	r3, [r5, #21]
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].timestamp=data->input_data[sensor_id].values.timestamp;
    bd96:	f8d5 0016 	ldr.w	r0, [r5, #22]
    msg_all.Data.history.input_data[sensor_id].phy_dimension=data->input_data[sensor_id].phy_dimension;
    bd9a:	f886 3113 	strb.w	r3, [r6, #275]	; 0x113
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].value=data->input_data[sensor_id].values.value;
    bd9e:	4633      	mov	r3, r6
    bda0:	f8d5 101a 	ldr.w	r1, [r5, #26]
     sensor_data++;
    bda4:	3201      	adds	r2, #1
    while (sensor_data<ARRAY_TEST){
    bda6:	2a0c      	cmp	r2, #12
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].timestamp=data->input_data[sensor_id].values.timestamp;
    bda8:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].value=data->input_data[sensor_id].values.value;
    bdac:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    while (sensor_data<ARRAY_TEST){
    bdb0:	f103 0308 	add.w	r3, r3, #8
    bdb4:	d1f6      	bne.n	bda4 <send_array_dd_v0+0x90>
   while (sensor_id<6){
    bdb6:	3524      	adds	r5, #36	; 0x24
    bdb8:	42a5      	cmp	r5, r4
    bdba:	f106 067c 	add.w	r6, r6, #124	; 0x7c
    bdbe:	d1d4      	bne.n	bd6a <send_array_dd_v0+0x56>
   ostream = pb_ostream_from_buffer(buffer, UplinkMessage_size);
    bdc0:	466c      	mov	r4, sp
    bdc2:	f44f 62fb 	mov.w	r2, #2008	; 0x7d8
    bdc6:	4668      	mov	r0, sp
    bdc8:	4913      	ldr	r1, [pc, #76]	; (be18 <send_array_dd_v0+0x104>)
    bdca:	ad07      	add	r5, sp, #28
    bdcc:	f000 f8ea 	bl	bfa4 <pb_ostream_from_buffer>
    bdd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bdd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bdd4:	6823      	ldr	r3, [r4, #0]
   pb_encode(&ostream, UplinkMessage_fields, &msg_all);
    bdd6:	4911      	ldr	r1, [pc, #68]	; (be1c <send_array_dd_v0+0x108>)
    bdd8:	aa0c      	add	r2, sp, #48	; 0x30
    bdda:	a807      	add	r0, sp, #28
   ostream = pb_ostream_from_buffer(buffer, UplinkMessage_size);
    bddc:	602b      	str	r3, [r5, #0]
   pb_encode(&ostream, UplinkMessage_fields, &msg_all);
    bdde:	f000 fb61 	bl	c4a4 <pb_encode>
   int j=0;
    bde2:	2300      	movs	r3, #0
   total_bytes_encoded = ostream.bytes_written;
    bde4:	980a      	ldr	r0, [sp, #40]	; 0x28
   while(j < total_bytes_encoded ){
    bde6:	490c      	ldr	r1, [pc, #48]	; (be18 <send_array_dd_v0+0x104>)
    bde8:	4a0d      	ldr	r2, [pc, #52]	; (be20 <send_array_dd_v0+0x10c>)
    bdea:	4283      	cmp	r3, r0
    bdec:	d10b      	bne.n	be06 <send_array_dd_v0+0xf2>
   function_return.len=total_bytes_encoded;
    bdee:	490d      	ldr	r1, [pc, #52]	; (be24 <send_array_dd_v0+0x110>)
    return function_return;
    bdf0:	f240 72dc 	movw	r2, #2012	; 0x7dc
    bdf4:	4638      	mov	r0, r7
   function_return.len=total_bytes_encoded;
    bdf6:	f8a1 37d8 	strh.w	r3, [r1, #2008]	; 0x7d8
    return function_return;
    bdfa:	f01d fb6c 	bl	294d6 <memcpy>
}
    bdfe:	4638      	mov	r0, r7
    be00:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
    be04:	bdf0      	pop	{r4, r5, r6, r7, pc}
   function_return.data[j]=buffer[j];
    be06:	f811 4b01 	ldrb.w	r4, [r1], #1
   j++;
    be0a:	3301      	adds	r3, #1
   function_return.data[j]=buffer[j];
    be0c:	f802 4f01 	strb.w	r4, [r2, #1]!
   j++;
    be10:	e7eb      	b.n	bdea <send_array_dd_v0+0xd6>
    be12:	bf00      	nop
    be14:	0012d687 	.word	0x0012d687
    be18:	20021507 	.word	0x20021507
    be1c:	0002a7bc 	.word	0x0002a7bc
    be20:	20009de7 	.word	0x20009de7
    be24:	20009de4 	.word	0x20009de4

0000be28 <print_current_position_cb>:
void print_current_position_cb(uint32_t pos){
    be28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    be2c:	4604      	mov	r4, r0
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    be2e:	4d23      	ldr	r5, [pc, #140]	; (bebc <print_current_position_cb+0x94>)
void print_current_position_cb(uint32_t pos){
    be30:	b085      	sub	sp, #20
    printf("\n\n####Position %d #####\n",pos);
    be32:	4601      	mov	r1, r0
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    be34:	ea4f 1884 	mov.w	r8, r4, lsl #6
    printf("\n\n####Position %d #####\n",pos);
    be38:	4821      	ldr	r0, [pc, #132]	; (bec0 <print_current_position_cb+0x98>)
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    be3a:	eb05 1484 	add.w	r4, r5, r4, lsl #6
    printf("\n\n####Position %d #####\n",pos);
    be3e:	f017 fb05 	bl	2344c <iprintf>
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    be42:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
    be46:	6863      	ldr	r3, [r4, #4]
    be48:	481e      	ldr	r0, [pc, #120]	; (bec4 <print_current_position_cb+0x9c>)
    be4a:	f017 faff 	bl	2344c <iprintf>
    val_mv = C_Buffer[pos].analog.value;
    be4e:	6963      	ldr	r3, [r4, #20]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    be50:	a803      	add	r0, sp, #12
    val_mv = C_Buffer[pos].analog.value;
    be52:	9303      	str	r3, [sp, #12]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    be54:	f7ff fe18 	bl	ba88 <adc_raw_to_millivolts_dt.constprop.0.isra.0>
    printf("Analog  TimeStamp=%d Value=%d  %"PRId32"mV \n",
    be58:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    be5c:	9b03      	ldr	r3, [sp, #12]
    be5e:	481a      	ldr	r0, [pc, #104]	; (bec8 <print_current_position_cb+0xa0>)
    be60:	f017 faf4 	bl	2344c <iprintf>
    int i=0;
    be64:	2600      	movs	r6, #0
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    be66:	f8df 9064 	ldr.w	r9, [pc, #100]	; becc <print_current_position_cb+0xa4>
      ntc_temperature(C_Buffer[pos].ntc[i].value,(i+1)));
    be6a:	1c77      	adds	r7, r6, #1
    be6c:	8ba0      	ldrh	r0, [r4, #28]
    be6e:	b2f9      	uxtb	r1, r7
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    be70:	f8d4 a018 	ldr.w	sl, [r4, #24]
      C_Buffer[pos].ntc[i].value,
    be74:	f9b4 b01c 	ldrsh.w	fp, [r4, #28]
      ntc_temperature(C_Buffer[pos].ntc[i].value,(i+1)));
    be78:	f7fd fa7a 	bl	9370 <ntc_temperature>
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    be7c:	f7fc fad0 	bl	8420 <__aeabi_f2d>
    be80:	465b      	mov	r3, fp
    be82:	e9cd 0100 	strd	r0, r1, [sp]
    be86:	4652      	mov	r2, sl
    be88:	4631      	mov	r1, r6
    be8a:	4648      	mov	r0, r9
    be8c:	f017 fade 	bl	2344c <iprintf>
    while (i<3){
    be90:	2f03      	cmp	r7, #3
      i++;
    be92:	463e      	mov	r6, r7
    while (i<3){
    be94:	f104 0408 	add.w	r4, r4, #8
    be98:	d1e7      	bne.n	be6a <print_current_position_cb+0x42>
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    be9a:	4445      	add	r5, r8
    be9c:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
    bea0:	2100      	movs	r1, #0
    bea2:	480b      	ldr	r0, [pc, #44]	; (bed0 <print_current_position_cb+0xa8>)
    bea4:	f017 fad2 	bl	2344c <iprintf>
    bea8:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	; 0x38
    beac:	2101      	movs	r1, #1
    beae:	4808      	ldr	r0, [pc, #32]	; (bed0 <print_current_position_cb+0xa8>)
}
    beb0:	b005      	add	sp, #20
    beb2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    beb6:	f017 bac9 	b.w	2344c <iprintf>
    beba:	bf00      	nop
    bebc:	2000a6b0 	.word	0x2000a6b0
    bec0:	0002bbf0 	.word	0x0002bbf0
    bec4:	0002bc09 	.word	0x0002bc09
    bec8:	0002bc35 	.word	0x0002bc35
    becc:	0002bc5b 	.word	0x0002bc5b
    bed0:	0002bc81 	.word	0x0002bc81

0000bed4 <pb_check_proto3_default_value>:
}

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
    bed4:	b500      	push	{lr}
    pb_type_t type = field->type;
    bed6:	7d83      	ldrb	r3, [r0, #22]
{
    bed8:	4601      	mov	r1, r0

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
    beda:	2b3f      	cmp	r3, #63	; 0x3f
{
    bedc:	b08b      	sub	sp, #44	; 0x2c
    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
    bede:	d849      	bhi.n	bf74 <pb_check_proto3_default_value+0xa0>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
    bee0:	f013 0030 	ands.w	r0, r3, #48	; 0x30
    bee4:	d01c      	beq.n	bf20 <pb_check_proto3_default_value+0x4c>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
    bee6:	2820      	cmp	r0, #32
    bee8:	d102      	bne.n	bef0 <pb_check_proto3_default_value+0x1c>
            return *(const pb_size_t*)field->pSize == 0;
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
    beea:	6a0b      	ldr	r3, [r1, #32]
            return true;
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
            return bytes->size == 0;
    beec:	8818      	ldrh	r0, [r3, #0]
    beee:	e006      	b.n	befe <pb_check_proto3_default_value+0x2a>
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
    bef0:	2830      	cmp	r0, #48	; 0x30
    bef2:	d0fa      	beq.n	beea <pb_check_proto3_default_value+0x16>
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
    bef4:	2810      	cmp	r0, #16
    bef6:	d106      	bne.n	bf06 <pb_check_proto3_default_value+0x32>
    bef8:	6a0a      	ldr	r2, [r1, #32]
    befa:	b122      	cbz	r2, bf06 <pb_check_proto3_default_value+0x32>
        if (p[i] != 0)
    befc:	7810      	ldrb	r0, [r2, #0]
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
            return extension == NULL;
    befe:	fab0 f080 	clz	r0, r0
    bf02:	0940      	lsrs	r0, r0, #5
    bf04:	e00c      	b.n	bf20 <pb_check_proto3_default_value+0x4c>
        else if (field->descriptor->default_value)
    bf06:	680a      	ldr	r2, [r1, #0]
    bf08:	6890      	ldr	r0, [r2, #8]
    bf0a:	b980      	cbnz	r0, bf2e <pb_check_proto3_default_value+0x5a>
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
    bf0c:	f003 020f 	and.w	r2, r3, #15
    bf10:	2a05      	cmp	r2, #5
    bf12:	d80e      	bhi.n	bf32 <pb_check_proto3_default_value+0x5e>
            for (i = 0; i < field->data_size; i++)
    bf14:	69cb      	ldr	r3, [r1, #28]
    bf16:	8a4a      	ldrh	r2, [r1, #18]
    bf18:	441a      	add	r2, r3
    bf1a:	4293      	cmp	r3, r2
    bf1c:	d103      	bne.n	bf26 <pb_check_proto3_default_value+0x52>
            return true;
    bf1e:	2001      	movs	r0, #1
            return field->descriptor->field_callback == NULL;
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
}
    bf20:	b00b      	add	sp, #44	; 0x2c
    bf22:	f85d fb04 	ldr.w	pc, [sp], #4
                if (p[i] != 0)
    bf26:	f813 1b01 	ldrb.w	r1, [r3], #1
    bf2a:	2900      	cmp	r1, #0
    bf2c:	d0f5      	beq.n	bf1a <pb_check_proto3_default_value+0x46>
            return false;
    bf2e:	2000      	movs	r0, #0
    bf30:	e7f6      	b.n	bf20 <pb_check_proto3_default_value+0x4c>
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
    bf32:	2a06      	cmp	r2, #6
    bf34:	d101      	bne.n	bf3a <pb_check_proto3_default_value+0x66>
            return bytes->size == 0;
    bf36:	69cb      	ldr	r3, [r1, #28]
    bf38:	e7d8      	b.n	beec <pb_check_proto3_default_value+0x18>
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
    bf3a:	2a07      	cmp	r2, #7
    bf3c:	d102      	bne.n	bf44 <pb_check_proto3_default_value+0x70>
            return *(const char*)field->pData == '\0';
    bf3e:	69cb      	ldr	r3, [r1, #28]
    bf40:	7818      	ldrb	r0, [r3, #0]
    bf42:	e7dc      	b.n	befe <pb_check_proto3_default_value+0x2a>
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
    bf44:	2a0b      	cmp	r2, #11
    bf46:	d101      	bne.n	bf4c <pb_check_proto3_default_value+0x78>
            return field->data_size == 0;
    bf48:	8a48      	ldrh	r0, [r1, #18]
    bf4a:	e7d8      	b.n	befe <pb_check_proto3_default_value+0x2a>
        else if (PB_LTYPE_IS_SUBMSG(type))
    bf4c:	f003 030e 	and.w	r3, r3, #14
    bf50:	2b08      	cmp	r3, #8
    bf52:	d1e5      	bne.n	bf20 <pb_check_proto3_default_value+0x4c>
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
    bf54:	69ca      	ldr	r2, [r1, #28]
    bf56:	4668      	mov	r0, sp
    bf58:	6a49      	ldr	r1, [r1, #36]	; 0x24
    bf5a:	f018 fa97 	bl	2448c <pb_field_iter_begin>
    bf5e:	2800      	cmp	r0, #0
    bf60:	d0dd      	beq.n	bf1e <pb_check_proto3_default_value+0x4a>
                    if (!pb_check_proto3_default_value(&iter))
    bf62:	4668      	mov	r0, sp
    bf64:	f7ff ffb6 	bl	bed4 <pb_check_proto3_default_value>
    bf68:	2800      	cmp	r0, #0
    bf6a:	d0d9      	beq.n	bf20 <pb_check_proto3_default_value+0x4c>
                } while (pb_field_iter_next(&iter));
    bf6c:	4668      	mov	r0, sp
    bf6e:	f018 fab0 	bl	244d2 <pb_field_iter_next>
    bf72:	e7f4      	b.n	bf5e <pb_check_proto3_default_value+0x8a>
    bf74:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
    bf78:	2a80      	cmp	r2, #128	; 0x80
    bf7a:	d101      	bne.n	bf80 <pb_check_proto3_default_value+0xac>
        return field->pData == NULL;
    bf7c:	69c0      	ldr	r0, [r0, #28]
    bf7e:	e7be      	b.n	befe <pb_check_proto3_default_value+0x2a>
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    bf80:	2a40      	cmp	r2, #64	; 0x40
    bf82:	d1d4      	bne.n	bf2e <pb_check_proto3_default_value+0x5a>
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
    bf84:	f003 030f 	and.w	r3, r3, #15
    bf88:	2b0a      	cmp	r3, #10
    bf8a:	d102      	bne.n	bf92 <pb_check_proto3_default_value+0xbe>
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
    bf8c:	69cb      	ldr	r3, [r1, #28]
            return extension == NULL;
    bf8e:	6818      	ldr	r0, [r3, #0]
    bf90:	e7b5      	b.n	befe <pb_check_proto3_default_value+0x2a>
        else if (field->descriptor->field_callback == pb_default_field_callback)
    bf92:	6803      	ldr	r3, [r0, #0]
    bf94:	4a02      	ldr	r2, [pc, #8]	; (bfa0 <pb_check_proto3_default_value+0xcc>)
    bf96:	68d8      	ldr	r0, [r3, #12]
    bf98:	4290      	cmp	r0, r2
    bf9a:	d1b0      	bne.n	befe <pb_check_proto3_default_value+0x2a>
    bf9c:	e7f6      	b.n	bf8c <pb_check_proto3_default_value+0xb8>
    bf9e:	bf00      	nop
    bfa0:	000244f1 	.word	0x000244f1

0000bfa4 <pb_ostream_from_buffer>:
    return stream;
    bfa4:	6082      	str	r2, [r0, #8]
    bfa6:	2200      	movs	r2, #0
{
    bfa8:	b510      	push	{r4, lr}
    return stream;
    bfaa:	4c03      	ldr	r4, [pc, #12]	; (bfb8 <pb_ostream_from_buffer+0x14>)
    bfac:	e9c0 2203 	strd	r2, r2, [r0, #12]
    bfb0:	e9c0 4100 	strd	r4, r1, [r0]
}
    bfb4:	bd10      	pop	{r4, pc}
    bfb6:	bf00      	nop
    bfb8:	00024521 	.word	0x00024521

0000bfbc <pb_write>:
{
    bfbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bfbe:	4604      	mov	r4, r0
    if (count > 0 && stream->callback != NULL)
    bfc0:	4615      	mov	r5, r2
        if (stream->bytes_written + count < stream->bytes_written ||
    bfc2:	68c3      	ldr	r3, [r0, #12]
    if (count > 0 && stream->callback != NULL)
    bfc4:	b19a      	cbz	r2, bfee <pb_write+0x32>
    bfc6:	6806      	ldr	r6, [r0, #0]
    bfc8:	b18e      	cbz	r6, bfee <pb_write+0x32>
    bfca:	18d3      	adds	r3, r2, r3
    bfcc:	d202      	bcs.n	bfd4 <pb_write+0x18>
        if (stream->bytes_written + count < stream->bytes_written ||
    bfce:	6887      	ldr	r7, [r0, #8]
    bfd0:	429f      	cmp	r7, r3
    bfd2:	d207      	bcs.n	bfe4 <pb_write+0x28>
            PB_RETURN_ERROR(stream, "stream full");
    bfd4:	6923      	ldr	r3, [r4, #16]
    bfd6:	4a08      	ldr	r2, [pc, #32]	; (bff8 <pb_write+0x3c>)
            PB_RETURN_ERROR(stream, "io error");
    bfd8:	2b00      	cmp	r3, #0
    bfda:	bf08      	it	eq
    bfdc:	4613      	moveq	r3, r2
            PB_RETURN_ERROR(stream, "stream full");
    bfde:	2000      	movs	r0, #0
            PB_RETURN_ERROR(stream, "io error");
    bfe0:	6123      	str	r3, [r4, #16]
}
    bfe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (!stream->callback(stream, buf, count))
    bfe4:	47b0      	blx	r6
    bfe6:	b910      	cbnz	r0, bfee <pb_write+0x32>
            PB_RETURN_ERROR(stream, "io error");
    bfe8:	6923      	ldr	r3, [r4, #16]
    bfea:	4a04      	ldr	r2, [pc, #16]	; (bffc <pb_write+0x40>)
    bfec:	e7f4      	b.n	bfd8 <pb_write+0x1c>
    stream->bytes_written += count;
    bfee:	68e3      	ldr	r3, [r4, #12]
    return true;
    bff0:	2001      	movs	r0, #1
    stream->bytes_written += count;
    bff2:	442b      	add	r3, r5
    bff4:	60e3      	str	r3, [r4, #12]
    return true;
    bff6:	e7f4      	b.n	bfe2 <pb_write+0x26>
    bff8:	0002bca3 	.word	0x0002bca3
    bffc:	0002bcaf 	.word	0x0002bcaf

0000c000 <pb_enc_varint>:
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
}

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    c000:	b410      	push	{r4}
    c002:	7d8c      	ldrb	r4, [r1, #22]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;

        if (field->data_size == sizeof(uint_least8_t))
    c004:	8a4b      	ldrh	r3, [r1, #18]
    c006:	f004 040f 	and.w	r4, r4, #15
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
    c00a:	2c02      	cmp	r4, #2
    c00c:	d117      	bne.n	c03e <pb_enc_varint+0x3e>
        if (field->data_size == sizeof(uint_least8_t))
    c00e:	2b01      	cmp	r3, #1
    c010:	d105      	bne.n	c01e <pb_enc_varint+0x1e>
            value = *(const uint_least8_t*)field->pData;
    c012:	69cb      	ldr	r3, [r1, #28]
    c014:	781a      	ldrb	r2, [r3, #0]
        else if (field->data_size == sizeof(uint_least16_t))
            value = *(const uint_least16_t*)field->pData;
        else if (field->data_size == sizeof(uint32_t))
            value = *(const uint32_t*)field->pData;
    c016:	2300      	movs	r3, #0
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);

    }
}
    c018:	bc10      	pop	{r4}
            return pb_encode_varint(stream, (pb_uint64_t)value);
    c01a:	f018 ba8a 	b.w	24532 <pb_encode_varint>
        else if (field->data_size == sizeof(uint_least16_t))
    c01e:	2b02      	cmp	r3, #2
    c020:	d102      	bne.n	c028 <pb_enc_varint+0x28>
            value = *(const uint_least16_t*)field->pData;
    c022:	69cb      	ldr	r3, [r1, #28]
    c024:	881a      	ldrh	r2, [r3, #0]
    c026:	e7f6      	b.n	c016 <pb_enc_varint+0x16>
        else if (field->data_size == sizeof(uint32_t))
    c028:	2b04      	cmp	r3, #4
    c02a:	d102      	bne.n	c032 <pb_enc_varint+0x32>
            value = *(const uint32_t*)field->pData;
    c02c:	69cb      	ldr	r3, [r1, #28]
    c02e:	681a      	ldr	r2, [r3, #0]
    c030:	e7f1      	b.n	c016 <pb_enc_varint+0x16>
        else if (field->data_size == sizeof(pb_uint64_t))
    c032:	2b08      	cmp	r3, #8
    c034:	d11f      	bne.n	c076 <pb_enc_varint+0x76>
            value = *(const pb_uint64_t*)field->pData;
    c036:	69cb      	ldr	r3, [r1, #28]
    c038:	e9d3 2300 	ldrd	r2, r3, [r3]
    c03c:	e7ec      	b.n	c018 <pb_enc_varint+0x18>
        if (field->data_size == sizeof(int_least8_t))
    c03e:	2b01      	cmp	r3, #1
    c040:	d108      	bne.n	c054 <pb_enc_varint+0x54>
            value = *(const int_least8_t*)field->pData;
    c042:	69cb      	ldr	r3, [r1, #28]
    c044:	f993 2000 	ldrsb.w	r2, [r3]
            value = *(const int32_t*)field->pData;
    c048:	17d3      	asrs	r3, r2, #31
        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
    c04a:	2c03      	cmp	r4, #3
    c04c:	d1e4      	bne.n	c018 <pb_enc_varint+0x18>
}
    c04e:	bc10      	pop	{r4}
            return pb_encode_svarint(stream, value);
    c050:	f018 baae 	b.w	245b0 <pb_encode_svarint>
        else if (field->data_size == sizeof(int_least16_t))
    c054:	2b02      	cmp	r3, #2
    c056:	d103      	bne.n	c060 <pb_enc_varint+0x60>
            value = *(const int_least16_t*)field->pData;
    c058:	69cb      	ldr	r3, [r1, #28]
    c05a:	f9b3 2000 	ldrsh.w	r2, [r3]
    c05e:	e7f3      	b.n	c048 <pb_enc_varint+0x48>
        else if (field->data_size == sizeof(int32_t))
    c060:	2b04      	cmp	r3, #4
    c062:	d102      	bne.n	c06a <pb_enc_varint+0x6a>
            value = *(const int32_t*)field->pData;
    c064:	69cb      	ldr	r3, [r1, #28]
    c066:	681a      	ldr	r2, [r3, #0]
    c068:	e7ee      	b.n	c048 <pb_enc_varint+0x48>
        else if (field->data_size == sizeof(pb_int64_t))
    c06a:	2b08      	cmp	r3, #8
    c06c:	d103      	bne.n	c076 <pb_enc_varint+0x76>
            value = *(const pb_int64_t*)field->pData;
    c06e:	69cb      	ldr	r3, [r1, #28]
    c070:	e9d3 2300 	ldrd	r2, r3, [r3]
    c074:	e7e9      	b.n	c04a <pb_enc_varint+0x4a>
            PB_RETURN_ERROR(stream, "invalid data_size");
    c076:	6903      	ldr	r3, [r0, #16]
    c078:	4a03      	ldr	r2, [pc, #12]	; (c088 <pb_enc_varint+0x88>)
    c07a:	2b00      	cmp	r3, #0
    c07c:	bf08      	it	eq
    c07e:	4613      	moveq	r3, r2
    c080:	6103      	str	r3, [r0, #16]
}
    c082:	bc10      	pop	{r4}
    c084:	2000      	movs	r0, #0
    c086:	4770      	bx	lr
    c088:	0002bcb8 	.word	0x0002bcb8

0000c08c <pb_enc_fixed>:
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
    c08c:	8a4a      	ldrh	r2, [r1, #18]
    c08e:	2a04      	cmp	r2, #4
    c090:	d102      	bne.n	c098 <pb_enc_fixed+0xc>
    {
        return pb_encode_fixed32(stream, field->pData);
    c092:	69c9      	ldr	r1, [r1, #28]
    c094:	f018 ba95 	b.w	245c2 <pb_encode_fixed32>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
    c098:	2a08      	cmp	r2, #8
    c09a:	d102      	bne.n	c0a2 <pb_enc_fixed+0x16>
    {
        return pb_encode_fixed64(stream, field->pData);
    c09c:	69c9      	ldr	r1, [r1, #28]
    c09e:	f018 ba93 	b.w	245c8 <pb_encode_fixed64>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
    c0a2:	6902      	ldr	r2, [r0, #16]
    c0a4:	4903      	ldr	r1, [pc, #12]	; (c0b4 <pb_enc_fixed+0x28>)
    c0a6:	2a00      	cmp	r2, #0
    c0a8:	bf08      	it	eq
    c0aa:	460a      	moveq	r2, r1
    c0ac:	6102      	str	r2, [r0, #16]
    }
}
    c0ae:	2000      	movs	r0, #0
    c0b0:	4770      	bx	lr
    c0b2:	bf00      	nop
    c0b4:	0002bcb8 	.word	0x0002bcb8

0000c0b8 <pb_encode_tag_for_field>:
    switch (PB_LTYPE(field->type))
    c0b8:	7d8a      	ldrb	r2, [r1, #22]
{
    c0ba:	460b      	mov	r3, r1
    switch (PB_LTYPE(field->type))
    c0bc:	f002 020f 	and.w	r2, r2, #15
    c0c0:	2a0b      	cmp	r2, #11
    c0c2:	d811      	bhi.n	c0e8 <pb_encode_tag_for_field+0x30>
    c0c4:	e8df f002 	tbb	[pc, r2]
    c0c8:	0c0c0c0c 	.word	0x0c0c0c0c
    c0cc:	0a0a060e 	.word	0x0a0a060e
    c0d0:	0a100a0a 	.word	0x0a100a0a
            wiretype = PB_WT_64BIT;
    c0d4:	2101      	movs	r1, #1
    return pb_encode_tag(stream, wiretype, field->tag);
    c0d6:	8a1a      	ldrh	r2, [r3, #16]
    c0d8:	f018 ba79 	b.w	245ce <pb_encode_tag>
            wiretype = PB_WT_STRING;
    c0dc:	2102      	movs	r1, #2
            break;
    c0de:	e7fa      	b.n	c0d6 <pb_encode_tag_for_field+0x1e>
            wiretype = PB_WT_VARINT;
    c0e0:	2100      	movs	r1, #0
    c0e2:	e7f8      	b.n	c0d6 <pb_encode_tag_for_field+0x1e>
    switch (PB_LTYPE(field->type))
    c0e4:	2105      	movs	r1, #5
    c0e6:	e7f6      	b.n	c0d6 <pb_encode_tag_for_field+0x1e>
            PB_RETURN_ERROR(stream, "invalid field type");
    c0e8:	6903      	ldr	r3, [r0, #16]
    c0ea:	4a03      	ldr	r2, [pc, #12]	; (c0f8 <pb_encode_tag_for_field+0x40>)
    c0ec:	2b00      	cmp	r3, #0
    c0ee:	bf08      	it	eq
    c0f0:	4613      	moveq	r3, r2
    c0f2:	6103      	str	r3, [r0, #16]
}
    c0f4:	2000      	movs	r0, #0
    c0f6:	4770      	bx	lr
    c0f8:	0002bcca 	.word	0x0002bcca

0000c0fc <pb_encode_submessage>:
{
    c0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c100:	460e      	mov	r6, r1
    c102:	4617      	mov	r7, r2
    c104:	b086      	sub	sp, #24
    pb_ostream_t substream = PB_OSTREAM_SIZING;
    c106:	2214      	movs	r2, #20
    c108:	2100      	movs	r1, #0
{
    c10a:	4604      	mov	r4, r0
    pb_ostream_t substream = PB_OSTREAM_SIZING;
    c10c:	a801      	add	r0, sp, #4
    c10e:	f01d fa1c 	bl	2954a <memset>
    if (!pb_encode(&substream, fields, src_struct))
    c112:	463a      	mov	r2, r7
    c114:	4631      	mov	r1, r6
    c116:	a801      	add	r0, sp, #4
    c118:	f000 f9c4 	bl	c4a4 <pb_encode>
    c11c:	b910      	cbnz	r0, c124 <pb_encode_submessage+0x28>
        stream->errmsg = substream.errmsg;
    c11e:	9b05      	ldr	r3, [sp, #20]
        PB_RETURN_ERROR(stream, "stream full");
    c120:	6123      	str	r3, [r4, #16]
    c122:	e008      	b.n	c136 <pb_encode_submessage+0x3a>
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c124:	f04f 0800 	mov.w	r8, #0
    size = substream.bytes_written;
    c128:	9d04      	ldr	r5, [sp, #16]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c12a:	4643      	mov	r3, r8
    c12c:	462a      	mov	r2, r5
    c12e:	4620      	mov	r0, r4
    c130:	f018 f9ff 	bl	24532 <pb_encode_varint>
    c134:	b918      	cbnz	r0, c13e <pb_encode_submessage+0x42>
        return false;
    c136:	2000      	movs	r0, #0
}
    c138:	b006      	add	sp, #24
    c13a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (stream->callback == NULL)
    c13e:	6821      	ldr	r1, [r4, #0]
    c140:	b921      	cbnz	r1, c14c <pb_encode_submessage+0x50>
        return pb_write(stream, NULL, size); /* Just sizing */
    c142:	462a      	mov	r2, r5
    c144:	4620      	mov	r0, r4
    c146:	f7ff ff39 	bl	bfbc <pb_write>
    c14a:	e7f5      	b.n	c138 <pb_encode_submessage+0x3c>
    if (stream->bytes_written + size > stream->max_size)
    c14c:	68e3      	ldr	r3, [r4, #12]
    c14e:	68a2      	ldr	r2, [r4, #8]
    c150:	442b      	add	r3, r5
    c152:	4293      	cmp	r3, r2
    c154:	d905      	bls.n	c162 <pb_encode_submessage+0x66>
        PB_RETURN_ERROR(stream, "stream full");
    c156:	6923      	ldr	r3, [r4, #16]
    c158:	4a0e      	ldr	r2, [pc, #56]	; (c194 <pb_encode_submessage+0x98>)
    c15a:	2b00      	cmp	r3, #0
    c15c:	bf08      	it	eq
    c15e:	4613      	moveq	r3, r2
    c160:	e7de      	b.n	c120 <pb_encode_submessage+0x24>
    substream.state = stream->state;
    c162:	6863      	ldr	r3, [r4, #4]
    status = pb_encode(&substream, fields, src_struct);
    c164:	463a      	mov	r2, r7
    substream.callback = stream->callback;
    c166:	9101      	str	r1, [sp, #4]
    status = pb_encode(&substream, fields, src_struct);
    c168:	a801      	add	r0, sp, #4
    c16a:	4631      	mov	r1, r6
    substream.max_size = size;
    c16c:	e9cd 3502 	strd	r3, r5, [sp, #8]
    substream.errmsg = NULL;
    c170:	e9cd 8804 	strd	r8, r8, [sp, #16]
    status = pb_encode(&substream, fields, src_struct);
    c174:	f000 f996 	bl	c4a4 <pb_encode>
    stream->bytes_written += substream.bytes_written;
    c178:	9a04      	ldr	r2, [sp, #16]
    c17a:	68e3      	ldr	r3, [r4, #12]
    if (substream.bytes_written != size)
    c17c:	42aa      	cmp	r2, r5
    stream->bytes_written += substream.bytes_written;
    c17e:	4413      	add	r3, r2
    c180:	60e3      	str	r3, [r4, #12]
    stream->state = substream.state;
    c182:	9b02      	ldr	r3, [sp, #8]
    c184:	6063      	str	r3, [r4, #4]
    stream->errmsg = substream.errmsg;
    c186:	9b05      	ldr	r3, [sp, #20]
    if (substream.bytes_written != size)
    c188:	d101      	bne.n	c18e <pb_encode_submessage+0x92>
    stream->errmsg = substream.errmsg;
    c18a:	6123      	str	r3, [r4, #16]
    c18c:	e7d4      	b.n	c138 <pb_encode_submessage+0x3c>
        PB_RETURN_ERROR(stream, "submsg size changed");
    c18e:	4a02      	ldr	r2, [pc, #8]	; (c198 <pb_encode_submessage+0x9c>)
    c190:	e7e3      	b.n	c15a <pb_encode_submessage+0x5e>
    c192:	bf00      	nop
    c194:	0002bca3 	.word	0x0002bca3
    c198:	0002bcdd 	.word	0x0002bcdd

0000c19c <encode_basic_field>:
{
    c19c:	b570      	push	{r4, r5, r6, lr}
    if (!field->pData)
    c19e:	69cb      	ldr	r3, [r1, #28]
{
    c1a0:	4604      	mov	r4, r0
    c1a2:	460d      	mov	r5, r1
    if (!field->pData)
    c1a4:	2b00      	cmp	r3, #0
    c1a6:	d07f      	beq.n	c2a8 <encode_basic_field+0x10c>
    if (!pb_encode_tag_for_field(stream, field))
    c1a8:	f7ff ff86 	bl	c0b8 <pb_encode_tag_for_field>
    c1ac:	2800      	cmp	r0, #0
    c1ae:	d073      	beq.n	c298 <encode_basic_field+0xfc>
    switch (PB_LTYPE(field->type))
    c1b0:	7da8      	ldrb	r0, [r5, #22]
    c1b2:	f000 030f 	and.w	r3, r0, #15
    c1b6:	2b0b      	cmp	r3, #11
    c1b8:	d873      	bhi.n	c2a2 <encode_basic_field+0x106>
    c1ba:	e8df f003 	tbb	[pc, r3]
    c1be:	1106      	.short	0x1106
    c1c0:	17171111 	.word	0x17171111
    c1c4:	5252351d 	.word	0x5252351d
    c1c8:	6f72      	.short	0x6f72
        if (p[i] != 0)
    c1ca:	69eb      	ldr	r3, [r5, #28]
    return pb_encode_varint(stream, value);
    c1cc:	4620      	mov	r0, r4
}
    c1ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        if (p[i] != 0)
    c1d2:	781a      	ldrb	r2, [r3, #0]
    return pb_encode_varint(stream, value);
    c1d4:	2300      	movs	r3, #0
    c1d6:	3a00      	subs	r2, #0
    c1d8:	bf18      	it	ne
    c1da:	2201      	movne	r2, #1
    c1dc:	f018 b9a9 	b.w	24532 <pb_encode_varint>
            return pb_enc_varint(stream, field);
    c1e0:	4629      	mov	r1, r5
    c1e2:	4620      	mov	r0, r4
}
    c1e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            return pb_enc_varint(stream, field);
    c1e8:	f7ff bf0a 	b.w	c000 <pb_enc_varint>
            return pb_enc_fixed(stream, field);
    c1ec:	4629      	mov	r1, r5
    c1ee:	4620      	mov	r0, r4
}
    c1f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            return pb_enc_fixed(stream, field);
    c1f4:	f7ff bf4a 	b.w	c08c <pb_enc_fixed>

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    const pb_bytes_array_t *bytes = NULL;

    bytes = (const pb_bytes_array_t*)field->pData;
    c1f8:	69e9      	ldr	r1, [r5, #28]
    
    if (bytes == NULL)
    c1fa:	b909      	cbnz	r1, c200 <encode_basic_field+0x64>
    }


    if (str == NULL)
    {
        size = 0; /* Treat null pointer as an empty string */
    c1fc:	460a      	mov	r2, r1
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
    c1fe:	e00e      	b.n	c21e <encode_basic_field+0x82>
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c200:	283f      	cmp	r0, #63	; 0x3f
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    c202:	880a      	ldrh	r2, [r1, #0]
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c204:	d80a      	bhi.n	c21c <encode_basic_field+0x80>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    c206:	8a6b      	ldrh	r3, [r5, #18]
    c208:	3b02      	subs	r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c20a:	4293      	cmp	r3, r2
    c20c:	d206      	bcs.n	c21c <encode_basic_field+0x80>
        PB_RETURN_ERROR(stream, "bytes size exceeded");
    c20e:	6923      	ldr	r3, [r4, #16]
    c210:	4a26      	ldr	r2, [pc, #152]	; (c2ac <encode_basic_field+0x110>)
            PB_RETURN_ERROR(stream, "invalid field type");
    c212:	2b00      	cmp	r3, #0
    c214:	bf08      	it	eq
    c216:	4613      	moveq	r3, r2
    c218:	6123      	str	r3, [r4, #16]
    c21a:	e03d      	b.n	c298 <encode_basic_field+0xfc>
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
    c21c:	3102      	adds	r1, #2
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
}

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c21e:	4620      	mov	r0, r4
}
    c220:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c224:	f018 b9d9 	b.w	245da <pb_encode_string>
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    c228:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
    c22c:	2880      	cmp	r0, #128	; 0x80
    size_t max_size = (size_t)field->data_size;
    c22e:	8a6b      	ldrh	r3, [r5, #18]
    const char *str = (const char*)field->pData;
    c230:	69e9      	ldr	r1, [r5, #28]
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    c232:	d00e      	beq.n	c252 <encode_basic_field+0xb6>
        if (max_size == 0)
    c234:	b913      	cbnz	r3, c23c <encode_basic_field+0xa0>
            PB_RETURN_ERROR(stream, "zero-length string");
    c236:	6923      	ldr	r3, [r4, #16]
    c238:	4a1d      	ldr	r2, [pc, #116]	; (c2b0 <encode_basic_field+0x114>)
    c23a:	e7ea      	b.n	c212 <encode_basic_field+0x76>
        max_size -= 1;
    c23c:	3b01      	subs	r3, #1
    if (str == NULL)
    c23e:	2900      	cmp	r1, #0
    c240:	d0dc      	beq.n	c1fc <encode_basic_field+0x60>
    size_t size = 0;
    c242:	2200      	movs	r2, #0
        while (size < max_size && *p != '\0')
    c244:	429a      	cmp	r2, r3
    c246:	5c88      	ldrb	r0, [r1, r2]
    c248:	d006      	beq.n	c258 <encode_basic_field+0xbc>
    c24a:	2800      	cmp	r0, #0
    c24c:	d0e7      	beq.n	c21e <encode_basic_field+0x82>
            size++;
    c24e:	3201      	adds	r2, #1
            p++;
    c250:	e7f8      	b.n	c244 <encode_basic_field+0xa8>
        max_size = (size_t)-1;
    c252:	f04f 33ff 	mov.w	r3, #4294967295
    c256:	e7f2      	b.n	c23e <encode_basic_field+0xa2>
        if (*p != '\0')
    c258:	2800      	cmp	r0, #0
    c25a:	d0e0      	beq.n	c21e <encode_basic_field+0x82>
            PB_RETURN_ERROR(stream, "unterminated string");
    c25c:	6923      	ldr	r3, [r4, #16]
    c25e:	4a15      	ldr	r2, [pc, #84]	; (c2b4 <encode_basic_field+0x118>)
    c260:	e7d7      	b.n	c212 <encode_basic_field+0x76>
    if (field->submsg_desc == NULL)
    c262:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    c264:	b912      	cbnz	r2, c26c <encode_basic_field+0xd0>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
    c266:	6923      	ldr	r3, [r4, #16]
    c268:	4a13      	ldr	r2, [pc, #76]	; (c2b8 <encode_basic_field+0x11c>)
    c26a:	e7d2      	b.n	c212 <encode_basic_field+0x76>
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
    c26c:	2b09      	cmp	r3, #9
    c26e:	d006      	beq.n	c27e <encode_basic_field+0xe2>
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
    c270:	4620      	mov	r0, r4
    c272:	69ea      	ldr	r2, [r5, #28]
    c274:	6a69      	ldr	r1, [r5, #36]	; 0x24
}
    c276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
    c27a:	f7ff bf3f 	b.w	c0fc <pb_encode_submessage>
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
    c27e:	6a2a      	ldr	r2, [r5, #32]
    c280:	2a00      	cmp	r2, #0
    c282:	d0f5      	beq.n	c270 <encode_basic_field+0xd4>
        if (callback->funcs.encode)
    c284:	f852 3c08 	ldr.w	r3, [r2, #-8]
    c288:	2b00      	cmp	r3, #0
    c28a:	d0f1      	beq.n	c270 <encode_basic_field+0xd4>
            if (!callback->funcs.encode(stream, field, &callback->arg))
    c28c:	4629      	mov	r1, r5
    c28e:	4620      	mov	r0, r4
    c290:	3a04      	subs	r2, #4
    c292:	4798      	blx	r3
    c294:	2800      	cmp	r0, #0
    c296:	d1eb      	bne.n	c270 <encode_basic_field+0xd4>
        return false;
    c298:	2000      	movs	r0, #0
}
    c29a:	bd70      	pop	{r4, r5, r6, pc}
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c29c:	8a6a      	ldrh	r2, [r5, #18]
    c29e:	69e9      	ldr	r1, [r5, #28]
    c2a0:	e7bd      	b.n	c21e <encode_basic_field+0x82>
            PB_RETURN_ERROR(stream, "invalid field type");
    c2a2:	6923      	ldr	r3, [r4, #16]
    c2a4:	4a05      	ldr	r2, [pc, #20]	; (c2bc <encode_basic_field+0x120>)
    c2a6:	e7b4      	b.n	c212 <encode_basic_field+0x76>
        return true;
    c2a8:	2001      	movs	r0, #1
    c2aa:	e7f6      	b.n	c29a <encode_basic_field+0xfe>
    c2ac:	0002bcf1 	.word	0x0002bcf1
    c2b0:	0002bd05 	.word	0x0002bd05
    c2b4:	0002bd18 	.word	0x0002bd18
    c2b8:	0002bd2c 	.word	0x0002bd2c
    c2bc:	0002bcca 	.word	0x0002bcca

0000c2c0 <encode_field>:
{
    c2c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c2c4:	7d8b      	ldrb	r3, [r1, #22]
{
    c2c6:	4605      	mov	r5, r0
    c2c8:	f003 0230 	and.w	r2, r3, #48	; 0x30
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c2cc:	2a30      	cmp	r2, #48	; 0x30
{
    c2ce:	460c      	mov	r4, r1
    c2d0:	b087      	sub	sp, #28
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c2d2:	d112      	bne.n	c2fa <encode_field+0x3a>
        if (*(const pb_size_t*)field->pSize != field->tag)
    c2d4:	6a0b      	ldr	r3, [r1, #32]
    c2d6:	881a      	ldrh	r2, [r3, #0]
    c2d8:	8a0b      	ldrh	r3, [r1, #16]
    c2da:	429a      	cmp	r2, r3
    c2dc:	d114      	bne.n	c308 <encode_field+0x48>
    if (!field->pData)
    c2de:	69e2      	ldr	r2, [r4, #28]
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
    c2e0:	7da3      	ldrb	r3, [r4, #22]
    if (!field->pData)
    c2e2:	b9ea      	cbnz	r2, c320 <encode_field+0x60>
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
    c2e4:	f013 0f30 	tst.w	r3, #48	; 0x30
    c2e8:	d10e      	bne.n	c308 <encode_field+0x48>
            PB_RETURN_ERROR(stream, "missing required field");
    c2ea:	692b      	ldr	r3, [r5, #16]
    c2ec:	4a69      	ldr	r2, [pc, #420]	; (c494 <encode_field+0x1d4>)
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
    c2ee:	2b00      	cmp	r3, #0
    c2f0:	bf08      	it	eq
    c2f2:	4613      	moveq	r3, r2
    c2f4:	612b      	str	r3, [r5, #16]
        PB_RETURN_ERROR(stream, "array max size exceeded");
    c2f6:	2000      	movs	r0, #0
    c2f8:	e007      	b.n	c30a <encode_field+0x4a>
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
    c2fa:	2a10      	cmp	r2, #16
    c2fc:	d1ef      	bne.n	c2de <encode_field+0x1e>
        if (field->pSize)
    c2fe:	6a0a      	ldr	r2, [r1, #32]
    c300:	b132      	cbz	r2, c310 <encode_field+0x50>
        if (p[i] != 0)
    c302:	7813      	ldrb	r3, [r2, #0]
    c304:	2b00      	cmp	r3, #0
    c306:	d1ea      	bne.n	c2de <encode_field+0x1e>
            return true;
    c308:	2001      	movs	r0, #1
}
    c30a:	b007      	add	sp, #28
    c30c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
    c310:	2b3f      	cmp	r3, #63	; 0x3f
    c312:	d8e4      	bhi.n	c2de <encode_field+0x1e>
            if (pb_check_proto3_default_value(field))
    c314:	4608      	mov	r0, r1
    c316:	f7ff fddd 	bl	bed4 <pb_check_proto3_default_value>
    c31a:	2800      	cmp	r0, #0
    c31c:	d0df      	beq.n	c2de <encode_field+0x1e>
    c31e:	e7f3      	b.n	c308 <encode_field+0x48>
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
    c320:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
    c324:	2a40      	cmp	r2, #64	; 0x40
    c326:	d10c      	bne.n	c342 <encode_field+0x82>
    if (field->descriptor->field_callback != NULL)
    c328:	6823      	ldr	r3, [r4, #0]
    c32a:	68db      	ldr	r3, [r3, #12]
    c32c:	2b00      	cmp	r3, #0
    c32e:	d0eb      	beq.n	c308 <encode_field+0x48>
        if (!field->descriptor->field_callback(NULL, stream, field))
    c330:	4622      	mov	r2, r4
    c332:	4629      	mov	r1, r5
    c334:	2000      	movs	r0, #0
    c336:	4798      	blx	r3
    c338:	2800      	cmp	r0, #0
    c33a:	d1e5      	bne.n	c308 <encode_field+0x48>
            PB_RETURN_ERROR(stream, "callback error");
    c33c:	692b      	ldr	r3, [r5, #16]
    c33e:	4a56      	ldr	r2, [pc, #344]	; (c498 <encode_field+0x1d8>)
    c340:	e7d5      	b.n	c2ee <encode_field+0x2e>
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
    c342:	f003 0130 	and.w	r1, r3, #48	; 0x30
    c346:	2920      	cmp	r1, #32
    c348:	f040 809d 	bne.w	c486 <encode_field+0x1c6>
    count = *(pb_size_t*)field->pSize;
    c34c:	6a21      	ldr	r1, [r4, #32]
    c34e:	880e      	ldrh	r6, [r1, #0]
    if (count == 0)
    c350:	2e00      	cmp	r6, #0
    c352:	d0d9      	beq.n	c308 <encode_field+0x48>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
    c354:	2a80      	cmp	r2, #128	; 0x80
    c356:	d120      	bne.n	c39a <encode_field+0xda>
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
    c358:	f003 030f 	and.w	r3, r3, #15
    c35c:	2b05      	cmp	r3, #5
    c35e:	d85e      	bhi.n	c41e <encode_field+0x15e>
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
    c360:	2102      	movs	r1, #2
    c362:	4628      	mov	r0, r5
    c364:	8a22      	ldrh	r2, [r4, #16]
    c366:	f018 f932 	bl	245ce <pb_encode_tag>
    c36a:	2800      	cmp	r0, #0
    c36c:	d0c3      	beq.n	c2f6 <encode_field+0x36>
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
    c36e:	7da3      	ldrb	r3, [r4, #22]
    c370:	f003 030f 	and.w	r3, r3, #15
    c374:	2b04      	cmp	r3, #4
    c376:	d116      	bne.n	c3a6 <encode_field+0xe6>
            size = 4 * (size_t)count;
    c378:	00b7      	lsls	r7, r6, #2
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c37a:	463a      	mov	r2, r7
    c37c:	2300      	movs	r3, #0
    c37e:	4628      	mov	r0, r5
    c380:	f018 f8d7 	bl	24532 <pb_encode_varint>
    c384:	2800      	cmp	r0, #0
    c386:	d0b6      	beq.n	c2f6 <encode_field+0x36>
        if (stream->callback == NULL)
    c388:	6829      	ldr	r1, [r5, #0]
    c38a:	bb79      	cbnz	r1, c3ec <encode_field+0x12c>
            return pb_write(stream, NULL, size); /* Just sizing.. */
    c38c:	463a      	mov	r2, r7
    c38e:	4628      	mov	r0, r5
}
    c390:	b007      	add	sp, #28
    c392:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
            return pb_write(stream, NULL, size); /* Just sizing.. */
    c396:	f7ff be11 	b.w	bfbc <pb_write>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
    c39a:	8aa2      	ldrh	r2, [r4, #20]
    c39c:	42b2      	cmp	r2, r6
    c39e:	d2db      	bcs.n	c358 <encode_field+0x98>
        PB_RETURN_ERROR(stream, "array max size exceeded");
    c3a0:	692b      	ldr	r3, [r5, #16]
    c3a2:	4a3e      	ldr	r2, [pc, #248]	; (c49c <encode_field+0x1dc>)
    c3a4:	e7a3      	b.n	c2ee <encode_field+0x2e>
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c3a6:	2b05      	cmp	r3, #5
    c3a8:	d101      	bne.n	c3ae <encode_field+0xee>
            size = 8 * (size_t)count;
    c3aa:	00f7      	lsls	r7, r6, #3
    c3ac:	e7e5      	b.n	c37a <encode_field+0xba>
            void *pData_orig = field->pData;
    c3ae:	2700      	movs	r7, #0
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
    c3b0:	2214      	movs	r2, #20
    c3b2:	2100      	movs	r1, #0
    c3b4:	a801      	add	r0, sp, #4
    c3b6:	f01d f8c8 	bl	2954a <memset>
            void *pData_orig = field->pData;
    c3ba:	f8d4 801c 	ldr.w	r8, [r4, #28]
                if (!pb_enc_varint(&sizestream, field))
    c3be:	4621      	mov	r1, r4
    c3c0:	a801      	add	r0, sp, #4
    c3c2:	f7ff fe1d 	bl	c000 <pb_enc_varint>
    c3c6:	b928      	cbnz	r0, c3d4 <encode_field+0x114>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
    c3c8:	692b      	ldr	r3, [r5, #16]
    c3ca:	2b00      	cmp	r3, #0
    c3cc:	d192      	bne.n	c2f4 <encode_field+0x34>
    c3ce:	9b05      	ldr	r3, [sp, #20]
    c3d0:	4a33      	ldr	r2, [pc, #204]	; (c4a0 <encode_field+0x1e0>)
    c3d2:	e78c      	b.n	c2ee <encode_field+0x2e>
                field->pData = (char*)field->pData + field->data_size;
    c3d4:	69e3      	ldr	r3, [r4, #28]
    c3d6:	8a62      	ldrh	r2, [r4, #18]
            for (i = 0; i < count; i++)
    c3d8:	3701      	adds	r7, #1
                field->pData = (char*)field->pData + field->data_size;
    c3da:	4413      	add	r3, r2
    c3dc:	61e3      	str	r3, [r4, #28]
            for (i = 0; i < count; i++)
    c3de:	b2bb      	uxth	r3, r7
    c3e0:	429e      	cmp	r6, r3
    c3e2:	d8ec      	bhi.n	c3be <encode_field+0xfe>
            size = sizestream.bytes_written;
    c3e4:	9f04      	ldr	r7, [sp, #16]
            field->pData = pData_orig;
    c3e6:	f8c4 801c 	str.w	r8, [r4, #28]
            size = sizestream.bytes_written;
    c3ea:	e7c6      	b.n	c37a <encode_field+0xba>
    c3ec:	2700      	movs	r7, #0
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c3ee:	7da3      	ldrb	r3, [r4, #22]
                if (!pb_enc_fixed(stream, field))
    c3f0:	4621      	mov	r1, r4
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c3f2:	f003 030e 	and.w	r3, r3, #14
    c3f6:	2b04      	cmp	r3, #4
                if (!pb_enc_fixed(stream, field))
    c3f8:	4628      	mov	r0, r5
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c3fa:	d10d      	bne.n	c418 <encode_field+0x158>
                if (!pb_enc_fixed(stream, field))
    c3fc:	f7ff fe46 	bl	c08c <pb_enc_fixed>
    c400:	2800      	cmp	r0, #0
    c402:	f43f af78 	beq.w	c2f6 <encode_field+0x36>
            field->pData = (char*)field->pData + field->data_size;
    c406:	69e3      	ldr	r3, [r4, #28]
    c408:	8a62      	ldrh	r2, [r4, #18]
        for (i = 0; i < count; i++)
    c40a:	3701      	adds	r7, #1
            field->pData = (char*)field->pData + field->data_size;
    c40c:	4413      	add	r3, r2
    c40e:	61e3      	str	r3, [r4, #28]
        for (i = 0; i < count; i++)
    c410:	b2bb      	uxth	r3, r7
    c412:	429e      	cmp	r6, r3
    c414:	d8eb      	bhi.n	c3ee <encode_field+0x12e>
    c416:	e777      	b.n	c308 <encode_field+0x48>
                if (!pb_enc_varint(stream, field))
    c418:	f7ff fdf2 	bl	c000 <pb_enc_varint>
    c41c:	e7f0      	b.n	c400 <encode_field+0x140>
    c41e:	f04f 0800 	mov.w	r8, #0
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
    c422:	7da3      	ldrb	r3, [r4, #22]
    c424:	f003 03ce 	and.w	r3, r3, #206	; 0xce
    c428:	2b86      	cmp	r3, #134	; 0x86
    c42a:	d127      	bne.n	c47c <encode_field+0x1bc>
                void *pData_orig = field->pData;
    c42c:	69e7      	ldr	r7, [r4, #28]
                    status = pb_encode_tag_for_field(stream, field) &&
    c42e:	4621      	mov	r1, r4
                field->pData = *(void* const*)field->pData;
    c430:	f8d7 9000 	ldr.w	r9, [r7]
                    status = pb_encode_tag_for_field(stream, field) &&
    c434:	4628      	mov	r0, r5
                field->pData = *(void* const*)field->pData;
    c436:	f8c4 901c 	str.w	r9, [r4, #28]
                if (!field->pData)
    c43a:	f1b9 0f00 	cmp.w	r9, #0
    c43e:	d11a      	bne.n	c476 <encode_field+0x1b6>
                    status = pb_encode_tag_for_field(stream, field) &&
    c440:	f7ff fe3a 	bl	c0b8 <pb_encode_tag_for_field>
    c444:	b908      	cbnz	r0, c44a <encode_field+0x18a>
                field->pData = pData_orig;
    c446:	61e7      	str	r7, [r4, #28]
                if (!status)
    c448:	e755      	b.n	c2f6 <encode_field+0x36>
        return pb_write(stream, &byte, 1);
    c44a:	2201      	movs	r2, #1
    c44c:	4628      	mov	r0, r5
    c44e:	a901      	add	r1, sp, #4
        pb_byte_t byte = (pb_byte_t)value;
    c450:	f88d 9004 	strb.w	r9, [sp, #4]
        return pb_write(stream, &byte, 1);
    c454:	f7ff fdb2 	bl	bfbc <pb_write>
                field->pData = pData_orig;
    c458:	61e7      	str	r7, [r4, #28]
                if (!encode_basic_field(stream, field))
    c45a:	2800      	cmp	r0, #0
    c45c:	f43f af4b 	beq.w	c2f6 <encode_field+0x36>
            field->pData = (char*)field->pData + field->data_size;
    c460:	69e3      	ldr	r3, [r4, #28]
    c462:	8a62      	ldrh	r2, [r4, #18]
        for (i = 0; i < count; i++)
    c464:	f108 0801 	add.w	r8, r8, #1
            field->pData = (char*)field->pData + field->data_size;
    c468:	4413      	add	r3, r2
    c46a:	61e3      	str	r3, [r4, #28]
        for (i = 0; i < count; i++)
    c46c:	fa1f f388 	uxth.w	r3, r8
    c470:	429e      	cmp	r6, r3
    c472:	d8d6      	bhi.n	c422 <encode_field+0x162>
    c474:	e748      	b.n	c308 <encode_field+0x48>
                    status = encode_basic_field(stream, field);
    c476:	f7ff fe91 	bl	c19c <encode_basic_field>
    c47a:	e7ed      	b.n	c458 <encode_field+0x198>
                if (!encode_basic_field(stream, field))
    c47c:	4621      	mov	r1, r4
    c47e:	4628      	mov	r0, r5
    c480:	f7ff fe8c 	bl	c19c <encode_basic_field>
    c484:	e7e9      	b.n	c45a <encode_field+0x19a>
        return encode_basic_field(stream, field);
    c486:	4621      	mov	r1, r4
    c488:	4628      	mov	r0, r5
}
    c48a:	b007      	add	sp, #28
    c48c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        return encode_basic_field(stream, field);
    c490:	f7ff be84 	b.w	c19c <encode_basic_field>
    c494:	0002bd45 	.word	0x0002bd45
    c498:	0002bd5c 	.word	0x0002bd5c
    c49c:	0002bd6b 	.word	0x0002bd6b
    c4a0:	0002bd83 	.word	0x0002bd83

0000c4a4 <pb_encode>:
{
    c4a4:	b530      	push	{r4, r5, lr}
    c4a6:	b095      	sub	sp, #84	; 0x54
    c4a8:	4604      	mov	r4, r0
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
    c4aa:	4668      	mov	r0, sp
    c4ac:	f018 f81c 	bl	244e8 <pb_field_iter_begin_const>
    c4b0:	b370      	cbz	r0, c510 <pb_encode+0x6c>
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
    c4b2:	f89d 3016 	ldrb.w	r3, [sp, #22]
    c4b6:	f003 030f 	and.w	r3, r3, #15
    c4ba:	2b0a      	cmp	r3, #10
    c4bc:	d121      	bne.n	c502 <pb_encode+0x5e>
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
    c4be:	9b07      	ldr	r3, [sp, #28]
    c4c0:	681d      	ldr	r5, [r3, #0]
    while (extension)
    c4c2:	b91d      	cbnz	r5, c4cc <pb_encode+0x28>
    } while (pb_field_iter_next(&iter));
    c4c4:	4668      	mov	r0, sp
    c4c6:	f018 f804 	bl	244d2 <pb_field_iter_next>
    c4ca:	e7f1      	b.n	c4b0 <pb_encode+0xc>
        if (extension->type->encode)
    c4cc:	682b      	ldr	r3, [r5, #0]
            status = extension->type->encode(stream, extension);
    c4ce:	4629      	mov	r1, r5
        if (extension->type->encode)
    c4d0:	685b      	ldr	r3, [r3, #4]
    c4d2:	b123      	cbz	r3, c4de <pb_encode+0x3a>
            status = extension->type->encode(stream, extension);
    c4d4:	4620      	mov	r0, r4
    c4d6:	4798      	blx	r3
        if (!status)
    c4d8:	b158      	cbz	r0, c4f2 <pb_encode+0x4e>
        extension = extension->next;
    c4da:	68ad      	ldr	r5, [r5, #8]
    c4dc:	e7f1      	b.n	c4c2 <pb_encode+0x1e>
    if (!pb_field_iter_begin_extension_const(&iter, extension))
    c4de:	a80a      	add	r0, sp, #40	; 0x28
    c4e0:	f018 f804 	bl	244ec <pb_field_iter_begin_extension_const>
    c4e4:	b940      	cbnz	r0, c4f8 <pb_encode+0x54>
        PB_RETURN_ERROR(stream, "invalid extension");
    c4e6:	6923      	ldr	r3, [r4, #16]
    c4e8:	4a0a      	ldr	r2, [pc, #40]	; (c514 <pb_encode+0x70>)
    c4ea:	2b00      	cmp	r3, #0
    c4ec:	bf08      	it	eq
    c4ee:	4613      	moveq	r3, r2
    c4f0:	6123      	str	r3, [r4, #16]
                return false;
    c4f2:	2000      	movs	r0, #0
}
    c4f4:	b015      	add	sp, #84	; 0x54
    c4f6:	bd30      	pop	{r4, r5, pc}
    return encode_field(stream, &iter);
    c4f8:	4620      	mov	r0, r4
    c4fa:	a90a      	add	r1, sp, #40	; 0x28
    c4fc:	f7ff fee0 	bl	c2c0 <encode_field>
    c500:	e7ea      	b.n	c4d8 <pb_encode+0x34>
            if (!encode_field(stream, &iter))
    c502:	4669      	mov	r1, sp
    c504:	4620      	mov	r0, r4
    c506:	f7ff fedb 	bl	c2c0 <encode_field>
    c50a:	2800      	cmp	r0, #0
    c50c:	d1da      	bne.n	c4c4 <pb_encode+0x20>
    c50e:	e7f0      	b.n	c4f2 <pb_encode+0x4e>
        return true; /* Empty message type */
    c510:	2001      	movs	r0, #1
    c512:	e7ef      	b.n	c4f4 <pb_encode+0x50>
    c514:	0002bd8a 	.word	0x0002bd8a

0000c518 <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    c518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c51c:	b091      	sub	sp, #68	; 0x44
    c51e:	9300      	str	r3, [sp, #0]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    c520:	f002 0304 	and.w	r3, r2, #4
    c524:	9301      	str	r3, [sp, #4]
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    c526:	f3c2 03c2 	ubfx	r3, r2, #3, #3
    c52a:	3301      	adds	r3, #1
    c52c:	9304      	str	r3, [sp, #16]
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    c52e:	0783      	lsls	r3, r0, #30
{
    c530:	4605      	mov	r5, r0
    c532:	460e      	mov	r6, r1
    c534:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
    c538:	9202      	str	r2, [sp, #8]
	if ((uintptr_t)packaged % sizeof(void *)) {
    c53a:	f040 81fe 	bne.w	c93a <cbvprintf_package+0x422>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
    c53e:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    c540:	b130      	cbz	r0, c550 <cbvprintf_package+0x38>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    c542:	2907      	cmp	r1, #7
    c544:	d809      	bhi.n	c55a <cbvprintf_package+0x42>
		return -ENOSPC;
    c546:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    c54a:	b011      	add	sp, #68	; 0x44
    c54c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    c550:	f001 0607 	and.w	r6, r1, #7
    c554:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    c556:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    c55a:	f04f 0800 	mov.w	r8, #0
	align = VA_STACK_ALIGN(char *);
    c55e:	f04f 0b04 	mov.w	fp, #4
	s = fmt--;
    c562:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
    c564:	4647      	mov	r7, r8
	s = fmt--;
    c566:	1e59      	subs	r1, r3, #1
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
    c568:	f04f 32ff 	mov.w	r2, #4294967295
	bool parsing = false;
    c56c:	4643      	mov	r3, r8
	size = sizeof(char *);
    c56e:	46da      	mov	sl, fp
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    c570:	f8cd 800c 	str.w	r8, [sp, #12]
			if (buf0 != NULL) {
    c574:	b10d      	cbz	r5, c57a <cbvprintf_package+0x62>
				*(const char **)buf = s;
    c576:	9800      	ldr	r0, [sp, #0]
    c578:	6020      	str	r0, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c57a:	9804      	ldr	r0, [sp, #16]
    c57c:	2800      	cmp	r0, #0
    c57e:	f300 80e1 	bgt.w	c744 <cbvprintf_package+0x22c>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    c582:	489c      	ldr	r0, [pc, #624]	; (c7f4 <cbvprintf_package+0x2dc>)
    c584:	f8dd c000 	ldr.w	ip, [sp]
    c588:	4584      	cmp	ip, r0
    c58a:	d303      	bcc.n	c594 <cbvprintf_package+0x7c>
    c58c:	489a      	ldr	r0, [pc, #616]	; (c7f8 <cbvprintf_package+0x2e0>)
    c58e:	4584      	cmp	ip, r0
    c590:	f0c0 80d8 	bcc.w	c744 <cbvprintf_package+0x22c>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c594:	f8dd c008 	ldr.w	ip, [sp, #8]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c598:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c59c:	f01c 0f02 	tst.w	ip, #2
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c5a0:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c5a4:	f000 80e9 	beq.w	c77a <cbvprintf_package+0x262>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c5a8:	f04f 0c00 	mov.w	ip, #0
    c5ac:	e0d3      	b.n	c756 <cbvprintf_package+0x23e>
			switch (*fmt) {
    c5ae:	287a      	cmp	r0, #122	; 0x7a
    c5b0:	d864      	bhi.n	c67c <cbvprintf_package+0x164>
    c5b2:	284b      	cmp	r0, #75	; 0x4b
    c5b4:	d80f      	bhi.n	c5d6 <cbvprintf_package+0xbe>
    c5b6:	2847      	cmp	r0, #71	; 0x47
    c5b8:	d860      	bhi.n	c67c <cbvprintf_package+0x164>
    c5ba:	2829      	cmp	r0, #41	; 0x29
    c5bc:	d82f      	bhi.n	c61e <cbvprintf_package+0x106>
    c5be:	2825      	cmp	r0, #37	; 0x25
    c5c0:	d05b      	beq.n	c67a <cbvprintf_package+0x162>
    c5c2:	d85b      	bhi.n	c67c <cbvprintf_package+0x164>
    c5c4:	2820      	cmp	r0, #32
    c5c6:	d07f      	beq.n	c6c8 <cbvprintf_package+0x1b0>
    c5c8:	f1a0 0923 	sub.w	r9, r0, #35	; 0x23
    c5cc:	f1d9 0300 	rsbs	r3, r9, #0
    c5d0:	eb43 0309 	adc.w	r3, r3, r9
    c5d4:	e078      	b.n	c6c8 <cbvprintf_package+0x1b0>
    c5d6:	f1a0 0e4c 	sub.w	lr, r0, #76	; 0x4c
    c5da:	f1be 0f2e 	cmp.w	lr, #46	; 0x2e
    c5de:	d84d      	bhi.n	c67c <cbvprintf_package+0x164>
    c5e0:	e8df f00e 	tbb	[pc, lr]
    c5e4:	4c4c4c72 	.word	0x4c4c4c72
    c5e8:	4c4c4c4c 	.word	0x4c4c4c4c
    c5ec:	4c4c4c4c 	.word	0x4c4c4c4c
    c5f0:	4c4c4c4e 	.word	0x4c4c4c4e
    c5f4:	4c4c4c4c 	.word	0x4c4c4c4c
    c5f8:	4e4c5c4c 	.word	0x4e4c5c4c
    c5fc:	5c5c5c4e 	.word	0x5c5c5c4e
    c600:	4c6f4e72 	.word	0x4c6f4e72
    c604:	4e184c72 	.word	0x4e184c72
    c608:	814c4c18 	.word	0x814c4c18
    c60c:	4c4c4e7e 	.word	0x4c4c4e7e
    c610:	4c4e      	.short	0x4c4e
    c612:	7e          	.byte	0x7e
    c613:	00          	.byte	0x00
    c614:	2000      	movs	r0, #0
    c616:	2300      	movs	r3, #0
				align = VA_STACK_ALIGN(void *);
    c618:	f04f 0b04 	mov.w	fp, #4
    c61c:	e03c      	b.n	c698 <cbvprintf_package+0x180>
			switch (*fmt) {
    c61e:	f1a0 0e2a 	sub.w	lr, r0, #42	; 0x2a
    c622:	2001      	movs	r0, #1
    c624:	fa5f fe8e 	uxtb.w	lr, lr
    c628:	fa00 fe0e 	lsl.w	lr, r0, lr
    c62c:	f64f 70da 	movw	r0, #65498	; 0xffda
    c630:	ea1e 0f00 	tst.w	lr, r0
    c634:	d148      	bne.n	c6c8 <cbvprintf_package+0x1b0>
    c636:	f01e 5062 	ands.w	r0, lr, #947912704	; 0x38800000
    c63a:	d12f      	bne.n	c69c <cbvprintf_package+0x184>
    c63c:	f01e 0301 	ands.w	r3, lr, #1
    c640:	d042      	beq.n	c6c8 <cbvprintf_package+0x1b0>
		buf = (void *) ROUND_UP(buf, align);
    c642:	3c01      	subs	r4, #1
    c644:	445c      	add	r4, fp
    c646:	f1cb 0e00 	rsb	lr, fp, #0
    c64a:	ea04 040e 	and.w	r4, r4, lr
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    c64e:	2d00      	cmp	r5, #0
    c650:	d05e      	beq.n	c710 <cbvprintf_package+0x1f8>
    c652:	ebaa 0e05 	sub.w	lr, sl, r5
    c656:	44a6      	add	lr, r4
    c658:	4576      	cmp	r6, lr
    c65a:	f4ff af74 	bcc.w	c546 <cbvprintf_package+0x2e>
		if (is_str_arg) {
    c65e:	2800      	cmp	r0, #0
    c660:	d168      	bne.n	c734 <cbvprintf_package+0x21c>
		} else if (size == sizeof(int)) {
    c662:	f1ba 0f04 	cmp.w	sl, #4
    c666:	d143      	bne.n	c6f0 <cbvprintf_package+0x1d8>
			int v = va_arg(ap, int);
    c668:	46e1      	mov	r9, ip
    c66a:	f859 0b04 	ldr.w	r0, [r9], #4
				*(int *)buf = v;
    c66e:	6020      	str	r0, [r4, #0]
			buf += sizeof(int);
    c670:	46cc      	mov	ip, r9
    c672:	f04f 0a04 	mov.w	sl, #4
    c676:	3404      	adds	r4, #4
    c678:	e026      	b.n	c6c8 <cbvprintf_package+0x1b0>
				arg_idx--;
    c67a:	3a01      	subs	r2, #1
				parsing = false;
    c67c:	2300      	movs	r3, #0
				continue;
    c67e:	e023      	b.n	c6c8 <cbvprintf_package+0x1b0>
				if (fmt[-1] == 'l') {
    c680:	f811 3c01 	ldrb.w	r3, [r1, #-1]
    c684:	2b6c      	cmp	r3, #108	; 0x6c
    c686:	d130      	bne.n	c6ea <cbvprintf_package+0x1d2>
					if (fmt[-2] == 'l') {
    c688:	2000      	movs	r0, #0
    c68a:	f811 3c02 	ldrb.w	r3, [r1, #-2]
    c68e:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
    c690:	4603      	mov	r3, r0
					if (fmt[-2] == 'l') {
    c692:	d1c1      	bne.n	c618 <cbvprintf_package+0x100>
						align = VA_STACK_ALIGN(long long);
    c694:	f04f 0b08 	mov.w	fp, #8
				size = sizeof(void *);
    c698:	46da      	mov	sl, fp
    c69a:	e7d2      	b.n	c642 <cbvprintf_package+0x12a>
					v.ld = va_arg(ap, long double);
    c69c:	f10c 0907 	add.w	r9, ip, #7
    c6a0:	f029 0c07 	bic.w	ip, r9, #7
				buf = (void *) ROUND_UP(buf, align);
    c6a4:	3407      	adds	r4, #7
    c6a6:	f024 0407 	bic.w	r4, r4, #7
					v.ld = va_arg(ap, long double);
    c6aa:	e8fc ab02 	ldrd	sl, fp, [ip], #8
				if (buf0 != NULL) {
    c6ae:	b135      	cbz	r5, c6be <cbvprintf_package+0x1a6>
					if (BUF_OFFSET + size > len) {
    c6b0:	9805      	ldr	r0, [sp, #20]
    c6b2:	4420      	add	r0, r4
    c6b4:	42b0      	cmp	r0, r6
    c6b6:	f63f af46 	bhi.w	c546 <cbvprintf_package+0x2e>
						*(long double *)buf = v.ld;
    c6ba:	e9c4 ab00 	strd	sl, fp, [r4]
				parsing = false;
    c6be:	2300      	movs	r3, #0
				buf += size;
    c6c0:	3408      	adds	r4, #8
			switch (*fmt) {
    c6c2:	f04f 0b08 	mov.w	fp, #8
    c6c6:	46da      	mov	sl, fp
			if (*++fmt == '\0') {
    c6c8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    c6cc:	2800      	cmp	r0, #0
    c6ce:	f000 80bc 	beq.w	c84a <cbvprintf_package+0x332>
			if (!parsing) {
    c6d2:	2b00      	cmp	r3, #0
    c6d4:	f47f af6b 	bne.w	c5ae <cbvprintf_package+0x96>
				if (*fmt == '%') {
    c6d8:	2825      	cmp	r0, #37	; 0x25
    c6da:	d1f5      	bne.n	c6c8 <cbvprintf_package+0x1b0>
					parsing = true;
    c6dc:	2301      	movs	r3, #1
					arg_idx++;
    c6de:	3201      	adds	r2, #1
				align = VA_STACK_ALIGN(size_t);
    c6e0:	f04f 0b04 	mov.w	fp, #4
    c6e4:	e7ef      	b.n	c6c6 <cbvprintf_package+0x1ae>
			switch (*fmt) {
    c6e6:	4618      	mov	r0, r3
    c6e8:	e795      	b.n	c616 <cbvprintf_package+0xfe>
    c6ea:	2000      	movs	r0, #0
				parsing = false;
    c6ec:	4603      	mov	r3, r0
    c6ee:	e7a8      	b.n	c642 <cbvprintf_package+0x12a>
		} else if (size == sizeof(long long)) {
    c6f0:	f1ba 0f08 	cmp.w	sl, #8
    c6f4:	f040 809b 	bne.w	c82e <cbvprintf_package+0x316>
			long long v = va_arg(ap, long long);
    c6f8:	f10c 0907 	add.w	r9, ip, #7
    c6fc:	f029 0c07 	bic.w	ip, r9, #7
    c700:	e8fc 9a02 	ldrd	r9, sl, [ip], #8
					*(long long *)buf = v;
    c704:	e9c4 9a00 	strd	r9, sl, [r4]
			buf += sizeof(long long);
    c708:	f04f 0a08 	mov.w	sl, #8
    c70c:	3408      	adds	r4, #8
    c70e:	e7db      	b.n	c6c8 <cbvprintf_package+0x1b0>
		if (is_str_arg) {
    c710:	b980      	cbnz	r0, c734 <cbvprintf_package+0x21c>
		} else if (size == sizeof(int)) {
    c712:	f1ba 0f04 	cmp.w	sl, #4
    c716:	d102      	bne.n	c71e <cbvprintf_package+0x206>
			int v = va_arg(ap, int);
    c718:	f10c 0904 	add.w	r9, ip, #4
			if (buf0 != NULL) {
    c71c:	e7a8      	b.n	c670 <cbvprintf_package+0x158>
		} else if (size == sizeof(long long)) {
    c71e:	f1ba 0f08 	cmp.w	sl, #8
    c722:	f040 8084 	bne.w	c82e <cbvprintf_package+0x316>
			long long v = va_arg(ap, long long);
    c726:	f10c 0907 	add.w	r9, ip, #7
    c72a:	f029 0907 	bic.w	r9, r9, #7
    c72e:	f109 0c08 	add.w	ip, r9, #8
			if (buf0 != NULL) {
    c732:	e7e9      	b.n	c708 <cbvprintf_package+0x1f0>
			s = va_arg(ap, char *);
    c734:	46e1      	mov	r9, ip
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c736:	9804      	ldr	r0, [sp, #16]
    c738:	3801      	subs	r0, #1
    c73a:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
    c73c:	f859 0b04 	ldr.w	r0, [r9], #4
    c740:	9000      	str	r0, [sp, #0]
    c742:	e717      	b.n	c574 <cbvprintf_package+0x5c>
			if (is_ro && !do_ro) {
    c744:	9802      	ldr	r0, [sp, #8]
    c746:	0780      	lsls	r0, r0, #30
    c748:	d548      	bpl.n	c7dc <cbvprintf_package+0x2c4>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c74a:	f04f 0c01 	mov.w	ip, #1
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c74e:	eba4 0e05 	sub.w	lr, r4, r5
    c752:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c756:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    c75a:	d31d      	bcc.n	c798 <cbvprintf_package+0x280>
					__ASSERT(false, "String with too many arguments");
    c75c:	4927      	ldr	r1, [pc, #156]	; (c7fc <cbvprintf_package+0x2e4>)
    c75e:	f240 237b 	movw	r3, #635	; 0x27b
    c762:	4a27      	ldr	r2, [pc, #156]	; (c800 <cbvprintf_package+0x2e8>)
    c764:	4827      	ldr	r0, [pc, #156]	; (c804 <cbvprintf_package+0x2ec>)
    c766:	f018 f950 	bl	24a0a <assert_print>
    c76a:	4827      	ldr	r0, [pc, #156]	; (c808 <cbvprintf_package+0x2f0>)
    c76c:	f018 f94d 	bl	24a0a <assert_print>
    c770:	f240 217b 	movw	r1, #635	; 0x27b
					__ASSERT(false, "str_ptr_pos[] too small");
    c774:	4822      	ldr	r0, [pc, #136]	; (c800 <cbvprintf_package+0x2e8>)
    c776:	f018 f941 	bl	249fc <assert_post_action>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    c77a:	2f0f      	cmp	r7, #15
    c77c:	d80e      	bhi.n	c79c <cbvprintf_package+0x284>
				if (buf0 != NULL) {
    c77e:	2d00      	cmp	r5, #0
    c780:	d046      	beq.n	c810 <cbvprintf_package+0x2f8>
					str_ptr_pos[s_idx] = s_ptr_idx;
    c782:	f107 0c40 	add.w	ip, r7, #64	; 0x40
    c786:	44ec      	add	ip, sp
    c788:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    c78c:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
    c790:	9803      	ldr	r0, [sp, #12]
    c792:	3001      	adds	r0, #1
    c794:	9003      	str	r0, [sp, #12]
    c796:	e020      	b.n	c7da <cbvprintf_package+0x2c2>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    c798:	2f0f      	cmp	r7, #15
    c79a:	d90c      	bls.n	c7b6 <cbvprintf_package+0x29e>
					__ASSERT(false, "str_ptr_pos[] too small");
    c79c:	4917      	ldr	r1, [pc, #92]	; (c7fc <cbvprintf_package+0x2e4>)
    c79e:	f44f 7320 	mov.w	r3, #640	; 0x280
    c7a2:	4a17      	ldr	r2, [pc, #92]	; (c800 <cbvprintf_package+0x2e8>)
    c7a4:	4817      	ldr	r0, [pc, #92]	; (c804 <cbvprintf_package+0x2ec>)
    c7a6:	f018 f930 	bl	24a0a <assert_print>
    c7aa:	4818      	ldr	r0, [pc, #96]	; (c80c <cbvprintf_package+0x2f4>)
    c7ac:	f018 f92d 	bl	24a0a <assert_print>
    c7b0:	f44f 7120 	mov.w	r1, #640	; 0x280
    c7b4:	e7de      	b.n	c774 <cbvprintf_package+0x25c>
				if (buf0 != NULL) {
    c7b6:	b1bd      	cbz	r5, c7e8 <cbvprintf_package+0x2d0>
					str_ptr_pos[s_idx] = s_ptr_idx;
    c7b8:	f107 0e40 	add.w	lr, r7, #64	; 0x40
    c7bc:	44ee      	add	lr, sp
    c7be:	b2c0      	uxtb	r0, r0
    c7c0:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    c7c4:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
    c7c8:	f1bc 0f00 	cmp.w	ip, #0
    c7cc:	d0e0      	beq.n	c790 <cbvprintf_package+0x278>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    c7ce:	f060 007f 	orn	r0, r0, #127	; 0x7f
    c7d2:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
    c7d6:	f108 0801 	add.w	r8, r8, #1
				s_idx++;
    c7da:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
    c7dc:	f1c5 0008 	rsb	r0, r5, #8
    c7e0:	46cc      	mov	ip, r9
			buf += sizeof(char *);
    c7e2:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
    c7e4:	9005      	str	r0, [sp, #20]
    c7e6:	e76f      	b.n	c6c8 <cbvprintf_package+0x1b0>
				} else if (is_ro) {
    c7e8:	f1bc 0f00 	cmp.w	ip, #0
    c7ec:	d010      	beq.n	c810 <cbvprintf_package+0x2f8>
					len += 1;
    c7ee:	3601      	adds	r6, #1
    c7f0:	e7f3      	b.n	c7da <cbvprintf_package+0x2c2>
    c7f2:	bf00      	nop
    c7f4:	00029d44 	.word	0x00029d44
    c7f8:	00030e08 	.word	0x00030e08
    c7fc:	00030b07 	.word	0x00030b07
    c800:	0002bd9c 	.word	0x0002bd9c
    c804:	0002b3a9 	.word	0x0002b3a9
    c808:	0002bdca 	.word	0x0002bdca
    c80c:	0002bdeb 	.word	0x0002bdeb
				} else if (rws_pos_en) {
    c810:	9801      	ldr	r0, [sp, #4]
					len += 2;
    c812:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
    c814:	2800      	cmp	r0, #0
    c816:	d1e0      	bne.n	c7da <cbvprintf_package+0x2c2>
					len += strlen(s) + 1 + 1;
    c818:	9800      	ldr	r0, [sp, #0]
    c81a:	e9cd 3106 	strd	r3, r1, [sp, #24]
    c81e:	9205      	str	r2, [sp, #20]
    c820:	f7fc fd9e 	bl	9360 <strlen>
    c824:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
    c828:	9a05      	ldr	r2, [sp, #20]
    c82a:	4406      	add	r6, r0
    c82c:	e7d5      	b.n	c7da <cbvprintf_package+0x2c2>
			__ASSERT(false, "unexpected size %u", size);
    c82e:	f240 23c5 	movw	r3, #709	; 0x2c5
    c832:	4a43      	ldr	r2, [pc, #268]	; (c940 <cbvprintf_package+0x428>)
    c834:	4943      	ldr	r1, [pc, #268]	; (c944 <cbvprintf_package+0x42c>)
    c836:	4844      	ldr	r0, [pc, #272]	; (c948 <cbvprintf_package+0x430>)
    c838:	f018 f8e7 	bl	24a0a <assert_print>
    c83c:	4651      	mov	r1, sl
    c83e:	4843      	ldr	r0, [pc, #268]	; (c94c <cbvprintf_package+0x434>)
    c840:	f018 f8e3 	bl	24a0a <assert_print>
    c844:	f240 21c5 	movw	r1, #709	; 0x2c5
    c848:	e794      	b.n	c774 <cbvprintf_package+0x25c>
	if (BUF_OFFSET / sizeof(int) > 255) {
    c84a:	1b63      	subs	r3, r4, r5
    c84c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    c850:	d30c      	bcc.n	c86c <cbvprintf_package+0x354>
		__ASSERT(false, "too many format args");
    c852:	493c      	ldr	r1, [pc, #240]	; (c944 <cbvprintf_package+0x42c>)
    c854:	f240 23d1 	movw	r3, #721	; 0x2d1
    c858:	4a39      	ldr	r2, [pc, #228]	; (c940 <cbvprintf_package+0x428>)
    c85a:	483b      	ldr	r0, [pc, #236]	; (c948 <cbvprintf_package+0x430>)
    c85c:	f018 f8d5 	bl	24a0a <assert_print>
    c860:	483b      	ldr	r0, [pc, #236]	; (c950 <cbvprintf_package+0x438>)
    c862:	f018 f8d2 	bl	24a0a <assert_print>
    c866:	f240 21d1 	movw	r1, #721	; 0x2d1
    c86a:	e783      	b.n	c774 <cbvprintf_package+0x25c>
	if (buf0 == NULL) {
    c86c:	b91d      	cbnz	r5, c876 <cbvprintf_package+0x35e>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    c86e:	f1a6 0408 	sub.w	r4, r6, #8
    c872:	18e0      	adds	r0, r4, r3
    c874:	e669      	b.n	c54a <cbvprintf_package+0x32>
	if (rws_pos_en) {
    c876:	9a01      	ldr	r2, [sp, #4]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    c878:	089b      	lsrs	r3, r3, #2
	*(char **)buf0 = NULL;
    c87a:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    c87c:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    c87e:	f89d 300c 	ldrb.w	r3, [sp, #12]
	if (rws_pos_en) {
    c882:	b1c2      	cbz	r2, c8b6 <cbvprintf_package+0x39e>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    c884:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
    c886:	f885 8002 	strb.w	r8, [r5, #2]
	if (s_ro_cnt) {
    c88a:	f1b8 0f00 	cmp.w	r8, #0
    c88e:	d005      	beq.n	c89c <cbvprintf_package+0x384>
		for (i = 0; i < s_idx; i++) {
    c890:	2200      	movs	r2, #0
    c892:	a808      	add	r0, sp, #32
			if (BUF_OFFSET + 1 > len) {
    c894:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
    c898:	4297      	cmp	r7, r2
    c89a:	d10e      	bne.n	c8ba <cbvprintf_package+0x3a2>
			*buf++ = str_ptr_arg[i];
    c89c:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
    c8a0:	f1c5 0301 	rsb	r3, r5, #1
    c8a4:	f10d 0920 	add.w	r9, sp, #32
    c8a8:	9302      	str	r3, [sp, #8]
			*buf++ = str_ptr_arg[i];
    c8aa:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
    c8ae:	4557      	cmp	r7, sl
    c8b0:	d112      	bne.n	c8d8 <cbvprintf_package+0x3c0>
	return BUF_OFFSET;
    c8b2:	1b60      	subs	r0, r4, r5
    c8b4:	e649      	b.n	c54a <cbvprintf_package+0x32>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
    c8b6:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
    c8b8:	e7e5      	b.n	c886 <cbvprintf_package+0x36e>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    c8ba:	f810 3b01 	ldrb.w	r3, [r0], #1
    c8be:	0619      	lsls	r1, r3, #24
    c8c0:	d508      	bpl.n	c8d4 <cbvprintf_package+0x3bc>
			if (BUF_OFFSET + 1 > len) {
    c8c2:	eb04 0e0c 	add.w	lr, r4, ip
    c8c6:	4576      	cmp	r6, lr
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    c8c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    c8cc:	f4ff ae3b 	bcc.w	c546 <cbvprintf_package+0x2e>
			*buf++ = pos;
    c8d0:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
    c8d4:	3201      	adds	r2, #1
    c8d6:	e7df      	b.n	c898 <cbvprintf_package+0x380>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    c8d8:	f1b8 0f00 	cmp.w	r8, #0
    c8dc:	d003      	beq.n	c8e6 <cbvprintf_package+0x3ce>
    c8de:	f999 2000 	ldrsb.w	r2, [r9]
    c8e2:	2a00      	cmp	r2, #0
    c8e4:	db17      	blt.n	c916 <cbvprintf_package+0x3fe>
		if (rws_pos_en) {
    c8e6:	9b01      	ldr	r3, [sp, #4]
    c8e8:	b1d3      	cbz	r3, c920 <cbvprintf_package+0x408>
			*buf++ = str_ptr_arg[i];
    c8ea:	f81a 200b 	ldrb.w	r2, [sl, fp]
    c8ee:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
    c8f2:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
    c8f4:	9b02      	ldr	r3, [sp, #8]
    c8f6:	1898      	adds	r0, r3, r2
    c8f8:	4420      	add	r0, r4
    c8fa:	4286      	cmp	r6, r0
    c8fc:	f4ff ae23 	bcc.w	c546 <cbvprintf_package+0x2e>
		*buf++ = str_ptr_pos[i];
    c900:	f899 0000 	ldrb.w	r0, [r9]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    c904:	9900      	ldr	r1, [sp, #0]
    c906:	f804 0b01 	strb.w	r0, [r4], #1
    c90a:	4620      	mov	r0, r4
    c90c:	9203      	str	r2, [sp, #12]
    c90e:	f01c fde2 	bl	294d6 <memcpy>
		buf += size;
    c912:	9a03      	ldr	r2, [sp, #12]
    c914:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    c916:	f10a 0a01 	add.w	sl, sl, #1
    c91a:	f109 0901 	add.w	r9, r9, #1
    c91e:	e7c6      	b.n	c8ae <cbvprintf_package+0x396>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    c920:	f899 2000 	ldrb.w	r2, [r9]
    c924:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
    c928:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    c92a:	9b01      	ldr	r3, [sp, #4]
			size = strlen(s) + 1;
    c92c:	9800      	ldr	r0, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    c92e:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    c932:	f7fc fd15 	bl	9360 <strlen>
    c936:	1c42      	adds	r2, r0, #1
    c938:	e7dc      	b.n	c8f4 <cbvprintf_package+0x3dc>
		return -EFAULT;
    c93a:	f06f 000d 	mvn.w	r0, #13
    c93e:	e604      	b.n	c54a <cbvprintf_package+0x32>
    c940:	0002bd9c 	.word	0x0002bd9c
    c944:	00030b07 	.word	0x00030b07
    c948:	0002b3a9 	.word	0x0002b3a9
    c94c:	0002be05 	.word	0x0002be05
    c950:	0002be1a 	.word	0x0002be1a

0000c954 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
    c954:	4b01      	ldr	r3, [pc, #4]	; (c95c <char_out+0x8>)
    c956:	681b      	ldr	r3, [r3, #0]
    c958:	4718      	bx	r3
    c95a:	bf00      	nop
    c95c:	200083f8 	.word	0x200083f8

0000c960 <__printk_hook_install>:
	_char_out = fn;
    c960:	4b01      	ldr	r3, [pc, #4]	; (c968 <__printk_hook_install+0x8>)
    c962:	6018      	str	r0, [r3, #0]
}
    c964:	4770      	bx	lr
    c966:	bf00      	nop
    c968:	200083f8 	.word	0x200083f8

0000c96c <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
    c96c:	b507      	push	{r0, r1, r2, lr}
    c96e:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    c970:	2100      	movs	r1, #0
    c972:	4602      	mov	r2, r0
    c974:	9100      	str	r1, [sp, #0]
    c976:	4803      	ldr	r0, [pc, #12]	; (c984 <vprintk+0x18>)
    c978:	f000 fcb0 	bl	d2dc <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    c97c:	b003      	add	sp, #12
    c97e:	f85d fb04 	ldr.w	pc, [sp], #4
    c982:	bf00      	nop
    c984:	0000c955 	.word	0x0000c955

0000c988 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    c988:	b530      	push	{r4, r5, lr}
	struct str_context ctx = { str, size, 0 };
    c98a:	2500      	movs	r5, #0
{
    c98c:	b087      	sub	sp, #28
	struct str_context ctx = { str, size, 0 };
    c98e:	e9cd 0103 	strd	r0, r1, [sp, #12]
{
    c992:	4604      	mov	r4, r0
    c994:	9500      	str	r5, [sp, #0]
    c996:	a903      	add	r1, sp, #12
    c998:	4805      	ldr	r0, [pc, #20]	; (c9b0 <vsnprintk+0x28>)
	struct str_context ctx = { str, size, 0 };
    c99a:	9505      	str	r5, [sp, #20]
    c99c:	f000 fc9e 	bl	d2dc <z_cbvprintf_impl>

	cbvprintf(str_out, &ctx, fmt, ap);

	if (ctx.count < ctx.max) {
    c9a0:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
    c9a4:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
    c9a6:	bfb8      	it	lt
    c9a8:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
    c9aa:	b007      	add	sp, #28
    c9ac:	bd30      	pop	{r4, r5, pc}
    c9ae:	bf00      	nop
    c9b0:	00024661 	.word	0x00024661

0000c9b4 <sys_heap_free>:
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
}

void sys_heap_free(struct sys_heap *heap, void *mem)
{
    c9b4:	b570      	push	{r4, r5, r6, lr}
	if (mem == NULL) {
    c9b6:	460c      	mov	r4, r1
    c9b8:	2900      	cmp	r1, #0
    c9ba:	d034      	beq.n	ca26 <sys_heap_free+0x72>
		return; /* ISO C free() semantics */
	}
	struct z_heap *h = heap->heap;
    c9bc:	6802      	ldr	r2, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    c9be:	1f0b      	subs	r3, r1, #4
    c9c0:	1a9b      	subs	r3, r3, r2
    c9c2:	08d9      	lsrs	r1, r3, #3

static inline chunkid_t chunk_field(struct z_heap *h, chunkid_t c,
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    c9c4:	f023 0307 	bic.w	r3, r3, #7

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    c9c8:	4413      	add	r3, r2
	}
}

static inline bool chunk_used(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    c9ca:	885d      	ldrh	r5, [r3, #2]

	/*
	 * This should catch many double-free cases.
	 * This is cheap enough so let's do it all the time.
	 */
	__ASSERT(chunk_used(h, c),
    c9cc:	07e8      	lsls	r0, r5, #31
    c9ce:	d40d      	bmi.n	c9ec <sys_heap_free+0x38>
    c9d0:	23af      	movs	r3, #175	; 0xaf
    c9d2:	4a15      	ldr	r2, [pc, #84]	; (ca28 <sys_heap_free+0x74>)
    c9d4:	4915      	ldr	r1, [pc, #84]	; (ca2c <sys_heap_free+0x78>)
    c9d6:	4816      	ldr	r0, [pc, #88]	; (ca30 <sys_heap_free+0x7c>)
    c9d8:	f018 f817 	bl	24a0a <assert_print>
    c9dc:	4621      	mov	r1, r4
    c9de:	4815      	ldr	r0, [pc, #84]	; (ca34 <sys_heap_free+0x80>)
    c9e0:	f018 f813 	bl	24a0a <assert_print>
    c9e4:	21af      	movs	r1, #175	; 0xaf
	/*
	 * It is easy to catch many common memory overflow cases with
	 * a quick check on this and next chunk header fields that are
	 * immediately before and after the freed memory.
	 */
	__ASSERT(left_chunk(h, right_chunk(h, c)) == c,
    c9e6:	4810      	ldr	r0, [pc, #64]	; (ca28 <sys_heap_free+0x74>)
    c9e8:	f018 f808 	bl	249fc <assert_post_action>
	return c - chunk_field(h, c, LEFT_SIZE);
}

static inline chunkid_t right_chunk(struct z_heap *h, chunkid_t c)
{
	return c + chunk_size(h, c);
    c9ec:	4610      	mov	r0, r2
    c9ee:	f017 fe6e 	bl	246ce <chunk_size>
    c9f2:	4408      	add	r0, r1
		return ((uint16_t *)cmem)[f];
    c9f4:	f832 6030 	ldrh.w	r6, [r2, r0, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    c9f8:	1b80      	subs	r0, r0, r6
    c9fa:	4281      	cmp	r1, r0
    c9fc:	d00b      	beq.n	ca16 <sys_heap_free+0x62>
    c9fe:	23b7      	movs	r3, #183	; 0xb7
    ca00:	4a09      	ldr	r2, [pc, #36]	; (ca28 <sys_heap_free+0x74>)
    ca02:	490d      	ldr	r1, [pc, #52]	; (ca38 <sys_heap_free+0x84>)
    ca04:	480a      	ldr	r0, [pc, #40]	; (ca30 <sys_heap_free+0x7c>)
    ca06:	f018 f800 	bl	24a0a <assert_print>
    ca0a:	4621      	mov	r1, r4
    ca0c:	480b      	ldr	r0, [pc, #44]	; (ca3c <sys_heap_free+0x88>)
    ca0e:	f017 fffc 	bl	24a0a <assert_print>
    ca12:	21b7      	movs	r1, #183	; 0xb7
    ca14:	e7e7      	b.n	c9e6 <sys_heap_free+0x32>
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    ca16:	f025 0501 	bic.w	r5, r5, #1
    ca1a:	805d      	strh	r5, [r3, #2]
#ifdef CONFIG_SYS_HEAP_LISTENER
	heap_listener_notify_free(HEAP_ID_FROM_POINTER(heap), mem,
				  chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	free_chunk(h, c);
    ca1c:	4610      	mov	r0, r2
}
    ca1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	free_chunk(h, c);
    ca22:	f017 bf11 	b.w	24848 <free_chunk>
}
    ca26:	bd70      	pop	{r4, r5, r6, pc}
    ca28:	0002be42 	.word	0x0002be42
    ca2c:	0002be63 	.word	0x0002be63
    ca30:	0002b3a9 	.word	0x0002b3a9
    ca34:	0002be74 	.word	0x0002be74
    ca38:	0002beac 	.word	0x0002beac
    ca3c:	0002bed2 	.word	0x0002bed2

0000ca40 <sys_heap_aligned_alloc>:
	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    ca40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ca44:	1e4b      	subs	r3, r1, #1
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    ca46:	400b      	ands	r3, r1
{
    ca48:	460f      	mov	r7, r1
    ca4a:	4614      	mov	r4, r2
	struct z_heap *h = heap->heap;
    ca4c:	6806      	ldr	r6, [r0, #0]
	if (align != rew) {
    ca4e:	d010      	beq.n	ca72 <sys_heap_aligned_alloc+0x32>
	rew = align & -align;
    ca50:	f1c1 0900 	rsb	r9, r1, #0
    ca54:	ea09 0901 	and.w	r9, r9, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    ca58:	464a      	mov	r2, r9
			return sys_heap_alloc(heap, bytes);
		}
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    ca5a:	1e59      	subs	r1, r3, #1
		gap = MIN(rew, chunk_header_bytes(h));
    ca5c:	2a04      	cmp	r2, #4
    ca5e:	bf28      	it	cs
    ca60:	2204      	movcs	r2, #4
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    ca62:	4219      	tst	r1, r3
    ca64:	d10c      	bne.n	ca80 <sys_heap_aligned_alloc+0x40>
    ca66:	461f      	mov	r7, r3

	if (bytes == 0 || size_too_big(h, bytes)) {
    ca68:	b9e4      	cbnz	r4, caa4 <sys_heap_aligned_alloc+0x64>
		return NULL;
    ca6a:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    ca6c:	4628      	mov	r0, r5
    ca6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    ca72:	2904      	cmp	r1, #4
    ca74:	d813      	bhi.n	ca9e <sys_heap_aligned_alloc+0x5e>
}
    ca76:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    ca7a:	4611      	mov	r1, r2
    ca7c:	f017 bf15 	b.w	248aa <sys_heap_alloc>
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    ca80:	492c      	ldr	r1, [pc, #176]	; (cb34 <sys_heap_aligned_alloc+0xf4>)
    ca82:	f44f 73a2 	mov.w	r3, #324	; 0x144
    ca86:	4a2c      	ldr	r2, [pc, #176]	; (cb38 <sys_heap_aligned_alloc+0xf8>)
    ca88:	482c      	ldr	r0, [pc, #176]	; (cb3c <sys_heap_aligned_alloc+0xfc>)
    ca8a:	f017 ffbe 	bl	24a0a <assert_print>
    ca8e:	482c      	ldr	r0, [pc, #176]	; (cb40 <sys_heap_aligned_alloc+0x100>)
    ca90:	f017 ffbb 	bl	24a0a <assert_print>
    ca94:	f44f 71a2 	mov.w	r1, #324	; 0x144
    ca98:	4827      	ldr	r0, [pc, #156]	; (cb38 <sys_heap_aligned_alloc+0xf8>)
    ca9a:	f017 ffaf 	bl	249fc <assert_post_action>
		rew = 0;
    ca9e:	4699      	mov	r9, r3
		gap = chunk_header_bytes(h);
    caa0:	2204      	movs	r2, #4
    caa2:	e7e1      	b.n	ca68 <sys_heap_aligned_alloc+0x28>
	if (bytes == 0 || size_too_big(h, bytes)) {
    caa4:	68b3      	ldr	r3, [r6, #8]
    caa6:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    caaa:	d9de      	bls.n	ca6a <sys_heap_aligned_alloc+0x2a>
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    caac:	f104 010b 	add.w	r1, r4, #11
    cab0:	4439      	add	r1, r7
    cab2:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    cab4:	4630      	mov	r0, r6
    cab6:	08c9      	lsrs	r1, r1, #3
    cab8:	f017 fe5f 	bl	2477a <alloc_chunk>
	if (c0 == 0) {
    cabc:	4680      	mov	r8, r0
    cabe:	2800      	cmp	r0, #0
    cac0:	d0d3      	beq.n	ca6a <sys_heap_aligned_alloc+0x2a>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    cac2:	f109 0504 	add.w	r5, r9, #4
    cac6:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    caca:	1e7b      	subs	r3, r7, #1
    cacc:	4435      	add	r5, r6
    cace:	441d      	add	r5, r3
    cad0:	427f      	negs	r7, r7
    cad2:	403d      	ands	r5, r7
    cad4:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cad8:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cada:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cadc:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cade:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cae0:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    cae4:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    cae6:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    caea:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    caee:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    caf2:	d208      	bcs.n	cb06 <sys_heap_aligned_alloc+0xc6>
		split_chunks(h, c0, c);
    caf4:	4601      	mov	r1, r0
    caf6:	463a      	mov	r2, r7
    caf8:	4630      	mov	r0, r6
    cafa:	f017 fe8b 	bl	24814 <split_chunks>
		free_list_add(h, c0);
    cafe:	4641      	mov	r1, r8
    cb00:	4630      	mov	r0, r6
    cb02:	f017 fde9 	bl	246d8 <free_list_add>
	return c + chunk_size(h, c);
    cb06:	4639      	mov	r1, r7
    cb08:	4630      	mov	r0, r6
    cb0a:	f017 fde0 	bl	246ce <chunk_size>
    cb0e:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    cb10:	4284      	cmp	r4, r0
    cb12:	d207      	bcs.n	cb24 <sys_heap_aligned_alloc+0xe4>
		split_chunks(h, c, c_end);
    cb14:	4630      	mov	r0, r6
    cb16:	4622      	mov	r2, r4
    cb18:	f017 fe7c 	bl	24814 <split_chunks>
		free_list_add(h, c_end);
    cb1c:	4621      	mov	r1, r4
    cb1e:	4630      	mov	r0, r6
    cb20:	f017 fdda 	bl	246d8 <free_list_add>
	void *cmem = &buf[c];
    cb24:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cb28:	8873      	ldrh	r3, [r6, #2]
    cb2a:	f043 0301 	orr.w	r3, r3, #1
    cb2e:	8073      	strh	r3, [r6, #2]
    cb30:	e79c      	b.n	ca6c <sys_heap_aligned_alloc+0x2c>
    cb32:	bf00      	nop
    cb34:	0002bf0e 	.word	0x0002bf0e
    cb38:	0002be42 	.word	0x0002be42
    cb3c:	0002b3a9 	.word	0x0002b3a9
    cb40:	0002bf29 	.word	0x0002bf29

0000cb44 <sys_heap_init>:
{
	IF_ENABLED(CONFIG_MSAN, (__sanitizer_dtor_callback(mem, bytes)));

	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    cb44:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    cb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb4a:	4604      	mov	r4, r0
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    cb4c:	d30e      	bcc.n	cb6c <sys_heap_init+0x28>
    cb4e:	493a      	ldr	r1, [pc, #232]	; (cc38 <sys_heap_init+0xf4>)
    cb50:	f240 13eb 	movw	r3, #491	; 0x1eb
    cb54:	4a39      	ldr	r2, [pc, #228]	; (cc3c <sys_heap_init+0xf8>)
    cb56:	483a      	ldr	r0, [pc, #232]	; (cc40 <sys_heap_init+0xfc>)
    cb58:	f017 ff57 	bl	24a0a <assert_print>
    cb5c:	4839      	ldr	r0, [pc, #228]	; (cc44 <sys_heap_init+0x100>)
    cb5e:	f017 ff54 	bl	24a0a <assert_print>
    cb62:	f240 11eb 	movw	r1, #491	; 0x1eb
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    cb66:	4835      	ldr	r0, [pc, #212]	; (cc3c <sys_heap_init+0xf8>)
    cb68:	f017 ff48 	bl	249fc <assert_post_action>
    cb6c:	2a04      	cmp	r2, #4
    cb6e:	d80c      	bhi.n	cb8a <sys_heap_init+0x46>
    cb70:	4935      	ldr	r1, [pc, #212]	; (cc48 <sys_heap_init+0x104>)
    cb72:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
    cb76:	4a31      	ldr	r2, [pc, #196]	; (cc3c <sys_heap_init+0xf8>)
    cb78:	4831      	ldr	r0, [pc, #196]	; (cc40 <sys_heap_init+0xfc>)
    cb7a:	f017 ff46 	bl	24a0a <assert_print>
    cb7e:	4833      	ldr	r0, [pc, #204]	; (cc4c <sys_heap_init+0x108>)
    cb80:	f017 ff43 	bl	24a0a <assert_print>
    cb84:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
    cb88:	e7ed      	b.n	cb66 <sys_heap_init+0x22>
	bytes -= heap_footer_bytes(bytes);
    cb8a:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    cb8c:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    cb8e:	440a      	add	r2, r1
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    cb90:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    cb94:	f022 0207 	bic.w	r2, r2, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    cb98:	1a12      	subs	r2, r2, r0

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    cb9a:	2a17      	cmp	r2, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    cb9c:	ea4f 03d2 	mov.w	r3, r2, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    cba0:	d80c      	bhi.n	cbbc <sys_heap_init+0x78>
    cba2:	492b      	ldr	r1, [pc, #172]	; (cc50 <sys_heap_init+0x10c>)
    cba4:	f240 13fb 	movw	r3, #507	; 0x1fb
    cba8:	4a24      	ldr	r2, [pc, #144]	; (cc3c <sys_heap_init+0xf8>)
    cbaa:	4825      	ldr	r0, [pc, #148]	; (cc40 <sys_heap_init+0xfc>)
    cbac:	f017 ff2d 	bl	24a0a <assert_print>
    cbb0:	4826      	ldr	r0, [pc, #152]	; (cc4c <sys_heap_init+0x108>)
    cbb2:	f017 ff2a 	bl	24a0a <assert_print>
    cbb6:	f240 11fb 	movw	r1, #507	; 0x1fb
    cbba:	e7d4      	b.n	cb66 <sys_heap_init+0x22>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    cbbc:	fab3 f183 	clz	r1, r3

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    cbc0:	6020      	str	r0, [r4, #0]
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    cbc2:	2400      	movs	r4, #0
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    cbc4:	f1c1 0620 	rsb	r6, r1, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    cbc8:	f1c1 0124 	rsb	r1, r1, #36	; 0x24
    cbcc:	0089      	lsls	r1, r1, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    cbce:	3107      	adds	r1, #7
    cbd0:	08c9      	lsrs	r1, r1, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    cbd2:	1c4d      	adds	r5, r1, #1
    cbd4:	429d      	cmp	r5, r3
	h->end_chunk = heap_sz;
    cbd6:	6083      	str	r3, [r0, #8]
	h->avail_buckets = 0;
    cbd8:	60c4      	str	r4, [r0, #12]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    cbda:	d90c      	bls.n	cbf6 <sys_heap_init+0xb2>
    cbdc:	491d      	ldr	r1, [pc, #116]	; (cc54 <sys_heap_init+0x110>)
    cbde:	f44f 7303 	mov.w	r3, #524	; 0x20c
    cbe2:	4a16      	ldr	r2, [pc, #88]	; (cc3c <sys_heap_init+0xf8>)
    cbe4:	4816      	ldr	r0, [pc, #88]	; (cc40 <sys_heap_init+0xfc>)
    cbe6:	f017 ff10 	bl	24a0a <assert_print>
    cbea:	4818      	ldr	r0, [pc, #96]	; (cc4c <sys_heap_init+0x108>)
    cbec:	f017 ff0d 	bl	24a0a <assert_print>
    cbf0:	f44f 7103 	mov.w	r1, #524	; 0x20c
    cbf4:	e7b7      	b.n	cb66 <sys_heap_init+0x22>
    cbf6:	f100 050c 	add.w	r5, r0, #12
    cbfa:	eb05 0686 	add.w	r6, r5, r6, lsl #2

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    cbfe:	f845 4f04 	str.w	r4, [r5, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    cc02:	42b5      	cmp	r5, r6
    cc04:	d1fb      	bne.n	cbfe <sys_heap_init+0xba>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cc06:	004d      	lsls	r5, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cc08:	f045 0501 	orr.w	r5, r5, #1
    cc0c:	8045      	strh	r5, [r0, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    cc0e:	1a5d      	subs	r5, r3, r1
		((uint16_t *)cmem)[f] = val;
    cc10:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cc14:	006f      	lsls	r7, r5, #1
		((uint16_t *)cmem)[f] = val;
    cc16:	8004      	strh	r4, [r0, #0]
    cc18:	8077      	strh	r7, [r6, #2]
    cc1a:	1886      	adds	r6, r0, r2
    cc1c:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    cc20:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    cc24:	8074      	strh	r4, [r6, #2]
    cc26:	5285      	strh	r5, [r0, r2]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cc28:	885a      	ldrh	r2, [r3, #2]
    cc2a:	f042 0201 	orr.w	r2, r2, #1
    cc2e:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    cc30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
    cc34:	f017 bd50 	b.w	246d8 <free_list_add>
    cc38:	0002bf46 	.word	0x0002bf46
    cc3c:	0002be42 	.word	0x0002be42
    cc40:	0002b3a9 	.word	0x0002b3a9
    cc44:	0002bf5c 	.word	0x0002bf5c
    cc48:	0002bf73 	.word	0x0002bf73
    cc4c:	0002bf94 	.word	0x0002bf94
    cc50:	0002bfad 	.word	0x0002bfad
    cc54:	0002bfd6 	.word	0x0002bfd6

0000cc58 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    cc58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cc5c:	4604      	mov	r4, r0
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cc5e:	8ba3      	ldrh	r3, [r4, #28]
{
    cc60:	4608      	mov	r0, r1
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    cc62:	0719      	lsls	r1, r3, #28
{
    cc64:	4615      	mov	r5, r2
	if (processing) {
    cc66:	d412      	bmi.n	cc8e <process_event+0x36>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    cc68:	2802      	cmp	r0, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cc6a:	f003 0107 	and.w	r1, r3, #7
		if (evt == EVT_RECHECK) {
    cc6e:	d164      	bne.n	cd3a <process_event+0xe2>
			evt = process_recheck(mgr);
    cc70:	4620      	mov	r0, r4
    cc72:	f017 fe43 	bl	248fc <process_recheck>
		}

		if (evt == EVT_NOP) {
    cc76:	b188      	cbz	r0, cc9c <process_event+0x44>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    cc78:	3801      	subs	r0, #1
    cc7a:	2804      	cmp	r0, #4
    cc7c:	f200 8134 	bhi.w	cee8 <process_event+0x290>
    cc80:	e8df f010 	tbh	[pc, r0, lsl #1]
    cc84:	0132005b 	.word	0x0132005b
    cc88:	00d10081 	.word	0x00d10081
    cc8c:	0101      	.short	0x0101
		if (evt == EVT_COMPLETE) {
    cc8e:	2801      	cmp	r0, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    cc90:	bf0c      	ite	eq
    cc92:	f043 0110 	orreq.w	r1, r3, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    cc96:	f043 0120 	orrne.w	r1, r3, #32
    cc9a:	83a1      	strh	r1, [r4, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    cc9c:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cc9e:	4620      	mov	r0, r4
    cca0:	f012 fca4 	bl	1f5ec <z_spin_unlock_valid>
    cca4:	2800      	cmp	r0, #0
    cca6:	f040 819b 	bne.w	cfe0 <process_event+0x388>
    ccaa:	4998      	ldr	r1, [pc, #608]	; (cf0c <process_event+0x2b4>)
    ccac:	23c2      	movs	r3, #194	; 0xc2
    ccae:	4a98      	ldr	r2, [pc, #608]	; (cf10 <process_event+0x2b8>)
    ccb0:	4898      	ldr	r0, [pc, #608]	; (cf14 <process_event+0x2bc>)
    ccb2:	f017 feaa 	bl	24a0a <assert_print>
    ccb6:	4621      	mov	r1, r4
    ccb8:	e0b0      	b.n	ce1c <process_event+0x1c4>
    ccba:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    ccbe:	1f50      	subs	r0, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    ccc0:	2801      	cmp	r0, #1
    ccc2:	d81e      	bhi.n	cd02 <process_event+0xaa>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    ccc4:	2000      	movs	r0, #0
		if (state == ONOFF_STATE_TO_ON) {
    ccc6:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    ccc8:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    ccca:	e9c4 0000 	strd	r0, r0, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    ccce:	d114      	bne.n	ccfa <process_event+0xa2>
		*clients = mgr->clients;
    ccd0:	463a      	mov	r2, r7
    ccd2:	e003      	b.n	ccdc <process_event+0x84>
				mgr->refs += 1U;
    ccd4:	8be0      	ldrh	r0, [r4, #30]
    ccd6:	3001      	adds	r0, #1
    ccd8:	83e0      	strh	r0, [r4, #30]

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    ccda:	6812      	ldr	r2, [r2, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    ccdc:	2a00      	cmp	r2, #0
    ccde:	d1f9      	bne.n	ccd4 <process_event+0x7c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cce0:	f023 0307 	bic.w	r3, r3, #7
    cce4:	f043 0202 	orr.w	r2, r3, #2
		if (process_recheck(mgr) != EVT_NOP) {
    cce8:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    ccea:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    ccec:	f017 fe06 	bl	248fc <process_recheck>
    ccf0:	b390      	cbz	r0, cd58 <process_event+0x100>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    ccf2:	f042 0220 	orr.w	r2, r2, #32
    ccf6:	83a2      	strh	r2, [r4, #28]
    ccf8:	e02e      	b.n	cd58 <process_event+0x100>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ccfa:	f023 0307 	bic.w	r3, r3, #7
    ccfe:	b29a      	uxth	r2, r3
}
    cd00:	e7f2      	b.n	cce8 <process_event+0x90>
	} else if (state == ONOFF_STATE_TO_OFF) {
    cd02:	2a04      	cmp	r2, #4
    cd04:	d133      	bne.n	cd6e <process_event+0x116>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cd06:	f023 0307 	bic.w	r3, r3, #7
    cd0a:	b29a      	uxth	r2, r3
		if (process_recheck(mgr) != EVT_NOP) {
    cd0c:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    cd0e:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    cd10:	f017 fdf4 	bl	248fc <process_recheck>
    cd14:	b110      	cbz	r0, cd1c <process_event+0xc4>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    cd16:	f042 0220 	orr.w	r2, r2, #32
    cd1a:	83a2      	strh	r2, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cd1c:	8ba3      	ldrh	r3, [r4, #28]
    cd1e:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    cd22:	4589      	cmp	r9, r1
    cd24:	f040 80ea 	bne.w	cefc <process_event+0x2a4>
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    cd28:	8ba1      	ldrh	r1, [r4, #28]
    cd2a:	06ca      	lsls	r2, r1, #27
    cd2c:	f140 814f 	bpl.w	cfce <process_event+0x376>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    cd30:	f021 0310 	bic.w	r3, r1, #16
    cd34:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    cd36:	f001 0107 	and.w	r1, r1, #7
			res = mgr->last_res;
    cd3a:	f8d4 8018 	ldr.w	r8, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cd3e:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    cd40:	f1b8 0f00 	cmp.w	r8, #0
    cd44:	dab9      	bge.n	ccba <process_event+0x62>
	list->head = NULL;
    cd46:	2200      	movs	r2, #0
		*clients = mgr->clients;
    cd48:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cd4a:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    cd4e:	e9c4 2200 	strd	r2, r2, [r4]
    cd52:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    cd56:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cd58:	8ba3      	ldrh	r3, [r4, #28]
    cd5a:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    cd5e:	4589      	cmp	r9, r1
    cd60:	f040 80cd 	bne.w	cefe <process_event+0x2a6>
		    || !sys_slist_is_empty(&clients)
    cd64:	2f00      	cmp	r7, #0
    cd66:	d0df      	beq.n	cd28 <process_event+0xd0>
    cd68:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cd6a:	46b2      	mov	sl, r6
    cd6c:	e044      	b.n	cdf8 <process_event+0x1a0>
		__ASSERT_NO_MSG(false);
    cd6e:	496a      	ldr	r1, [pc, #424]	; (cf18 <process_event+0x2c0>)
    cd70:	f240 131b 	movw	r3, #283	; 0x11b
    cd74:	4a69      	ldr	r2, [pc, #420]	; (cf1c <process_event+0x2c4>)
    cd76:	4867      	ldr	r0, [pc, #412]	; (cf14 <process_event+0x2bc>)
    cd78:	f017 fe47 	bl	24a0a <assert_print>
    cd7c:	f240 111b 	movw	r1, #283	; 0x11b
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    cd80:	4866      	ldr	r0, [pc, #408]	; (cf1c <process_event+0x2c4>)
    cd82:	f017 fe3b 	bl	249fc <assert_post_action>
    cd86:	b149      	cbz	r1, cd9c <process_event+0x144>
    cd88:	4965      	ldr	r1, [pc, #404]	; (cf20 <process_event+0x2c8>)
    cd8a:	f44f 73ab 	mov.w	r3, #342	; 0x156
    cd8e:	4a63      	ldr	r2, [pc, #396]	; (cf1c <process_event+0x2c4>)
    cd90:	4860      	ldr	r0, [pc, #384]	; (cf14 <process_event+0x2bc>)
    cd92:	f017 fe3a 	bl	24a0a <assert_print>
    cd96:	f44f 71ab 	mov.w	r1, #342	; 0x156
    cd9a:	e7f1      	b.n	cd80 <process_event+0x128>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    cd9c:	6823      	ldr	r3, [r4, #0]
    cd9e:	b94b      	cbnz	r3, cdb4 <process_event+0x15c>
    cda0:	4960      	ldr	r1, [pc, #384]	; (cf24 <process_event+0x2cc>)
    cda2:	f240 1357 	movw	r3, #343	; 0x157
    cda6:	4a5d      	ldr	r2, [pc, #372]	; (cf1c <process_event+0x2c4>)
    cda8:	485a      	ldr	r0, [pc, #360]	; (cf14 <process_event+0x2bc>)
    cdaa:	f017 fe2e 	bl	24a0a <assert_print>
    cdae:	f240 1157 	movw	r1, #343	; 0x157
    cdb2:	e7e5      	b.n	cd80 <process_event+0x128>
			transit = mgr->transitions->start;
    cdb4:	6923      	ldr	r3, [r4, #16]
    cdb6:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    cdb8:	b94e      	cbnz	r6, cdce <process_event+0x176>
    cdba:	495b      	ldr	r1, [pc, #364]	; (cf28 <process_event+0x2d0>)
    cdbc:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    cdc0:	4a56      	ldr	r2, [pc, #344]	; (cf1c <process_event+0x2c4>)
    cdc2:	4854      	ldr	r0, [pc, #336]	; (cf14 <process_event+0x2bc>)
    cdc4:	f017 fe21 	bl	24a0a <assert_print>
    cdc8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    cdcc:	e7d8      	b.n	cd80 <process_event+0x128>
	mgr->flags = (state & ONOFF_STATE_MASK)
    cdce:	460f      	mov	r7, r1
		res = 0;
    cdd0:	4688      	mov	r8, r1
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cdd2:	f04f 0906 	mov.w	r9, #6
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cdd6:	8ba3      	ldrh	r3, [r4, #28]
    cdd8:	f023 0307 	bic.w	r3, r3, #7
    cddc:	f043 0306 	orr.w	r3, r3, #6
    cde0:	b29b      	uxth	r3, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    cde2:	83a3      	strh	r3, [r4, #28]
				   && !sys_slist_is_empty(&mgr->monitors);
    cde4:	68a2      	ldr	r2, [r4, #8]
    cde6:	2a00      	cmp	r2, #0
    cde8:	f040 808b 	bne.w	cf02 <process_event+0x2aa>
		    || !sys_slist_is_empty(&clients)
    cdec:	2f00      	cmp	r7, #0
    cdee:	f040 808b 	bne.w	cf08 <process_event+0x2b0>
		    || (transit != NULL)) {
    cdf2:	2e00      	cmp	r6, #0
    cdf4:	d098      	beq.n	cd28 <process_event+0xd0>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cdf6:	46ba      	mov	sl, r7
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    cdf8:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    cdfc:	f104 0b14 	add.w	fp, r4, #20
    ce00:	4658      	mov	r0, fp
			mgr->flags = flags;
    ce02:	83a3      	strh	r3, [r4, #28]
    ce04:	f012 fbf2 	bl	1f5ec <z_spin_unlock_valid>
    ce08:	2800      	cmp	r0, #0
    ce0a:	f040 8097 	bne.w	cf3c <process_event+0x2e4>
    ce0e:	493f      	ldr	r1, [pc, #252]	; (cf0c <process_event+0x2b4>)
    ce10:	23c2      	movs	r3, #194	; 0xc2
    ce12:	4a3f      	ldr	r2, [pc, #252]	; (cf10 <process_event+0x2b8>)
    ce14:	483f      	ldr	r0, [pc, #252]	; (cf14 <process_event+0x2bc>)
    ce16:	f017 fdf8 	bl	24a0a <assert_print>
    ce1a:	4659      	mov	r1, fp
    ce1c:	4843      	ldr	r0, [pc, #268]	; (cf2c <process_event+0x2d4>)
    ce1e:	f017 fdf4 	bl	24a0a <assert_print>
    ce22:	21c2      	movs	r1, #194	; 0xc2
    ce24:	e0ae      	b.n	cf84 <process_event+0x32c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    ce26:	2902      	cmp	r1, #2
    ce28:	d009      	beq.n	ce3e <process_event+0x1e6>
    ce2a:	4941      	ldr	r1, [pc, #260]	; (cf30 <process_event+0x2d8>)
    ce2c:	f240 135d 	movw	r3, #349	; 0x15d
    ce30:	4a3a      	ldr	r2, [pc, #232]	; (cf1c <process_event+0x2c4>)
    ce32:	4838      	ldr	r0, [pc, #224]	; (cf14 <process_event+0x2bc>)
    ce34:	f017 fde9 	bl	24a0a <assert_print>
    ce38:	f240 115d 	movw	r1, #349	; 0x15d
    ce3c:	e7a0      	b.n	cd80 <process_event+0x128>
			__ASSERT_NO_MSG(mgr->refs == 0);
    ce3e:	8be7      	ldrh	r7, [r4, #30]
    ce40:	b14f      	cbz	r7, ce56 <process_event+0x1fe>
    ce42:	493c      	ldr	r1, [pc, #240]	; (cf34 <process_event+0x2dc>)
    ce44:	f44f 73af 	mov.w	r3, #350	; 0x15e
    ce48:	4a34      	ldr	r2, [pc, #208]	; (cf1c <process_event+0x2c4>)
    ce4a:	4832      	ldr	r0, [pc, #200]	; (cf14 <process_event+0x2bc>)
    ce4c:	f017 fddd 	bl	24a0a <assert_print>
    ce50:	f44f 71af 	mov.w	r1, #350	; 0x15e
    ce54:	e794      	b.n	cd80 <process_event+0x128>
			transit = mgr->transitions->stop;
    ce56:	6923      	ldr	r3, [r4, #16]
    ce58:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    ce5a:	b94e      	cbnz	r6, ce70 <process_event+0x218>
    ce5c:	4932      	ldr	r1, [pc, #200]	; (cf28 <process_event+0x2d0>)
    ce5e:	f240 1361 	movw	r3, #353	; 0x161
    ce62:	4a2e      	ldr	r2, [pc, #184]	; (cf1c <process_event+0x2c4>)
    ce64:	482b      	ldr	r0, [pc, #172]	; (cf14 <process_event+0x2bc>)
    ce66:	f017 fdd0 	bl	24a0a <assert_print>
    ce6a:	f240 1161 	movw	r1, #353	; 0x161
    ce6e:	e787      	b.n	cd80 <process_event+0x128>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ce70:	8ba3      	ldrh	r3, [r4, #28]
		res = 0;
    ce72:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ce74:	f023 0307 	bic.w	r3, r3, #7
    ce78:	f043 0304 	orr.w	r3, r3, #4
    ce7c:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    ce7e:	f04f 0904 	mov.w	r9, #4
	mgr->flags = (state & ONOFF_STATE_MASK)
    ce82:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    ce84:	e7ae      	b.n	cde4 <process_event+0x18c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    ce86:	2901      	cmp	r1, #1
    ce88:	d009      	beq.n	ce9e <process_event+0x246>
    ce8a:	492b      	ldr	r1, [pc, #172]	; (cf38 <process_event+0x2e0>)
    ce8c:	f44f 73b2 	mov.w	r3, #356	; 0x164
    ce90:	4a22      	ldr	r2, [pc, #136]	; (cf1c <process_event+0x2c4>)
    ce92:	4820      	ldr	r0, [pc, #128]	; (cf14 <process_event+0x2bc>)
    ce94:	f017 fdb9 	bl	24a0a <assert_print>
    ce98:	f44f 71b2 	mov.w	r1, #356	; 0x164
    ce9c:	e770      	b.n	cd80 <process_event+0x128>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    ce9e:	6823      	ldr	r3, [r4, #0]
    cea0:	b94b      	cbnz	r3, ceb6 <process_event+0x25e>
    cea2:	4920      	ldr	r1, [pc, #128]	; (cf24 <process_event+0x2cc>)
    cea4:	f240 1365 	movw	r3, #357	; 0x165
    cea8:	4a1c      	ldr	r2, [pc, #112]	; (cf1c <process_event+0x2c4>)
    ceaa:	481a      	ldr	r0, [pc, #104]	; (cf14 <process_event+0x2bc>)
    ceac:	f017 fdad 	bl	24a0a <assert_print>
    ceb0:	f240 1165 	movw	r1, #357	; 0x165
    ceb4:	e764      	b.n	cd80 <process_event+0x128>
			transit = mgr->transitions->reset;
    ceb6:	6923      	ldr	r3, [r4, #16]
    ceb8:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    ceba:	b94e      	cbnz	r6, ced0 <process_event+0x278>
    cebc:	491a      	ldr	r1, [pc, #104]	; (cf28 <process_event+0x2d0>)
    cebe:	f44f 73b4 	mov.w	r3, #360	; 0x168
    cec2:	4a16      	ldr	r2, [pc, #88]	; (cf1c <process_event+0x2c4>)
    cec4:	4813      	ldr	r0, [pc, #76]	; (cf14 <process_event+0x2bc>)
    cec6:	f017 fda0 	bl	24a0a <assert_print>
    ceca:	f44f 71b4 	mov.w	r1, #360	; 0x168
    cece:	e757      	b.n	cd80 <process_event+0x128>
	mgr->flags = (state & ONOFF_STATE_MASK)
    ced0:	2700      	movs	r7, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ced2:	8ba3      	ldrh	r3, [r4, #28]
		res = 0;
    ced4:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ced6:	f023 0307 	bic.w	r3, r3, #7
    ceda:	f043 0305 	orr.w	r3, r3, #5
    cede:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cee0:	f04f 0905 	mov.w	r9, #5
	mgr->flags = (state & ONOFF_STATE_MASK)
    cee4:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cee6:	e77d      	b.n	cde4 <process_event+0x18c>
			__ASSERT_NO_MSG(false);
    cee8:	490b      	ldr	r1, [pc, #44]	; (cf18 <process_event+0x2c0>)
    ceea:	f240 136b 	movw	r3, #363	; 0x16b
    ceee:	4a0b      	ldr	r2, [pc, #44]	; (cf1c <process_event+0x2c4>)
    cef0:	4808      	ldr	r0, [pc, #32]	; (cf14 <process_event+0x2bc>)
    cef2:	f017 fd8a 	bl	24a0a <assert_print>
    cef6:	f240 116b 	movw	r1, #363	; 0x16b
    cefa:	e741      	b.n	cd80 <process_event+0x128>
				   && !sys_slist_is_empty(&mgr->monitors);
    cefc:	2700      	movs	r7, #0
    cefe:	2600      	movs	r6, #0
    cf00:	e770      	b.n	cde4 <process_event+0x18c>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cf02:	f04f 0a01 	mov.w	sl, #1
    cf06:	e777      	b.n	cdf8 <process_event+0x1a0>
    cf08:	4692      	mov	sl, r2
    cf0a:	e775      	b.n	cdf8 <process_event+0x1a0>
    cf0c:	0002c0d1 	.word	0x0002c0d1
    cf10:	0002c0a4 	.word	0x0002c0a4
    cf14:	0002b3a9 	.word	0x0002b3a9
    cf18:	00030b07 	.word	0x00030b07
    cf1c:	0002c001 	.word	0x0002c001
    cf20:	0002c023 	.word	0x0002c023
    cf24:	0002c02f 	.word	0x0002c02f
    cf28:	0002c052 	.word	0x0002c052
    cf2c:	0002c0e8 	.word	0x0002c0e8
    cf30:	0002c069 	.word	0x0002c069
    cf34:	0002c07f 	.word	0x0002c07f
    cf38:	0002c08e 	.word	0x0002c08e
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    cf3c:	f385 8811 	msr	BASEPRI, r5
    cf40:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    cf44:	f1ba 0f00 	cmp.w	sl, #0
    cf48:	d11e      	bne.n	cf88 <process_event+0x330>
	while (!sys_slist_is_empty(list)) {
    cf4a:	2f00      	cmp	r7, #0
    cf4c:	d12f      	bne.n	cfae <process_event+0x356>
			if (transit != NULL) {
    cf4e:	b116      	cbz	r6, cf56 <process_event+0x2fe>
				transit(mgr, transition_complete);
    cf50:	4620      	mov	r0, r4
    cf52:	4926      	ldr	r1, [pc, #152]	; (cfec <process_event+0x394>)
    cf54:	47b0      	blx	r6
	__asm__ volatile(
    cf56:	f04f 0320 	mov.w	r3, #32
    cf5a:	f3ef 8511 	mrs	r5, BASEPRI
    cf5e:	f383 8812 	msr	BASEPRI_MAX, r3
    cf62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cf66:	4658      	mov	r0, fp
    cf68:	f012 fb32 	bl	1f5d0 <z_spin_lock_valid>
    cf6c:	bb38      	cbnz	r0, cfbe <process_event+0x366>
    cf6e:	2394      	movs	r3, #148	; 0x94
    cf70:	4a1f      	ldr	r2, [pc, #124]	; (cff0 <process_event+0x398>)
    cf72:	4920      	ldr	r1, [pc, #128]	; (cff4 <process_event+0x39c>)
    cf74:	4820      	ldr	r0, [pc, #128]	; (cff8 <process_event+0x3a0>)
    cf76:	f017 fd48 	bl	24a0a <assert_print>
    cf7a:	4659      	mov	r1, fp
    cf7c:	481f      	ldr	r0, [pc, #124]	; (cffc <process_event+0x3a4>)
    cf7e:	f017 fd44 	bl	24a0a <assert_print>
    cf82:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cf84:	481a      	ldr	r0, [pc, #104]	; (cff0 <process_event+0x398>)
    cf86:	e6fc      	b.n	cd82 <process_event+0x12a>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    cf88:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    cf8a:	2900      	cmp	r1, #0
    cf8c:	d0dd      	beq.n	cf4a <process_event+0x2f2>
	return node->next;
    cf8e:	680d      	ldr	r5, [r1, #0]
    cf90:	2900      	cmp	r1, #0
    cf92:	d0da      	beq.n	cf4a <process_event+0x2f2>
		mon->callback(mgr, mon, state, res);
    cf94:	4643      	mov	r3, r8
    cf96:	464a      	mov	r2, r9
    cf98:	4620      	mov	r0, r4
    cf9a:	f8d1 a004 	ldr.w	sl, [r1, #4]
    cf9e:	47d0      	blx	sl
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    cfa0:	b11d      	cbz	r5, cfaa <process_event+0x352>
    cfa2:	682b      	ldr	r3, [r5, #0]
    cfa4:	4629      	mov	r1, r5
    cfa6:	461d      	mov	r5, r3
    cfa8:	e7f2      	b.n	cf90 <process_event+0x338>
    cfaa:	462b      	mov	r3, r5
    cfac:	e7fa      	b.n	cfa4 <process_event+0x34c>
    cfae:	4639      	mov	r1, r7
		notify_one(mgr, cli, state, res);
    cfb0:	4643      	mov	r3, r8
    cfb2:	464a      	mov	r2, r9
    cfb4:	4620      	mov	r0, r4
    cfb6:	683f      	ldr	r7, [r7, #0]
    cfb8:	f017 fccc 	bl	24954 <notify_one>
    cfbc:	e7c5      	b.n	cf4a <process_event+0x2f2>
	z_spin_lock_set_owner(l);
    cfbe:	4658      	mov	r0, fp
    cfc0:	f012 fb22 	bl	1f608 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    cfc4:	8ba3      	ldrh	r3, [r4, #28]
    cfc6:	f023 0308 	bic.w	r3, r3, #8
    cfca:	83a3      	strh	r3, [r4, #28]
    cfcc:	e6ac      	b.n	cd28 <process_event+0xd0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    cfce:	068b      	lsls	r3, r1, #26
    cfd0:	f57f ae64 	bpl.w	cc9c <process_event+0x44>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    cfd4:	f021 0320 	bic.w	r3, r1, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    cfd8:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    cfda:	f001 0107 	and.w	r1, r1, #7
		if (evt == EVT_RECHECK) {
    cfde:	e647      	b.n	cc70 <process_event+0x18>
	__asm__ volatile(
    cfe0:	f385 8811 	msr	BASEPRI, r5
    cfe4:	f3bf 8f6f 	isb	sy
}
    cfe8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cfec:	0000d001 	.word	0x0000d001
    cff0:	0002c0a4 	.word	0x0002c0a4
    cff4:	0002c0fd 	.word	0x0002c0fd
    cff8:	0002b3a9 	.word	0x0002b3a9
    cffc:	0002c112 	.word	0x0002c112

0000d000 <transition_complete>:
{
    d000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d002:	4604      	mov	r4, r0
    d004:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    d006:	f100 0614 	add.w	r6, r0, #20
	__asm__ volatile(
    d00a:	f04f 0320 	mov.w	r3, #32
    d00e:	f3ef 8711 	mrs	r7, BASEPRI
    d012:	f383 8812 	msr	BASEPRI_MAX, r3
    d016:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d01a:	4630      	mov	r0, r6
    d01c:	f012 fad8 	bl	1f5d0 <z_spin_lock_valid>
    d020:	b968      	cbnz	r0, d03e <transition_complete+0x3e>
    d022:	2394      	movs	r3, #148	; 0x94
    d024:	4a0b      	ldr	r2, [pc, #44]	; (d054 <transition_complete+0x54>)
    d026:	490c      	ldr	r1, [pc, #48]	; (d058 <transition_complete+0x58>)
    d028:	480c      	ldr	r0, [pc, #48]	; (d05c <transition_complete+0x5c>)
    d02a:	f017 fcee 	bl	24a0a <assert_print>
    d02e:	4631      	mov	r1, r6
    d030:	480b      	ldr	r0, [pc, #44]	; (d060 <transition_complete+0x60>)
    d032:	f017 fcea 	bl	24a0a <assert_print>
    d036:	2194      	movs	r1, #148	; 0x94
    d038:	4806      	ldr	r0, [pc, #24]	; (d054 <transition_complete+0x54>)
    d03a:	f017 fcdf 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
    d03e:	4630      	mov	r0, r6
    d040:	f012 fae2 	bl	1f608 <z_spin_lock_set_owner>
	mgr->last_res = res;
    d044:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    d046:	463a      	mov	r2, r7
    d048:	4620      	mov	r0, r4
}
    d04a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    d04e:	2101      	movs	r1, #1
    d050:	f7ff be02 	b.w	cc58 <process_event>
    d054:	0002c0a4 	.word	0x0002c0a4
    d058:	0002c0fd 	.word	0x0002c0fd
    d05c:	0002b3a9 	.word	0x0002b3a9
    d060:	0002c112 	.word	0x0002c112

0000d064 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    d064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d068:	4604      	mov	r4, r0
    d06a:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    d06c:	f017 fc62 	bl	24934 <validate_args>

	if (rv < 0) {
    d070:	1e05      	subs	r5, r0, #0
    d072:	db67      	blt.n	d144 <onoff_request+0xe0>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    d074:	f104 0914 	add.w	r9, r4, #20
    d078:	f04f 0320 	mov.w	r3, #32
    d07c:	f3ef 8a11 	mrs	sl, BASEPRI
    d080:	f383 8812 	msr	BASEPRI_MAX, r3
    d084:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d088:	4648      	mov	r0, r9
    d08a:	f012 faa1 	bl	1f5d0 <z_spin_lock_valid>
    d08e:	4680      	mov	r8, r0
    d090:	b960      	cbnz	r0, d0ac <onoff_request+0x48>
    d092:	2394      	movs	r3, #148	; 0x94
    d094:	4a37      	ldr	r2, [pc, #220]	; (d174 <onoff_request+0x110>)
    d096:	4938      	ldr	r1, [pc, #224]	; (d178 <onoff_request+0x114>)
    d098:	4838      	ldr	r0, [pc, #224]	; (d17c <onoff_request+0x118>)
    d09a:	f017 fcb6 	bl	24a0a <assert_print>
    d09e:	4649      	mov	r1, r9
    d0a0:	4837      	ldr	r0, [pc, #220]	; (d180 <onoff_request+0x11c>)
    d0a2:	f017 fcb2 	bl	24a0a <assert_print>
    d0a6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d0a8:	4832      	ldr	r0, [pc, #200]	; (d174 <onoff_request+0x110>)
    d0aa:	e040      	b.n	d12e <onoff_request+0xca>
	z_spin_lock_set_owner(l);
    d0ac:	4648      	mov	r0, r9
    d0ae:	f012 faab 	bl	1f608 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    d0b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
    d0b6:	8be3      	ldrh	r3, [r4, #30]
    d0b8:	8ba6      	ldrh	r6, [r4, #28]
    d0ba:	4293      	cmp	r3, r2
    d0bc:	f006 0607 	and.w	r6, r6, #7
    d0c0:	d043      	beq.n	d14a <onoff_request+0xe6>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    d0c2:	2e02      	cmp	r6, #2
    d0c4:	d113      	bne.n	d0ee <onoff_request+0x8a>
	rv = state;
    d0c6:	4635      	mov	r5, r6
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    d0c8:	3301      	adds	r3, #1
    d0ca:	83e3      	strh	r3, [r4, #30]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d0cc:	4648      	mov	r0, r9
    d0ce:	f012 fa8d 	bl	1f5ec <z_spin_unlock_valid>
    d0d2:	2800      	cmp	r0, #0
    d0d4:	d13f      	bne.n	d156 <onoff_request+0xf2>
    d0d6:	23c2      	movs	r3, #194	; 0xc2
    d0d8:	4a26      	ldr	r2, [pc, #152]	; (d174 <onoff_request+0x110>)
    d0da:	492a      	ldr	r1, [pc, #168]	; (d184 <onoff_request+0x120>)
    d0dc:	4827      	ldr	r0, [pc, #156]	; (d17c <onoff_request+0x118>)
    d0de:	f017 fc94 	bl	24a0a <assert_print>
    d0e2:	4649      	mov	r1, r9
    d0e4:	4828      	ldr	r0, [pc, #160]	; (d188 <onoff_request+0x124>)
    d0e6:	f017 fc90 	bl	24a0a <assert_print>
    d0ea:	21c2      	movs	r1, #194	; 0xc2
    d0ec:	e7dc      	b.n	d0a8 <onoff_request+0x44>
	} else if ((state == ONOFF_STATE_OFF)
    d0ee:	2e06      	cmp	r6, #6
    d0f0:	d813      	bhi.n	d11a <onoff_request+0xb6>
    d0f2:	e8df f006 	tbb	[pc, r6]
    d0f6:	2d09      	.short	0x2d09
    d0f8:	04091212 	.word	0x04091212
    d0fc:	09          	.byte	0x09
    d0fd:	00          	.byte	0x00
	if (state == ONOFF_STATE_ON) {
    d0fe:	f06f 0585 	mvn.w	r5, #133	; 0x85
    d102:	f04f 0800 	mov.w	r8, #0
    d106:	e7e1      	b.n	d0cc <onoff_request+0x68>
	parent->next = child;
    d108:	2300      	movs	r3, #0
    d10a:	603b      	str	r3, [r7, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    d10c:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    d10e:	b983      	cbnz	r3, d132 <onoff_request+0xce>
	list->head = node;
    d110:	e9c4 7700 	strd	r7, r7, [r4]
out:
	if (add_client) {
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    d114:	b186      	cbz	r6, d138 <onoff_request+0xd4>
	rv = state;
    d116:	4635      	mov	r5, r6
    d118:	e7f3      	b.n	d102 <onoff_request+0x9e>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    d11a:	491c      	ldr	r1, [pc, #112]	; (d18c <onoff_request+0x128>)
    d11c:	4817      	ldr	r0, [pc, #92]	; (d17c <onoff_request+0x118>)
    d11e:	f44f 73e4 	mov.w	r3, #456	; 0x1c8
    d122:	4a1b      	ldr	r2, [pc, #108]	; (d190 <onoff_request+0x12c>)
    d124:	f017 fc71 	bl	24a0a <assert_print>
    d128:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
    d12c:	4818      	ldr	r0, [pc, #96]	; (d190 <onoff_request+0x12c>)
    d12e:	f017 fc65 	bl	249fc <assert_post_action>
	parent->next = child;
    d132:	601f      	str	r7, [r3, #0]
	list->tail = node;
    d134:	6067      	str	r7, [r4, #4]
}
    d136:	e7ed      	b.n	d114 <onoff_request+0xb0>
		process_event(mgr, EVT_RECHECK, key);
    d138:	4652      	mov	r2, sl
    d13a:	2102      	movs	r1, #2
    d13c:	4620      	mov	r0, r4
    d13e:	f7ff fd8b 	bl	cc58 <process_event>
    d142:	4635      	mov	r5, r6
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    d144:	4628      	mov	r0, r5
    d146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		rv = -EAGAIN;
    d14a:	f06f 050a 	mvn.w	r5, #10
    d14e:	e7d8      	b.n	d102 <onoff_request+0x9e>
	if (state == ONOFF_STATE_ON) {
    d150:	f06f 0504 	mvn.w	r5, #4
    d154:	e7d5      	b.n	d102 <onoff_request+0x9e>
	__asm__ volatile(
    d156:	f38a 8811 	msr	BASEPRI, sl
    d15a:	f3bf 8f6f 	isb	sy
		if (notify) {
    d15e:	f1b8 0f00 	cmp.w	r8, #0
    d162:	d0ef      	beq.n	d144 <onoff_request+0xe0>
			notify_one(mgr, cli, state, 0);
    d164:	2300      	movs	r3, #0
    d166:	4632      	mov	r2, r6
    d168:	4639      	mov	r1, r7
    d16a:	4620      	mov	r0, r4
    d16c:	f017 fbf2 	bl	24954 <notify_one>
    d170:	e7e8      	b.n	d144 <onoff_request+0xe0>
    d172:	bf00      	nop
    d174:	0002c0a4 	.word	0x0002c0a4
    d178:	0002c0fd 	.word	0x0002c0fd
    d17c:	0002b3a9 	.word	0x0002b3a9
    d180:	0002c112 	.word	0x0002c112
    d184:	0002c0d1 	.word	0x0002c0d1
    d188:	0002c0e8 	.word	0x0002c0e8
    d18c:	0002c08e 	.word	0x0002c08e
    d190:	0002c001 	.word	0x0002c001

0000d194 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    d194:	b508      	push	{r3, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    d196:	6842      	ldr	r2, [r0, #4]
    d198:	4603      	mov	r3, r0

	return method & SYS_NOTIFY_METHOD_MASK;
    d19a:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    d19e:	2a02      	cmp	r2, #2
	notify->result = res;
    d1a0:	6081      	str	r1, [r0, #8]
	switch (method) {
    d1a2:	d00a      	beq.n	d1ba <sys_notify_finalize+0x26>
    d1a4:	2a03      	cmp	r2, #3
    d1a6:	f04f 0100 	mov.w	r1, #0
    d1aa:	d003      	beq.n	d1b4 <sys_notify_finalize+0x20>
    d1ac:	2a01      	cmp	r2, #1
    d1ae:	d10a      	bne.n	d1c6 <sys_notify_finalize+0x32>
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d1b0:	6059      	str	r1, [r3, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    d1b2:	e006      	b.n	d1c2 <sys_notify_finalize+0x2e>
		rv = notify->method.callback;
    d1b4:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d1b6:	6059      	str	r1, [r3, #4]
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    d1b8:	bd08      	pop	{r3, pc}
		sig = notify->method.signal;
    d1ba:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d1bc:	2200      	movs	r2, #0
    d1be:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    d1c0:	b958      	cbnz	r0, d1da <sys_notify_finalize+0x46>
	sys_notify_generic_callback rv = NULL;
    d1c2:	2000      	movs	r0, #0
    d1c4:	e7f8      	b.n	d1b8 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    d1c6:	4906      	ldr	r1, [pc, #24]	; (d1e0 <sys_notify_finalize+0x4c>)
    d1c8:	4806      	ldr	r0, [pc, #24]	; (d1e4 <sys_notify_finalize+0x50>)
    d1ca:	2345      	movs	r3, #69	; 0x45
    d1cc:	4a06      	ldr	r2, [pc, #24]	; (d1e8 <sys_notify_finalize+0x54>)
    d1ce:	f017 fc1c 	bl	24a0a <assert_print>
    d1d2:	2145      	movs	r1, #69	; 0x45
    d1d4:	4804      	ldr	r0, [pc, #16]	; (d1e8 <sys_notify_finalize+0x54>)
    d1d6:	f017 fc11 	bl	249fc <assert_post_action>
		union { uintptr_t x; int val; } parm1 = { .val = result };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    d1da:	f015 fbff 	bl	229dc <z_impl_k_poll_signal_raise>
    d1de:	e7f0      	b.n	d1c2 <sys_notify_finalize+0x2e>
    d1e0:	00030b07 	.word	0x00030b07
    d1e4:	0002b3a9 	.word	0x0002b3a9
    d1e8:	0002c12a 	.word	0x0002c12a

0000d1ec <crc8_ccitt>:
	0x00, 0x07, 0x0e, 0x09, 0x1c, 0x1b, 0x12, 0x15,
	0x38, 0x3f, 0x36, 0x31, 0x24, 0x23, 0x2a, 0x2d
};

uint8_t crc8_ccitt(uint8_t val, const void *buf, size_t cnt)
{
    d1ec:	b510      	push	{r4, lr}
	size_t i;
	const uint8_t *p = buf;

	for (i = 0; i < cnt; i++) {
		val ^= p[i];
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d1ee:	4c09      	ldr	r4, [pc, #36]	; (d214 <crc8_ccitt+0x28>)
    d1f0:	440a      	add	r2, r1
	for (i = 0; i < cnt; i++) {
    d1f2:	4291      	cmp	r1, r2
    d1f4:	d100      	bne.n	d1f8 <crc8_ccitt+0xc>
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
	}
	return val;
}
    d1f6:	bd10      	pop	{r4, pc}
		val ^= p[i];
    d1f8:	f811 3b01 	ldrb.w	r3, [r1], #1
    d1fc:	4058      	eors	r0, r3
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d1fe:	0903      	lsrs	r3, r0, #4
    d200:	5ce3      	ldrb	r3, [r4, r3]
    d202:	0100      	lsls	r0, r0, #4
    d204:	b2c0      	uxtb	r0, r0
    d206:	4043      	eors	r3, r0
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d208:	0918      	lsrs	r0, r3, #4
    d20a:	5c20      	ldrb	r0, [r4, r0]
    d20c:	011b      	lsls	r3, r3, #4
    d20e:	b2db      	uxtb	r3, r3
    d210:	4058      	eors	r0, r3
	for (i = 0; i < cnt; i++) {
    d212:	e7ee      	b.n	d1f2 <crc8_ccitt+0x6>
    d214:	0002c14d 	.word	0x0002c14d

0000d218 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    d218:	b5f0      	push	{r4, r5, r6, r7, lr}
    d21a:	4602      	mov	r2, r0
    d21c:	6801      	ldr	r1, [r0, #0]
	const char *sp = *str;
	size_t val = 0;

	while (isdigit((int)(unsigned char)*sp)) {
		val = 10U * val + *sp++ - '0';
    d21e:	270a      	movs	r7, #10
	size_t val = 0;
    d220:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    d222:	4e07      	ldr	r6, [pc, #28]	; (d240 <extract_decimal+0x28>)
    d224:	460b      	mov	r3, r1
    d226:	781c      	ldrb	r4, [r3, #0]
    d228:	3101      	adds	r1, #1
    d22a:	5d35      	ldrb	r5, [r6, r4]
    d22c:	076d      	lsls	r5, r5, #29
    d22e:	d401      	bmi.n	d234 <extract_decimal+0x1c>
	}
	*str = sp;
    d230:	6013      	str	r3, [r2, #0]
	return val;
}
    d232:	bdf0      	pop	{r4, r5, r6, r7, pc}
		val = 10U * val + *sp++ - '0';
    d234:	fb07 4300 	mla	r3, r7, r0, r4
    d238:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    d23c:	e7f2      	b.n	d224 <extract_decimal+0xc>
    d23e:	bf00      	nop
    d240:	00030b69 	.word	0x00030b69

0000d244 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    d244:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d248:	4615      	mov	r5, r2
    d24a:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    d24c:	78d3      	ldrb	r3, [r2, #3]
    d24e:	4a22      	ldr	r2, [pc, #136]	; (d2d8 <encode_uint+0x94>)
	switch (specifier) {
    d250:	2b6f      	cmp	r3, #111	; 0x6f
    d252:	f812 b003 	ldrb.w	fp, [r2, r3]
{
    d256:	4680      	mov	r8, r0
    d258:	460f      	mov	r7, r1
    d25a:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    d25e:	d029      	beq.n	d2b4 <encode_uint+0x70>
    d260:	d824      	bhi.n	d2ac <encode_uint+0x68>
		return 10;
    d262:	2b58      	cmp	r3, #88	; 0x58
    d264:	bf0c      	ite	eq
    d266:	2610      	moveq	r6, #16
    d268:	260a      	movne	r6, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    d26a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28

	do {
		unsigned int lsv = (unsigned int)(value % radix);
    d26e:	4632      	mov	r2, r6
    d270:	2300      	movs	r3, #0
    d272:	4640      	mov	r0, r8
    d274:	4639      	mov	r1, r7
    d276:	f7fb fe3b 	bl	8ef0 <__aeabi_uldivmod>

		*--bp = (lsv <= 9) ? ('0' + lsv)
    d27a:	2a09      	cmp	r2, #9
    d27c:	b2d4      	uxtb	r4, r2
    d27e:	d81e      	bhi.n	d2be <encode_uint+0x7a>
    d280:	3430      	adds	r4, #48	; 0x30
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
	} while ((value != 0) && (bps < bp));
    d282:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d284:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    d286:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d28a:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    d28e:	d301      	bcc.n	d294 <encode_uint+0x50>
    d290:	45d1      	cmp	r9, sl
    d292:	d811      	bhi.n	d2b8 <encode_uint+0x74>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    d294:	782b      	ldrb	r3, [r5, #0]
    d296:	069b      	lsls	r3, r3, #26
    d298:	d505      	bpl.n	d2a6 <encode_uint+0x62>
		if (radix == 8) {
    d29a:	2e08      	cmp	r6, #8
    d29c:	d115      	bne.n	d2ca <encode_uint+0x86>
			conv->altform_0 = true;
    d29e:	78ab      	ldrb	r3, [r5, #2]
    d2a0:	f043 0308 	orr.w	r3, r3, #8
		} else if (radix == 16) {
			conv->altform_0c = true;
    d2a4:	70ab      	strb	r3, [r5, #2]
			;
		}
	}

	return bp;
}
    d2a6:	4648      	mov	r0, r9
    d2a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    d2ac:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    d2b0:	2b70      	cmp	r3, #112	; 0x70
    d2b2:	e7d7      	b.n	d264 <encode_uint+0x20>
	switch (specifier) {
    d2b4:	2608      	movs	r6, #8
    d2b6:	e7d8      	b.n	d26a <encode_uint+0x26>
		value /= radix;
    d2b8:	4680      	mov	r8, r0
    d2ba:	460f      	mov	r7, r1
    d2bc:	e7d7      	b.n	d26e <encode_uint+0x2a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d2be:	f1bb 0f01 	cmp.w	fp, #1
    d2c2:	bf0c      	ite	eq
    d2c4:	3437      	addeq	r4, #55	; 0x37
    d2c6:	3457      	addne	r4, #87	; 0x57
    d2c8:	e7db      	b.n	d282 <encode_uint+0x3e>
		} else if (radix == 16) {
    d2ca:	2e10      	cmp	r6, #16
    d2cc:	d1eb      	bne.n	d2a6 <encode_uint+0x62>
			conv->altform_0c = true;
    d2ce:	78ab      	ldrb	r3, [r5, #2]
    d2d0:	f043 0310 	orr.w	r3, r3, #16
    d2d4:	e7e6      	b.n	d2a4 <encode_uint+0x60>
    d2d6:	bf00      	nop
    d2d8:	00030b69 	.word	0x00030b69

0000d2dc <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    d2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2e0:	4682      	mov	sl, r0
    d2e2:	4617      	mov	r7, r2
    d2e4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    d2e6:	2500      	movs	r5, #0
{
    d2e8:	b097      	sub	sp, #92	; 0x5c
    d2ea:	9103      	str	r1, [sp, #12]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    d2ec:	7838      	ldrb	r0, [r7, #0]
    d2ee:	b908      	cbnz	r0, d2f4 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    d2f0:	4628      	mov	r0, r5
    d2f2:	e349      	b.n	d988 <z_cbvprintf_impl+0x6ac>
			OUTC(*fp++);
    d2f4:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    d2f6:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    d2f8:	9304      	str	r3, [sp, #16]
		if (*fp != '%') {
    d2fa:	d006      	beq.n	d30a <z_cbvprintf_impl+0x2e>
			OUTC('%');
    d2fc:	9903      	ldr	r1, [sp, #12]
    d2fe:	47d0      	blx	sl
    d300:	2800      	cmp	r0, #0
    d302:	f2c0 8341 	blt.w	d988 <z_cbvprintf_impl+0x6ac>
    d306:	3501      	adds	r5, #1
		if (bps == NULL) {
    d308:	e1f0      	b.n	d6ec <z_cbvprintf_impl+0x410>
		} state = {
    d30a:	2218      	movs	r2, #24
    d30c:	2100      	movs	r1, #0
    d30e:	a810      	add	r0, sp, #64	; 0x40
    d310:	f01c f91b 	bl	2954a <memset>
	if (*sp == '%') {
    d314:	787b      	ldrb	r3, [r7, #1]
    d316:	2b25      	cmp	r3, #37	; 0x25
    d318:	f000 80a3 	beq.w	d462 <z_cbvprintf_impl+0x186>
    d31c:	2300      	movs	r3, #0
    d31e:	4698      	mov	r8, r3
    d320:	469e      	mov	lr, r3
    d322:	469c      	mov	ip, r3
    d324:	4618      	mov	r0, r3
    d326:	1c79      	adds	r1, r7, #1
    d328:	460e      	mov	r6, r1
		switch (*sp) {
    d32a:	f811 2b01 	ldrb.w	r2, [r1], #1
    d32e:	2a2b      	cmp	r2, #43	; 0x2b
    d330:	f000 80c6 	beq.w	d4c0 <z_cbvprintf_impl+0x1e4>
    d334:	f200 80bd 	bhi.w	d4b2 <z_cbvprintf_impl+0x1d6>
    d338:	2a20      	cmp	r2, #32
    d33a:	f000 80c4 	beq.w	d4c6 <z_cbvprintf_impl+0x1ea>
    d33e:	2a23      	cmp	r2, #35	; 0x23
    d340:	f000 80c4 	beq.w	d4cc <z_cbvprintf_impl+0x1f0>
    d344:	b12b      	cbz	r3, d352 <z_cbvprintf_impl+0x76>
    d346:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d34a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d34e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d352:	f1b8 0f00 	cmp.w	r8, #0
    d356:	d005      	beq.n	d364 <z_cbvprintf_impl+0x88>
    d358:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d35c:	f043 0320 	orr.w	r3, r3, #32
    d360:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d364:	f1be 0f00 	cmp.w	lr, #0
    d368:	d005      	beq.n	d376 <z_cbvprintf_impl+0x9a>
    d36a:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d36e:	f043 0310 	orr.w	r3, r3, #16
    d372:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d376:	f1bc 0f00 	cmp.w	ip, #0
    d37a:	d005      	beq.n	d388 <z_cbvprintf_impl+0xac>
    d37c:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d380:	f043 0308 	orr.w	r3, r3, #8
    d384:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d388:	b128      	cbz	r0, d396 <z_cbvprintf_impl+0xba>
    d38a:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d38e:	f043 0304 	orr.w	r3, r3, #4
    d392:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (conv->flag_zero && conv->flag_dash) {
    d396:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d39a:	f003 0144 	and.w	r1, r3, #68	; 0x44
    d39e:	2944      	cmp	r1, #68	; 0x44
    d3a0:	d103      	bne.n	d3aa <z_cbvprintf_impl+0xce>
		conv->flag_zero = false;
    d3a2:	f36f 1386 	bfc	r3, #6, #1
    d3a6:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	conv->width_present = true;
    d3aa:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    d3ae:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    d3b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d3b4:	9609      	str	r6, [sp, #36]	; 0x24
    d3b6:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    d3ba:	f040 808c 	bne.w	d4d6 <z_cbvprintf_impl+0x1fa>
		conv->width_star = true;
    d3be:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d3c2:	f043 0301 	orr.w	r3, r3, #1
    d3c6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		return ++sp;
    d3ca:	1c73      	adds	r3, r6, #1
	conv->prec_present = (*sp == '.');
    d3cc:	781a      	ldrb	r2, [r3, #0]
    d3ce:	2a2e      	cmp	r2, #46	; 0x2e
    d3d0:	bf0c      	ite	eq
    d3d2:	2101      	moveq	r1, #1
    d3d4:	2100      	movne	r1, #0
    d3d6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d3da:	f361 0241 	bfi	r2, r1, #1, #1
    d3de:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	if (!conv->prec_present) {
    d3e2:	d10c      	bne.n	d3fe <z_cbvprintf_impl+0x122>
	++sp;
    d3e4:	1c5a      	adds	r2, r3, #1
    d3e6:	9209      	str	r2, [sp, #36]	; 0x24
	if (*sp == '*') {
    d3e8:	785a      	ldrb	r2, [r3, #1]
    d3ea:	2a2a      	cmp	r2, #42	; 0x2a
    d3ec:	f040 8083 	bne.w	d4f6 <z_cbvprintf_impl+0x21a>
		conv->prec_star = true;
    d3f0:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
		return ++sp;
    d3f4:	3302      	adds	r3, #2
		conv->prec_star = true;
    d3f6:	f042 0204 	orr.w	r2, r2, #4
    d3fa:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	switch (*sp) {
    d3fe:	781a      	ldrb	r2, [r3, #0]
    d400:	2a6c      	cmp	r2, #108	; 0x6c
    d402:	f000 80a4 	beq.w	d54e <z_cbvprintf_impl+0x272>
    d406:	f200 8086 	bhi.w	d516 <z_cbvprintf_impl+0x23a>
    d40a:	2a68      	cmp	r2, #104	; 0x68
    d40c:	f000 808c 	beq.w	d528 <z_cbvprintf_impl+0x24c>
    d410:	2a6a      	cmp	r2, #106	; 0x6a
    d412:	f000 80a5 	beq.w	d560 <z_cbvprintf_impl+0x284>
    d416:	2a4c      	cmp	r2, #76	; 0x4c
    d418:	f000 80aa 	beq.w	d570 <z_cbvprintf_impl+0x294>
	conv->specifier = *sp++;
    d41c:	461a      	mov	r2, r3
    d41e:	f812 3b01 	ldrb.w	r3, [r2], #1
	switch (conv->specifier) {
    d422:	2b78      	cmp	r3, #120	; 0x78
	conv->specifier = *sp++;
    d424:	9204      	str	r2, [sp, #16]
    d426:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->length_mod == LENGTH_UPPER_L) {
    d42a:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
	switch (conv->specifier) {
    d42e:	f200 8117 	bhi.w	d660 <z_cbvprintf_impl+0x384>
    d432:	2b6d      	cmp	r3, #109	; 0x6d
    d434:	f200 80a9 	bhi.w	d58a <z_cbvprintf_impl+0x2ae>
    d438:	2b69      	cmp	r3, #105	; 0x69
    d43a:	f200 8111 	bhi.w	d660 <z_cbvprintf_impl+0x384>
    d43e:	2b57      	cmp	r3, #87	; 0x57
    d440:	f200 80be 	bhi.w	d5c0 <z_cbvprintf_impl+0x2e4>
    d444:	2b41      	cmp	r3, #65	; 0x41
    d446:	d003      	beq.n	d450 <z_cbvprintf_impl+0x174>
    d448:	3b45      	subs	r3, #69	; 0x45
    d44a:	2b02      	cmp	r3, #2
    d44c:	f200 8108 	bhi.w	d660 <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_FP;
    d450:	2204      	movs	r2, #4
    d452:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d456:	f362 0302 	bfi	r3, r2, #0, #3
    d45a:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
			unsupported = true;
    d45e:	2301      	movs	r3, #1
			break;
    d460:	e0ca      	b.n	d5f8 <z_cbvprintf_impl+0x31c>
		conv->specifier = *sp++;
    d462:	1cba      	adds	r2, r7, #2
    d464:	9204      	str	r2, [sp, #16]
    d466:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->width_star) {
    d46a:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d46e:	07da      	lsls	r2, r3, #31
    d470:	f140 80fd 	bpl.w	d66e <z_cbvprintf_impl+0x392>
			width = va_arg(ap, int);
    d474:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    d478:	f1b9 0f00 	cmp.w	r9, #0
    d47c:	da07      	bge.n	d48e <z_cbvprintf_impl+0x1b2>
				conv->flag_dash = true;
    d47e:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				width = -width;
    d482:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
    d486:	f042 0204 	orr.w	r2, r2, #4
    d48a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
		if (conv->prec_star) {
    d48e:	075e      	lsls	r6, r3, #29
    d490:	f140 80f6 	bpl.w	d680 <z_cbvprintf_impl+0x3a4>
			int arg = va_arg(ap, int);
    d494:	f854 bb04 	ldr.w	fp, [r4], #4
			if (arg < 0) {
    d498:	f1bb 0f00 	cmp.w	fp, #0
    d49c:	f280 80f5 	bge.w	d68a <z_cbvprintf_impl+0x3ae>
				conv->prec_present = false;
    d4a0:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d4a4:	f36f 0341 	bfc	r3, #1, #1
    d4a8:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		int precision = -1;
    d4ac:	f04f 3bff 	mov.w	fp, #4294967295
    d4b0:	e0eb      	b.n	d68a <z_cbvprintf_impl+0x3ae>
		switch (*sp) {
    d4b2:	2a2d      	cmp	r2, #45	; 0x2d
    d4b4:	d00d      	beq.n	d4d2 <z_cbvprintf_impl+0x1f6>
    d4b6:	2a30      	cmp	r2, #48	; 0x30
    d4b8:	f47f af44 	bne.w	d344 <z_cbvprintf_impl+0x68>
    d4bc:	2301      	movs	r3, #1
	} while (loop);
    d4be:	e733      	b.n	d328 <z_cbvprintf_impl+0x4c>
		switch (*sp) {
    d4c0:	f04f 0c01 	mov.w	ip, #1
    d4c4:	e730      	b.n	d328 <z_cbvprintf_impl+0x4c>
    d4c6:	f04f 0e01 	mov.w	lr, #1
    d4ca:	e72d      	b.n	d328 <z_cbvprintf_impl+0x4c>
    d4cc:	f04f 0801 	mov.w	r8, #1
    d4d0:	e72a      	b.n	d328 <z_cbvprintf_impl+0x4c>
    d4d2:	2001      	movs	r0, #1
    d4d4:	e728      	b.n	d328 <z_cbvprintf_impl+0x4c>
	size_t width = extract_decimal(&sp);
    d4d6:	a809      	add	r0, sp, #36	; 0x24
    d4d8:	f7ff fe9e 	bl	d218 <extract_decimal>
	if (sp != wp) {
    d4dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d4de:	42b3      	cmp	r3, r6
    d4e0:	f43f af74 	beq.w	d3cc <z_cbvprintf_impl+0xf0>
		conv->unsupported |= ((conv->width_value < 0)
    d4e4:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
		conv->width_value = width;
    d4e8:	9013      	str	r0, [sp, #76]	; 0x4c
				      || (width != (size_t)conv->width_value));
    d4ea:	0fc0      	lsrs	r0, r0, #31
		conv->unsupported |= ((conv->width_value < 0)
    d4ec:	f360 0241 	bfi	r2, r0, #1, #1
    d4f0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    d4f4:	e76a      	b.n	d3cc <z_cbvprintf_impl+0xf0>
	size_t prec = extract_decimal(&sp);
    d4f6:	a809      	add	r0, sp, #36	; 0x24
    d4f8:	f7ff fe8e 	bl	d218 <extract_decimal>
	conv->unsupported |= ((conv->prec_value < 0)
    d4fc:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	conv->prec_value = prec;
    d500:	9014      	str	r0, [sp, #80]	; 0x50
	conv->unsupported |= ((conv->prec_value < 0)
    d502:	f3c3 0240 	ubfx	r2, r3, #1, #1
    d506:	ea42 72d0 	orr.w	r2, r2, r0, lsr #31
    d50a:	f362 0341 	bfi	r3, r2, #1, #1
    d50e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	return sp;
    d512:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d514:	e773      	b.n	d3fe <z_cbvprintf_impl+0x122>
	switch (*sp) {
    d516:	2a74      	cmp	r2, #116	; 0x74
    d518:	d026      	beq.n	d568 <z_cbvprintf_impl+0x28c>
    d51a:	2a7a      	cmp	r2, #122	; 0x7a
    d51c:	f47f af7e 	bne.w	d41c <z_cbvprintf_impl+0x140>
		conv->length_mod = LENGTH_Z;
    d520:	2106      	movs	r1, #6
    d522:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d526:	e00c      	b.n	d542 <z_cbvprintf_impl+0x266>
		if (*++sp == 'h') {
    d528:	785a      	ldrb	r2, [r3, #1]
    d52a:	2a68      	cmp	r2, #104	; 0x68
    d52c:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d530:	d106      	bne.n	d540 <z_cbvprintf_impl+0x264>
			conv->length_mod = LENGTH_HH;
    d532:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    d534:	f361 02c6 	bfi	r2, r1, #3, #4
    d538:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
			++sp;
    d53c:	3302      	adds	r3, #2
    d53e:	e76d      	b.n	d41c <z_cbvprintf_impl+0x140>
			conv->length_mod = LENGTH_H;
    d540:	2102      	movs	r1, #2
    d542:	f361 02c6 	bfi	r2, r1, #3, #4
    d546:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		if (*++sp == 'h') {
    d54a:	3301      	adds	r3, #1
    d54c:	e766      	b.n	d41c <z_cbvprintf_impl+0x140>
		if (*++sp == 'l') {
    d54e:	785a      	ldrb	r2, [r3, #1]
    d550:	2a6c      	cmp	r2, #108	; 0x6c
    d552:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d556:	d101      	bne.n	d55c <z_cbvprintf_impl+0x280>
			conv->length_mod = LENGTH_LL;
    d558:	2104      	movs	r1, #4
    d55a:	e7eb      	b.n	d534 <z_cbvprintf_impl+0x258>
			conv->length_mod = LENGTH_L;
    d55c:	2103      	movs	r1, #3
    d55e:	e7f0      	b.n	d542 <z_cbvprintf_impl+0x266>
		conv->length_mod = LENGTH_J;
    d560:	2105      	movs	r1, #5
    d562:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d566:	e7ec      	b.n	d542 <z_cbvprintf_impl+0x266>
		conv->length_mod = LENGTH_T;
    d568:	2107      	movs	r1, #7
    d56a:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d56e:	e7e8      	b.n	d542 <z_cbvprintf_impl+0x266>
		conv->unsupported = true;
    d570:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
    d574:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    d578:	f022 0202 	bic.w	r2, r2, #2
    d57c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    d580:	f042 0202 	orr.w	r2, r2, #2
    d584:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
		break;
    d588:	e7df      	b.n	d54a <z_cbvprintf_impl+0x26e>
	switch (conv->specifier) {
    d58a:	3b6e      	subs	r3, #110	; 0x6e
    d58c:	b2d9      	uxtb	r1, r3
    d58e:	2301      	movs	r3, #1
    d590:	408b      	lsls	r3, r1
    d592:	f240 4182 	movw	r1, #1154	; 0x482
    d596:	420b      	tst	r3, r1
    d598:	d138      	bne.n	d60c <z_cbvprintf_impl+0x330>
    d59a:	f013 0f24 	tst.w	r3, #36	; 0x24
    d59e:	d152      	bne.n	d646 <z_cbvprintf_impl+0x36a>
    d5a0:	07d8      	lsls	r0, r3, #31
    d5a2:	d55d      	bpl.n	d660 <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_PTR;
    d5a4:	2103      	movs	r1, #3
    d5a6:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d5aa:	f361 0302 	bfi	r3, r1, #0, #3
    d5ae:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d5b2:	f002 0378 	and.w	r3, r2, #120	; 0x78
    d5b6:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    d5ba:	424b      	negs	r3, r1
    d5bc:	414b      	adcs	r3, r1
    d5be:	e01b      	b.n	d5f8 <z_cbvprintf_impl+0x31c>
    d5c0:	2001      	movs	r0, #1
	switch (conv->specifier) {
    d5c2:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    d5c6:	b2c9      	uxtb	r1, r1
    d5c8:	fa00 f101 	lsl.w	r1, r0, r1
    d5cc:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    d5d0:	f47f af3e 	bne.w	d450 <z_cbvprintf_impl+0x174>
    d5d4:	f640 0601 	movw	r6, #2049	; 0x801
    d5d8:	4231      	tst	r1, r6
    d5da:	d11d      	bne.n	d618 <z_cbvprintf_impl+0x33c>
    d5dc:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    d5e0:	d03e      	beq.n	d660 <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_SINT;
    d5e2:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d5e6:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d5ea:	f002 0278 	and.w	r2, r2, #120	; 0x78
    d5ee:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    d5f0:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d5f4:	d034      	beq.n	d660 <z_cbvprintf_impl+0x384>
	bool unsupported = false;
    d5f6:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    d5f8:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    d5fc:	f3c2 0140 	ubfx	r1, r2, #1, #1
    d600:	430b      	orrs	r3, r1
    d602:	f363 0241 	bfi	r2, r3, #1, #1
    d606:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
	return sp;
    d60a:	e72e      	b.n	d46a <z_cbvprintf_impl+0x18e>
		conv->specifier_cat = SPECIFIER_UINT;
    d60c:	2102      	movs	r1, #2
    d60e:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d612:	f361 0302 	bfi	r3, r1, #0, #3
    d616:	e7e8      	b.n	d5ea <z_cbvprintf_impl+0x30e>
    d618:	2002      	movs	r0, #2
    d61a:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d61e:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    d622:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d626:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    d628:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			conv->invalid = true;
    d62c:	bf02      	ittt	eq
    d62e:	f89d 1048 	ldrbeq.w	r1, [sp, #72]	; 0x48
    d632:	f041 0101 	orreq.w	r1, r1, #1
    d636:	f88d 1048 	strbeq.w	r1, [sp, #72]	; 0x48
		if (conv->specifier == 'c') {
    d63a:	2b63      	cmp	r3, #99	; 0x63
    d63c:	d1db      	bne.n	d5f6 <z_cbvprintf_impl+0x31a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    d63e:	1e13      	subs	r3, r2, #0
    d640:	bf18      	it	ne
    d642:	2301      	movne	r3, #1
    d644:	e7d8      	b.n	d5f8 <z_cbvprintf_impl+0x31c>
		conv->specifier_cat = SPECIFIER_PTR;
    d646:	2103      	movs	r1, #3
    d648:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    d64c:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    d650:	f361 0302 	bfi	r3, r1, #0, #3
    d654:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    d658:	bf14      	ite	ne
    d65a:	2301      	movne	r3, #1
    d65c:	2300      	moveq	r3, #0
    d65e:	e7cb      	b.n	d5f8 <z_cbvprintf_impl+0x31c>
		conv->invalid = true;
    d660:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d664:	f043 0301 	orr.w	r3, r3, #1
    d668:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		break;
    d66c:	e7c3      	b.n	d5f6 <z_cbvprintf_impl+0x31a>
		} else if (conv->width_present) {
    d66e:	f99d 2048 	ldrsb.w	r2, [sp, #72]	; 0x48
    d672:	2a00      	cmp	r2, #0
		int width = -1;
    d674:	bfac      	ite	ge
    d676:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
    d67a:	f8dd 904c 	ldrlt.w	r9, [sp, #76]	; 0x4c
    d67e:	e706      	b.n	d48e <z_cbvprintf_impl+0x1b2>
		} else if (conv->prec_present) {
    d680:	0798      	lsls	r0, r3, #30
    d682:	f57f af13 	bpl.w	d4ac <z_cbvprintf_impl+0x1d0>
			precision = conv->prec_value;
    d686:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
		conv->pad0_value = 0;
    d68a:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    d68c:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
			= (enum specifier_cat_enum)conv->specifier_cat;
    d690:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
			= (enum length_mod_enum)conv->length_mod;
    d694:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
		enum specifier_cat_enum specifier_cat
    d698:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    d69c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    d69e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    d6a2:	d133      	bne.n	d70c <z_cbvprintf_impl+0x430>
			switch (length_mod) {
    d6a4:	1ecb      	subs	r3, r1, #3
    d6a6:	2b04      	cmp	r3, #4
    d6a8:	d804      	bhi.n	d6b4 <z_cbvprintf_impl+0x3d8>
    d6aa:	e8df f003 	tbb	[pc, r3]
    d6ae:	4621      	.short	0x4621
    d6b0:	2146      	.short	0x2146
    d6b2:	21          	.byte	0x21
    d6b3:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    d6b4:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    d6b6:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    d6b8:	ea4f 72e3 	mov.w	r2, r3, asr #31
    d6bc:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    d6c0:	d11c      	bne.n	d6fc <z_cbvprintf_impl+0x420>
				value->sint = (signed char)value->sint;
    d6c2:	f99d 3040 	ldrsb.w	r3, [sp, #64]	; 0x40
    d6c6:	17da      	asrs	r2, r3, #31
    d6c8:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
				value->sint = va_arg(ap, int);
    d6cc:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    d6ce:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d6d2:	f013 0603 	ands.w	r6, r3, #3
    d6d6:	d050      	beq.n	d77a <z_cbvprintf_impl+0x49e>
			OUTS(sp, fp);
    d6d8:	463a      	mov	r2, r7
    d6da:	4650      	mov	r0, sl
    d6dc:	9b04      	ldr	r3, [sp, #16]
    d6de:	9903      	ldr	r1, [sp, #12]
    d6e0:	f017 f975 	bl	249ce <outs>
    d6e4:	2800      	cmp	r0, #0
    d6e6:	f2c0 814f 	blt.w	d988 <z_cbvprintf_impl+0x6ac>
    d6ea:	4405      	add	r5, r0
			continue;
    d6ec:	9f04      	ldr	r7, [sp, #16]
    d6ee:	e5fd      	b.n	d2ec <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    d6f0:	f854 3b04 	ldr.w	r3, [r4], #4
    d6f4:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    d6f6:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
    d6fa:	e7e8      	b.n	d6ce <z_cbvprintf_impl+0x3f2>
			} else if (length_mod == LENGTH_H) {
    d6fc:	2902      	cmp	r1, #2
    d6fe:	d1e5      	bne.n	d6cc <z_cbvprintf_impl+0x3f0>
				value->sint = (short)value->sint;
    d700:	b21a      	sxth	r2, r3
    d702:	f343 33c0 	sbfx	r3, r3, #15, #1
    d706:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    d70a:	e7df      	b.n	d6cc <z_cbvprintf_impl+0x3f0>
		} else if (specifier_cat == SPECIFIER_UINT) {
    d70c:	2b02      	cmp	r3, #2
    d70e:	d124      	bne.n	d75a <z_cbvprintf_impl+0x47e>
			switch (length_mod) {
    d710:	1ecb      	subs	r3, r1, #3
    d712:	2b04      	cmp	r3, #4
    d714:	d804      	bhi.n	d720 <z_cbvprintf_impl+0x444>
    d716:	e8df f003 	tbb	[pc, r3]
    d71a:	1018      	.short	0x1018
    d71c:	1810      	.short	0x1810
    d71e:	18          	.byte	0x18
    d71f:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    d720:	2901      	cmp	r1, #1
    d722:	f04f 0200 	mov.w	r2, #0
				value->uint = va_arg(ap, unsigned int);
    d726:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    d72a:	d014      	beq.n	d756 <z_cbvprintf_impl+0x47a>
			} else if (length_mod == LENGTH_H) {
    d72c:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    d72e:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			} else if (length_mod == LENGTH_H) {
    d732:	d1cc      	bne.n	d6ce <z_cbvprintf_impl+0x3f2>
				value->uint = (unsigned short)value->uint;
    d734:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    d736:	9310      	str	r3, [sp, #64]	; 0x40
    d738:	e7c9      	b.n	d6ce <z_cbvprintf_impl+0x3f2>
					(uint_value_type)va_arg(ap,
    d73a:	3407      	adds	r4, #7
    d73c:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    d740:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    d744:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    d748:	e7c1      	b.n	d6ce <z_cbvprintf_impl+0x3f2>
					(uint_value_type)va_arg(ap, size_t);
    d74a:	f854 3b04 	ldr.w	r3, [r4], #4
    d74e:	9310      	str	r3, [sp, #64]	; 0x40
    d750:	2300      	movs	r3, #0
    d752:	9311      	str	r3, [sp, #68]	; 0x44
			} else if (length_mod == LENGTH_H) {
    d754:	e7bb      	b.n	d6ce <z_cbvprintf_impl+0x3f2>
				value->uint = (unsigned char)value->uint;
    d756:	b2db      	uxtb	r3, r3
    d758:	e7cd      	b.n	d6f6 <z_cbvprintf_impl+0x41a>
		} else if (specifier_cat == SPECIFIER_FP) {
    d75a:	2b04      	cmp	r3, #4
    d75c:	d108      	bne.n	d770 <z_cbvprintf_impl+0x494>
					(sint_value_type)va_arg(ap, long long);
    d75e:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    d760:	f024 0407 	bic.w	r4, r4, #7
    d764:	e9d4 2300 	ldrd	r2, r3, [r4]
    d768:	3408      	adds	r4, #8
    d76a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    d76e:	e7ae      	b.n	d6ce <z_cbvprintf_impl+0x3f2>
		} else if (specifier_cat == SPECIFIER_PTR) {
    d770:	2b03      	cmp	r3, #3
    d772:	d1ac      	bne.n	d6ce <z_cbvprintf_impl+0x3f2>
			value->ptr = va_arg(ap, void *);
    d774:	f854 3b04 	ldr.w	r3, [r4], #4
    d778:	e7dd      	b.n	d736 <z_cbvprintf_impl+0x45a>
		switch (conv->specifier) {
    d77a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    d77e:	2878      	cmp	r0, #120	; 0x78
    d780:	d8b4      	bhi.n	d6ec <z_cbvprintf_impl+0x410>
    d782:	2862      	cmp	r0, #98	; 0x62
    d784:	d81c      	bhi.n	d7c0 <z_cbvprintf_impl+0x4e4>
    d786:	2825      	cmp	r0, #37	; 0x25
    d788:	f43f adb8 	beq.w	d2fc <z_cbvprintf_impl+0x20>
    d78c:	2858      	cmp	r0, #88	; 0x58
    d78e:	d1ad      	bne.n	d6ec <z_cbvprintf_impl+0x410>
			bps = encode_uint(value->uint, conv, buf, bpe);
    d790:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    d794:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    d798:	9300      	str	r3, [sp, #0]
    d79a:	aa12      	add	r2, sp, #72	; 0x48
    d79c:	ab0a      	add	r3, sp, #40	; 0x28
    d79e:	f7ff fd51 	bl	d244 <encode_uint>
			if (precision >= 0) {
    d7a2:	f1bb 0f00 	cmp.w	fp, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    d7a6:	4607      	mov	r7, r0
			if (precision >= 0) {
    d7a8:	f280 8097 	bge.w	d8da <z_cbvprintf_impl+0x5fe>
		if (bps == NULL) {
    d7ac:	2f00      	cmp	r7, #0
    d7ae:	d09d      	beq.n	d6ec <z_cbvprintf_impl+0x410>
		size_t nj_len = (bpe - bps);
    d7b0:	f10d 083e 	add.w	r8, sp, #62	; 0x3e
    d7b4:	eba8 0007 	sub.w	r0, r8, r7
		if (sign != 0) {
    d7b8:	2e00      	cmp	r6, #0
    d7ba:	d04e      	beq.n	d85a <z_cbvprintf_impl+0x57e>
			nj_len += 1U;
    d7bc:	3001      	adds	r0, #1
    d7be:	e04c      	b.n	d85a <z_cbvprintf_impl+0x57e>
		switch (conv->specifier) {
    d7c0:	3863      	subs	r0, #99	; 0x63
    d7c2:	2815      	cmp	r0, #21
    d7c4:	d892      	bhi.n	d6ec <z_cbvprintf_impl+0x410>
    d7c6:	a201      	add	r2, pc, #4	; (adr r2, d7cc <z_cbvprintf_impl+0x4f0>)
    d7c8:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    d7cc:	0000d84b 	.word	0x0000d84b
    d7d0:	0000d8b1 	.word	0x0000d8b1
    d7d4:	0000d6ed 	.word	0x0000d6ed
    d7d8:	0000d6ed 	.word	0x0000d6ed
    d7dc:	0000d6ed 	.word	0x0000d6ed
    d7e0:	0000d6ed 	.word	0x0000d6ed
    d7e4:	0000d8b1 	.word	0x0000d8b1
    d7e8:	0000d6ed 	.word	0x0000d6ed
    d7ec:	0000d6ed 	.word	0x0000d6ed
    d7f0:	0000d6ed 	.word	0x0000d6ed
    d7f4:	0000d6ed 	.word	0x0000d6ed
    d7f8:	0000d939 	.word	0x0000d939
    d7fc:	0000d8d5 	.word	0x0000d8d5
    d800:	0000d8fb 	.word	0x0000d8fb
    d804:	0000d6ed 	.word	0x0000d6ed
    d808:	0000d6ed 	.word	0x0000d6ed
    d80c:	0000d825 	.word	0x0000d825
    d810:	0000d6ed 	.word	0x0000d6ed
    d814:	0000d8d5 	.word	0x0000d8d5
    d818:	0000d6ed 	.word	0x0000d6ed
    d81c:	0000d6ed 	.word	0x0000d6ed
    d820:	0000d8d5 	.word	0x0000d8d5
			if (precision >= 0) {
    d824:	f1bb 0f00 	cmp.w	fp, #0
			bps = (const char *)value->ptr;
    d828:	9f10      	ldr	r7, [sp, #64]	; 0x40
			if (precision >= 0) {
    d82a:	db0a      	blt.n	d842 <z_cbvprintf_impl+0x566>
				len = strnlen(bps, precision);
    d82c:	4659      	mov	r1, fp
    d82e:	4638      	mov	r0, r7
    d830:	f01b ffe0 	bl	297f4 <strnlen>
			bpe = bps + len;
    d834:	eb07 0800 	add.w	r8, r7, r0
		if (bps == NULL) {
    d838:	2f00      	cmp	r7, #0
    d83a:	f43f af57 	beq.w	d6ec <z_cbvprintf_impl+0x410>
		char sign = 0;
    d83e:	2600      	movs	r6, #0
    d840:	e00b      	b.n	d85a <z_cbvprintf_impl+0x57e>
				len = strlen(bps);
    d842:	4638      	mov	r0, r7
    d844:	f7fb fd8c 	bl	9360 <strlen>
    d848:	e7f4      	b.n	d834 <z_cbvprintf_impl+0x558>
		char sign = 0;
    d84a:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
    d84c:	2001      	movs	r0, #1
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    d84e:	9b10      	ldr	r3, [sp, #64]	; 0x40
			bpe = buf + 1;
    d850:	f10d 0829 	add.w	r8, sp, #41	; 0x29
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    d854:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
			bps = buf;
    d858:	af0a      	add	r7, sp, #40	; 0x28
		if (conv->altform_0c) {
    d85a:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d85e:	f013 0210 	ands.w	r2, r3, #16
    d862:	9205      	str	r2, [sp, #20]
    d864:	f000 8083 	beq.w	d96e <z_cbvprintf_impl+0x692>
			nj_len += 2U;
    d868:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    d86a:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    d86c:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
			nj_len += conv->pad0_pre_exp;
    d870:	bf48      	it	mi
    d872:	9b14      	ldrmi	r3, [sp, #80]	; 0x50
		nj_len += conv->pad0_value;
    d874:	4458      	add	r0, fp
			nj_len += conv->pad0_pre_exp;
    d876:	bf48      	it	mi
    d878:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    d87a:	f1b9 0f00 	cmp.w	r9, #0
    d87e:	f340 8090 	ble.w	d9a2 <z_cbvprintf_impl+0x6c6>
			if (!conv->flag_dash) {
    d882:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
			width -= (int)nj_len;
    d886:	eba9 0900 	sub.w	r9, r9, r0
			if (!conv->flag_dash) {
    d88a:	f3c2 0380 	ubfx	r3, r2, #2, #1
    d88e:	0750      	lsls	r0, r2, #29
    d890:	9306      	str	r3, [sp, #24]
    d892:	f100 8086 	bmi.w	d9a2 <z_cbvprintf_impl+0x6c6>
				if (conv->flag_zero) {
    d896:	0651      	lsls	r1, r2, #25
    d898:	d579      	bpl.n	d98e <z_cbvprintf_impl+0x6b2>
					if (sign != 0) {
    d89a:	b13e      	cbz	r6, d8ac <z_cbvprintf_impl+0x5d0>
						OUTC(sign);
    d89c:	4630      	mov	r0, r6
    d89e:	9903      	ldr	r1, [sp, #12]
    d8a0:	47d0      	blx	sl
    d8a2:	2800      	cmp	r0, #0
    d8a4:	db70      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    d8a6:	9b06      	ldr	r3, [sp, #24]
    d8a8:	3501      	adds	r5, #1
    d8aa:	461e      	mov	r6, r3
					pad = '0';
    d8ac:	2230      	movs	r2, #48	; 0x30
    d8ae:	e06f      	b.n	d990 <z_cbvprintf_impl+0x6b4>
			if (conv->flag_plus) {
    d8b0:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    d8b2:	bf5a      	itte	pl
    d8b4:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    d8b8:	015e      	lslpl	r6, r3, #5
				sign = '+';
    d8ba:	262b      	movmi	r6, #43	; 0x2b
			sint = value->sint;
    d8bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
			if (sint < 0) {
    d8c0:	2b00      	cmp	r3, #0
    d8c2:	f6bf af65 	bge.w	d790 <z_cbvprintf_impl+0x4b4>
				value->uint = (uint_value_type)-sint;
    d8c6:	4252      	negs	r2, r2
    d8c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
    d8cc:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
    d8ce:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    d8d2:	e75d      	b.n	d790 <z_cbvprintf_impl+0x4b4>
		switch (conv->specifier) {
    d8d4:	2600      	movs	r6, #0
    d8d6:	e75b      	b.n	d790 <z_cbvprintf_impl+0x4b4>
		char sign = 0;
    d8d8:	2600      	movs	r6, #0
				conv->flag_zero = false;
    d8da:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				size_t len = bpe - bps;
    d8de:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    d8e2:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    d8e4:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    d8e8:	459b      	cmp	fp, r3
				conv->flag_zero = false;
    d8ea:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				if (len < (size_t)precision) {
    d8ee:	f67f af5d 	bls.w	d7ac <z_cbvprintf_impl+0x4d0>
					conv->pad0_value = precision - (int)len;
    d8f2:	ebab 0303 	sub.w	r3, fp, r3
    d8f6:	9313      	str	r3, [sp, #76]	; 0x4c
    d8f8:	e758      	b.n	d7ac <z_cbvprintf_impl+0x4d0>
			if (value->ptr != NULL) {
    d8fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    d8fc:	b380      	cbz	r0, d960 <z_cbvprintf_impl+0x684>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    d8fe:	f10d 083e 	add.w	r8, sp, #62	; 0x3e
    d902:	ab0a      	add	r3, sp, #40	; 0x28
    d904:	2100      	movs	r1, #0
    d906:	f8cd 8000 	str.w	r8, [sp]
    d90a:	aa12      	add	r2, sp, #72	; 0x48
    d90c:	f7ff fc9a 	bl	d244 <encode_uint>
				conv->altform_0c = true;
    d910:	f8bd 304a 	ldrh.w	r3, [sp, #74]	; 0x4a
			if (precision >= 0) {
    d914:	f1bb 0f00 	cmp.w	fp, #0
				conv->altform_0c = true;
    d918:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    d91c:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    d920:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    d924:	4607      	mov	r7, r0
				conv->altform_0c = true;
    d926:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
			if (precision >= 0) {
    d92a:	dad5      	bge.n	d8d8 <z_cbvprintf_impl+0x5fc>
		if (bps == NULL) {
    d92c:	2800      	cmp	r0, #0
    d92e:	f43f aedd 	beq.w	d6ec <z_cbvprintf_impl+0x410>
		size_t nj_len = (bpe - bps);
    d932:	eba8 0000 	sub.w	r0, r8, r0
    d936:	e782      	b.n	d83e <z_cbvprintf_impl+0x562>
				store_count(conv, value->ptr, count);
    d938:	9b10      	ldr	r3, [sp, #64]	; 0x40
	switch ((enum length_mod_enum)conv->length_mod) {
    d93a:	2907      	cmp	r1, #7
    d93c:	f63f aed6 	bhi.w	d6ec <z_cbvprintf_impl+0x410>
    d940:	e8df f001 	tbb	[pc, r1]
    d944:	0c06040c 	.word	0x0c06040c
    d948:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    d94c:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    d94e:	e6cd      	b.n	d6ec <z_cbvprintf_impl+0x410>
		*(short *)dp = (short)count;
    d950:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    d952:	e6cb      	b.n	d6ec <z_cbvprintf_impl+0x410>
		*(intmax_t *)dp = (intmax_t)count;
    d954:	17ea      	asrs	r2, r5, #31
    d956:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    d95a:	e6c7      	b.n	d6ec <z_cbvprintf_impl+0x410>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    d95c:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    d95e:	e6c5      	b.n	d6ec <z_cbvprintf_impl+0x410>
			bpe = bps + 5;
    d960:	f8df 80bc 	ldr.w	r8, [pc, #188]	; da20 <z_cbvprintf_impl+0x744>
		char sign = 0;
    d964:	4606      	mov	r6, r0
    d966:	f1a8 0705 	sub.w	r7, r8, #5
		size_t nj_len = (bpe - bps);
    d96a:	2005      	movs	r0, #5
    d96c:	e775      	b.n	d85a <z_cbvprintf_impl+0x57e>
		} else if (conv->altform_0) {
    d96e:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    d970:	bf48      	it	mi
    d972:	3001      	addmi	r0, #1
    d974:	e779      	b.n	d86a <z_cbvprintf_impl+0x58e>
					OUTC(pad);
    d976:	4610      	mov	r0, r2
    d978:	9307      	str	r3, [sp, #28]
    d97a:	9206      	str	r2, [sp, #24]
    d97c:	9903      	ldr	r1, [sp, #12]
    d97e:	47d0      	blx	sl
    d980:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    d984:	2800      	cmp	r0, #0
    d986:	da04      	bge.n	d992 <z_cbvprintf_impl+0x6b6>
#undef OUTS
#undef OUTC
}
    d988:	b017      	add	sp, #92	; 0x5c
    d98a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    d98e:	2220      	movs	r2, #32
					pad = '0';
    d990:	464b      	mov	r3, r9
				while (width-- > 0) {
    d992:	4619      	mov	r1, r3
    d994:	2900      	cmp	r1, #0
    d996:	f103 33ff 	add.w	r3, r3, #4294967295
    d99a:	dcec      	bgt.n	d976 <z_cbvprintf_impl+0x69a>
    d99c:	444d      	add	r5, r9
    d99e:	4699      	mov	r9, r3
    d9a0:	1a6d      	subs	r5, r5, r1
		if (sign != 0) {
    d9a2:	b12e      	cbz	r6, d9b0 <z_cbvprintf_impl+0x6d4>
			OUTC(sign);
    d9a4:	4630      	mov	r0, r6
    d9a6:	9903      	ldr	r1, [sp, #12]
    d9a8:	47d0      	blx	sl
    d9aa:	2800      	cmp	r0, #0
    d9ac:	dbec      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    d9ae:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    d9b0:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d9b4:	06da      	lsls	r2, r3, #27
    d9b6:	d401      	bmi.n	d9bc <z_cbvprintf_impl+0x6e0>
    d9b8:	071b      	lsls	r3, r3, #28
    d9ba:	d505      	bpl.n	d9c8 <z_cbvprintf_impl+0x6ec>
				OUTC('0');
    d9bc:	2030      	movs	r0, #48	; 0x30
    d9be:	9903      	ldr	r1, [sp, #12]
    d9c0:	47d0      	blx	sl
    d9c2:	2800      	cmp	r0, #0
    d9c4:	dbe0      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    d9c6:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    d9c8:	9b05      	ldr	r3, [sp, #20]
    d9ca:	b133      	cbz	r3, d9da <z_cbvprintf_impl+0x6fe>
				OUTC(conv->specifier);
    d9cc:	9903      	ldr	r1, [sp, #12]
    d9ce:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    d9d2:	47d0      	blx	sl
    d9d4:	2800      	cmp	r0, #0
    d9d6:	dbd7      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    d9d8:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    d9da:	44ab      	add	fp, r5
    d9dc:	e005      	b.n	d9ea <z_cbvprintf_impl+0x70e>
				OUTC('0');
    d9de:	2030      	movs	r0, #48	; 0x30
    d9e0:	9903      	ldr	r1, [sp, #12]
    d9e2:	47d0      	blx	sl
    d9e4:	2800      	cmp	r0, #0
    d9e6:	dbcf      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    d9e8:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    d9ea:	ebab 0305 	sub.w	r3, fp, r5
    d9ee:	2b00      	cmp	r3, #0
    d9f0:	dcf5      	bgt.n	d9de <z_cbvprintf_impl+0x702>
			OUTS(bps, bpe);
    d9f2:	4643      	mov	r3, r8
    d9f4:	463a      	mov	r2, r7
    d9f6:	4650      	mov	r0, sl
    d9f8:	9903      	ldr	r1, [sp, #12]
    d9fa:	f016 ffe8 	bl	249ce <outs>
    d9fe:	2800      	cmp	r0, #0
    da00:	dbc2      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    da02:	4405      	add	r5, r0
		while (width > 0) {
    da04:	44a9      	add	r9, r5
    da06:	eba9 0305 	sub.w	r3, r9, r5
    da0a:	2b00      	cmp	r3, #0
    da0c:	f77f ae6e 	ble.w	d6ec <z_cbvprintf_impl+0x410>
			OUTC(' ');
    da10:	2020      	movs	r0, #32
    da12:	9903      	ldr	r1, [sp, #12]
    da14:	47d0      	blx	sl
    da16:	2800      	cmp	r0, #0
    da18:	dbb6      	blt.n	d988 <z_cbvprintf_impl+0x6ac>
    da1a:	3501      	adds	r5, #1
			--width;
    da1c:	e7f3      	b.n	da06 <z_cbvprintf_impl+0x72a>
    da1e:	bf00      	nop
    da20:	0002c162 	.word	0x0002c162

0000da24 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    da24:	b148      	cbz	r0, da3a <arch_busy_wait+0x16>

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    da26:	4b05      	ldr	r3, [pc, #20]	; (da3c <arch_busy_wait+0x18>)
    da28:	4a05      	ldr	r2, [pc, #20]	; (da40 <arch_busy_wait+0x1c>)
    da2a:	681b      	ldr	r3, [r3, #0]
    da2c:	fbb3 f3f2 	udiv	r3, r3, r2
    delay_cycles(cycles);
    da30:	4358      	muls	r0, r3
    da32:	4b04      	ldr	r3, [pc, #16]	; (da44 <arch_busy_wait+0x20>)
    da34:	f043 0301 	orr.w	r3, r3, #1
    da38:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    da3a:	4770      	bx	lr
    da3c:	20008684 	.word	0x20008684
    da40:	000f4240 	.word	0x000f4240
    da44:	0002a5d0 	.word	0x0002a5d0

0000da48 <z_log_msg_runtime_create.constprop.0>:
 *
 * @param fmt String.
 *
 * @param ... String arguments.
 */
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    da48:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
					     size_t dlen, uint32_t package_flags,
					     const char *fmt, ...)
{
	va_list ap;

	va_start(ap, fmt);
    da4a:	ab0b      	add	r3, sp, #44	; 0x2c
    da4c:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    da4e:	9303      	str	r3, [sp, #12]
    da50:	4b05      	ldr	r3, [pc, #20]	; (da68 <z_log_msg_runtime_create.constprop.0+0x20>)
    da52:	2201      	movs	r2, #1
    da54:	9302      	str	r3, [sp, #8]
    da56:	2300      	movs	r3, #0
    da58:	4618      	mov	r0, r3
    da5a:	e9cd 3300 	strd	r3, r3, [sp]
    da5e:	f000 fb09 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
	z_log_msg_runtime_vcreate(domain_id, source, level,
				   data, dlen, package_flags, fmt, ap);
	va_end(ap);
}
    da62:	b007      	add	sp, #28
    da64:	f85d fb04 	ldr.w	pc, [sp], #4
    da68:	0002c167 	.word	0x0002c167

0000da6c <ppi_ipc_to_rtc.isra.0>:
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
}

NRF_STATIC_INLINE nrf_ipc_event_t nrf_ipc_receive_event_get(uint8_t index)
{
    NRFX_ASSERT(index < IPC_CH_NUM);
    da6c:	2a0f      	cmp	r2, #15
/* Setup or clear connection from IPC_RECEIVE to RTC_CAPTURE
 *
 * @param channels Details about channels
 * @param setup If true connection is setup, else it is cleared.
 */
static void ppi_ipc_to_rtc(union rtc_sync_channels channels, bool setup)
    da6e:	b570      	push	{r4, r5, r6, lr}
    da70:	4605      	mov	r5, r0
    da72:	461e      	mov	r6, r3
    da74:	4608      	mov	r0, r1
    da76:	d90b      	bls.n	da90 <ppi_ipc_to_rtc.isra.0+0x24>
    da78:	491d      	ldr	r1, [pc, #116]	; (daf0 <ppi_ipc_to_rtc.isra.0+0x84>)
    da7a:	481e      	ldr	r0, [pc, #120]	; (daf4 <ppi_ipc_to_rtc.isra.0+0x88>)
    da7c:	f240 13e7 	movw	r3, #487	; 0x1e7
    da80:	4a1d      	ldr	r2, [pc, #116]	; (daf8 <ppi_ipc_to_rtc.isra.0+0x8c>)
    da82:	f016 ffc2 	bl	24a0a <assert_print>
    da86:	f240 11e7 	movw	r1, #487	; 0x1e7
    da8a:	481b      	ldr	r0, [pc, #108]	; (daf8 <ppi_ipc_to_rtc.isra.0+0x8c>)
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    da8c:	f016 ffb6 	bl	249fc <assert_post_action>
    return (nrf_ipc_event_t)(NRFX_OFFSETOF(NRF_IPC_Type, EVENTS_RECEIVE[index]));
    da90:	0094      	lsls	r4, r2, #2
{
	nrf_ipc_event_t ipc_evt = nrf_ipc_receive_event_get(channels.ch.ipc_in);
	uint32_t task_addr = z_nrf_rtc_timer_capture_task_address_get(channels.ch.rtc);
    da92:	f00e f917 	bl	1bcc4 <z_nrf_rtc_timer_capture_task_address_get>

	if (setup) {
    da96:	f504 72c0 	add.w	r2, r4, #384	; 0x180
    da9a:	b1ae      	cbz	r6, dac8 <ppi_ipc_to_rtc.isra.0+0x5c>
    da9c:	b950      	cbnz	r0, dab4 <ppi_ipc_to_rtc.isra.0+0x48>
    da9e:	4917      	ldr	r1, [pc, #92]	; (dafc <ppi_ipc_to_rtc.isra.0+0x90>)
    daa0:	f240 234e 	movw	r3, #590	; 0x24e
    daa4:	4a16      	ldr	r2, [pc, #88]	; (db00 <ppi_ipc_to_rtc.isra.0+0x94>)
    daa6:	4813      	ldr	r0, [pc, #76]	; (daf4 <ppi_ipc_to_rtc.isra.0+0x88>)
    daa8:	f016 ffaf 	bl	24a0a <assert_print>
    daac:	f240 214e 	movw	r1, #590	; 0x24e
    dab0:	4813      	ldr	r0, [pc, #76]	; (db00 <ppi_ipc_to_rtc.isra.0+0x94>)
    dab2:	e7eb      	b.n	da8c <ppi_ipc_to_rtc.isra.0+0x20>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
    dab4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    dab8:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
    dabc:	f502 3228 	add.w	r2, r2, #172032	; 0x2a000
    dac0:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    dac4:	6015      	str	r5, [r2, #0]
		nrf_ipc_publish_set(NRF_IPC, ipc_evt, channels.ch.ppi);
	} else {
		nrfx_gppi_task_endpoint_clear(channels.ch.ppi, task_addr);
		nrf_ipc_publish_clear(NRF_IPC, ipc_evt);
	}
}
    dac6:	bd70      	pop	{r4, r5, r6, pc}
    *((volatile uint32_t *)(eep + 0x80uL)) = 0;
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_clear(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    dac8:	b948      	cbnz	r0, dade <ppi_ipc_to_rtc.isra.0+0x72>
    daca:	490c      	ldr	r1, [pc, #48]	; (dafc <ppi_ipc_to_rtc.isra.0+0x90>)
    dacc:	f240 2363 	movw	r3, #611	; 0x263
    dad0:	4a0b      	ldr	r2, [pc, #44]	; (db00 <ppi_ipc_to_rtc.isra.0+0x94>)
    dad2:	4808      	ldr	r0, [pc, #32]	; (daf4 <ppi_ipc_to_rtc.isra.0+0x88>)
    dad4:	f016 ff99 	bl	24a0a <assert_print>
    dad8:	f240 2163 	movw	r1, #611	; 0x263
    dadc:	e7e8      	b.n	dab0 <ppi_ipc_to_rtc.isra.0+0x44>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
    dade:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    dae2:	f502 3228 	add.w	r2, r2, #172032	; 0x2a000
    (void)channel;
    *((volatile uint32_t *)(tep + 0x80uL)) = 0;
    dae6:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
    daea:	6016      	str	r6, [r2, #0]
    daec:	e7eb      	b.n	dac6 <ppi_ipc_to_rtc.isra.0+0x5a>
    daee:	bf00      	nop
    daf0:	0002c1c1 	.word	0x0002c1c1
    daf4:	0002b3a9 	.word	0x0002b3a9
    daf8:	0002c18f 	.word	0x0002c18f
    dafc:	0002c204 	.word	0x0002c204
    db00:	0002c1cc 	.word	0x0002c1cc

0000db04 <sync_rtc_setup>:
	return mbox_set_enabled(&channel, true);
}

/* Setup RTC synchronization. */
static int sync_rtc_setup(const struct device *unused)
{
    db04:	b570      	push	{r4, r5, r6, lr}
    db06:	b086      	sub	sp, #24
	nrfx_err_t err;
	union rtc_sync_channels channels;
	int32_t sync_rtc_ch;
	int rv;

	err = nrfx_dppi_channel_alloc(&channels.ch.ppi);
    db08:	a805      	add	r0, sp, #20
    db0a:	f00e ff8f 	bl	1ca2c <nrfx_dppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    db0e:	4b25      	ldr	r3, [pc, #148]	; (dba4 <sync_rtc_setup+0xa0>)
    db10:	4298      	cmp	r0, r3
    db12:	d143      	bne.n	db9c <sync_rtc_setup+0x98>
		rv = -ENODEV;
		goto bail;
	}

	sync_rtc_ch = z_nrf_rtc_timer_chan_alloc();
    db14:	f00e faca 	bl	1c0ac <z_nrf_rtc_timer_chan_alloc>
	if (sync_rtc_ch < 0) {
    db18:	1e04      	subs	r4, r0, #0
    db1a:	da0f      	bge.n	db3c <sync_rtc_setup+0x38>
		nrfx_dppi_channel_free(channels.ch.ppi);
    db1c:	f89d 0014 	ldrb.w	r0, [sp, #20]
    db20:	f00e ff8a 	bl	1ca38 <nrfx_dppi_channel_free>
		irq_unlock(key);
	}

bail:
	if (rv != 0) {
		LOG_ERR("Failed synchronized RTC setup (err: %d)", rv);
    db24:	4b20      	ldr	r3, [pc, #128]	; (dba8 <sync_rtc_setup+0xa4>)
    db26:	2201      	movs	r2, #1
    db28:	9302      	str	r3, [sp, #8]
    db2a:	2300      	movs	r3, #0
    db2c:	491f      	ldr	r1, [pc, #124]	; (dbac <sync_rtc_setup+0xa8>)
    db2e:	4618      	mov	r0, r3
    db30:	e9cd 3300 	strd	r3, r3, [sp]
    db34:	9403      	str	r4, [sp, #12]
    db36:	f7ff ff87 	bl	da48 <z_log_msg_runtime_create.constprop.0>
	}

	return rv;
    db3a:	e02c      	b.n	db96 <sync_rtc_setup+0x92>
	channels.ch.ipc_out = CONFIG_NRF53_SYNC_RTC_IPM_OUT;
    db3c:	f640 0307 	movw	r3, #2055	; 0x807
 */
static inline int mbox_register_callback(const struct mbox_channel *channel,
					 mbox_callback_t cb,
					 void *user_data)
{
	const struct mbox_driver_api *api =
    db40:	4d1b      	ldr	r5, [pc, #108]	; (dbb0 <sync_rtc_setup+0xac>)
	channels.ch.rtc = (uint8_t)sync_rtc_ch;
    db42:	f88d 4015 	strb.w	r4, [sp, #21]
		(const struct mbox_driver_api *)channel->dev->api;

	if (api->register_callback == NULL) {
    db46:	68ae      	ldr	r6, [r5, #8]
	channels.ch.ipc_out = CONFIG_NRF53_SYNC_RTC_IPM_OUT;
    db48:	f8ad 3016 	strh.w	r3, [sp, #22]
    db4c:	6874      	ldr	r4, [r6, #4]
	rv = mbox_rx_init((void *)channels.raw);
    db4e:	9b05      	ldr	r3, [sp, #20]
    db50:	b914      	cbnz	r4, db58 <sync_rtc_setup+0x54>
		return -ENOSYS;
    db52:	f06f 0457 	mvn.w	r4, #87	; 0x57
    db56:	e7e5      	b.n	db24 <sync_rtc_setup+0x20>
	}

	return api->register_callback(channel->dev, channel->id, cb, user_data);
    db58:	2108      	movs	r1, #8
    db5a:	4628      	mov	r0, r5
    db5c:	4a15      	ldr	r2, [pc, #84]	; (dbb4 <sync_rtc_setup+0xb0>)
    db5e:	47a0      	blx	r4
	if (err < 0) {
    db60:	1e04      	subs	r4, r0, #0
    db62:	dbdf      	blt.n	db24 <sync_rtc_setup+0x20>
static inline int z_impl_mbox_set_enabled(const struct mbox_channel *channel, bool enable)
{
	const struct mbox_driver_api *api =
		(const struct mbox_driver_api *)channel->dev->api;

	if (api->set_enabled == NULL) {
    db64:	6933      	ldr	r3, [r6, #16]
    db66:	2b00      	cmp	r3, #0
    db68:	d0f3      	beq.n	db52 <sync_rtc_setup+0x4e>
		return -ENOSYS;
	}

	return api->set_enabled(channel->dev, channel->id, enable);
    db6a:	2201      	movs	r2, #1
    db6c:	2108      	movs	r1, #8
    db6e:	4628      	mov	r0, r5
    db70:	4798      	blx	r3
	if (rv < 0) {
    db72:	1e04      	subs	r4, r0, #0
    db74:	dbd6      	blt.n	db24 <sync_rtc_setup+0x20>
	nrfx_gppi_channels_enable(BIT(channels.ch.ppi));
    db76:	2301      	movs	r3, #1
    db78:	f89d 0014 	ldrb.w	r0, [sp, #20]
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    db7c:	4a0e      	ldr	r2, [pc, #56]	; (dbb8 <sync_rtc_setup+0xb4>)
    db7e:	fa03 f100 	lsl.w	r1, r3, r0
    db82:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
		ppi_ipc_to_rtc(channels, true);
    db86:	f89d 2017 	ldrb.w	r2, [sp, #23]
    db8a:	f89d 1015 	ldrb.w	r1, [sp, #21]
    db8e:	f7ff ff6d 	bl	da6c <ppi_ipc_to_rtc.isra.0>
	if (rv != 0) {
    db92:	2c00      	cmp	r4, #0
    db94:	d1c6      	bne.n	db24 <sync_rtc_setup+0x20>
}
    db96:	4620      	mov	r0, r4
    db98:	b006      	add	sp, #24
    db9a:	bd70      	pop	{r4, r5, r6, pc}
		rv = -ENODEV;
    db9c:	f06f 0412 	mvn.w	r4, #18
    dba0:	e7c0      	b.n	db24 <sync_rtc_setup+0x20>
    dba2:	bf00      	nop
    dba4:	0bad0000 	.word	0x0bad0000
    dba8:	0002c167 	.word	0x0002c167
    dbac:	0002a4e4 	.word	0x0002a4e4
    dbb0:	00029f2c 	.word	0x00029f2c
    dbb4:	0000dc6d 	.word	0x0000dc6d
    dbb8:	40017000 	.word	0x40017000

0000dbbc <rtc_cb>:
{
    dbbc:	b570      	push	{r4, r5, r6, lr}
    dbbe:	9e04      	ldr	r6, [sp, #16]
    dbc0:	f3c6 4407 	ubfx	r4, r6, #16, #8
static void ppi_rtc_to_ipc(union rtc_sync_channels channels, bool setup)
    dbc4:	b2f5      	uxtb	r5, r6
	uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc);
    dbc6:	f3c6 2607 	ubfx	r6, r6, #8, #8
    dbca:	4630      	mov	r0, r6
    dbcc:	f00e f860 	bl	1bc90 <z_nrf_rtc_timer_compare_evt_address_get>
    NRFX_ASSERT(index < IPC_CH_NUM);
    dbd0:	2c0f      	cmp	r4, #15
    dbd2:	d90b      	bls.n	dbec <rtc_cb+0x30>
    dbd4:	491b      	ldr	r1, [pc, #108]	; (dc44 <rtc_cb+0x88>)
    dbd6:	481c      	ldr	r0, [pc, #112]	; (dc48 <rtc_cb+0x8c>)
    dbd8:	f240 13e1 	movw	r3, #481	; 0x1e1
    dbdc:	4a1b      	ldr	r2, [pc, #108]	; (dc4c <rtc_cb+0x90>)
    dbde:	f016 ff14 	bl	24a0a <assert_print>
    dbe2:	f240 11e1 	movw	r1, #481	; 0x1e1
    dbe6:	4819      	ldr	r0, [pc, #100]	; (dc4c <rtc_cb+0x90>)
    NRFX_ASSERT(eep);
    dbe8:	f016 ff08 	bl	249fc <assert_post_action>
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
    dbec:	00a4      	lsls	r4, r4, #2
    dbee:	b2e4      	uxtb	r4, r4
    dbf0:	b950      	cbnz	r0, dc08 <rtc_cb+0x4c>
    dbf2:	4917      	ldr	r1, [pc, #92]	; (dc50 <rtc_cb+0x94>)
    dbf4:	4814      	ldr	r0, [pc, #80]	; (dc48 <rtc_cb+0x8c>)
    dbf6:	f44f 7317 	mov.w	r3, #604	; 0x25c
    dbfa:	4a16      	ldr	r2, [pc, #88]	; (dc54 <rtc_cb+0x98>)
    dbfc:	f016 ff05 	bl	24a0a <assert_print>
    dc00:	f44f 7117 	mov.w	r1, #604	; 0x25c
    dc04:	4813      	ldr	r0, [pc, #76]	; (dc54 <rtc_cb+0x98>)
    dc06:	e7ef      	b.n	dbe8 <rtc_cb+0x2c>
    *((volatile uint32_t *)(eep + 0x80uL)) = 0;
    dc08:	2200      	movs	r2, #0
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
    dc0a:	4b13      	ldr	r3, [pc, #76]	; (dc58 <rtc_cb+0x9c>)
    dc0c:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
    dc10:	511a      	str	r2, [r3, r4]
	nrfx_gppi_channels_disable(BIT(channels.ch.ppi));
    dc12:	2301      	movs	r3, #1
}

NRF_STATIC_INLINE void nrf_dppi_channels_disable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENCLR = mask;
    dc14:	4a11      	ldr	r2, [pc, #68]	; (dc5c <rtc_cb+0xa0>)
    dc16:	40ab      	lsls	r3, r5
    dc18:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
	z_nrf_rtc_timer_chan_free(channels.ch.rtc);
    dc1c:	4630      	mov	r0, r6
    dc1e:	f00e fa63 	bl	1c0e8 <z_nrf_rtc_timer_chan_free>
	err = nrfx_dppi_channel_free(channels.ch.ppi);
    dc22:	4628      	mov	r0, r5
    dc24:	f00e ff08 	bl	1ca38 <nrfx_dppi_channel_free>
	__ASSERT_NO_MSG(err == NRFX_SUCCESS);
    dc28:	4b0d      	ldr	r3, [pc, #52]	; (dc60 <rtc_cb+0xa4>)
    dc2a:	4298      	cmp	r0, r3
    dc2c:	d008      	beq.n	dc40 <rtc_cb+0x84>
    dc2e:	490d      	ldr	r1, [pc, #52]	; (dc64 <rtc_cb+0xa8>)
    dc30:	4805      	ldr	r0, [pc, #20]	; (dc48 <rtc_cb+0x8c>)
    dc32:	2374      	movs	r3, #116	; 0x74
    dc34:	4a0c      	ldr	r2, [pc, #48]	; (dc68 <rtc_cb+0xac>)
    dc36:	f016 fee8 	bl	24a0a <assert_print>
    dc3a:	2174      	movs	r1, #116	; 0x74
    dc3c:	480a      	ldr	r0, [pc, #40]	; (dc68 <rtc_cb+0xac>)
    dc3e:	e7d3      	b.n	dbe8 <rtc_cb+0x2c>
}
    dc40:	bd70      	pop	{r4, r5, r6, pc}
    dc42:	bf00      	nop
    dc44:	0002c1c1 	.word	0x0002c1c1
    dc48:	0002b3a9 	.word	0x0002b3a9
    dc4c:	0002c18f 	.word	0x0002c18f
    dc50:	0002c208 	.word	0x0002c208
    dc54:	0002c1cc 	.word	0x0002c1cc
    dc58:	4002a080 	.word	0x4002a080
    dc5c:	40017000 	.word	0x40017000
    dc60:	0bad0000 	.word	0x0bad0000
    dc64:	0002c243 	.word	0x0002c243
    dc68:	0002c20c 	.word	0x0002c20c

0000dc6c <mbox_callback>:
{
    dc6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    dc70:	4614      	mov	r4, r2
	if (api->set_enabled == NULL) {
    dc72:	6883      	ldr	r3, [r0, #8]
    dc74:	691b      	ldr	r3, [r3, #16]
    dc76:	b94b      	cbnz	r3, dc8c <mbox_callback+0x20>
	__ASSERT_NO_MSG(err == 0);
    dc78:	4927      	ldr	r1, [pc, #156]	; (dd18 <mbox_callback+0xac>)
    dc7a:	4828      	ldr	r0, [pc, #160]	; (dd1c <mbox_callback+0xb0>)
    dc7c:	23ca      	movs	r3, #202	; 0xca
    dc7e:	4a28      	ldr	r2, [pc, #160]	; (dd20 <mbox_callback+0xb4>)
    dc80:	f016 fec3 	bl	24a0a <assert_print>
    dc84:	21ca      	movs	r1, #202	; 0xca
    dc86:	4826      	ldr	r0, [pc, #152]	; (dd20 <mbox_callback+0xb4>)
    NRFX_ASSERT(index < IPC_CH_NUM);
    dc88:	f016 feb8 	bl	249fc <assert_post_action>
	return api->set_enabled(channel->dev, channel->id, enable);
    dc8c:	2200      	movs	r2, #0
    dc8e:	4798      	blx	r3
    dc90:	4606      	mov	r6, r0
    dc92:	2800      	cmp	r0, #0
    dc94:	d1f0      	bne.n	dc78 <mbox_callback+0xc>
	cc = z_nrf_rtc_timer_compare_read(channels.ch.rtc);
    dc96:	f3c4 2907 	ubfx	r9, r4, #8, #8
    dc9a:	4648      	mov	r0, r9
    dc9c:	f00e f82c 	bl	1bcf8 <z_nrf_rtc_timer_compare_read>
	ppi_ipc_to_rtc(channels, false);
    dca0:	fa5f f884 	uxtb.w	r8, r4
    dca4:	4633      	mov	r3, r6
    dca6:	4649      	mov	r1, r9
    dca8:	0e22      	lsrs	r2, r4, #24
	cc = z_nrf_rtc_timer_compare_read(channels.ch.rtc);
    dcaa:	4607      	mov	r7, r0
	ppi_ipc_to_rtc(channels, false);
    dcac:	4640      	mov	r0, r8
    dcae:	f7ff fedd 	bl	da6c <ppi_ipc_to_rtc.isra.0>
		ppi_rtc_to_ipc(channels, true);
    dcb2:	f3c4 4507 	ubfx	r5, r4, #16, #8
	uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc);
    dcb6:	4648      	mov	r0, r9
    dcb8:	f00d ffea 	bl	1bc90 <z_nrf_rtc_timer_compare_evt_address_get>
    dcbc:	2d0f      	cmp	r5, #15
    dcbe:	d90a      	bls.n	dcd6 <mbox_callback+0x6a>
    dcc0:	4918      	ldr	r1, [pc, #96]	; (dd24 <mbox_callback+0xb8>)
    dcc2:	4816      	ldr	r0, [pc, #88]	; (dd1c <mbox_callback+0xb0>)
    dcc4:	f240 13e1 	movw	r3, #481	; 0x1e1
    dcc8:	4a17      	ldr	r2, [pc, #92]	; (dd28 <mbox_callback+0xbc>)
    dcca:	f016 fe9e 	bl	24a0a <assert_print>
    dcce:	f240 11e1 	movw	r1, #481	; 0x1e1
    dcd2:	4815      	ldr	r0, [pc, #84]	; (dd28 <mbox_callback+0xbc>)
    dcd4:	e7d8      	b.n	dc88 <mbox_callback+0x1c>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    dcd6:	4a15      	ldr	r2, [pc, #84]	; (dd2c <mbox_callback+0xc0>)
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
    dcd8:	00ad      	lsls	r5, r5, #2
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    dcda:	b2ed      	uxtb	r5, r5
            ((uint32_t)channel | IPC_SUBSCRIBE_SEND_EN_Msk);
    dcdc:	f048 4300 	orr.w	r3, r8, #2147483648	; 0x80000000
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    dce0:	5153      	str	r3, [r2, r5]
    NRFX_ASSERT(eep);
    dce2:	b950      	cbnz	r0, dcfa <mbox_callback+0x8e>
    dce4:	4912      	ldr	r1, [pc, #72]	; (dd30 <mbox_callback+0xc4>)
    dce6:	480d      	ldr	r0, [pc, #52]	; (dd1c <mbox_callback+0xb0>)
    dce8:	f44f 7312 	mov.w	r3, #584	; 0x248
    dcec:	4a11      	ldr	r2, [pc, #68]	; (dd34 <mbox_callback+0xc8>)
    dcee:	f016 fe8c 	bl	24a0a <assert_print>
    dcf2:	f44f 7112 	mov.w	r1, #584	; 0x248
    dcf6:	480f      	ldr	r0, [pc, #60]	; (dd34 <mbox_callback+0xc8>)
    dcf8:	e7c6      	b.n	dc88 <mbox_callback+0x1c>
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    dcfa:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		z_nrf_rtc_timer_set(channels.ch.rtc, cc + cc + RTC_SYNC_ARBITRARY_DELAY,
    dcfe:	4b0e      	ldr	r3, [pc, #56]	; (dd38 <mbox_callback+0xcc>)
    dd00:	f107 0232 	add.w	r2, r7, #50	; 0x32
    dd04:	9300      	str	r3, [sp, #0]
    dd06:	4648      	mov	r0, r9
    dd08:	4633      	mov	r3, r6
    dd0a:	9401      	str	r4, [sp, #4]
    dd0c:	0052      	lsls	r2, r2, #1
    dd0e:	f00e f8dd 	bl	1becc <z_nrf_rtc_timer_set>
}
    dd12:	b003      	add	sp, #12
    dd14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    dd18:	0002c257 	.word	0x0002c257
    dd1c:	0002b3a9 	.word	0x0002b3a9
    dd20:	0002c20c 	.word	0x0002c20c
    dd24:	0002c1c1 	.word	0x0002c1c1
    dd28:	0002c18f 	.word	0x0002c18f
    dd2c:	4002a080 	.word	0x4002a080
    dd30:	0002c208 	.word	0x0002c208
    dd34:	0002c1cc 	.word	0x0002c1cc
    dd38:	0000dbbd 	.word	0x0000dbbd

0000dd3c <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    dd3c:	f01a bbc7 	b.w	284ce <SystemInit>

0000dd40 <soc_secure_gpio_pin_mcu_select>:
#include "tfm_platform_api.h"
#include "tfm_ioctl_api.h"

#if NRF_GPIO_HAS_SEL
void soc_secure_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_sel_t mcu)
{
    dd40:	b513      	push	{r0, r1, r4, lr}
	uint32_t result;
	enum tfm_platform_err_t err;

	err = tfm_platform_gpio_pin_mcu_select(pin_number, mcu, &result);
    dd42:	aa01      	add	r2, sp, #4
    dd44:	f01a fbaa 	bl	2849c <tfm_platform_gpio_pin_mcu_select>
	__ASSERT(err == TFM_PLATFORM_ERR_SUCCESS, "TFM platform error (%d)", err);
    dd48:	4604      	mov	r4, r0
    dd4a:	b168      	cbz	r0, dd68 <soc_secure_gpio_pin_mcu_select+0x28>
    dd4c:	2316      	movs	r3, #22
    dd4e:	4a0e      	ldr	r2, [pc, #56]	; (dd88 <soc_secure_gpio_pin_mcu_select+0x48>)
    dd50:	490e      	ldr	r1, [pc, #56]	; (dd8c <soc_secure_gpio_pin_mcu_select+0x4c>)
    dd52:	480f      	ldr	r0, [pc, #60]	; (dd90 <soc_secure_gpio_pin_mcu_select+0x50>)
    dd54:	f016 fe59 	bl	24a0a <assert_print>
    dd58:	4621      	mov	r1, r4
    dd5a:	480e      	ldr	r0, [pc, #56]	; (dd94 <soc_secure_gpio_pin_mcu_select+0x54>)
    dd5c:	f016 fe55 	bl	24a0a <assert_print>
    dd60:	2116      	movs	r1, #22
	__ASSERT(result == 0, "GPIO service error (%d)", result);
    dd62:	4809      	ldr	r0, [pc, #36]	; (dd88 <soc_secure_gpio_pin_mcu_select+0x48>)
    dd64:	f016 fe4a 	bl	249fc <assert_post_action>
    dd68:	9b01      	ldr	r3, [sp, #4]
    dd6a:	b15b      	cbz	r3, dd84 <soc_secure_gpio_pin_mcu_select+0x44>
    dd6c:	2317      	movs	r3, #23
    dd6e:	4a06      	ldr	r2, [pc, #24]	; (dd88 <soc_secure_gpio_pin_mcu_select+0x48>)
    dd70:	4909      	ldr	r1, [pc, #36]	; (dd98 <soc_secure_gpio_pin_mcu_select+0x58>)
    dd72:	4807      	ldr	r0, [pc, #28]	; (dd90 <soc_secure_gpio_pin_mcu_select+0x50>)
    dd74:	f016 fe49 	bl	24a0a <assert_print>
    dd78:	9901      	ldr	r1, [sp, #4]
    dd7a:	4808      	ldr	r0, [pc, #32]	; (dd9c <soc_secure_gpio_pin_mcu_select+0x5c>)
    dd7c:	f016 fe45 	bl	24a0a <assert_print>
    dd80:	2117      	movs	r1, #23
    dd82:	e7ee      	b.n	dd62 <soc_secure_gpio_pin_mcu_select+0x22>
}
    dd84:	b002      	add	sp, #8
    dd86:	bd10      	pop	{r4, pc}
    dd88:	0002c269 	.word	0x0002c269
    dd8c:	0002c2a3 	.word	0x0002c2a3
    dd90:	0002b3a9 	.word	0x0002b3a9
    dd94:	0002c2c3 	.word	0x0002c2c3
    dd98:	0002c2dd 	.word	0x0002c2dd
    dd9c:	0002c2e9 	.word	0x0002c2e9

0000dda0 <z_log_init.isra.0>:
	}

	return mask;
}

static uint32_t z_log_init(bool blocking, bool can_sleep)
    dda0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
static inline int log_backend_count_get(void)
{
	int cnt;

	STRUCT_SECTION_COUNT(log_backend, &cnt);
    dda4:	f8df a0fc 	ldr.w	sl, [pc, #252]	; dea4 <z_log_init.isra.0+0x104>
    dda8:	4f3f      	ldr	r7, [pc, #252]	; (dea8 <z_log_init.isra.0+0x108>)
    ddaa:	4681      	mov	r9, r0
    ddac:	ebaa 0307 	sub.w	r3, sl, r7

	if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
		return 0;
	}

	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    ddb0:	2b9f      	cmp	r3, #159	; 0x9f
static uint32_t z_log_init(bool blocking, bool can_sleep)
    ddb2:	4688      	mov	r8, r1
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    ddb4:	d90b      	bls.n	ddce <z_log_init.isra.0+0x2e>
    ddb6:	493d      	ldr	r1, [pc, #244]	; (deac <z_log_init.isra.0+0x10c>)
    ddb8:	f240 1315 	movw	r3, #277	; 0x115
    ddbc:	4a3c      	ldr	r2, [pc, #240]	; (deb0 <z_log_init.isra.0+0x110>)
    ddbe:	483d      	ldr	r0, [pc, #244]	; (deb4 <z_log_init.isra.0+0x114>)
    ddc0:	f016 fe23 	bl	24a0a <assert_print>
    ddc4:	f240 1115 	movw	r1, #277	; 0x115
		z_log_links_initiate();
	}


	/* Assign ids to backends. */
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    ddc8:	4839      	ldr	r0, [pc, #228]	; (deb0 <z_log_init.isra.0+0x110>)
    ddca:	f016 fe17 	bl	249fc <assert_post_action>
	if (atomic_inc(&initialized) != 0) {
    ddce:	483a      	ldr	r0, [pc, #232]	; (deb8 <z_log_init.isra.0+0x118>)
    ddd0:	f016 fe84 	bl	24adc <atomic_inc>
    ddd4:	4606      	mov	r6, r0
    ddd6:	2800      	cmp	r0, #0
    ddd8:	d134      	bne.n	de44 <z_log_init.isra.0+0xa4>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    ddda:	463c      	mov	r4, r7
	uint32_t mask = 0;
    dddc:	4605      	mov	r5, r0
			if (log_backend_is_ready(backend) == 0) {
				log_backend_enable(backend,
						   backend->cb->ctx,
						   CONFIG_LOG_MAX_LEVEL);
			} else {
				mask |= BIT(i);
    ddde:	f04f 0b01 	mov.w	fp, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    dde2:	4554      	cmp	r4, sl
    dde4:	d927      	bls.n	de36 <z_log_init.isra.0+0x96>
    dde6:	4935      	ldr	r1, [pc, #212]	; (debc <z_log_init.isra.0+0x11c>)
    dde8:	f44f 7391 	mov.w	r3, #290	; 0x122
    ddec:	4a30      	ldr	r2, [pc, #192]	; (deb0 <z_log_init.isra.0+0x110>)
    ddee:	4831      	ldr	r0, [pc, #196]	; (deb4 <z_log_init.isra.0+0x114>)
    ddf0:	f016 fe0b 	bl	24a0a <assert_print>
    ddf4:	4832      	ldr	r0, [pc, #200]	; (dec0 <z_log_init.isra.0+0x120>)
    ddf6:	f016 fe08 	bl	24a0a <assert_print>
    ddfa:	f44f 7191 	mov.w	r1, #290	; 0x122
    ddfe:	e7e3      	b.n	ddc8 <z_log_init.isra.0+0x28>
		if (backend->autostart) {
    de00:	7b23      	ldrb	r3, [r4, #12]
    de02:	b173      	cbz	r3, de22 <z_log_init.isra.0+0x82>
	if (backend->api->init) {
    de04:	6823      	ldr	r3, [r4, #0]
    de06:	68db      	ldr	r3, [r3, #12]
    de08:	b10b      	cbz	r3, de0e <z_log_init.isra.0+0x6e>
		backend->api->init(backend);
    de0a:	4620      	mov	r0, r4
    de0c:	4798      	blx	r3
	if (backend->api->is_ready != NULL) {
    de0e:	6823      	ldr	r3, [r4, #0]
    de10:	691b      	ldr	r3, [r3, #16]
    de12:	b943      	cbnz	r3, de26 <z_log_init.isra.0+0x86>
				log_backend_enable(backend,
    de14:	6863      	ldr	r3, [r4, #4]
    de16:	2204      	movs	r2, #4
    de18:	4620      	mov	r0, r4
    de1a:	6819      	ldr	r1, [r3, #0]
    de1c:	f000 f904 	bl	e028 <log_backend_enable>
			}

			i++;
    de20:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    de22:	3410      	adds	r4, #16
    de24:	e7dd      	b.n	dde2 <z_log_init.isra.0+0x42>
		return backend->api->is_ready(backend);
    de26:	4620      	mov	r0, r4
    de28:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    de2a:	2800      	cmp	r0, #0
    de2c:	d0f2      	beq.n	de14 <z_log_init.isra.0+0x74>
				mask |= BIT(i);
    de2e:	fa0b f306 	lsl.w	r3, fp, r6
    de32:	431d      	orrs	r5, r3
    de34:	e7f4      	b.n	de20 <z_log_init.isra.0+0x80>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    de36:	d3e3      	bcc.n	de00 <z_log_init.isra.0+0x60>
		}
	}

	/* If blocking init, wait until all backends are activated. */
	if (blocking) {
    de38:	f1b9 0f00 	cmp.w	r9, #0
    de3c:	d002      	beq.n	de44 <z_log_init.isra.0+0xa4>
		mask_cpy &= ~BIT(i);
    de3e:	f04f 0a01 	mov.w	sl, #1
		while (mask) {
    de42:	b90d      	cbnz	r5, de48 <z_log_init.isra.0+0xa8>
			}
		}
	}

	return mask;
}
    de44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de48:	46a9      	mov	r9, r5
		uint32_t i = __builtin_ctz(mask_cpy);
    de4a:	fa95 f4a5 	rbit	r4, r5
    de4e:	fab4 f484 	clz	r4, r4
		mask_cpy &= ~BIT(i);
    de52:	fa0a f304 	lsl.w	r3, sl, r4
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    de56:	0126      	lsls	r6, r4, #4
    de58:	eb07 1404 	add.w	r4, r7, r4, lsl #4
		mask_cpy &= ~BIT(i);
    de5c:	ea6f 0b03 	mvn.w	fp, r3
    de60:	ea25 0503 	bic.w	r5, r5, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    de64:	7b23      	ldrb	r3, [r4, #12]
    de66:	b15b      	cbz	r3, de80 <z_log_init.isra.0+0xe0>
	if (backend->api->is_ready != NULL) {
    de68:	59bb      	ldr	r3, [r7, r6]
    de6a:	691b      	ldr	r3, [r3, #16]
    de6c:	b9a3      	cbnz	r3, de98 <z_log_init.isra.0+0xf8>
					   backend->cb->ctx,
    de6e:	443e      	add	r6, r7
			log_backend_enable(backend,
    de70:	6873      	ldr	r3, [r6, #4]
    de72:	2204      	movs	r2, #4
    de74:	4620      	mov	r0, r4
    de76:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    de78:	ea09 090b 	and.w	r9, r9, fp
			log_backend_enable(backend,
    de7c:	f000 f8d4 	bl	e028 <log_backend_enable>
	while (mask_cpy) {
    de80:	2d00      	cmp	r5, #0
    de82:	d1e2      	bne.n	de4a <z_log_init.isra.0+0xaa>
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    de84:	f1b8 0f00 	cmp.w	r8, #0
    de88:	d004      	beq.n	de94 <z_log_init.isra.0+0xf4>
	return z_impl_k_sleep(timeout);
    de8a:	f44f 70a4 	mov.w	r0, #328	; 0x148
    de8e:	2100      	movs	r1, #0
    de90:	f013 fd4a 	bl	21928 <z_impl_k_sleep>
    de94:	464d      	mov	r5, r9
    de96:	e7d4      	b.n	de42 <z_log_init.isra.0+0xa2>
		return backend->api->is_ready(backend);
    de98:	4620      	mov	r0, r4
    de9a:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    de9c:	2800      	cmp	r0, #0
    de9e:	d1ef      	bne.n	de80 <z_log_init.isra.0+0xe0>
    dea0:	e7e5      	b.n	de6e <z_log_init.isra.0+0xce>
    dea2:	bf00      	nop
    dea4:	0002a504 	.word	0x0002a504
    dea8:	0002a4f4 	.word	0x0002a4f4
    deac:	0002c330 	.word	0x0002c330
    deb0:	0002c303 	.word	0x0002c303
    deb4:	0002b3a9 	.word	0x0002b3a9
    deb8:	20020ec0 	.word	0x20020ec0
    debc:	0002c354 	.word	0x0002c354
    dec0:	0002c375 	.word	0x0002c375

0000dec4 <log_format_func_t_get>:
}
    dec4:	4b01      	ldr	r3, [pc, #4]	; (decc <log_format_func_t_get+0x8>)
    dec6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    deca:	4770      	bx	lr
    decc:	0002a9d4 	.word	0x0002a9d4

0000ded0 <log_set_timestamp_func>:
		thread_set(process_tid);
	}
}

int log_set_timestamp_func(log_timestamp_get_t timestamp_getter, uint32_t freq)
{
    ded0:	b508      	push	{r3, lr}
    ded2:	4603      	mov	r3, r0
    ded4:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    ded6:	b12b      	cbz	r3, dee4 <log_set_timestamp_func+0x14>
		return -EINVAL;
	}

	timestamp_func = timestamp_getter;
    ded8:	4a04      	ldr	r2, [pc, #16]	; (deec <log_set_timestamp_func+0x1c>)
    deda:	6013      	str	r3, [r2, #0]
	if (CONFIG_LOG_PROCESSING_LATENCY_US) {
		proc_latency = (freq * CONFIG_LOG_PROCESSING_LATENCY_US) / 1000000;
	}

	if (IS_ENABLED(CONFIG_LOG_OUTPUT)) {
		log_output_timestamp_freq_set(freq);
    dedc:	f000 faec 	bl	e4b8 <log_output_timestamp_freq_set>
	}

	return 0;
    dee0:	2000      	movs	r0, #0
}
    dee2:	bd08      	pop	{r3, pc}
		return -EINVAL;
    dee4:	f06f 0015 	mvn.w	r0, #21
    dee8:	e7fb      	b.n	dee2 <log_set_timestamp_func+0x12>
    deea:	bf00      	nop
    deec:	200083fc 	.word	0x200083fc

0000def0 <log_core_init>:
	panic_mode = false;
    def0:	2300      	movs	r3, #0
    def2:	4a04      	ldr	r2, [pc, #16]	; (df04 <log_core_init+0x14>)
		log_set_timestamp_func(default_get_timestamp,
    def4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	panic_mode = false;
    def8:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    defa:	4a03      	ldr	r2, [pc, #12]	; (df08 <log_core_init+0x18>)
		log_set_timestamp_func(default_get_timestamp,
    defc:	4803      	ldr	r0, [pc, #12]	; (df0c <log_core_init+0x1c>)
	dropped_cnt = 0;
    defe:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    df00:	f7ff bfe6 	b.w	ded0 <log_set_timestamp_func>
    df04:	20021cda 	.word	0x20021cda
    df08:	20020eb8 	.word	0x20020eb8
    df0c:	00024ad9 	.word	0x00024ad9

0000df10 <z_impl_log_panic>:

void z_impl_log_panic(void)
{
    df10:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    df12:	4d13      	ldr	r5, [pc, #76]	; (df60 <z_impl_log_panic+0x50>)
    df14:	7829      	ldrb	r1, [r5, #0]
    df16:	bb09      	cbnz	r1, df5c <z_impl_log_panic+0x4c>
	}

	/* If panic happened early logger might not be initialized.
	 * Forcing initialization of the logger and auto-starting backends.
	 */
	(void)z_log_init(true, false);
    df18:	2001      	movs	r0, #1
    df1a:	f7ff ff41 	bl	dda0 <z_log_init.isra.0>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
			goto out;
		}
	}

	STRUCT_SECTION_FOREACH(log_backend, backend) {
    df1e:	4c11      	ldr	r4, [pc, #68]	; (df64 <z_impl_log_panic+0x54>)
    df20:	4e11      	ldr	r6, [pc, #68]	; (df68 <z_impl_log_panic+0x58>)
    df22:	42b4      	cmp	r4, r6
    df24:	d917      	bls.n	df56 <z_impl_log_panic+0x46>
    df26:	4911      	ldr	r1, [pc, #68]	; (df6c <z_impl_log_panic+0x5c>)
    df28:	f44f 73c2 	mov.w	r3, #388	; 0x184
    df2c:	4a10      	ldr	r2, [pc, #64]	; (df70 <z_impl_log_panic+0x60>)
    df2e:	4811      	ldr	r0, [pc, #68]	; (df74 <z_impl_log_panic+0x64>)
    df30:	f016 fd6b 	bl	24a0a <assert_print>
    df34:	4810      	ldr	r0, [pc, #64]	; (df78 <z_impl_log_panic+0x68>)
    df36:	f016 fd68 	bl	24a0a <assert_print>
    df3a:	f44f 71c2 	mov.w	r1, #388	; 0x184
    df3e:	480c      	ldr	r0, [pc, #48]	; (df70 <z_impl_log_panic+0x60>)
    df40:	f016 fd5c 	bl	249fc <assert_post_action>
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    df44:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    df46:	795b      	ldrb	r3, [r3, #5]
    df48:	b11b      	cbz	r3, df52 <z_impl_log_panic+0x42>
	backend->api->panic(backend);
    df4a:	6823      	ldr	r3, [r4, #0]
    df4c:	4620      	mov	r0, r4
    df4e:	689b      	ldr	r3, [r3, #8]
    df50:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    df52:	3410      	adds	r4, #16
    df54:	e7e5      	b.n	df22 <z_impl_log_panic+0x12>
    df56:	d3f5      	bcc.n	df44 <z_impl_log_panic+0x34>
		while (log_process() == true) {
		}
	}

out:
	panic_mode = true;
    df58:	2301      	movs	r3, #1
    df5a:	702b      	strb	r3, [r5, #0]
}
    df5c:	bd70      	pop	{r4, r5, r6, pc}
    df5e:	bf00      	nop
    df60:	20021cda 	.word	0x20021cda
    df64:	0002a4f4 	.word	0x0002a4f4
    df68:	0002a504 	.word	0x0002a504
    df6c:	0002c354 	.word	0x0002c354
    df70:	0002c303 	.word	0x0002c303
    df74:	0002b3a9 	.word	0x0002b3a9
    df78:	0002c375 	.word	0x0002c375

0000df7c <z_log_dropped>:
}
#include <syscalls/log_buffered_cnt_mrsh.c>
#endif

void z_log_dropped(bool buffered)
{
    df7c:	b510      	push	{r4, lr}
    df7e:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    df80:	4806      	ldr	r0, [pc, #24]	; (df9c <z_log_dropped+0x20>)
    df82:	f016 fdab 	bl	24adc <atomic_inc>
	if (buffered) {
    df86:	b13c      	cbz	r4, df98 <z_log_dropped+0x1c>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    df88:	4b05      	ldr	r3, [pc, #20]	; (dfa0 <z_log_dropped+0x24>)
    df8a:	e8d3 1fef 	ldaex	r1, [r3]
    df8e:	3901      	subs	r1, #1
    df90:	e8c3 1fe2 	stlex	r2, r1, [r3]
    df94:	2a00      	cmp	r2, #0
    df96:	d1f8      	bne.n	df8a <z_log_dropped+0xe>
		atomic_dec(&buffered_cnt);
	}
}
    df98:	bd10      	pop	{r4, pc}
    df9a:	bf00      	nop
    df9c:	20020eb8 	.word	0x20020eb8
    dfa0:	20020ebc 	.word	0x20020ebc

0000dfa4 <z_log_msg_commit>:
	mpsc_pbuf_commit(buffer, &m->buf);
	z_log_msg_post_finalize();
}

void z_log_msg_commit(struct log_msg *msg)
{
    dfa4:	b570      	push	{r4, r5, r6, lr}
	msg->hdr.timestamp = timestamp_func();
    dfa6:	4b12      	ldr	r3, [pc, #72]	; (dff0 <z_log_msg_commit+0x4c>)
{
    dfa8:	4605      	mov	r5, r0
	msg->hdr.timestamp = timestamp_func();
    dfaa:	681b      	ldr	r3, [r3, #0]
    dfac:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    dfae:	4c11      	ldr	r4, [pc, #68]	; (dff4 <z_log_msg_commit+0x50>)
    dfb0:	4e11      	ldr	r6, [pc, #68]	; (dff8 <z_log_msg_commit+0x54>)
	msg->hdr.timestamp = timestamp_func();
    dfb2:	60a8      	str	r0, [r5, #8]
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    dfb4:	42b4      	cmp	r4, r6
    dfb6:	d918      	bls.n	dfea <z_log_msg_commit+0x46>
    dfb8:	4910      	ldr	r1, [pc, #64]	; (dffc <z_log_msg_commit+0x58>)
    dfba:	f240 13c1 	movw	r3, #449	; 0x1c1
    dfbe:	4a10      	ldr	r2, [pc, #64]	; (e000 <z_log_msg_commit+0x5c>)
    dfc0:	4810      	ldr	r0, [pc, #64]	; (e004 <z_log_msg_commit+0x60>)
    dfc2:	f016 fd22 	bl	24a0a <assert_print>
    dfc6:	4810      	ldr	r0, [pc, #64]	; (e008 <z_log_msg_commit+0x64>)
    dfc8:	f016 fd1f 	bl	24a0a <assert_print>
    dfcc:	f240 11c1 	movw	r1, #449	; 0x1c1
    dfd0:	480b      	ldr	r0, [pc, #44]	; (e000 <z_log_msg_commit+0x5c>)
    dfd2:	f016 fd13 	bl	249fc <assert_post_action>
	return backend->cb->active;
    dfd6:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    dfd8:	795b      	ldrb	r3, [r3, #5]
    dfda:	b123      	cbz	r3, dfe6 <z_log_msg_commit+0x42>
	backend->api->process(backend, msg);
    dfdc:	6823      	ldr	r3, [r4, #0]
    dfde:	4629      	mov	r1, r5
    dfe0:	4620      	mov	r0, r4
    dfe2:	681b      	ldr	r3, [r3, #0]
    dfe4:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    dfe6:	3410      	adds	r4, #16
    dfe8:	e7e4      	b.n	dfb4 <z_log_msg_commit+0x10>
    dfea:	d3f4      	bcc.n	dfd6 <z_log_msg_commit+0x32>
	msg_commit(&log_buffer, msg);
}
    dfec:	bd70      	pop	{r4, r5, r6, pc}
    dfee:	bf00      	nop
    dff0:	200083fc 	.word	0x200083fc
    dff4:	0002a4f4 	.word	0x0002a4f4
    dff8:	0002a504 	.word	0x0002a504
    dffc:	0002c354 	.word	0x0002c354
    e000:	0002c303 	.word	0x0002c303
    e004:	0002b3a9 	.word	0x0002b3a9
    e008:	0002c375 	.word	0x0002c375

0000e00c <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    e00c:	4a04      	ldr	r2, [pc, #16]	; (e020 <log_source_name_get+0x14>)
    e00e:	4b05      	ldr	r3, [pc, #20]	; (e024 <log_source_name_get+0x18>)
    e010:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    e012:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    e016:	bf34      	ite	cc
    e018:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    e01c:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    e01e:	4770      	bx	lr
    e020:	0002a39c 	.word	0x0002a39c
    e024:	0002a4f4 	.word	0x0002a4f4

0000e028 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    e028:	4b0e      	ldr	r3, [pc, #56]	; (e064 <log_backend_enable+0x3c>)
{
    e02a:	b510      	push	{r4, lr}
	id += backend - log_backend_get(0);
    e02c:	1ac3      	subs	r3, r0, r3
    e02e:	111b      	asrs	r3, r3, #4
    e030:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    e032:	b2db      	uxtb	r3, r3
	__ASSERT_NO_MSG(backend != NULL);
    e034:	b948      	cbnz	r0, e04a <log_backend_enable+0x22>
    e036:	490c      	ldr	r1, [pc, #48]	; (e068 <log_backend_enable+0x40>)
    e038:	480c      	ldr	r0, [pc, #48]	; (e06c <log_backend_enable+0x44>)
    e03a:	23de      	movs	r3, #222	; 0xde
    e03c:	4a0c      	ldr	r2, [pc, #48]	; (e070 <log_backend_enable+0x48>)
    e03e:	f016 fce4 	bl	24a0a <assert_print>
    e042:	21de      	movs	r1, #222	; 0xde
    e044:	480a      	ldr	r0, [pc, #40]	; (e070 <log_backend_enable+0x48>)
    e046:	f016 fcd9 	bl	249fc <assert_post_action>
	backend->cb->id = id;
    e04a:	6844      	ldr	r4, [r0, #4]
    e04c:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    e04e:	6843      	ldr	r3, [r0, #4]
    e050:	719a      	strb	r2, [r3, #6]
	backend->cb->active = true;
    e052:	2201      	movs	r2, #1
	backend->cb->ctx = ctx;
    e054:	6843      	ldr	r3, [r0, #4]
    e056:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    e058:	6843      	ldr	r3, [r0, #4]
    e05a:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    e05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_notify_backend_enabled();
    e060:	f016 bd4c 	b.w	24afc <z_log_notify_backend_enabled>
    e064:	0002a4f4 	.word	0x0002a4f4
    e068:	0002c418 	.word	0x0002c418
    e06c:	0002b3a9 	.word	0x0002b3a9
    e070:	0002c3e0 	.word	0x0002c3e0

0000e074 <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    e074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e078:	b085      	sub	sp, #20
    e07a:	af02      	add	r7, sp, #8
    e07c:	4604      	mov	r4, r0
    e07e:	e9d7 a90e 	ldrd	sl, r9, [r7, #56]	; 0x38
    e082:	460e      	mov	r6, r1
    e084:	4693      	mov	fp, r2
    e086:	4698      	mov	r8, r3
    e088:	6b3d      	ldr	r5, [r7, #48]	; 0x30
	int plen;

	if (fmt) {
    e08a:	f1ba 0f00 	cmp.w	sl, #0
    e08e:	d015      	beq.n	e0bc <z_impl_z_log_msg_runtime_vcreate+0x48>
		va_list ap2;

		va_copy(ap2, ap);
    e090:	f8c7 9004 	str.w	r9, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    e094:	f8cd 9000 	str.w	r9, [sp]
    e098:	2110      	movs	r1, #16
    e09a:	4653      	mov	r3, sl
    e09c:	2000      	movs	r0, #0
    e09e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e0a0:	f7fe fa3a 	bl	c518 <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    e0a4:	1e01      	subs	r1, r0, #0
    e0a6:	da0a      	bge.n	e0be <z_impl_z_log_msg_runtime_vcreate+0x4a>
    e0a8:	491f      	ldr	r1, [pc, #124]	; (e128 <z_impl_z_log_msg_runtime_vcreate+0xb4>)
    e0aa:	2368      	movs	r3, #104	; 0x68
    e0ac:	4a1f      	ldr	r2, [pc, #124]	; (e12c <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e0ae:	4820      	ldr	r0, [pc, #128]	; (e130 <z_impl_z_log_msg_runtime_vcreate+0xbc>)
    e0b0:	f016 fcab 	bl	24a0a <assert_print>
    e0b4:	2168      	movs	r1, #104	; 0x68
		pkg = msg->data;
	}

	if (pkg && fmt) {
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
		__ASSERT_NO_MSG(plen >= 0);
    e0b6:	481d      	ldr	r0, [pc, #116]	; (e12c <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e0b8:	f016 fca0 	bl	249fc <assert_post_action>
		plen = 0;
    e0bc:	4651      	mov	r1, sl
	struct log_msg_desc desc =
    e0be:	4a1d      	ldr	r2, [pc, #116]	; (e134 <z_impl_z_log_msg_runtime_vcreate+0xc0>)
    e0c0:	f004 0407 	and.w	r4, r4, #7
    e0c4:	f00b 0b07 	and.w	fp, fp, #7
    e0c8:	00e4      	lsls	r4, r4, #3
    e0ca:	ea02 2241 	and.w	r2, r2, r1, lsl #9
    e0ce:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    e0d2:	4314      	orrs	r4, r2
    e0d4:	4a18      	ldr	r2, [pc, #96]	; (e138 <z_impl_z_log_msg_runtime_vcreate+0xc4>)
    e0d6:	ea02 42c5 	and.w	r2, r2, r5, lsl #19
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    e0da:	3517      	adds	r5, #23
    e0dc:	440d      	add	r5, r1
		msg = alloca(msg_wlen * sizeof(int));
    e0de:	f025 0507 	bic.w	r5, r5, #7
    e0e2:	ebad 0d05 	sub.w	sp, sp, r5
	struct log_msg_desc desc =
    e0e6:	4314      	orrs	r4, r2
		msg = alloca(msg_wlen * sizeof(int));
    e0e8:	ad02      	add	r5, sp, #8
	if (pkg && fmt) {
    e0ea:	f1ba 0f00 	cmp.w	sl, #0
    e0ee:	d011      	beq.n	e114 <z_impl_z_log_msg_runtime_vcreate+0xa0>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    e0f0:	f8cd 9000 	str.w	r9, [sp]
    e0f4:	4653      	mov	r3, sl
    e0f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e0f8:	f105 0010 	add.w	r0, r5, #16
    e0fc:	f7fe fa0c 	bl	c518 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    e100:	2800      	cmp	r0, #0
    e102:	da07      	bge.n	e114 <z_impl_z_log_msg_runtime_vcreate+0xa0>
    e104:	4908      	ldr	r1, [pc, #32]	; (e128 <z_impl_z_log_msg_runtime_vcreate+0xb4>)
    e106:	2382      	movs	r3, #130	; 0x82
    e108:	4a08      	ldr	r2, [pc, #32]	; (e12c <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e10a:	4809      	ldr	r0, [pc, #36]	; (e130 <z_impl_z_log_msg_runtime_vcreate+0xbc>)
    e10c:	f016 fc7d 	bl	24a0a <assert_print>
    e110:	2182      	movs	r1, #130	; 0x82
    e112:	e7d0      	b.n	e0b6 <z_impl_z_log_msg_runtime_vcreate+0x42>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    e114:	4643      	mov	r3, r8
    e116:	4622      	mov	r2, r4
    e118:	4631      	mov	r1, r6
    e11a:	4628      	mov	r0, r5
    e11c:	f016 fcf1 	bl	24b02 <z_log_msg_finalize>
	}
}
    e120:	370c      	adds	r7, #12
    e122:	46bd      	mov	sp, r7
    e124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e128:	0002c464 	.word	0x0002c464
    e12c:	0002c438 	.word	0x0002c438
    e130:	0002b3a9 	.word	0x0002b3a9
    e134:	0007fe00 	.word	0x0007fe00
    e138:	7ff80000 	.word	0x7ff80000

0000e13c <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    e13c:	b40e      	push	{r1, r2, r3}
    e13e:	b503      	push	{r0, r1, lr}
    e140:	ab03      	add	r3, sp, #12
    e142:	f853 2b04 	ldr.w	r2, [r3], #4
    e146:	4601      	mov	r1, r0
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    e148:	4804      	ldr	r0, [pc, #16]	; (e15c <print_formatted+0x20>)
	va_start(args, fmt);
    e14a:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    e14c:	f016 fd1c 	bl	24b88 <cbvprintf>
	va_end(args);

	return length;
}
    e150:	b002      	add	sp, #8
    e152:	f85d eb04 	ldr.w	lr, [sp], #4
    e156:	b003      	add	sp, #12
    e158:	4770      	bx	lr
    e15a:	bf00      	nop
    e15c:	00024b37 	.word	0x00024b37

0000e160 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    e160:	06ca      	lsls	r2, r1, #27
    e162:	d405      	bmi.n	e170 <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    e164:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    e166:	bf4c      	ite	mi
    e168:	4902      	ldrmi	r1, [pc, #8]	; (e174 <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    e16a:	4903      	ldrpl	r1, [pc, #12]	; (e178 <newline_print+0x18>)
    e16c:	f7ff bfe6 	b.w	e13c <print_formatted>
	}
}
    e170:	4770      	bx	lr
    e172:	bf00      	nop
    e174:	0002eeab 	.word	0x0002eeab
    e178:	0002ba23 	.word	0x0002ba23

0000e17c <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    e17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e180:	b089      	sub	sp, #36	; 0x24
    e182:	469a      	mov	sl, r3
    e184:	e9dd 7313 	ldrd	r7, r3, [sp, #76]	; 0x4c
    e188:	f89d b048 	ldrb.w	fp, [sp, #72]	; 0x48
    e18c:	9305      	str	r3, [sp, #20]
    e18e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    e190:	4604      	mov	r4, r0
    e192:	460d      	mov	r5, r1
    e194:	9e16      	ldr	r6, [sp, #88]	; 0x58
    e196:	9206      	str	r2, [sp, #24]
    e198:	9304      	str	r3, [sp, #16]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    e19a:	f1bb 0f00 	cmp.w	fp, #0
    e19e:	f000 8085 	beq.w	e2ac <log_output_process+0x130>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    e1a2:	f006 0308 	and.w	r3, r6, #8
    e1a6:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    e1a8:	f016 fca9 	bl	24afe <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    e1ac:	f006 0902 	and.w	r9, r6, #2
	if (tag) {
    e1b0:	4602      	mov	r2, r0
    e1b2:	2800      	cmp	r0, #0
    e1b4:	d049      	beq.n	e24a <log_output_process+0xce>
		length += print_formatted(output, "%s ", tag);
    e1b6:	4620      	mov	r0, r4
    e1b8:	498c      	ldr	r1, [pc, #560]	; (e3ec <log_output_process+0x270>)
    e1ba:	f7ff ffbf 	bl	e13c <print_formatted>
    e1be:	4680      	mov	r8, r0
	if (stamp) {
    e1c0:	f1b9 0f00 	cmp.w	r9, #0
    e1c4:	d008      	beq.n	e1d8 <log_output_process+0x5c>
	if (!format) {
    e1c6:	f016 0f44 	tst.w	r6, #68	; 0x44
    e1ca:	d140      	bne.n	e24e <log_output_process+0xd2>
		length = print_formatted(output, "[%08lu] ", timestamp);
    e1cc:	462a      	mov	r2, r5
    e1ce:	4620      	mov	r0, r4
    e1d0:	4987      	ldr	r1, [pc, #540]	; (e3f0 <log_output_process+0x274>)
    e1d2:	f7ff ffb3 	bl	e13c <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    e1d6:	4480      	add	r8, r0
	if (color) {
    e1d8:	f006 0301 	and.w	r3, r6, #1
    e1dc:	b153      	cbz	r3, e1f4 <log_output_process+0x78>
		const char *log_color = start && (colors[level] != NULL) ?
    e1de:	4b85      	ldr	r3, [pc, #532]	; (e3f4 <log_output_process+0x278>)
		print_formatted(output, "%s", log_color);
    e1e0:	4620      	mov	r0, r4
		const char *log_color = start && (colors[level] != NULL) ?
    e1e2:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
		print_formatted(output, "%s", log_color);
    e1e6:	4b84      	ldr	r3, [pc, #528]	; (e3f8 <log_output_process+0x27c>)
    e1e8:	4984      	ldr	r1, [pc, #528]	; (e3fc <log_output_process+0x280>)
    e1ea:	2a00      	cmp	r2, #0
    e1ec:	bf08      	it	eq
    e1ee:	461a      	moveq	r2, r3
    e1f0:	f7ff ffa4 	bl	e13c <print_formatted>
	if (level_on) {
    e1f4:	f006 0308 	and.w	r3, r6, #8
    e1f8:	2b00      	cmp	r3, #0
    e1fa:	d054      	beq.n	e2a6 <log_output_process+0x12a>
		total += print_formatted(output, "<%s> ", severity[level]);
    e1fc:	4b80      	ldr	r3, [pc, #512]	; (e400 <log_output_process+0x284>)
    e1fe:	4620      	mov	r0, r4
    e200:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
    e204:	497f      	ldr	r1, [pc, #508]	; (e404 <log_output_process+0x288>)
    e206:	f7ff ff99 	bl	e13c <print_formatted>
    e20a:	4605      	mov	r5, r0
	if (domain) {
    e20c:	9b06      	ldr	r3, [sp, #24]
    e20e:	b12b      	cbz	r3, e21c <log_output_process+0xa0>
		total += print_formatted(output, "%s/", domain);
    e210:	461a      	mov	r2, r3
    e212:	4620      	mov	r0, r4
    e214:	497c      	ldr	r1, [pc, #496]	; (e408 <log_output_process+0x28c>)
    e216:	f7ff ff91 	bl	e13c <print_formatted>
    e21a:	4405      	add	r5, r0
	if (source) {
    e21c:	f1ba 0f00 	cmp.w	sl, #0
    e220:	d005      	beq.n	e22e <log_output_process+0xb2>
		total += print_formatted(output,
    e222:	4652      	mov	r2, sl
    e224:	4620      	mov	r0, r4
    e226:	4979      	ldr	r1, [pc, #484]	; (e40c <log_output_process+0x290>)
    e228:	f7ff ff88 	bl	e13c <print_formatted>
    e22c:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    e22e:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    e230:	2f00      	cmp	r7, #0
    e232:	d149      	bne.n	e2c8 <log_output_process+0x14c>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    e234:	9b04      	ldr	r3, [sp, #16]
    e236:	2b00      	cmp	r3, #0
    e238:	d160      	bne.n	e2fc <log_output_process+0x180>
	if (color) {
    e23a:	07f3      	lsls	r3, r6, #31
    e23c:	f100 80cf 	bmi.w	e3de <log_output_process+0x262>
	newline_print(output, flags);
    e240:	4631      	mov	r1, r6
    e242:	4620      	mov	r0, r4
    e244:	f7ff ff8c 	bl	e160 <newline_print>
}
    e248:	e0c3      	b.n	e3d2 <log_output_process+0x256>
	uint32_t length = 0U;
    e24a:	4680      	mov	r8, r0
    e24c:	e7b8      	b.n	e1c0 <log_output_process+0x44>
	} else if (freq != 0U) {
    e24e:	4b70      	ldr	r3, [pc, #448]	; (e410 <log_output_process+0x294>)
    e250:	6818      	ldr	r0, [r3, #0]
    e252:	2800      	cmp	r0, #0
    e254:	d0bf      	beq.n	e1d6 <log_output_process+0x5a>
		timestamp /= timestamp_div;
    e256:	4b6f      	ldr	r3, [pc, #444]	; (e414 <log_output_process+0x298>)
		ms = (remainder * 1000U) / freq;
    e258:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
		timestamp /= timestamp_div;
    e25c:	681b      	ldr	r3, [r3, #0]
    e25e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    e262:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    e266:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    e26a:	fb00 5513 	mls	r5, r0, r3, r5
		ms = (remainder * 1000U) / freq;
    e26e:	fb09 f505 	mul.w	r5, r9, r5
    e272:	fbb3 f2f1 	udiv	r2, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e276:	fbb5 fef0 	udiv	lr, r5, r0
		mins = seconds / 60U;
    e27a:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    e27e:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e282:	fb00 551e 	mls	r5, r0, lr, r5
		mins = seconds / 60U;
    e286:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e28a:	fb09 f505 	mul.w	r5, r9, r5
    e28e:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    e292:	fb0c 1113 	mls	r1, ip, r3, r1
    e296:	4620      	mov	r0, r4
    e298:	9100      	str	r1, [sp, #0]
    e29a:	e9cd e501 	strd	lr, r5, [sp, #4]
    e29e:	495e      	ldr	r1, [pc, #376]	; (e418 <log_output_process+0x29c>)
    e2a0:	f7ff ff4c 	bl	e13c <print_formatted>
    e2a4:	e797      	b.n	e1d6 <log_output_process+0x5a>
	int total = 0;
    e2a6:	f006 0508 	and.w	r5, r6, #8
    e2aa:	e7af      	b.n	e20c <log_output_process+0x90>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e2ac:	f1ba 0f01 	cmp.w	sl, #1
    e2b0:	d106      	bne.n	e2c0 <log_output_process+0x144>
	if (package) {
    e2b2:	b9ef      	cbnz	r7, e2f0 <log_output_process+0x174>
	if (data_len) {
    e2b4:	9b04      	ldr	r3, [sp, #16]
    e2b6:	2b00      	cmp	r3, #0
    e2b8:	f000 808b 	beq.w	e3d2 <log_output_process+0x256>
		prefix_offset = 0;
    e2bc:	2500      	movs	r5, #0
    e2be:	e01d      	b.n	e2fc <log_output_process+0x180>
	if (package) {
    e2c0:	2f00      	cmp	r7, #0
    e2c2:	d0f7      	beq.n	e2b4 <log_output_process+0x138>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e2c4:	4855      	ldr	r0, [pc, #340]	; (e41c <log_output_process+0x2a0>)
    e2c6:	e014      	b.n	e2f2 <log_output_process+0x176>
		cb = out_func;
    e2c8:	4855      	ldr	r0, [pc, #340]	; (e420 <log_output_process+0x2a4>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    e2ca:	463b      	mov	r3, r7
    e2cc:	4622      	mov	r2, r4
    e2ce:	4955      	ldr	r1, [pc, #340]	; (e424 <log_output_process+0x2a8>)
    e2d0:	f016 f993 	bl	245fa <cbpprintf_external>
		__ASSERT_NO_MSG(err >= 0);
    e2d4:	2800      	cmp	r0, #0
    e2d6:	da0e      	bge.n	e2f6 <log_output_process+0x17a>
    e2d8:	4953      	ldr	r1, [pc, #332]	; (e428 <log_output_process+0x2ac>)
    e2da:	4854      	ldr	r0, [pc, #336]	; (e42c <log_output_process+0x2b0>)
    e2dc:	f44f 7300 	mov.w	r3, #512	; 0x200
    e2e0:	4a53      	ldr	r2, [pc, #332]	; (e430 <log_output_process+0x2b4>)
    e2e2:	f016 fb92 	bl	24a0a <assert_print>
    e2e6:	f44f 7100 	mov.w	r1, #512	; 0x200
    e2ea:	4851      	ldr	r0, [pc, #324]	; (e430 <log_output_process+0x2b4>)
    e2ec:	f016 fb86 	bl	249fc <assert_post_action>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e2f0:	484b      	ldr	r0, [pc, #300]	; (e420 <log_output_process+0x2a4>)
		prefix_offset = 0;
    e2f2:	465d      	mov	r5, fp
    e2f4:	e7e9      	b.n	e2ca <log_output_process+0x14e>
	if (data_len) {
    e2f6:	9b04      	ldr	r3, [sp, #16]
    e2f8:	2b00      	cmp	r3, #0
    e2fa:	d066      	beq.n	e3ca <log_output_process+0x24e>
		print_formatted(output, " ");
    e2fc:	f8df 8134 	ldr.w	r8, [pc, #308]	; e434 <log_output_process+0x2b8>
			print_formatted(output, "%02x ", data[i]);
    e300:	f8df 9134 	ldr.w	r9, [pc, #308]	; e438 <log_output_process+0x2bc>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e304:	9f04      	ldr	r7, [sp, #16]
	newline_print(output, flags);
    e306:	4631      	mov	r1, r6
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e308:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    e30a:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e30c:	bf28      	it	cs
    e30e:	2710      	movcs	r7, #16
	for (int i = 0; i < prefix_offset; i++) {
    e310:	f04f 0a00 	mov.w	sl, #0
	newline_print(output, flags);
    e314:	f7ff ff24 	bl	e160 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    e318:	4555      	cmp	r5, sl
    e31a:	dc43      	bgt.n	e3a4 <log_output_process+0x228>
			print_formatted(output, "%02x ", data[i]);
    e31c:	9b05      	ldr	r3, [sp, #20]
    e31e:	4649      	mov	r1, r9
    e320:	4620      	mov	r0, r4
    e322:	781a      	ldrb	r2, [r3, #0]
    e324:	f7ff ff0a 	bl	e13c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e328:	f04f 0a01 	mov.w	sl, #1
		if (i > 0 && !(i % 8)) {
    e32c:	f01a 0f07 	tst.w	sl, #7
    e330:	d103      	bne.n	e33a <log_output_process+0x1be>
			print_formatted(output, " ");
    e332:	4641      	mov	r1, r8
    e334:	4620      	mov	r0, r4
    e336:	f7ff ff01 	bl	e13c <print_formatted>
		if (i < length) {
    e33a:	4557      	cmp	r7, sl
    e33c:	d939      	bls.n	e3b2 <log_output_process+0x236>
			print_formatted(output, "%02x ", data[i]);
    e33e:	9b05      	ldr	r3, [sp, #20]
    e340:	4649      	mov	r1, r9
    e342:	4620      	mov	r0, r4
    e344:	f813 200a 	ldrb.w	r2, [r3, sl]
    e348:	f7ff fef8 	bl	e13c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e34c:	f10a 0a01 	add.w	sl, sl, #1
    e350:	f1ba 0f10 	cmp.w	sl, #16
    e354:	d1ea      	bne.n	e32c <log_output_process+0x1b0>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e356:	f04f 0a00 	mov.w	sl, #0
	print_formatted(output, "|");
    e35a:	4620      	mov	r0, r4
    e35c:	4937      	ldr	r1, [pc, #220]	; (e43c <log_output_process+0x2c0>)
    e35e:	f7ff feed 	bl	e13c <print_formatted>
		if (i < length) {
    e362:	4652      	mov	r2, sl
			unsigned char c = (unsigned char)data[i];
    e364:	9b05      	ldr	r3, [sp, #20]
			print_formatted(output, "%c",
    e366:	4620      	mov	r0, r4
			unsigned char c = (unsigned char)data[i];
    e368:	5c9a      	ldrb	r2, [r3, r2]
			print_formatted(output, "%c",
    e36a:	4b35      	ldr	r3, [pc, #212]	; (e440 <log_output_process+0x2c4>)
    e36c:	5c99      	ldrb	r1, [r3, r2]
    e36e:	f011 0f97 	tst.w	r1, #151	; 0x97
    e372:	bf08      	it	eq
    e374:	222e      	moveq	r2, #46	; 0x2e
    e376:	4933      	ldr	r1, [pc, #204]	; (e444 <log_output_process+0x2c8>)
    e378:	f7ff fee0 	bl	e13c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e37c:	f10a 0a01 	add.w	sl, sl, #1
    e380:	f1ba 0f10 	cmp.w	sl, #16
    e384:	d01a      	beq.n	e3bc <log_output_process+0x240>
		if (i > 0 && !(i % 8)) {
    e386:	f01a 0f07 	tst.w	sl, #7
    e38a:	d103      	bne.n	e394 <log_output_process+0x218>
			print_formatted(output, " ");
    e38c:	4641      	mov	r1, r8
    e38e:	4620      	mov	r0, r4
    e390:	f7ff fed4 	bl	e13c <print_formatted>
		if (i < length) {
    e394:	4557      	cmp	r7, sl
    e396:	4652      	mov	r2, sl
    e398:	d8e4      	bhi.n	e364 <log_output_process+0x1e8>
			print_formatted(output, " ");
    e39a:	4641      	mov	r1, r8
    e39c:	4620      	mov	r0, r4
    e39e:	f7ff fecd 	bl	e13c <print_formatted>
    e3a2:	e7eb      	b.n	e37c <log_output_process+0x200>
		print_formatted(output, " ");
    e3a4:	4641      	mov	r1, r8
    e3a6:	4620      	mov	r0, r4
    e3a8:	f7ff fec8 	bl	e13c <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    e3ac:	f10a 0a01 	add.w	sl, sl, #1
    e3b0:	e7b2      	b.n	e318 <log_output_process+0x19c>
			print_formatted(output, "   ");
    e3b2:	4620      	mov	r0, r4
    e3b4:	4924      	ldr	r1, [pc, #144]	; (e448 <log_output_process+0x2cc>)
    e3b6:	f7ff fec1 	bl	e13c <print_formatted>
    e3ba:	e7c7      	b.n	e34c <log_output_process+0x1d0>
		data += length;
    e3bc:	9b05      	ldr	r3, [sp, #20]
    e3be:	443b      	add	r3, r7
    e3c0:	9305      	str	r3, [sp, #20]
	} while (len);
    e3c2:	9b04      	ldr	r3, [sp, #16]
    e3c4:	1bdb      	subs	r3, r3, r7
    e3c6:	9304      	str	r3, [sp, #16]
    e3c8:	d19c      	bne.n	e304 <log_output_process+0x188>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    e3ca:	f1bb 0f00 	cmp.w	fp, #0
    e3ce:	f47f af34 	bne.w	e23a <log_output_process+0xbe>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    e3d2:	4620      	mov	r0, r4
}
    e3d4:	b009      	add	sp, #36	; 0x24
    e3d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    e3da:	f016 bbdc 	b.w	24b96 <log_output_flush>
		print_formatted(output, "%s", log_color);
    e3de:	4620      	mov	r0, r4
    e3e0:	4a05      	ldr	r2, [pc, #20]	; (e3f8 <log_output_process+0x27c>)
    e3e2:	4906      	ldr	r1, [pc, #24]	; (e3fc <log_output_process+0x280>)
    e3e4:	f7ff feaa 	bl	e13c <print_formatted>
}
    e3e8:	e72a      	b.n	e240 <log_output_process+0xc4>
    e3ea:	bf00      	nop
    e3ec:	0002c473 	.word	0x0002c473
    e3f0:	0002c477 	.word	0x0002c477
    e3f4:	0002a9e4 	.word	0x0002a9e4
    e3f8:	0002c46e 	.word	0x0002c46e
    e3fc:	0002b55c 	.word	0x0002b55c
    e400:	0002a9f8 	.word	0x0002a9f8
    e404:	0002c49c 	.word	0x0002c49c
    e408:	0002c4a2 	.word	0x0002c4a2
    e40c:	0002c4a6 	.word	0x0002c4a6
    e410:	20020ec8 	.word	0x20020ec8
    e414:	20020ec4 	.word	0x20020ec4
    e418:	0002c480 	.word	0x0002c480
    e41c:	00024b53 	.word	0x00024b53
    e420:	00024b37 	.word	0x00024b37
    e424:	00024b89 	.word	0x00024b89
    e428:	0002c4da 	.word	0x0002c4da
    e42c:	0002b3a9 	.word	0x0002b3a9
    e430:	0002c4ab 	.word	0x0002c4ab
    e434:	00030029 	.word	0x00030029
    e438:	0002c4e3 	.word	0x0002c4e3
    e43c:	0002c4e9 	.word	0x0002c4e9
    e440:	00030b69 	.word	0x00030b69
    e444:	0002c4eb 	.word	0x0002c4eb
    e448:	00030027 	.word	0x00030027

0000e44c <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    e44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    e450:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    e452:	684b      	ldr	r3, [r1, #4]
    e454:	4605      	mov	r5, r0
    e456:	460c      	mov	r4, r1
    e458:	4690      	mov	r8, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    e45a:	688e      	ldr	r6, [r1, #8]
    e45c:	b086      	sub	sp, #24
	return msg->hdr.desc.level;
    e45e:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    e462:	b15b      	cbz	r3, e47c <log_output_msg_process+0x30>
    e464:	4a13      	ldr	r2, [pc, #76]	; (e4b4 <log_output_msg_process+0x68>)
    e466:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    e468:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    e46c:	2900      	cmp	r1, #0
    e46e:	db1f      	blt.n	e4b0 <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    e470:	7820      	ldrb	r0, [r4, #0]
    e472:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    e476:	f7ff fdc9 	bl	e00c <log_source_name_get>
    e47a:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    e47c:	4621      	mov	r1, r4
    e47e:	f851 2b10 	ldr.w	r2, [r1], #16
	*len = msg->hdr.desc.data_len;
    e482:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    e484:	f3c2 2249 	ubfx	r2, r2, #9, #10
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    e488:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    e48a:	eb01 0402 	add.w	r4, r1, r2
    e48e:	bf08      	it	eq
    e490:	2100      	moveq	r1, #0
	*len = msg->hdr.desc.data_len;
    e492:	f3c0 00cb 	ubfx	r0, r0, #3, #12
    e496:	e9cd 0803 	strd	r0, r8, [sp, #12]
    e49a:	e9cd 1401 	strd	r1, r4, [sp, #4]
    e49e:	2200      	movs	r2, #0
    e4a0:	4631      	mov	r1, r6
    e4a2:	4628      	mov	r0, r5
    e4a4:	9700      	str	r7, [sp, #0]
    e4a6:	f7ff fe69 	bl	e17c <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    e4aa:	b006      	add	sp, #24
    e4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    e4b0:	2300      	movs	r3, #0
    e4b2:	e7e3      	b.n	e47c <log_output_msg_process+0x30>
    e4b4:	0002a39c 	.word	0x0002a39c

0000e4b8 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    e4b8:	2100      	movs	r1, #0
    e4ba:	2301      	movs	r3, #1
    e4bc:	4a06      	ldr	r2, [pc, #24]	; (e4d8 <log_output_timestamp_freq_set+0x20>)
    e4be:	4290      	cmp	r0, r2
    e4c0:	d806      	bhi.n	e4d0 <log_output_timestamp_freq_set+0x18>
    e4c2:	4a06      	ldr	r2, [pc, #24]	; (e4dc <log_output_timestamp_freq_set+0x24>)
    e4c4:	b901      	cbnz	r1, e4c8 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    e4c6:	2301      	movs	r3, #1
    e4c8:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    e4ca:	4b05      	ldr	r3, [pc, #20]	; (e4e0 <log_output_timestamp_freq_set+0x28>)
    e4cc:	6018      	str	r0, [r3, #0]
}
    e4ce:	4770      	bx	lr
		timestamp_div *= 2U;
    e4d0:	2101      	movs	r1, #1
		frequency /= 2U;
    e4d2:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    e4d4:	005b      	lsls	r3, r3, #1
    e4d6:	e7f2      	b.n	e4be <log_output_timestamp_freq_set+0x6>
    e4d8:	000f4240 	.word	0x000f4240
    e4dc:	20020ec4 	.word	0x20020ec4
    e4e0:	20020ec8 	.word	0x20020ec8

0000e4e4 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    e4e4:	2201      	movs	r2, #1
    e4e6:	4b01      	ldr	r3, [pc, #4]	; (e4ec <log_backend_rtt_init+0x8>)
    e4e8:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    e4ea:	4770      	bx	lr
    e4ec:	20021cdb 	.word	0x20021cdb

0000e4f0 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    e4f0:	4b01      	ldr	r3, [pc, #4]	; (e4f8 <format_set+0x8>)
	return 0;
}
    e4f2:	2000      	movs	r0, #0
	log_format_current = log_type;
    e4f4:	6019      	str	r1, [r3, #0]
}
    e4f6:	4770      	bx	lr
    e4f8:	20020ee0 	.word	0x20020ee0

0000e4fc <panic>:
	panic_mode = true;
    e4fc:	2201      	movs	r2, #1
    e4fe:	4b02      	ldr	r3, [pc, #8]	; (e508 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    e500:	4802      	ldr	r0, [pc, #8]	; (e50c <panic+0x10>)
    e502:	701a      	strb	r2, [r3, #0]
    e504:	f016 bb47 	b.w	24b96 <log_output_flush>
    e508:	20021cdc 	.word	0x20021cdc
    e50c:	0002aa28 	.word	0x0002aa28

0000e510 <process>:
{
    e510:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e512:	4b06      	ldr	r3, [pc, #24]	; (e52c <process+0x1c>)
{
    e514:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e516:	6818      	ldr	r0, [r3, #0]
    e518:	f7ff fcd4 	bl	dec4 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    e51c:	4621      	mov	r1, r4
}
    e51e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e522:	4603      	mov	r3, r0
	log_output_func(&log_output_rtt, &msg->log, flags);
    e524:	220f      	movs	r2, #15
    e526:	4802      	ldr	r0, [pc, #8]	; (e530 <process+0x20>)
    e528:	4718      	bx	r3
    e52a:	bf00      	nop
    e52c:	20020ee0 	.word	0x20020ee0
    e530:	0002aa28 	.word	0x0002aa28

0000e534 <data_out_block_mode>:
{
    e534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e536:	4607      	mov	r7, r0
    e538:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    e53a:	2404      	movs	r4, #4
    e53c:	4d17      	ldr	r5, [pc, #92]	; (e59c <data_out_block_mode+0x68>)
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    e53e:	4632      	mov	r2, r6
    e540:	4639      	mov	r1, r7
    e542:	2000      	movs	r0, #0
    e544:	f010 fb58 	bl	1ebf8 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    e548:	b1c8      	cbz	r0, e57e <data_out_block_mode+0x4a>
	host_present = true;
    e54a:	2301      	movs	r3, #1
    e54c:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    e54e:	4b14      	ldr	r3, [pc, #80]	; (e5a0 <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    e550:	781b      	ldrb	r3, [r3, #0]
    e552:	b92b      	cbnz	r3, e560 <data_out_block_mode+0x2c>
}
    e554:	4630      	mov	r0, r6
    e556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    e558:	b95c      	cbnz	r4, e572 <data_out_block_mode+0x3e>
		host_present = false;
    e55a:	702c      	strb	r4, [r5, #0]
    e55c:	f04f 34ff 	mov.w	r4, #4294967295
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    e560:	2000      	movs	r0, #0
    e562:	f010 fb91 	bl	1ec88 <SEGGER_RTT_HasDataUp>
    e566:	2800      	cmp	r0, #0
    e568:	d0f4      	beq.n	e554 <data_out_block_mode+0x20>
    e56a:	782b      	ldrb	r3, [r5, #0]
    e56c:	2b00      	cmp	r3, #0
    e56e:	d1f3      	bne.n	e558 <data_out_block_mode+0x24>
    e570:	e7f0      	b.n	e554 <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    e572:	3c01      	subs	r4, #1
	z_impl_k_busy_wait(usec_to_wait);
    e574:	f241 3088 	movw	r0, #5000	; 0x1388
    e578:	f01a fea4 	bl	292c4 <z_impl_k_busy_wait>
}
    e57c:	e7f0      	b.n	e560 <data_out_block_mode+0x2c>
		} else if (host_present) {
    e57e:	782b      	ldrb	r3, [r5, #0]
    e580:	b113      	cbz	r3, e588 <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    e582:	3c01      	subs	r4, #1
    e584:	d104      	bne.n	e590 <data_out_block_mode+0x5c>
		host_present = false;
    e586:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    e588:	782b      	ldrb	r3, [r5, #0]
    e58a:	2b00      	cmp	r3, #0
    e58c:	d1d7      	bne.n	e53e <data_out_block_mode+0xa>
    e58e:	e7e1      	b.n	e554 <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    e590:	f241 3088 	movw	r0, #5000	; 0x1388
    e594:	f01a fe96 	bl	292c4 <z_impl_k_busy_wait>
    e598:	e7f6      	b.n	e588 <data_out_block_mode+0x54>
    e59a:	bf00      	nop
    e59c:	20021cdb 	.word	0x20021cdb
    e5a0:	20021cdc 	.word	0x20021cdc

0000e5a4 <nvs_flash_erase_sector>:

/* erase a sector and verify erase was OK.
 * return 0 if OK, errorcode on error.
 */
static int nvs_flash_erase_sector(struct nvs_fs *fs, uint32_t addr)
{
    e5a4:	b570      	push	{r4, r5, r6, lr}
	off_t offset;

	addr &= ADDR_SECT_MASK;

	offset = fs->offset;
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
    e5a6:	8983      	ldrh	r3, [r0, #12]
    e5a8:	6805      	ldr	r5, [r0, #0]
	addr &= ADDR_SECT_MASK;
    e5aa:	0c0e      	lsrs	r6, r1, #16
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
    e5ac:	0c09      	lsrs	r1, r1, #16
    e5ae:	fb03 5501 	mla	r5, r3, r1, r5
{
    e5b2:	b086      	sub	sp, #24

	LOG_DBG("Erasing flash at %lx, len %d", (long int) offset,
    e5b4:	e9cd 5304 	strd	r5, r3, [sp, #16]
    e5b8:	4b11      	ldr	r3, [pc, #68]	; (e600 <nvs_flash_erase_sector+0x5c>)
    e5ba:	2208      	movs	r2, #8
    e5bc:	9303      	str	r3, [sp, #12]
    e5be:	4b11      	ldr	r3, [pc, #68]	; (e604 <nvs_flash_erase_sector+0x60>)
{
    e5c0:	4604      	mov	r4, r0
	LOG_DBG("Erasing flash at %lx, len %d", (long int) offset,
    e5c2:	9302      	str	r3, [sp, #8]
    e5c4:	2300      	movs	r3, #0
    e5c6:	4910      	ldr	r1, [pc, #64]	; (e608 <nvs_flash_erase_sector+0x64>)
    e5c8:	4618      	mov	r0, r3
    e5ca:	e9cd 3200 	strd	r3, r2, [sp]
    e5ce:	2204      	movs	r2, #4
    e5d0:	f016 fb61 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
	addr &= ADDR_SECT_MASK;
    e5d4:	0436      	lsls	r6, r6, #16
		fs->sector_size);

#ifdef CONFIG_NVS_LOOKUP_CACHE
	nvs_lookup_cache_invalidate(fs, addr >> ADDR_SECT_SHIFT);
#endif
	rc = flash_erase(fs->flash_device, offset, fs->sector_size);
    e5d6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    e5d8:	89a2      	ldrh	r2, [r4, #12]
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;
	int rc;

	rc = api->erase(dev, offset, size);
    e5da:	6883      	ldr	r3, [r0, #8]
    e5dc:	4629      	mov	r1, r5
    e5de:	689b      	ldr	r3, [r3, #8]
    e5e0:	4798      	blx	r3

	if (rc) {
    e5e2:	b950      	cbnz	r0, e5fa <nvs_flash_erase_sector+0x56>
		return rc;
	}

	if (nvs_flash_cmp_const(fs, addr, fs->flash_parameters->erase_value,
    e5e4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    e5e6:	4631      	mov	r1, r6
    e5e8:	4620      	mov	r0, r4
    e5ea:	89a3      	ldrh	r3, [r4, #12]
    e5ec:	7912      	ldrb	r2, [r2, #4]
    e5ee:	f016 fb2d 	bl	24c4c <nvs_flash_cmp_const>
			fs->sector_size)) {
		rc = -ENXIO;
    e5f2:	2800      	cmp	r0, #0
    e5f4:	bf18      	it	ne
    e5f6:	f06f 0005 	mvnne.w	r0, #5
	}

	return rc;
}
    e5fa:	b006      	add	sp, #24
    e5fc:	bd70      	pop	{r4, r5, r6, pc}
    e5fe:	bf00      	nop
    e600:	0002c6e1 	.word	0x0002c6e1
    e604:	0002c51e 	.word	0x0002c51e
    e608:	0002a474 	.word	0x0002a474

0000e60c <nvs_recover_last_ate>:
 *
 * addr should point to the faulty closing ate and will be updated to the last
 * valid ate. If no valid ate is found it will be left untouched.
 */
static int nvs_recover_last_ate(struct nvs_fs *fs, uint32_t *addr)
{
    e60c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t data_end_addr, ate_end_addr;
	struct nvs_ate end_ate;
	size_t ate_size;
	int rc;

	LOG_DBG("Recovering last ate from sector %d",
    e610:	884b      	ldrh	r3, [r1, #2]
{
    e612:	b089      	sub	sp, #36	; 0x24
	LOG_DBG("Recovering last ate from sector %d",
    e614:	9304      	str	r3, [sp, #16]
    e616:	4b1d      	ldr	r3, [pc, #116]	; (e68c <nvs_recover_last_ate+0x80>)
    e618:	2408      	movs	r4, #8
    e61a:	9303      	str	r3, [sp, #12]
    e61c:	4b1c      	ldr	r3, [pc, #112]	; (e690 <nvs_recover_last_ate+0x84>)
{
    e61e:	4607      	mov	r7, r0
	LOG_DBG("Recovering last ate from sector %d",
    e620:	9302      	str	r3, [sp, #8]
    e622:	2300      	movs	r3, #0
{
    e624:	460d      	mov	r5, r1
	LOG_DBG("Recovering last ate from sector %d",
    e626:	4618      	mov	r0, r3
    e628:	e9cd 3400 	strd	r3, r4, [sp]
    e62c:	4919      	ldr	r1, [pc, #100]	; (e694 <nvs_recover_last_ate+0x88>)
    e62e:	2204      	movs	r2, #4
    e630:	f016 fb31 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
		(*addr >> ADDR_SECT_SHIFT));

	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e634:	4621      	mov	r1, r4
    e636:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e638:	f016 fb3d 	bl	24cb6 <nvs_al_size.isra.0>
    e63c:	4680      	mov	r8, r0

	*addr -= ate_size;
    e63e:	682c      	ldr	r4, [r5, #0]
	ate_end_addr = *addr;
	data_end_addr = *addr & ADDR_SECT_MASK;
    e640:	f8df 9054 	ldr.w	r9, [pc, #84]	; e698 <nvs_recover_last_ate+0x8c>
	*addr -= ate_size;
    e644:	1a24      	subs	r4, r4, r0
    e646:	602c      	str	r4, [r5, #0]
	data_end_addr = *addr & ADDR_SECT_MASK;
    e648:	ea04 0609 	and.w	r6, r4, r9
	while (ate_end_addr > data_end_addr) {
    e64c:	42b4      	cmp	r4, r6
    e64e:	d803      	bhi.n	e658 <nvs_recover_last_ate+0x4c>
			*addr = ate_end_addr;
		}
		ate_end_addr -= ate_size;
	}

	return 0;
    e650:	2000      	movs	r0, #0
}
    e652:	b009      	add	sp, #36	; 0x24
    e654:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e658:	2308      	movs	r3, #8
    e65a:	4621      	mov	r1, r4
    e65c:	4638      	mov	r0, r7
    e65e:	aa06      	add	r2, sp, #24
    e660:	f016 faa6 	bl	24bb0 <nvs_flash_rd>
		if (rc) {
    e664:	2800      	cmp	r0, #0
    e666:	d1f4      	bne.n	e652 <nvs_recover_last_ate+0x46>
		if (nvs_ate_valid(fs, &end_ate)) {
    e668:	4638      	mov	r0, r7
    e66a:	a906      	add	r1, sp, #24
    e66c:	f016 fb2d 	bl	24cca <nvs_ate_valid>
    e670:	b140      	cbz	r0, e684 <nvs_recover_last_ate+0x78>
			data_end_addr += end_ate.offset + end_ate.len;
    e672:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    e676:	f8bd 201c 	ldrh.w	r2, [sp, #28]
			data_end_addr &= ADDR_SECT_MASK;
    e67a:	ea06 0609 	and.w	r6, r6, r9
			data_end_addr += end_ate.offset + end_ate.len;
    e67e:	4413      	add	r3, r2
    e680:	441e      	add	r6, r3
			*addr = ate_end_addr;
    e682:	602c      	str	r4, [r5, #0]
		ate_end_addr -= ate_size;
    e684:	eba4 0408 	sub.w	r4, r4, r8
    e688:	e7e0      	b.n	e64c <nvs_recover_last_ate+0x40>
    e68a:	bf00      	nop
    e68c:	0002c6cc 	.word	0x0002c6cc
    e690:	0002c53f 	.word	0x0002c53f
    e694:	0002a474 	.word	0x0002a474
    e698:	ffff0000 	.word	0xffff0000

0000e69c <nvs_add_gc_done_ate>:

	return 0;
}

static int nvs_add_gc_done_ate(struct nvs_fs *fs)
{
    e69c:	b530      	push	{r4, r5, lr}
	struct nvs_ate gc_done_ate;

	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e69e:	8883      	ldrh	r3, [r0, #4]
{
    e6a0:	b089      	sub	sp, #36	; 0x24
	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e6a2:	9304      	str	r3, [sp, #16]
    e6a4:	4b10      	ldr	r3, [pc, #64]	; (e6e8 <nvs_add_gc_done_ate+0x4c>)
    e6a6:	2500      	movs	r5, #0
    e6a8:	9303      	str	r3, [sp, #12]
    e6aa:	4b10      	ldr	r3, [pc, #64]	; (e6ec <nvs_add_gc_done_ate+0x50>)
{
    e6ac:	4604      	mov	r4, r0
	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e6ae:	9302      	str	r3, [sp, #8]
    e6b0:	2308      	movs	r3, #8
    e6b2:	2204      	movs	r2, #4
    e6b4:	4628      	mov	r0, r5
    e6b6:	e9cd 5300 	strd	r5, r3, [sp]
    e6ba:	490d      	ldr	r1, [pc, #52]	; (e6f0 <nvs_add_gc_done_ate+0x54>)
    e6bc:	462b      	mov	r3, r5
    e6be:	f016 faea 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
	gc_done_ate.id = 0xffff;
    e6c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e6c6:	f8ad 3018 	strh.w	r3, [sp, #24]
	gc_done_ate.len = 0U;
	gc_done_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e6ca:	68a3      	ldr	r3, [r4, #8]
	nvs_ate_crc8_update(&gc_done_ate);
    e6cc:	a806      	add	r0, sp, #24
	gc_done_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e6ce:	f8ad 301a 	strh.w	r3, [sp, #26]
	gc_done_ate.len = 0U;
    e6d2:	f8ad 501c 	strh.w	r5, [sp, #28]
	nvs_ate_crc8_update(&gc_done_ate);
    e6d6:	f016 fab0 	bl	24c3a <nvs_ate_crc8_update>

	return nvs_flash_ate_wrt(fs, &gc_done_ate);
    e6da:	4620      	mov	r0, r4
    e6dc:	a906      	add	r1, sp, #24
    e6de:	f016 fbb0 	bl	24e42 <nvs_flash_ate_wrt>
}
    e6e2:	b009      	add	sp, #36	; 0x24
    e6e4:	bd30      	pop	{r4, r5, pc}
    e6e6:	bf00      	nop
    e6e8:	0002c6b1 	.word	0x0002c6b1
    e6ec:	0002c566 	.word	0x0002c566
    e6f0:	0002a474 	.word	0x0002a474

0000e6f4 <nvs_gc>:
/* garbage collection: the address ate_wra has been updated to the new sector
 * that has just been started. The data to gc is in the sector after this new
 * sector.
 */
static int nvs_gc(struct nvs_fs *fs)
{
    e6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	struct nvs_ate close_ate, gc_ate, wlk_ate;
	uint32_t sec_addr, gc_addr, gc_prev_addr, wlk_addr, wlk_prev_addr,
	      data_addr, stop_addr;
	size_t ate_size;

	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e6f8:	2108      	movs	r1, #8
{
    e6fa:	b09b      	sub	sp, #108	; 0x6c
    e6fc:	4604      	mov	r4, r0
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e6fe:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    e700:	f016 fad9 	bl	24cb6 <nvs_al_size.isra.0>
    e704:	4605      	mov	r5, r0

	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e706:	6863      	ldr	r3, [r4, #4]
	nvs_sector_advance(fs, &sec_addr);
    e708:	4620      	mov	r0, r4
	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e70a:	0c1b      	lsrs	r3, r3, #16
    e70c:	041b      	lsls	r3, r3, #16
	nvs_sector_advance(fs, &sec_addr);
    e70e:	a909      	add	r1, sp, #36	; 0x24
	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e710:	9309      	str	r3, [sp, #36]	; 0x24
	nvs_sector_advance(fs, &sec_addr);
    e712:	f016 fa5b 	bl	24bcc <nvs_sector_advance>
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e716:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
    e71a:	89a6      	ldrh	r6, [r4, #12]
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e71c:	aa0c      	add	r2, sp, #48	; 0x30
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e71e:	445e      	add	r6, fp
    e720:	1b76      	subs	r6, r6, r5
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e722:	2308      	movs	r3, #8
    e724:	4631      	mov	r1, r6
    e726:	4620      	mov	r0, r4
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e728:	960a      	str	r6, [sp, #40]	; 0x28
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e72a:	f016 fa41 	bl	24bb0 <nvs_flash_rd>

	/* if the sector is not closed don't do gc */
	rc = nvs_flash_ate_rd(fs, gc_addr, &close_ate);
	if (rc < 0) {
    e72e:	1e02      	subs	r2, r0, #0
    e730:	f2c0 80bb 	blt.w	e8aa <nvs_gc+0x1b6>
		/* flash error */
		return rc;
	}

	rc = nvs_ate_cmp_const(&close_ate, fs->flash_parameters->erase_value);
    e734:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    e736:	aa0c      	add	r2, sp, #48	; 0x30
    e738:	7919      	ldrb	r1, [r3, #4]
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    e73a:	2300      	movs	r3, #0
		if (data8[i] != value) {
    e73c:	f812 0b01 	ldrb.w	r0, [r2], #1
    e740:	4281      	cmp	r1, r0
    e742:	f040 80a1 	bne.w	e888 <nvs_gc+0x194>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    e746:	3301      	adds	r3, #1
    e748:	2b08      	cmp	r3, #8
    e74a:	d1f7      	bne.n	e73c <nvs_gc+0x48>
	 * gc done ate to the sector. In the field we might have nvs systems
	 * that do not have sufficient space to add this ate, so for these
	 * situations avoid adding the gc done ate.
	 */

	if (fs->ate_wra >= (fs->data_wra + ate_size)) {
    e74c:	68a3      	ldr	r3, [r4, #8]
    e74e:	6862      	ldr	r2, [r4, #4]
    e750:	442b      	add	r3, r5
    e752:	429a      	cmp	r2, r3
    e754:	f080 8090 	bcs.w	e878 <nvs_gc+0x184>
			return rc;
		}
	}

	/* Erase the gc'ed sector */
	rc = nvs_flash_erase_sector(fs, sec_addr);
    e758:	4659      	mov	r1, fp
    e75a:	4620      	mov	r0, r4
    e75c:	f7ff ff22 	bl	e5a4 <nvs_flash_erase_sector>
    e760:	4602      	mov	r2, r0
	if (rc) {
    e762:	e0a2      	b.n	e8aa <nvs_gc+0x1b6>
		gc_addr += close_ate.offset;
    e764:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
		gc_addr &= ADDR_SECT_MASK;
    e768:	0c36      	lsrs	r6, r6, #16
    e76a:	0436      	lsls	r6, r6, #16
		gc_addr += close_ate.offset;
    e76c:	441e      	add	r6, r3
    e76e:	960a      	str	r6, [sp, #40]	; 0x28
		rc = nvs_prev_ate(fs, &gc_addr, &gc_ate);
    e770:	aa0e      	add	r2, sp, #56	; 0x38
    e772:	4620      	mov	r0, r4
    e774:	a90a      	add	r1, sp, #40	; 0x28
		gc_prev_addr = gc_addr;
    e776:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
		rc = nvs_prev_ate(fs, &gc_addr, &gc_ate);
    e77a:	f016 fade 	bl	24d3a <nvs_prev_ate>
		if (rc) {
    e77e:	4602      	mov	r2, r0
    e780:	2800      	cmp	r0, #0
    e782:	f040 8092 	bne.w	e8aa <nvs_gc+0x1b6>
		if (!nvs_ate_valid(fs, &gc_ate)) {
    e786:	4620      	mov	r0, r4
    e788:	a90e      	add	r1, sp, #56	; 0x38
    e78a:	f016 fa9e 	bl	24cca <nvs_ate_valid>
    e78e:	b918      	cbnz	r0, e798 <nvs_gc+0xa4>
	} while (gc_prev_addr != stop_addr);
    e790:	9b07      	ldr	r3, [sp, #28]
    e792:	4553      	cmp	r3, sl
    e794:	d1ec      	bne.n	e770 <nvs_gc+0x7c>
    e796:	e7d9      	b.n	e74c <nvs_gc+0x58>
		wlk_addr = fs->ate_wra;
    e798:	6863      	ldr	r3, [r4, #4]
    e79a:	930b      	str	r3, [sp, #44]	; 0x2c
			rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    e79c:	aa10      	add	r2, sp, #64	; 0x40
    e79e:	4620      	mov	r0, r4
    e7a0:	a90b      	add	r1, sp, #44	; 0x2c
			wlk_prev_addr = wlk_addr;
    e7a2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    e7a4:	f016 fac9 	bl	24d3a <nvs_prev_ate>
			if (rc) {
    e7a8:	4602      	mov	r2, r0
    e7aa:	2800      	cmp	r0, #0
    e7ac:	d17d      	bne.n	e8aa <nvs_gc+0x1b6>
			if ((wlk_ate.id == gc_ate.id) &&
    e7ae:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    e7b2:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    e7b6:	429a      	cmp	r2, r3
    e7b8:	d038      	beq.n	e82c <nvs_gc+0x138>
		} while (wlk_addr != fs->ate_wra);
    e7ba:	6862      	ldr	r2, [r4, #4]
    e7bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    e7be:	429a      	cmp	r2, r3
    e7c0:	d1ec      	bne.n	e79c <nvs_gc+0xa8>
		if ((wlk_prev_addr == gc_prev_addr) && gc_ate.len) {
    e7c2:	45b2      	cmp	sl, r6
    e7c4:	d1e4      	bne.n	e790 <nvs_gc+0x9c>
    e7c6:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    e7ca:	2b00      	cmp	r3, #0
    e7cc:	d0e0      	beq.n	e790 <nvs_gc+0x9c>
			LOG_DBG("Moving %d, len %d", gc_ate.id, gc_ate.len);
    e7ce:	9305      	str	r3, [sp, #20]
    e7d0:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    e7d4:	2208      	movs	r2, #8
    e7d6:	9304      	str	r3, [sp, #16]
    e7d8:	4b36      	ldr	r3, [pc, #216]	; (e8b4 <nvs_gc+0x1c0>)
    e7da:	4937      	ldr	r1, [pc, #220]	; (e8b8 <nvs_gc+0x1c4>)
    e7dc:	9303      	str	r3, [sp, #12]
    e7de:	4b37      	ldr	r3, [pc, #220]	; (e8bc <nvs_gc+0x1c8>)
    e7e0:	9302      	str	r3, [sp, #8]
    e7e2:	2300      	movs	r3, #0
    e7e4:	4618      	mov	r0, r3
    e7e6:	e9cd 3200 	strd	r3, r2, [sp]
    e7ea:	2204      	movs	r2, #4
    e7ec:	f016 fa53 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
			data_addr += gc_ate.offset;
    e7f0:	f8bd 703a 	ldrh.w	r7, [sp, #58]	; 0x3a
			data_addr = (gc_prev_addr & ADDR_SECT_MASK);
    e7f4:	ea4f 431a 	mov.w	r3, sl, lsr #16
    e7f8:	041b      	lsls	r3, r3, #16
			data_addr += gc_ate.offset;
    e7fa:	441f      	add	r7, r3
			gc_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e7fc:	68a3      	ldr	r3, [r4, #8]
			nvs_ate_crc8_update(&gc_ate);
    e7fe:	a80e      	add	r0, sp, #56	; 0x38
			gc_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e800:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
			nvs_ate_crc8_update(&gc_ate);
    e804:	f016 fa19 	bl	24c3a <nvs_ate_crc8_update>
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
    e808:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			rc = nvs_flash_block_move(fs, data_addr, gc_ate.len);
    e80a:	f8bd 903c 	ldrh.w	r9, [sp, #60]	; 0x3c
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
    e80e:	681e      	ldr	r6, [r3, #0]
    e810:	4276      	negs	r6, r6
	block_size =
    e812:	f006 0620 	and.w	r6, r6, #32
	while (len) {
    e816:	f1b9 0f00 	cmp.w	r9, #0
    e81a:	d10e      	bne.n	e83a <nvs_gc+0x146>
			rc = nvs_flash_ate_wrt(fs, &gc_ate);
    e81c:	4620      	mov	r0, r4
    e81e:	a90e      	add	r1, sp, #56	; 0x38
    e820:	f016 fb0f 	bl	24e42 <nvs_flash_ate_wrt>
			if (rc) {
    e824:	4602      	mov	r2, r0
    e826:	2800      	cmp	r0, #0
    e828:	d0b2      	beq.n	e790 <nvs_gc+0x9c>
    e82a:	e03e      	b.n	e8aa <nvs_gc+0x1b6>
			    (nvs_ate_valid(fs, &wlk_ate))) {
    e82c:	4620      	mov	r0, r4
    e82e:	a910      	add	r1, sp, #64	; 0x40
    e830:	f016 fa4b 	bl	24cca <nvs_ate_valid>
			if ((wlk_ate.id == gc_ate.id) &&
    e834:	2800      	cmp	r0, #0
    e836:	d0c0      	beq.n	e7ba <nvs_gc+0xc6>
    e838:	e7c3      	b.n	e7c2 <nvs_gc+0xce>
		bytes_to_copy = MIN(block_size, len);
    e83a:	454e      	cmp	r6, r9
    e83c:	46b0      	mov	r8, r6
    e83e:	bf28      	it	cs
    e840:	46c8      	movcs	r8, r9
		rc = nvs_flash_rd(fs, addr, buf, bytes_to_copy);
    e842:	aa12      	add	r2, sp, #72	; 0x48
    e844:	4643      	mov	r3, r8
    e846:	4639      	mov	r1, r7
    e848:	4620      	mov	r0, r4
    e84a:	f016 f9b1 	bl	24bb0 <nvs_flash_rd>
		if (rc) {
    e84e:	4602      	mov	r2, r0
    e850:	bb58      	cbnz	r0, e8aa <nvs_gc+0x1b6>
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    e852:	4643      	mov	r3, r8
    e854:	68a1      	ldr	r1, [r4, #8]
    e856:	aa12      	add	r2, sp, #72	; 0x48
    e858:	4620      	mov	r0, r4
    e85a:	f016 fab8 	bl	24dce <nvs_flash_al_wrt>
	fs->data_wra += nvs_al_size(fs, len);
    e85e:	4641      	mov	r1, r8
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    e860:	4602      	mov	r2, r0
	fs->data_wra += nvs_al_size(fs, len);
    e862:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    e864:	f016 fa27 	bl	24cb6 <nvs_al_size.isra.0>
    e868:	68a3      	ldr	r3, [r4, #8]
    e86a:	4403      	add	r3, r0
    e86c:	60a3      	str	r3, [r4, #8]
		if (rc) {
    e86e:	b9e2      	cbnz	r2, e8aa <nvs_gc+0x1b6>
		len -= bytes_to_copy;
    e870:	eba9 0908 	sub.w	r9, r9, r8
		addr += bytes_to_copy;
    e874:	4447      	add	r7, r8
    e876:	e7ce      	b.n	e816 <nvs_gc+0x122>
		rc = nvs_add_gc_done_ate(fs);
    e878:	4620      	mov	r0, r4
    e87a:	f7ff ff0f 	bl	e69c <nvs_add_gc_done_ate>
		if (rc) {
    e87e:	4602      	mov	r2, r0
    e880:	2800      	cmp	r0, #0
    e882:	f43f af69 	beq.w	e758 <nvs_gc+0x64>
    e886:	e010      	b.n	e8aa <nvs_gc+0x1b6>
	stop_addr = gc_addr - ate_size;
    e888:	1b73      	subs	r3, r6, r5
	if (nvs_close_ate_valid(fs, &close_ate)) {
    e88a:	4620      	mov	r0, r4
    e88c:	a90c      	add	r1, sp, #48	; 0x30
	stop_addr = gc_addr - ate_size;
    e88e:	9307      	str	r3, [sp, #28]
	if (nvs_close_ate_valid(fs, &close_ate)) {
    e890:	f016 fa35 	bl	24cfe <nvs_close_ate_valid>
    e894:	2800      	cmp	r0, #0
    e896:	f47f af65 	bne.w	e764 <nvs_gc+0x70>
		rc = nvs_recover_last_ate(fs, &gc_addr);
    e89a:	4620      	mov	r0, r4
    e89c:	a90a      	add	r1, sp, #40	; 0x28
    e89e:	f7ff feb5 	bl	e60c <nvs_recover_last_ate>
		if (rc) {
    e8a2:	4602      	mov	r2, r0
    e8a4:	2800      	cmp	r0, #0
    e8a6:	f43f af63 	beq.w	e770 <nvs_gc+0x7c>
		return rc;
	}
	return 0;
}
    e8aa:	4610      	mov	r0, r2
    e8ac:	b01b      	add	sp, #108	; 0x6c
    e8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e8b2:	bf00      	nop
    e8b4:	0002c6c5 	.word	0x0002c6c5
    e8b8:	0002a474 	.word	0x0002a474
    e8bc:	0002c583 	.word	0x0002c583

0000e8c0 <nvs_mount>:

	return 0;
}

int nvs_mount(struct nvs_fs *fs)
{
    e8c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    e8c4:	4604      	mov	r4, r0
    e8c6:	b08e      	sub	sp, #56	; 0x38

	int rc;
	struct flash_pages_info info;
	size_t write_block_size;

	k_mutex_init(&fs->nvs_lock);
    e8c8:	f100 0714 	add.w	r7, r0, #20
	return z_impl_k_mutex_init(mutex);
    e8cc:	4638      	mov	r0, r7
    e8ce:	f01a fc19 	bl	29104 <z_impl_k_mutex_init>

	fs->flash_parameters = flash_get_parameters(fs->flash_device);
    e8d2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
    e8d4:	6883      	ldr	r3, [r0, #8]
    e8d6:	68db      	ldr	r3, [r3, #12]
    e8d8:	4798      	blx	r3
    e8da:	4603      	mov	r3, r0
    e8dc:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (fs->flash_parameters == NULL) {
    e8de:	b930      	cbnz	r0, e8ee <nvs_mount+0x2e>
		LOG_ERR("Could not obtain flash parameters");
    e8e0:	4a90      	ldr	r2, [pc, #576]	; (eb24 <nvs_mount+0x264>)
    e8e2:	9000      	str	r0, [sp, #0]
    e8e4:	e9cd 0201 	strd	r0, r2, [sp, #4]
		return -EINVAL;
	}

	/* check the number of sectors, it should be at least 2 */
	if (fs->sector_count < 2) {
		LOG_ERR("Configuration error - sector count");
    e8e8:	2201      	movs	r2, #1
    e8ea:	498f      	ldr	r1, [pc, #572]	; (eb28 <nvs_mount+0x268>)
    e8ec:	e00f      	b.n	e90e <nvs_mount+0x4e>
	write_block_size = flash_get_write_block_size(fs->flash_device);
    e8ee:	6aa0      	ldr	r0, [r4, #40]	; 0x28
	return api->get_parameters(dev)->write_block_size;
    e8f0:	6883      	ldr	r3, [r0, #8]
    e8f2:	68db      	ldr	r3, [r3, #12]
    e8f4:	4798      	blx	r3
	if (write_block_size > NVS_BLOCK_SIZE || write_block_size == 0) {
    e8f6:	6803      	ldr	r3, [r0, #0]
    e8f8:	3b01      	subs	r3, #1
    e8fa:	2b1f      	cmp	r3, #31
    e8fc:	d90f      	bls.n	e91e <nvs_mount+0x5e>
		LOG_ERR("Unsupported write block size");
    e8fe:	4b8b      	ldr	r3, [pc, #556]	; (eb2c <nvs_mount+0x26c>)
    e900:	9302      	str	r3, [sp, #8]
    e902:	2300      	movs	r3, #0
    e904:	2201      	movs	r2, #1
    e906:	4618      	mov	r0, r3
    e908:	e9cd 3300 	strd	r3, r3, [sp]
    e90c:	4986      	ldr	r1, [pc, #536]	; (eb28 <nvs_mount+0x268>)
    e90e:	f016 f9c2 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    e912:	f06f 0515 	mvn.w	r5, #21
	LOG_INF("data wra: %d, %x",
		(fs->data_wra >> ADDR_SECT_SHIFT),
		(fs->data_wra & ADDR_OFFS_MASK));

	return 0;
}
    e916:	4628      	mov	r0, r5
    e918:	b00e      	add	sp, #56	; 0x38
    e91a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	rc = flash_get_page_info_by_offs(fs->flash_device, fs->offset, &info);
    e91e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    e920:	6821      	ldr	r1, [r4, #0]
    e922:	aa0b      	add	r2, sp, #44	; 0x2c
    e924:	f019 fa33 	bl	27d8e <z_impl_flash_get_page_info_by_offs>
	if (rc) {
    e928:	b108      	cbz	r0, e92e <nvs_mount+0x6e>
		LOG_ERR("Unable to get page info");
    e92a:	4b81      	ldr	r3, [pc, #516]	; (eb30 <nvs_mount+0x270>)
    e92c:	e7e8      	b.n	e900 <nvs_mount+0x40>
	if (!fs->sector_size || fs->sector_size % info.size) {
    e92e:	89a5      	ldrh	r5, [r4, #12]
    e930:	b12d      	cbz	r5, e93e <nvs_mount+0x7e>
    e932:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    e934:	fbb5 f2f3 	udiv	r2, r5, r3
    e938:	fb03 5512 	mls	r5, r3, r2, r5
    e93c:	b10d      	cbz	r5, e942 <nvs_mount+0x82>
		LOG_ERR("Invalid sector size");
    e93e:	4b7d      	ldr	r3, [pc, #500]	; (eb34 <nvs_mount+0x274>)
    e940:	e7de      	b.n	e900 <nvs_mount+0x40>
	if (fs->sector_count < 2) {
    e942:	89e3      	ldrh	r3, [r4, #14]
    e944:	2b01      	cmp	r3, #1
    e946:	d805      	bhi.n	e954 <nvs_mount+0x94>
		LOG_ERR("Configuration error - sector count");
    e948:	4b7b      	ldr	r3, [pc, #492]	; (eb38 <nvs_mount+0x278>)
    e94a:	9500      	str	r5, [sp, #0]
    e94c:	e9cd 5301 	strd	r5, r3, [sp, #4]
    e950:	462b      	mov	r3, r5
    e952:	e7c9      	b.n	e8e8 <nvs_mount+0x28>
	uint8_t erase_value = fs->flash_parameters->erase_value;
    e954:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	uint32_t addr = 0U;
    e956:	9506      	str	r5, [sp, #24]
	uint8_t erase_value = fs->flash_parameters->erase_value;
    e958:	f893 9004 	ldrb.w	r9, [r3, #4]
	return z_impl_k_mutex_lock(mutex, timeout);
    e95c:	f04f 33ff 	mov.w	r3, #4294967295
    e960:	f04f 32ff 	mov.w	r2, #4294967295
    e964:	4638      	mov	r0, r7
    e966:	f010 fe89 	bl	1f67c <z_impl_k_mutex_lock>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e96a:	2108      	movs	r1, #8
    e96c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    e96e:	f016 f9a2 	bl	24cb6 <nvs_al_size.isra.0>
	uint16_t i, closed_sectors = 0;
    e972:	46a8      	mov	r8, r5
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e974:	4606      	mov	r6, r0
	for (i = 0; i < fs->sector_count; i++) {
    e976:	89e3      	ldrh	r3, [r4, #14]
    e978:	fa1f fa85 	uxth.w	sl, r5
    e97c:	4553      	cmp	r3, sl
    e97e:	d808      	bhi.n	e992 <nvs_mount+0xd2>
	if (closed_sectors == fs->sector_count) {
    e980:	89e3      	ldrh	r3, [r4, #14]
    e982:	4543      	cmp	r3, r8
    e984:	d123      	bne.n	e9ce <nvs_mount+0x10e>
	return z_impl_k_mutex_unlock(mutex);
    e986:	4638      	mov	r0, r7
    e988:	f010 ff48 	bl	1f81c <z_impl_k_mutex_unlock>
		rc = -EDEADLK;
    e98c:	f06f 052c 	mvn.w	r5, #44	; 0x2c
    e990:	e7c1      	b.n	e916 <nvs_mount+0x56>
		       (uint16_t)(fs->sector_size - ate_size);
    e992:	89a1      	ldrh	r1, [r4, #12]
		addr = (i << ADDR_SECT_SHIFT) +
    e994:	042b      	lsls	r3, r5, #16
		       (uint16_t)(fs->sector_size - ate_size);
    e996:	1b89      	subs	r1, r1, r6
		addr = (i << ADDR_SECT_SHIFT) +
    e998:	fa13 f181 	uxtah	r1, r3, r1
		rc = nvs_flash_cmp_const(fs, addr, erase_value,
    e99c:	464a      	mov	r2, r9
    e99e:	2308      	movs	r3, #8
    e9a0:	4620      	mov	r0, r4
		addr = (i << ADDR_SECT_SHIFT) +
    e9a2:	9106      	str	r1, [sp, #24]
		rc = nvs_flash_cmp_const(fs, addr, erase_value,
    e9a4:	f016 f952 	bl	24c4c <nvs_flash_cmp_const>
		if (rc) {
    e9a8:	b178      	cbz	r0, e9ca <nvs_mount+0x10a>
			nvs_sector_advance(fs, &addr);
    e9aa:	4620      	mov	r0, r4
    e9ac:	a906      	add	r1, sp, #24
    e9ae:	f016 f90d 	bl	24bcc <nvs_sector_advance>
			closed_sectors++;
    e9b2:	f108 0801 	add.w	r8, r8, #1
			rc = nvs_flash_cmp_const(fs, addr, erase_value,
    e9b6:	2308      	movs	r3, #8
    e9b8:	464a      	mov	r2, r9
    e9ba:	4620      	mov	r0, r4
    e9bc:	9906      	ldr	r1, [sp, #24]
			closed_sectors++;
    e9be:	fa1f f888 	uxth.w	r8, r8
			rc = nvs_flash_cmp_const(fs, addr, erase_value,
    e9c2:	f016 f943 	bl	24c4c <nvs_flash_cmp_const>
			if (!rc) {
    e9c6:	2800      	cmp	r0, #0
    e9c8:	d0da      	beq.n	e980 <nvs_mount+0xc0>
	for (i = 0; i < fs->sector_count; i++) {
    e9ca:	3501      	adds	r5, #1
    e9cc:	e7d3      	b.n	e976 <nvs_mount+0xb6>
	if (i == fs->sector_count) {
    e9ce:	4553      	cmp	r3, sl
    e9d0:	d10b      	bne.n	e9ea <nvs_mount+0x12a>
		rc = nvs_flash_cmp_const(fs, addr - ate_size, erase_value,
    e9d2:	9906      	ldr	r1, [sp, #24]
    e9d4:	2308      	movs	r3, #8
    e9d6:	464a      	mov	r2, r9
    e9d8:	4620      	mov	r0, r4
    e9da:	1b89      	subs	r1, r1, r6
    e9dc:	f016 f936 	bl	24c4c <nvs_flash_cmp_const>
		if (!rc) {
    e9e0:	b918      	cbnz	r0, e9ea <nvs_mount+0x12a>
			nvs_sector_advance(fs, &addr);
    e9e2:	4620      	mov	r0, r4
    e9e4:	a906      	add	r1, sp, #24
    e9e6:	f016 f8f1 	bl	24bcc <nvs_sector_advance>
	rc = nvs_recover_last_ate(fs, &addr);
    e9ea:	4620      	mov	r0, r4
    e9ec:	a906      	add	r1, sp, #24
    e9ee:	f7ff fe0d 	bl	e60c <nvs_recover_last_ate>
	if (rc) {
    e9f2:	4605      	mov	r5, r0
    e9f4:	b118      	cbz	r0, e9fe <nvs_mount+0x13e>
    e9f6:	4638      	mov	r0, r7
    e9f8:	f010 ff10 	bl	1f81c <z_impl_k_mutex_unlock>
	if (rc) {
    e9fc:	e78b      	b.n	e916 <nvs_mount+0x56>
	fs->ate_wra = addr;
    e9fe:	9b06      	ldr	r3, [sp, #24]
	fs->data_wra = addr & ADDR_SECT_MASK;
    ea00:	ea4f 4813 	mov.w	r8, r3, lsr #16
    ea04:	ea4f 4808 	mov.w	r8, r8, lsl #16
	fs->ate_wra = addr;
    ea08:	6063      	str	r3, [r4, #4]
	fs->data_wra = addr & ADDR_SECT_MASK;
    ea0a:	f8c4 8008 	str.w	r8, [r4, #8]
	while (fs->ate_wra >= fs->data_wra) {
    ea0e:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    ea12:	4299      	cmp	r1, r3
    ea14:	d30f      	bcc.n	ea36 <nvs_mount+0x176>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    ea16:	2308      	movs	r3, #8
    ea18:	4620      	mov	r0, r4
    ea1a:	aa07      	add	r2, sp, #28
    ea1c:	f016 f8c8 	bl	24bb0 <nvs_flash_rd>
		if (rc) {
    ea20:	4605      	mov	r5, r0
    ea22:	2800      	cmp	r0, #0
    ea24:	d1e7      	bne.n	e9f6 <nvs_mount+0x136>
    ea26:	ab07      	add	r3, sp, #28
		if (data8[i] != value) {
    ea28:	f813 2b01 	ldrb.w	r2, [r3], #1
    ea2c:	4591      	cmp	r9, r2
    ea2e:	d143      	bne.n	eab8 <nvs_mount+0x1f8>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    ea30:	3501      	adds	r5, #1
    ea32:	2d08      	cmp	r5, #8
    ea34:	d1f8      	bne.n	ea28 <nvs_mount+0x168>
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ea36:	6863      	ldr	r3, [r4, #4]
	nvs_sector_advance(fs, &addr);
    ea38:	4620      	mov	r0, r4
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ea3a:	0c1b      	lsrs	r3, r3, #16
    ea3c:	041b      	lsls	r3, r3, #16
	nvs_sector_advance(fs, &addr);
    ea3e:	a906      	add	r1, sp, #24
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ea40:	9306      	str	r3, [sp, #24]
	nvs_sector_advance(fs, &addr);
    ea42:	f016 f8c3 	bl	24bcc <nvs_sector_advance>
	rc = nvs_flash_cmp_const(fs, addr, erase_value, fs->sector_size);
    ea46:	464a      	mov	r2, r9
    ea48:	4620      	mov	r0, r4
    ea4a:	89a3      	ldrh	r3, [r4, #12]
    ea4c:	9906      	ldr	r1, [sp, #24]
    ea4e:	f016 f8fd 	bl	24c4c <nvs_flash_cmp_const>
	if (rc < 0) {
    ea52:	1e05      	subs	r5, r0, #0
    ea54:	dbcf      	blt.n	e9f6 <nvs_mount+0x136>
		addr = fs->ate_wra + ate_size;
    ea56:	6863      	ldr	r3, [r4, #4]
	if (rc) {
    ea58:	f000 8082 	beq.w	eb60 <nvs_mount+0x2a0>
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ea5c:	f64f 79ff 	movw	r9, #65535	; 0xffff
		addr = fs->ate_wra + ate_size;
    ea60:	eb06 0803 	add.w	r8, r6, r3
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ea64:	89a3      	ldrh	r3, [r4, #12]
    ea66:	fa1f f288 	uxth.w	r2, r8
    ea6a:	1b9b      	subs	r3, r3, r6
    ea6c:	429a      	cmp	r2, r3
		addr = fs->ate_wra + ate_size;
    ea6e:	f8cd 8018 	str.w	r8, [sp, #24]
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ea72:	d33d      	bcc.n	eaf0 <nvs_mount+0x230>
		LOG_INF("No GC Done marker found: restarting gc");
    ea74:	4b31      	ldr	r3, [pc, #196]	; (eb3c <nvs_mount+0x27c>)
    ea76:	2203      	movs	r2, #3
    ea78:	9302      	str	r3, [sp, #8]
    ea7a:	2300      	movs	r3, #0
    ea7c:	492a      	ldr	r1, [pc, #168]	; (eb28 <nvs_mount+0x268>)
    ea7e:	4618      	mov	r0, r3
    ea80:	e9cd 3300 	strd	r3, r3, [sp]
    ea84:	f016 f907 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
		rc = nvs_flash_erase_sector(fs, fs->ate_wra);
    ea88:	4620      	mov	r0, r4
    ea8a:	6861      	ldr	r1, [r4, #4]
    ea8c:	f7ff fd8a 	bl	e5a4 <nvs_flash_erase_sector>
		if (rc) {
    ea90:	4605      	mov	r5, r0
    ea92:	2800      	cmp	r0, #0
    ea94:	d1af      	bne.n	e9f6 <nvs_mount+0x136>
		fs->ate_wra &= ADDR_SECT_MASK;
    ea96:	6863      	ldr	r3, [r4, #4]
    ea98:	4a29      	ldr	r2, [pc, #164]	; (eb40 <nvs_mount+0x280>)
		fs->ate_wra += (fs->sector_size - 2 * ate_size);
    ea9a:	89a1      	ldrh	r1, [r4, #12]
		fs->ate_wra &= ADDR_SECT_MASK;
    ea9c:	4013      	ands	r3, r2
		fs->ate_wra += (fs->sector_size - 2 * ate_size);
    ea9e:	440b      	add	r3, r1
    eaa0:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
    eaa4:	6063      	str	r3, [r4, #4]
		fs->data_wra = (fs->ate_wra & ADDR_SECT_MASK);
    eaa6:	4013      	ands	r3, r2
		rc = nvs_gc(fs);
    eaa8:	4620      	mov	r0, r4
		fs->data_wra = (fs->ate_wra & ADDR_SECT_MASK);
    eaaa:	60a3      	str	r3, [r4, #8]
		rc = nvs_gc(fs);
    eaac:	f7ff fe22 	bl	e6f4 <nvs_gc>
			rc = nvs_flash_erase_sector(fs, addr);
    eab0:	4605      	mov	r5, r0
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    eab2:	2d00      	cmp	r5, #0
    eab4:	d070      	beq.n	eb98 <nvs_mount+0x2d8>
    eab6:	e79e      	b.n	e9f6 <nvs_mount+0x136>
		if (nvs_ate_valid(fs, &last_ate)) {
    eab8:	4620      	mov	r0, r4
    eaba:	a907      	add	r1, sp, #28
    eabc:	f016 f905 	bl	24cca <nvs_ate_valid>
    eac0:	6862      	ldr	r2, [r4, #4]
    eac2:	b910      	cbnz	r0, eaca <nvs_mount+0x20a>
		fs->ate_wra -= ate_size;
    eac4:	1b92      	subs	r2, r2, r6
    eac6:	6062      	str	r2, [r4, #4]
    eac8:	e7a1      	b.n	ea0e <nvs_mount+0x14e>
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    eaca:	f8bd 5020 	ldrh.w	r5, [sp, #32]
    eace:	f8bd 101e 	ldrh.w	r1, [sp, #30]
    ead2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
			fs->data_wra = addr & ADDR_SECT_MASK;
    ead4:	f8c4 8008 	str.w	r8, [r4, #8]
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    ead8:	4429      	add	r1, r5
    eada:	f016 f8ec 	bl	24cb6 <nvs_al_size.isra.0>
    eade:	4440      	add	r0, r8
			if (fs->ate_wra == fs->data_wra && last_ate.len) {
    eae0:	4290      	cmp	r0, r2
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    eae2:	60a0      	str	r0, [r4, #8]
			if (fs->ate_wra == fs->data_wra && last_ate.len) {
    eae4:	d1ee      	bne.n	eac4 <nvs_mount+0x204>
    eae6:	2d00      	cmp	r5, #0
    eae8:	d0ec      	beq.n	eac4 <nvs_mount+0x204>
				rc = -ESPIPE;
    eaea:	f06f 051c 	mvn.w	r5, #28
    eaee:	e090      	b.n	ec12 <nvs_mount+0x352>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    eaf0:	2308      	movs	r3, #8
    eaf2:	4641      	mov	r1, r8
    eaf4:	4620      	mov	r0, r4
    eaf6:	aa09      	add	r2, sp, #36	; 0x24
    eaf8:	f016 f85a 	bl	24bb0 <nvs_flash_rd>
			if (rc) {
    eafc:	4605      	mov	r5, r0
    eafe:	2800      	cmp	r0, #0
    eb00:	f47f af79 	bne.w	e9f6 <nvs_mount+0x136>
			if (nvs_ate_valid(fs, &gc_done_ate) &&
    eb04:	4620      	mov	r0, r4
    eb06:	a909      	add	r1, sp, #36	; 0x24
    eb08:	f016 f8df 	bl	24cca <nvs_ate_valid>
    eb0c:	b138      	cbz	r0, eb1e <nvs_mount+0x25e>
    eb0e:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    eb12:	454b      	cmp	r3, r9
    eb14:	d103      	bne.n	eb1e <nvs_mount+0x25e>
			    (gc_done_ate.id == 0xffff) &&
    eb16:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    eb1a:	2b00      	cmp	r3, #0
    eb1c:	d07f      	beq.n	ec1e <nvs_mount+0x35e>
			addr += ate_size;
    eb1e:	44b0      	add	r8, r6
    eb20:	e7a0      	b.n	ea64 <nvs_mount+0x1a4>
    eb22:	bf00      	nop
    eb24:	0002c5ad 	.word	0x0002c5ad
    eb28:	0002a474 	.word	0x0002a474
    eb2c:	0002c5cf 	.word	0x0002c5cf
    eb30:	0002c5ec 	.word	0x0002c5ec
    eb34:	0002c604 	.word	0x0002c604
    eb38:	0002c618 	.word	0x0002c618
    eb3c:	0002c675 	.word	0x0002c675
    eb40:	ffff0000 	.word	0xffff0000
		rc = nvs_flash_cmp_const(fs, fs->data_wra, erase_value,
    eb44:	464a      	mov	r2, r9
    eb46:	4620      	mov	r0, r4
    eb48:	1a5b      	subs	r3, r3, r1
    eb4a:	f016 f87f 	bl	24c4c <nvs_flash_cmp_const>
		if (rc < 0) {
    eb4e:	1e05      	subs	r5, r0, #0
    eb50:	f6ff af51 	blt.w	e9f6 <nvs_mount+0x136>
		if (!rc) {
    eb54:	d008      	beq.n	eb68 <nvs_mount+0x2a8>
		fs->data_wra += fs->flash_parameters->write_block_size;
    eb56:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    eb58:	68a3      	ldr	r3, [r4, #8]
    eb5a:	6812      	ldr	r2, [r2, #0]
    eb5c:	4413      	add	r3, r2
    eb5e:	60a3      	str	r3, [r4, #8]
	while (fs->ate_wra > fs->data_wra) {
    eb60:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    eb64:	428b      	cmp	r3, r1
    eb66:	d8ed      	bhi.n	eb44 <nvs_mount+0x284>
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    eb68:	6861      	ldr	r1, [r4, #4]
    eb6a:	89a3      	ldrh	r3, [r4, #12]
    eb6c:	eb01 0246 	add.w	r2, r1, r6, lsl #1
    eb70:	429a      	cmp	r2, r3
    eb72:	d19e      	bne.n	eab2 <nvs_mount+0x1f2>
	    (fs->data_wra != (fs->ate_wra & ADDR_SECT_MASK))) {
    eb74:	f8df 80d4 	ldr.w	r8, [pc, #212]	; ec4c <nvs_mount+0x38c>
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    eb78:	68a2      	ldr	r2, [r4, #8]
	    (fs->data_wra != (fs->ate_wra & ADDR_SECT_MASK))) {
    eb7a:	ea01 0308 	and.w	r3, r1, r8
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    eb7e:	429a      	cmp	r2, r3
    eb80:	d097      	beq.n	eab2 <nvs_mount+0x1f2>
		rc = nvs_flash_erase_sector(fs, fs->ate_wra);
    eb82:	4620      	mov	r0, r4
    eb84:	f7ff fd0e 	bl	e5a4 <nvs_flash_erase_sector>
		if (rc) {
    eb88:	4605      	mov	r5, r0
    eb8a:	2800      	cmp	r0, #0
    eb8c:	f47f af33 	bne.w	e9f6 <nvs_mount+0x136>
		fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    eb90:	6863      	ldr	r3, [r4, #4]
    eb92:	ea03 0308 	and.w	r3, r3, r8
    eb96:	60a3      	str	r3, [r4, #8]
		      (fs->sector_size - 2 * ate_size))) {
    eb98:	89a3      	ldrh	r3, [r4, #12]
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    eb9a:	88a2      	ldrh	r2, [r4, #4]
		      (fs->sector_size - 2 * ate_size))) {
    eb9c:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    eba0:	429a      	cmp	r2, r3
    eba2:	d032      	beq.n	ec0a <nvs_mount+0x34a>
    eba4:	4638      	mov	r0, r7
    eba6:	f010 fe39 	bl	1f81c <z_impl_k_mutex_unlock>
	fs->ready = true;
    ebaa:	2301      	movs	r3, #1
	LOG_INF("%d Sectors of %d bytes", fs->sector_count, fs->sector_size);
    ebac:	2500      	movs	r5, #0
	fs->ready = true;
    ebae:	7423      	strb	r3, [r4, #16]
	LOG_INF("%d Sectors of %d bytes", fs->sector_count, fs->sector_size);
    ebb0:	89a3      	ldrh	r3, [r4, #12]
    ebb2:	4628      	mov	r0, r5
    ebb4:	9304      	str	r3, [sp, #16]
    ebb6:	89e3      	ldrh	r3, [r4, #14]
    ebb8:	2203      	movs	r2, #3
    ebba:	9303      	str	r3, [sp, #12]
    ebbc:	4b24      	ldr	r3, [pc, #144]	; (ec50 <nvs_mount+0x390>)
    ebbe:	e9cd 5500 	strd	r5, r5, [sp]
    ebc2:	9302      	str	r3, [sp, #8]
    ebc4:	4923      	ldr	r1, [pc, #140]	; (ec54 <nvs_mount+0x394>)
    ebc6:	462b      	mov	r3, r5
    ebc8:	f016 f865 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("alloc wra: %d, %x",
    ebcc:	6863      	ldr	r3, [r4, #4]
    ebce:	4628      	mov	r0, r5
    ebd0:	b29a      	uxth	r2, r3
    ebd2:	0c1b      	lsrs	r3, r3, #16
    ebd4:	9303      	str	r3, [sp, #12]
    ebd6:	4b20      	ldr	r3, [pc, #128]	; (ec58 <nvs_mount+0x398>)
    ebd8:	9204      	str	r2, [sp, #16]
    ebda:	e9cd 5301 	strd	r5, r3, [sp, #4]
    ebde:	2203      	movs	r2, #3
    ebe0:	462b      	mov	r3, r5
    ebe2:	491c      	ldr	r1, [pc, #112]	; (ec54 <nvs_mount+0x394>)
    ebe4:	9500      	str	r5, [sp, #0]
    ebe6:	f016 f856 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("data wra: %d, %x",
    ebea:	68a3      	ldr	r3, [r4, #8]
    ebec:	4628      	mov	r0, r5
    ebee:	b29a      	uxth	r2, r3
    ebf0:	0c1b      	lsrs	r3, r3, #16
    ebf2:	9303      	str	r3, [sp, #12]
    ebf4:	4b19      	ldr	r3, [pc, #100]	; (ec5c <nvs_mount+0x39c>)
    ebf6:	9204      	str	r2, [sp, #16]
    ebf8:	e9cd 5301 	strd	r5, r3, [sp, #4]
    ebfc:	2203      	movs	r2, #3
    ebfe:	462b      	mov	r3, r5
    ec00:	4914      	ldr	r1, [pc, #80]	; (ec54 <nvs_mount+0x394>)
    ec02:	9500      	str	r5, [sp, #0]
    ec04:	f016 f847 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
	return 0;
    ec08:	e685      	b.n	e916 <nvs_mount+0x56>
		rc = nvs_add_gc_done_ate(fs);
    ec0a:	4620      	mov	r0, r4
    ec0c:	f7ff fd46 	bl	e69c <nvs_add_gc_done_ate>
    ec10:	4605      	mov	r5, r0
    ec12:	4638      	mov	r0, r7
    ec14:	f010 fe02 	bl	1f81c <z_impl_k_mutex_unlock>
	if (rc) {
    ec18:	2d00      	cmp	r5, #0
    ec1a:	d0c6      	beq.n	ebaa <nvs_mount+0x2ea>
    ec1c:	e67b      	b.n	e916 <nvs_mount+0x56>
			LOG_INF("GC Done marker found");
    ec1e:	4b10      	ldr	r3, [pc, #64]	; (ec60 <nvs_mount+0x3a0>)
    ec20:	2203      	movs	r2, #3
    ec22:	4628      	mov	r0, r5
    ec24:	e9cd 5301 	strd	r5, r3, [sp, #4]
    ec28:	490a      	ldr	r1, [pc, #40]	; (ec54 <nvs_mount+0x394>)
    ec2a:	462b      	mov	r3, r5
    ec2c:	9500      	str	r5, [sp, #0]
    ec2e:	f016 f832 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ec32:	6863      	ldr	r3, [r4, #4]
			nvs_sector_advance(fs, &addr);
    ec34:	4620      	mov	r0, r4
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ec36:	0c1b      	lsrs	r3, r3, #16
    ec38:	041b      	lsls	r3, r3, #16
			nvs_sector_advance(fs, &addr);
    ec3a:	a906      	add	r1, sp, #24
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ec3c:	9306      	str	r3, [sp, #24]
			nvs_sector_advance(fs, &addr);
    ec3e:	f015 ffc5 	bl	24bcc <nvs_sector_advance>
			rc = nvs_flash_erase_sector(fs, addr);
    ec42:	4620      	mov	r0, r4
    ec44:	9906      	ldr	r1, [sp, #24]
    ec46:	f7ff fcad 	bl	e5a4 <nvs_flash_erase_sector>
    ec4a:	e731      	b.n	eab0 <nvs_mount+0x1f0>
    ec4c:	ffff0000 	.word	0xffff0000
    ec50:	0002c63b 	.word	0x0002c63b
    ec54:	0002a474 	.word	0x0002a474
    ec58:	0002c652 	.word	0x0002c652
    ec5c:	0002c664 	.word	0x0002c664
    ec60:	0002c69c 	.word	0x0002c69c

0000ec64 <nvs_write>:

ssize_t nvs_write(struct nvs_fs *fs, uint16_t id, const void *data, size_t len)
{
    ec64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ec68:	461d      	mov	r5, r3
	struct nvs_ate wlk_ate;
	uint32_t wlk_addr, rd_addr;
	uint16_t required_space = 0U; /* no space, appropriate for delete ate */
	bool prev_found = false;

	if (!fs->ready) {
    ec6a:	7c03      	ldrb	r3, [r0, #16]
{
    ec6c:	4604      	mov	r4, r0
    ec6e:	4689      	mov	r9, r1
    ec70:	4690      	mov	r8, r2
    ec72:	b08d      	sub	sp, #52	; 0x34
	if (!fs->ready) {
    ec74:	b973      	cbnz	r3, ec94 <nvs_write+0x30>
		LOG_ERR("NVS not initialized");
    ec76:	4a66      	ldr	r2, [pc, #408]	; (ee10 <nvs_write+0x1ac>)
    ec78:	4618      	mov	r0, r3
    ec7a:	e9cd 3201 	strd	r3, r2, [sp, #4]
    ec7e:	4965      	ldr	r1, [pc, #404]	; (ee14 <nvs_write+0x1b0>)
    ec80:	2201      	movs	r2, #1
    ec82:	9300      	str	r3, [sp, #0]
    ec84:	f016 f807 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
		return -EACCES;
    ec88:	f06f 060c 	mvn.w	r6, #12
	}
	rc = len;
end:
	k_mutex_unlock(&fs->nvs_lock);
	return rc;
}
    ec8c:	4630      	mov	r0, r6
    ec8e:	b00d      	add	sp, #52	; 0x34
    ec90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ec94:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    ec96:	2108      	movs	r1, #8
    ec98:	4610      	mov	r0, r2
    ec9a:	f016 f80c 	bl	24cb6 <nvs_al_size.isra.0>
    ec9e:	4682      	mov	sl, r0
	data_size = nvs_al_size(fs, len);
    eca0:	4629      	mov	r1, r5
    eca2:	4610      	mov	r0, r2
    eca4:	f016 f807 	bl	24cb6 <nvs_al_size.isra.0>
	if ((len > (fs->sector_size - 4 * ate_size)) ||
    eca8:	89a3      	ldrh	r3, [r4, #12]
	data_size = nvs_al_size(fs, len);
    ecaa:	4607      	mov	r7, r0
	if ((len > (fs->sector_size - 4 * ate_size)) ||
    ecac:	eba3 038a 	sub.w	r3, r3, sl, lsl #2
    ecb0:	42ab      	cmp	r3, r5
    ecb2:	f0c0 80a9 	bcc.w	ee08 <nvs_write+0x1a4>
    ecb6:	b11d      	cbz	r5, ecc0 <nvs_write+0x5c>
	    ((len > 0) && (data == NULL))) {
    ecb8:	f1b8 0f00 	cmp.w	r8, #0
    ecbc:	f000 80a4 	beq.w	ee08 <nvs_write+0x1a4>
	wlk_addr = fs->ate_wra;
    ecc0:	6863      	ldr	r3, [r4, #4]
    ecc2:	9307      	str	r3, [sp, #28]
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ecc4:	4620      	mov	r0, r4
    ecc6:	aa08      	add	r2, sp, #32
    ecc8:	a907      	add	r1, sp, #28
		rd_addr = wlk_addr;
    ecca:	f8dd b01c 	ldr.w	fp, [sp, #28]
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ecce:	f016 f834 	bl	24d3a <nvs_prev_ate>
		if (rc) {
    ecd2:	4606      	mov	r6, r0
    ecd4:	2800      	cmp	r0, #0
    ecd6:	d1d9      	bne.n	ec8c <nvs_write+0x28>
		if ((wlk_ate.id == id) && (nvs_ate_valid(fs, &wlk_ate))) {
    ecd8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
    ecdc:	454b      	cmp	r3, r9
    ecde:	d005      	beq.n	ecec <nvs_write+0x88>
		if (wlk_addr == fs->ate_wra) {
    ece0:	6862      	ldr	r2, [r4, #4]
    ece2:	9b07      	ldr	r3, [sp, #28]
    ece4:	429a      	cmp	r2, r3
    ece6:	d1ed      	bne.n	ecc4 <nvs_write+0x60>
		if (len == 0) {
    ece8:	b9e5      	cbnz	r5, ed24 <nvs_write+0xc0>
    ecea:	e7cf      	b.n	ec8c <nvs_write+0x28>
		if ((wlk_ate.id == id) && (nvs_ate_valid(fs, &wlk_ate))) {
    ecec:	4620      	mov	r0, r4
    ecee:	a908      	add	r1, sp, #32
    ecf0:	f015 ffeb 	bl	24cca <nvs_ate_valid>
    ecf4:	2800      	cmp	r0, #0
    ecf6:	d0f3      	beq.n	ece0 <nvs_write+0x7c>
		rd_addr += wlk_ate.offset;
    ecf8:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
			if (wlk_ate.len == 0U) {
    ecfc:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
		if (len == 0) {
    ed00:	b175      	cbz	r5, ed20 <nvs_write+0xbc>
		} else if (len == wlk_ate.len) {
    ed02:	42ab      	cmp	r3, r5
    ed04:	d10e      	bne.n	ed24 <nvs_write+0xc0>
		rd_addr &= ADDR_SECT_MASK;
    ed06:	ea4f 411b 	mov.w	r1, fp, lsr #16
    ed0a:	0409      	lsls	r1, r1, #16
			rc = nvs_flash_block_cmp(fs, rd_addr, data, len);
    ed0c:	4401      	add	r1, r0
    ed0e:	462b      	mov	r3, r5
    ed10:	4642      	mov	r2, r8
    ed12:	4620      	mov	r0, r4
    ed14:	f015 ff67 	bl	24be6 <nvs_flash_block_cmp>
			if (rc <= 0) {
    ed18:	2800      	cmp	r0, #0
    ed1a:	dc03      	bgt.n	ed24 <nvs_write+0xc0>
    ed1c:	4606      	mov	r6, r0
    ed1e:	e7b5      	b.n	ec8c <nvs_write+0x28>
			if (wlk_ate.len == 0U) {
    ed20:	2b00      	cmp	r3, #0
    ed22:	d0b3      	beq.n	ec8c <nvs_write+0x28>
	if (data_size) {
    ed24:	2f00      	cmp	r7, #0
    ed26:	d13e      	bne.n	eda6 <nvs_write+0x142>
	k_mutex_lock(&fs->nvs_lock, K_FOREVER);
    ed28:	f104 0314 	add.w	r3, r4, #20
    ed2c:	9305      	str	r3, [sp, #20]
	return z_impl_k_mutex_lock(mutex, timeout);
    ed2e:	f04f 32ff 	mov.w	r2, #4294967295
    ed32:	f04f 33ff 	mov.w	r3, #4294967295
    ed36:	f104 0014 	add.w	r0, r4, #20
    ed3a:	f010 fc9f 	bl	1f67c <z_impl_k_mutex_lock>
	fs->ate_wra &= ADDR_SECT_MASK;
    ed3e:	f8df b0d8 	ldr.w	fp, [pc, #216]	; ee18 <nvs_write+0x1b4>
		if (gc_count == fs->sector_count) {
    ed42:	89e3      	ldrh	r3, [r4, #14]
    ed44:	429e      	cmp	r6, r3
    ed46:	d05c      	beq.n	ee02 <nvs_write+0x19e>
		if (fs->ate_wra >= (fs->data_wra + required_space)) {
    ed48:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
    ed4c:	18f9      	adds	r1, r7, r3
    ed4e:	428a      	cmp	r2, r1
    ed50:	d32c      	bcc.n	edac <nvs_write+0x148>
	entry.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    ed52:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
	entry.part = 0xff;
    ed56:	23ff      	movs	r3, #255	; 0xff
	nvs_ate_crc8_update(&entry);
    ed58:	a80a      	add	r0, sp, #40	; 0x28
	entry.part = 0xff;
    ed5a:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
	entry.id = id;
    ed5e:	f8ad 9028 	strh.w	r9, [sp, #40]	; 0x28
	entry.len = (uint16_t)len;
    ed62:	f8ad 502c 	strh.w	r5, [sp, #44]	; 0x2c
	nvs_ate_crc8_update(&entry);
    ed66:	f015 ff68 	bl	24c3a <nvs_ate_crc8_update>
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    ed6a:	462b      	mov	r3, r5
    ed6c:	4642      	mov	r2, r8
    ed6e:	68a1      	ldr	r1, [r4, #8]
    ed70:	4620      	mov	r0, r4
    ed72:	f016 f82c 	bl	24dce <nvs_flash_al_wrt>
	fs->data_wra += nvs_al_size(fs, len);
    ed76:	4629      	mov	r1, r5
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    ed78:	4682      	mov	sl, r0
	fs->data_wra += nvs_al_size(fs, len);
    ed7a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    ed7c:	f015 ff9b 	bl	24cb6 <nvs_al_size.isra.0>
    ed80:	68a2      	ldr	r2, [r4, #8]
    ed82:	4402      	add	r2, r0
    ed84:	60a2      	str	r2, [r4, #8]
	if (rc) {
    ed86:	f1ba 0f00 	cmp.w	sl, #0
    ed8a:	d107      	bne.n	ed9c <nvs_write+0x138>
	rc = nvs_flash_ate_wrt(fs, &entry);
    ed8c:	4620      	mov	r0, r4
    ed8e:	a90a      	add	r1, sp, #40	; 0x28
    ed90:	f016 f857 	bl	24e42 <nvs_flash_ate_wrt>
	rc = len;
    ed94:	2800      	cmp	r0, #0
    ed96:	bf14      	ite	ne
    ed98:	4682      	movne	sl, r0
    ed9a:	46aa      	moveq	sl, r5
	return z_impl_k_mutex_unlock(mutex);
    ed9c:	9805      	ldr	r0, [sp, #20]
    ed9e:	f010 fd3d 	bl	1f81c <z_impl_k_mutex_unlock>
	return rc;
    eda2:	4656      	mov	r6, sl
    eda4:	e772      	b.n	ec8c <nvs_write+0x28>
		required_space = data_size + ate_size;
    eda6:	4457      	add	r7, sl
    eda8:	b2bf      	uxth	r7, r7
    edaa:	e7bd      	b.n	ed28 <nvs_write+0xc4>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    edac:	2108      	movs	r1, #8
    edae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    edb0:	f015 ff81 	bl	24cb6 <nvs_al_size.isra.0>
	close_ate.id = 0xFFFF;
    edb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    edb8:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	close_ate.len = 0U;
    edbc:	2300      	movs	r3, #0
    edbe:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
	close_ate.offset = (uint16_t)((fs->ate_wra + ate_size) & ADDR_OFFS_MASK);
    edc2:	1813      	adds	r3, r2, r0
    edc4:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
	fs->ate_wra += (fs->sector_size - ate_size);
    edc8:	89a3      	ldrh	r3, [r4, #12]
	fs->ate_wra &= ADDR_SECT_MASK;
    edca:	ea02 020b 	and.w	r2, r2, fp
	fs->ate_wra += (fs->sector_size - ate_size);
    edce:	441a      	add	r2, r3
    edd0:	1a10      	subs	r0, r2, r0
    edd2:	6060      	str	r0, [r4, #4]
	nvs_ate_crc8_update(&close_ate);
    edd4:	a80a      	add	r0, sp, #40	; 0x28
    edd6:	f015 ff30 	bl	24c3a <nvs_ate_crc8_update>
	rc = nvs_flash_ate_wrt(fs, &close_ate);
    edda:	a90a      	add	r1, sp, #40	; 0x28
    eddc:	4620      	mov	r0, r4
    edde:	f016 f830 	bl	24e42 <nvs_flash_ate_wrt>
	nvs_sector_advance(fs, &fs->ate_wra);
    ede2:	4620      	mov	r0, r4
    ede4:	1d21      	adds	r1, r4, #4
    ede6:	f015 fef1 	bl	24bcc <nvs_sector_advance>
	fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    edea:	6863      	ldr	r3, [r4, #4]
		rc = nvs_gc(fs);
    edec:	4620      	mov	r0, r4
	fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    edee:	ea03 030b 	and.w	r3, r3, fp
    edf2:	60a3      	str	r3, [r4, #8]
		rc = nvs_gc(fs);
    edf4:	f7ff fc7e 	bl	e6f4 <nvs_gc>
		if (rc) {
    edf8:	4682      	mov	sl, r0
    edfa:	2800      	cmp	r0, #0
    edfc:	d1ce      	bne.n	ed9c <nvs_write+0x138>
		gc_count++;
    edfe:	3601      	adds	r6, #1
		if (gc_count == fs->sector_count) {
    ee00:	e79f      	b.n	ed42 <nvs_write+0xde>
			rc = -ENOSPC;
    ee02:	f06f 0a1b 	mvn.w	sl, #27
    ee06:	e7c9      	b.n	ed9c <nvs_write+0x138>
		return -EINVAL;
    ee08:	f06f 0615 	mvn.w	r6, #21
    ee0c:	e73e      	b.n	ec8c <nvs_write+0x28>
    ee0e:	bf00      	nop
    ee10:	0002c599 	.word	0x0002c599
    ee14:	0002a474 	.word	0x0002a474
    ee18:	ffff0000 	.word	0xffff0000

0000ee1c <nvs_read_hist>:
	return nvs_write(fs, id, NULL, 0);
}

ssize_t nvs_read_hist(struct nvs_fs *fs, uint16_t id, void *data, size_t len,
		      uint16_t cnt)
{
    ee1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ee20:	461e      	mov	r6, r3
	uint32_t wlk_addr, rd_addr;
	uint16_t cnt_his;
	struct nvs_ate wlk_ate;
	size_t ate_size;

	if (!fs->ready) {
    ee22:	7c03      	ldrb	r3, [r0, #16]
{
    ee24:	b088      	sub	sp, #32
    ee26:	4604      	mov	r4, r0
    ee28:	460f      	mov	r7, r1
    ee2a:	4690      	mov	r8, r2
    ee2c:	f8bd 9040 	ldrh.w	r9, [sp, #64]	; 0x40
	if (!fs->ready) {
    ee30:	b96b      	cbnz	r3, ee4e <nvs_read_hist+0x32>
		LOG_ERR("NVS not initialized");
    ee32:	4a2f      	ldr	r2, [pc, #188]	; (eef0 <nvs_read_hist+0xd4>)
    ee34:	4618      	mov	r0, r3
    ee36:	e9cd 3201 	strd	r3, r2, [sp, #4]
    ee3a:	492e      	ldr	r1, [pc, #184]	; (eef4 <nvs_read_hist+0xd8>)
    ee3c:	2201      	movs	r2, #1
    ee3e:	9300      	str	r3, [sp, #0]
    ee40:	f015 ff29 	bl	24c96 <z_log_msg_runtime_create.constprop.0>
		return -EACCES;
    ee44:	f06f 000c 	mvn.w	r0, #12

	return wlk_ate.len;

err:
	return rc;
}
    ee48:	b008      	add	sp, #32
    ee4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ee4e:	2108      	movs	r1, #8
    ee50:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    ee52:	f015 ff30 	bl	24cb6 <nvs_al_size.isra.0>
	if (len > (fs->sector_size - 2 * ate_size)) {
    ee56:	89a3      	ldrh	r3, [r4, #12]
    ee58:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
    ee5c:	42b3      	cmp	r3, r6
    ee5e:	d343      	bcc.n	eee8 <nvs_read_hist+0xcc>
	cnt_his = 0U;
    ee60:	2500      	movs	r5, #0
	wlk_addr = fs->ate_wra;
    ee62:	f8d4 a004 	ldr.w	sl, [r4, #4]
    ee66:	f8cd a014 	str.w	sl, [sp, #20]
	while (cnt_his <= cnt) {
    ee6a:	454d      	cmp	r5, r9
    ee6c:	4651      	mov	r1, sl
		rd_addr = wlk_addr;
    ee6e:	f8dd a014 	ldr.w	sl, [sp, #20]
	while (cnt_his <= cnt) {
    ee72:	d909      	bls.n	ee88 <nvs_read_hist+0x6c>
	if (((wlk_addr == fs->ate_wra) && (wlk_ate.id != id)) ||
    ee74:	6863      	ldr	r3, [r4, #4]
    ee76:	4553      	cmp	r3, sl
    ee78:	d11e      	bne.n	eeb8 <nvs_read_hist+0x9c>
    ee7a:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    ee7e:	42bb      	cmp	r3, r7
    ee80:	d01a      	beq.n	eeb8 <nvs_read_hist+0x9c>
		return -ENOENT;
    ee82:	f06f 0001 	mvn.w	r0, #1
    ee86:	e7df      	b.n	ee48 <nvs_read_hist+0x2c>
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ee88:	4620      	mov	r0, r4
    ee8a:	aa06      	add	r2, sp, #24
    ee8c:	a905      	add	r1, sp, #20
    ee8e:	f015 ff54 	bl	24d3a <nvs_prev_ate>
		if (rc) {
    ee92:	2800      	cmp	r0, #0
    ee94:	d1d8      	bne.n	ee48 <nvs_read_hist+0x2c>
		if ((wlk_ate.id == id) &&  (nvs_ate_valid(fs, &wlk_ate))) {
    ee96:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    ee9a:	42bb      	cmp	r3, r7
    ee9c:	d106      	bne.n	eeac <nvs_read_hist+0x90>
    ee9e:	4620      	mov	r0, r4
    eea0:	a906      	add	r1, sp, #24
    eea2:	f015 ff12 	bl	24cca <nvs_ate_valid>
    eea6:	b108      	cbz	r0, eeac <nvs_read_hist+0x90>
			cnt_his++;
    eea8:	3501      	adds	r5, #1
    eeaa:	b2ad      	uxth	r5, r5
		if (wlk_addr == fs->ate_wra) {
    eeac:	6862      	ldr	r2, [r4, #4]
    eeae:	9b05      	ldr	r3, [sp, #20]
    eeb0:	429a      	cmp	r2, r3
    eeb2:	d1da      	bne.n	ee6a <nvs_read_hist+0x4e>
		rd_addr = wlk_addr;
    eeb4:	4651      	mov	r1, sl
    eeb6:	e7e0      	b.n	ee7a <nvs_read_hist+0x5e>
	    (wlk_ate.len == 0U) || (cnt_his < cnt)) {
    eeb8:	f8bd 301c 	ldrh.w	r3, [sp, #28]
	if (((wlk_addr == fs->ate_wra) && (wlk_ate.id != id)) ||
    eebc:	2b00      	cmp	r3, #0
    eebe:	d0e0      	beq.n	ee82 <nvs_read_hist+0x66>
	    (wlk_ate.len == 0U) || (cnt_his < cnt)) {
    eec0:	45a9      	cmp	r9, r5
    eec2:	d8de      	bhi.n	ee82 <nvs_read_hist+0x66>
	rd_addr += wlk_ate.offset;
    eec4:	f8bd 001a 	ldrh.w	r0, [sp, #26]
	rd_addr &= ADDR_SECT_MASK;
    eec8:	0c09      	lsrs	r1, r1, #16
	rc = nvs_flash_rd(fs, rd_addr, data, MIN(len, wlk_ate.len));
    eeca:	42b3      	cmp	r3, r6
	rd_addr &= ADDR_SECT_MASK;
    eecc:	ea4f 4101 	mov.w	r1, r1, lsl #16
	rc = nvs_flash_rd(fs, rd_addr, data, MIN(len, wlk_ate.len));
    eed0:	bf28      	it	cs
    eed2:	4633      	movcs	r3, r6
    eed4:	4401      	add	r1, r0
    eed6:	4642      	mov	r2, r8
    eed8:	4620      	mov	r0, r4
    eeda:	f015 fe69 	bl	24bb0 <nvs_flash_rd>
	if (rc) {
    eede:	2800      	cmp	r0, #0
    eee0:	d1b2      	bne.n	ee48 <nvs_read_hist+0x2c>
	return wlk_ate.len;
    eee2:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    eee6:	e7af      	b.n	ee48 <nvs_read_hist+0x2c>
		return -EINVAL;
    eee8:	f06f 0015 	mvn.w	r0, #21
    eeec:	e7ac      	b.n	ee48 <nvs_read_hist+0x2c>
    eeee:	bf00      	nop
    eef0:	0002c599 	.word	0x0002c599
    eef4:	0002a474 	.word	0x0002a474

0000eef8 <ipc_service_open_instance>:
#include <zephyr/device.h>

LOG_MODULE_REGISTER(ipc_service, CONFIG_IPC_SERVICE_LOG_LEVEL);

int ipc_service_open_instance(const struct device *instance)
{
    eef8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    eefa:	4603      	mov	r3, r0
	const struct ipc_service_backend *backend;

	if (!instance) {
    eefc:	b960      	cbnz	r0, ef18 <ipc_service_open_instance+0x20>
		LOG_ERR("Invalid instance");
    eefe:	4a11      	ldr	r2, [pc, #68]	; (ef44 <ipc_service_open_instance+0x4c>)
    ef00:	9000      	str	r0, [sp, #0]
    ef02:	e9cd 0201 	strd	r0, r2, [sp, #4]
    ef06:	4910      	ldr	r1, [pc, #64]	; (ef48 <ipc_service_open_instance+0x50>)
    ef08:	2201      	movs	r2, #1
    ef0a:	f015 ffb2 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    ef0e:	f06f 0015 	mvn.w	r0, #21
		/* maybe not needed on backend */
		return 0;
	}

	return backend->open_instance(instance);
}
    ef12:	b005      	add	sp, #20
    ef14:	f85d fb04 	ldr.w	pc, [sp], #4
	backend = (const struct ipc_service_backend *) instance->api;
    ef18:	6883      	ldr	r3, [r0, #8]
	if (!backend) {
    ef1a:	b95b      	cbnz	r3, ef34 <ipc_service_open_instance+0x3c>
		LOG_ERR("Invalid backend configuration");
    ef1c:	4a0b      	ldr	r2, [pc, #44]	; (ef4c <ipc_service_open_instance+0x54>)
    ef1e:	4618      	mov	r0, r3
    ef20:	e9cd 3201 	strd	r3, r2, [sp, #4]
    ef24:	4908      	ldr	r1, [pc, #32]	; (ef48 <ipc_service_open_instance+0x50>)
    ef26:	2201      	movs	r2, #1
    ef28:	9300      	str	r3, [sp, #0]
    ef2a:	f015 ffa2 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    ef2e:	f06f 0004 	mvn.w	r0, #4
    ef32:	e7ee      	b.n	ef12 <ipc_service_open_instance+0x1a>
	if (!backend->open_instance) {
    ef34:	681b      	ldr	r3, [r3, #0]
    ef36:	b11b      	cbz	r3, ef40 <ipc_service_open_instance+0x48>
}
    ef38:	b005      	add	sp, #20
    ef3a:	f85d eb04 	ldr.w	lr, [sp], #4
	return backend->open_instance(instance);
    ef3e:	4718      	bx	r3
		return 0;
    ef40:	4618      	mov	r0, r3
    ef42:	e7e6      	b.n	ef12 <ipc_service_open_instance+0x1a>
    ef44:	0002c6ff 	.word	0x0002c6ff
    ef48:	0002a47c 	.word	0x0002a47c
    ef4c:	0002c710 	.word	0x0002c710

0000ef50 <ipc_service_register_endpoint>:
}

int ipc_service_register_endpoint(const struct device *instance,
				  struct ipc_ept *ept,
				  const struct ipc_ept_cfg *cfg)
{
    ef50:	b530      	push	{r4, r5, lr}
    ef52:	b085      	sub	sp, #20
	const struct ipc_service_backend *backend;

	if (!instance || !ept || !cfg) {
    ef54:	b108      	cbz	r0, ef5a <ipc_service_register_endpoint+0xa>
    ef56:	b101      	cbz	r1, ef5a <ipc_service_register_endpoint+0xa>
    ef58:	b96a      	cbnz	r2, ef76 <ipc_service_register_endpoint+0x26>
		LOG_ERR("Invalid instance, endpoint or configuration");
    ef5a:	4b13      	ldr	r3, [pc, #76]	; (efa8 <ipc_service_register_endpoint+0x58>)
    ef5c:	2201      	movs	r2, #1
    ef5e:	9302      	str	r3, [sp, #8]
    ef60:	2300      	movs	r3, #0
    ef62:	4912      	ldr	r1, [pc, #72]	; (efac <ipc_service_register_endpoint+0x5c>)
    ef64:	4618      	mov	r0, r3
    ef66:	e9cd 3300 	strd	r3, r3, [sp]
    ef6a:	f015 ff82 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    ef6e:	f06f 0015 	mvn.w	r0, #21
	LOG_DBG("Register endpoint %s", cfg->name ? cfg->name : "");

	ept->instance = instance;

	return backend->register_endpoint(instance, &ept->token, cfg);
}
    ef72:	b005      	add	sp, #20
    ef74:	bd30      	pop	{r4, r5, pc}
	backend = (const struct ipc_service_backend *) instance->api;
    ef76:	6884      	ldr	r4, [r0, #8]
	if (!backend || !backend->register_endpoint) {
    ef78:	b10c      	cbz	r4, ef7e <ipc_service_register_endpoint+0x2e>
    ef7a:	68e5      	ldr	r5, [r4, #12]
    ef7c:	b965      	cbnz	r5, ef98 <ipc_service_register_endpoint+0x48>
		LOG_ERR("Invalid backend configuration");
    ef7e:	4b0c      	ldr	r3, [pc, #48]	; (efb0 <ipc_service_register_endpoint+0x60>)
    ef80:	2201      	movs	r2, #1
    ef82:	9302      	str	r3, [sp, #8]
    ef84:	2300      	movs	r3, #0
    ef86:	4909      	ldr	r1, [pc, #36]	; (efac <ipc_service_register_endpoint+0x5c>)
    ef88:	4618      	mov	r0, r3
    ef8a:	e9cd 3300 	strd	r3, r3, [sp]
    ef8e:	f015 ff70 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    ef92:	f06f 0004 	mvn.w	r0, #4
    ef96:	e7ec      	b.n	ef72 <ipc_service_register_endpoint+0x22>
	ept->instance = instance;
    ef98:	f841 0b04 	str.w	r0, [r1], #4
	return backend->register_endpoint(instance, &ept->token, cfg);
    ef9c:	68e3      	ldr	r3, [r4, #12]
}
    ef9e:	b005      	add	sp, #20
    efa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	return backend->register_endpoint(instance, &ept->token, cfg);
    efa4:	4718      	bx	r3
    efa6:	bf00      	nop
    efa8:	0002c72e 	.word	0x0002c72e
    efac:	0002a47c 	.word	0x0002a47c
    efb0:	0002c710 	.word	0x0002c710

0000efb4 <ipc_service_send>:
	return 0;
}


int ipc_service_send(struct ipc_ept *ept, const void *data, size_t len)
{
    efb4:	b530      	push	{r4, r5, lr}
    efb6:	4613      	mov	r3, r2
	const struct ipc_service_backend *backend;

	if (!ept) {
    efb8:	4604      	mov	r4, r0
{
    efba:	b085      	sub	sp, #20
	if (!ept) {
    efbc:	b960      	cbnz	r0, efd8 <ipc_service_send+0x24>
		LOG_ERR("Invalid endpoint");
    efbe:	4b19      	ldr	r3, [pc, #100]	; (f024 <ipc_service_send+0x70>)
    efc0:	9000      	str	r0, [sp, #0]
    efc2:	e9cd 0301 	strd	r0, r3, [sp, #4]
    efc6:	2201      	movs	r2, #1
    efc8:	4603      	mov	r3, r0
    efca:	4917      	ldr	r1, [pc, #92]	; (f028 <ipc_service_send+0x74>)
    efcc:	f015 ff51 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    efd0:	f06f 0015 	mvn.w	r0, #21
		LOG_ERR("Invalid backend configuration");
		return -EIO;
	}

	return backend->send(ept->instance, ept->token, data, len);
}
    efd4:	b005      	add	sp, #20
    efd6:	bd30      	pop	{r4, r5, pc}
	if (!ept->instance) {
    efd8:	6800      	ldr	r0, [r0, #0]
    efda:	b958      	cbnz	r0, eff4 <ipc_service_send+0x40>
		LOG_ERR("Endpoint not registered\n");
    efdc:	4b13      	ldr	r3, [pc, #76]	; (f02c <ipc_service_send+0x78>)
    efde:	9000      	str	r0, [sp, #0]
    efe0:	e9cd 0301 	strd	r0, r3, [sp, #4]
    efe4:	2201      	movs	r2, #1
    efe6:	4603      	mov	r3, r0
    efe8:	490f      	ldr	r1, [pc, #60]	; (f028 <ipc_service_send+0x74>)
    efea:	f015 ff42 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -ENOENT;
    efee:	f06f 0001 	mvn.w	r0, #1
    eff2:	e7ef      	b.n	efd4 <ipc_service_send+0x20>
	backend = ept->instance->api;
    eff4:	6882      	ldr	r2, [r0, #8]
	if (!backend || !backend->send) {
    eff6:	b10a      	cbz	r2, effc <ipc_service_send+0x48>
    eff8:	6895      	ldr	r5, [r2, #8]
    effa:	b965      	cbnz	r5, f016 <ipc_service_send+0x62>
		LOG_ERR("Invalid backend configuration");
    effc:	4b0c      	ldr	r3, [pc, #48]	; (f030 <ipc_service_send+0x7c>)
    effe:	2201      	movs	r2, #1
    f000:	9302      	str	r3, [sp, #8]
    f002:	2300      	movs	r3, #0
    f004:	4908      	ldr	r1, [pc, #32]	; (f028 <ipc_service_send+0x74>)
    f006:	4618      	mov	r0, r3
    f008:	e9cd 3300 	strd	r3, r3, [sp]
    f00c:	f015 ff31 	bl	24e72 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f010:	f06f 0004 	mvn.w	r0, #4
    f014:	e7de      	b.n	efd4 <ipc_service_send+0x20>
	return backend->send(ept->instance, ept->token, data, len);
    f016:	460a      	mov	r2, r1
    f018:	46ac      	mov	ip, r5
    f01a:	6861      	ldr	r1, [r4, #4]
}
    f01c:	b005      	add	sp, #20
    f01e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	return backend->send(ept->instance, ept->token, data, len);
    f022:	4760      	bx	ip
    f024:	0002c75a 	.word	0x0002c75a
    f028:	0002a47c 	.word	0x0002a47c
    f02c:	0002c76b 	.word	0x0002c76b
    f030:	0002c710 	.word	0x0002c710

0000f034 <shared_memory_prepare>:
__ssp_bos_icheck3(memset, void *, int)
    f034:	2000      	movs	r0, #0
    f036:	4b01      	ldr	r3, [pc, #4]	; (f03c <shared_memory_prepare+0x8>)
    f038:	6018      	str	r0, [r3, #0]
			memset((void *) backend_config->shm_addr, 0, VDEV_STATUS_SIZE);
		}
	}

	return 0;
}
    f03a:	4770      	bx	lr
    f03c:	20070000 	.word	0x20070000

0000f040 <advertise_ept>:
{
    f040:	b530      	push	{r4, r5, lr}
    f042:	460c      	mov	r4, r1
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f044:	490e      	ldr	r1, [pc, #56]	; (f080 <advertise_ept+0x40>)
{
    f046:	b085      	sub	sp, #20
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f048:	9102      	str	r1, [sp, #8]
    f04a:	f8d0 11ac 	ldr.w	r1, [r0, #428]	; 0x1ac
{
    f04e:	4605      	mov	r5, r0
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f050:	e9cd 3100 	strd	r3, r1, [sp]
    f054:	f100 01e0 	add.w	r1, r0, #224	; 0xe0
    f058:	f04f 33ff 	mov.w	r3, #4294967295
    f05c:	4620      	mov	r0, r4
    f05e:	f00f fa91 	bl	1e584 <rpmsg_create_ept>
	if (err != 0) {
    f062:	b950      	cbnz	r0, f07a <advertise_ept+0x3a>
	rpmsg_ept->bound = true;
    f064:	2301      	movs	r3, #1
    f066:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
	if (rpmsg_inst->bound_cb) {
    f06a:	f8d5 31a8 	ldr.w	r3, [r5, #424]	; 0x1a8
    f06e:	b123      	cbz	r3, f07a <advertise_ept+0x3a>
		rpmsg_inst->bound_cb(rpmsg_ept);
    f070:	4620      	mov	r0, r4
}
    f072:	b005      	add	sp, #20
    f074:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		rpmsg_inst->bound_cb(rpmsg_ept);
    f078:	4718      	bx	r3
}
    f07a:	b005      	add	sp, #20
    f07c:	bd30      	pop	{r4, r5, pc}
    f07e:	bf00      	nop
    f080:	00024f83 	.word	0x00024f83

0000f084 <get_ept>:
{
    f084:	b538      	push	{r3, r4, r5, lr}
    f086:	460c      	mov	r4, r1
	ept = get_ept_slot_with_name(rpmsg_inst, name);
    f088:	4611      	mov	r1, r2
{
    f08a:	4605      	mov	r5, r0
	ept = get_ept_slot_with_name(rpmsg_inst, name);
    f08c:	f015 ff7b 	bl	24f86 <get_ept_slot_with_name>
	if (ept != NULL) {
    f090:	4603      	mov	r3, r0
    f092:	b938      	cbnz	r0, f0a4 <get_ept+0x20>
	return get_ept_slot_with_name(rpmsg_inst, "");
    f094:	4628      	mov	r0, r5
    f096:	4904      	ldr	r1, [pc, #16]	; (f0a8 <get_ept+0x24>)
    f098:	f015 ff75 	bl	24f86 <get_ept_slot_with_name>
    f09c:	4603      	mov	r3, r0
	if (ept != NULL) {
    f09e:	2000      	movs	r0, #0
		(*rpmsg_ept) = ept;
    f0a0:	6023      	str	r3, [r4, #0]
}
    f0a2:	bd38      	pop	{r3, r4, r5, pc}
		return true;
    f0a4:	2001      	movs	r0, #1
    f0a6:	e7fb      	b.n	f0a0 <get_ept+0x1c>
    f0a8:	0002eeac 	.word	0x0002eeac

0000f0ac <open>:
{
    f0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    f0b0:	2301      	movs	r3, #1
    f0b2:	4681      	mov	r9, r0
	struct backend_data_t *data = instance->data;
    f0b4:	6905      	ldr	r5, [r0, #16]
	const struct backend_config_t *conf = instance->config;
    f0b6:	6846      	ldr	r6, [r0, #4]
{
    f0b8:	b085      	sub	sp, #20
	if (!atomic_cas(&data->state, STATE_READY, STATE_BUSY)) {
    f0ba:	f505 775b 	add.w	r7, r5, #876	; 0x36c
    f0be:	e8d7 2fef 	ldaex	r2, [r7]
    f0c2:	2a00      	cmp	r2, #0
    f0c4:	d103      	bne.n	f0ce <open+0x22>
    f0c6:	e8c7 3fe1 	stlex	r1, r3, [r7]
    f0ca:	2900      	cmp	r1, #0
    f0cc:	d1f7      	bne.n	f0be <open+0x12>
    f0ce:	f040 80b8 	bne.w	f242 <open+0x196>
static inline unsigned int optimal_num_desc(size_t shm_size, unsigned int buf_size)
{
	size_t available, single_alloc;
	unsigned int num_desc;

	available = shm_size - VDEV_STATUS_SIZE;
    f0d2:	68b3      	ldr	r3, [r6, #8]
	single_alloc = VRING_COUNT * (vq_ring_size(1, buf_size) + vring_size(1, VRING_ALIGNMENT));
    f0d4:	6ab2      	ldr	r2, [r6, #40]	; 0x28
	available = shm_size - VDEV_STATUS_SIZE;
    f0d6:	3b04      	subs	r3, #4
	single_alloc = VRING_COUNT * (vq_ring_size(1, buf_size) + vring_size(1, VRING_ALIGNMENT));
    f0d8:	3226      	adds	r2, #38	; 0x26
 * @return most significant bit set, 0 if @a op is 0
 */

static ALWAYS_INLINE unsigned int find_msb_set(uint32_t op)
{
	if (op == 0) {
    f0da:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
    f0de:	ea4f 0142 	mov.w	r1, r2, lsl #1

	num_desc = (unsigned int) (available / single_alloc);
    f0e2:	bf26      	itte	cs
    f0e4:	fbb3 f3f1 	udivcs	r3, r3, r1
		return 0;
	}

	return 32 - __builtin_clz(op);
    f0e8:	fab3 f383 	clzcs	r3, r3
		return 0;
    f0ec:	2300      	movcc	r3, #0

	return (1 << (find_msb_set(num_desc) - 1));
    f0ee:	f04f 0401 	mov.w	r4, #1
	return 32 - __builtin_clz(op);
    f0f2:	bf28      	it	cs
    f0f4:	f1c3 0320 	rsbcs	r3, r3, #32
    f0f8:	3b01      	subs	r3, #1
	if (num_desc == 0) {
    f0fa:	409c      	lsls	r4, r3
	err = vr_shm_configure(&data->vr, conf);
    f0fc:	f505 78e4 	add.w	r8, r5, #456	; 0x1c8
	if (num_desc == 0) {
    f100:	f000 8099 	beq.w	f236 <open+0x18a>

static inline int vring_size(unsigned int num, unsigned long align)
{
	int size;

	size = num * sizeof(struct vring_desc);
    f104:	2210      	movs	r2, #16
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
	    sizeof(uint16_t);
	size = (size + align - 1) & ~(align - 1);
	size += sizeof(struct vring_used) +
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
    f106:	2108      	movs	r1, #8
	vr->shm_addr = conf->shm_addr + VDEV_STATUS_SIZE;
    f108:	6870      	ldr	r0, [r6, #4]
	size = num * sizeof(struct vring_desc);
    f10a:	409a      	lsls	r2, r3
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
    f10c:	eb02 0244 	add.w	r2, r2, r4, lsl #1
    f110:	3004      	adds	r0, #4
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
    f112:	4099      	lsls	r1, r3
	size = (size + align - 1) & ~(align - 1);
    f114:	3209      	adds	r2, #9
    f116:	f8c5 0260 	str.w	r0, [r5, #608]	; 0x260
	size += sizeof(struct vring_used) +
    f11a:	3106      	adds	r1, #6
	size = (size + align - 1) & ~(align - 1);
    f11c:	f022 0203 	bic.w	r2, r2, #3
	size += sizeof(struct vring_used) +
    f120:	440a      	add	r2, r1
	return (buf_size * num);
    f122:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f124:	fa01 fc03 	lsl.w	ip, r1, r3
	       (VRING_COUNT * vring_size(num, VRING_ALIGNMENT)));
    f128:	0051      	lsls	r1, r2, #1
	vr->shm_size = shm_size(num_desc, conf->buffer_size) - VDEV_STATUS_SIZE;
    f12a:	eb01 014c 	add.w	r1, r1, ip, lsl #1
    f12e:	f8c5 1264 	str.w	r1, [r5, #612]	; 0x264
	return (buf_size * num);
    f132:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f134:	4099      	lsls	r1, r3
	vr->rx_addr = vr->shm_addr + VRING_COUNT * vq_ring_size(num_desc, conf->buffer_size);
    f136:	eb00 0341 	add.w	r3, r0, r1, lsl #1
    f13a:	f8c5 3258 	str.w	r3, [r5, #600]	; 0x258
	vr->tx_addr = ROUND_UP(vr->rx_addr + vring_size(num_desc, VRING_ALIGNMENT),
    f13e:	3303      	adds	r3, #3
    f140:	4413      	add	r3, r2
    f142:	f023 0303 	bic.w	r3, r3, #3
    f146:	f8c5 3254 	str.w	r3, [r5, #596]	; 0x254
	vr->status_reg_addr = conf->shm_addr;
    f14a:	6873      	ldr	r3, [r6, #4]
	vr->vring_size = num_desc;
    f14c:	f8c5 425c 	str.w	r4, [r5, #604]	; 0x25c
	vr->status_reg_addr = conf->shm_addr;
    f150:	f8c5 3250 	str.w	r3, [r5, #592]	; 0x250
	data->vr.notify_cb = virtio_notify_cb;
    f154:	4b3c      	ldr	r3, [pc, #240]	; (f248 <open+0x19c>)
	err = ipc_static_vrings_init(&data->vr, conf->role);
    f156:	4640      	mov	r0, r8
	data->vr.priv = (void *) conf;
    f158:	e9c5 63a9 	strd	r6, r3, [r5, #676]	; 0x2a4
	err = ipc_static_vrings_init(&data->vr, conf->role);
    f15c:	6831      	ldr	r1, [r6, #0]
    f15e:	f000 fa1d 	bl	f59c <ipc_static_vrings_init>
	if (err != 0) {
    f162:	4604      	mov	r4, r0
    f164:	bb30      	cbnz	r0, f1b4 <open+0x108>
	const struct backend_config_t *conf = instance->config;
    f166:	f8d9 a004 	ldr.w	sl, [r9, #4]
	struct backend_data_t *data = instance->data;
    f16a:	f8d9 9010 	ldr.w	r9, [r9, #16]
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f16e:	e9da 3407 	ldrd	r3, r4, [sl, #28]
	k_work_queue_init(&data->mbox_wq);
    f172:	f509 7b30 	add.w	fp, r9, #704	; 0x2c0
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f176:	2b01      	cmp	r3, #1
	k_work_queue_init(&data->mbox_wq);
    f178:	4658      	mov	r0, fp
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f17a:	bf08      	it	eq
    f17c:	3c10      	subeq	r4, #16
	k_work_queue_init(&data->mbox_wq);
    f17e:	f011 f853 	bl	20228 <k_work_queue_init>
	k_work_queue_start(&data->mbox_wq, mbox_stack[conf->id], WQ_STACK_SIZE, prio, NULL);
    f182:	2300      	movs	r3, #0
    f184:	f8da 0024 	ldr.w	r0, [sl, #36]	; 0x24
    f188:	4930      	ldr	r1, [pc, #192]	; (f24c <open+0x1a0>)
    f18a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    f18e:	eb01 2180 	add.w	r1, r1, r0, lsl #10
    f192:	9300      	str	r3, [sp, #0]
    f194:	4658      	mov	r0, fp
    f196:	4623      	mov	r3, r4
    f198:	f011 f860 	bl	2025c <k_work_queue_start>
	k_work_init(&data->mbox_work, mbox_callback_process);
    f19c:	f509 702c 	add.w	r0, r9, #688	; 0x2b0
    f1a0:	492b      	ldr	r1, [pc, #172]	; (f250 <open+0x1a4>)
    f1a2:	f010 ff75 	bl	20090 <k_work_init>
		(const struct mbox_driver_api *)channel->dev->api;
    f1a6:	f8da 0014 	ldr.w	r0, [sl, #20]
	if (api->register_callback == NULL) {
    f1aa:	6883      	ldr	r3, [r0, #8]
    f1ac:	685c      	ldr	r4, [r3, #4]
    f1ae:	b91c      	cbnz	r4, f1b8 <open+0x10c>
		return -ENOSYS;
    f1b0:	f06f 0457 	mvn.w	r4, #87	; 0x57
	atomic_set(&data->state, STATE_READY);
    f1b4:	2100      	movs	r1, #0
    f1b6:	e037      	b.n	f228 <open+0x17c>
	return api->register_callback(channel->dev, channel->id, cb, user_data);
    f1b8:	464b      	mov	r3, r9
    f1ba:	4a26      	ldr	r2, [pc, #152]	; (f254 <open+0x1a8>)
    f1bc:	f8da 1018 	ldr.w	r1, [sl, #24]
    f1c0:	47a0      	blx	r4
	if (err != 0) {
    f1c2:	4604      	mov	r4, r0
    f1c4:	2800      	cmp	r0, #0
    f1c6:	d1f5      	bne.n	f1b4 <open+0x108>
		(const struct mbox_driver_api *)channel->dev->api;
    f1c8:	f8da 0014 	ldr.w	r0, [sl, #20]
	if (api->set_enabled == NULL) {
    f1cc:	6883      	ldr	r3, [r0, #8]
    f1ce:	691b      	ldr	r3, [r3, #16]
    f1d0:	2b00      	cmp	r3, #0
    f1d2:	d0ed      	beq.n	f1b0 <open+0x104>
	return api->set_enabled(channel->dev, channel->id, enable);
    f1d4:	2201      	movs	r2, #1
    f1d6:	f8da 1018 	ldr.w	r1, [sl, #24]
    f1da:	4798      	blx	r3
	if (err != 0) {
    f1dc:	4604      	mov	r4, r0
    f1de:	2800      	cmp	r0, #0
    f1e0:	d1e8      	bne.n	f1b4 <open+0x108>
	rpmsg_inst->bound_cb = bound_cb;
    f1e2:	4b1d      	ldr	r3, [pc, #116]	; (f258 <open+0x1ac>)
	err = ipc_rpmsg_init(rpmsg_inst, data->role, conf->buffer_size,
    f1e4:	4628      	mov	r0, r5
	rpmsg_inst->bound_cb = bound_cb;
    f1e6:	f8c5 31a8 	str.w	r3, [r5, #424]	; 0x1a8
	rpmsg_inst->cb = ept_cb;
    f1ea:	4b1c      	ldr	r3, [pc, #112]	; (f25c <open+0x1b0>)
    f1ec:	f8c5 31ac 	str.w	r3, [r5, #428]	; 0x1ac
	err = ipc_rpmsg_init(rpmsg_inst, data->role, conf->buffer_size,
    f1f0:	4b1b      	ldr	r3, [pc, #108]	; (f260 <open+0x1b4>)
    f1f2:	9303      	str	r3, [sp, #12]
    f1f4:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    f1f8:	9302      	str	r3, [sp, #8]
    f1fa:	f8d5 3208 	ldr.w	r3, [r5, #520]	; 0x208
    f1fe:	e9cd 8300 	strd	r8, r3, [sp]
    f202:	f8d5 3268 	ldr.w	r3, [r5, #616]	; 0x268
    f206:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    f208:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    f20c:	f000 f98e 	bl	f52c <ipc_rpmsg_init>
	if (err != 0) {
    f210:	4604      	mov	r4, r0
    f212:	2800      	cmp	r0, #0
    f214:	d1ce      	bne.n	f1b4 <open+0x108>
	data->tx_buffer_size = rpmsg_virtio_get_buffer_size(rdev);
    f216:	f105 00e0 	add.w	r0, r5, #224	; 0xe0
    f21a:	f00f fb57 	bl	1e8cc <rpmsg_virtio_get_buffer_size>
	if (data->tx_buffer_size < 0) {
    f21e:	2800      	cmp	r0, #0
	data->tx_buffer_size = rpmsg_virtio_get_buffer_size(rdev);
    f220:	f8c5 0370 	str.w	r0, [r5, #880]	; 0x370
	if (data->tx_buffer_size < 0) {
    f224:	db0a      	blt.n	f23c <open+0x190>
	atomic_set(&data->state, STATE_INITED);
    f226:	2102      	movs	r1, #2
	atomic_set(&data->state, STATE_READY);
    f228:	4638      	mov	r0, r7
    f22a:	f015 fee1 	bl	24ff0 <atomic_set.isra.0>
}
    f22e:	4620      	mov	r0, r4
    f230:	b005      	add	sp, #20
    f232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -ENOMEM;
    f236:	f06f 040b 	mvn.w	r4, #11
    f23a:	e7bb      	b.n	f1b4 <open+0x108>
		err = -EINVAL;
    f23c:	f06f 0415 	mvn.w	r4, #21
    f240:	e7b8      	b.n	f1b4 <open+0x108>
		return -EALREADY;
    f242:	f06f 0477 	mvn.w	r4, #119	; 0x77
    f246:	e7f2      	b.n	f22e <open+0x182>
    f248:	00024fd9 	.word	0x00024fd9
    f24c:	20031050 	.word	0x20031050
    f250:	00024fbf 	.word	0x00024fbf
    f254:	00024fb3 	.word	0x00024fb3
    f258:	0000f329 	.word	0x0000f329
    f25c:	00025091 	.word	0x00025091
    f260:	00025021 	.word	0x00025021

0000f264 <close>:
{
    f264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f268:	4606      	mov	r6, r0
    f26a:	f04f 0901 	mov.w	r9, #1
	struct backend_data_t *data = instance->data;
    f26e:	6905      	ldr	r5, [r0, #16]
	const struct backend_config_t *conf = instance->config;
    f270:	f8d0 8004 	ldr.w	r8, [r0, #4]
	if (!atomic_cas(&data->state, STATE_INITED, STATE_BUSY)) {
    f274:	f505 775b 	add.w	r7, r5, #876	; 0x36c
    f278:	e8d7 3fef 	ldaex	r3, [r7]
    f27c:	2b02      	cmp	r3, #2
    f27e:	d103      	bne.n	f288 <close+0x24>
    f280:	e8c7 9fe2 	stlex	r2, r9, [r7]
    f284:	2a00      	cmp	r2, #0
    f286:	d1f7      	bne.n	f278 <close+0x14>
    f288:	d149      	bne.n	f31e <close+0xba>
		if (strcmp("", rpmsg_ept->name) != 0) {
    f28a:	4826      	ldr	r0, [pc, #152]	; (f324 <close+0xc0>)
    f28c:	f105 0140 	add.w	r1, r5, #64	; 0x40
    f290:	f7fa f85c 	bl	934c <strcmp>
    f294:	b120      	cbz	r0, f2a0 <close+0x3c>
		return -EBUSY;
    f296:	f06f 040f 	mvn.w	r4, #15
}
    f29a:	4620      	mov	r0, r4
    f29c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (strcmp("", rpmsg_ept->name) != 0) {
    f2a0:	4820      	ldr	r0, [pc, #128]	; (f324 <close+0xc0>)
    f2a2:	f105 01b0 	add.w	r1, r5, #176	; 0xb0
    f2a6:	f7fa f851 	bl	934c <strcmp>
    f2aa:	2800      	cmp	r0, #0
    f2ac:	d1f3      	bne.n	f296 <close+0x32>
	err = ipc_rpmsg_deinit(rpmsg_inst, data->role);
    f2ae:	4628      	mov	r0, r5
    f2b0:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    f2b4:	f015 ff1f 	bl	250f6 <ipc_rpmsg_deinit>
	if (err != 0) {
    f2b8:	4604      	mov	r4, r0
    f2ba:	bb70      	cbnz	r0, f31a <close+0xb6>
	const struct backend_config_t *conf = instance->config;
    f2bc:	6871      	ldr	r1, [r6, #4]
	struct backend_data_t *data = instance->data;
    f2be:	6936      	ldr	r6, [r6, #16]
		(const struct mbox_driver_api *)channel->dev->api;
    f2c0:	6948      	ldr	r0, [r1, #20]
	if (api->set_enabled == NULL) {
    f2c2:	6883      	ldr	r3, [r0, #8]
    f2c4:	691b      	ldr	r3, [r3, #16]
    f2c6:	b333      	cbz	r3, f316 <close+0xb2>
	return api->set_enabled(channel->dev, channel->id, enable);
    f2c8:	4622      	mov	r2, r4
    f2ca:	6989      	ldr	r1, [r1, #24]
    f2cc:	4798      	blx	r3
	if (err != 0) {
    f2ce:	4604      	mov	r4, r0
    f2d0:	bb18      	cbnz	r0, f31a <close+0xb6>
	k_work_queue_drain(&data->mbox_wq, 1);
    f2d2:	f506 7630 	add.w	r6, r6, #704	; 0x2c0
    f2d6:	4649      	mov	r1, r9
    f2d8:	4630      	mov	r0, r6
    f2da:	f011 f827 	bl	2032c <k_work_queue_drain>
	z_impl_k_thread_abort(thread);
    f2de:	4630      	mov	r0, r6
	err = ipc_static_vrings_deinit(&data->vr, conf->role);
    f2e0:	f505 76e4 	add.w	r6, r5, #456	; 0x1c8
    f2e4:	f001 fa8e 	bl	10804 <z_impl_k_thread_abort>
    f2e8:	4630      	mov	r0, r6
    f2ea:	f8d8 1000 	ldr.w	r1, [r8]
    f2ee:	f015 ff3f 	bl	25170 <ipc_static_vrings_deinit>
	if (err != 0) {
    f2f2:	4604      	mov	r4, r0
    f2f4:	b988      	cbnz	r0, f31a <close+0xb6>
    f2f6:	4601      	mov	r1, r0
    f2f8:	22e8      	movs	r2, #232	; 0xe8
    f2fa:	4630      	mov	r0, r6
    f2fc:	f01a f925 	bl	2954a <memset>
    f300:	4621      	mov	r1, r4
    f302:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
    f306:	4628      	mov	r0, r5
    f308:	f01a f91f 	bl	2954a <memset>
	atomic_set(&data->state, STATE_READY);
    f30c:	4621      	mov	r1, r4
	atomic_set(&data->state, STATE_INITED);
    f30e:	4638      	mov	r0, r7
    f310:	f015 fe6e 	bl	24ff0 <atomic_set.isra.0>
	return err;
    f314:	e7c1      	b.n	f29a <close+0x36>
		return -ENOSYS;
    f316:	f06f 0457 	mvn.w	r4, #87	; 0x57
	atomic_set(&data->state, STATE_INITED);
    f31a:	2102      	movs	r1, #2
    f31c:	e7f7      	b.n	f30e <close+0xaa>
		return -EALREADY;
    f31e:	f06f 0477 	mvn.w	r4, #119	; 0x77
    f322:	e7ba      	b.n	f29a <close+0x36>
    f324:	0002eeac 	.word	0x0002eeac

0000f328 <bound_cb>:
{
    f328:	b513      	push	{r0, r1, r4, lr}
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
	if (!ept)
    f32a:	4604      	mov	r4, r0
    f32c:	b140      	cbz	r0, f340 <bound_cb+0x18>
		return RPMSG_ERR_PARAM;

	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
    f32e:	2300      	movs	r3, #0
    f330:	2201      	movs	r2, #1
    f332:	e9cd 3200 	strd	r3, r2, [sp]
    f336:	4b07      	ldr	r3, [pc, #28]	; (f354 <bound_cb+0x2c>)
    f338:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
    f33c:	f00f f8d6 	bl	1e4ec <rpmsg_send_offchannel_raw>
	if (ept->cb->bound) {
    f340:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    f342:	681b      	ldr	r3, [r3, #0]
    f344:	b123      	cbz	r3, f350 <bound_cb+0x28>
		ept->cb->bound(ept->priv);
    f346:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
}
    f348:	b002      	add	sp, #8
    f34a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ept->cb->bound(ept->priv);
    f34e:	4718      	bx	r3
}
    f350:	b002      	add	sp, #8
    f352:	bd10      	pop	{r4, pc}
    f354:	0002eeac 	.word	0x0002eeac

0000f358 <send>:
{
    f358:	b513      	push	{r0, r1, r4, lr}
    f35a:	4604      	mov	r4, r0
    f35c:	4608      	mov	r0, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    f35e:	6921      	ldr	r1, [r4, #16]
    f360:	f501 715b 	add.w	r1, r1, #876	; 0x36c
    f364:	e8d1 1faf 	lda	r1, [r1]
	if (atomic_get(&data->state) != STATE_INITED) {
    f368:	2902      	cmp	r1, #2
    f36a:	d110      	bne.n	f38e <send+0x36>
	if (len == 0) {
    f36c:	b193      	cbz	r3, f394 <send+0x3c>
	if (!rpmsg_ept) {
    f36e:	b1a0      	cbz	r0, f39a <send+0x42>
    f370:	2101      	movs	r1, #1
    f372:	e9cd 3100 	strd	r3, r1, [sp]
    f376:	4613      	mov	r3, r2
    f378:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
    f37c:	f00f f8b6 	bl	1e4ec <rpmsg_send_offchannel_raw>
	if (ret == RPMSG_ERR_NO_BUFF) {
    f380:	4b07      	ldr	r3, [pc, #28]	; (f3a0 <send+0x48>)
		return -ENOMEM;
    f382:	4298      	cmp	r0, r3
    f384:	bf08      	it	eq
    f386:	f06f 000b 	mvneq.w	r0, #11
}
    f38a:	b002      	add	sp, #8
    f38c:	bd10      	pop	{r4, pc}
		return -EBUSY;
    f38e:	f06f 000f 	mvn.w	r0, #15
    f392:	e7fa      	b.n	f38a <send+0x32>
		return -EBADMSG;
    f394:	f06f 004c 	mvn.w	r0, #76	; 0x4c
    f398:	e7f7      	b.n	f38a <send+0x32>
		return -ENOENT;
    f39a:	f06f 0001 	mvn.w	r0, #1
    f39e:	e7f4      	b.n	f38a <send+0x32>
    f3a0:	fffff82e 	.word	0xfffff82e

0000f3a4 <register_ept>:
{
    f3a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    f3a8:	4688      	mov	r8, r1
    f3aa:	4615      	mov	r5, r2
	struct backend_data_t *data = instance->data;
    f3ac:	6906      	ldr	r6, [r0, #16]
    f3ae:	f506 735b 	add.w	r3, r6, #876	; 0x36c
    f3b2:	e8d3 3faf 	lda	r3, [r3]
	if (atomic_get(&data->state) != STATE_INITED) {
    f3b6:	2b02      	cmp	r3, #2
    f3b8:	d15f      	bne.n	f47a <register_ept+0xd6>
	if (cfg->name == NULL || cfg->name[0] == '\0') {
    f3ba:	6813      	ldr	r3, [r2, #0]
    f3bc:	b923      	cbnz	r3, f3c8 <register_ept+0x24>
		return -EINVAL;
    f3be:	f06f 0015 	mvn.w	r0, #21
}
    f3c2:	b003      	add	sp, #12
    f3c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (cfg->name == NULL || cfg->name[0] == '\0') {
    f3c8:	781b      	ldrb	r3, [r3, #0]
    f3ca:	2b00      	cmp	r3, #0
    f3cc:	d0f7      	beq.n	f3be <register_ept+0x1a>
			register_ept_on_host(rpmsg_inst, cfg) :
    f3ce:	f8d6 9368 	ldr.w	r9, [r6, #872]	; 0x368
    f3d2:	f1b9 0f00 	cmp.w	r9, #0
    f3d6:	d133      	bne.n	f440 <register_ept+0x9c>
	k_mutex_lock(&rpmsg_inst->mtx, K_FOREVER);
    f3d8:	f506 77d8 	add.w	r7, r6, #432	; 0x1b0
	return z_impl_k_mutex_lock(mutex, timeout);
    f3dc:	f04f 32ff 	mov.w	r2, #4294967295
    f3e0:	f04f 33ff 	mov.w	r3, #4294967295
    f3e4:	4638      	mov	r0, r7
    f3e6:	f010 f949 	bl	1f67c <z_impl_k_mutex_lock>
	ept_cached = get_ept(rpmsg_inst, &rpmsg_ept, cfg->name);
    f3ea:	4630      	mov	r0, r6
    f3ec:	682a      	ldr	r2, [r5, #0]
    f3ee:	a901      	add	r1, sp, #4
    f3f0:	f7ff fe48 	bl	f084 <get_ept>
	if (rpmsg_ept == NULL) {
    f3f4:	9c01      	ldr	r4, [sp, #4]
    f3f6:	b91c      	cbnz	r4, f400 <register_ept+0x5c>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f3f8:	4638      	mov	r0, r7
    f3fa:	f015 fdf7 	bl	24fec <k_mutex_unlock.isra.0>
	if (rpmsg_ept == NULL) {
    f3fe:	e7de      	b.n	f3be <register_ept+0x1a>
	rpmsg_ept->cb = &cfg->cb;
    f400:	f105 0308 	add.w	r3, r5, #8
    f404:	66a3      	str	r3, [r4, #104]	; 0x68
	rpmsg_ept->priv = cfg->priv;
    f406:	696b      	ldr	r3, [r5, #20]
	rpmsg_ept->bound = false;
    f408:	f884 9064 	strb.w	r9, [r4, #100]	; 0x64
	rpmsg_ept->priv = cfg->priv;
    f40c:	66e3      	str	r3, [r4, #108]	; 0x6c
	rpmsg_ept->ep.priv = rpmsg_ept;
    f40e:	63e4      	str	r4, [r4, #60]	; 0x3c
	if (ept_cached) {
    f410:	b160      	cbz	r0, f42c <register_ept+0x88>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f412:	4638      	mov	r0, r7
    f414:	f015 fdea 	bl	24fec <k_mutex_unlock.isra.0>
		advertise_ept(rpmsg_inst, rpmsg_ept, cfg->name, rpmsg_ept->dest);
    f418:	4621      	mov	r1, r4
    f41a:	4630      	mov	r0, r6
    f41c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    f41e:	682a      	ldr	r2, [r5, #0]
    f420:	f7ff fe0e 	bl	f040 <advertise_ept>
	return 0;
    f424:	2000      	movs	r0, #0
	(*token) = rpmsg_ept;
    f426:	f8c8 4000 	str.w	r4, [r8]
	return 0;
    f42a:	e7ca      	b.n	f3c2 <register_ept+0x1e>
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    f42c:	2220      	movs	r2, #32
    f42e:	6829      	ldr	r1, [r5, #0]
    f430:	f104 0040 	add.w	r0, r4, #64	; 0x40
    f434:	f01a f9cb 	bl	297ce <strncpy>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f438:	4638      	mov	r0, r7
    f43a:	f015 fdd7 	bl	24fec <k_mutex_unlock.isra.0>
	if (rpmsg_ept == NULL) {
    f43e:	e7f1      	b.n	f424 <register_ept+0x80>
	return get_ept_slot_with_name(rpmsg_inst, "");
    f440:	4630      	mov	r0, r6
    f442:	490f      	ldr	r1, [pc, #60]	; (f480 <register_ept+0xdc>)
    f444:	f015 fd9f 	bl	24f86 <get_ept_slot_with_name>
	if (rpmsg_ept == NULL) {
    f448:	4604      	mov	r4, r0
    f44a:	2800      	cmp	r0, #0
    f44c:	d0b7      	beq.n	f3be <register_ept+0x1a>
	rpmsg_ept->cb = &cfg->cb;
    f44e:	f105 0308 	add.w	r3, r5, #8
    f452:	6683      	str	r3, [r0, #104]	; 0x68
	rpmsg_ept->priv = cfg->priv;
    f454:	696b      	ldr	r3, [r5, #20]
	rpmsg_ept->ep.priv = rpmsg_ept;
    f456:	63c0      	str	r0, [r0, #60]	; 0x3c
	rpmsg_ept->priv = cfg->priv;
    f458:	66c3      	str	r3, [r0, #108]	; 0x6c
	rpmsg_ept->bound = false;
    f45a:	2300      	movs	r3, #0
    f45c:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
    f460:	2220      	movs	r2, #32
    f462:	6829      	ldr	r1, [r5, #0]
    f464:	3040      	adds	r0, #64	; 0x40
    f466:	f01a f9b2 	bl	297ce <strncpy>
	err = ipc_rpmsg_register_ept(rpmsg_inst, RPMSG_REMOTE, rpmsg_ept);
    f46a:	4622      	mov	r2, r4
    f46c:	2101      	movs	r1, #1
    f46e:	4630      	mov	r0, r6
    f470:	f000 f83e 	bl	f4f0 <ipc_rpmsg_register_ept>
	if (err != 0) {
    f474:	2800      	cmp	r0, #0
    f476:	d0d5      	beq.n	f424 <register_ept+0x80>
    f478:	e7a1      	b.n	f3be <register_ept+0x1a>
		return -EBUSY;
    f47a:	f06f 000f 	mvn.w	r0, #15
    f47e:	e7a0      	b.n	f3c2 <register_ept+0x1e>
    f480:	0002eeac 	.word	0x0002eeac

0000f484 <ns_bind_cb>:
{
	rpmsg_destroy_ept(ep);
}

static void ns_bind_cb(struct rpmsg_device *rdev, const char *name, uint32_t dest)
{
    f484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f488:	4605      	mov	r5, r0
    f48a:	460e      	mov	r6, r1
    f48c:	4690      	mov	r8, r2
	int err;

	p_rvdev = CONTAINER_OF(rdev, struct rpmsg_virtio_device, rdev);
	instance = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);

	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f48e:	2700      	movs	r7, #0
	instance = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);
    f490:	f8d0 a0b0 	ldr.w	sl, [r0, #176]	; 0xb0
{
    f494:	b085      	sub	sp, #20
    f496:	f5aa 74ae 	sub.w	r4, sl, #348	; 0x15c
		ept = &instance->endpoint[i];

		if (strcmp(name, ept->name) == 0) {
    f49a:	4621      	mov	r1, r4
    f49c:	4630      	mov	r0, r6
    f49e:	f7f9 ff55 	bl	934c <strcmp>
    f4a2:	b9e0      	cbnz	r0, f4de <ns_bind_cb+0x5a>
			 * The destination address is 'dest' so ns_bind_cb() is
			 * *NOT* called on the REMOTE side. The bound_cb()
			 * function will eventually take care of notifying the
			 * REMOTE side if needed.
			 */
			err = rpmsg_create_ept(&ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f4a4:	4b11      	ldr	r3, [pc, #68]	; (f4ec <ns_bind_cb+0x68>)
		ept = &instance->endpoint[i];
    f4a6:	f1a4 0b40 	sub.w	fp, r4, #64	; 0x40
			err = rpmsg_create_ept(&ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f4aa:	9302      	str	r3, [sp, #8]
    f4ac:	f8da 3010 	ldr.w	r3, [sl, #16]
    f4b0:	4632      	mov	r2, r6
    f4b2:	e9cd 8300 	strd	r8, r3, [sp]
    f4b6:	4629      	mov	r1, r5
    f4b8:	f04f 33ff 	mov.w	r3, #4294967295
    f4bc:	4658      	mov	r0, fp
    f4be:	f5aa 79ce 	sub.w	r9, sl, #412	; 0x19c
    f4c2:	f00f f85f 	bl	1e584 <rpmsg_create_ept>
					       dest, instance->cb, rpmsg_service_unbind);
			if (err != 0) {
    f4c6:	b960      	cbnz	r0, f4e2 <ns_bind_cb+0x5e>
				return;
			}

			ept->bound = true;
    f4c8:	2370      	movs	r3, #112	; 0x70
    f4ca:	2201      	movs	r2, #1
    f4cc:	fb03 9307 	mla	r3, r3, r7, r9
    f4d0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			if (instance->bound_cb) {
    f4d4:	f8da 300c 	ldr.w	r3, [sl, #12]
    f4d8:	b10b      	cbz	r3, f4de <ns_bind_cb+0x5a>
				instance->bound_cb(ept);
    f4da:	4658      	mov	r0, fp
    f4dc:	4798      	blx	r3
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f4de:	3470      	adds	r4, #112	; 0x70
    f4e0:	b117      	cbz	r7, f4e8 <ns_bind_cb+0x64>
			}
		}
	}
}
    f4e2:	b005      	add	sp, #20
    f4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f4e8:	2701      	movs	r7, #1
    f4ea:	e7d6      	b.n	f49a <ns_bind_cb+0x16>
    f4ec:	000250f3 	.word	0x000250f3

0000f4f0 <ipc_rpmsg_register_ept>:

int ipc_rpmsg_register_ept(struct ipc_rpmsg_instance *instance, unsigned int role,
			   struct ipc_rpmsg_ept *ept)
{
    f4f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f4f2:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!instance || !ept) {
    f4f4:	b190      	cbz	r0, f51c <ipc_rpmsg_register_ept+0x2c>
    f4f6:	b18a      	cbz	r2, f51c <ipc_rpmsg_register_ept+0x2c>
		return -EINVAL;
	}

	rdev = rpmsg_virtio_get_rpmsg_device(&instance->rvdev);

	if (role == RPMSG_REMOTE) {
    f4f8:	2901      	cmp	r1, #1
    f4fa:	d112      	bne.n	f522 <ipc_rpmsg_register_ept+0x32>
		/*
		 * The destination address is RPMSG_ADDR_ANY, this will trigger
		 * the ns_bind_cb() callback function on the HOST side.
		 */
		return rpmsg_create_ept(&ept->ep, rdev, ept->name, RPMSG_ADDR_ANY,
    f4fc:	4b0a      	ldr	r3, [pc, #40]	; (f528 <ipc_rpmsg_register_ept+0x38>)
    f4fe:	f100 01e0 	add.w	r1, r0, #224	; 0xe0
    f502:	9302      	str	r3, [sp, #8]
    f504:	f8d0 31ac 	ldr.w	r3, [r0, #428]	; 0x1ac
    f508:	3240      	adds	r2, #64	; 0x40
    f50a:	9301      	str	r3, [sp, #4]
    f50c:	f04f 33ff 	mov.w	r3, #4294967295
    f510:	4620      	mov	r0, r4
    f512:	9300      	str	r3, [sp, #0]
    f514:	f00f f836 	bl	1e584 <rpmsg_create_ept>
					RPMSG_ADDR_ANY, instance->cb, rpmsg_service_unbind);
	}

	return RPMSG_SUCCESS;
}
    f518:	b004      	add	sp, #16
    f51a:	bd10      	pop	{r4, pc}
		return -EINVAL;
    f51c:	f06f 0015 	mvn.w	r0, #21
    f520:	e7fa      	b.n	f518 <ipc_rpmsg_register_ept+0x28>
	return RPMSG_SUCCESS;
    f522:	2000      	movs	r0, #0
    f524:	e7f8      	b.n	f518 <ipc_rpmsg_register_ept+0x28>
    f526:	bf00      	nop
    f528:	000250f3 	.word	0x000250f3

0000f52c <ipc_rpmsg_init>:
		   unsigned int buffer_size,
		   struct metal_io_region *shm_io,
		   struct virtio_device *vdev,
		   void *shb, size_t size,
		   rpmsg_ns_bind_cb p_bind_cb)
{
    f52c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f530:	b087      	sub	sp, #28
    f532:	460e      	mov	r6, r1
    f534:	e9dd 810e 	ldrd	r8, r1, [sp, #56]	; 0x38
    f538:	4614      	mov	r4, r2
    f53a:	e9dd 2510 	ldrd	r2, r5, [sp, #64]	; 0x40
    f53e:	461f      	mov	r7, r3
	rpmsg_ns_bind_cb bind_cb = p_bind_cb;

	if (!instance || !shb) {
    f540:	b330      	cbz	r0, f590 <ipc_rpmsg_init+0x64>
    f542:	b329      	cbz	r1, f590 <ipc_rpmsg_init+0x64>
		return -EINVAL;
	}

	if (p_bind_cb == NULL) {
		bind_cb = ns_bind_cb;
    f544:	f8df c050 	ldr.w	ip, [pc, #80]	; f598 <ipc_rpmsg_init+0x6c>
		config.h2r_buf_size = (uint32_t) buffer_size;
		config.r2h_buf_size = (uint32_t) buffer_size;

		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);

		return rpmsg_init_vdev_with_config(&instance->rvdev, vdev, bind_cb,
    f548:	f100 09e0 	add.w	r9, r0, #224	; 0xe0
		bind_cb = ns_bind_cb;
    f54c:	2d00      	cmp	r5, #0
    f54e:	bf08      	it	eq
    f550:	4665      	moveq	r5, ip
	if (role == RPMSG_HOST) {
    f552:	b99e      	cbnz	r6, f57c <ipc_rpmsg_init+0x50>
		config.r2h_buf_size = (uint32_t) buffer_size;
    f554:	e9cd 4403 	strd	r4, r4, [sp, #12]
		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);
    f558:	f500 74ce 	add.w	r4, r0, #412	; 0x19c
    f55c:	4620      	mov	r0, r4
		struct rpmsg_virtio_config config = { 0 };
    f55e:	9605      	str	r6, [sp, #20]
		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);
    f560:	f019 fd5a 	bl	29018 <rpmsg_virtio_init_shm_pool>
		return rpmsg_init_vdev_with_config(&instance->rvdev, vdev, bind_cb,
    f564:	ab03      	add	r3, sp, #12
    f566:	e9cd 4300 	strd	r4, r3, [sp]
    f56a:	462a      	mov	r2, r5
    f56c:	463b      	mov	r3, r7
    f56e:	4641      	mov	r1, r8
    f570:	4648      	mov	r0, r9
    f572:	f00f f9d1 	bl	1e918 <rpmsg_init_vdev_with_config>
						   shm_io, &instance->shm_pool,
						   &config);
	} else {
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
	}
}
    f576:	b007      	add	sp, #28
    f578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
    f57c:	2200      	movs	r2, #0
    f57e:	4641      	mov	r1, r8
    f580:	920e      	str	r2, [sp, #56]	; 0x38
    f582:	4648      	mov	r0, r9
    f584:	462a      	mov	r2, r5
}
    f586:	b007      	add	sp, #28
    f588:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
    f58c:	f00f baee 	b.w	1eb6c <rpmsg_init_vdev>
		return -EINVAL;
    f590:	f06f 0015 	mvn.w	r0, #21
    f594:	e7ef      	b.n	f576 <ipc_rpmsg_init+0x4a>
    f596:	bf00      	nop
    f598:	0000f485 	.word	0x0000f485

0000f59c <ipc_static_vrings_init>:

	return 0;
}

int ipc_static_vrings_init(struct ipc_static_vrings *vr, unsigned int role)
{
    f59c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f59e:	460e      	mov	r6, r1
	int err = 0;

	if (!vr) {
    f5a0:	4604      	mov	r4, r0
{
    f5a2:	b089      	sub	sp, #36	; 0x24
	if (!vr) {
    f5a4:	2800      	cmp	r0, #0
    f5a6:	d06f      	beq.n	f688 <ipc_static_vrings_init+0xec>
		return -EINVAL;
	}

	vr->shm_device.name = SHM_DEVICE_NAME;
	vr->shm_device.num_regions = 1;
    f5a8:	2301      	movs	r3, #1
	vr->shm_physmap[0] = vr->shm_addr;
    f5aa:	4602      	mov	r2, r0
	vr->shm_device.num_regions = 1;
    f5ac:	63c3      	str	r3, [r0, #60]	; 0x3c

	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f5ae:	2300      	movs	r3, #0
	vr->shm_physmap[0] = vr->shm_addr;
    f5b0:	f8d0 1098 	ldr.w	r1, [r0, #152]	; 0x98
	vr->shm_device.name = SHM_DEVICE_NAME;
    f5b4:	4f36      	ldr	r7, [pc, #216]	; (f690 <ipc_static_vrings_init+0xf4>)
	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f5b6:	3040      	adds	r0, #64	; 0x40
	vr->shm_device.name = SHM_DEVICE_NAME;
    f5b8:	f840 7c0c 	str.w	r7, [r0, #-12]
	vr->shm_physmap[0] = vr->shm_addr;
    f5bc:	f842 1f30 	str.w	r1, [r2, #48]!
	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f5c0:	e9cd 3301 	strd	r3, r3, [sp, #4]
    f5c4:	f04f 33ff 	mov.w	r3, #4294967295
    f5c8:	9300      	str	r3, [sp, #0]
    f5ca:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    f5cc:	f019 f88d 	bl	286ea <metal_io_init>
	struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
    f5d0:	4a30      	ldr	r2, [pc, #192]	; (f694 <ipc_static_vrings_init+0xf8>)
    f5d2:	ab06      	add	r3, sp, #24
    f5d4:	e892 0003 	ldmia.w	r2, {r0, r1}
    f5d8:	e883 0003 	stmia.w	r3, {r0, r1}
	err = metal_init(&metal_params);
    f5dc:	4618      	mov	r0, r3
    f5de:	f00e fea5 	bl	1e32c <metal_init>
	if (err != 0) {
    f5e2:	4605      	mov	r5, r0
    f5e4:	b9d8      	cbnz	r0, f61e <ipc_static_vrings_init+0x82>
	err = metal_register_generic_device(&vr->shm_device);
    f5e6:	f104 0034 	add.w	r0, r4, #52	; 0x34
    f5ea:	f00e fe7f 	bl	1e2ec <metal_register_generic_device>
	if (err != 0) {
    f5ee:	4605      	mov	r5, r0
    f5f0:	b9a8      	cbnz	r0, f61e <ipc_static_vrings_init+0x82>
	err = metal_device_open("generic", SHM_DEVICE_NAME, &device);
    f5f2:	4639      	mov	r1, r7
    f5f4:	4828      	ldr	r0, [pc, #160]	; (f698 <ipc_static_vrings_init+0xfc>)
    f5f6:	aa05      	add	r2, sp, #20
    f5f8:	f019 f84f 	bl	2869a <metal_device_open>
	if (err != 0) {
    f5fc:	4605      	mov	r5, r0
    f5fe:	b970      	cbnz	r0, f61e <ipc_static_vrings_init+0x82>
	vr->shm_io = metal_device_io_region(device, 0);
    f600:	9b05      	ldr	r3, [sp, #20]
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
	return (index < device->num_regions
		? &device->regions[index]
		: NULL);
    f602:	689a      	ldr	r2, [r3, #8]
    f604:	b172      	cbz	r2, f624 <ipc_static_vrings_init+0x88>
    f606:	330c      	adds	r3, #12
	vr->vq[RPMSG_VQ_0] = virtqueue_allocate(vr->vring_size);
    f608:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
	vr->shm_io = metal_device_io_region(device, 0);
    f60c:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	vr->vq[RPMSG_VQ_0] = virtqueue_allocate(vr->vring_size);
    f610:	f015 fda0 	bl	25154 <virtqueue_allocate>
    f614:	f8c4 00d4 	str.w	r0, [r4, #212]	; 0xd4
	if (vr->vq[RPMSG_VQ_0] == NULL) {
    f618:	b930      	cbnz	r0, f628 <ipc_static_vrings_init+0x8c>
		return -ENOMEM;
    f61a:	f06f 050b 	mvn.w	r5, #11
	if (err != 0) {
		return err;
	}

	return vq_setup(vr, role);
}
    f61e:	4628      	mov	r0, r5
    f620:	b009      	add	sp, #36	; 0x24
    f622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f624:	4603      	mov	r3, r0
    f626:	e7ef      	b.n	f608 <ipc_static_vrings_init+0x6c>
	vr->vq[RPMSG_VQ_1] = virtqueue_allocate(vr->vring_size);
    f628:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    f62c:	f015 fd92 	bl	25154 <virtqueue_allocate>
    f630:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
	if (vr->vq[RPMSG_VQ_1] == NULL) {
    f634:	2800      	cmp	r0, #0
    f636:	d0f0      	beq.n	f61a <ipc_static_vrings_init+0x7e>
	vr->rvrings[RPMSG_VQ_0].info.vaddr = (void *) vr->tx_addr;
    f638:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
	vr->rvrings[RPMSG_VQ_0].io = vr->shm_io;
    f63c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
	vr->rvrings[RPMSG_VQ_0].info.vaddr = (void *) vr->tx_addr;
    f640:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	vr->rvrings[RPMSG_VQ_0].info.align = VRING_ALIGNMENT;
    f644:	2304      	movs	r3, #4
    f646:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
	vr->rvrings[RPMSG_VQ_1].info.align = VRING_ALIGNMENT;
    f64a:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	vr->vdev.vrings_num = VRING_COUNT;
    f64e:	2302      	movs	r3, #2
    f650:	62a3      	str	r3, [r4, #40]	; 0x28
	vr->vdev.func = &dispatch;
    f652:	4b12      	ldr	r3, [pc, #72]	; (f69c <ipc_static_vrings_init+0x100>)
	vr->rvrings[RPMSG_VQ_0].info.num_descs = vr->vring_size;
    f654:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
	vr->rvrings[RPMSG_VQ_0].vq = vr->vq[RPMSG_VQ_0];
    f658:	f8d4 70d4 	ldr.w	r7, [r4, #212]	; 0xd4
	vr->rvrings[RPMSG_VQ_0].io = vr->shm_io;
    f65c:	f8c4 10b8 	str.w	r1, [r4, #184]	; 0xb8
	vr->rvrings[RPMSG_VQ_1].io = vr->shm_io;
    f660:	f8c4 10d0 	str.w	r1, [r4, #208]	; 0xd0
	vr->rvrings[RPMSG_VQ_1].info.vaddr = (void *) vr->rx_addr;
    f664:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
	vr->vdev.func = &dispatch;
    f668:	6223      	str	r3, [r4, #32]
	vr->vdev.vrings_info = &vr->rvrings[0];
    f66a:	f104 03a4 	add.w	r3, r4, #164	; 0xa4
	vr->rvrings[RPMSG_VQ_0].info.num_descs = vr->vring_size;
    f66e:	f8a4 20b0 	strh.w	r2, [r4, #176]	; 0xb0
	vr->rvrings[RPMSG_VQ_0].vq = vr->vq[RPMSG_VQ_0];
    f672:	f8c4 70a4 	str.w	r7, [r4, #164]	; 0xa4
	vr->rvrings[RPMSG_VQ_1].info.vaddr = (void *) vr->rx_addr;
    f676:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	vr->rvrings[RPMSG_VQ_1].info.num_descs = vr->vring_size;
    f67a:	f8a4 20c8 	strh.w	r2, [r4, #200]	; 0xc8
	vr->rvrings[RPMSG_VQ_1].vq = vr->vq[RPMSG_VQ_1];
    f67e:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
	vr->vdev.role = role;
    f682:	61a6      	str	r6, [r4, #24]
	vr->vdev.vrings_info = &vr->rvrings[0];
    f684:	62e3      	str	r3, [r4, #44]	; 0x2c
	return 0;
    f686:	e7ca      	b.n	f61e <ipc_static_vrings_init+0x82>
		return -EINVAL;
    f688:	f06f 0515 	mvn.w	r5, #21
    f68c:	e7c7      	b.n	f61e <ipc_static_vrings_init+0x82>
    f68e:	bf00      	nop
    f690:	0002c795 	.word	0x0002c795
    f694:	0002a524 	.word	0x0002a524
    f698:	0002c79f 	.word	0x0002c79f
    f69c:	0002aa64 	.word	0x0002aa64

0000f6a0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    f6a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f6a4:	4605      	mov	r5, r0
	__asm__ volatile(
    f6a6:	f04f 0320 	mov.w	r3, #32
    f6aa:	f3ef 8611 	mrs	r6, BASEPRI
    f6ae:	f383 8812 	msr	BASEPRI_MAX, r3
    f6b2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    f6b6:	4820      	ldr	r0, [pc, #128]	; (f738 <pm_state_notify+0x98>)
    f6b8:	f00f ff8a 	bl	1f5d0 <z_spin_lock_valid>
    f6bc:	b968      	cbnz	r0, f6da <pm_state_notify+0x3a>
    f6be:	2394      	movs	r3, #148	; 0x94
    f6c0:	4a1e      	ldr	r2, [pc, #120]	; (f73c <pm_state_notify+0x9c>)
    f6c2:	491f      	ldr	r1, [pc, #124]	; (f740 <pm_state_notify+0xa0>)
    f6c4:	481f      	ldr	r0, [pc, #124]	; (f744 <pm_state_notify+0xa4>)
    f6c6:	f015 f9a0 	bl	24a0a <assert_print>
    f6ca:	491b      	ldr	r1, [pc, #108]	; (f738 <pm_state_notify+0x98>)
    f6cc:	481e      	ldr	r0, [pc, #120]	; (f748 <pm_state_notify+0xa8>)
    f6ce:	f015 f99c 	bl	24a0a <assert_print>
    f6d2:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f6d4:	4819      	ldr	r0, [pc, #100]	; (f73c <pm_state_notify+0x9c>)
    f6d6:	f015 f991 	bl	249fc <assert_post_action>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    f6da:	f04f 090c 	mov.w	r9, #12
	z_spin_lock_set_owner(l);
    f6de:	4816      	ldr	r0, [pc, #88]	; (f738 <pm_state_notify+0x98>)
    f6e0:	f00f ff92 	bl	1f608 <z_spin_lock_set_owner>
	return list->head;
    f6e4:	4b19      	ldr	r3, [pc, #100]	; (f74c <pm_state_notify+0xac>)
    f6e6:	4f1a      	ldr	r7, [pc, #104]	; (f750 <pm_state_notify+0xb0>)
    f6e8:	681c      	ldr	r4, [r3, #0]
    f6ea:	f8df 8068 	ldr.w	r8, [pc, #104]	; f754 <pm_state_notify+0xb4>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    f6ee:	b97c      	cbnz	r4, f710 <pm_state_notify+0x70>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f6f0:	4811      	ldr	r0, [pc, #68]	; (f738 <pm_state_notify+0x98>)
    f6f2:	f00f ff7b 	bl	1f5ec <z_spin_unlock_valid>
    f6f6:	b9c8      	cbnz	r0, f72c <pm_state_notify+0x8c>
    f6f8:	23c2      	movs	r3, #194	; 0xc2
    f6fa:	4a10      	ldr	r2, [pc, #64]	; (f73c <pm_state_notify+0x9c>)
    f6fc:	4916      	ldr	r1, [pc, #88]	; (f758 <pm_state_notify+0xb8>)
    f6fe:	4811      	ldr	r0, [pc, #68]	; (f744 <pm_state_notify+0xa4>)
    f700:	f015 f983 	bl	24a0a <assert_print>
    f704:	490c      	ldr	r1, [pc, #48]	; (f738 <pm_state_notify+0x98>)
    f706:	4815      	ldr	r0, [pc, #84]	; (f75c <pm_state_notify+0xbc>)
    f708:	f015 f97f 	bl	24a0a <assert_print>
    f70c:	21c2      	movs	r1, #194	; 0xc2
    f70e:	e7e1      	b.n	f6d4 <pm_state_notify+0x34>
			callback = notifier->state_exit;
    f710:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    f714:	2d00      	cmp	r5, #0
    f716:	bf18      	it	ne
    f718:	4613      	movne	r3, r2
		if (callback) {
    f71a:	b12b      	cbz	r3, f728 <pm_state_notify+0x88>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    f71c:	f898 2014 	ldrb.w	r2, [r8, #20]
    f720:	fb09 f202 	mul.w	r2, r9, r2
    f724:	5cb8      	ldrb	r0, [r7, r2]
    f726:	4798      	blx	r3
	return node->next;
    f728:	6824      	ldr	r4, [r4, #0]
    f72a:	e7e0      	b.n	f6ee <pm_state_notify+0x4e>
	__asm__ volatile(
    f72c:	f386 8811 	msr	BASEPRI, r6
    f730:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    f734:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f738:	20020ee4 	.word	0x20020ee4
    f73c:	0002c0a4 	.word	0x0002c0a4
    f740:	0002c0fd 	.word	0x0002c0fd
    f744:	0002b3a9 	.word	0x0002b3a9
    f748:	0002c112 	.word	0x0002c112
    f74c:	20020f04 	.word	0x20020f04
    f750:	20020ef8 	.word	0x20020ef8
    f754:	20021460 	.word	0x20021460
    f758:	0002c0d1 	.word	0x0002c0d1
    f75c:	0002c0e8 	.word	0x0002c0e8

0000f760 <pm_system_resume>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    f760:	2201      	movs	r2, #1

void pm_system_resume(void)
{
    f762:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    f764:	4b16      	ldr	r3, [pc, #88]	; (f7c0 <pm_system_resume+0x60>)
    f766:	7d1c      	ldrb	r4, [r3, #20]
    f768:	f004 031f 	and.w	r3, r4, #31
    f76c:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    f76e:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    f770:	4b14      	ldr	r3, [pc, #80]	; (f7c4 <pm_system_resume+0x64>)
    f772:	0961      	lsrs	r1, r4, #5
    f774:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    f778:	e8d3 1fef 	ldaex	r1, [r3]
    f77c:	ea01 0500 	and.w	r5, r1, r0
    f780:	e8c3 5fe6 	stlex	r6, r5, [r3]
    f784:	2e00      	cmp	r6, #0
    f786:	d1f7      	bne.n	f778 <pm_system_resume+0x18>
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    f788:	420a      	tst	r2, r1
    f78a:	d013      	beq.n	f7b4 <pm_system_resume+0x54>
	if (pm_state_exit_post_ops != NULL) {
    f78c:	4b0e      	ldr	r3, [pc, #56]	; (f7c8 <pm_system_resume+0x68>)
    f78e:	4d0f      	ldr	r5, [pc, #60]	; (f7cc <pm_system_resume+0x6c>)
    f790:	b18b      	cbz	r3, f7b6 <pm_system_resume+0x56>
		pm_state_exit_post_ops(info->state, info->substate_id);
    f792:	230c      	movs	r3, #12
    f794:	4363      	muls	r3, r4
    f796:	18ea      	adds	r2, r5, r3
    f798:	7851      	ldrb	r1, [r2, #1]
    f79a:	5ce8      	ldrb	r0, [r5, r3]
    f79c:	f015 f97a 	bl	24a94 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    f7a0:	2000      	movs	r0, #0
    f7a2:	f7ff ff7d 	bl	f6a0 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    f7a6:	230c      	movs	r3, #12
    f7a8:	435c      	muls	r4, r3
    f7aa:	2300      	movs	r3, #0
    f7ac:	192a      	adds	r2, r5, r4
    f7ae:	512b      	str	r3, [r5, r4]
    f7b0:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    f7b4:	bd70      	pop	{r4, r5, r6, pc}
    f7b6:	f383 8811 	msr	BASEPRI, r3
    f7ba:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    f7be:	e7ef      	b.n	f7a0 <pm_system_resume+0x40>
    f7c0:	20021460 	.word	0x20021460
    f7c4:	20020f0c 	.word	0x20020f0c
    f7c8:	00024a95 	.word	0x00024a95
    f7cc:	20020ef8 	.word	0x20020ef8

0000f7d0 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    f7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    f7d4:	4b45      	ldr	r3, [pc, #276]	; (f8ec <pm_system_suspend+0x11c>)
{
    f7d6:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    f7d8:	7d1d      	ldrb	r5, [r3, #20]
	__asm__ volatile(
    f7da:	f04f 0320 	mov.w	r3, #32
    f7de:	f3ef 8811 	mrs	r8, BASEPRI
    f7e2:	f383 8812 	msr	BASEPRI_MAX, r3
    f7e6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    f7ea:	4841      	ldr	r0, [pc, #260]	; (f8f0 <pm_system_suspend+0x120>)
    f7ec:	f00f fef0 	bl	1f5d0 <z_spin_lock_valid>
    f7f0:	b968      	cbnz	r0, f80e <pm_system_suspend+0x3e>
    f7f2:	2394      	movs	r3, #148	; 0x94
    f7f4:	4a3f      	ldr	r2, [pc, #252]	; (f8f4 <pm_system_suspend+0x124>)
    f7f6:	4940      	ldr	r1, [pc, #256]	; (f8f8 <pm_system_suspend+0x128>)
    f7f8:	4840      	ldr	r0, [pc, #256]	; (f8fc <pm_system_suspend+0x12c>)
    f7fa:	f015 f906 	bl	24a0a <assert_print>
    f7fe:	493c      	ldr	r1, [pc, #240]	; (f8f0 <pm_system_suspend+0x120>)
    f800:	483f      	ldr	r0, [pc, #252]	; (f900 <pm_system_suspend+0x130>)
    f802:	f015 f902 	bl	24a0a <assert_print>
    f806:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f808:	483a      	ldr	r0, [pc, #232]	; (f8f4 <pm_system_suspend+0x124>)
    f80a:	f015 f8f7 	bl	249fc <assert_post_action>
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    f80e:	240c      	movs	r4, #12
    f810:	436c      	muls	r4, r5
	z_spin_lock_set_owner(l);
    f812:	4837      	ldr	r0, [pc, #220]	; (f8f0 <pm_system_suspend+0x120>)
    f814:	f00f fef8 	bl	1f608 <z_spin_lock_set_owner>
    f818:	4b3a      	ldr	r3, [pc, #232]	; (f904 <pm_system_suspend+0x134>)
    f81a:	4e3b      	ldr	r6, [pc, #236]	; (f908 <pm_system_suspend+0x138>)
    f81c:	5d19      	ldrb	r1, [r3, r4]
    f81e:	191a      	adds	r2, r3, r4
    f820:	b1b9      	cbz	r1, f852 <pm_system_suspend+0x82>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    f822:	ca07      	ldmia	r2, {r0, r1, r2}
    f824:	eb06 0c04 	add.w	ip, r6, r4
    f828:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    f82c:	2200      	movs	r2, #0
    f82e:	551a      	strb	r2, [r3, r4]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f830:	482f      	ldr	r0, [pc, #188]	; (f8f0 <pm_system_suspend+0x120>)
    f832:	f00f fedb 	bl	1f5ec <z_spin_unlock_valid>
    f836:	4604      	mov	r4, r0
    f838:	b9b0      	cbnz	r0, f868 <pm_system_suspend+0x98>
    f83a:	23c2      	movs	r3, #194	; 0xc2
    f83c:	4a2d      	ldr	r2, [pc, #180]	; (f8f4 <pm_system_suspend+0x124>)
    f83e:	4933      	ldr	r1, [pc, #204]	; (f90c <pm_system_suspend+0x13c>)
    f840:	482e      	ldr	r0, [pc, #184]	; (f8fc <pm_system_suspend+0x12c>)
    f842:	f015 f8e2 	bl	24a0a <assert_print>
    f846:	492a      	ldr	r1, [pc, #168]	; (f8f0 <pm_system_suspend+0x120>)
    f848:	4831      	ldr	r0, [pc, #196]	; (f910 <pm_system_suspend+0x140>)
    f84a:	f015 f8de 	bl	24a0a <assert_print>
    f84e:	21c2      	movs	r1, #194	; 0xc2
    f850:	e7da      	b.n	f808 <pm_system_suspend+0x38>
	} else {
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    f852:	4639      	mov	r1, r7
    f854:	4628      	mov	r0, r5
    f856:	f000 f865 	bl	f924 <pm_policy_next_state>
		if (info != NULL) {
    f85a:	2800      	cmp	r0, #0
    f85c:	d0e8      	beq.n	f830 <pm_system_suspend+0x60>
			z_cpus_pm_state[id] = *info;
    f85e:	c807      	ldmia	r0, {r0, r1, r2}
    f860:	4434      	add	r4, r6
    f862:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    f866:	e7e3      	b.n	f830 <pm_system_suspend+0x60>
	__asm__ volatile(
    f868:	f388 8811 	msr	BASEPRI, r8
    f86c:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    f870:	230c      	movs	r3, #12
    f872:	436b      	muls	r3, r5
    f874:	18f2      	adds	r2, r6, r3
    f876:	5cf3      	ldrb	r3, [r6, r3]
    f878:	b3ab      	cbz	r3, f8e6 <pm_system_suspend+0x116>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    f87a:	1c7b      	adds	r3, r7, #1
    f87c:	d00f      	beq.n	f89e <pm_system_suspend+0xce>
			return (uint32_t)((t * to_hz + off) / from_hz);
    f87e:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    f882:	2100      	movs	r1, #0
    f884:	f8d2 e008 	ldr.w	lr, [r2, #8]
    f888:	4822      	ldr	r0, [pc, #136]	; (f914 <pm_system_suspend+0x144>)
    f88a:	2300      	movs	r3, #0
    f88c:	fbee 010c 	umlal	r0, r1, lr, ip
    f890:	4a21      	ldr	r2, [pc, #132]	; (f918 <pm_system_suspend+0x148>)
    f892:	f7f9 fb2d 	bl	8ef0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    f896:	2101      	movs	r1, #1
    f898:	1a38      	subs	r0, r7, r0
    f89a:	f012 fb77 	bl	21f8c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    f89e:	f011 f9f5 	bl	20c8c <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    f8a2:	2001      	movs	r0, #1
    f8a4:	f7ff fefc 	bl	f6a0 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    f8a8:	4b1c      	ldr	r3, [pc, #112]	; (f91c <pm_system_suspend+0x14c>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    f8aa:	096a      	lsrs	r2, r5, #5
    f8ac:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    f8b0:	2201      	movs	r2, #1
    f8b2:	f005 011f 	and.w	r1, r5, #31
    f8b6:	408a      	lsls	r2, r1
    f8b8:	e8d3 0fef 	ldaex	r0, [r3]
    f8bc:	4310      	orrs	r0, r2
    f8be:	e8c3 0fe1 	stlex	r1, r0, [r3]
    f8c2:	2900      	cmp	r1, #0
    f8c4:	d1f8      	bne.n	f8b8 <pm_system_suspend+0xe8>
	if (pm_state_set != NULL) {
    f8c6:	4b16      	ldr	r3, [pc, #88]	; (f920 <pm_system_suspend+0x150>)
    f8c8:	b133      	cbz	r3, f8d8 <pm_system_suspend+0x108>
		pm_state_set(info->state, info->substate_id);
    f8ca:	230c      	movs	r3, #12
    f8cc:	436b      	muls	r3, r5
    f8ce:	18f2      	adds	r2, r6, r3
    f8d0:	7851      	ldrb	r1, [r2, #1]
    f8d2:	5cf0      	ldrb	r0, [r6, r3]
    f8d4:	f015 f8d2 	bl	24a7c <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    f8d8:	f7ff ff42 	bl	f760 <pm_system_resume>
	k_sched_unlock();
    f8dc:	f011 fa42 	bl	20d64 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
}
    f8e0:	4620      	mov	r0, r4
    f8e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return false;
    f8e6:	461c      	mov	r4, r3
    f8e8:	e7fa      	b.n	f8e0 <pm_system_suspend+0x110>
    f8ea:	bf00      	nop
    f8ec:	20021460 	.word	0x20021460
    f8f0:	20020ee8 	.word	0x20020ee8
    f8f4:	0002c0a4 	.word	0x0002c0a4
    f8f8:	0002c0fd 	.word	0x0002c0fd
    f8fc:	0002b3a9 	.word	0x0002b3a9
    f900:	0002c112 	.word	0x0002c112
    f904:	20020eec 	.word	0x20020eec
    f908:	20020ef8 	.word	0x20020ef8
    f90c:	0002c0d1 	.word	0x0002c0d1
    f910:	0002c0e8 	.word	0x0002c0e8
    f914:	000f423f 	.word	0x000f423f
    f918:	000f4240 	.word	0x000f4240
    f91c:	20020f0c 	.word	0x20020f0c
    f920:	00024a7d 	.word	0x00024a7d

0000f924 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    f924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f928:	b085      	sub	sp, #20
    f92a:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    f92c:	a903      	add	r1, sp, #12
    f92e:	f000 f843 	bl	f9b8 <pm_state_cpu_get_all>
    f932:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    f936:	4604      	mov	r4, r0
    f938:	f04f 0b00 	mov.w	fp, #0

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    f93c:	4b1b      	ldr	r3, [pc, #108]	; (f9ac <pm_policy_next_state+0x88>)
    f93e:	9d03      	ldr	r5, [sp, #12]
    f940:	f8d3 a000 	ldr.w	sl, [r3]
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    f944:	1e43      	subs	r3, r0, #1
    f946:	b21b      	sxth	r3, r3
    f948:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f94c:	f8df 8060 	ldr.w	r8, [pc, #96]	; f9b0 <pm_policy_next_state+0x8c>
    f950:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    f954:	b924      	cbnz	r4, f960 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    f956:	46a1      	mov	r9, r4
}
    f958:	4648      	mov	r0, r9
    f95a:	b005      	add	sp, #20
    f95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f960:	46c4      	mov	ip, r8
    f962:	4659      	mov	r1, fp
    f964:	6868      	ldr	r0, [r5, #4]
    f966:	2300      	movs	r3, #0
    f968:	fbe0 c107 	umlal	ip, r1, r0, r7
    f96c:	4a11      	ldr	r2, [pc, #68]	; (f9b4 <pm_policy_next_state+0x90>)
    f96e:	4660      	mov	r0, ip
    f970:	f7f9 fabe 	bl	8ef0 <__aeabi_uldivmod>
    f974:	46c4      	mov	ip, r8
    f976:	4659      	mov	r1, fp
    f978:	9001      	str	r0, [sp, #4]
    f97a:	68a8      	ldr	r0, [r5, #8]
    f97c:	2300      	movs	r3, #0
    f97e:	fbe0 c107 	umlal	ip, r1, r0, r7
    f982:	4a0c      	ldr	r2, [pc, #48]	; (f9b4 <pm_policy_next_state+0x90>)
    f984:	4660      	mov	r0, ip
    f986:	f7f9 fab3 	bl	8ef0 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    f98a:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    f98e:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    f990:	d001      	beq.n	f996 <pm_policy_next_state+0x72>
    f992:	4582      	cmp	sl, r0
    f994:	d905      	bls.n	f9a2 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    f996:	1c73      	adds	r3, r6, #1
    f998:	d0de      	beq.n	f958 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    f99a:	9b01      	ldr	r3, [sp, #4]
    f99c:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    f99e:	42b0      	cmp	r0, r6
    f9a0:	d9da      	bls.n	f958 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    f9a2:	3c01      	subs	r4, #1
    f9a4:	b2a4      	uxth	r4, r4
    f9a6:	3d0c      	subs	r5, #12
    f9a8:	e7d4      	b.n	f954 <pm_policy_next_state+0x30>
    f9aa:	bf00      	nop
    f9ac:	2000842c 	.word	0x2000842c
    f9b0:	000f423f 	.word	0x000f423f
    f9b4:	000f4240 	.word	0x000f4240

0000f9b8 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    f9b8:	b908      	cbnz	r0, f9be <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    f9ba:	4b02      	ldr	r3, [pc, #8]	; (f9c4 <pm_state_cpu_get_all+0xc>)
    f9bc:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    f9be:	2000      	movs	r0, #0
    f9c0:	4770      	bx	lr
    f9c2:	bf00      	nop
    f9c4:	0002aa88 	.word	0x0002aa88

0000f9c8 <nus_ccc_cfg_changed>:
static struct bt_nus_cb nus_cb;

static void nus_ccc_cfg_changed(const struct bt_gatt_attr *attr,
				  uint16_t value)
{
	if (nus_cb.send_enabled) {
    f9c8:	4b03      	ldr	r3, [pc, #12]	; (f9d8 <nus_ccc_cfg_changed+0x10>)
    f9ca:	689b      	ldr	r3, [r3, #8]
    f9cc:	b11b      	cbz	r3, f9d6 <nus_ccc_cfg_changed+0xe>
		LOG_DBG("Notification has been turned %s",
			value == BT_GATT_CCC_NOTIFY ? "on" : "off");
		nus_cb.send_enabled(value == BT_GATT_CCC_NOTIFY ?
    f9ce:	1e48      	subs	r0, r1, #1
    f9d0:	bf18      	it	ne
    f9d2:	2001      	movne	r0, #1
    f9d4:	4718      	bx	r3
			BT_NUS_SEND_STATUS_ENABLED : BT_NUS_SEND_STATUS_DISABLED);
	}
}
    f9d6:	4770      	bx	lr
    f9d8:	20020f10 	.word	0x20020f10

0000f9dc <on_receive>:
			  const struct bt_gatt_attr *attr,
			  const void *buf,
			  uint16_t len,
			  uint16_t offset,
			  uint8_t flags)
{
    f9dc:	b510      	push	{r4, lr}
    f9de:	461c      	mov	r4, r3
	LOG_DBG("Received data, handle %d, conn %p",
		attr->handle, (void *)conn);

	if (nus_cb.received) {
    f9e0:	4b03      	ldr	r3, [pc, #12]	; (f9f0 <on_receive+0x14>)
{
    f9e2:	4611      	mov	r1, r2
	if (nus_cb.received) {
    f9e4:	681b      	ldr	r3, [r3, #0]
    f9e6:	b10b      	cbz	r3, f9ec <on_receive+0x10>
		nus_cb.received(conn, buf, len);
    f9e8:	4622      	mov	r2, r4
    f9ea:	4798      	blx	r3
}
	return len;
}
    f9ec:	4620      	mov	r0, r4
    f9ee:	bd10      	pop	{r4, pc}
    f9f0:	20020f10 	.word	0x20020f10

0000f9f4 <on_sent>:
{
	ARG_UNUSED(user_data);

	LOG_DBG("Data send, conn %p", (void *)conn);

	if (nus_cb.sent) {
    f9f4:	4b02      	ldr	r3, [pc, #8]	; (fa00 <on_sent+0xc>)
    f9f6:	685b      	ldr	r3, [r3, #4]
    f9f8:	b103      	cbz	r3, f9fc <on_sent+0x8>
		nus_cb.sent(conn);
    f9fa:	4718      	bx	r3
	}
}
    f9fc:	4770      	bx	lr
    f9fe:	bf00      	nop
    fa00:	20020f10 	.word	0x20020f10

0000fa04 <bt_nus_init>:
			       NULL, on_receive, NULL),
);

int bt_nus_init(struct bt_nus_cb *callbacks)
{
	if (callbacks) {
    fa04:	b130      	cbz	r0, fa14 <bt_nus_init+0x10>
		nus_cb.received = callbacks->received;
    fa06:	4b04      	ldr	r3, [pc, #16]	; (fa18 <bt_nus_init+0x14>)
    fa08:	6802      	ldr	r2, [r0, #0]
    fa0a:	601a      	str	r2, [r3, #0]
		nus_cb.sent = callbacks->sent;
    fa0c:	6842      	ldr	r2, [r0, #4]
    fa0e:	605a      	str	r2, [r3, #4]
		nus_cb.send_enabled = callbacks->send_enabled;
    fa10:	6882      	ldr	r2, [r0, #8]
    fa12:	609a      	str	r2, [r3, #8]
	}

	return 0;
}
    fa14:	2000      	movs	r0, #0
    fa16:	4770      	bx	lr
    fa18:	20020f10 	.word	0x20020f10

0000fa1c <bt_nus_send>:

int bt_nus_send(struct bt_conn *conn, const uint8_t *data, uint16_t len)
{
    fa1c:	b570      	push	{r4, r5, r6, lr}
    fa1e:	460e      	mov	r6, r1
    fa20:	4615      	mov	r5, r2
    fa22:	4604      	mov	r4, r0
    fa24:	b086      	sub	sp, #24
	struct bt_gatt_notify_params params = {0};
    fa26:	2100      	movs	r1, #0
    fa28:	2218      	movs	r2, #24
    fa2a:	4668      	mov	r0, sp
    fa2c:	f019 fd8d 	bl	2954a <memset>
	const struct bt_gatt_attr *attr = &nus_svc.attrs[2];

	params.attr = attr;
    fa30:	490b      	ldr	r1, [pc, #44]	; (fa60 <bt_nus_send+0x44>)
	params.data = data;
	params.len = len;
	params.func = on_sent;
    fa32:	4b0c      	ldr	r3, [pc, #48]	; (fa64 <bt_nus_send+0x48>)
	params.data = data;
    fa34:	e9cd 1601 	strd	r1, r6, [sp, #4]
	params.len = len;
    fa38:	f8ad 500c 	strh.w	r5, [sp, #12]
	params.func = on_sent;
    fa3c:	9304      	str	r3, [sp, #16]

	if (!conn) {
    fa3e:	b92c      	cbnz	r4, fa4c <bt_nus_send+0x30>
		LOG_DBG("Notification send to all connected peers");
		return bt_gatt_notify_cb(NULL, &params);
	} else if (bt_gatt_is_subscribed(conn, attr, BT_GATT_CCC_NOTIFY)) {
		return bt_gatt_notify_cb(conn, &params);
    fa40:	4669      	mov	r1, sp
    fa42:	4620      	mov	r0, r4
    fa44:	f007 f866 	bl	16b14 <bt_gatt_notify_cb>
	} else {
		return -EINVAL;
	}
}
    fa48:	b006      	add	sp, #24
    fa4a:	bd70      	pop	{r4, r5, r6, pc}
	} else if (bt_gatt_is_subscribed(conn, attr, BT_GATT_CCC_NOTIFY)) {
    fa4c:	2201      	movs	r2, #1
    fa4e:	4620      	mov	r0, r4
    fa50:	f006 fd26 	bl	164a0 <bt_gatt_is_subscribed>
    fa54:	2800      	cmp	r0, #0
    fa56:	d1f3      	bne.n	fa40 <bt_nus_send+0x24>
		return -EINVAL;
    fa58:	f06f 0015 	mvn.w	r0, #21
    fa5c:	e7f4      	b.n	fa48 <bt_nus_send+0x2c>
    fa5e:	bf00      	nop
    fa60:	0002aab0 	.word	0x0002aab0
    fa64:	0000f9f5 	.word	0x0000f9f5

0000fa68 <sub_bytes>:
static inline void sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
		s[i] = sbox[s[i]];
    fa68:	4904      	ldr	r1, [pc, #16]	; (fa7c <sub_bytes+0x14>)
    fa6a:	1e43      	subs	r3, r0, #1
    fa6c:	300f      	adds	r0, #15
    fa6e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    fa72:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb * Nk); ++i) {
    fa74:	4283      	cmp	r3, r0
		s[i] = sbox[s[i]];
    fa76:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
    fa78:	d1f9      	bne.n	fa6e <sub_bytes+0x6>
	}
}
    fa7a:	4770      	bx	lr
    fa7c:	0002c7b1 	.word	0x0002c7b1

0000fa80 <tc_aes128_set_encrypt_key>:
{
    fa80:	b5f0      	push	{r4, r5, r6, r7, lr}
    fa82:	4607      	mov	r7, r0
	const unsigned int rconst[11] = {
    fa84:	4e26      	ldr	r6, [pc, #152]	; (fb20 <tc_aes128_set_encrypt_key+0xa0>)
{
    fa86:	b08d      	sub	sp, #52	; 0x34
	const unsigned int rconst[11] = {
    fa88:	ad01      	add	r5, sp, #4
{
    fa8a:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
    fa8c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    fa8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    fa90:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    fa92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    fa94:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    fa98:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	if (s == (TCAesKeySched_t) 0) {
    fa9c:	4638      	mov	r0, r7
    fa9e:	2f00      	cmp	r7, #0
    faa0:	d039      	beq.n	fb16 <tc_aes128_set_encrypt_key+0x96>
	} else if (k == (const uint8_t *) 0) {
    faa2:	2c00      	cmp	r4, #0
    faa4:	d039      	beq.n	fb1a <tc_aes128_set_encrypt_key+0x9a>
    faa6:	1f38      	subs	r0, r7, #4
    faa8:	4602      	mov	r2, r0
    faaa:	4621      	mov	r1, r4
    faac:	3410      	adds	r4, #16
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
    faae:	784b      	ldrb	r3, [r1, #1]
    fab0:	780d      	ldrb	r5, [r1, #0]
    fab2:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fab4:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    fab8:	78cd      	ldrb	r5, [r1, #3]
	for (i = 0; i < Nk; ++i) {
    faba:	3104      	adds	r1, #4
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fabc:	432b      	orrs	r3, r5
    fabe:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
    fac2:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fac4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
    fac8:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
    facc:	d1ef      	bne.n	faae <tc_aes128_set_encrypt_key+0x2e>
    face:	2104      	movs	r1, #4
			t = subword(rotword(t)) ^ rconst[i/Nk];
    fad0:	4c14      	ldr	r4, [pc, #80]	; (fb24 <tc_aes128_set_encrypt_key+0xa4>)
		if ((i % Nk) == 0) {
    fad2:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
    fad4:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
    fad6:	d116      	bne.n	fb06 <tc_aes128_set_encrypt_key+0x86>
			t = subword(rotword(t)) ^ rconst[i/Nk];
    fad8:	f3c3 4207 	ubfx	r2, r3, #16, #8
    fadc:	5ca5      	ldrb	r5, [r4, r2]
    fade:	0e1a      	lsrs	r2, r3, #24
    fae0:	5ca2      	ldrb	r2, [r4, r2]
    fae2:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
    fae6:	f3c3 2507 	ubfx	r5, r3, #8, #8
    faea:	5d65      	ldrb	r5, [r4, r5]
    faec:	b2db      	uxtb	r3, r3
    faee:	5ce3      	ldrb	r3, [r4, r3]
    faf0:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
    faf4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    faf8:	f021 0303 	bic.w	r3, r1, #3
    fafc:	3330      	adds	r3, #48	; 0x30
    fafe:	446b      	add	r3, sp
    fb00:	f853 3c2c 	ldr.w	r3, [r3, #-44]
    fb04:	4053      	eors	r3, r2
		s->words[i] = s->words[i-Nk] ^ t;
    fb06:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
    fb0a:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
    fb0c:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
    fb0e:	292c      	cmp	r1, #44	; 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
    fb10:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
    fb12:	d1de      	bne.n	fad2 <tc_aes128_set_encrypt_key+0x52>
	return TC_CRYPTO_SUCCESS;
    fb14:	2001      	movs	r0, #1
}
    fb16:	b00d      	add	sp, #52	; 0x34
    fb18:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
    fb1a:	4620      	mov	r0, r4
    fb1c:	e7fb      	b.n	fb16 <tc_aes128_set_encrypt_key+0x96>
    fb1e:	bf00      	nop
    fb20:	0002a52c 	.word	0x0002a52c
    fb24:	0002c7b1 	.word	0x0002c7b1

0000fb28 <compress>:
	n |= ((unsigned int)(*((*c)++)));
	return n;
}

static void compress(unsigned int *iv, const uint8_t *data)
{
    fb28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fb2c:	2700      	movs	r7, #0
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fb2e:	6803      	ldr	r3, [r0, #0]
{
    fb30:	b09d      	sub	sp, #116	; 0x74
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fb32:	9302      	str	r3, [sp, #8]
    fb34:	6843      	ldr	r3, [r0, #4]
    fb36:	f8df a1bc 	ldr.w	sl, [pc, #444]	; fcf4 <compress+0x1cc>
    fb3a:	9303      	str	r3, [sp, #12]
    fb3c:	6883      	ldr	r3, [r0, #8]
    fb3e:	e9dd 4602 	ldrd	r4, r6, [sp, #8]
    fb42:	9304      	str	r3, [sp, #16]
    fb44:	68c3      	ldr	r3, [r0, #12]
    fb46:	9305      	str	r3, [sp, #20]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fb48:	6903      	ldr	r3, [r0, #16]
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fb4a:	e9dd be04 	ldrd	fp, lr, [sp, #16]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fb4e:	9306      	str	r3, [sp, #24]
    fb50:	6943      	ldr	r3, [r0, #20]
    fb52:	9307      	str	r3, [sp, #28]
    fb54:	6983      	ldr	r3, [r0, #24]
    fb56:	e9dd 2c06 	ldrd	r2, ip, [sp, #24]
    fb5a:	9308      	str	r3, [sp, #32]
    fb5c:	69c3      	ldr	r3, [r0, #28]
    fb5e:	4698      	mov	r8, r3
    fb60:	9309      	str	r3, [sp, #36]	; 0x24
    fb62:	9b08      	ldr	r3, [sp, #32]
    fb64:	9300      	str	r3, [sp, #0]

	for (i = 0; i < 16; ++i) {
		n = BigEndian(&data);
    fb66:	59cd      	ldr	r5, [r1, r7]
		t1 = work_space[i] = n;
    fb68:	ab0c      	add	r3, sp, #48	; 0x30
    fb6a:	ba2d      	rev	r5, r5
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fb6c:	f85a 9b04 	ldr.w	r9, [sl], #4
		t1 = work_space[i] = n;
    fb70:	51dd      	str	r5, [r3, r7]
	return (((a) >> n) | ((a) << (32 - n)));
    fb72:	ea4f 23f2 	mov.w	r3, r2, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fb76:	44a9      	add	r9, r5
    fb78:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
    fb7c:	9d00      	ldr	r5, [sp, #0]
    fb7e:	ea83 6372 	eor.w	r3, r3, r2, ror #25
    fb82:	444b      	add	r3, r9
    fb84:	ea25 0502 	bic.w	r5, r5, r2
    fb88:	ea02 090c 	and.w	r9, r2, ip
    fb8c:	ea85 0509 	eor.w	r5, r5, r9
    fb90:	442b      	add	r3, r5
    fb92:	4443      	add	r3, r8
		t2 = Sigma0(a) + Maj(a, b, c);
    fb94:	ea86 050b 	eor.w	r5, r6, fp
	return (((a) >> n) | ((a) << (32 - n)));
    fb98:	ea4f 3874 	mov.w	r8, r4, ror #13
		t2 = Sigma0(a) + Maj(a, b, c);
    fb9c:	ea88 08b4 	eor.w	r8, r8, r4, ror #2
    fba0:	4025      	ands	r5, r4
    fba2:	ea06 090b 	and.w	r9, r6, fp
    fba6:	ea85 0509 	eor.w	r5, r5, r9
    fbaa:	ea88 58b4 	eor.w	r8, r8, r4, ror #22
	for (i = 0; i < 16; ++i) {
    fbae:	3704      	adds	r7, #4
		t2 = Sigma0(a) + Maj(a, b, c);
    fbb0:	44a8      	add	r8, r5
	for (i = 0; i < 16; ++i) {
    fbb2:	2f40      	cmp	r7, #64	; 0x40
		h = g; g = f; f = e; e = d + t1;
    fbb4:	eb03 050e 	add.w	r5, r3, lr
		d = c; c = b; b = a; a = t1 + t2;
    fbb8:	4443      	add	r3, r8
	for (i = 0; i < 16; ++i) {
    fbba:	46de      	mov	lr, fp
    fbbc:	f8dd 8000 	ldr.w	r8, [sp]
    fbc0:	f040 8088 	bne.w	fcd4 <compress+0x1ac>
    fbc4:	f04f 0a10 	mov.w	sl, #16
    fbc8:	494b      	ldr	r1, [pc, #300]	; (fcf8 <compress+0x1d0>)
    fbca:	910a      	str	r1, [sp, #40]	; 0x28
	}

	for ( ; i < 64; ++i) {
		s0 = work_space[(i+1)&0x0f];
    fbcc:	4651      	mov	r1, sl
    fbce:	f10a 0a01 	add.w	sl, sl, #1
    fbd2:	f10d 0e70 	add.w	lr, sp, #112	; 0x70
    fbd6:	f00a 070f 	and.w	r7, sl, #15
    fbda:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
    fbde:	f857 7c40 	ldr.w	r7, [r7, #-64]
		s0 = sigma0(s0);
		s1 = work_space[(i+14)&0x0f];
		s1 = sigma1(s1);

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fbe2:	f001 090f 	and.w	r9, r1, #15
	return (((a) >> n) | ((a) << (32 - n)));
    fbe6:	ea4f 48b7 	mov.w	r8, r7, ror #18
		s0 = work_space[(i+1)&0x0f];
    fbea:	9701      	str	r7, [sp, #4]
		s0 = sigma0(s0);
    fbec:	ea88 18f7 	eor.w	r8, r8, r7, ror #7
		s1 = work_space[(i+14)&0x0f];
    fbf0:	f101 070e 	add.w	r7, r1, #14
    fbf4:	f007 070f 	and.w	r7, r7, #15
    fbf8:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
    fbfc:	f857 7c40 	ldr.w	r7, [r7, #-64]
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fc00:	3109      	adds	r1, #9
	return (((a) >> n) | ((a) << (32 - n)));
    fc02:	ea4f 4ef7 	mov.w	lr, r7, ror #19
		s1 = sigma1(s1);
    fc06:	ea8e 4e77 	eor.w	lr, lr, r7, ror #17
    fc0a:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fc0e:	f001 010f 	and.w	r1, r1, #15
    fc12:	f10d 0e70 	add.w	lr, sp, #112	; 0x70
    fc16:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
    fc1a:	eb0e 0989 	add.w	r9, lr, r9, lsl #2
    fc1e:	f859 ec40 	ldr.w	lr, [r9, #-64]
    fc22:	f851 1c40 	ldr.w	r1, [r1, #-64]
	for ( ; i < 64; ++i) {
    fc26:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fc2a:	4471      	add	r1, lr
		s0 = sigma0(s0);
    fc2c:	f8dd e004 	ldr.w	lr, [sp, #4]
    fc30:	ea88 08de 	eor.w	r8, r8, lr, lsr #3
		s1 = sigma1(s1);
    fc34:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fc38:	4441      	add	r1, r8
		s1 = sigma1(s1);
    fc3a:	ea8e 2e97 	eor.w	lr, lr, r7, lsr #10
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fc3e:	4471      	add	r1, lr
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fc40:	ea05 0802 	and.w	r8, r5, r2
	return (((a) >> n) | ((a) << (32 - n)));
    fc44:	ea4f 2ef5 	mov.w	lr, r5, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fc48:	ea2c 0705 	bic.w	r7, ip, r5
    fc4c:	ea87 0708 	eor.w	r7, r7, r8
    fc50:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
    fc54:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
    fc58:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
    fc5c:	4477      	add	r7, lr
    fc5e:	f858 ef04 	ldr.w	lr, [r8, #4]!
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fc62:	f849 1c40 	str.w	r1, [r9, #-64]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fc66:	4477      	add	r7, lr
    fc68:	440f      	add	r7, r1
    fc6a:	9900      	ldr	r1, [sp, #0]
	return (((a) >> n) | ((a) << (32 - n)));
    fc6c:	ea4f 3e73 	mov.w	lr, r3, ror #13
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fc70:	4439      	add	r1, r7
		t2 = Sigma0(a) + Maj(a, b, c);
    fc72:	ea84 0706 	eor.w	r7, r4, r6
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fc76:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
		t2 = Sigma0(a) + Maj(a, b, c);
    fc7a:	ea8e 0eb3 	eor.w	lr, lr, r3, ror #2
    fc7e:	ea07 0703 	and.w	r7, r7, r3
    fc82:	ea04 0806 	and.w	r8, r4, r6
    fc86:	ea8e 5eb3 	eor.w	lr, lr, r3, ror #22
    fc8a:	ea87 0708 	eor.w	r7, r7, r8
    fc8e:	4477      	add	r7, lr
		h = g; g = f; f = e; e = d + t1;
		d = c; c = b; b = a; a = t1 + t2;
    fc90:	440f      	add	r7, r1
		h = g; g = f; f = e; e = d + t1;
    fc92:	eb01 0e0b 	add.w	lr, r1, fp
	for ( ; i < 64; ++i) {
    fc96:	f8cd c000 	str.w	ip, [sp]
    fc9a:	46b3      	mov	fp, r6
    fc9c:	d122      	bne.n	fce4 <compress+0x1bc>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
    fc9e:	9902      	ldr	r1, [sp, #8]
    fca0:	4439      	add	r1, r7
    fca2:	6001      	str	r1, [r0, #0]
    fca4:	9903      	ldr	r1, [sp, #12]
    fca6:	4419      	add	r1, r3
    fca8:	9b04      	ldr	r3, [sp, #16]
    fcaa:	6041      	str	r1, [r0, #4]
    fcac:	4423      	add	r3, r4
    fcae:	6083      	str	r3, [r0, #8]
    fcb0:	9b05      	ldr	r3, [sp, #20]
    fcb2:	4433      	add	r3, r6
    fcb4:	60c3      	str	r3, [r0, #12]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
    fcb6:	9b06      	ldr	r3, [sp, #24]
    fcb8:	4473      	add	r3, lr
    fcba:	6103      	str	r3, [r0, #16]
    fcbc:	9b07      	ldr	r3, [sp, #28]
    fcbe:	442b      	add	r3, r5
    fcc0:	6143      	str	r3, [r0, #20]
    fcc2:	9b08      	ldr	r3, [sp, #32]
    fcc4:	4413      	add	r3, r2
    fcc6:	6183      	str	r3, [r0, #24]
    fcc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fcca:	4463      	add	r3, ip
    fccc:	61c3      	str	r3, [r0, #28]
}
    fcce:	b01d      	add	sp, #116	; 0x74
    fcd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fcd4:	46b3      	mov	fp, r6
    fcd6:	f8cd c000 	str.w	ip, [sp]
    fcda:	4626      	mov	r6, r4
    fcdc:	4694      	mov	ip, r2
		d = c; c = b; b = a; a = t1 + t2;
    fcde:	461c      	mov	r4, r3
		h = g; g = f; f = e; e = d + t1;
    fce0:	462a      	mov	r2, r5
    fce2:	e740      	b.n	fb66 <compress+0x3e>
    fce4:	4694      	mov	ip, r2
    fce6:	4626      	mov	r6, r4
    fce8:	462a      	mov	r2, r5
    fcea:	461c      	mov	r4, r3
		h = g; g = f; f = e; e = d + t1;
    fcec:	4675      	mov	r5, lr
		d = c; c = b; b = a; a = t1 + t2;
    fcee:	463b      	mov	r3, r7
    fcf0:	e76c      	b.n	fbcc <compress+0xa4>
    fcf2:	bf00      	nop
    fcf4:	0002ab00 	.word	0x0002ab00
    fcf8:	0002ab3c 	.word	0x0002ab3c

0000fcfc <tc_sha256_init>:
{
    fcfc:	b510      	push	{r4, lr}
	if (s == (TCSha256State_t) 0) {
    fcfe:	4604      	mov	r4, r0
    fd00:	b1c8      	cbz	r0, fd36 <tc_sha256_init+0x3a>
	_set((uint8_t *) s, 0x00, sizeof(*s));
    fd02:	2270      	movs	r2, #112	; 0x70
    fd04:	2100      	movs	r1, #0
    fd06:	f015 fa70 	bl	251ea <_set>
	s->iv[1] = 0xbb67ae85;
    fd0a:	4b0b      	ldr	r3, [pc, #44]	; (fd38 <tc_sha256_init+0x3c>)
    fd0c:	4a0b      	ldr	r2, [pc, #44]	; (fd3c <tc_sha256_init+0x40>)
	s->iv[3] = 0xa54ff53a;
    fd0e:	490c      	ldr	r1, [pc, #48]	; (fd40 <tc_sha256_init+0x44>)
	s->iv[1] = 0xbb67ae85;
    fd10:	e9c4 2300 	strd	r2, r3, [r4]
	s->iv[3] = 0xa54ff53a;
    fd14:	4b0b      	ldr	r3, [pc, #44]	; (fd44 <tc_sha256_init+0x48>)
	s->iv[5] = 0x9b05688c;
    fd16:	480c      	ldr	r0, [pc, #48]	; (fd48 <tc_sha256_init+0x4c>)
	s->iv[3] = 0xa54ff53a;
    fd18:	e9c4 1302 	strd	r1, r3, [r4, #8]
	s->iv[5] = 0x9b05688c;
    fd1c:	4b0b      	ldr	r3, [pc, #44]	; (fd4c <tc_sha256_init+0x50>)
    fd1e:	e9c4 0304 	strd	r0, r3, [r4, #16]
	return TC_CRYPTO_SUCCESS;
    fd22:	2001      	movs	r0, #1
	s->iv[6] = 0x1f83d9ab;
    fd24:	4b0a      	ldr	r3, [pc, #40]	; (fd50 <tc_sha256_init+0x54>)
    fd26:	61a3      	str	r3, [r4, #24]
	s->iv[7] = 0x5be0cd19;
    fd28:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
    fd2c:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
    fd30:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
    fd34:	61e3      	str	r3, [r4, #28]
}
    fd36:	bd10      	pop	{r4, pc}
    fd38:	bb67ae85 	.word	0xbb67ae85
    fd3c:	6a09e667 	.word	0x6a09e667
    fd40:	3c6ef372 	.word	0x3c6ef372
    fd44:	a54ff53a 	.word	0xa54ff53a
    fd48:	510e527f 	.word	0x510e527f
    fd4c:	9b05688c 	.word	0x9b05688c
    fd50:	1f83d9ab 	.word	0x1f83d9ab

0000fd54 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    fd54:	4901      	ldr	r1, [pc, #4]	; (fd5c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    fd56:	2210      	movs	r2, #16
	str	r2, [r1]
    fd58:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    fd5a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    fd5c:	e000ed10 	.word	0xe000ed10

0000fd60 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    fd60:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    fd62:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    fd64:	f380 8811 	msr	BASEPRI, r0
	isb
    fd68:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    fd6c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    fd70:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    fd72:	b662      	cpsie	i
	isb
    fd74:	f3bf 8f6f 	isb	sy

	bx	lr
    fd78:	4770      	bx	lr
    fd7a:	bf00      	nop

0000fd7c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    fd7c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    fd7e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    fd80:	f381 8811 	msr	BASEPRI, r1

	wfe
    fd84:	bf20      	wfe

	msr	BASEPRI, r0
    fd86:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    fd8a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    fd8c:	4770      	bx	lr
    fd8e:	bf00      	nop

0000fd90 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    fd90:	b570      	push	{r4, r5, r6, lr}
    fd92:	4606      	mov	r6, r0

	if (esf != NULL) {
    fd94:	460d      	mov	r5, r1
{
    fd96:	b086      	sub	sp, #24
	if (esf != NULL) {
    fd98:	2900      	cmp	r1, #0
    fd9a:	d038      	beq.n	fe0e <z_arm_fatal_error+0x7e>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    fd9c:	2400      	movs	r4, #0
    fd9e:	688b      	ldr	r3, [r1, #8]
    fda0:	2201      	movs	r2, #1
    fda2:	9305      	str	r3, [sp, #20]
    fda4:	684b      	ldr	r3, [r1, #4]
    fda6:	4620      	mov	r0, r4
    fda8:	9304      	str	r3, [sp, #16]
    fdaa:	680b      	ldr	r3, [r1, #0]
    fdac:	491b      	ldr	r1, [pc, #108]	; (fe1c <z_arm_fatal_error+0x8c>)
    fdae:	9303      	str	r3, [sp, #12]
    fdb0:	4b1b      	ldr	r3, [pc, #108]	; (fe20 <z_arm_fatal_error+0x90>)
    fdb2:	e9cd 4400 	strd	r4, r4, [sp]
    fdb6:	9302      	str	r3, [sp, #8]
    fdb8:	4623      	mov	r3, r4
    fdba:	f015 fe54 	bl	25a66 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    fdbe:	696b      	ldr	r3, [r5, #20]
    fdc0:	2201      	movs	r2, #1
    fdc2:	9305      	str	r3, [sp, #20]
    fdc4:	692b      	ldr	r3, [r5, #16]
    fdc6:	4620      	mov	r0, r4
    fdc8:	9304      	str	r3, [sp, #16]
    fdca:	68eb      	ldr	r3, [r5, #12]
    fdcc:	4913      	ldr	r1, [pc, #76]	; (fe1c <z_arm_fatal_error+0x8c>)
    fdce:	9303      	str	r3, [sp, #12]
    fdd0:	4b14      	ldr	r3, [pc, #80]	; (fe24 <z_arm_fatal_error+0x94>)
    fdd2:	9400      	str	r4, [sp, #0]
    fdd4:	e9cd 4301 	strd	r4, r3, [sp, #4]
    fdd8:	4623      	mov	r3, r4
    fdda:	f015 fe44 	bl	25a66 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    fdde:	69eb      	ldr	r3, [r5, #28]
    fde0:	2201      	movs	r2, #1
    fde2:	9303      	str	r3, [sp, #12]
    fde4:	4b10      	ldr	r3, [pc, #64]	; (fe28 <z_arm_fatal_error+0x98>)
    fde6:	4620      	mov	r0, r4
    fde8:	e9cd 4301 	strd	r4, r3, [sp, #4]
    fdec:	490b      	ldr	r1, [pc, #44]	; (fe1c <z_arm_fatal_error+0x8c>)
    fdee:	4623      	mov	r3, r4
    fdf0:	9400      	str	r4, [sp, #0]
    fdf2:	f015 fe38 	bl	25a66 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    fdf6:	69ab      	ldr	r3, [r5, #24]
    fdf8:	2201      	movs	r2, #1
    fdfa:	9303      	str	r3, [sp, #12]
    fdfc:	4b0b      	ldr	r3, [pc, #44]	; (fe2c <z_arm_fatal_error+0x9c>)
    fdfe:	4620      	mov	r0, r4
    fe00:	e9cd 4301 	strd	r4, r3, [sp, #4]
    fe04:	4905      	ldr	r1, [pc, #20]	; (fe1c <z_arm_fatal_error+0x8c>)
    fe06:	4623      	mov	r3, r4
    fe08:	9400      	str	r4, [sp, #0]
    fe0a:	f015 fe2c 	bl	25a66 <z_log_msg_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    fe0e:	4629      	mov	r1, r5
    fe10:	4630      	mov	r0, r6
}
    fe12:	b006      	add	sp, #24
    fe14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
    fe18:	f00e bf46 	b.w	1eca8 <z_fatal_error>
    fe1c:	0002a4b4 	.word	0x0002a4b4
    fe20:	0002c8b1 	.word	0x0002c8b1
    fe24:	0002c8e0 	.word	0x0002c8e0
    fe28:	0002c90f 	.word	0x0002c90f
    fe2c:	0002c91e 	.word	0x0002c91e

0000fe30 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    fe30:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    fe32:	2800      	cmp	r0, #0
    fe34:	db07      	blt.n	fe46 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fe36:	2301      	movs	r3, #1
    fe38:	0941      	lsrs	r1, r0, #5
    fe3a:	4a03      	ldr	r2, [pc, #12]	; (fe48 <arch_irq_enable+0x18>)
    fe3c:	f000 001f 	and.w	r0, r0, #31
    fe40:	4083      	lsls	r3, r0
    fe42:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    fe46:	4770      	bx	lr
    fe48:	e000e100 	.word	0xe000e100

0000fe4c <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    fe4c:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    fe4e:	2800      	cmp	r0, #0
    fe50:	db0c      	blt.n	fe6c <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fe52:	2201      	movs	r2, #1
    fe54:	4906      	ldr	r1, [pc, #24]	; (fe70 <arch_irq_disable+0x24>)
    fe56:	0943      	lsrs	r3, r0, #5
    fe58:	f000 001f 	and.w	r0, r0, #31
    fe5c:	4082      	lsls	r2, r0
    fe5e:	3320      	adds	r3, #32
    fe60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    fe64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    fe68:	f3bf 8f6f 	isb	sy
}
    fe6c:	4770      	bx	lr
    fe6e:	bf00      	nop
    fe70:	e000e100 	.word	0xe000e100

0000fe74 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    fe74:	4b05      	ldr	r3, [pc, #20]	; (fe8c <arch_irq_is_enabled+0x18>)
    fe76:	0942      	lsrs	r2, r0, #5
    fe78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    fe7c:	2301      	movs	r3, #1
    fe7e:	f000 001f 	and.w	r0, r0, #31
    fe82:	fa03 f000 	lsl.w	r0, r3, r0
}
    fe86:	4010      	ands	r0, r2
    fe88:	4770      	bx	lr
    fe8a:	bf00      	nop
    fe8c:	e000e100 	.word	0xe000e100

0000fe90 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    fe90:	b538      	push	{r3, r4, r5, lr}
			prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
		} else {
			/* Use caller supplied prio level as-is */
		}
	} else {
		prio += _IRQ_PRIO_OFFSET;
    fe92:	1c4b      	adds	r3, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    fe94:	2b07      	cmp	r3, #7
{
    fe96:	4604      	mov	r4, r0
    fe98:	460d      	mov	r5, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    fe9a:	d90f      	bls.n	febc <z_arm_irq_priority_set+0x2c>
    fe9c:	235b      	movs	r3, #91	; 0x5b
    fe9e:	4a10      	ldr	r2, [pc, #64]	; (fee0 <z_arm_irq_priority_set+0x50>)
    fea0:	4910      	ldr	r1, [pc, #64]	; (fee4 <z_arm_irq_priority_set+0x54>)
    fea2:	4811      	ldr	r0, [pc, #68]	; (fee8 <z_arm_irq_priority_set+0x58>)
    fea4:	f014 fdb1 	bl	24a0a <assert_print>
    fea8:	4629      	mov	r1, r5
    feaa:	4810      	ldr	r0, [pc, #64]	; (feec <z_arm_irq_priority_set+0x5c>)
    feac:	2307      	movs	r3, #7
    feae:	4622      	mov	r2, r4
    feb0:	f014 fdab 	bl	24a0a <assert_print>
    feb4:	215b      	movs	r1, #91	; 0x5b
    feb6:	480a      	ldr	r0, [pc, #40]	; (fee0 <z_arm_irq_priority_set+0x50>)
    feb8:	f014 fda0 	bl	249fc <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    febc:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    febe:	2800      	cmp	r0, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    fec0:	bfac      	ite	ge
    fec2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    fec6:	4a0a      	ldrlt	r2, [pc, #40]	; (fef0 <z_arm_irq_priority_set+0x60>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    fec8:	ea4f 1343 	mov.w	r3, r3, lsl #5
    fecc:	b2db      	uxtb	r3, r3
    fece:	bfab      	itete	ge
    fed0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    fed4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    fed8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    fedc:	5413      	strblt	r3, [r2, r0]
}
    fede:	bd38      	pop	{r3, r4, r5, pc}
    fee0:	0002c94c 	.word	0x0002c94c
    fee4:	0002c982 	.word	0x0002c982
    fee8:	0002b3a9 	.word	0x0002b3a9
    feec:	0002c99d 	.word	0x0002c99d
    fef0:	e000ed14 	.word	0xe000ed14

0000fef4 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    fef4:	bf30      	wfi
    b z_SysNmiOnReset
    fef6:	f7ff bffd 	b.w	fef4 <z_SysNmiOnReset>
    fefa:	bf00      	nop

0000fefc <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    fefc:	4a0b      	ldr	r2, [pc, #44]	; (ff2c <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    fefe:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    ff00:	4b0b      	ldr	r3, [pc, #44]	; (ff30 <z_arm_prep_c+0x34>)
    ff02:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    ff06:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    ff08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ff0c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    ff10:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    ff14:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    ff18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    ff1c:	f00e ff7a 	bl	1ee14 <z_bss_zero>
	z_data_copy();
    ff20:	f011 fe74 	bl	21c0c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    ff24:	f000 fbe8 	bl	106f8 <z_arm_interrupt_init>
	z_cstart();
    ff28:	f00e ffb4 	bl	1ee94 <z_cstart>
    ff2c:	00008000 	.word	0x00008000
    ff30:	e000ed00 	.word	0xe000ed00

0000ff34 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    ff34:	4a09      	ldr	r2, [pc, #36]	; (ff5c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    ff36:	490a      	ldr	r1, [pc, #40]	; (ff60 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    ff38:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    ff3a:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    ff3c:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
    ff3e:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    ff40:	4908      	ldr	r1, [pc, #32]	; (ff64 <arch_swap+0x30>)
    ff42:	684b      	ldr	r3, [r1, #4]
    ff44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    ff48:	604b      	str	r3, [r1, #4]
    ff4a:	2300      	movs	r3, #0
    ff4c:	f383 8811 	msr	BASEPRI, r3
    ff50:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    ff54:	6893      	ldr	r3, [r2, #8]
}
    ff56:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    ff58:	4770      	bx	lr
    ff5a:	bf00      	nop
    ff5c:	20021460 	.word	0x20021460
    ff60:	0002b284 	.word	0x0002b284
    ff64:	e000ed00 	.word	0xe000ed00

0000ff68 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    ff68:	4915      	ldr	r1, [pc, #84]	; (ffc0 <z_arm_pendsv+0x58>)
    ldr r2, [r1, #_kernel_offset_to_current]
    ff6a:	688a      	ldr	r2, [r1, #8]

#if defined(CONFIG_ARM_STORE_EXC_RETURN)
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
    ff6c:	f882 e081 	strb.w	lr, [r2, #129]	; 0x81
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    ff70:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    ff74:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    ff76:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    ff7a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    ff7e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    ff80:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    ff84:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    ff88:	4f0e      	ldr	r7, [pc, #56]	; (ffc4 <z_arm_pendsv+0x5c>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    ff8a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    ff8e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    ff90:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    ff92:	603e      	str	r6, [r7, #0]

#endif

#if defined(CONFIG_ARM_STORE_EXC_RETURN)
    /* Restore EXC_RETURN value. */
    ldrsb lr, [r2, #_thread_offset_to_mode_exc_return]
    ff94:	f992 e081 	ldrsb.w	lr, [r2, #129]	; 0x81

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    ff98:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    ff9a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    ff9c:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    ff9e:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    ffa2:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    ffa6:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    ffaa:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    ffae:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    ffb2:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    ffb4:	f015 fd76 	bl	25aa4 <configure_builtin_stack_guard>
    pop {r2, lr}
    ffb8:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    ffbc:	4770      	bx	lr
    ffbe:	0000      	.short	0x0000
    ldr r1, =_kernel
    ffc0:	20021460 	.word	0x20021460
    ldr v4, =_SCS_ICSR
    ffc4:	e000ed04 	.word	0xe000ed04

0000ffc8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    ffc8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    ffcc:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    ffce:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    ffd2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    ffd6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    ffd8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    ffdc:	2902      	cmp	r1, #2
    beq _oops
    ffde:	d0ff      	beq.n	ffe0 <_oops>

0000ffe0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    ffe0:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    ffe2:	f015 fd50 	bl	25a86 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    ffe6:	bd01      	pop	{r0, pc}

0000ffe8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    ffe8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    ffec:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    ffee:	490d      	ldr	r1, [pc, #52]	; (10024 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x24>)
	iframe->a2 = (uint32_t)p1;
    fff0:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    fff4:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    fff6:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    fffa:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    fffe:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
   10000:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
   10004:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
   10008:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   1000c:	f842 3c04 	str.w	r3, [r2, #-4]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
   10010:	2300      	movs	r3, #0
   10012:	6783      	str	r3, [r0, #120]	; 0x78

#if defined(CONFIG_ARM_STORE_EXC_RETURN) || defined(CONFIG_USERSPACE)
	thread->arch.mode = 0;
   10014:	f44f 433c 	mov.w	r3, #48128	; 0xbc00
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
   10018:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
   1001a:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.mode = 0;
   1001c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
   10020:	4770      	bx	lr
   10022:	bf00      	nop
   10024:	000246bb 	.word	0x000246bb

00010028 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
   10028:	4b08      	ldr	r3, [pc, #32]	; (1004c <arch_switch_to_main_thread+0x24>)
   1002a:	6098      	str	r0, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   1002c:	6e83      	ldr	r3, [r0, #104]	; 0x68
   1002e:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
   10032:	4610      	mov	r0, r2
   10034:	f381 8809 	msr	PSP, r1
   10038:	2100      	movs	r1, #0
   1003a:	b663      	cpsie	if
   1003c:	f381 8811 	msr	BASEPRI, r1
   10040:	f3bf 8f6f 	isb	sy
   10044:	2200      	movs	r2, #0
   10046:	2300      	movs	r3, #0
   10048:	f014 fb37 	bl	246ba <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
   1004c:	20021460 	.word	0x20021460

00010050 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
   10050:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
   10052:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
   10054:	4a0b      	ldr	r2, [pc, #44]	; (10084 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
   10056:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
   10058:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
   1005a:	bf1e      	ittt	ne
	movne	r1, #0
   1005c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
   1005e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
   10060:	f019 f841 	blne	290e6 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
   10064:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
   10066:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
   1006a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
   1006e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
   10072:	4905      	ldr	r1, [pc, #20]	; (10088 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
   10074:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
   10076:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
   10078:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
   1007a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
   1007e:	4903      	ldr	r1, [pc, #12]	; (1008c <_isr_wrapper+0x3c>)
	bx r1
   10080:	4708      	bx	r1
   10082:	0000      	.short	0x0000
	ldr r2, =_kernel
   10084:	20021460 	.word	0x20021460
	ldr r1, =_sw_isr_table
   10088:	00029f74 	.word	0x00029f74
	ldr r1, =z_arm_int_exit
   1008c:	00010091 	.word	0x00010091

00010090 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
   10090:	4b04      	ldr	r3, [pc, #16]	; (100a4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
   10092:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
   10094:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
   10096:	4288      	cmp	r0, r1
	beq _EXIT_EXC
   10098:	d003      	beq.n	100a2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
   1009a:	4903      	ldr	r1, [pc, #12]	; (100a8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
   1009c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
   100a0:	600a      	str	r2, [r1, #0]

000100a2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
   100a2:	4770      	bx	lr
	ldr r3, =_kernel
   100a4:	20021460 	.word	0x20021460
	ldr r1, =_SCS_ICSR
   100a8:	e000ed04 	.word	0xe000ed04

000100ac <mem_manage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   100ac:	b5f0      	push	{r4, r5, r6, r7, lr}
			      bool *recoverable)
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");
   100ae:	2400      	movs	r4, #0
   100b0:	4b48      	ldr	r3, [pc, #288]	; (101d4 <mem_manage_fault.constprop.0+0x128>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   100b2:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** MPU FAULT *****");
   100b4:	9302      	str	r3, [sp, #8]
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   100b6:	4607      	mov	r7, r0
	PR_FAULT_INFO("***** MPU FAULT *****");
   100b8:	4623      	mov	r3, r4
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   100ba:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
   100bc:	2201      	movs	r2, #1
   100be:	4620      	mov	r0, r4
   100c0:	e9cd 4400 	strd	r4, r4, [sp]
   100c4:	4944      	ldr	r1, [pc, #272]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   100c6:	f015 fcf1 	bl	25aac <z_log_msg_runtime_create.constprop.0>

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
   100ca:	4b44      	ldr	r3, [pc, #272]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   100cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   100ce:	06dd      	lsls	r5, r3, #27
   100d0:	d509      	bpl.n	100e6 <mem_manage_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error (context area might be"
   100d2:	4b43      	ldr	r3, [pc, #268]	; (101e0 <mem_manage_fault.constprop.0+0x134>)
   100d4:	2201      	movs	r2, #1
   100d6:	e9cd 4301 	strd	r4, r3, [sp, #4]
   100da:	4620      	mov	r0, r4
   100dc:	4623      	mov	r3, r4
   100de:	493e      	ldr	r1, [pc, #248]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   100e0:	9400      	str	r4, [sp, #0]
   100e2:	f015 fce3 	bl	25aac <z_log_msg_runtime_create.constprop.0>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
   100e6:	4b3d      	ldr	r3, [pc, #244]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   100e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   100ea:	0718      	lsls	r0, r3, #28
   100ec:	d509      	bpl.n	10102 <mem_manage_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
   100ee:	4b3d      	ldr	r3, [pc, #244]	; (101e4 <mem_manage_fault.constprop.0+0x138>)
   100f0:	2201      	movs	r2, #1
   100f2:	9302      	str	r3, [sp, #8]
   100f4:	2300      	movs	r3, #0
   100f6:	4938      	ldr	r1, [pc, #224]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   100f8:	4618      	mov	r0, r3
   100fa:	e9cd 3300 	strd	r3, r3, [sp]
   100fe:	f015 fcd5 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
   10102:	4d36      	ldr	r5, [pc, #216]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   10104:	6aab      	ldr	r3, [r5, #40]	; 0x28
   10106:	0799      	lsls	r1, r3, #30
   10108:	d51e      	bpl.n	10148 <mem_manage_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Data Access Violation");
   1010a:	2400      	movs	r4, #0
   1010c:	4b36      	ldr	r3, [pc, #216]	; (101e8 <mem_manage_fault.constprop.0+0x13c>)
   1010e:	2201      	movs	r2, #1
   10110:	9302      	str	r3, [sp, #8]
   10112:	4620      	mov	r0, r4
   10114:	4623      	mov	r3, r4
   10116:	e9cd 4400 	strd	r4, r4, [sp]
   1011a:	492f      	ldr	r1, [pc, #188]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   1011c:	f015 fcc6 	bl	25aac <z_log_msg_runtime_create.constprop.0>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
   10120:	6b6b      	ldr	r3, [r5, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
   10122:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   10124:	0612      	lsls	r2, r2, #24
   10126:	d50f      	bpl.n	10148 <mem_manage_fault.constprop.0+0x9c>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
   10128:	9303      	str	r3, [sp, #12]
   1012a:	4b30      	ldr	r3, [pc, #192]	; (101ec <mem_manage_fault.constprop.0+0x140>)
   1012c:	2201      	movs	r2, #1
   1012e:	e9cd 4301 	strd	r4, r3, [sp, #4]
   10132:	4620      	mov	r0, r4
   10134:	4623      	mov	r3, r4
   10136:	4928      	ldr	r1, [pc, #160]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   10138:	9400      	str	r4, [sp, #0]
   1013a:	f015 fcb7 	bl	25aac <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
   1013e:	b11f      	cbz	r7, 10148 <mem_manage_fault.constprop.0+0x9c>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
   10140:	6aab      	ldr	r3, [r5, #40]	; 0x28
   10142:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   10146:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
   10148:	4b24      	ldr	r3, [pc, #144]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   1014a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1014c:	07df      	lsls	r7, r3, #31
   1014e:	d509      	bpl.n	10164 <mem_manage_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Instruction Access Violation");
   10150:	4b27      	ldr	r3, [pc, #156]	; (101f0 <mem_manage_fault.constprop.0+0x144>)
   10152:	2201      	movs	r2, #1
   10154:	9302      	str	r3, [sp, #8]
   10156:	2300      	movs	r3, #0
   10158:	491f      	ldr	r1, [pc, #124]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   1015a:	4618      	mov	r0, r3
   1015c:	e9cd 3300 	strd	r3, r3, [sp]
   10160:	f015 fca4 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   10164:	4b1d      	ldr	r3, [pc, #116]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   10166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10168:	069d      	lsls	r5, r3, #26
   1016a:	d509      	bpl.n	10180 <mem_manage_fault.constprop.0+0xd4>
		PR_FAULT_INFO(
   1016c:	4b21      	ldr	r3, [pc, #132]	; (101f4 <mem_manage_fault.constprop.0+0x148>)
   1016e:	2201      	movs	r2, #1
   10170:	9302      	str	r3, [sp, #8]
   10172:	2300      	movs	r3, #0
   10174:	4918      	ldr	r1, [pc, #96]	; (101d8 <mem_manage_fault.constprop.0+0x12c>)
   10176:	4618      	mov	r0, r3
   10178:	e9cd 3300 	strd	r3, r3, [sp]
   1017c:	f015 fc96 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   10180:	4b16      	ldr	r3, [pc, #88]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   10182:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10184:	06d4      	lsls	r4, r2, #27
   10186:	d402      	bmi.n	1018e <mem_manage_fault.constprop.0+0xe2>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
   10188:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   1018a:	0790      	lsls	r0, r2, #30
   1018c:	d511      	bpl.n	101b2 <mem_manage_fault.constprop.0+0x106>
					"Stacking error not a stack fail\n");
			}
		}
#else
	(void)mmfar;
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
   1018e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10190:	06d9      	lsls	r1, r3, #27
   10192:	d50e      	bpl.n	101b2 <mem_manage_fault.constprop.0+0x106>
   10194:	4918      	ldr	r1, [pc, #96]	; (101f8 <mem_manage_fault.constprop.0+0x14c>)
   10196:	f44f 73ae 	mov.w	r3, #348	; 0x15c
   1019a:	4a18      	ldr	r2, [pc, #96]	; (101fc <mem_manage_fault.constprop.0+0x150>)
   1019c:	4818      	ldr	r0, [pc, #96]	; (10200 <mem_manage_fault.constprop.0+0x154>)
   1019e:	f014 fc34 	bl	24a0a <assert_print>
   101a2:	4818      	ldr	r0, [pc, #96]	; (10204 <mem_manage_fault.constprop.0+0x158>)
   101a4:	f014 fc31 	bl	24a0a <assert_print>
   101a8:	f44f 71ae 	mov.w	r1, #348	; 0x15c
   101ac:	4813      	ldr	r0, [pc, #76]	; (101fc <mem_manage_fault.constprop.0+0x150>)
   101ae:	f014 fc25 	bl	249fc <assert_post_action>

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
   101b2:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   101b4:	4b09      	ldr	r3, [pc, #36]	; (101dc <mem_manage_fault.constprop.0+0x130>)
   101b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   101b8:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
   101ba:	bf42      	ittt	mi
   101bc:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
   101be:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
   101c2:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
   101c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   101c6:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
   101ca:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   101cc:	7030      	strb	r0, [r6, #0]

	return reason;
}
   101ce:	b005      	add	sp, #20
   101d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   101d2:	bf00      	nop
   101d4:	0002c9dd 	.word	0x0002c9dd
   101d8:	0002a4b4 	.word	0x0002a4b4
   101dc:	e000ed00 	.word	0xe000ed00
   101e0:	0002c9f3 	.word	0x0002c9f3
   101e4:	0002ca26 	.word	0x0002ca26
   101e8:	0002ca39 	.word	0x0002ca39
   101ec:	0002ca51 	.word	0x0002ca51
   101f0:	0002ca67 	.word	0x0002ca67
   101f4:	0002ca86 	.word	0x0002ca86
   101f8:	0002caef 	.word	0x0002caef
   101fc:	0002cab5 	.word	0x0002cab5
   10200:	0002b3a9 	.word	0x0002b3a9
   10204:	0002cb39 	.word	0x0002cb39

00010208 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   10208:	b5f0      	push	{r4, r5, r6, r7, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
   1020a:	2400      	movs	r4, #0
   1020c:	4b3b      	ldr	r3, [pc, #236]	; (102fc <bus_fault.constprop.0+0xf4>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   1020e:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** BUS FAULT *****");
   10210:	9302      	str	r3, [sp, #8]
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   10212:	4607      	mov	r7, r0
	PR_FAULT_INFO("***** BUS FAULT *****");
   10214:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   10216:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
   10218:	2201      	movs	r2, #1
   1021a:	4620      	mov	r0, r4
   1021c:	e9cd 4400 	strd	r4, r4, [sp]
   10220:	4937      	ldr	r1, [pc, #220]	; (10300 <bus_fault.constprop.0+0xf8>)
   10222:	f015 fc43 	bl	25aac <z_log_msg_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
   10226:	4b37      	ldr	r3, [pc, #220]	; (10304 <bus_fault.constprop.0+0xfc>)
   10228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1022a:	04db      	lsls	r3, r3, #19
   1022c:	d509      	bpl.n	10242 <bus_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error");
   1022e:	4b36      	ldr	r3, [pc, #216]	; (10308 <bus_fault.constprop.0+0x100>)
   10230:	2201      	movs	r2, #1
   10232:	e9cd 4301 	strd	r4, r3, [sp, #4]
   10236:	4620      	mov	r0, r4
   10238:	4623      	mov	r3, r4
   1023a:	4931      	ldr	r1, [pc, #196]	; (10300 <bus_fault.constprop.0+0xf8>)
   1023c:	9400      	str	r4, [sp, #0]
   1023e:	f015 fc35 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
   10242:	4b30      	ldr	r3, [pc, #192]	; (10304 <bus_fault.constprop.0+0xfc>)
   10244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10246:	051d      	lsls	r5, r3, #20
   10248:	d509      	bpl.n	1025e <bus_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
   1024a:	4b30      	ldr	r3, [pc, #192]	; (1030c <bus_fault.constprop.0+0x104>)
   1024c:	2201      	movs	r2, #1
   1024e:	9302      	str	r3, [sp, #8]
   10250:	2300      	movs	r3, #0
   10252:	492b      	ldr	r1, [pc, #172]	; (10300 <bus_fault.constprop.0+0xf8>)
   10254:	4618      	mov	r0, r3
   10256:	e9cd 3300 	strd	r3, r3, [sp]
   1025a:	f015 fc27 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
   1025e:	4d29      	ldr	r5, [pc, #164]	; (10304 <bus_fault.constprop.0+0xfc>)
   10260:	6aab      	ldr	r3, [r5, #40]	; 0x28
   10262:	059c      	lsls	r4, r3, #22
   10264:	d51e      	bpl.n	102a4 <bus_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Precise data bus error");
   10266:	2400      	movs	r4, #0
   10268:	4b29      	ldr	r3, [pc, #164]	; (10310 <bus_fault.constprop.0+0x108>)
   1026a:	2201      	movs	r2, #1
   1026c:	4620      	mov	r0, r4
   1026e:	9302      	str	r3, [sp, #8]
   10270:	e9cd 4400 	strd	r4, r4, [sp]
   10274:	4623      	mov	r3, r4
   10276:	4922      	ldr	r1, [pc, #136]	; (10300 <bus_fault.constprop.0+0xf8>)
   10278:	f015 fc18 	bl	25aac <z_log_msg_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
   1027c:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
   1027e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   10280:	0410      	lsls	r0, r2, #16
   10282:	d50f      	bpl.n	102a4 <bus_fault.constprop.0+0x9c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
   10284:	9303      	str	r3, [sp, #12]
   10286:	4b23      	ldr	r3, [pc, #140]	; (10314 <bus_fault.constprop.0+0x10c>)
   10288:	2201      	movs	r2, #1
   1028a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1028e:	4620      	mov	r0, r4
   10290:	4623      	mov	r3, r4
   10292:	491b      	ldr	r1, [pc, #108]	; (10300 <bus_fault.constprop.0+0xf8>)
   10294:	9400      	str	r4, [sp, #0]
   10296:	f015 fc09 	bl	25aac <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
   1029a:	b11f      	cbz	r7, 102a4 <bus_fault.constprop.0+0x9c>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
   1029c:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1029e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
   102a2:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
   102a4:	4b17      	ldr	r3, [pc, #92]	; (10304 <bus_fault.constprop.0+0xfc>)
   102a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   102a8:	0559      	lsls	r1, r3, #21
   102aa:	d509      	bpl.n	102c0 <bus_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Imprecise data bus error");
   102ac:	4b1a      	ldr	r3, [pc, #104]	; (10318 <bus_fault.constprop.0+0x110>)
   102ae:	2201      	movs	r2, #1
   102b0:	9302      	str	r3, [sp, #8]
   102b2:	2300      	movs	r3, #0
   102b4:	4912      	ldr	r1, [pc, #72]	; (10300 <bus_fault.constprop.0+0xf8>)
   102b6:	4618      	mov	r0, r3
   102b8:	e9cd 3300 	strd	r3, r3, [sp]
   102bc:	f015 fbf6 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
   102c0:	4a10      	ldr	r2, [pc, #64]	; (10304 <bus_fault.constprop.0+0xfc>)
   102c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
   102c4:	f413 7380 	ands.w	r3, r3, #256	; 0x100
   102c8:	d012      	beq.n	102f0 <bus_fault.constprop.0+0xe8>
		PR_FAULT_INFO("  Instruction bus error");
   102ca:	4b14      	ldr	r3, [pc, #80]	; (1031c <bus_fault.constprop.0+0x114>)
   102cc:	9302      	str	r3, [sp, #8]
   102ce:	2300      	movs	r3, #0
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
   102d0:	2201      	movs	r2, #1
   102d2:	4618      	mov	r0, r3
   102d4:	e9cd 3300 	strd	r3, r3, [sp]
   102d8:	4909      	ldr	r1, [pc, #36]	; (10300 <bus_fault.constprop.0+0xf8>)
   102da:	f015 fbe7 	bl	25aac <z_log_msg_runtime_create.constprop.0>
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf, true);
   102de:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
   102e0:	4a08      	ldr	r2, [pc, #32]	; (10304 <bus_fault.constprop.0+0xfc>)
   102e2:	6a93      	ldr	r3, [r2, #40]	; 0x28
   102e4:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
   102e8:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   102ea:	7030      	strb	r0, [r6, #0]

	return reason;
}
   102ec:	b005      	add	sp, #20
   102ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
   102f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
   102f2:	0492      	lsls	r2, r2, #18
   102f4:	d5f3      	bpl.n	102de <bus_fault.constprop.0+0xd6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
   102f6:	4a0a      	ldr	r2, [pc, #40]	; (10320 <bus_fault.constprop.0+0x118>)
   102f8:	9202      	str	r2, [sp, #8]
   102fa:	e7e9      	b.n	102d0 <bus_fault.constprop.0+0xc8>
   102fc:	0002cb9d 	.word	0x0002cb9d
   10300:	0002a4b4 	.word	0x0002a4b4
   10304:	e000ed00 	.word	0xe000ed00
   10308:	0002cbb3 	.word	0x0002cbb3
   1030c:	0002ca26 	.word	0x0002ca26
   10310:	0002cbc4 	.word	0x0002cbc4
   10314:	0002cbdd 	.word	0x0002cbdd
   10318:	0002cbf2 	.word	0x0002cbf2
   1031c:	0002cc0d 	.word	0x0002cc0d
   10320:	0002ca86 	.word	0x0002ca86

00010324 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
   10324:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
   10326:	2400      	movs	r4, #0
   10328:	4b3b      	ldr	r3, [pc, #236]	; (10418 <usage_fault.constprop.0+0xf4>)
   1032a:	2201      	movs	r2, #1
   1032c:	9302      	str	r3, [sp, #8]
   1032e:	4620      	mov	r0, r4
   10330:	4623      	mov	r3, r4
   10332:	e9cd 4400 	strd	r4, r4, [sp]
   10336:	4939      	ldr	r1, [pc, #228]	; (1041c <usage_fault.constprop.0+0xf8>)
   10338:	f015 fbb8 	bl	25aac <z_log_msg_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
   1033c:	4b38      	ldr	r3, [pc, #224]	; (10420 <usage_fault.constprop.0+0xfc>)
   1033e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10340:	019b      	lsls	r3, r3, #6
   10342:	d509      	bpl.n	10358 <usage_fault.constprop.0+0x34>
		PR_FAULT_INFO("  Division by zero");
   10344:	4b37      	ldr	r3, [pc, #220]	; (10424 <usage_fault.constprop.0+0x100>)
   10346:	2201      	movs	r2, #1
   10348:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1034c:	4620      	mov	r0, r4
   1034e:	4623      	mov	r3, r4
   10350:	4932      	ldr	r1, [pc, #200]	; (1041c <usage_fault.constprop.0+0xf8>)
   10352:	9400      	str	r4, [sp, #0]
   10354:	f015 fbaa 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
   10358:	4b31      	ldr	r3, [pc, #196]	; (10420 <usage_fault.constprop.0+0xfc>)
   1035a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1035c:	01dc      	lsls	r4, r3, #7
   1035e:	d509      	bpl.n	10374 <usage_fault.constprop.0+0x50>
		PR_FAULT_INFO("  Unaligned memory access");
   10360:	4b31      	ldr	r3, [pc, #196]	; (10428 <usage_fault.constprop.0+0x104>)
   10362:	2201      	movs	r2, #1
   10364:	9302      	str	r3, [sp, #8]
   10366:	2300      	movs	r3, #0
   10368:	492c      	ldr	r1, [pc, #176]	; (1041c <usage_fault.constprop.0+0xf8>)
   1036a:	4618      	mov	r0, r3
   1036c:	e9cd 3300 	strd	r3, r3, [sp]
   10370:	f015 fb9c 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
   10374:	4b2a      	ldr	r3, [pc, #168]	; (10420 <usage_fault.constprop.0+0xfc>)
   10376:	6a9c      	ldr	r4, [r3, #40]	; 0x28
   10378:	f414 1480 	ands.w	r4, r4, #1048576	; 0x100000
   1037c:	d00a      	beq.n	10394 <usage_fault.constprop.0+0x70>
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
   1037e:	4b2b      	ldr	r3, [pc, #172]	; (1042c <usage_fault.constprop.0+0x108>)
   10380:	2201      	movs	r2, #1
   10382:	9302      	str	r3, [sp, #8]
   10384:	2300      	movs	r3, #0
   10386:	4925      	ldr	r1, [pc, #148]	; (1041c <usage_fault.constprop.0+0xf8>)
   10388:	4618      	mov	r0, r3
   1038a:	e9cd 3300 	strd	r3, r3, [sp]
   1038e:	f015 fb8d 	bl	25aac <z_log_msg_runtime_create.constprop.0>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
   10392:	2402      	movs	r4, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
   10394:	4b22      	ldr	r3, [pc, #136]	; (10420 <usage_fault.constprop.0+0xfc>)
   10396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10398:	0318      	lsls	r0, r3, #12
   1039a:	d509      	bpl.n	103b0 <usage_fault.constprop.0+0x8c>
		PR_FAULT_INFO("  No coprocessor instructions");
   1039c:	4b24      	ldr	r3, [pc, #144]	; (10430 <usage_fault.constprop.0+0x10c>)
   1039e:	2201      	movs	r2, #1
   103a0:	9302      	str	r3, [sp, #8]
   103a2:	2300      	movs	r3, #0
   103a4:	491d      	ldr	r1, [pc, #116]	; (1041c <usage_fault.constprop.0+0xf8>)
   103a6:	4618      	mov	r0, r3
   103a8:	e9cd 3300 	strd	r3, r3, [sp]
   103ac:	f015 fb7e 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
   103b0:	4b1b      	ldr	r3, [pc, #108]	; (10420 <usage_fault.constprop.0+0xfc>)
   103b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103b4:	0359      	lsls	r1, r3, #13
   103b6:	d509      	bpl.n	103cc <usage_fault.constprop.0+0xa8>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
   103b8:	4b1e      	ldr	r3, [pc, #120]	; (10434 <usage_fault.constprop.0+0x110>)
   103ba:	2201      	movs	r2, #1
   103bc:	9302      	str	r3, [sp, #8]
   103be:	2300      	movs	r3, #0
   103c0:	4916      	ldr	r1, [pc, #88]	; (1041c <usage_fault.constprop.0+0xf8>)
   103c2:	4618      	mov	r0, r3
   103c4:	e9cd 3300 	strd	r3, r3, [sp]
   103c8:	f015 fb70 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
   103cc:	4b14      	ldr	r3, [pc, #80]	; (10420 <usage_fault.constprop.0+0xfc>)
   103ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103d0:	039a      	lsls	r2, r3, #14
   103d2:	d509      	bpl.n	103e8 <usage_fault.constprop.0+0xc4>
		PR_FAULT_INFO("  Illegal use of the EPSR");
   103d4:	4b18      	ldr	r3, [pc, #96]	; (10438 <usage_fault.constprop.0+0x114>)
   103d6:	2201      	movs	r2, #1
   103d8:	9302      	str	r3, [sp, #8]
   103da:	2300      	movs	r3, #0
   103dc:	490f      	ldr	r1, [pc, #60]	; (1041c <usage_fault.constprop.0+0xf8>)
   103de:	4618      	mov	r0, r3
   103e0:	e9cd 3300 	strd	r3, r3, [sp]
   103e4:	f015 fb62 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
   103e8:	4b0d      	ldr	r3, [pc, #52]	; (10420 <usage_fault.constprop.0+0xfc>)
   103ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103ec:	03db      	lsls	r3, r3, #15
   103ee:	d509      	bpl.n	10404 <usage_fault.constprop.0+0xe0>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
   103f0:	4b12      	ldr	r3, [pc, #72]	; (1043c <usage_fault.constprop.0+0x118>)
   103f2:	2201      	movs	r2, #1
   103f4:	9302      	str	r3, [sp, #8]
   103f6:	2300      	movs	r3, #0
   103f8:	4908      	ldr	r1, [pc, #32]	; (1041c <usage_fault.constprop.0+0xf8>)
   103fa:	4618      	mov	r0, r3
   103fc:	e9cd 3300 	strd	r3, r3, [sp]
   10400:	f015 fb54 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   10404:	4a06      	ldr	r2, [pc, #24]	; (10420 <usage_fault.constprop.0+0xfc>)

	return reason;
}
   10406:	4620      	mov	r0, r4
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   10408:	6a93      	ldr	r3, [r2, #40]	; 0x28
   1040a:	ea6f 4303 	mvn.w	r3, r3, lsl #16
   1040e:	ea6f 4313 	mvn.w	r3, r3, lsr #16
   10412:	6293      	str	r3, [r2, #40]	; 0x28
}
   10414:	b004      	add	sp, #16
   10416:	bd10      	pop	{r4, pc}
   10418:	0002cc25 	.word	0x0002cc25
   1041c:	0002a4b4 	.word	0x0002a4b4
   10420:	e000ed00 	.word	0xe000ed00
   10424:	0002cc3d 	.word	0x0002cc3d
   10428:	0002cc50 	.word	0x0002cc50
   1042c:	0002cc6a 	.word	0x0002cc6a
   10430:	0002cc94 	.word	0x0002cc94
   10434:	0002ccb2 	.word	0x0002ccb2
   10438:	0002ccd7 	.word	0x0002ccd7
   1043c:	0002ccf1 	.word	0x0002ccf1

00010440 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
   10440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   10444:	4b8e      	ldr	r3, [pc, #568]	; (10680 <z_arm_fault+0x240>)
{
   10446:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   10448:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
   1044c:	4688      	mov	r8, r1
   1044e:	4616      	mov	r6, r2
   10450:	2300      	movs	r3, #0
   10452:	b090      	sub	sp, #64	; 0x40
   10454:	f3ca 0708 	ubfx	r7, sl, #0, #9
   10458:	f383 8811 	msr	BASEPRI, r3
   1045c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
   10460:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
   10464:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
   10468:	d00e      	beq.n	10488 <z_arm_fault+0x48>

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
   1046a:	4986      	ldr	r1, [pc, #536]	; (10684 <z_arm_fault+0x244>)
   1046c:	f44f 6384 	mov.w	r3, #1056	; 0x420
   10470:	4a85      	ldr	r2, [pc, #532]	; (10688 <z_arm_fault+0x248>)
   10472:	4886      	ldr	r0, [pc, #536]	; (1068c <z_arm_fault+0x24c>)
   10474:	f014 fac9 	bl	24a0a <assert_print>
   10478:	4885      	ldr	r0, [pc, #532]	; (10690 <z_arm_fault+0x250>)
   1047a:	f014 fac6 	bl	24a0a <assert_print>
   1047e:	f44f 6184 	mov.w	r1, #1056	; 0x420
			__ASSERT(0,
   10482:	4881      	ldr	r0, [pc, #516]	; (10688 <z_arm_fault+0x248>)
   10484:	f014 faba 	bl	249fc <assert_post_action>
	if (exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) {
   10488:	f012 0401 	ands.w	r4, r2, #1
   1048c:	d1ed      	bne.n	1046a <z_arm_fault+0x2a>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
   1048e:	0650      	lsls	r0, r2, #25
   10490:	d404      	bmi.n	1049c <z_arm_fault+0x5c>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
   10492:	0711      	lsls	r1, r2, #28
   10494:	d40e      	bmi.n	104b4 <z_arm_fault+0x74>
			*nested_exc = true;
   10496:	f04f 0901 	mov.w	r9, #1
   1049a:	e00e      	b.n	104ba <z_arm_fault+0x7a>
		PR_FAULT_INFO("Exception occurred in Secure State");
   1049c:	4b7d      	ldr	r3, [pc, #500]	; (10694 <z_arm_fault+0x254>)
   1049e:	2201      	movs	r2, #1
   104a0:	e9cd 4301 	strd	r4, r3, [sp, #4]
   104a4:	4620      	mov	r0, r4
   104a6:	4623      	mov	r3, r4
   104a8:	497b      	ldr	r1, [pc, #492]	; (10698 <z_arm_fault+0x258>)
   104aa:	9400      	str	r4, [sp, #0]
   104ac:	f015 fafe 	bl	25aac <z_log_msg_runtime_create.constprop.0>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
   104b0:	0772      	lsls	r2, r6, #29
   104b2:	d500      	bpl.n	104b6 <z_arm_fault+0x76>
			ptr_esf = (z_arch_esf_t *)psp;
   104b4:	4645      	mov	r5, r8
	*nested_exc = false;
   104b6:	f04f 0900 	mov.w	r9, #0
	__ASSERT(esf != NULL,
   104ba:	2d00      	cmp	r5, #0
   104bc:	d0d5      	beq.n	1046a <z_arm_fault+0x2a>
	*recoverable = false;
   104be:	f04f 0800 	mov.w	r8, #0
	switch (fault) {
   104c2:	1efb      	subs	r3, r7, #3
	*recoverable = false;
   104c4:	f88d 801f 	strb.w	r8, [sp, #31]
	switch (fault) {
   104c8:	2b09      	cmp	r3, #9
   104ca:	f200 80bf 	bhi.w	1064c <z_arm_fault+0x20c>
   104ce:	e8df f003 	tbb	[pc, r3]
   104d2:	b305      	.short	0xb305
   104d4:	bdbd96b7 	.word	0xbdbd96b7
   104d8:	bbbdbdbd 	.word	0xbbbdbdbd
	PR_FAULT_INFO("***** HARD FAULT *****");
   104dc:	4b6f      	ldr	r3, [pc, #444]	; (1069c <z_arm_fault+0x25c>)
   104de:	2201      	movs	r2, #1
   104e0:	e9cd 8301 	strd	r8, r3, [sp, #4]
   104e4:	2300      	movs	r3, #0
   104e6:	496c      	ldr	r1, [pc, #432]	; (10698 <z_arm_fault+0x258>)
   104e8:	4618      	mov	r0, r3
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   104ea:	4f65      	ldr	r7, [pc, #404]	; (10680 <z_arm_fault+0x240>)
	PR_FAULT_INFO("***** HARD FAULT *****");
   104ec:	f8cd 8000 	str.w	r8, [sp]
   104f0:	f015 fadc 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	*recoverable = false;
   104f4:	f88d 801f 	strb.w	r8, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   104f8:	6afe      	ldr	r6, [r7, #44]	; 0x2c
   104fa:	f016 0602 	ands.w	r6, r6, #2
   104fe:	d005      	beq.n	1050c <z_arm_fault+0xcc>
		PR_EXC("  Bus fault on vector table read");
   10500:	4b67      	ldr	r3, [pc, #412]	; (106a0 <z_arm_fault+0x260>)
	PR_FAULT_INFO(
   10502:	e9cd 8301 	strd	r8, r3, [sp, #4]
   10506:	f8cd 8000 	str.w	r8, [sp]
   1050a:	e006      	b.n	1051a <z_arm_fault+0xda>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
   1050c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1050e:	2b00      	cmp	r3, #0
   10510:	da0a      	bge.n	10528 <z_arm_fault+0xe8>
		PR_EXC("  Debug event");
   10512:	4b64      	ldr	r3, [pc, #400]	; (106a4 <z_arm_fault+0x264>)
   10514:	9600      	str	r6, [sp, #0]
   10516:	e9cd 6301 	strd	r6, r3, [sp, #4]
	PR_FAULT_INFO(
   1051a:	2300      	movs	r3, #0
   1051c:	2201      	movs	r2, #1
   1051e:	4618      	mov	r0, r3
   10520:	495d      	ldr	r1, [pc, #372]	; (10698 <z_arm_fault+0x258>)
   10522:	f015 fac3 	bl	25aac <z_log_msg_runtime_create.constprop.0>
}
   10526:	e03b      	b.n	105a0 <z_arm_fault+0x160>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
   10528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1052a:	005b      	lsls	r3, r3, #1
   1052c:	d577      	bpl.n	1061e <z_arm_fault+0x1de>
		PR_EXC("  Fault escalation (see below)");
   1052e:	4b5e      	ldr	r3, [pc, #376]	; (106a8 <z_arm_fault+0x268>)
   10530:	2201      	movs	r2, #1
   10532:	e9cd 6301 	strd	r6, r3, [sp, #4]
   10536:	4630      	mov	r0, r6
   10538:	4633      	mov	r3, r6
   1053a:	4957      	ldr	r1, [pc, #348]	; (10698 <z_arm_fault+0x258>)
   1053c:	9600      	str	r6, [sp, #0]
   1053e:	f015 fab5 	bl	25aac <z_log_msg_runtime_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
   10542:	697b      	ldr	r3, [r7, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
   10544:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
   10546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1054a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
   1054c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10550:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
   10554:	697b      	ldr	r3, [r7, #20]
	uint16_t fault_insn = *(ret_addr - 1);
   10556:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
   1055a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   1055e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
   10560:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10564:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
   10568:	f64d 7302 	movw	r3, #57090	; 0xdf02
   1056c:	429a      	cmp	r2, r3
   1056e:	d00a      	beq.n	10586 <z_arm_fault+0x146>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
   10570:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10572:	b2db      	uxtb	r3, r3
   10574:	2b00      	cmp	r3, #0
   10576:	d034      	beq.n	105e2 <z_arm_fault+0x1a2>
			reason = mem_manage_fault(esf, 1, recoverable);
   10578:	2001      	movs	r0, #1
   1057a:	f10d 011f 	add.w	r1, sp, #31
		reason = mem_manage_fault(esf, 0, recoverable);
   1057e:	f7ff fd95 	bl	100ac <mem_manage_fault.constprop.0>
   10582:	4604      	mov	r4, r0
		break;
   10584:	e00c      	b.n	105a0 <z_arm_fault+0x160>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
   10586:	682b      	ldr	r3, [r5, #0]
   10588:	2201      	movs	r2, #1
   1058a:	9303      	str	r3, [sp, #12]
   1058c:	4b47      	ldr	r3, [pc, #284]	; (106ac <z_arm_fault+0x26c>)
   1058e:	4630      	mov	r0, r6
   10590:	e9cd 6301 	strd	r6, r3, [sp, #4]
   10594:	4940      	ldr	r1, [pc, #256]	; (10698 <z_arm_fault+0x258>)
   10596:	4633      	mov	r3, r6
   10598:	9600      	str	r6, [sp, #0]
   1059a:	f015 fa87 	bl	25aac <z_log_msg_runtime_create.constprop.0>
			reason = esf->basic.r0;
   1059e:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
   105a0:	f89d 301f 	ldrb.w	r3, [sp, #31]
   105a4:	b9d3      	cbnz	r3, 105dc <z_arm_fault+0x19c>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
   105a6:	aa08      	add	r2, sp, #32
   105a8:	f105 0620 	add.w	r6, r5, #32
   105ac:	4613      	mov	r3, r2
   105ae:	6828      	ldr	r0, [r5, #0]
   105b0:	6869      	ldr	r1, [r5, #4]
   105b2:	3508      	adds	r5, #8
   105b4:	c303      	stmia	r3!, {r0, r1}
   105b6:	42b5      	cmp	r5, r6
   105b8:	461a      	mov	r2, r3
   105ba:	d1f7      	bne.n	105ac <z_arm_fault+0x16c>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
   105bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   105be:	f1b9 0f00 	cmp.w	r9, #0
   105c2:	d057      	beq.n	10674 <z_arm_fault+0x234>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
   105c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
   105c8:	b922      	cbnz	r2, 105d4 <z_arm_fault+0x194>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
   105ca:	ea6f 2353 	mvn.w	r3, r3, lsr #9
   105ce:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   105d2:	930f      	str	r3, [sp, #60]	; 0x3c
	}

	z_arm_fatal_error(reason, &esf_copy);
   105d4:	4620      	mov	r0, r4
   105d6:	a908      	add	r1, sp, #32
   105d8:	f7ff fbda 	bl	fd90 <z_arm_fatal_error>
}
   105dc:	b010      	add	sp, #64	; 0x40
   105de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
   105e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
   105e4:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
   105e8:	d005      	beq.n	105f6 <z_arm_fault+0x1b6>
			reason = bus_fault(esf, 1, recoverable);
   105ea:	2001      	movs	r0, #1
   105ec:	f10d 011f 	add.w	r1, sp, #31
		reason = bus_fault(esf, 0, recoverable);
   105f0:	f7ff fe0a 	bl	10208 <bus_fault.constprop.0>
   105f4:	e7c5      	b.n	10582 <z_arm_fault+0x142>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
   105f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
   105f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   105fc:	d302      	bcc.n	10604 <z_arm_fault+0x1c4>
		reason = usage_fault(esf);
   105fe:	f7ff fe91 	bl	10324 <usage_fault.constprop.0>
   10602:	e7be      	b.n	10582 <z_arm_fault+0x142>
			__ASSERT(0,
   10604:	492a      	ldr	r1, [pc, #168]	; (106b0 <z_arm_fault+0x270>)
   10606:	f240 23f2 	movw	r3, #754	; 0x2f2
   1060a:	4a1f      	ldr	r2, [pc, #124]	; (10688 <z_arm_fault+0x248>)
   1060c:	481f      	ldr	r0, [pc, #124]	; (1068c <z_arm_fault+0x24c>)
   1060e:	f014 f9fc 	bl	24a0a <assert_print>
   10612:	4828      	ldr	r0, [pc, #160]	; (106b4 <z_arm_fault+0x274>)
   10614:	f014 f9f9 	bl	24a0a <assert_print>
   10618:	f240 21f2 	movw	r1, #754	; 0x2f2
   1061c:	e731      	b.n	10482 <z_arm_fault+0x42>
		__ASSERT(0,
   1061e:	4924      	ldr	r1, [pc, #144]	; (106b0 <z_arm_fault+0x270>)
   10620:	f240 23f6 	movw	r3, #758	; 0x2f6
   10624:	4a18      	ldr	r2, [pc, #96]	; (10688 <z_arm_fault+0x248>)
   10626:	4819      	ldr	r0, [pc, #100]	; (1068c <z_arm_fault+0x24c>)
   10628:	f014 f9ef 	bl	24a0a <assert_print>
   1062c:	4822      	ldr	r0, [pc, #136]	; (106b8 <z_arm_fault+0x278>)
   1062e:	f014 f9ec 	bl	24a0a <assert_print>
   10632:	f240 21f6 	movw	r1, #758	; 0x2f6
   10636:	e724      	b.n	10482 <z_arm_fault+0x42>
		reason = mem_manage_fault(esf, 0, recoverable);
   10638:	2000      	movs	r0, #0
   1063a:	f10d 011f 	add.w	r1, sp, #31
   1063e:	e79e      	b.n	1057e <z_arm_fault+0x13e>
		reason = bus_fault(esf, 0, recoverable);
   10640:	2000      	movs	r0, #0
   10642:	f10d 011f 	add.w	r1, sp, #31
   10646:	e7d3      	b.n	105f0 <z_arm_fault+0x1b0>
	PR_FAULT_INFO(
   10648:	4b1c      	ldr	r3, [pc, #112]	; (106bc <z_arm_fault+0x27c>)
   1064a:	e75a      	b.n	10502 <z_arm_fault+0xc2>
	PR_FAULT_INFO("***** %s %d) *****",
   1064c:	4a1c      	ldr	r2, [pc, #112]	; (106c0 <z_arm_fault+0x280>)
   1064e:	f41a 7ff8 	tst.w	sl, #496	; 0x1f0
   10652:	4b1c      	ldr	r3, [pc, #112]	; (106c4 <z_arm_fault+0x284>)
   10654:	bf18      	it	ne
   10656:	4613      	movne	r3, r2
   10658:	3f10      	subs	r7, #16
   1065a:	e9cd 3703 	strd	r3, r7, [sp, #12]
   1065e:	4b1a      	ldr	r3, [pc, #104]	; (106c8 <z_arm_fault+0x288>)
   10660:	2201      	movs	r2, #1
   10662:	9302      	str	r3, [sp, #8]
   10664:	2300      	movs	r3, #0
   10666:	490c      	ldr	r1, [pc, #48]	; (10698 <z_arm_fault+0x258>)
   10668:	4618      	mov	r0, r3
   1066a:	e9cd 3300 	strd	r3, r3, [sp]
   1066e:	f015 fa1d 	bl	25aac <z_log_msg_runtime_create.constprop.0>
}
   10672:	e795      	b.n	105a0 <z_arm_fault+0x160>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   10674:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
   10678:	f023 0301 	bic.w	r3, r3, #1
   1067c:	e7a9      	b.n	105d2 <z_arm_fault+0x192>
   1067e:	bf00      	nop
   10680:	e000ed00 	.word	0xe000ed00
   10684:	0002cd4a 	.word	0x0002cd4a
   10688:	0002cab5 	.word	0x0002cab5
   1068c:	0002b3a9 	.word	0x0002b3a9
   10690:	0002cd5d 	.word	0x0002cd5d
   10694:	0002cd9b 	.word	0x0002cd9b
   10698:	0002a4b4 	.word	0x0002a4b4
   1069c:	0002cdbe 	.word	0x0002cdbe
   106a0:	0002cdd5 	.word	0x0002cdd5
   106a4:	0002cdf6 	.word	0x0002cdf6
   106a8:	0002ce04 	.word	0x0002ce04
   106ac:	0002ce23 	.word	0x0002ce23
   106b0:	00030b07 	.word	0x00030b07
   106b4:	0002ce3f 	.word	0x0002ce3f
   106b8:	0002ce63 	.word	0x0002ce63
   106bc:	0002ce93 	.word	0x0002ce93
   106c0:	0002cd31 	.word	0x0002cd31
   106c4:	0002cd1c 	.word	0x0002cd1c
   106c8:	0002ceb7 	.word	0x0002ceb7

000106cc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   106cc:	4b04      	ldr	r3, [pc, #16]	; (106e0 <z_arm_fault_init+0x14>)
   106ce:	695a      	ldr	r2, [r3, #20]
   106d0:	f042 0210 	orr.w	r2, r2, #16
   106d4:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
   106d6:	695a      	ldr	r2, [r3, #20]
   106d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   106dc:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
   106de:	4770      	bx	lr
   106e0:	e000ed00 	.word	0xe000ed00

000106e4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
   106e4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
   106e8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
   106ec:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
   106ee:	4672      	mov	r2, lr
	bl z_arm_fault
   106f0:	f7ff fea6 	bl	10440 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
   106f4:	bd01      	pop	{r0, pc}
   106f6:	bf00      	nop

000106f8 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
   106f8:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   106fa:	2120      	movs	r1, #32
   106fc:	4803      	ldr	r0, [pc, #12]	; (1070c <z_arm_interrupt_init+0x14>)
   106fe:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
   10700:	3301      	adds	r3, #1
   10702:	2b45      	cmp	r3, #69	; 0x45
   10704:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
   10708:	d1f9      	bne.n	106fe <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
   1070a:	4770      	bx	lr
   1070c:	e000e100 	.word	0xe000e100

00010710 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
   10710:	2000      	movs	r0, #0
    msr CONTROL, r0
   10712:	f380 8814 	msr	CONTROL, r0
    isb
   10716:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
   1071a:	2000      	movs	r0, #0
    msr MSPLIM, r0
   1071c:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
   10720:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
   10724:	f7fd fb0a 	bl	dd3c <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
   10728:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
   1072a:	490e      	ldr	r1, [pc, #56]	; (10764 <__start+0x54>)
    str r0, [r1]
   1072c:	6008      	str	r0, [r1, #0]
    dsb
   1072e:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
   10732:	480d      	ldr	r0, [pc, #52]	; (10768 <__start+0x58>)
    msr msp, r0
   10734:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
   10738:	f000 f83e 	bl	107b8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   1073c:	2020      	movs	r0, #32
    msr BASEPRI, r0
   1073e:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
   10742:	480a      	ldr	r0, [pc, #40]	; (1076c <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
   10744:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
   10748:	1840      	adds	r0, r0, r1
    msr PSP, r0
   1074a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
   1074e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
   10752:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
   10754:	4308      	orrs	r0, r1
    msr CONTROL, r0
   10756:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
   1075a:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
   1075e:	f7ff fbcd 	bl	fefc <z_arm_prep_c>
   10762:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
   10764:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
   10768:	20033050 	.word	0x20033050
    ldr r0, =z_interrupt_stacks
   1076c:	20032310 	.word	0x20032310

00010770 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
   10770:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   10774:	4905      	ldr	r1, [pc, #20]	; (1078c <sys_arch_reboot+0x1c>)
   10776:	4b06      	ldr	r3, [pc, #24]	; (10790 <sys_arch_reboot+0x20>)
   10778:	68ca      	ldr	r2, [r1, #12]
   1077a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   1077e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   10780:	60cb      	str	r3, [r1, #12]
   10782:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   10786:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   10788:	e7fd      	b.n	10786 <sys_arch_reboot+0x16>
   1078a:	bf00      	nop
   1078c:	e000ed00 	.word	0xe000ed00
   10790:	05fa0004 	.word	0x05fa0004

00010794 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
   10794:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
   10796:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
   10798:	4906      	ldr	r1, [pc, #24]	; (107b4 <z_arm_clear_arm_mpu_config+0x20>)
   1079a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
	int num_regions =
   1079e:	f3c2 2207 	ubfx	r2, r2, #8, #8
	for (i = 0; i < num_regions; i++) {
   107a2:	4293      	cmp	r3, r2
   107a4:	db00      	blt.n	107a8 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
   107a6:	4770      	bx	lr
  mpu->RNR = rnr;
   107a8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  mpu->RLAR = 0U;
   107ac:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
   107b0:	3301      	adds	r3, #1
   107b2:	e7f6      	b.n	107a2 <z_arm_clear_arm_mpu_config+0xe>
   107b4:	e000ed00 	.word	0xe000ed00

000107b8 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
   107b8:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
   107ba:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
   107bc:	2400      	movs	r4, #0
   107be:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
   107c2:	f7ff ffe7 	bl	10794 <z_arm_clear_arm_mpu_config>
   107c6:	4623      	mov	r3, r4
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
   107c8:	f04f 30ff 	mov.w	r0, #4294967295
   107cc:	4a0c      	ldr	r2, [pc, #48]	; (10800 <z_arm_init_arch_hw_at_boot+0x48>)
   107ce:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
   107d2:	3301      	adds	r3, #1
   107d4:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
   107d6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
   107da:	d1f8      	bne.n	107ce <z_arm_init_arch_hw_at_boot+0x16>
   107dc:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
   107de:	f04f 30ff 	mov.w	r0, #4294967295
   107e2:	4a07      	ldr	r2, [pc, #28]	; (10800 <z_arm_init_arch_hw_at_boot+0x48>)
   107e4:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
   107e8:	3301      	adds	r3, #1
   107ea:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
   107ec:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
   107f0:	d1f8      	bne.n	107e4 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
   107f2:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
   107f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   107f8:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
   107fc:	bd10      	pop	{r4, pc}
   107fe:	bf00      	nop
   10800:	e000e100 	.word	0xe000e100

00010804 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
   10804:	4b08      	ldr	r3, [pc, #32]	; (10828 <z_impl_k_thread_abort+0x24>)
   10806:	689b      	ldr	r3, [r3, #8]
   10808:	4283      	cmp	r3, r0
   1080a:	d10b      	bne.n	10824 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1080c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
   10810:	b143      	cbz	r3, 10824 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   10812:	4b06      	ldr	r3, [pc, #24]	; (1082c <z_impl_k_thread_abort+0x28>)
   10814:	685a      	ldr	r2, [r3, #4]
   10816:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   1081a:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
   1081c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   1081e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
   10822:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
   10824:	f011 b8ba 	b.w	2199c <z_thread_abort>
   10828:	20021460 	.word	0x20021460
   1082c:	e000ed00 	.word	0xe000ed00

00010830 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
   10830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
   10832:	4c09      	ldr	r4, [pc, #36]	; (10858 <z_arm_configure_static_mpu_regions+0x28>)
   10834:	4a09      	ldr	r2, [pc, #36]	; (1085c <z_arm_configure_static_mpu_regions+0x2c>)
   10836:	4623      	mov	r3, r4
   10838:	2101      	movs	r1, #1
   1083a:	4809      	ldr	r0, [pc, #36]	; (10860 <z_arm_configure_static_mpu_regions+0x30>)
   1083c:	f000 f918 	bl	10a70 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
   10840:	2300      	movs	r3, #0
   10842:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
   10844:	4b07      	ldr	r3, [pc, #28]	; (10864 <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   10846:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
   10848:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   1084a:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
   1084c:	9301      	str	r3, [sp, #4]
   1084e:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   10850:	f000 f932 	bl	10ab8 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
   10854:	b004      	add	sp, #16
   10856:	bd10      	pop	{r4, pc}
   10858:	20070000 	.word	0x20070000
   1085c:	20008000 	.word	0x20008000
   10860:	0002ac00 	.word	0x0002ac00
   10864:	20008d58 	.word	0x20008d58

00010868 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
   10868:	b510      	push	{r4, lr}
	mpu_set_region(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
		| (region_conf->attr.rbar &
   1086a:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
   1086c:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
   1086e:	f004 021f 	and.w	r2, r4, #31
		(region_conf->base & MPU_RBAR_BASE_Msk)
   10872:	f023 031f 	bic.w	r3, r3, #31
		| (region_conf->attr.rbar &
   10876:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
   10878:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
   1087a:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
   1087c:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = rnr;
   10880:	4905      	ldr	r1, [pc, #20]	; (10898 <region_init+0x30>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
   10882:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
   10886:	f043 0301 	orr.w	r3, r3, #1
	MPU->RNR = rnr;
   1088a:	f8c1 0098 	str.w	r0, [r1, #152]	; 0x98
	MPU->RBAR = rbar;
   1088e:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
	MPU->RLAR = rlar;
   10892:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
   10896:	bd10      	pop	{r4, pc}
   10898:	e000ed00 	.word	0xe000ed00

0001089c <region_allocate_and_init>:

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
   1089c:	2807      	cmp	r0, #7
{
   1089e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   108a0:	4604      	mov	r4, r0
	if (index > (get_num_regions() - 1U)) {
   108a2:	d90f      	bls.n	108c4 <region_allocate_and_init+0x28>

		/* No available MPU region index. */
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
   108a4:	4b09      	ldr	r3, [pc, #36]	; (108cc <region_allocate_and_init+0x30>)
   108a6:	9003      	str	r0, [sp, #12]
   108a8:	9302      	str	r3, [sp, #8]
   108aa:	2300      	movs	r3, #0
   108ac:	2201      	movs	r2, #1
   108ae:	4618      	mov	r0, r3
   108b0:	e9cd 3300 	strd	r3, r3, [sp]
   108b4:	4906      	ldr	r1, [pc, #24]	; (108d0 <region_allocate_and_init+0x34>)
   108b6:	f015 f914 	bl	25ae2 <z_log_msg_runtime_create.constprop.0>
   108ba:	f06f 0415 	mvn.w	r4, #21

	/* Program region */
	region_init(index, region_conf);

	return index;
}
   108be:	4620      	mov	r0, r4
   108c0:	b004      	add	sp, #16
   108c2:	bd10      	pop	{r4, pc}
	region_init(index, region_conf);
   108c4:	f7ff ffd0 	bl	10868 <region_init>
	return index;
   108c8:	e7f9      	b.n	108be <region_allocate_and_init+0x22>
   108ca:	bf00      	nop
   108cc:	0002cece 	.word	0x0002cece
   108d0:	0002a49c 	.word	0x0002a49c

000108d4 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
   108d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   108d8:	4689      	mov	r9, r1
   108da:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
   108dc:	4606      	mov	r6, r0
   108de:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = rnr;
   108e2:	4d54      	ldr	r5, [pc, #336]	; (10a34 <mpu_configure_regions_and_partition.constprop.0+0x160>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
   108e4:	b089      	sub	sp, #36	; 0x24
	for (i = 0; i < regions_num; i++) {
   108e6:	45c8      	cmp	r8, r9
   108e8:	da2d      	bge.n	10946 <mpu_configure_regions_and_partition.constprop.0+0x72>
		if (regions[i].size == 0U) {
   108ea:	f8d6 a004 	ldr.w	sl, [r6, #4]
   108ee:	f1ba 0f00 	cmp.w	sl, #0
   108f2:	d04a      	beq.n	1098a <mpu_configure_regions_and_partition.constprop.0+0xb6>
		&&
   108f4:	f1ba 0f1f 	cmp.w	sl, #31
   108f8:	d917      	bls.n	1092a <mpu_configure_regions_and_partition.constprop.0+0x56>
		&&
   108fa:	f01a 0f1f 	tst.w	sl, #31
   108fe:	d114      	bne.n	1092a <mpu_configure_regions_and_partition.constprop.0+0x56>
		((part->start &
   10900:	f8d6 b000 	ldr.w	fp, [r6]
		&&
   10904:	f01b 0f1f 	tst.w	fp, #31
   10908:	d10f      	bne.n	1092a <mpu_configure_regions_and_partition.constprop.0+0x56>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   1090a:	4658      	mov	r0, fp
   1090c:	f015 f8e0 	bl	25ad0 <arm_cmse_mpu_region_get>
   10910:	4607      	mov	r7, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10912:	eb0a 000b 	add.w	r0, sl, fp
   10916:	3801      	subs	r0, #1
   10918:	f015 f8da 	bl	25ad0 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
   1091c:	4287      	cmp	r7, r0
   1091e:	d016      	beq.n	1094e <mpu_configure_regions_and_partition.constprop.0+0x7a>

		/* Derive the index of the underlying MPU region,
		 * inside which the new region will be configured.
		 */
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);
   10920:	f06f 0715 	mvn.w	r7, #21

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
   10924:	4b44      	ldr	r3, [pc, #272]	; (10a38 <mpu_configure_regions_and_partition.constprop.0+0x164>)
   10926:	9703      	str	r7, [sp, #12]
   10928:	e002      	b.n	10930 <mpu_configure_regions_and_partition.constprop.0+0x5c>
			LOG_ERR("Partition %u: sanity check failed.", i);
   1092a:	4b44      	ldr	r3, [pc, #272]	; (10a3c <mpu_configure_regions_and_partition.constprop.0+0x168>)
   1092c:	f8cd 800c 	str.w	r8, [sp, #12]
			LOG_ERR("Invalid underlying region index %u",
   10930:	9302      	str	r3, [sp, #8]
   10932:	2300      	movs	r3, #0
   10934:	2201      	movs	r2, #1
   10936:	4618      	mov	r0, r3
   10938:	e9cd 3300 	strd	r3, r3, [sp]
   1093c:	4940      	ldr	r1, [pc, #256]	; (10a40 <mpu_configure_regions_and_partition.constprop.0+0x16c>)
   1093e:	f015 f8d0 	bl	25ae2 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   10942:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
   10946:	4620      	mov	r0, r4
   10948:	b009      	add	sp, #36	; 0x24
   1094a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((u_reg_index == -EINVAL) ||
   1094e:	f117 0f16 	cmn.w	r7, #22
   10952:	d0e7      	beq.n	10924 <mpu_configure_regions_and_partition.constprop.0+0x50>
   10954:	42bc      	cmp	r4, r7
   10956:	dde5      	ble.n	10924 <mpu_configure_regions_and_partition.constprop.0+0x50>
	MPU->RNR = rnr;
   10958:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   1095c:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
	MPU->RNR = rnr;
   10960:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RLAR;
   10964:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
   10968:	f021 011f 	bic.w	r1, r1, #31
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
   1096c:	f043 0b1f 	orr.w	fp, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
   10970:	e9d6 3200 	ldrd	r3, r2, [r6]
   10974:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
   10976:	4299      	cmp	r1, r3
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
   10978:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
   1097c:	d11d      	bne.n	109ba <mpu_configure_regions_and_partition.constprop.0+0xe6>
   1097e:	45d3      	cmp	fp, sl
   10980:	d107      	bne.n	10992 <mpu_configure_regions_and_partition.constprop.0+0xbe>
			mpu_configure_region(u_reg_index, &regions[i]);
   10982:	4631      	mov	r1, r6
   10984:	b2f8      	uxtb	r0, r7
   10986:	f015 f8bc 	bl	25b02 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
   1098a:	f108 0801 	add.w	r8, r8, #1
   1098e:	360c      	adds	r6, #12
   10990:	e7a9      	b.n	108e6 <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
   10992:	4631      	mov	r1, r6
	MPU->RNR = rnr;
   10994:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10998:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
		     | (base & MPU_RBAR_BASE_Msk));
   1099c:	f022 021f 	bic.w	r2, r2, #31
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
   109a0:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
   109a4:	4313      	orrs	r3, r2
	MPU->RBAR = rbar;
   109a6:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c
				mpu_configure_region(reg_index, &regions[i]);
   109aa:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
   109ac:	f015 f8a9 	bl	25b02 <mpu_configure_region>
			if (reg_index == -EINVAL) {
   109b0:	f110 0f16 	cmn.w	r0, #22
   109b4:	d0c5      	beq.n	10942 <mpu_configure_regions_and_partition.constprop.0+0x6e>
			reg_index++;
   109b6:	1c44      	adds	r4, r0, #1
   109b8:	e7e7      	b.n	1098a <mpu_configure_regions_and_partition.constprop.0+0xb6>
	MPU->RNR = rnr;
   109ba:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RLAR;
   109be:	f8d5 20a0 	ldr.w	r2, [r5, #160]	; 0xa0
				regions[i].start - 1);
   109c2:	3b01      	subs	r3, #1
		     | (limit & MPU_RLAR_LIMIT_Msk));
   109c4:	f023 031f 	bic.w	r3, r3, #31
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
   109c8:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
   109cc:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
   109ce:	45d3      	cmp	fp, sl
				mpu_configure_region(reg_index, &regions[i]);
   109d0:	4631      	mov	r1, r6
				mpu_configure_region(reg_index, &regions[i]);
   109d2:	b2e0      	uxtb	r0, r4
	MPU->RLAR = rlar;
   109d4:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		} else if (reg_last == u_reg_last) {
   109d8:	d0e8      	beq.n	109ac <mpu_configure_regions_and_partition.constprop.0+0xd8>
				mpu_configure_region(reg_index, &regions[i]);
   109da:	f015 f892 	bl	25b02 <mpu_configure_region>
			if (reg_index == -EINVAL) {
   109de:	f110 0f16 	cmn.w	r0, #22
   109e2:	d0ae      	beq.n	10942 <mpu_configure_regions_and_partition.constprop.0+0x6e>
	MPU->RNR = rnr;
   109e4:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   109e8:	f8d5 209c 	ldr.w	r2, [r5, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
   109ec:	f89d 3018 	ldrb.w	r3, [sp, #24]
			REGION_LIMIT_ADDR((regions[i].start +
   109f0:	f10b 3bff 	add.w	fp, fp, #4294967295
	attr->rbar = mpu_get_rbar() &
   109f4:	f362 0304 	bfi	r3, r2, #0, #5
   109f8:	f88d 3018 	strb.w	r3, [sp, #24]
	return MPU->RLAR;
   109fc:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
   10a00:	f89d 2018 	ldrb.w	r2, [sp, #24]
   10a04:	085b      	lsrs	r3, r3, #1
   10a06:	f363 1247 	bfi	r2, r3, #5, #3
   10a0a:	f88d 2018 	strb.w	r2, [sp, #24]
			fill_region.base = regions[i].start +
   10a0e:	e9d6 3200 	ldrd	r3, r2, [r6]
   10a12:	4413      	add	r3, r2
   10a14:	9304      	str	r3, [sp, #16]
			REGION_LIMIT_ADDR((regions[i].start +
   10a16:	f023 031f 	bic.w	r3, r3, #31
   10a1a:	445b      	add	r3, fp
   10a1c:	eba3 030a 	sub.w	r3, r3, sl
			reg_index++;
   10a20:	3001      	adds	r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
   10a22:	f023 031f 	bic.w	r3, r3, #31
				region_allocate_and_init(reg_index,
   10a26:	a904      	add	r1, sp, #16
   10a28:	b2c0      	uxtb	r0, r0
			fill_region.attr.r_limit =
   10a2a:	9307      	str	r3, [sp, #28]
				region_allocate_and_init(reg_index,
   10a2c:	f7ff ff36 	bl	1089c <region_allocate_and_init>
   10a30:	e7be      	b.n	109b0 <mpu_configure_regions_and_partition.constprop.0+0xdc>
   10a32:	bf00      	nop
   10a34:	e000ed00 	.word	0xe000ed00
   10a38:	0002cf17 	.word	0x0002cf17
   10a3c:	0002cef4 	.word	0x0002cef4
   10a40:	0002a49c 	.word	0x0002a49c

00010a44 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
   10a44:	2205      	movs	r2, #5
   10a46:	4b04      	ldr	r3, [pc, #16]	; (10a58 <arm_core_mpu_enable+0x14>)
   10a48:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
   10a4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10a50:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
   10a54:	4770      	bx	lr
   10a56:	bf00      	nop
   10a58:	e000ed00 	.word	0xe000ed00

00010a5c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
   10a5c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
   10a60:	2200      	movs	r2, #0
   10a62:	4b02      	ldr	r3, [pc, #8]	; (10a6c <arm_core_mpu_disable+0x10>)
   10a64:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
   10a68:	4770      	bx	lr
   10a6a:	bf00      	nop
   10a6c:	e000ed00 	.word	0xe000ed00

00010a70 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
   10a70:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
   10a72:	4d0c      	ldr	r5, [pc, #48]	; (10aa4 <arm_core_mpu_configure_static_mpu_regions+0x34>)
   10a74:	460c      	mov	r4, r1
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
   10a76:	782a      	ldrb	r2, [r5, #0]
   10a78:	f7ff ff2c 	bl	108d4 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
   10a7c:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   10a7e:	3016      	adds	r0, #22
   10a80:	d10f      	bne.n	10aa2 <arm_core_mpu_configure_static_mpu_regions+0x32>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
   10a82:	f44f 738d 	mov.w	r3, #282	; 0x11a
   10a86:	4a08      	ldr	r2, [pc, #32]	; (10aa8 <arm_core_mpu_configure_static_mpu_regions+0x38>)
   10a88:	4908      	ldr	r1, [pc, #32]	; (10aac <arm_core_mpu_configure_static_mpu_regions+0x3c>)
   10a8a:	4809      	ldr	r0, [pc, #36]	; (10ab0 <arm_core_mpu_configure_static_mpu_regions+0x40>)
   10a8c:	f013 ffbd 	bl	24a0a <assert_print>
   10a90:	4621      	mov	r1, r4
   10a92:	4808      	ldr	r0, [pc, #32]	; (10ab4 <arm_core_mpu_configure_static_mpu_regions+0x44>)
   10a94:	f013 ffb9 	bl	24a0a <assert_print>
   10a98:	f44f 718d 	mov.w	r1, #282	; 0x11a
   10a9c:	4802      	ldr	r0, [pc, #8]	; (10aa8 <arm_core_mpu_configure_static_mpu_regions+0x38>)
   10a9e:	f013 ffad 	bl	249fc <assert_post_action>
			regions_num);
	}
}
   10aa2:	bd38      	pop	{r3, r4, r5, pc}
   10aa4:	20021cde 	.word	0x20021cde
   10aa8:	0002cf3a 	.word	0x0002cf3a
   10aac:	00030b07 	.word	0x00030b07
   10ab0:	0002b3a9 	.word	0x0002b3a9
   10ab4:	0002cf71 	.word	0x0002cf71

00010ab8 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
   10ab8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10abc:	4e31      	ldr	r6, [pc, #196]	; (10b84 <arm_core_mpu_mark_areas_for_dynamic_regions+0xcc>)
   10abe:	4689      	mov	r9, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10ac0:	4605      	mov	r5, r0
   10ac2:	f04f 0800 	mov.w	r8, #0
   10ac6:	46b3      	mov	fp, r6
	MPU->RNR = rnr;
   10ac8:	4f2f      	ldr	r7, [pc, #188]	; (10b88 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10aca:	45c8      	cmp	r8, r9
   10acc:	db02      	blt.n	10ad4 <arm_core_mpu_mark_areas_for_dynamic_regions+0x1c>
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
   10ace:	b003      	add	sp, #12
   10ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_region_areas[i].size == 0U) {
   10ad4:	f8d5 a004 	ldr.w	sl, [r5, #4]
   10ad8:	f1ba 0f00 	cmp.w	sl, #0
   10adc:	d04c      	beq.n	10b78 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
   10ade:	6829      	ldr	r1, [r5, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10ae0:	4608      	mov	r0, r1
   10ae2:	9101      	str	r1, [sp, #4]
   10ae4:	f014 fff4 	bl	25ad0 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10ae8:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10aea:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10aec:	eb0a 0001 	add.w	r0, sl, r1
   10af0:	3801      	subs	r0, #1
   10af2:	f014 ffed 	bl	25ad0 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
   10af6:	4284      	cmp	r4, r0
   10af8:	f04f 0214 	mov.w	r2, #20
   10afc:	4b23      	ldr	r3, [pc, #140]	; (10b8c <arm_core_mpu_mark_areas_for_dynamic_regions+0xd4>)
   10afe:	d015      	beq.n	10b2c <arm_core_mpu_mark_areas_for_dynamic_regions+0x74>
		dyn_reg_info[i].index =
   10b00:	fb02 f308 	mul.w	r3, r2, r8
   10b04:	f06f 0215 	mvn.w	r2, #21
   10b08:	f84b 2003 	str.w	r2, [fp, r3]
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
   10b0c:	f44f 7395 	mov.w	r3, #298	; 0x12a
   10b10:	4a1f      	ldr	r2, [pc, #124]	; (10b90 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd8>)
   10b12:	4920      	ldr	r1, [pc, #128]	; (10b94 <arm_core_mpu_mark_areas_for_dynamic_regions+0xdc>)
   10b14:	4820      	ldr	r0, [pc, #128]	; (10b98 <arm_core_mpu_mark_areas_for_dynamic_regions+0xe0>)
   10b16:	f013 ff78 	bl	24a0a <assert_print>
   10b1a:	4649      	mov	r1, r9
   10b1c:	481f      	ldr	r0, [pc, #124]	; (10b9c <arm_core_mpu_mark_areas_for_dynamic_regions+0xe4>)
   10b1e:	f013 ff74 	bl	24a0a <assert_print>
   10b22:	f44f 7195 	mov.w	r1, #298	; 0x12a
   10b26:	481a      	ldr	r0, [pc, #104]	; (10b90 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd8>)
   10b28:	f013 ff68 	bl	249fc <assert_post_action>
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
   10b2c:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
   10b30:	6034      	str	r4, [r6, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
   10b32:	d0eb      	beq.n	10b0c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
   10b34:	7819      	ldrb	r1, [r3, #0]
   10b36:	42a1      	cmp	r1, r4
   10b38:	dde8      	ble.n	10b0c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
	attr->rbar = mpu_get_rbar() &
   10b3a:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = rnr;
   10b3e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
   10b42:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
	return MPU->RBAR;
   10b46:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
   10b4a:	f100 0108 	add.w	r1, r0, #8
   10b4e:	7b00      	ldrb	r0, [r0, #12]
   10b50:	f364 0004 	bfi	r0, r4, #0, #5
   10b54:	7108      	strb	r0, [r1, #4]
	return MPU->RLAR;
   10b56:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
   10b5a:	790c      	ldrb	r4, [r1, #4]
   10b5c:	0840      	lsrs	r0, r0, #1
   10b5e:	f360 1447 	bfi	r4, r0, #5, #3
   10b62:	710c      	strb	r4, [r1, #4]
	return MPU->RBAR;
   10b64:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
   10b68:	f021 011f 	bic.w	r1, r1, #31
   10b6c:	6071      	str	r1, [r6, #4]
	return MPU->RLAR;
   10b6e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
   10b72:	f021 011f 	bic.w	r1, r1, #31
   10b76:	6131      	str	r1, [r6, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10b78:	f108 0801 	add.w	r8, r8, #1
   10b7c:	3614      	adds	r6, #20
   10b7e:	350c      	adds	r5, #12
   10b80:	e7a3      	b.n	10aca <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
   10b82:	bf00      	nop
   10b84:	20020f1c 	.word	0x20020f1c
   10b88:	e000ed00 	.word	0xe000ed00
   10b8c:	20021cde 	.word	0x20021cde
   10b90:	0002cf3a 	.word	0x0002cf3a
   10b94:	00030b07 	.word	0x00030b07
   10b98:	0002b3a9 	.word	0x0002b3a9
   10b9c:	0002cf9d 	.word	0x0002cf9d

00010ba0 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
   10ba0:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
   10ba2:	4d1f      	ldr	r5, [pc, #124]	; (10c20 <z_arm_mpu_init+0x80>)
   10ba4:	682c      	ldr	r4, [r5, #0]
   10ba6:	2c08      	cmp	r4, #8
   10ba8:	d910      	bls.n	10bcc <z_arm_mpu_init+0x2c>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
   10baa:	f240 1351 	movw	r3, #337	; 0x151
   10bae:	4a1d      	ldr	r2, [pc, #116]	; (10c24 <z_arm_mpu_init+0x84>)
   10bb0:	491d      	ldr	r1, [pc, #116]	; (10c28 <z_arm_mpu_init+0x88>)
   10bb2:	481e      	ldr	r0, [pc, #120]	; (10c2c <z_arm_mpu_init+0x8c>)
   10bb4:	f013 ff29 	bl	24a0a <assert_print>
   10bb8:	4621      	mov	r1, r4
   10bba:	2208      	movs	r2, #8
   10bbc:	481c      	ldr	r0, [pc, #112]	; (10c30 <z_arm_mpu_init+0x90>)
   10bbe:	f013 ff24 	bl	24a0a <assert_print>
   10bc2:	f240 1151 	movw	r1, #337	; 0x151
	defined(CONFIG_CPU_CORTEX_M4)
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos == 8,
		"Invalid number of MPU regions\n");
#elif defined(NUM_MPU_REGIONS)
	__ASSERT(
   10bc6:	4817      	ldr	r0, [pc, #92]	; (10c24 <z_arm_mpu_init+0x84>)
   10bc8:	f013 ff18 	bl	249fc <assert_post_action>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10bcc:	2000      	movs	r0, #0
	arm_core_mpu_disable();
   10bce:	f7ff ff45 	bl	10a5c <arm_core_mpu_disable>
	MPU->MAIR0 = mair0;
   10bd2:	4b18      	ldr	r3, [pc, #96]	; (10c34 <z_arm_mpu_init+0x94>)
   10bd4:	4a18      	ldr	r2, [pc, #96]	; (10c38 <z_arm_mpu_init+0x98>)
   10bd6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10bda:	4284      	cmp	r4, r0
   10bdc:	d117      	bne.n	10c0e <z_arm_mpu_init+0x6e>
	static_regions_num = mpu_config.num_regions;
   10bde:	4b17      	ldr	r3, [pc, #92]	; (10c3c <z_arm_mpu_init+0x9c>)
   10be0:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
   10be2:	f7ff ff2f 	bl	10a44 <arm_core_mpu_enable>
	__ASSERT(
   10be6:	4b13      	ldr	r3, [pc, #76]	; (10c34 <z_arm_mpu_init+0x94>)
   10be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   10bec:	f3c3 2307 	ubfx	r3, r3, #8, #8
   10bf0:	2b08      	cmp	r3, #8
   10bf2:	d013      	beq.n	10c1c <z_arm_mpu_init+0x7c>
   10bf4:	4912      	ldr	r1, [pc, #72]	; (10c40 <z_arm_mpu_init+0xa0>)
   10bf6:	f240 13bb 	movw	r3, #443	; 0x1bb
   10bfa:	4a0a      	ldr	r2, [pc, #40]	; (10c24 <z_arm_mpu_init+0x84>)
   10bfc:	480b      	ldr	r0, [pc, #44]	; (10c2c <z_arm_mpu_init+0x8c>)
   10bfe:	f013 ff04 	bl	24a0a <assert_print>
   10c02:	4810      	ldr	r0, [pc, #64]	; (10c44 <z_arm_mpu_init+0xa4>)
   10c04:	f013 ff01 	bl	24a0a <assert_print>
   10c08:	f240 11bb 	movw	r1, #443	; 0x1bb
   10c0c:	e7db      	b.n	10bc6 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
   10c0e:	6869      	ldr	r1, [r5, #4]
   10c10:	eb01 1100 	add.w	r1, r1, r0, lsl #4
   10c14:	f7ff fe28 	bl	10868 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10c18:	3001      	adds	r0, #1
   10c1a:	e7de      	b.n	10bda <z_arm_mpu_init+0x3a>
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
   10c1c:	2000      	movs	r0, #0
   10c1e:	bd38      	pop	{r3, r4, r5, pc}
   10c20:	0002ac0c 	.word	0x0002ac0c
   10c24:	0002cf3a 	.word	0x0002cf3a
   10c28:	00030b07 	.word	0x00030b07
   10c2c:	0002b3a9 	.word	0x0002b3a9
   10c30:	0002cfcc 	.word	0x0002cfcc
   10c34:	e000ed00 	.word	0xe000ed00
   10c38:	0044ffaa 	.word	0x0044ffaa
   10c3c:	20021cde 	.word	0x20021cde
   10c40:	0002d000 	.word	0x0002d000
   10c44:	0002d050 	.word	0x0002d050

00010c48 <malloc_prepare>:
					 CONFIG_SRAM_BASE_ADDRESS))
	#endif /* CONFIG_XTENSA */
#endif

static int malloc_prepare(const struct device *unused)
{
   10c48:	b508      	push	{r3, lr}

	/*
	 * Validate that the memory space available for the newlib heap is
	 * greater than the minimum required size.
	 */
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
   10c4a:	4b0b      	ldr	r3, [pc, #44]	; (10c78 <malloc_prepare+0x30>)
   10c4c:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
   10c50:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
   10c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   10c58:	d20c      	bcs.n	10c74 <malloc_prepare+0x2c>
   10c5a:	4908      	ldr	r1, [pc, #32]	; (10c7c <malloc_prepare+0x34>)
   10c5c:	2381      	movs	r3, #129	; 0x81
   10c5e:	4a08      	ldr	r2, [pc, #32]	; (10c80 <malloc_prepare+0x38>)
   10c60:	4808      	ldr	r0, [pc, #32]	; (10c84 <malloc_prepare+0x3c>)
   10c62:	f013 fed2 	bl	24a0a <assert_print>
   10c66:	4808      	ldr	r0, [pc, #32]	; (10c88 <malloc_prepare+0x40>)
   10c68:	f013 fecf 	bl	24a0a <assert_print>
   10c6c:	2181      	movs	r1, #129	; 0x81
   10c6e:	4804      	ldr	r0, [pc, #16]	; (10c80 <malloc_prepare+0x38>)
   10c70:	f013 fec4 	bl	249fc <assert_post_action>
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
   10c74:	2000      	movs	r0, #0
   10c76:	bd08      	pop	{r3, pc}
   10c78:	20036fc0 	.word	0x20036fc0
   10c7c:	0002d0a1 	.word	0x0002d0a1
   10c80:	0002d071 	.word	0x0002d071
   10c84:	0002b3a9 	.word	0x0002b3a9
   10c88:	0002d0e8 	.word	0x0002d0e8

00010c8c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
   10c8c:	4b01      	ldr	r3, [pc, #4]	; (10c94 <__stdout_hook_install+0x8>)
   10c8e:	6018      	str	r0, [r3, #0]
}
   10c90:	4770      	bx	lr
   10c92:	bf00      	nop
   10c94:	20008468 	.word	0x20008468

00010c98 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
   10c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10c9a:	4606      	mov	r6, r0
   10c9c:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
   10c9e:	2400      	movs	r4, #0
		*(buf + i) = _stdin_hook();
   10ca0:	4f06      	ldr	r7, [pc, #24]	; (10cbc <z_impl_zephyr_read_stdin+0x24>)
	for (i = 0; i < nbytes; i++) {
   10ca2:	42ac      	cmp	r4, r5
   10ca4:	da08      	bge.n	10cb8 <z_impl_zephyr_read_stdin+0x20>
		*(buf + i) = _stdin_hook();
   10ca6:	683b      	ldr	r3, [r7, #0]
   10ca8:	4798      	blx	r3
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
   10caa:	280a      	cmp	r0, #10
		*(buf + i) = _stdin_hook();
   10cac:	5530      	strb	r0, [r6, r4]
	for (i = 0; i < nbytes; i++) {
   10cae:	f104 0401 	add.w	r4, r4, #1
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
   10cb2:	d001      	beq.n	10cb8 <z_impl_zephyr_read_stdin+0x20>
   10cb4:	280d      	cmp	r0, #13
   10cb6:	d1f4      	bne.n	10ca2 <z_impl_zephyr_read_stdin+0xa>
			i++;
			break;
		}
	}
	return i;
}
   10cb8:	4620      	mov	r0, r4
   10cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10cbc:	20008464 	.word	0x20008464

00010cc0 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
   10cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10cc2:	460d      	mov	r5, r1
   10cc4:	4f09      	ldr	r7, [pc, #36]	; (10cec <z_impl_zephyr_write_stdout+0x2c>)
   10cc6:	1e46      	subs	r6, r0, #1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
   10cc8:	f1c0 0401 	rsb	r4, r0, #1
   10ccc:	19a3      	adds	r3, r4, r6
   10cce:	429d      	cmp	r5, r3
   10cd0:	dc01      	bgt.n	10cd6 <z_impl_zephyr_write_stdout+0x16>
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
	}
	return nbytes;
}
   10cd2:	4628      	mov	r0, r5
   10cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (*(buf + i) == '\n') {
   10cd6:	7873      	ldrb	r3, [r6, #1]
   10cd8:	2b0a      	cmp	r3, #10
   10cda:	d102      	bne.n	10ce2 <z_impl_zephyr_write_stdout+0x22>
			_stdout_hook('\r');
   10cdc:	200d      	movs	r0, #13
   10cde:	683b      	ldr	r3, [r7, #0]
   10ce0:	4798      	blx	r3
		_stdout_hook(*(buf + i));
   10ce2:	683b      	ldr	r3, [r7, #0]
   10ce4:	f816 0f01 	ldrb.w	r0, [r6, #1]!
   10ce8:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
   10cea:	e7ef      	b.n	10ccc <z_impl_zephyr_write_stdout+0xc>
   10cec:	20008468 	.word	0x20008468

00010cf0 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
   10cf0:	b508      	push	{r3, lr}
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   10cf2:	2105      	movs	r1, #5
   10cf4:	4801      	ldr	r0, [pc, #4]	; (10cfc <_exit+0xc>)
   10cf6:	f7ff ffe3 	bl	10cc0 <z_impl_zephyr_write_stdout>
	_write(1, "exit\n", 5);
	while (1) {
   10cfa:	e7fe      	b.n	10cfa <_exit+0xa>
   10cfc:	0002d16f 	.word	0x0002d16f

00010d00 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
   10d00:	b510      	push	{r4, lr}
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
   10d02:	4c07      	ldr	r4, [pc, #28]	; (10d20 <_sbrk+0x20>)
   10d04:	6823      	ldr	r3, [r4, #0]

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
   10d06:	18c2      	adds	r2, r0, r3
   10d08:	4806      	ldr	r0, [pc, #24]	; (10d24 <_sbrk+0x24>)
   10d0a:	f1c0 5100 	rsb	r1, r0, #536870912	; 0x20000000
   10d0e:	f501 21e0 	add.w	r1, r1, #458752	; 0x70000
   10d12:	428a      	cmp	r2, r1
		heap_sz += count;
   10d14:	bf36      	itet	cc
   10d16:	6022      	strcc	r2, [r4, #0]

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
   10d18:	f04f 30ff 	movcs.w	r0, #4294967295
	ptr = ((char *)HEAP_BASE) + heap_sz;
   10d1c:	18c0      	addcc	r0, r0, r3
	}

	return ret;
}
   10d1e:	bd10      	pop	{r4, pc}
   10d20:	20020f30 	.word	0x20020f30
   10d24:	20036fc0 	.word	0x20036fc0

00010d28 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   10d28:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(lock != NULL);
   10d2a:	4604      	mov	r4, r0
   10d2c:	b958      	cbnz	r0, 10d46 <__retarget_lock_init_recursive+0x1e>
   10d2e:	4911      	ldr	r1, [pc, #68]	; (10d74 <__retarget_lock_init_recursive+0x4c>)
   10d30:	f240 137b 	movw	r3, #379	; 0x17b
   10d34:	4a10      	ldr	r2, [pc, #64]	; (10d78 <__retarget_lock_init_recursive+0x50>)
   10d36:	4811      	ldr	r0, [pc, #68]	; (10d7c <__retarget_lock_init_recursive+0x54>)
   10d38:	f013 fe67 	bl	24a0a <assert_print>
   10d3c:	f240 117b 	movw	r1, #379	; 0x17b
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
#else
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
   10d40:	480d      	ldr	r0, [pc, #52]	; (10d78 <__retarget_lock_init_recursive+0x50>)
   10d42:	f013 fe5b 	bl	249fc <assert_post_action>
	*lock = malloc(sizeof(struct k_mutex));
   10d46:	2014      	movs	r0, #20
   10d48:	f011 ff70 	bl	22c2c <malloc>
   10d4c:	6020      	str	r0, [r4, #0]
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
   10d4e:	b960      	cbnz	r0, 10d6a <__retarget_lock_init_recursive+0x42>
   10d50:	490b      	ldr	r1, [pc, #44]	; (10d80 <__retarget_lock_init_recursive+0x58>)
   10d52:	f240 1383 	movw	r3, #387	; 0x183
   10d56:	4a08      	ldr	r2, [pc, #32]	; (10d78 <__retarget_lock_init_recursive+0x50>)
   10d58:	4808      	ldr	r0, [pc, #32]	; (10d7c <__retarget_lock_init_recursive+0x54>)
   10d5a:	f013 fe56 	bl	24a0a <assert_print>
   10d5e:	4809      	ldr	r0, [pc, #36]	; (10d84 <__retarget_lock_init_recursive+0x5c>)
   10d60:	f013 fe53 	bl	24a0a <assert_print>
   10d64:	f240 1183 	movw	r1, #387	; 0x183
   10d68:	e7ea      	b.n	10d40 <__retarget_lock_init_recursive+0x18>

	k_mutex_init((struct k_mutex *)*lock);
}
   10d6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return z_impl_k_mutex_init(mutex);
   10d6e:	f018 b9c9 	b.w	29104 <z_impl_k_mutex_init>
   10d72:	bf00      	nop
   10d74:	0002d176 	.word	0x0002d176
   10d78:	0002d071 	.word	0x0002d071
   10d7c:	0002b3a9 	.word	0x0002b3a9
   10d80:	0002d175 	.word	0x0002d175
   10d84:	0002d1b1 	.word	0x0002d1b1

00010d88 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   10d88:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(lock != NULL);
   10d8a:	b958      	cbnz	r0, 10da4 <__retarget_lock_acquire_recursive+0x1c>
   10d8c:	4909      	ldr	r1, [pc, #36]	; (10db4 <__retarget_lock_acquire_recursive+0x2c>)
   10d8e:	480a      	ldr	r0, [pc, #40]	; (10db8 <__retarget_lock_acquire_recursive+0x30>)
   10d90:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
   10d94:	4a09      	ldr	r2, [pc, #36]	; (10dbc <__retarget_lock_acquire_recursive+0x34>)
   10d96:	f013 fe38 	bl	24a0a <assert_print>
   10d9a:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
   10d9e:	4807      	ldr	r0, [pc, #28]	; (10dbc <__retarget_lock_acquire_recursive+0x34>)
   10da0:	f013 fe2c 	bl	249fc <assert_post_action>
	return z_impl_k_mutex_lock(mutex, timeout);
   10da4:	f04f 32ff 	mov.w	r2, #4294967295
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   10da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   10dac:	f04f 33ff 	mov.w	r3, #4294967295
   10db0:	f00e bc64 	b.w	1f67c <z_impl_k_mutex_lock>
   10db4:	0002d176 	.word	0x0002d176
   10db8:	0002b3a9 	.word	0x0002b3a9
   10dbc:	0002d071 	.word	0x0002d071

00010dc0 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   10dc0:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(lock != NULL);
   10dc2:	b958      	cbnz	r0, 10ddc <__retarget_lock_release_recursive+0x1c>
   10dc4:	4907      	ldr	r1, [pc, #28]	; (10de4 <__retarget_lock_release_recursive+0x24>)
   10dc6:	4808      	ldr	r0, [pc, #32]	; (10de8 <__retarget_lock_release_recursive+0x28>)
   10dc8:	f44f 73e2 	mov.w	r3, #452	; 0x1c4
   10dcc:	4a07      	ldr	r2, [pc, #28]	; (10dec <__retarget_lock_release_recursive+0x2c>)
   10dce:	f013 fe1c 	bl	24a0a <assert_print>
   10dd2:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
   10dd6:	4805      	ldr	r0, [pc, #20]	; (10dec <__retarget_lock_release_recursive+0x2c>)
   10dd8:	f013 fe10 	bl	249fc <assert_post_action>
	k_mutex_unlock((struct k_mutex *)lock);
}
   10ddc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   10de0:	f00e bd1c 	b.w	1f81c <z_impl_k_mutex_unlock>
   10de4:	0002d176 	.word	0x0002d176
   10de8:	0002b3a9 	.word	0x0002b3a9
   10dec:	0002d071 	.word	0x0002d071

00010df0 <__chk_fail>:
/* This function gets called if static buffer overflow detection is enabled
 * on stdlib side (Newlib here), in case such an overflow is detected. Newlib
 * provides an implementation not suitable for us, so we override it here.
 */
__weak FUNC_NORETURN void __chk_fail(void)
{
   10df0:	b508      	push	{r3, lr}
   10df2:	211d      	movs	r1, #29
   10df4:	4804      	ldr	r0, [pc, #16]	; (10e08 <__chk_fail+0x18>)
   10df6:	f7ff ff63 	bl	10cc0 <z_impl_zephyr_write_stdout>
	static const char chk_fail_msg[] = "* buffer overflow detected *\n";
	_write(2, chk_fail_msg, sizeof(chk_fail_msg) - 1);
	k_oops();
   10dfa:	4040      	eors	r0, r0
   10dfc:	f380 8811 	msr	BASEPRI, r0
   10e00:	f04f 0003 	mov.w	r0, #3
   10e04:	df02      	svc	2
	CODE_UNREACHABLE;
   10e06:	bf00      	nop
   10e08:	0002d1d4 	.word	0x0002d1d4

00010e0c <remoteproc_mgr_boot>:
	 * this case do the remainder of actions to properly configure and
	 * boot the Network MCU.
	 */

	/* Release the Network MCU, 'Release force off signal' */
	NRF_RESET->NETWORK.FORCEOFF = RESET_NETWORK_FORCEOFF_FORCEOFF_Release;
   10e0c:	2000      	movs	r0, #0
   10e0e:	4b02      	ldr	r3, [pc, #8]	; (10e18 <remoteproc_mgr_boot+0xc>)
   10e10:	f8c3 0614 	str.w	r0, [r3, #1556]	; 0x614

	LOG_DBG("Network MCU released.");
#endif /* !CONFIG_TRUSTED_EXECUTION_SECURE */

	return 0;
}
   10e14:	4770      	bx	lr
   10e16:	bf00      	nop
   10e18:	40005000 	.word	0x40005000

00010e1c <bt_hex>:
	static const char hex[] = "0123456789abcdef";
	static char str[129];
	const uint8_t *b = buf;
	size_t i;

	len = MIN(len, (sizeof(str) - 1) / 2);
   10e1c:	4b0e      	ldr	r3, [pc, #56]	; (10e58 <bt_hex+0x3c>)
   10e1e:	2940      	cmp	r1, #64	; 0x40
   10e20:	bf28      	it	cs
   10e22:	2140      	movcs	r1, #64	; 0x40
{
   10e24:	b570      	push	{r4, r5, r6, lr}
   10e26:	461d      	mov	r5, r3

	for (i = 0; i < len; i++) {
		str[i * 2] = hex[b[i] >> 4];
   10e28:	4c0c      	ldr	r4, [pc, #48]	; (10e5c <bt_hex+0x40>)
   10e2a:	1846      	adds	r6, r0, r1
	for (i = 0; i < len; i++) {
   10e2c:	42b0      	cmp	r0, r6
   10e2e:	f103 0302 	add.w	r3, r3, #2
   10e32:	d104      	bne.n	10e3e <bt_hex+0x22>
		str[i * 2 + 1] = hex[b[i] & 0xf];
	}

	str[i * 2] = '\0';
   10e34:	2300      	movs	r3, #0
   10e36:	f805 3011 	strb.w	r3, [r5, r1, lsl #1]

	return str;
}
   10e3a:	4807      	ldr	r0, [pc, #28]	; (10e58 <bt_hex+0x3c>)
   10e3c:	bd70      	pop	{r4, r5, r6, pc}
		str[i * 2] = hex[b[i] >> 4];
   10e3e:	7802      	ldrb	r2, [r0, #0]
   10e40:	0912      	lsrs	r2, r2, #4
   10e42:	5ca2      	ldrb	r2, [r4, r2]
   10e44:	f803 2c02 	strb.w	r2, [r3, #-2]
		str[i * 2 + 1] = hex[b[i] & 0xf];
   10e48:	f810 2b01 	ldrb.w	r2, [r0], #1
   10e4c:	f002 020f 	and.w	r2, r2, #15
   10e50:	5ca2      	ldrb	r2, [r4, r2]
   10e52:	f803 2c01 	strb.w	r2, [r3, #-1]
	for (i = 0; i < len; i++) {
   10e56:	e7e9      	b.n	10e2c <bt_hex+0x10>
   10e58:	20021cfd 	.word	0x20021cfd
   10e5c:	0002d234 	.word	0x0002d234

00010e60 <bt_addr_le_str>:

	return str;
}

const char *bt_addr_le_str(const bt_addr_le_t *addr)
{
   10e60:	b530      	push	{r4, r5, lr}
	switch (addr->type) {
   10e62:	7803      	ldrb	r3, [r0, #0]
   10e64:	b08b      	sub	sp, #44	; 0x2c
   10e66:	4604      	mov	r4, r0
   10e68:	ad07      	add	r5, sp, #28
   10e6a:	2b03      	cmp	r3, #3
   10e6c:	d821      	bhi.n	10eb2 <bt_addr_le_str+0x52>
   10e6e:	e8df f003 	tbb	[pc, r3]
   10e72:	1a02      	.short	0x1a02
   10e74:	1e1c      	.short	0x1e1c
		strcpy(type, "public");
   10e76:	4912      	ldr	r1, [pc, #72]	; (10ec0 <bt_addr_le_str+0x60>)
		strcpy(type, "random");
   10e78:	4628      	mov	r0, r5
   10e7a:	f018 fc8e 	bl	2979a <strcpy>
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
   10e7e:	9505      	str	r5, [sp, #20]
   10e80:	7863      	ldrb	r3, [r4, #1]
   10e82:	211e      	movs	r1, #30
   10e84:	9304      	str	r3, [sp, #16]
   10e86:	78a3      	ldrb	r3, [r4, #2]
   10e88:	4a0e      	ldr	r2, [pc, #56]	; (10ec4 <bt_addr_le_str+0x64>)
   10e8a:	9303      	str	r3, [sp, #12]
   10e8c:	78e3      	ldrb	r3, [r4, #3]
   10e8e:	480e      	ldr	r0, [pc, #56]	; (10ec8 <bt_addr_le_str+0x68>)
   10e90:	9302      	str	r3, [sp, #8]
   10e92:	7923      	ldrb	r3, [r4, #4]
   10e94:	9301      	str	r3, [sp, #4]
   10e96:	7963      	ldrb	r3, [r4, #5]
   10e98:	9300      	str	r3, [sp, #0]
   10e9a:	79a3      	ldrb	r3, [r4, #6]
   10e9c:	f013 fc00 	bl	246a0 <snprintk>
	static char str[BT_ADDR_LE_STR_LEN];

	bt_addr_le_to_str(addr, str, sizeof(str));

	return str;
}
   10ea0:	4809      	ldr	r0, [pc, #36]	; (10ec8 <bt_addr_le_str+0x68>)
   10ea2:	b00b      	add	sp, #44	; 0x2c
   10ea4:	bd30      	pop	{r4, r5, pc}
		strcpy(type, "random");
   10ea6:	4909      	ldr	r1, [pc, #36]	; (10ecc <bt_addr_le_str+0x6c>)
   10ea8:	e7e6      	b.n	10e78 <bt_addr_le_str+0x18>
		strcpy(type, "public-id");
   10eaa:	4909      	ldr	r1, [pc, #36]	; (10ed0 <bt_addr_le_str+0x70>)
   10eac:	e7e4      	b.n	10e78 <bt_addr_le_str+0x18>
		strcpy(type, "random-id");
   10eae:	4909      	ldr	r1, [pc, #36]	; (10ed4 <bt_addr_le_str+0x74>)
   10eb0:	e7e2      	b.n	10e78 <bt_addr_le_str+0x18>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
   10eb2:	210a      	movs	r1, #10
   10eb4:	4628      	mov	r0, r5
   10eb6:	4a08      	ldr	r2, [pc, #32]	; (10ed8 <bt_addr_le_str+0x78>)
   10eb8:	f013 fbf2 	bl	246a0 <snprintk>
		break;
   10ebc:	e7df      	b.n	10e7e <bt_addr_le_str+0x1e>
   10ebe:	bf00      	nop
   10ec0:	0002b47d 	.word	0x0002b47d
   10ec4:	0002b49f 	.word	0x0002b49f
   10ec8:	20021cdf 	.word	0x20021cdf
   10ecc:	0002b484 	.word	0x0002b484
   10ed0:	0002b48b 	.word	0x0002b48b
   10ed4:	0002b495 	.word	0x0002b495
   10ed8:	0002eba4 	.word	0x0002eba4

00010edc <long_wq_init>:
{
	return k_work_submit_to_queue(&bt_long_wq, work);
}

static int long_wq_init(const struct device *d)
{
   10edc:	b530      	push	{r4, r5, lr}
	ARG_UNUSED(d);

	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   10ede:	2400      	movs	r4, #0

	k_work_queue_init(&bt_long_wq);
   10ee0:	4d09      	ldr	r5, [pc, #36]	; (10f08 <long_wq_init+0x2c>)
	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   10ee2:	4b0a      	ldr	r3, [pc, #40]	; (10f0c <long_wq_init+0x30>)
{
   10ee4:	b085      	sub	sp, #20
	k_work_queue_init(&bt_long_wq);
   10ee6:	4628      	mov	r0, r5
	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   10ee8:	9302      	str	r3, [sp, #8]
   10eea:	9403      	str	r4, [sp, #12]
	k_work_queue_init(&bt_long_wq);
   10eec:	f00f f99c 	bl	20228 <k_work_queue_init>

	k_work_queue_start(&bt_long_wq, bt_lw_stack_area,
   10ef0:	ab02      	add	r3, sp, #8
   10ef2:	4628      	mov	r0, r5
   10ef4:	9300      	str	r3, [sp, #0]
   10ef6:	f44f 62a3 	mov.w	r2, #1304	; 0x518
   10efa:	230a      	movs	r3, #10
   10efc:	4904      	ldr	r1, [pc, #16]	; (10f10 <long_wq_init+0x34>)
   10efe:	f00f f9ad 	bl	2025c <k_work_queue_start>
			   K_THREAD_STACK_SIZEOF(bt_lw_stack_area),
			   CONFIG_BT_LONG_WQ_PRIO, &cfg);

	return 0;
}
   10f02:	4620      	mov	r0, r4
   10f04:	b005      	add	sp, #20
   10f06:	bd30      	pop	{r4, r5, pc}
   10f08:	200094e8 	.word	0x200094e8
   10f0c:	0002d24c 	.word	0x0002d24c
   10f10:	20031450 	.word	0x20031450

00010f14 <bt_long_wq_schedule>:
{
   10f14:	4601      	mov	r1, r0
	return k_work_schedule_for_queue(&bt_long_wq, dwork, timeout);
   10f16:	4801      	ldr	r0, [pc, #4]	; (10f1c <bt_long_wq_schedule+0x8>)
   10f18:	f00f bac2 	b.w	204a0 <k_work_schedule_for_queue>
   10f1c:	200094e8 	.word	0x200094e8

00010f20 <uuid_to_uuid128>:
		0x00000000, 0x0000, 0x1000, 0x8000, 0x00805F9B34FB) }
};

static void uuid_to_uuid128(const struct bt_uuid *src, struct bt_uuid_128 *dst)
{
	switch (src->type) {
   10f20:	7803      	ldrb	r3, [r0, #0]
{
   10f22:	b530      	push	{r4, r5, lr}
	switch (src->type) {
   10f24:	2b01      	cmp	r3, #1
   10f26:	d013      	beq.n	10f50 <uuid_to_uuid128+0x30>
   10f28:	2b02      	cmp	r3, #2
   10f2a:	d027      	beq.n	10f7c <uuid_to_uuid128+0x5c>
   10f2c:	b97b      	cbnz	r3, 10f4e <uuid_to_uuid128+0x2e>
	case BT_UUID_TYPE_16:
		*dst = uuid128_base;
   10f2e:	460a      	mov	r2, r1
   10f30:	4b18      	ldr	r3, [pc, #96]	; (10f94 <uuid_to_uuid128+0x74>)
   10f32:	f103 0410 	add.w	r4, r3, #16
   10f36:	f853 5b04 	ldr.w	r5, [r3], #4
   10f3a:	42a3      	cmp	r3, r4
   10f3c:	f842 5b04 	str.w	r5, [r2], #4
   10f40:	d1f9      	bne.n	10f36 <uuid_to_uuid128+0x16>
   10f42:	781b      	ldrb	r3, [r3, #0]
   10f44:	7013      	strb	r3, [r2, #0]
		sys_put_le16(BT_UUID_16(src)->val,
   10f46:	8843      	ldrh	r3, [r0, #2]
	dst[0] = val;
   10f48:	734b      	strb	r3, [r1, #13]
	dst[1] = val >> 8;
   10f4a:	0a1b      	lsrs	r3, r3, #8
   10f4c:	738b      	strb	r3, [r1, #14]
		return;
	case BT_UUID_TYPE_128:
		memcpy(dst, src, sizeof(*dst));
		return;
	}
}
   10f4e:	bd30      	pop	{r4, r5, pc}
		*dst = uuid128_base;
   10f50:	460a      	mov	r2, r1
   10f52:	4b10      	ldr	r3, [pc, #64]	; (10f94 <uuid_to_uuid128+0x74>)
   10f54:	f103 0410 	add.w	r4, r3, #16
   10f58:	f853 5b04 	ldr.w	r5, [r3], #4
   10f5c:	42a3      	cmp	r3, r4
   10f5e:	f842 5b04 	str.w	r5, [r2], #4
   10f62:	d1f9      	bne.n	10f58 <uuid_to_uuid128+0x38>
   10f64:	781b      	ldrb	r3, [r3, #0]
   10f66:	7013      	strb	r3, [r2, #0]
		sys_put_le32(BT_UUID_32(src)->val,
   10f68:	6843      	ldr	r3, [r0, #4]
   10f6a:	f3c3 2207 	ubfx	r2, r3, #8, #8
	dst[0] = val;
   10f6e:	734b      	strb	r3, [r1, #13]
	sys_put_le16(val >> 16, &dst[2]);
   10f70:	0c1b      	lsrs	r3, r3, #16
	dst[0] = val;
   10f72:	73cb      	strb	r3, [r1, #15]
	dst[1] = val >> 8;
   10f74:	0a1b      	lsrs	r3, r3, #8
   10f76:	738a      	strb	r2, [r1, #14]
   10f78:	740b      	strb	r3, [r1, #16]
}
   10f7a:	e7e8      	b.n	10f4e <uuid_to_uuid128+0x2e>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   10f7c:	f100 0310 	add.w	r3, r0, #16
   10f80:	f850 2b04 	ldr.w	r2, [r0], #4
   10f84:	4298      	cmp	r0, r3
   10f86:	f841 2b04 	str.w	r2, [r1], #4
   10f8a:	d1f9      	bne.n	10f80 <uuid_to_uuid128+0x60>
   10f8c:	7803      	ldrb	r3, [r0, #0]
   10f8e:	700b      	strb	r3, [r1, #0]
   10f90:	e7dd      	b.n	10f4e <uuid_to_uuid128+0x2e>
   10f92:	bf00      	nop
   10f94:	0002d255 	.word	0x0002d255

00010f98 <bt_buf_get_rx>:
			  BT_BUF_RX_SIZE, 8,
			  NULL);
#endif /* CONFIG_BT_HCI_ACL_FLOW_CONTROL */

struct net_buf *bt_buf_get_rx(enum bt_buf_type type, k_timeout_t timeout)
{
   10f98:	b538      	push	{r3, r4, r5, lr}
   10f9a:	4605      	mov	r5, r0
	struct net_buf *buf;

	__ASSERT(type == BT_BUF_EVT || type == BT_BUF_ACL_IN ||
   10f9c:	2d01      	cmp	r5, #1
{
   10f9e:	4610      	mov	r0, r2
   10fa0:	4619      	mov	r1, r3
	__ASSERT(type == BT_BUF_EVT || type == BT_BUF_ACL_IN ||
   10fa2:	d010      	beq.n	10fc6 <bt_buf_get_rx+0x2e>
   10fa4:	2d03      	cmp	r5, #3
   10fa6:	d01a      	beq.n	10fde <bt_buf_get_rx+0x46>
   10fa8:	2d05      	cmp	r5, #5
   10faa:	d018      	beq.n	10fde <bt_buf_get_rx+0x46>
   10fac:	490e      	ldr	r1, [pc, #56]	; (10fe8 <bt_buf_get_rx+0x50>)
   10fae:	233d      	movs	r3, #61	; 0x3d
   10fb0:	4a0e      	ldr	r2, [pc, #56]	; (10fec <bt_buf_get_rx+0x54>)
   10fb2:	480f      	ldr	r0, [pc, #60]	; (10ff0 <bt_buf_get_rx+0x58>)
   10fb4:	f013 fd29 	bl	24a0a <assert_print>
   10fb8:	480e      	ldr	r0, [pc, #56]	; (10ff4 <bt_buf_get_rx+0x5c>)
   10fba:	f013 fd26 	bl	24a0a <assert_print>
   10fbe:	213d      	movs	r1, #61	; 0x3d
   10fc0:	480a      	ldr	r0, [pc, #40]	; (10fec <bt_buf_get_rx+0x54>)
   10fc2:	f013 fd1b 	bl	249fc <assert_post_action>
	return net_buf_alloc_fixed(pool, timeout);
   10fc6:	480c      	ldr	r0, [pc, #48]	; (10ff8 <bt_buf_get_rx+0x60>)
   10fc8:	f016 fceb 	bl	279a2 <net_buf_alloc_fixed>
   10fcc:	4604      	mov	r4, r0
	}
#else
	buf = net_buf_alloc(&hci_rx_pool, timeout);
#endif

	if (buf) {
   10fce:	b120      	cbz	r0, 10fda <bt_buf_get_rx+0x42>
	net_buf_simple_reserve(&buf->b, reserve);
   10fd0:	2101      	movs	r1, #1
   10fd2:	300c      	adds	r0, #12
   10fd4:	f007 ff44 	bl	18e60 <net_buf_simple_reserve>
 *  @param buf   Bluetooth buffer
 *  @param type  The BT_* type to set the buffer to
 */
static inline void bt_buf_set_type(struct net_buf *buf, enum bt_buf_type type)
{
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   10fd8:	7625      	strb	r5, [r4, #24]
		net_buf_reserve(buf, BT_BUF_RESERVE);
		bt_buf_set_type(buf, type);
	}

	return buf;
}
   10fda:	4620      	mov	r0, r4
   10fdc:	bd38      	pop	{r3, r4, r5, pc}
	return net_buf_alloc_fixed(pool, timeout);
   10fde:	4602      	mov	r2, r0
   10fe0:	460b      	mov	r3, r1
   10fe2:	4806      	ldr	r0, [pc, #24]	; (10ffc <bt_buf_get_rx+0x64>)
   10fe4:	e7f0      	b.n	10fc8 <bt_buf_get_rx+0x30>
   10fe6:	bf00      	nop
   10fe8:	0002d295 	.word	0x0002d295
   10fec:	0002d266 	.word	0x0002d266
   10ff0:	0002b3a9 	.word	0x0002b3a9
   10ff4:	0002d2da 	.word	0x0002d2da
   10ff8:	20008c84 	.word	0x20008c84
   10ffc:	20008be8 	.word	0x20008be8

00011000 <bt_buf_get_cmd_complete>:

struct net_buf *bt_buf_get_cmd_complete(k_timeout_t timeout)
{
   11000:	b510      	push	{r4, lr}
   11002:	460b      	mov	r3, r1
	struct net_buf *buf;

	if (bt_dev.sent_cmd) {
   11004:	490a      	ldr	r1, [pc, #40]	; (11030 <bt_buf_get_cmd_complete+0x30>)
{
   11006:	4602      	mov	r2, r0
	if (bt_dev.sent_cmd) {
   11008:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
   1100c:	b920      	cbnz	r0, 11018 <bt_buf_get_cmd_complete+0x18>

		return buf;
	}

	return bt_buf_get_rx(BT_BUF_EVT, timeout);
}
   1100e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return bt_buf_get_rx(BT_BUF_EVT, timeout);
   11012:	2001      	movs	r0, #1
   11014:	f7ff bfc0 	b.w	10f98 <bt_buf_get_rx>
		buf = net_buf_ref(bt_dev.sent_cmd);
   11018:	f008 f878 	bl	1910c <net_buf_ref>
   1101c:	2101      	movs	r1, #1
		buf->len = 0U;
   1101e:	2300      	movs	r3, #0
		buf = net_buf_ref(bt_dev.sent_cmd);
   11020:	4604      	mov	r4, r0
   11022:	7601      	strb	r1, [r0, #24]
		buf->len = 0U;
   11024:	8203      	strh	r3, [r0, #16]
	net_buf_simple_reserve(&buf->b, reserve);
   11026:	300c      	adds	r0, #12
   11028:	f007 ff1a 	bl	18e60 <net_buf_simple_reserve>
}
   1102c:	4620      	mov	r0, r4
   1102e:	bd10      	pop	{r4, pc}
   11030:	20008000 	.word	0x20008000

00011034 <bt_buf_get_evt>:

struct net_buf *bt_buf_get_evt(uint8_t evt, bool discardable,
			       k_timeout_t timeout)
{
   11034:	b570      	push	{r4, r5, r6, lr}
   11036:	4604      	mov	r4, r0
	switch (evt) {
   11038:	2c0f      	cmp	r4, #15
{
   1103a:	460d      	mov	r5, r1
   1103c:	4610      	mov	r0, r2
   1103e:	4619      	mov	r1, r3
	switch (evt) {
   11040:	d805      	bhi.n	1104e <bt_buf_get_evt+0x1a>
   11042:	2c0d      	cmp	r4, #13
   11044:	d90d      	bls.n	11062 <bt_buf_get_evt+0x2e>
			return buf;
		}

		return bt_buf_get_rx(BT_BUF_EVT, timeout);
	}
}
   11046:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_buf_get_cmd_complete(timeout);
   1104a:	f7ff bfd9 	b.w	11000 <bt_buf_get_cmd_complete>
	switch (evt) {
   1104e:	2c13      	cmp	r4, #19
   11050:	d107      	bne.n	11062 <bt_buf_get_evt+0x2e>
	return net_buf_alloc_fixed(pool, timeout);
   11052:	480c      	ldr	r0, [pc, #48]	; (11084 <bt_buf_get_evt+0x50>)
   11054:	f016 fca5 	bl	279a2 <net_buf_alloc_fixed>
			if (buf) {
   11058:	4604      	mov	r4, r0
   1105a:	b938      	cbnz	r0, 1106c <bt_buf_get_evt+0x38>
{
   1105c:	2400      	movs	r4, #0
}
   1105e:	4620      	mov	r0, r4
   11060:	bd70      	pop	{r4, r5, r6, pc}
   11062:	4602      	mov	r2, r0
   11064:	460b      	mov	r3, r1
		if (discardable) {
   11066:	b145      	cbz	r5, 1107a <bt_buf_get_evt+0x46>
   11068:	4807      	ldr	r0, [pc, #28]	; (11088 <bt_buf_get_evt+0x54>)
   1106a:	e7f3      	b.n	11054 <bt_buf_get_evt+0x20>
	net_buf_simple_reserve(&buf->b, reserve);
   1106c:	2101      	movs	r1, #1
   1106e:	300c      	adds	r0, #12
   11070:	f007 fef6 	bl	18e60 <net_buf_simple_reserve>
   11074:	2301      	movs	r3, #1
   11076:	7623      	strb	r3, [r4, #24]
}
   11078:	e7f1      	b.n	1105e <bt_buf_get_evt+0x2a>
		return bt_buf_get_rx(BT_BUF_EVT, timeout);
   1107a:	2001      	movs	r0, #1
}
   1107c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_buf_get_rx(BT_BUF_EVT, timeout);
   11080:	f7ff bf8a 	b.w	10f98 <bt_buf_get_rx>
   11084:	20008d20 	.word	0x20008d20
   11088:	20008c50 	.word	0x20008c50

0001108c <hci_disconn_complete_prio>:
{
   1108c:	b538      	push	{r3, r4, r5, lr}
	struct bt_hci_evt_disconn_complete *evt = (void *)buf->data;
   1108e:	68c3      	ldr	r3, [r0, #12]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11090:	f8b3 4001 	ldrh.w	r4, [r3, #1]
	if (evt->status) {
   11094:	781b      	ldrb	r3, [r3, #0]
   11096:	b963      	cbnz	r3, 110b2 <hci_disconn_complete_prio+0x26>
	conn = bt_conn_lookup_handle(handle);
   11098:	4620      	mov	r0, r4
   1109a:	f002 ff09 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   1109e:	4605      	mov	r5, r0
   110a0:	b940      	cbnz	r0, 110b4 <hci_disconn_complete_prio+0x28>
		if (!disconnected_handles[i]) {
   110a2:	4b08      	ldr	r3, [pc, #32]	; (110c4 <hci_disconn_complete_prio+0x38>)
   110a4:	881a      	ldrh	r2, [r3, #0]
   110a6:	b922      	cbnz	r2, 110b2 <hci_disconn_complete_prio+0x26>
			disconnected_handles[i] = ~BT_ACL_HANDLE_MASK | handle;
   110a8:	ea6f 5004 	mvn.w	r0, r4, lsl #20
   110ac:	ea6f 5010 	mvn.w	r0, r0, lsr #20
   110b0:	8018      	strh	r0, [r3, #0]
}
   110b2:	bd38      	pop	{r3, r4, r5, pc}
	bt_conn_set_state(conn, BT_CONN_DISCONNECT_COMPLETE);
   110b4:	2101      	movs	r1, #1
   110b6:	f002 ff03 	bl	13ec0 <bt_conn_set_state>
	bt_conn_unref(conn);
   110ba:	4628      	mov	r0, r5
}
   110bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	bt_conn_unref(conn);
   110c0:	f002 bec6 	b.w	13e50 <bt_conn_unref>
   110c4:	200214ea 	.word	0x200214ea

000110c8 <find_pending_connect.part.0>:
static struct bt_conn *find_pending_connect(uint8_t role, bt_addr_le_t *peer_addr)
   110c8:	b510      	push	{r4, lr}
		conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id, peer_addr,
   110ca:	4c08      	ldr	r4, [pc, #32]	; (110ec <find_pending_connect.part.0+0x24>)
static struct bt_conn *find_pending_connect(uint8_t role, bt_addr_le_t *peer_addr)
   110cc:	4601      	mov	r1, r0
		conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id, peer_addr,
   110ce:	2205      	movs	r2, #5
   110d0:	f894 0067 	ldrb.w	r0, [r4, #103]	; 0x67
   110d4:	f003 f9c8 	bl	14468 <bt_conn_lookup_state_le>
		if (!conn) {
   110d8:	b938      	cbnz	r0, 110ea <find_pending_connect.part.0+0x22>
			conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id,
   110da:	f894 0067 	ldrb.w	r0, [r4, #103]	; 0x67
   110de:	2204      	movs	r2, #4
}
   110e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id,
   110e4:	4902      	ldr	r1, [pc, #8]	; (110f0 <find_pending_connect.part.0+0x28>)
   110e6:	f003 b9bf 	b.w	14468 <bt_conn_lookup_state_le>
}
   110ea:	bd10      	pop	{r4, pc}
   110ec:	20008000 	.word	0x20008000
   110f0:	0002d21a 	.word	0x0002d21a

000110f4 <hci_data_buf_overflow>:
{
   110f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_WRN("Data buffer overflow (link type 0x%02x)", evt->link_type);
   110f6:	68c3      	ldr	r3, [r0, #12]
   110f8:	2202      	movs	r2, #2
   110fa:	781b      	ldrb	r3, [r3, #0]
   110fc:	4906      	ldr	r1, [pc, #24]	; (11118 <hci_data_buf_overflow+0x24>)
   110fe:	9303      	str	r3, [sp, #12]
   11100:	4b06      	ldr	r3, [pc, #24]	; (1111c <hci_data_buf_overflow+0x28>)
   11102:	9302      	str	r3, [sp, #8]
   11104:	2300      	movs	r3, #0
   11106:	4618      	mov	r0, r3
   11108:	e9cd 3300 	strd	r3, r3, [sp]
   1110c:	f014 fdfb 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11110:	b005      	add	sp, #20
   11112:	f85d fb04 	ldr.w	pc, [sp], #4
   11116:	bf00      	nop
   11118:	0002a3fc 	.word	0x0002a3fc
   1111c:	0002d2fa 	.word	0x0002d2fa

00011120 <rx_queue_put>:
{
   11120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   11122:	4601      	mov	r1, r0
	net_buf_slist_put(&bt_dev.rx_queue, buf);
   11124:	480b      	ldr	r0, [pc, #44]	; (11154 <rx_queue_put+0x34>)
   11126:	f007 fec1 	bl	18eac <net_buf_slist_put>
	const int err = k_work_submit_to_queue(&bt_workq, &rx_work);
   1112a:	490b      	ldr	r1, [pc, #44]	; (11158 <rx_queue_put+0x38>)
   1112c:	480b      	ldr	r0, [pc, #44]	; (1115c <rx_queue_put+0x3c>)
   1112e:	f018 f881 	bl	29234 <k_work_submit_to_queue>
	if (err < 0) {
   11132:	2800      	cmp	r0, #0
   11134:	da0a      	bge.n	1114c <rx_queue_put+0x2c>
		LOG_ERR("Could not submit rx_work: %d", err);
   11136:	4b0a      	ldr	r3, [pc, #40]	; (11160 <rx_queue_put+0x40>)
   11138:	9003      	str	r0, [sp, #12]
   1113a:	9302      	str	r3, [sp, #8]
   1113c:	2300      	movs	r3, #0
   1113e:	2201      	movs	r2, #1
   11140:	4618      	mov	r0, r3
   11142:	e9cd 3300 	strd	r3, r3, [sp]
   11146:	4907      	ldr	r1, [pc, #28]	; (11164 <rx_queue_put+0x44>)
   11148:	f014 fddd 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   1114c:	b005      	add	sp, #20
   1114e:	f85d fb04 	ldr.w	pc, [sp], #4
   11152:	bf00      	nop
   11154:	2000813c 	.word	0x2000813c
   11158:	200084a8 	.word	0x200084a8
   1115c:	20009618 	.word	0x20009618
   11160:	0002d322 	.word	0x0002d322
   11164:	0002a3fc 	.word	0x0002a3fc

00011168 <hci_hardware_error>:
{
   11168:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 *
 * @return Pointer to the old beginning of the buffer data.
 */
static inline void *net_buf_pull_mem(struct net_buf *buf, size_t len)
{
	return net_buf_simple_pull_mem(&buf->b, len);
   1116a:	2101      	movs	r1, #1
   1116c:	300c      	adds	r0, #12
   1116e:	f008 f88d 	bl	1928c <net_buf_simple_pull_mem>
	LOG_ERR("Hardware error, hardware code: %d", evt->hardware_code);
   11172:	7803      	ldrb	r3, [r0, #0]
   11174:	2201      	movs	r2, #1
   11176:	9303      	str	r3, [sp, #12]
   11178:	4b05      	ldr	r3, [pc, #20]	; (11190 <hci_hardware_error+0x28>)
   1117a:	4906      	ldr	r1, [pc, #24]	; (11194 <hci_hardware_error+0x2c>)
   1117c:	9302      	str	r3, [sp, #8]
   1117e:	2300      	movs	r3, #0
   11180:	4618      	mov	r0, r3
   11182:	e9cd 3300 	strd	r3, r3, [sp]
   11186:	f014 fdbe 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   1118a:	b005      	add	sp, #20
   1118c:	f85d fb04 	ldr.w	pc, [sp], #4
   11190:	0002d33f 	.word	0x0002d33f
   11194:	0002a3fc 	.word	0x0002a3fc

00011198 <le_data_len_change>:
{
   11198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   1119a:	68c3      	ldr	r3, [r0, #12]
   1119c:	881c      	ldrh	r4, [r3, #0]
	conn = bt_conn_lookup_handle(handle);
   1119e:	4620      	mov	r0, r4
   111a0:	f002 fe86 	bl	13eb0 <bt_conn_lookup_handle>
   111a4:	4603      	mov	r3, r0
	if (!conn) {
   111a6:	b950      	cbnz	r0, 111be <le_data_len_change+0x26>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   111a8:	4a07      	ldr	r2, [pc, #28]	; (111c8 <le_data_len_change+0x30>)
   111aa:	4908      	ldr	r1, [pc, #32]	; (111cc <le_data_len_change+0x34>)
   111ac:	e9cd 0201 	strd	r0, r2, [sp, #4]
   111b0:	9403      	str	r4, [sp, #12]
   111b2:	2201      	movs	r2, #1
   111b4:	9000      	str	r0, [sp, #0]
   111b6:	f014 fda6 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   111ba:	b004      	add	sp, #16
   111bc:	bd10      	pop	{r4, pc}
   111be:	b004      	add	sp, #16
   111c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_conn_unref(conn);
   111c4:	f002 be44 	b.w	13e50 <bt_conn_unref>
   111c8:	0002d361 	.word	0x0002d361
   111cc:	0002a3fc 	.word	0x0002a3fc

000111d0 <le_phy_update_complete>:
{
   111d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   111d2:	68c3      	ldr	r3, [r0, #12]
   111d4:	f8b3 4001 	ldrh.w	r4, [r3, #1]
	conn = bt_conn_lookup_handle(handle);
   111d8:	4620      	mov	r0, r4
   111da:	f002 fe69 	bl	13eb0 <bt_conn_lookup_handle>
   111de:	4603      	mov	r3, r0
	if (!conn) {
   111e0:	b950      	cbnz	r0, 111f8 <le_phy_update_complete+0x28>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   111e2:	4a08      	ldr	r2, [pc, #32]	; (11204 <le_phy_update_complete+0x34>)
   111e4:	4908      	ldr	r1, [pc, #32]	; (11208 <le_phy_update_complete+0x38>)
   111e6:	e9cd 0201 	strd	r0, r2, [sp, #4]
   111ea:	9403      	str	r4, [sp, #12]
   111ec:	2201      	movs	r2, #1
   111ee:	9000      	str	r0, [sp, #0]
   111f0:	f014 fd89 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   111f4:	b004      	add	sp, #16
   111f6:	bd10      	pop	{r4, pc}
   111f8:	b004      	add	sp, #16
   111fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_conn_unref(conn);
   111fe:	f002 be27 	b.w	13e50 <bt_conn_unref>
   11202:	bf00      	nop
   11204:	0002d361 	.word	0x0002d361
   11208:	0002a3fc 	.word	0x0002a3fc

0001120c <hci_disconn_complete>:
{
   1120c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_disconn_complete *evt = (void *)buf->data;
   1120e:	68c5      	ldr	r5, [r0, #12]
{
   11210:	b085      	sub	sp, #20
	if (evt->status) {
   11212:	782e      	ldrb	r6, [r5, #0]
   11214:	b986      	cbnz	r6, 11238 <hci_disconn_complete+0x2c>
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11216:	f8b5 7001 	ldrh.w	r7, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   1121a:	4638      	mov	r0, r7
   1121c:	f002 fe48 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   11220:	4604      	mov	r4, r0
   11222:	b958      	cbnz	r0, 1123c <hci_disconn_complete+0x30>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   11224:	4b0b      	ldr	r3, [pc, #44]	; (11254 <hci_disconn_complete+0x48>)
   11226:	2201      	movs	r2, #1
   11228:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1122c:	490a      	ldr	r1, [pc, #40]	; (11258 <hci_disconn_complete+0x4c>)
   1122e:	4603      	mov	r3, r0
   11230:	9703      	str	r7, [sp, #12]
   11232:	9000      	str	r0, [sp, #0]
   11234:	f014 fd67 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11238:	b005      	add	sp, #20
   1123a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	conn->err = evt->reason;
   1123c:	78eb      	ldrb	r3, [r5, #3]
	bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   1123e:	4631      	mov	r1, r6
	conn->err = evt->reason;
   11240:	7303      	strb	r3, [r0, #12]
	bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   11242:	f002 fe3d 	bl	13ec0 <bt_conn_set_state>
		bt_conn_unref(conn);
   11246:	4620      	mov	r0, r4
}
   11248:	b005      	add	sp, #20
   1124a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   1124e:	f002 bdff 	b.w	13e50 <bt_conn_unref>
   11252:	bf00      	nop
   11254:	0002d385 	.word	0x0002d385
   11258:	0002a3fc 	.word	0x0002a3fc

0001125c <handle_event>:
{
   1125c:	b530      	push	{r4, r5, lr}
   1125e:	4604      	mov	r4, r0
   11260:	4608      	mov	r0, r1
   11262:	b087      	sub	sp, #28
   11264:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	for (i = 0; i < num_handlers; i++) {
   11268:	4293      	cmp	r3, r2
   1126a:	d112      	bne.n	11292 <handle_event+0x36>
		LOG_WRN("Unhandled event 0x%02x len %u: %s", event, buf->len,
   1126c:	8a05      	ldrh	r5, [r0, #16]
   1126e:	68c0      	ldr	r0, [r0, #12]
   11270:	4629      	mov	r1, r5
   11272:	f7ff fdd3 	bl	10e1c <bt_hex>
   11276:	4b16      	ldr	r3, [pc, #88]	; (112d0 <handle_event+0x74>)
   11278:	e9cd 5004 	strd	r5, r0, [sp, #16]
   1127c:	9302      	str	r3, [sp, #8]
   1127e:	2300      	movs	r3, #0
   11280:	2202      	movs	r2, #2
   11282:	4618      	mov	r0, r3
   11284:	e9cd 3300 	strd	r3, r3, [sp]
   11288:	4912      	ldr	r1, [pc, #72]	; (112d4 <handle_event+0x78>)
   1128a:	9403      	str	r4, [sp, #12]
   1128c:	f014 fd3b 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11290:	e014      	b.n	112bc <handle_event+0x60>
		if (handler->event != event) {
   11292:	4611      	mov	r1, r2
   11294:	f811 5b08 	ldrb.w	r5, [r1], #8
   11298:	42a5      	cmp	r5, r4
   1129a:	d116      	bne.n	112ca <handle_event+0x6e>
		if (buf->len < handler->min_len) {
   1129c:	8a03      	ldrh	r3, [r0, #16]
   1129e:	7851      	ldrb	r1, [r2, #1]
   112a0:	4299      	cmp	r1, r3
   112a2:	d90d      	bls.n	112c0 <handle_event+0x64>
			LOG_ERR("Too small (%u bytes) event 0x%02x", buf->len, event);
   112a4:	e9cd 3403 	strd	r3, r4, [sp, #12]
   112a8:	4b0b      	ldr	r3, [pc, #44]	; (112d8 <handle_event+0x7c>)
   112aa:	2201      	movs	r2, #1
   112ac:	9302      	str	r3, [sp, #8]
   112ae:	2300      	movs	r3, #0
   112b0:	4908      	ldr	r1, [pc, #32]	; (112d4 <handle_event+0x78>)
   112b2:	4618      	mov	r0, r3
   112b4:	e9cd 3300 	strd	r3, r3, [sp]
   112b8:	f014 fd25 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   112bc:	b007      	add	sp, #28
   112be:	bd30      	pop	{r4, r5, pc}
		handler->handler(buf);
   112c0:	6853      	ldr	r3, [r2, #4]
}
   112c2:	b007      	add	sp, #28
   112c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		handler->handler(buf);
   112c8:	4718      	bx	r3
   112ca:	460a      	mov	r2, r1
   112cc:	e7cc      	b.n	11268 <handle_event+0xc>
   112ce:	bf00      	nop
   112d0:	0002d3cd 	.word	0x0002d3cd
   112d4:	0002a3fc 	.word	0x0002a3fc
   112d8:	0002d3ab 	.word	0x0002d3ab

000112dc <rx_work_handler>:
	}
}

#if !defined(CONFIG_BT_RECV_BLOCKING)
static void rx_work_handler(struct k_work *work)
{
   112dc:	b570      	push	{r4, r5, r6, lr}
	int err;

	struct net_buf *buf;

	LOG_DBG("Getting net_buf from queue");
	buf = net_buf_slist_get(&bt_dev.rx_queue);
   112de:	4853      	ldr	r0, [pc, #332]	; (1142c <rx_work_handler+0x150>)
{
   112e0:	b086      	sub	sp, #24
	buf = net_buf_slist_get(&bt_dev.rx_queue);
   112e2:	f007 fe4d 	bl	18f80 <net_buf_slist_get>
	if (!buf) {
   112e6:	4604      	mov	r4, r0
   112e8:	2800      	cmp	r0, #0
   112ea:	d064      	beq.n	113b6 <rx_work_handler+0xda>
 *
 *  @return The BT_* type to of the buffer
 */
static inline enum bt_buf_type bt_buf_get_type(struct net_buf *buf)
{
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   112ec:	7e03      	ldrb	r3, [r0, #24]
		return;
	}

	LOG_DBG("buf %p type %u len %u", buf, bt_buf_get_type(buf), buf->len);

	switch (bt_buf_get_type(buf)) {
   112ee:	2b01      	cmp	r3, #1
   112f0:	d063      	beq.n	113ba <rx_work_handler+0xde>
   112f2:	2b03      	cmp	r3, #3
   112f4:	f040 8090 	bne.w	11418 <rx_work_handler+0x13c>
	BT_ASSERT(buf->len >= sizeof(*hdr));
   112f8:	8a03      	ldrh	r3, [r0, #16]
   112fa:	2b03      	cmp	r3, #3
   112fc:	d80c      	bhi.n	11318 <rx_work_handler+0x3c>
   112fe:	f240 13ed 	movw	r3, #493	; 0x1ed
   11302:	4a4b      	ldr	r2, [pc, #300]	; (11430 <rx_work_handler+0x154>)
   11304:	494b      	ldr	r1, [pc, #300]	; (11434 <rx_work_handler+0x158>)
   11306:	484c      	ldr	r0, [pc, #304]	; (11438 <rx_work_handler+0x15c>)
   11308:	f013 fb7f 	bl	24a0a <assert_print>
   1130c:	4040      	eors	r0, r0
   1130e:	f380 8811 	msr	BASEPRI, r0
   11312:	f04f 0003 	mov.w	r0, #3
   11316:	df02      	svc	2
   11318:	2104      	movs	r1, #4
   1131a:	f104 000c 	add.w	r0, r4, #12
   1131e:	f007 ffb5 	bl	1928c <net_buf_simple_pull_mem>
	acl(buf)->index = BT_CONN_INDEX_INVALID;
   11322:	23ff      	movs	r3, #255	; 0xff
	len = sys_le16_to_cpu(hdr->len);
   11324:	8842      	ldrh	r2, [r0, #2]
	handle = sys_le16_to_cpu(hdr->handle);
   11326:	8806      	ldrh	r6, [r0, #0]
	acl(buf)->index = BT_CONN_INDEX_INVALID;
   11328:	7663      	strb	r3, [r4, #25]
	if (buf->len != len) {
   1132a:	8a23      	ldrh	r3, [r4, #16]
	acl(buf)->handle = bt_acl_handle(handle);
   1132c:	f3c6 000b 	ubfx	r0, r6, #0, #12
	if (buf->len != len) {
   11330:	429a      	cmp	r2, r3
	acl(buf)->handle = bt_acl_handle(handle);
   11332:	8360      	strh	r0, [r4, #26]
	if (buf->len != len) {
   11334:	d00f      	beq.n	11356 <rx_work_handler+0x7a>
		LOG_ERR("ACL data length mismatch (%u != %u)", buf->len, len);
   11336:	e9cd 3203 	strd	r3, r2, [sp, #12]
   1133a:	4b40      	ldr	r3, [pc, #256]	; (1143c <rx_work_handler+0x160>)
   1133c:	2201      	movs	r2, #1
   1133e:	9302      	str	r3, [sp, #8]
   11340:	2300      	movs	r3, #0
   11342:	493f      	ldr	r1, [pc, #252]	; (11440 <rx_work_handler+0x164>)
   11344:	4618      	mov	r0, r3
   11346:	e9cd 3300 	strd	r3, r3, [sp]
   1134a:	f014 fcdc 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	case BT_BUF_EVT:
		hci_event(buf);
		break;
	default:
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
		net_buf_unref(buf);
   1134e:	4620      	mov	r0, r4
   11350:	f007 fe98 	bl	19084 <net_buf_unref>
		break;
   11354:	e01a      	b.n	1138c <rx_work_handler+0xb0>
	conn = bt_conn_lookup_handle(acl(buf)->handle);
   11356:	f002 fdab 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   1135a:	4605      	mov	r5, r0
   1135c:	b958      	cbnz	r0, 11376 <rx_work_handler+0x9a>
		LOG_ERR("Unable to find conn for handle %u", acl(buf)->handle);
   1135e:	8b63      	ldrh	r3, [r4, #26]
   11360:	2201      	movs	r2, #1
   11362:	9303      	str	r3, [sp, #12]
   11364:	4b37      	ldr	r3, [pc, #220]	; (11444 <rx_work_handler+0x168>)
   11366:	4936      	ldr	r1, [pc, #216]	; (11440 <rx_work_handler+0x164>)
   11368:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1136c:	4603      	mov	r3, r0
   1136e:	9000      	str	r0, [sp, #0]
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
   11370:	f014 fcc9 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
   11374:	e7eb      	b.n	1134e <rx_work_handler+0x72>
	acl(buf)->index = bt_conn_index(conn);
   11376:	f002 fe87 	bl	14088 <bt_conn_index>
	bt_conn_recv(conn, buf, flags);
   1137a:	4621      	mov	r1, r4
	acl(buf)->index = bt_conn_index(conn);
   1137c:	7660      	strb	r0, [r4, #25]
	bt_conn_recv(conn, buf, flags);
   1137e:	0b32      	lsrs	r2, r6, #12
   11380:	4628      	mov	r0, r5
   11382:	f002 fc09 	bl	13b98 <bt_conn_recv>
	bt_conn_unref(conn);
   11386:	4628      	mov	r0, r5
   11388:	f002 fd62 	bl	13e50 <bt_conn_unref>
	return list->head;
   1138c:	4b2e      	ldr	r3, [pc, #184]	; (11448 <rx_work_handler+0x16c>)
	/* Schedule the work handler to be executed again if there are
	 * additional items in the queue. This allows for other users of the
	 * work queue to get a chance at running, which wouldn't be possible if
	 * we used a while() loop with a k_yield() statement.
	 */
	if (!sys_slist_is_empty(&bt_dev.rx_queue)) {
   1138e:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
   11392:	b183      	cbz	r3, 113b6 <rx_work_handler+0xda>

#if defined(CONFIG_BT_RECV_WORKQ_SYS)
		err = k_work_submit(&rx_work);
#elif defined(CONFIG_BT_RECV_WORKQ_BT)
		err = k_work_submit_to_queue(&bt_workq, &rx_work);
   11394:	492d      	ldr	r1, [pc, #180]	; (1144c <rx_work_handler+0x170>)
   11396:	482e      	ldr	r0, [pc, #184]	; (11450 <rx_work_handler+0x174>)
   11398:	f017 ff4c 	bl	29234 <k_work_submit_to_queue>
#endif
		if (err < 0) {
   1139c:	2800      	cmp	r0, #0
   1139e:	da0a      	bge.n	113b6 <rx_work_handler+0xda>
			LOG_ERR("Could not submit rx_work: %d", err);
   113a0:	4b2c      	ldr	r3, [pc, #176]	; (11454 <rx_work_handler+0x178>)
   113a2:	9003      	str	r0, [sp, #12]
   113a4:	9302      	str	r3, [sp, #8]
   113a6:	2300      	movs	r3, #0
   113a8:	2201      	movs	r2, #1
   113aa:	4618      	mov	r0, r3
   113ac:	e9cd 3300 	strd	r3, r3, [sp]
   113b0:	4923      	ldr	r1, [pc, #140]	; (11440 <rx_work_handler+0x164>)
   113b2:	f014 fca8 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		}
	}
}
   113b6:	b006      	add	sp, #24
   113b8:	bd70      	pop	{r4, r5, r6, pc}
	BT_ASSERT(buf->len >= sizeof(*hdr));
   113ba:	8a03      	ldrh	r3, [r0, #16]
   113bc:	2b01      	cmp	r3, #1
   113be:	d80c      	bhi.n	113da <rx_work_handler+0xfe>
   113c0:	f640 136d 	movw	r3, #2413	; 0x96d
   113c4:	4a1a      	ldr	r2, [pc, #104]	; (11430 <rx_work_handler+0x154>)
   113c6:	491b      	ldr	r1, [pc, #108]	; (11434 <rx_work_handler+0x158>)
   113c8:	481b      	ldr	r0, [pc, #108]	; (11438 <rx_work_handler+0x15c>)
   113ca:	f013 fb1e 	bl	24a0a <assert_print>
   113ce:	4040      	eors	r0, r0
   113d0:	f380 8811 	msr	BASEPRI, r0
   113d4:	f04f 0003 	mov.w	r0, #3
   113d8:	df02      	svc	2
   113da:	2102      	movs	r1, #2
   113dc:	f104 000c 	add.w	r0, r4, #12
   113e0:	f007 ff54 	bl	1928c <net_buf_simple_pull_mem>
   113e4:	4605      	mov	r5, r0
	BT_ASSERT(bt_hci_evt_get_flags(hdr->evt) & BT_HCI_EVT_FLAG_RECV);
   113e6:	7800      	ldrb	r0, [r0, #0]
   113e8:	f014 fc4b 	bl	25c82 <bt_hci_evt_get_flags>
   113ec:	0783      	lsls	r3, r0, #30
   113ee:	d40c      	bmi.n	1140a <rx_work_handler+0x12e>
   113f0:	f640 1371 	movw	r3, #2417	; 0x971
   113f4:	4a0e      	ldr	r2, [pc, #56]	; (11430 <rx_work_handler+0x154>)
   113f6:	4918      	ldr	r1, [pc, #96]	; (11458 <rx_work_handler+0x17c>)
   113f8:	480f      	ldr	r0, [pc, #60]	; (11438 <rx_work_handler+0x15c>)
   113fa:	f013 fb06 	bl	24a0a <assert_print>
   113fe:	4040      	eors	r0, r0
   11400:	f380 8811 	msr	BASEPRI, r0
   11404:	f04f 0003 	mov.w	r0, #3
   11408:	df02      	svc	2
	handle_event(hdr->evt, buf, normal_events, ARRAY_SIZE(normal_events));
   1140a:	2306      	movs	r3, #6
   1140c:	4621      	mov	r1, r4
   1140e:	4a13      	ldr	r2, [pc, #76]	; (1145c <rx_work_handler+0x180>)
   11410:	7828      	ldrb	r0, [r5, #0]
   11412:	f7ff ff23 	bl	1125c <handle_event>
	net_buf_unref(buf);
   11416:	e79a      	b.n	1134e <rx_work_handler+0x72>
	switch (bt_buf_get_type(buf)) {
   11418:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
   1141a:	4b11      	ldr	r3, [pc, #68]	; (11460 <rx_work_handler+0x184>)
   1141c:	2201      	movs	r2, #1
   1141e:	9302      	str	r3, [sp, #8]
   11420:	2300      	movs	r3, #0
   11422:	4907      	ldr	r1, [pc, #28]	; (11440 <rx_work_handler+0x164>)
   11424:	4618      	mov	r0, r3
   11426:	e9cd 3300 	strd	r3, r3, [sp]
   1142a:	e7a1      	b.n	11370 <rx_work_handler+0x94>
   1142c:	2000813c 	.word	0x2000813c
   11430:	0002d3ef 	.word	0x0002d3ef
   11434:	0002d423 	.word	0x0002d423
   11438:	0002b3a9 	.word	0x0002b3a9
   1143c:	0002d43c 	.word	0x0002d43c
   11440:	0002a3fc 	.word	0x0002a3fc
   11444:	0002d460 	.word	0x0002d460
   11448:	20008000 	.word	0x20008000
   1144c:	200084a8 	.word	0x200084a8
   11450:	20009618 	.word	0x20009618
   11454:	0002d322 	.word	0x0002d322
   11458:	0002d482 	.word	0x0002d482
   1145c:	0002ac9c 	.word	0x0002ac9c
   11460:	0002d4b0 	.word	0x0002d4b0

00011464 <hci_le_meta_event>:
{
   11464:	b510      	push	{r4, lr}
   11466:	2101      	movs	r1, #1
   11468:	4604      	mov	r4, r0
   1146a:	300c      	adds	r0, #12
   1146c:	f007 ff0e 	bl	1928c <net_buf_simple_pull_mem>
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
   11470:	4621      	mov	r1, r4
}
   11472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
   11476:	230a      	movs	r3, #10
   11478:	4a01      	ldr	r2, [pc, #4]	; (11480 <hci_le_meta_event+0x1c>)
   1147a:	7800      	ldrb	r0, [r0, #0]
   1147c:	f7ff beee 	b.w	1125c <handle_event>
   11480:	0002accc 	.word	0x0002accc

00011484 <le_remote_feat_complete>:
{
   11484:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct bt_hci_evt_le_remote_feat_complete *evt = (void *)buf->data;
   11486:	68c5      	ldr	r5, [r0, #12]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11488:	f8b5 6001 	ldrh.w	r6, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   1148c:	4630      	mov	r0, r6
   1148e:	f002 fd0f 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   11492:	4604      	mov	r4, r0
   11494:	b958      	cbnz	r0, 114ae <le_remote_feat_complete+0x2a>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   11496:	4b10      	ldr	r3, [pc, #64]	; (114d8 <le_remote_feat_complete+0x54>)
   11498:	2201      	movs	r2, #1
   1149a:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1149e:	490f      	ldr	r1, [pc, #60]	; (114dc <le_remote_feat_complete+0x58>)
   114a0:	4603      	mov	r3, r0
   114a2:	9603      	str	r6, [sp, #12]
   114a4:	9000      	str	r0, [sp, #0]
   114a6:	f014 fc2e 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   114aa:	b004      	add	sp, #16
   114ac:	bd70      	pop	{r4, r5, r6, pc}
	if (!evt->status) {
   114ae:	782b      	ldrb	r3, [r5, #0]
   114b0:	b93b      	cbnz	r3, 114c2 <le_remote_feat_complete+0x3e>
   114b2:	f8d5 3003 	ldr.w	r3, [r5, #3]
   114b6:	f8c0 30b5 	str.w	r3, [r0, #181]	; 0xb5
   114ba:	f8d5 3007 	ldr.w	r3, [r5, #7]
   114be:	f8c0 30b9 	str.w	r3, [r0, #185]	; 0xb9
	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   114c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   114c6:	1d20      	adds	r0, r4, #4
   114c8:	f014 fc06 	bl	25cd8 <atomic_or>
	bt_conn_unref(conn);
   114cc:	4620      	mov	r0, r4
}
   114ce:	b004      	add	sp, #16
   114d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   114d4:	f002 bcbc 	b.w	13e50 <bt_conn_unref>
   114d8:	0002d361 	.word	0x0002d361
   114dc:	0002a3fc 	.word	0x0002a3fc

000114e0 <hci_cmd_done>:
{
   114e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   114e4:	4606      	mov	r6, r0
   114e6:	b088      	sub	sp, #32
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
   114e8:	7a90      	ldrb	r0, [r2, #10]
{
   114ea:	460f      	mov	r7, r1
   114ec:	4614      	mov	r4, r2
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
   114ee:	f007 fb8f 	bl	18c10 <net_buf_pool_get>
   114f2:	4d3d      	ldr	r5, [pc, #244]	; (115e8 <hci_cmd_done+0x108>)
   114f4:	4285      	cmp	r5, r0
   114f6:	d014      	beq.n	11522 <hci_cmd_done+0x42>
		LOG_WRN("opcode 0x%04x pool id %u pool %p != &hci_cmd_pool %p", opcode,
   114f8:	7aa4      	ldrb	r4, [r4, #10]
   114fa:	4620      	mov	r0, r4
   114fc:	f007 fb88 	bl	18c10 <net_buf_pool_get>
   11500:	4b3a      	ldr	r3, [pc, #232]	; (115ec <hci_cmd_done+0x10c>)
   11502:	e9cd 0505 	strd	r0, r5, [sp, #20]
   11506:	9302      	str	r3, [sp, #8]
   11508:	2300      	movs	r3, #0
   1150a:	2202      	movs	r2, #2
   1150c:	4618      	mov	r0, r3
   1150e:	e9cd 6403 	strd	r6, r4, [sp, #12]
   11512:	e9cd 3300 	strd	r3, r3, [sp]
   11516:	4936      	ldr	r1, [pc, #216]	; (115f0 <hci_cmd_done+0x110>)
   11518:	f014 fbf5 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   1151c:	b008      	add	sp, #32
   1151e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (cmd(buf)->opcode != opcode) {
   11522:	4620      	mov	r0, r4
   11524:	f007 fb7c 	bl	18c20 <net_buf_id>
   11528:	f04f 080c 	mov.w	r8, #12
   1152c:	4d31      	ldr	r5, [pc, #196]	; (115f4 <hci_cmd_done+0x114>)
   1152e:	fb08 5000 	mla	r0, r8, r0, r5
   11532:	8843      	ldrh	r3, [r0, #2]
   11534:	42b3      	cmp	r3, r6
   11536:	d012      	beq.n	1155e <hci_cmd_done+0x7e>
		LOG_WRN("OpCode 0x%04x completed instead of expected 0x%04x", opcode,
   11538:	4620      	mov	r0, r4
   1153a:	f007 fb71 	bl	18c20 <net_buf_id>
   1153e:	fb08 5000 	mla	r0, r8, r0, r5
   11542:	8843      	ldrh	r3, [r0, #2]
   11544:	2202      	movs	r2, #2
   11546:	e9cd 6303 	strd	r6, r3, [sp, #12]
   1154a:	4b2b      	ldr	r3, [pc, #172]	; (115f8 <hci_cmd_done+0x118>)
   1154c:	4928      	ldr	r1, [pc, #160]	; (115f0 <hci_cmd_done+0x110>)
   1154e:	9302      	str	r3, [sp, #8]
   11550:	2300      	movs	r3, #0
   11552:	4618      	mov	r0, r3
   11554:	e9cd 3300 	strd	r3, r3, [sp]
   11558:	f014 fbd5 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return;
   1155c:	e7de      	b.n	1151c <hci_cmd_done+0x3c>
	if (bt_dev.sent_cmd) {
   1155e:	4e27      	ldr	r6, [pc, #156]	; (115fc <hci_cmd_done+0x11c>)
   11560:	f8d6 0138 	ldr.w	r0, [r6, #312]	; 0x138
   11564:	b120      	cbz	r0, 11570 <hci_cmd_done+0x90>
		net_buf_unref(bt_dev.sent_cmd);
   11566:	f007 fd8d 	bl	19084 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
   1156a:	2300      	movs	r3, #0
   1156c:	f8c6 3138 	str.w	r3, [r6, #312]	; 0x138
	if (cmd(buf)->state && !status) {
   11570:	4620      	mov	r0, r4
   11572:	f007 fb55 	bl	18c20 <net_buf_id>
   11576:	260c      	movs	r6, #12
   11578:	fb06 5000 	mla	r0, r6, r0, r5
   1157c:	6843      	ldr	r3, [r0, #4]
   1157e:	b19b      	cbz	r3, 115a8 <hci_cmd_done+0xc8>
   11580:	b997      	cbnz	r7, 115a8 <hci_cmd_done+0xc8>
		struct bt_hci_cmd_state_set *update = cmd(buf)->state;
   11582:	4620      	mov	r0, r4
   11584:	f007 fb4c 	bl	18c20 <net_buf_id>
 * @param bit Bit number (starting from 0).
 * @param val true for 1, false for 0.
 */
static inline void atomic_set_bit_to(atomic_t *target, int bit, bool val)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
   11588:	2101      	movs	r1, #1
   1158a:	fb06 5000 	mla	r0, r6, r0, r5
   1158e:	6842      	ldr	r2, [r0, #4]
		atomic_set_bit_to(update->target, update->bit, update->val);
   11590:	e9d2 0300 	ldrd	r0, r3, [r2]

	if (val) {
   11594:	7a12      	ldrb	r2, [r2, #8]
	atomic_val_t mask = ATOMIC_MASK(bit);
   11596:	f003 061f 	and.w	r6, r3, #31
   1159a:	40b1      	lsls	r1, r6
	if (val) {
   1159c:	095b      	lsrs	r3, r3, #5
   1159e:	b1e2      	cbz	r2, 115da <hci_cmd_done+0xfa>
		(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   115a0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   115a4:	f014 fb98 	bl	25cd8 <atomic_or>
	if (cmd(buf)->sync) {
   115a8:	4620      	mov	r0, r4
   115aa:	f007 fb39 	bl	18c20 <net_buf_id>
   115ae:	260c      	movs	r6, #12
   115b0:	fb06 5000 	mla	r0, r6, r0, r5
   115b4:	6883      	ldr	r3, [r0, #8]
   115b6:	2b00      	cmp	r3, #0
   115b8:	d0b0      	beq.n	1151c <hci_cmd_done+0x3c>
		cmd(buf)->status = status;
   115ba:	4620      	mov	r0, r4
   115bc:	f007 fb30 	bl	18c20 <net_buf_id>
   115c0:	4370      	muls	r0, r6
   115c2:	542f      	strb	r7, [r5, r0]
		k_sem_give(cmd(buf)->sync);
   115c4:	4620      	mov	r0, r4
   115c6:	f007 fb2b 	bl	18c20 <net_buf_id>
   115ca:	fb06 5500 	mla	r5, r6, r0, r5
   115ce:	68a8      	ldr	r0, [r5, #8]
}
   115d0:	b008      	add	sp, #32
   115d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	z_impl_k_sem_give(sem);
   115d6:	f00e bab3 	b.w	1fb40 <z_impl_k_sem_give>
	} else {
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   115da:	43c9      	mvns	r1, r1
   115dc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   115e0:	f014 fba0 	bl	25d24 <atomic_and.isra.0>
   115e4:	e7e0      	b.n	115a8 <hci_cmd_done+0xc8>
   115e6:	bf00      	nop
   115e8:	20008cec 	.word	0x20008cec
   115ec:	0002d4c4 	.word	0x0002d4c4
   115f0:	0002a3fc 	.word	0x0002a3fc
   115f4:	20020f34 	.word	0x20020f34
   115f8:	0002d4f9 	.word	0x0002d4f9
   115fc:	20008000 	.word	0x20008000

00011600 <hci_cmd_status>:
{
   11600:	b538      	push	{r3, r4, r5, lr}
   11602:	2104      	movs	r1, #4
   11604:	4604      	mov	r4, r0
   11606:	300c      	adds	r0, #12
   11608:	f007 fe40 	bl	1928c <net_buf_simple_pull_mem>
	ncmd = evt->ncmd;
   1160c:	7845      	ldrb	r5, [r0, #1]
	hci_cmd_done(opcode, evt->status, buf);
   1160e:	7801      	ldrb	r1, [r0, #0]
   11610:	4622      	mov	r2, r4
   11612:	8840      	ldrh	r0, [r0, #2]
   11614:	f7ff ff64 	bl	114e0 <hci_cmd_done>
	if (ncmd) {
   11618:	b125      	cbz	r5, 11624 <hci_cmd_status+0x24>
}
   1161a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1161e:	4802      	ldr	r0, [pc, #8]	; (11628 <hci_cmd_status+0x28>)
   11620:	f00e ba8e 	b.w	1fb40 <z_impl_k_sem_give>
   11624:	bd38      	pop	{r3, r4, r5, pc}
   11626:	bf00      	nop
   11628:	20008120 	.word	0x20008120

0001162c <hci_cmd_complete>:
{
   1162c:	b538      	push	{r3, r4, r5, lr}
   1162e:	2103      	movs	r1, #3
   11630:	4604      	mov	r4, r0
   11632:	300c      	adds	r0, #12
   11634:	f007 fe2a 	bl	1928c <net_buf_simple_pull_mem>
	status = buf->data[0];
   11638:	68e3      	ldr	r3, [r4, #12]
	ncmd = evt->ncmd;
   1163a:	7805      	ldrb	r5, [r0, #0]
	hci_cmd_done(opcode, status, buf);
   1163c:	4622      	mov	r2, r4
   1163e:	7819      	ldrb	r1, [r3, #0]
   11640:	f8b0 0001 	ldrh.w	r0, [r0, #1]
   11644:	f7ff ff4c 	bl	114e0 <hci_cmd_done>
	if (ncmd) {
   11648:	b125      	cbz	r5, 11654 <hci_cmd_complete+0x28>
}
   1164a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1164e:	4802      	ldr	r0, [pc, #8]	; (11658 <hci_cmd_complete+0x2c>)
   11650:	f00e ba76 	b.w	1fb40 <z_impl_k_sem_give>
   11654:	bd38      	pop	{r3, r4, r5, pc}
   11656:	bf00      	nop
   11658:	20008120 	.word	0x20008120

0001165c <hci_num_completed_packets>:
{
   1165c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	for (i = 0; i < evt->num_handles; i++) {
   11660:	2500      	movs	r5, #0
			tx->pending_no_cb = 0U;
   11662:	46a8      	mov	r8, r5
	struct bt_hci_evt_num_completed_packets *evt = (void *)buf->data;
   11664:	68c7      	ldr	r7, [r0, #12]
				LOG_ERR("packets count mismatch");
   11666:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 11750 <hci_num_completed_packets+0xf4>
	for (i = 0; i < evt->num_handles; i++) {
   1166a:	783b      	ldrb	r3, [r7, #0]
   1166c:	429d      	cmp	r5, r3
   1166e:	db02      	blt.n	11676 <hci_num_completed_packets+0x1a>
}
   11670:	b004      	add	sp, #16
   11672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		handle = sys_le16_to_cpu(evt->h[i].handle);
   11676:	eb07 0385 	add.w	r3, r7, r5, lsl #2
   1167a:	f8b3 a001 	ldrh.w	sl, [r3, #1]
		count = sys_le16_to_cpu(evt->h[i].count);
   1167e:	f8b3 6003 	ldrh.w	r6, [r3, #3]
		conn = bt_conn_lookup_handle(handle);
   11682:	4650      	mov	r0, sl
   11684:	f002 fc14 	bl	13eb0 <bt_conn_lookup_handle>
		if (!conn) {
   11688:	4604      	mov	r4, r0
   1168a:	b1d8      	cbz	r0, 116c4 <hci_num_completed_packets+0x68>
			k_work_submit(&conn->tx_complete_work);
   1168c:	f100 0a28 	add.w	sl, r0, #40	; 0x28
		while (count--) {
   11690:	2e00      	cmp	r6, #0
   11692:	d032      	beq.n	116fa <hci_num_completed_packets+0x9e>
	__asm__ volatile(
   11694:	f04f 0320 	mov.w	r3, #32
   11698:	f3ef 8211 	mrs	r2, BASEPRI
   1169c:	f383 8812 	msr	BASEPRI_MAX, r3
   116a0:	f3bf 8f6f 	isb	sy
			if (conn->pending_no_cb) {
   116a4:	69e3      	ldr	r3, [r4, #28]
   116a6:	b1d3      	cbz	r3, 116de <hci_num_completed_packets+0x82>
				conn->pending_no_cb--;
   116a8:	3b01      	subs	r3, #1
   116aa:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
   116ac:	f382 8811 	msr	BASEPRI, r2
   116b0:	f3bf 8f6f 	isb	sy
			k_sem_give(bt_conn_get_pkts(conn));
   116b4:	4620      	mov	r0, r4
   116b6:	f002 f9f3 	bl	13aa0 <bt_conn_get_pkts>
   116ba:	3e01      	subs	r6, #1
   116bc:	f00e fa40 	bl	1fb40 <z_impl_k_sem_give>
   116c0:	b2b6      	uxth	r6, r6
   116c2:	e7e5      	b.n	11690 <hci_num_completed_packets+0x34>
			LOG_ERR("No connection for handle %u", handle);
   116c4:	4b23      	ldr	r3, [pc, #140]	; (11754 <hci_num_completed_packets+0xf8>)
   116c6:	2201      	movs	r2, #1
   116c8:	e9cd 0301 	strd	r0, r3, [sp, #4]
   116cc:	4922      	ldr	r1, [pc, #136]	; (11758 <hci_num_completed_packets+0xfc>)
   116ce:	4603      	mov	r3, r0
   116d0:	f8cd a00c 	str.w	sl, [sp, #12]
   116d4:	9000      	str	r0, [sp, #0]
   116d6:	f014 fb16 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	for (i = 0; i < evt->num_handles; i++) {
   116da:	3501      	adds	r5, #1
   116dc:	e7c5      	b.n	1166a <hci_num_completed_packets+0xe>
   116de:	6963      	ldr	r3, [r4, #20]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
   116e0:	b97b      	cbnz	r3, 11702 <hci_num_completed_packets+0xa6>
   116e2:	f382 8811 	msr	BASEPRI, r2
   116e6:	f3bf 8f6f 	isb	sy
				LOG_ERR("packets count mismatch");
   116ea:	2201      	movs	r2, #1
   116ec:	4618      	mov	r0, r3
   116ee:	e9cd 3901 	strd	r3, r9, [sp, #4]
   116f2:	4919      	ldr	r1, [pc, #100]	; (11758 <hci_num_completed_packets+0xfc>)
   116f4:	9300      	str	r3, [sp, #0]
   116f6:	f014 fb06 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   116fa:	4620      	mov	r0, r4
   116fc:	f002 fba8 	bl	13e50 <bt_conn_unref>
   11700:	e7eb      	b.n	116da <hci_num_completed_packets+0x7e>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   11702:	69a0      	ldr	r0, [r4, #24]
	return node->next;
   11704:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   11706:	4283      	cmp	r3, r0
	list->head = node;
   11708:	6161      	str	r1, [r4, #20]
	list->tail = node;
   1170a:	bf08      	it	eq
   1170c:	61a1      	streq	r1, [r4, #24]
   1170e:	f382 8811 	msr	BASEPRI, r2
   11712:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   11716:	f04f 0220 	mov.w	r2, #32
   1171a:	f3ef 8111 	mrs	r1, BASEPRI
   1171e:	f382 8812 	msr	BASEPRI_MAX, r2
   11722:	f3bf 8f6f 	isb	sy
			conn->pending_no_cb = tx->pending_no_cb;
   11726:	68da      	ldr	r2, [r3, #12]
   11728:	61e2      	str	r2, [r4, #28]
			tx->pending_no_cb = 0U;
   1172a:	f8c3 800c 	str.w	r8, [r3, #12]
	parent->next = child;
   1172e:	f8c3 8000 	str.w	r8, [r3]
	return list->tail;
   11732:	6a62      	ldr	r2, [r4, #36]	; 0x24
Z_GENLIST_APPEND(slist, snode)
   11734:	b94a      	cbnz	r2, 1174a <hci_num_completed_packets+0xee>
	list->head = node;
   11736:	e9c4 3308 	strd	r3, r3, [r4, #32]
	__asm__ volatile(
   1173a:	f381 8811 	msr	BASEPRI, r1
   1173e:	f3bf 8f6f 	isb	sy
			k_work_submit(&conn->tx_complete_work);
   11742:	4650      	mov	r0, sl
   11744:	f00e fd6a 	bl	2021c <k_work_submit>
   11748:	e7b4      	b.n	116b4 <hci_num_completed_packets+0x58>
	parent->next = child;
   1174a:	6013      	str	r3, [r2, #0]
	list->tail = node;
   1174c:	6263      	str	r3, [r4, #36]	; 0x24
}
   1174e:	e7f4      	b.n	1173a <hci_num_completed_packets+0xde>
   11750:	0002d548 	.word	0x0002d548
   11754:	0002d52c 	.word	0x0002d52c
   11758:	0002a3fc 	.word	0x0002a3fc

0001175c <le_conn_update_complete>:
{
   1175c:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_evt_le_conn_update_complete *evt = (void *)buf->data;
   1175e:	68c5      	ldr	r5, [r0, #12]
{
   11760:	b086      	sub	sp, #24
	handle = sys_le16_to_cpu(evt->handle);
   11762:	f8b5 6001 	ldrh.w	r6, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   11766:	4630      	mov	r0, r6
   11768:	f002 fba2 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   1176c:	4604      	mov	r4, r0
   1176e:	b958      	cbnz	r0, 11788 <le_conn_update_complete+0x2c>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   11770:	4b2b      	ldr	r3, [pc, #172]	; (11820 <le_conn_update_complete+0xc4>)
   11772:	2201      	movs	r2, #1
   11774:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11778:	492a      	ldr	r1, [pc, #168]	; (11824 <le_conn_update_complete+0xc8>)
   1177a:	4603      	mov	r3, r0
   1177c:	9603      	str	r6, [sp, #12]
   1177e:	9000      	str	r0, [sp, #0]
   11780:	f014 fac1 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11784:	b006      	add	sp, #24
   11786:	bd70      	pop	{r4, r5, r6, pc}
	if (evt->status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE &&
   11788:	782b      	ldrb	r3, [r5, #0]
	    !atomic_test_and_set_bit(conn->flags,
   1178a:	1d06      	adds	r6, r0, #4
	if (evt->status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE &&
   1178c:	2b1a      	cmp	r3, #26
   1178e:	d119      	bne.n	117c4 <le_conn_update_complete+0x68>
   11790:	78c3      	ldrb	r3, [r0, #3]
   11792:	2b01      	cmp	r3, #1
   11794:	d12a      	bne.n	117ec <le_conn_update_complete+0x90>
	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
   11796:	f44f 6180 	mov.w	r1, #1024	; 0x400
   1179a:	4630      	mov	r0, r6
   1179c:	f014 fa9c 	bl	25cd8 <atomic_or>
	    conn->role == BT_HCI_ROLE_PERIPHERAL &&
   117a0:	0542      	lsls	r2, r0, #21
   117a2:	d40f      	bmi.n	117c4 <le_conn_update_complete+0x68>
		param.interval_min = conn->le.interval_min;
   117a4:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
		bt_l2cap_update_conn_param(conn, &param);
   117a8:	4620      	mov	r0, r4
		param.interval_min = conn->le.interval_min;
   117aa:	9304      	str	r3, [sp, #16]
		param.latency = conn->le.pending_latency;
   117ac:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
		bt_l2cap_update_conn_param(conn, &param);
   117b0:	a904      	add	r1, sp, #16
		param.latency = conn->le.pending_latency;
   117b2:	9305      	str	r3, [sp, #20]
		bt_l2cap_update_conn_param(conn, &param);
   117b4:	f003 f98a 	bl	14acc <bt_l2cap_update_conn_param>
	bt_conn_unref(conn);
   117b8:	4620      	mov	r0, r4
}
   117ba:	b006      	add	sp, #24
   117bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   117c0:	f002 bb46 	b.w	13e50 <bt_conn_unref>
		if (!evt->status) {
   117c4:	782b      	ldrb	r3, [r5, #0]
   117c6:	b98b      	cbnz	r3, 117ec <le_conn_update_complete+0x90>
			conn->le.interval = sys_le16_to_cpu(evt->interval);
   117c8:	f8b5 3003 	ldrh.w	r3, [r5, #3]
   117cc:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
			conn->le.latency = sys_le16_to_cpu(evt->latency);
   117d0:	f8b5 3005 	ldrh.w	r3, [r5, #5]
   117d4:	f8a4 30ac 	strh.w	r3, [r4, #172]	; 0xac
			conn->le.timeout = sys_le16_to_cpu(evt->supv_timeout);
   117d8:	f8b5 3007 	ldrh.w	r3, [r5, #7]
   117dc:	f8a4 30ae 	strh.w	r3, [r4, #174]	; 0xae
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   117e0:	f46f 7180 	mvn.w	r1, #256	; 0x100
   117e4:	4630      	mov	r0, r6
   117e6:	f014 fa9d 	bl	25d24 <atomic_and.isra.0>
}
   117ea:	e014      	b.n	11816 <le_conn_update_complete+0xba>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   117ec:	e8d6 3faf 	lda	r3, [r6]
		} else if (atomic_test_bit(conn->flags,
   117f0:	05db      	lsls	r3, r3, #23
   117f2:	d5f5      	bpl.n	117e0 <le_conn_update_complete+0x84>
					   BT_CONN_PERIPHERAL_PARAM_AUTO_UPDATE) &&
   117f4:	782b      	ldrb	r3, [r5, #0]
   117f6:	2b20      	cmp	r3, #32
   117f8:	d1f2      	bne.n	117e0 <le_conn_update_complete+0x84>
			   conn->le.conn_param_retry_countdown) {
   117fa:	f894 30b4 	ldrb.w	r3, [r4, #180]	; 0xb4
			   evt->status == BT_HCI_ERR_UNSUPP_LL_PARAM_VAL &&
   117fe:	2b00      	cmp	r3, #0
   11800:	d0ee      	beq.n	117e0 <le_conn_update_complete+0x84>
			conn->le.conn_param_retry_countdown--;
   11802:	3b01      	subs	r3, #1
   11804:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
			k_work_schedule(&conn->deferred_work,
   11808:	f44f 3220 	mov.w	r2, #163840	; 0x28000
   1180c:	2300      	movs	r3, #0
   1180e:	f104 0060 	add.w	r0, r4, #96	; 0x60
   11812:	f00e febb 	bl	2058c <k_work_schedule>
		notify_le_param_updated(conn);
   11816:	4620      	mov	r0, r4
   11818:	f002 fc9a 	bl	14150 <notify_le_param_updated>
   1181c:	e7cc      	b.n	117b8 <le_conn_update_complete+0x5c>
   1181e:	bf00      	nop
   11820:	0002d361 	.word	0x0002d361
   11824:	0002a3fc 	.word	0x0002a3fc

00011828 <bt_hci_cmd_state_set_init>:
{
   11828:	b510      	push	{r4, lr}
	state->bit = bit;
   1182a:	e9c1 2300 	strd	r2, r3, [r1]
	state->val = val;
   1182e:	f89d 3008 	ldrb.w	r3, [sp, #8]
{
   11832:	460c      	mov	r4, r1
	state->val = val;
   11834:	720b      	strb	r3, [r1, #8]
	cmd(buf)->state = state;
   11836:	f007 f9f3 	bl	18c20 <net_buf_id>
   1183a:	220c      	movs	r2, #12
   1183c:	4b02      	ldr	r3, [pc, #8]	; (11848 <bt_hci_cmd_state_set_init+0x20>)
   1183e:	fb02 3300 	mla	r3, r2, r0, r3
   11842:	605c      	str	r4, [r3, #4]
}
   11844:	bd10      	pop	{r4, pc}
   11846:	bf00      	nop
   11848:	20020f34 	.word	0x20020f34

0001184c <bt_hci_cmd_create>:
{
   1184c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return net_buf_alloc_fixed(pool, timeout);
   11850:	f04f 32ff 	mov.w	r2, #4294967295
   11854:	4606      	mov	r6, r0
   11856:	f04f 33ff 	mov.w	r3, #4294967295
   1185a:	481e      	ldr	r0, [pc, #120]	; (118d4 <bt_hci_cmd_create+0x88>)
   1185c:	460f      	mov	r7, r1
   1185e:	f016 f8a0 	bl	279a2 <net_buf_alloc_fixed>
	__ASSERT_NO_MSG(buf);
   11862:	4604      	mov	r4, r0
   11864:	b958      	cbnz	r0, 1187e <bt_hci_cmd_create+0x32>
   11866:	491c      	ldr	r1, [pc, #112]	; (118d8 <bt_hci_cmd_create+0x8c>)
   11868:	481c      	ldr	r0, [pc, #112]	; (118dc <bt_hci_cmd_create+0x90>)
   1186a:	f240 1301 	movw	r3, #257	; 0x101
   1186e:	4a1c      	ldr	r2, [pc, #112]	; (118e0 <bt_hci_cmd_create+0x94>)
   11870:	f013 f8cb 	bl	24a0a <assert_print>
   11874:	f240 1101 	movw	r1, #257	; 0x101
   11878:	4819      	ldr	r0, [pc, #100]	; (118e0 <bt_hci_cmd_create+0x94>)
   1187a:	f013 f8bf 	bl	249fc <assert_post_action>
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   1187e:	f04f 0800 	mov.w	r8, #0
	net_buf_simple_reserve(&buf->b, reserve);
   11882:	f100 0a0c 	add.w	sl, r0, #12
   11886:	2101      	movs	r1, #1
   11888:	4650      	mov	r0, sl
   1188a:	f007 fae9 	bl	18e60 <net_buf_simple_reserve>
	cmd(buf)->opcode = opcode;
   1188e:	4620      	mov	r0, r4
   11890:	f884 8018 	strb.w	r8, [r4, #24]
   11894:	f007 f9c4 	bl	18c20 <net_buf_id>
   11898:	f04f 090c 	mov.w	r9, #12
   1189c:	4d11      	ldr	r5, [pc, #68]	; (118e4 <bt_hci_cmd_create+0x98>)
   1189e:	fb09 5000 	mla	r0, r9, r0, r5
   118a2:	8046      	strh	r6, [r0, #2]
	cmd(buf)->sync = NULL;
   118a4:	4620      	mov	r0, r4
   118a6:	f007 f9bb 	bl	18c20 <net_buf_id>
   118aa:	fb09 5000 	mla	r0, r9, r0, r5
   118ae:	f8c0 8008 	str.w	r8, [r0, #8]
	cmd(buf)->state = NULL;
   118b2:	4620      	mov	r0, r4
   118b4:	f007 f9b4 	bl	18c20 <net_buf_id>
   118b8:	fb09 5500 	mla	r5, r9, r0, r5
	return net_buf_simple_add(&buf->b, len);
   118bc:	2103      	movs	r1, #3
   118be:	4650      	mov	r0, sl
   118c0:	f8c5 8004 	str.w	r8, [r5, #4]
   118c4:	f007 fd00 	bl	192c8 <net_buf_simple_add>
	hdr->opcode = sys_cpu_to_le16(opcode);
   118c8:	8006      	strh	r6, [r0, #0]
	hdr->param_len = param_len;
   118ca:	7087      	strb	r7, [r0, #2]
}
   118cc:	4620      	mov	r0, r4
   118ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   118d2:	bf00      	nop
   118d4:	20008cec 	.word	0x20008cec
   118d8:	0002ef29 	.word	0x0002ef29
   118dc:	0002b3a9 	.word	0x0002b3a9
   118e0:	0002d3ef 	.word	0x0002d3ef
   118e4:	20020f34 	.word	0x20020f34

000118e8 <bt_hci_cmd_send_sync>:
{
   118e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   118ec:	4607      	mov	r7, r0
   118ee:	4615      	mov	r5, r2
	if (!buf) {
   118f0:	460c      	mov	r4, r1
{
   118f2:	b08c      	sub	sp, #48	; 0x30
	if (!buf) {
   118f4:	b921      	cbnz	r1, 11900 <bt_hci_cmd_send_sync+0x18>
		buf = bt_hci_cmd_create(opcode, 0);
   118f6:	f7ff ffa9 	bl	1184c <bt_hci_cmd_create>
		if (!buf) {
   118fa:	4604      	mov	r4, r0
   118fc:	2800      	cmp	r0, #0
   118fe:	d056      	beq.n	119ae <bt_hci_cmd_send_sync+0xc6>
	return z_impl_k_sem_init(sem, initial_count, limit);
   11900:	ae06      	add	r6, sp, #24
   11902:	2201      	movs	r2, #1
   11904:	2100      	movs	r1, #0
   11906:	4630      	mov	r0, r6
   11908:	f017 fc31 	bl	2916e <z_impl_k_sem_init>
	cmd(buf)->sync = &sync_sem;
   1190c:	4620      	mov	r0, r4
   1190e:	f007 f987 	bl	18c20 <net_buf_id>
   11912:	230c      	movs	r3, #12
   11914:	f8df 809c 	ldr.w	r8, [pc, #156]	; 119b4 <bt_hci_cmd_send_sync+0xcc>
   11918:	fb03 8000 	mla	r0, r3, r0, r8
   1191c:	6086      	str	r6, [r0, #8]
	net_buf_put(&bt_dev.cmd_tx_queue, net_buf_ref(buf));
   1191e:	4620      	mov	r0, r4
   11920:	f007 fbf4 	bl	1910c <net_buf_ref>
   11924:	4601      	mov	r1, r0
   11926:	4824      	ldr	r0, [pc, #144]	; (119b8 <bt_hci_cmd_send_sync+0xd0>)
   11928:	f007 fb86 	bl	19038 <net_buf_put>
	return z_impl_k_sem_take(sem, timeout);
   1192c:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
   11930:	4630      	mov	r0, r6
   11932:	2300      	movs	r3, #0
   11934:	f00e f948 	bl	1fbc8 <z_impl_k_sem_take>
	BT_ASSERT_MSG(err == 0, "k_sem_take failed with err %d", err);
   11938:	4606      	mov	r6, r0
   1193a:	b180      	cbz	r0, 1195e <bt_hci_cmd_send_sync+0x76>
   1193c:	f240 1349 	movw	r3, #329	; 0x149
   11940:	4a1e      	ldr	r2, [pc, #120]	; (119bc <bt_hci_cmd_send_sync+0xd4>)
   11942:	491f      	ldr	r1, [pc, #124]	; (119c0 <bt_hci_cmd_send_sync+0xd8>)
   11944:	481f      	ldr	r0, [pc, #124]	; (119c4 <bt_hci_cmd_send_sync+0xdc>)
   11946:	f013 f860 	bl	24a0a <assert_print>
   1194a:	4631      	mov	r1, r6
   1194c:	481e      	ldr	r0, [pc, #120]	; (119c8 <bt_hci_cmd_send_sync+0xe0>)
   1194e:	f013 f85c 	bl	24a0a <assert_print>
   11952:	4040      	eors	r0, r0
   11954:	f380 8811 	msr	BASEPRI, r0
   11958:	f04f 0003 	mov.w	r0, #3
   1195c:	df02      	svc	2
	status = cmd(buf)->status;
   1195e:	4620      	mov	r0, r4
   11960:	f007 f95e 	bl	18c20 <net_buf_id>
   11964:	230c      	movs	r3, #12
   11966:	4358      	muls	r0, r3
   11968:	f818 6000 	ldrb.w	r6, [r8, r0]
	if (status) {
   1196c:	b1be      	cbz	r6, 1199e <bt_hci_cmd_send_sync+0xb6>
		LOG_WRN("opcode 0x%04x status 0x%02x", opcode, status);
   1196e:	4b17      	ldr	r3, [pc, #92]	; (119cc <bt_hci_cmd_send_sync+0xe4>)
   11970:	2202      	movs	r2, #2
   11972:	9302      	str	r3, [sp, #8]
   11974:	2300      	movs	r3, #0
   11976:	4916      	ldr	r1, [pc, #88]	; (119d0 <bt_hci_cmd_send_sync+0xe8>)
   11978:	4618      	mov	r0, r3
   1197a:	e9cd 3300 	strd	r3, r3, [sp]
   1197e:	e9cd 7603 	strd	r7, r6, [sp, #12]
   11982:	f014 f9c0 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   11986:	4620      	mov	r0, r4
   11988:	f007 fb7c 	bl	19084 <net_buf_unref>
			return -ECONNREFUSED;
   1198c:	2e09      	cmp	r6, #9
   1198e:	bf14      	ite	ne
   11990:	f06f 0004 	mvnne.w	r0, #4
   11994:	f06f 006e 	mvneq.w	r0, #110	; 0x6e
}
   11998:	b00c      	add	sp, #48	; 0x30
   1199a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (rsp) {
   1199e:	b115      	cbz	r5, 119a6 <bt_hci_cmd_send_sync+0xbe>
		*rsp = buf;
   119a0:	602c      	str	r4, [r5, #0]
	return 0;
   119a2:	2000      	movs	r0, #0
   119a4:	e7f8      	b.n	11998 <bt_hci_cmd_send_sync+0xb0>
		net_buf_unref(buf);
   119a6:	4620      	mov	r0, r4
   119a8:	f007 fb6c 	bl	19084 <net_buf_unref>
   119ac:	e7f9      	b.n	119a2 <bt_hci_cmd_send_sync+0xba>
			return -ENOBUFS;
   119ae:	f06f 0068 	mvn.w	r0, #104	; 0x68
   119b2:	e7f1      	b.n	11998 <bt_hci_cmd_send_sync+0xb0>
   119b4:	20020f34 	.word	0x20020f34
   119b8:	20008144 	.word	0x20008144
   119bc:	0002d3ef 	.word	0x0002d3ef
   119c0:	0002c257 	.word	0x0002c257
   119c4:	0002b3a9 	.word	0x0002b3a9
   119c8:	0002d55f 	.word	0x0002d55f
   119cc:	0002d57f 	.word	0x0002d57f
   119d0:	0002a3fc 	.word	0x0002a3fc

000119d4 <hci_le_read_max_data_len>:
{
   119d4:	b570      	push	{r4, r5, r6, lr}
   119d6:	b086      	sub	sp, #24
   119d8:	4606      	mov	r6, r0
   119da:	460d      	mov	r5, r1
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_MAX_DATA_LEN, NULL, &rsp);
   119dc:	f242 002f 	movw	r0, #8239	; 0x202f
   119e0:	2100      	movs	r1, #0
   119e2:	aa05      	add	r2, sp, #20
   119e4:	f7ff ff80 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   119e8:	4604      	mov	r4, r0
   119ea:	b160      	cbz	r0, 11a06 <hci_le_read_max_data_len+0x32>
		LOG_ERR("Failed to read DLE max data len");
   119ec:	4b0b      	ldr	r3, [pc, #44]	; (11a1c <hci_le_read_max_data_len+0x48>)
   119ee:	2201      	movs	r2, #1
   119f0:	9302      	str	r3, [sp, #8]
   119f2:	2300      	movs	r3, #0
   119f4:	490a      	ldr	r1, [pc, #40]	; (11a20 <hci_le_read_max_data_len+0x4c>)
   119f6:	4618      	mov	r0, r3
   119f8:	e9cd 3300 	strd	r3, r3, [sp]
   119fc:	f014 f983 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11a00:	4620      	mov	r0, r4
   11a02:	b006      	add	sp, #24
   11a04:	bd70      	pop	{r4, r5, r6, pc}
	rp = (void *)rsp->data;
   11a06:	9805      	ldr	r0, [sp, #20]
   11a08:	68c3      	ldr	r3, [r0, #12]
	*tx_octets = sys_le16_to_cpu(rp->max_tx_octets);
   11a0a:	f8b3 2001 	ldrh.w	r2, [r3, #1]
   11a0e:	8032      	strh	r2, [r6, #0]
	*tx_time = sys_le16_to_cpu(rp->max_tx_time);
   11a10:	f8b3 3003 	ldrh.w	r3, [r3, #3]
   11a14:	802b      	strh	r3, [r5, #0]
	net_buf_unref(rsp);
   11a16:	f007 fb35 	bl	19084 <net_buf_unref>
	return 0;
   11a1a:	e7f1      	b.n	11a00 <hci_le_read_max_data_len+0x2c>
   11a1c:	0002d59b 	.word	0x0002d59b
   11a20:	0002a3fc 	.word	0x0002a3fc

00011a24 <bt_hci_le_rand>:
{
   11a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11a26:	4b14      	ldr	r3, [pc, #80]	; (11a78 <bt_hci_le_rand+0x54>)
{
   11a28:	4605      	mov	r5, r0
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11a2a:	f993 3093 	ldrsb.w	r3, [r3, #147]	; 0x93
{
   11a2e:	460c      	mov	r4, r1
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11a30:	2b00      	cmp	r3, #0
   11a32:	da1d      	bge.n	11a70 <bt_hci_le_rand+0x4c>
	while (len > 0) {
   11a34:	b914      	cbnz	r4, 11a3c <bt_hci_le_rand+0x18>
	return 0;
   11a36:	4620      	mov	r0, r4
}
   11a38:	b003      	add	sp, #12
   11a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		count = MIN(len, sizeof(rp->rand));
   11a3c:	2c08      	cmp	r4, #8
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_RAND, NULL, &rsp);
   11a3e:	f04f 0100 	mov.w	r1, #0
   11a42:	f242 0018 	movw	r0, #8216	; 0x2018
   11a46:	aa01      	add	r2, sp, #4
		count = MIN(len, sizeof(rp->rand));
   11a48:	4626      	mov	r6, r4
   11a4a:	bf28      	it	cs
   11a4c:	2608      	movcs	r6, #8
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_RAND, NULL, &rsp);
   11a4e:	f7ff ff4b 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
   11a52:	2800      	cmp	r0, #0
   11a54:	d1f0      	bne.n	11a38 <bt_hci_le_rand+0x14>
		rp = (void *)rsp->data;
   11a56:	9f01      	ldr	r7, [sp, #4]
   11a58:	4632      	mov	r2, r6
   11a5a:	68f9      	ldr	r1, [r7, #12]
   11a5c:	4628      	mov	r0, r5
   11a5e:	3101      	adds	r1, #1
   11a60:	f017 fd39 	bl	294d6 <memcpy>
		net_buf_unref(rsp);
   11a64:	4638      	mov	r0, r7
   11a66:	f007 fb0d 	bl	19084 <net_buf_unref>
		buffer = (uint8_t *)buffer + count;
   11a6a:	4435      	add	r5, r6
		len -= count;
   11a6c:	1ba4      	subs	r4, r4, r6
   11a6e:	e7e1      	b.n	11a34 <bt_hci_le_rand+0x10>
		return -ENOTSUP;
   11a70:	f06f 0085 	mvn.w	r0, #133	; 0x85
   11a74:	e7e0      	b.n	11a38 <bt_hci_le_rand+0x14>
   11a76:	bf00      	nop
   11a78:	20008000 	.word	0x20008000

00011a7c <bt_hci_le_enh_conn_complete>:
{
   11a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11a80:	f8b0 8001 	ldrh.w	r8, [r0, #1]
   11a84:	2700      	movs	r7, #0
	handle |= ~BT_ACL_HANDLE_MASK;
   11a86:	ea6f 5308 	mvn.w	r3, r8, lsl #20
   11a8a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
{
   11a8e:	4605      	mov	r5, r0
		if (disconnected_handles[i] == handle) {
   11a90:	4a9f      	ldr	r2, [pc, #636]	; (11d10 <bt_hci_le_enh_conn_complete+0x294>)
   11a92:	b29b      	uxth	r3, r3
   11a94:	8811      	ldrh	r1, [r2, #0]
{
   11a96:	b08a      	sub	sp, #40	; 0x28
		if (disconnected_handles[i] == handle) {
   11a98:	4299      	cmp	r1, r3
			disconnected_handles[i] = 0;
   11a9a:	bf04      	itt	eq
   11a9c:	8017      	strheq	r7, [r2, #0]
			return true;
   11a9e:	2701      	moveq	r7, #1
	bt_id_pending_keys_update();
   11aa0:	f000 fe96 	bl	127d0 <bt_id_pending_keys_update>
	if (evt->status) {
   11aa4:	782e      	ldrb	r6, [r5, #0]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11aa6:	fa1f f988 	uxth.w	r9, r8
	if (evt->status) {
   11aaa:	b37e      	cbz	r6, 11b0c <bt_hci_le_enh_conn_complete+0x90>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11aac:	2e3c      	cmp	r6, #60	; 0x3c
   11aae:	d121      	bne.n	11af4 <bt_hci_le_enh_conn_complete+0x78>
		struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11ab0:	f001 fada 	bl	13068 <bt_le_adv_lookup_legacy>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   11ab4:	f06f 0180 	mvn.w	r1, #128	; 0x80
   11ab8:	3010      	adds	r0, #16
   11aba:	f014 f933 	bl	25d24 <atomic_and.isra.0>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && role == BT_HCI_ROLE_PERIPHERAL) {
   11abe:	2000      	movs	r0, #0
   11ac0:	f7ff fb02 	bl	110c8 <find_pending_connect.part.0>
		if (!conn) {
   11ac4:	4604      	mov	r4, r0
   11ac6:	b958      	cbnz	r0, 11ae0 <bt_hci_le_enh_conn_complete+0x64>
			LOG_ERR("No pending peripheral connection");
   11ac8:	4b92      	ldr	r3, [pc, #584]	; (11d14 <bt_hci_le_enh_conn_complete+0x298>)
   11aca:	2201      	movs	r2, #1
   11acc:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11ad0:	4991      	ldr	r1, [pc, #580]	; (11d18 <bt_hci_le_enh_conn_complete+0x29c>)
   11ad2:	4603      	mov	r3, r0
   11ad4:	9000      	str	r0, [sp, #0]
   11ad6:	f014 f916 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11ada:	b00a      	add	sp, #40	; 0x28
   11adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		conn->err = BT_HCI_ERR_ADV_TIMEOUT;
   11ae0:	7306      	strb	r6, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   11ae2:	2100      	movs	r1, #0
   11ae4:	f002 f9ec 	bl	13ec0 <bt_conn_set_state>
		bt_conn_unref(conn);
   11ae8:	4620      	mov	r0, r4
}
   11aea:	b00a      	add	sp, #40	; 0x28
   11aec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		bt_conn_unref(conn);
   11af0:	f002 b9ae 	b.w	13e50 <bt_conn_unref>
		LOG_WRN("Unexpected status 0x%02x", evt->status);
   11af4:	4b89      	ldr	r3, [pc, #548]	; (11d1c <bt_hci_le_enh_conn_complete+0x2a0>)
   11af6:	2202      	movs	r2, #2
   11af8:	9302      	str	r3, [sp, #8]
   11afa:	2300      	movs	r3, #0
   11afc:	4986      	ldr	r1, [pc, #536]	; (11d18 <bt_hci_le_enh_conn_complete+0x29c>)
   11afe:	4618      	mov	r0, r3
   11b00:	e9cd 3300 	strd	r3, r3, [sp]
   11b04:	9603      	str	r6, [sp, #12]
   11b06:	f014 f8fe 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return;
   11b0a:	e7e6      	b.n	11ada <bt_hci_le_enh_conn_complete+0x5e>
	if (evt->peer_addr.type == BT_ADDR_LE_PUBLIC_ID ||
   11b0c:	792b      	ldrb	r3, [r5, #4]
		bt_addr_le_copy(&id_addr, &evt->peer_addr);
   11b0e:	f105 0a04 	add.w	sl, r5, #4
	if (evt->peer_addr.type == BT_ADDR_LE_PUBLIC_ID ||
   11b12:	3b02      	subs	r3, #2
   11b14:	2b01      	cmp	r3, #1
   11b16:	d827      	bhi.n	11b68 <bt_hci_le_enh_conn_complete+0xec>
		bt_addr_le_copy(&id_addr, &evt->peer_addr);
   11b18:	4651      	mov	r1, sl
   11b1a:	a808      	add	r0, sp, #32
   11b1c:	f014 f8ec 	bl	25cf8 <bt_addr_le_copy>
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11b20:	f89d 3020 	ldrb.w	r3, [sp, #32]
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11b24:	f105 0111 	add.w	r1, r5, #17
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11b28:	3b02      	subs	r3, #2
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11b2a:	f10d 0019 	add.w	r0, sp, #25
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11b2e:	f88d 3020 	strb.w	r3, [sp, #32]
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11b32:	f014 f8dc 	bl	25cee <bt_addr_copy>
		peer_addr.type = BT_ADDR_LE_RANDOM;
   11b36:	2301      	movs	r3, #1
   11b38:	f88d 3018 	strb.w	r3, [sp, #24]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && role == BT_HCI_ROLE_PERIPHERAL) {
   11b3c:	78eb      	ldrb	r3, [r5, #3]
   11b3e:	2b01      	cmp	r3, #1
   11b40:	d025      	beq.n	11b8e <bt_hci_le_enh_conn_complete+0x112>
		LOG_ERR("No pending conn for peer %s", bt_addr_le_str(&evt->peer_addr));
   11b42:	4650      	mov	r0, sl
   11b44:	f7ff f98c 	bl	10e60 <bt_addr_le_str>
   11b48:	4b75      	ldr	r3, [pc, #468]	; (11d20 <bt_hci_le_enh_conn_complete+0x2a4>)
   11b4a:	9003      	str	r0, [sp, #12]
   11b4c:	9302      	str	r3, [sp, #8]
   11b4e:	2300      	movs	r3, #0
   11b50:	2201      	movs	r2, #1
   11b52:	4618      	mov	r0, r3
   11b54:	e9cd 3300 	strd	r3, r3, [sp]
   11b58:	496f      	ldr	r1, [pc, #444]	; (11d18 <bt_hci_le_enh_conn_complete+0x29c>)
   11b5a:	f014 f8d4 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		bt_hci_disconnect(handle, BT_HCI_ERR_UNSPECIFIED);
   11b5e:	211f      	movs	r1, #31
   11b60:	4648      	mov	r0, r9
   11b62:	f014 f8f7 	bl	25d54 <bt_hci_disconnect>
		return;
   11b66:	e7b8      	b.n	11ada <bt_hci_le_enh_conn_complete+0x5e>
		uint8_t id = evt->role == BT_HCI_ROLE_PERIPHERAL ? bt_dev.adv_conn_id :
   11b68:	78eb      	ldrb	r3, [r5, #3]
		bt_addr_le_copy(&id_addr,
   11b6a:	4651      	mov	r1, sl
		uint8_t id = evt->role == BT_HCI_ROLE_PERIPHERAL ? bt_dev.adv_conn_id :
   11b6c:	2b01      	cmp	r3, #1
   11b6e:	bf04      	itt	eq
   11b70:	4b6c      	ldreq	r3, [pc, #432]	; (11d24 <bt_hci_le_enh_conn_complete+0x2a8>)
   11b72:	f893 6067 	ldrbeq.w	r6, [r3, #103]	; 0x67
		bt_addr_le_copy(&id_addr,
   11b76:	4630      	mov	r0, r6
   11b78:	f014 fa19 	bl	25fae <bt_lookup_id_addr>
   11b7c:	4601      	mov	r1, r0
   11b7e:	a808      	add	r0, sp, #32
   11b80:	f014 f8ba 	bl	25cf8 <bt_addr_le_copy>
		bt_addr_le_copy(&peer_addr, &evt->peer_addr);
   11b84:	4651      	mov	r1, sl
   11b86:	a806      	add	r0, sp, #24
   11b88:	f014 f8b6 	bl	25cf8 <bt_addr_le_copy>
   11b8c:	e7d6      	b.n	11b3c <bt_hci_le_enh_conn_complete+0xc0>
   11b8e:	a808      	add	r0, sp, #32
   11b90:	f7ff fa9a 	bl	110c8 <find_pending_connect.part.0>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11b94:	78eb      	ldrb	r3, [r5, #3]
   11b96:	4604      	mov	r4, r0
   11b98:	2b01      	cmp	r3, #1
   11b9a:	d10a      	bne.n	11bb2 <bt_hci_le_enh_conn_complete+0x136>
		struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11b9c:	f001 fa64 	bl	13068 <bt_le_adv_lookup_legacy>
   11ba0:	4606      	mov	r6, r0
   11ba2:	f06f 0180 	mvn.w	r1, #128	; 0x80
   11ba6:	3010      	adds	r0, #16
   11ba8:	f014 f8bc 	bl	25d24 <atomic_and.isra.0>
		(void)bt_le_lim_adv_cancel_timeout(adv);
   11bac:	4630      	mov	r0, r6
   11bae:	f014 fb2c 	bl	2620a <bt_le_lim_adv_cancel_timeout>
	if (!conn) {
   11bb2:	2c00      	cmp	r4, #0
   11bb4:	d0c5      	beq.n	11b42 <bt_hci_le_enh_conn_complete+0xc6>
	conn->handle = handle;
   11bb6:	4620      	mov	r0, r4
	conn->err = 0U;
   11bb8:	2200      	movs	r2, #0
	conn->handle = handle;
   11bba:	f820 8b90 	strh.w	r8, [r0], #144
	bt_addr_le_copy(&conn->le.dst, &id_addr);
   11bbe:	a908      	add	r1, sp, #32
   11bc0:	f014 f89a 	bl	25cf8 <bt_addr_le_copy>
	conn->le.interval = sys_le16_to_cpu(evt->interval);
   11bc4:	f8b5 3017 	ldrh.w	r3, [r5, #23]
   11bc8:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
	conn->le.latency = sys_le16_to_cpu(evt->latency);
   11bcc:	f8b5 3019 	ldrh.w	r3, [r5, #25]
   11bd0:	f8a4 30ac 	strh.w	r3, [r4, #172]	; 0xac
	conn->le.timeout = sys_le16_to_cpu(evt->supv_timeout);
   11bd4:	f8b5 301b 	ldrh.w	r3, [r5, #27]
   11bd8:	f8a4 30ae 	strh.w	r3, [r4, #174]	; 0xae
	conn->role = evt->role;
   11bdc:	78eb      	ldrb	r3, [r5, #3]
	conn->err = 0U;
   11bde:	7322      	strb	r2, [r4, #12]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11be0:	2b01      	cmp	r3, #1
	conn->role = evt->role;
   11be2:	70e3      	strb	r3, [r4, #3]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11be4:	d115      	bne.n	11c12 <bt_hci_le_enh_conn_complete+0x196>
		bt_addr_le_copy(&conn->le.init_addr, &peer_addr);
   11be6:	a906      	add	r1, sp, #24
   11be8:	f104 0097 	add.w	r0, r4, #151	; 0x97
   11bec:	f014 f884 	bl	25cf8 <bt_addr_le_copy>
			struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11bf0:	f001 fa3a 	bl	13068 <bt_le_adv_lookup_legacy>
						&bt_dev.id_addr[conn->id]);
   11bf4:	7a21      	ldrb	r1, [r4, #8]
   11bf6:	4a4b      	ldr	r2, [pc, #300]	; (11d24 <bt_hci_le_enh_conn_complete+0x2a8>)
   11bf8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
				bt_addr_le_copy(&conn->le.resp_addr,
   11bfc:	4411      	add	r1, r2
   11bfe:	f104 009e 	add.w	r0, r4, #158	; 0x9e
   11c02:	f014 f879 	bl	25cf8 <bt_addr_le_copy>
		if (BT_LE_STATES_PER_CONN_ADV(bt_dev.le.states)) {
   11c06:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
   11c0a:	065d      	lsls	r5, r3, #25
   11c0c:	d501      	bpl.n	11c12 <bt_hci_le_enh_conn_complete+0x196>
			bt_le_adv_resume();
   11c0e:	f001 fbef 	bl	133f0 <bt_le_adv_resume>
	bt_conn_set_state(conn, BT_CONN_CONNECTED);
   11c12:	2107      	movs	r1, #7
   11c14:	4620      	mov	r0, r4
   11c16:	f002 f953 	bl	13ec0 <bt_conn_set_state>
	if (is_disconnected) {
   11c1a:	b11f      	cbz	r7, 11c24 <bt_hci_le_enh_conn_complete+0x1a8>
		bt_conn_set_state(conn, BT_CONN_DISCONNECT_COMPLETE);
   11c1c:	2101      	movs	r1, #1
   11c1e:	4620      	mov	r0, r4
   11c20:	f002 f94e 	bl	13ec0 <bt_conn_set_state>
	bt_conn_connected(conn);
   11c24:	4620      	mov	r0, r4
   11c26:	f014 fba1 	bl	2636c <bt_conn_connected>
	if (conn->state != BT_CONN_CONNECTED) {
   11c2a:	7b63      	ldrb	r3, [r4, #13]
   11c2c:	2b07      	cmp	r3, #7
   11c2e:	d167      	bne.n	11d00 <bt_hci_le_enh_conn_complete+0x284>
   11c30:	1d23      	adds	r3, r4, #4
   11c32:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(conn->flags, BT_CONN_AUTO_FEATURE_EXCH) &&
   11c36:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   11c3a:	4e3a      	ldr	r6, [pc, #232]	; (11d24 <bt_hci_le_enh_conn_complete+0x2a8>)
   11c3c:	d125      	bne.n	11c8a <bt_hci_le_enh_conn_complete+0x20e>
   11c3e:	78e3      	ldrb	r3, [r4, #3]
   11c40:	b11b      	cbz	r3, 11c4a <bt_hci_le_enh_conn_complete+0x1ce>
	    ((conn->role == BT_HCI_ROLE_CENTRAL) ||
   11c42:	f896 30d0 	ldrb.w	r3, [r6, #208]	; 0xd0
   11c46:	0718      	lsls	r0, r3, #28
   11c48:	d51f      	bpl.n	11c8a <bt_hci_le_enh_conn_complete+0x20e>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_READ_REMOTE_FEATURES,
   11c4a:	2102      	movs	r1, #2
   11c4c:	f242 0016 	movw	r0, #8214	; 0x2016
   11c50:	f7ff fdfc 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   11c54:	4605      	mov	r5, r0
   11c56:	2800      	cmp	r0, #0
   11c58:	d056      	beq.n	11d08 <bt_hci_le_enh_conn_complete+0x28c>
   11c5a:	2102      	movs	r1, #2
   11c5c:	300c      	adds	r0, #12
   11c5e:	f007 fb33 	bl	192c8 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   11c62:	8823      	ldrh	r3, [r4, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_REMOTE_FEATURES, buf, NULL);
   11c64:	2200      	movs	r2, #0
	cp->handle = sys_cpu_to_le16(conn->handle);
   11c66:	8003      	strh	r3, [r0, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_REMOTE_FEATURES, buf, NULL);
   11c68:	4629      	mov	r1, r5
   11c6a:	f242 0016 	movw	r0, #8214	; 0x2016
   11c6e:	f7ff fe3b 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
   11c72:	b150      	cbz	r0, 11c8a <bt_hci_le_enh_conn_complete+0x20e>
			LOG_ERR("Failed read remote features (%d)", err);
   11c74:	4b2c      	ldr	r3, [pc, #176]	; (11d28 <bt_hci_le_enh_conn_complete+0x2ac>)
   11c76:	9003      	str	r0, [sp, #12]
   11c78:	9302      	str	r3, [sp, #8]
   11c7a:	2300      	movs	r3, #0
   11c7c:	2201      	movs	r2, #1
   11c7e:	4618      	mov	r0, r3
   11c80:	e9cd 3300 	strd	r3, r3, [sp]
   11c84:	4924      	ldr	r1, [pc, #144]	; (11d18 <bt_hci_le_enh_conn_complete+0x29c>)
   11c86:	f014 f83e 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	if (IS_ENABLED(CONFIG_BT_AUTO_PHY_UPDATE) &&
   11c8a:	f896 30d1 	ldrb.w	r3, [r6, #209]	; 0xd1
   11c8e:	07d9      	lsls	r1, r3, #31
   11c90:	d513      	bpl.n	11cba <bt_hci_le_enh_conn_complete+0x23e>
		err = bt_le_set_phy(conn, 0U, BT_HCI_LE_PHY_PREFER_2M,
   11c92:	2500      	movs	r5, #0
   11c94:	2302      	movs	r3, #2
   11c96:	4629      	mov	r1, r5
   11c98:	461a      	mov	r2, r3
   11c9a:	4620      	mov	r0, r4
   11c9c:	9500      	str	r5, [sp, #0]
   11c9e:	f014 f892 	bl	25dc6 <bt_le_set_phy>
		if (err) {
   11ca2:	b150      	cbz	r0, 11cba <bt_hci_le_enh_conn_complete+0x23e>
			LOG_ERR("Failed LE Set PHY (%d)", err);
   11ca4:	4b21      	ldr	r3, [pc, #132]	; (11d2c <bt_hci_le_enh_conn_complete+0x2b0>)
   11ca6:	9003      	str	r0, [sp, #12]
   11ca8:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11cac:	2201      	movs	r2, #1
   11cae:	462b      	mov	r3, r5
   11cb0:	4628      	mov	r0, r5
   11cb2:	4919      	ldr	r1, [pc, #100]	; (11d18 <bt_hci_le_enh_conn_complete+0x29c>)
   11cb4:	9500      	str	r5, [sp, #0]
   11cb6:	f014 f826 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	if (IS_ENABLED(CONFIG_BT_AUTO_DATA_LEN_UPDATE) &&
   11cba:	f896 30d0 	ldrb.w	r3, [r6, #208]	; 0xd0
   11cbe:	069a      	lsls	r2, r3, #26
   11cc0:	d51e      	bpl.n	11d00 <bt_hci_le_enh_conn_complete+0x284>
		if (IS_BT_QUIRK_NO_AUTO_DLE(&bt_dev)) {
   11cc2:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
   11cc6:	689b      	ldr	r3, [r3, #8]
   11cc8:	079b      	lsls	r3, r3, #30
   11cca:	d519      	bpl.n	11d00 <bt_hci_le_enh_conn_complete+0x284>
			err = hci_le_read_max_data_len(&tx_octets, &tx_time);
   11ccc:	f10d 0116 	add.w	r1, sp, #22
   11cd0:	a805      	add	r0, sp, #20
   11cd2:	f7ff fe7f 	bl	119d4 <hci_le_read_max_data_len>
			if (!err) {
   11cd6:	4605      	mov	r5, r0
   11cd8:	b990      	cbnz	r0, 11d00 <bt_hci_le_enh_conn_complete+0x284>
				err = bt_le_set_data_len(conn,
   11cda:	4620      	mov	r0, r4
   11cdc:	f8bd 2016 	ldrh.w	r2, [sp, #22]
   11ce0:	f8bd 1014 	ldrh.w	r1, [sp, #20]
   11ce4:	f014 f851 	bl	25d8a <bt_le_set_data_len>
				if (err) {
   11ce8:	b150      	cbz	r0, 11d00 <bt_hci_le_enh_conn_complete+0x284>
					LOG_ERR("Failed to set data len (%d)", err);
   11cea:	4b11      	ldr	r3, [pc, #68]	; (11d30 <bt_hci_le_enh_conn_complete+0x2b4>)
   11cec:	9003      	str	r0, [sp, #12]
   11cee:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11cf2:	2201      	movs	r2, #1
   11cf4:	462b      	mov	r3, r5
   11cf6:	4628      	mov	r0, r5
   11cf8:	4907      	ldr	r1, [pc, #28]	; (11d18 <bt_hci_le_enh_conn_complete+0x29c>)
   11cfa:	9500      	str	r5, [sp, #0]
   11cfc:	f014 f803 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	bt_conn_unref(conn);
   11d00:	4620      	mov	r0, r4
   11d02:	f002 f8a5 	bl	13e50 <bt_conn_unref>
	if (IS_ENABLED(CONFIG_BT_CENTRAL) &&
   11d06:	e6e8      	b.n	11ada <bt_hci_le_enh_conn_complete+0x5e>
		return -ENOBUFS;
   11d08:	f06f 0068 	mvn.w	r0, #104	; 0x68
   11d0c:	e7b2      	b.n	11c74 <bt_hci_le_enh_conn_complete+0x1f8>
   11d0e:	bf00      	nop
   11d10:	200214ea 	.word	0x200214ea
   11d14:	0002d5bb 	.word	0x0002d5bb
   11d18:	0002a3fc 	.word	0x0002a3fc
   11d1c:	0002d5dc 	.word	0x0002d5dc
   11d20:	0002d5f5 	.word	0x0002d5f5
   11d24:	20008000 	.word	0x20008000
   11d28:	0002d611 	.word	0x0002d611
   11d2c:	0002d632 	.word	0x0002d632
   11d30:	0002d649 	.word	0x0002d649

00011d34 <le_legacy_conn_complete>:
{
   11d34:	b500      	push	{lr}
	struct bt_hci_evt_le_conn_complete *evt = (void *)buf->data;
   11d36:	68c1      	ldr	r1, [r0, #12]
{
   11d38:	b089      	sub	sp, #36	; 0x24
	enh.status         = evt->status;
   11d3a:	780b      	ldrb	r3, [r1, #0]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   11d3c:	a801      	add	r0, sp, #4
	enh.status         = evt->status;
   11d3e:	f88d 3000 	strb.w	r3, [sp]
	enh.handle         = evt->handle;
   11d42:	f8b1 3001 	ldrh.w	r3, [r1, #1]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   11d46:	3104      	adds	r1, #4
	enh.handle         = evt->handle;
   11d48:	f8ad 3001 	strh.w	r3, [sp, #1]
	enh.role           = evt->role;
   11d4c:	f811 3c01 	ldrb.w	r3, [r1, #-1]
   11d50:	f88d 3003 	strb.w	r3, [sp, #3]
	enh.interval       = evt->interval;
   11d54:	f8b1 3007 	ldrh.w	r3, [r1, #7]
   11d58:	f8ad 3017 	strh.w	r3, [sp, #23]
	enh.latency        = evt->latency;
   11d5c:	f8b1 3009 	ldrh.w	r3, [r1, #9]
   11d60:	f8ad 3019 	strh.w	r3, [sp, #25]
	enh.supv_timeout   = evt->supv_timeout;
   11d64:	f8b1 300b 	ldrh.w	r3, [r1, #11]
   11d68:	f8ad 301b 	strh.w	r3, [sp, #27]
	enh.clock_accuracy = evt->clock_accuracy;
   11d6c:	7b4b      	ldrb	r3, [r1, #13]
   11d6e:	f88d 301d 	strb.w	r3, [sp, #29]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   11d72:	f013 ffc1 	bl	25cf8 <bt_addr_le_copy>
		bt_addr_copy(&enh.local_rpa, BT_ADDR_ANY);
   11d76:	4907      	ldr	r1, [pc, #28]	; (11d94 <le_legacy_conn_complete+0x60>)
   11d78:	f10d 000b 	add.w	r0, sp, #11
   11d7c:	f013 ffb7 	bl	25cee <bt_addr_copy>
	bt_addr_copy(&enh.peer_rpa, BT_ADDR_ANY);
   11d80:	f10d 0011 	add.w	r0, sp, #17
   11d84:	f013 ffb3 	bl	25cee <bt_addr_copy>
	bt_hci_le_enh_conn_complete(evt);
   11d88:	4668      	mov	r0, sp
   11d8a:	f7ff fe77 	bl	11a7c <bt_hci_le_enh_conn_complete>
}
   11d8e:	b009      	add	sp, #36	; 0x24
   11d90:	f85d fb04 	ldr.w	pc, [sp], #4
   11d94:	0002d22e 	.word	0x0002d22e

00011d98 <bt_security_err_get>:
	switch (hci_err) {
   11d98:	2829      	cmp	r0, #41	; 0x29
   11d9a:	bf9a      	itte	ls
   11d9c:	4b01      	ldrls	r3, [pc, #4]	; (11da4 <bt_security_err_get+0xc>)
   11d9e:	5c18      	ldrbls	r0, [r3, r0]
{
   11da0:	2009      	movhi	r0, #9
}
   11da2:	4770      	bx	lr
   11da4:	0002d8eb 	.word	0x0002d8eb

00011da8 <hci_encrypt_key_refresh_complete>:
{
   11da8:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_encrypt_key_refresh_complete *evt = (void *)buf->data;
   11daa:	68c3      	ldr	r3, [r0, #12]
{
   11dac:	b085      	sub	sp, #20
	handle = sys_le16_to_cpu(evt->handle);
   11dae:	f8b3 6001 	ldrh.w	r6, [r3, #1]
	uint8_t status = evt->status;
   11db2:	781d      	ldrb	r5, [r3, #0]
	conn = bt_conn_lookup_handle(handle);
   11db4:	4630      	mov	r0, r6
   11db6:	f002 f87b 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   11dba:	4604      	mov	r4, r0
   11dbc:	b958      	cbnz	r0, 11dd6 <hci_encrypt_key_refresh_complete+0x2e>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   11dbe:	4b1e      	ldr	r3, [pc, #120]	; (11e38 <hci_encrypt_key_refresh_complete+0x90>)
   11dc0:	2201      	movs	r2, #1
   11dc2:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11dc6:	491d      	ldr	r1, [pc, #116]	; (11e3c <hci_encrypt_key_refresh_complete+0x94>)
   11dc8:	4603      	mov	r3, r0
   11dca:	9603      	str	r6, [sp, #12]
   11dcc:	9000      	str	r0, [sp, #0]
   11dce:	f013 ff9a 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11dd2:	b005      	add	sp, #20
   11dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (status) {
   11dd6:	b16d      	cbz	r5, 11df4 <hci_encrypt_key_refresh_complete+0x4c>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11dd8:	4628      	mov	r0, r5
   11dda:	f7ff ffdd 	bl	11d98 <bt_security_err_get>
   11dde:	4629      	mov	r1, r5
   11de0:	4602      	mov	r2, r0
   11de2:	4620      	mov	r0, r4
   11de4:	f002 faa4 	bl	14330 <bt_conn_security_changed>
	bt_conn_unref(conn);
   11de8:	4620      	mov	r0, r4
}
   11dea:	b005      	add	sp, #20
   11dec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   11df0:	f002 b82e 	b.w	13e50 <bt_conn_unref>
	if (conn->type == BT_CONN_TYPE_LE) {
   11df4:	7887      	ldrb	r7, [r0, #2]
   11df6:	2f01      	cmp	r7, #1
   11df8:	d1ee      	bne.n	11dd8 <hci_encrypt_key_refresh_complete+0x30>
		bt_smp_update_keys(conn);
   11dfa:	f006 fc2b 	bl	18654 <bt_smp_update_keys>
		if (!update_sec_level(conn)) {
   11dfe:	4620      	mov	r0, r4
   11e00:	f013 ff51 	bl	25ca6 <update_sec_level>
   11e04:	4606      	mov	r6, r0
   11e06:	2800      	cmp	r0, #0
   11e08:	d1e6      	bne.n	11dd8 <hci_encrypt_key_refresh_complete+0x30>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11e0a:	2005      	movs	r0, #5
   11e0c:	f7ff ffc4 	bl	11d98 <bt_security_err_get>
   11e10:	2105      	movs	r1, #5
   11e12:	4602      	mov	r2, r0
   11e14:	4620      	mov	r0, r4
   11e16:	f002 fa8b 	bl	14330 <bt_conn_security_changed>
		LOG_ERR("Failed to set required security level");
   11e1a:	4b09      	ldr	r3, [pc, #36]	; (11e40 <hci_encrypt_key_refresh_complete+0x98>)
   11e1c:	4630      	mov	r0, r6
   11e1e:	e9cd 6301 	strd	r6, r3, [sp, #4]
   11e22:	463a      	mov	r2, r7
   11e24:	4633      	mov	r3, r6
   11e26:	4905      	ldr	r1, [pc, #20]	; (11e3c <hci_encrypt_key_refresh_complete+0x94>)
   11e28:	9600      	str	r6, [sp, #0]
   11e2a:	f013 ff6c 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(conn, status);
   11e2e:	2105      	movs	r1, #5
   11e30:	4620      	mov	r0, r4
   11e32:	f014 faa4 	bl	2637e <bt_conn_disconnect>
   11e36:	e7d7      	b.n	11de8 <hci_encrypt_key_refresh_complete+0x40>
   11e38:	0002d385 	.word	0x0002d385
   11e3c:	0002a3fc 	.word	0x0002a3fc
   11e40:	0002d665 	.word	0x0002d665

00011e44 <hci_encrypt_change>:
{
   11e44:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_encrypt_change *evt = (void *)buf->data;
   11e46:	68c6      	ldr	r6, [r0, #12]
{
   11e48:	b085      	sub	sp, #20
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11e4a:	f8b6 7001 	ldrh.w	r7, [r6, #1]
	uint8_t status = evt->status;
   11e4e:	7835      	ldrb	r5, [r6, #0]
	conn = bt_conn_lookup_handle(handle);
   11e50:	4638      	mov	r0, r7
   11e52:	f002 f82d 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   11e56:	4604      	mov	r4, r0
   11e58:	b958      	cbnz	r0, 11e72 <hci_encrypt_change+0x2e>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   11e5a:	4b23      	ldr	r3, [pc, #140]	; (11ee8 <hci_encrypt_change+0xa4>)
   11e5c:	2201      	movs	r2, #1
   11e5e:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11e62:	4922      	ldr	r1, [pc, #136]	; (11eec <hci_encrypt_change+0xa8>)
   11e64:	4603      	mov	r3, r0
   11e66:	9703      	str	r7, [sp, #12]
   11e68:	9000      	str	r0, [sp, #0]
   11e6a:	f013 ff4c 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11e6e:	b005      	add	sp, #20
   11e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (status) {
   11e72:	b16d      	cbz	r5, 11e90 <hci_encrypt_change+0x4c>
		bt_conn_security_changed(conn, status,
   11e74:	4628      	mov	r0, r5
   11e76:	f7ff ff8f 	bl	11d98 <bt_security_err_get>
   11e7a:	4629      	mov	r1, r5
   11e7c:	4602      	mov	r2, r0
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11e7e:	4620      	mov	r0, r4
   11e80:	f002 fa56 	bl	14330 <bt_conn_security_changed>
	bt_conn_unref(conn);
   11e84:	4620      	mov	r0, r4
}
   11e86:	b005      	add	sp, #20
   11e88:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   11e8c:	f001 bfe0 	b.w	13e50 <bt_conn_unref>
	if (conn->type == BT_CONN_TYPE_LE) {
   11e90:	7882      	ldrb	r2, [r0, #2]
	conn->encrypt = evt->encrypt;
   11e92:	78f3      	ldrb	r3, [r6, #3]
	if (conn->type == BT_CONN_TYPE_LE) {
   11e94:	2a01      	cmp	r2, #1
	conn->encrypt = evt->encrypt;
   11e96:	72c3      	strb	r3, [r0, #11]
	if (conn->type == BT_CONN_TYPE_LE) {
   11e98:	d005      	beq.n	11ea6 <hci_encrypt_change+0x62>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11e9a:	2000      	movs	r0, #0
   11e9c:	f7ff ff7c 	bl	11d98 <bt_security_err_get>
   11ea0:	2100      	movs	r1, #0
   11ea2:	4602      	mov	r2, r0
   11ea4:	e7eb      	b.n	11e7e <hci_encrypt_change+0x3a>
		if (conn->encrypt) {
   11ea6:	b10b      	cbz	r3, 11eac <hci_encrypt_change+0x68>
			bt_smp_update_keys(conn);
   11ea8:	f006 fbd4 	bl	18654 <bt_smp_update_keys>
		if (!update_sec_level(conn)) {
   11eac:	4620      	mov	r0, r4
   11eae:	f013 fefa 	bl	25ca6 <update_sec_level>
   11eb2:	4605      	mov	r5, r0
   11eb4:	2800      	cmp	r0, #0
   11eb6:	d1f0      	bne.n	11e9a <hci_encrypt_change+0x56>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11eb8:	2005      	movs	r0, #5
   11eba:	f7ff ff6d 	bl	11d98 <bt_security_err_get>
   11ebe:	2105      	movs	r1, #5
   11ec0:	4602      	mov	r2, r0
   11ec2:	4620      	mov	r0, r4
   11ec4:	f002 fa34 	bl	14330 <bt_conn_security_changed>
		LOG_ERR("Failed to set required security level");
   11ec8:	4b09      	ldr	r3, [pc, #36]	; (11ef0 <hci_encrypt_change+0xac>)
   11eca:	4628      	mov	r0, r5
   11ecc:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11ed0:	2201      	movs	r2, #1
   11ed2:	462b      	mov	r3, r5
   11ed4:	4905      	ldr	r1, [pc, #20]	; (11eec <hci_encrypt_change+0xa8>)
   11ed6:	9500      	str	r5, [sp, #0]
   11ed8:	f013 ff15 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(conn, status);
   11edc:	2105      	movs	r1, #5
   11ede:	4620      	mov	r0, r4
   11ee0:	f014 fa4d 	bl	2637e <bt_conn_disconnect>
   11ee4:	e7ce      	b.n	11e84 <hci_encrypt_change+0x40>
   11ee6:	bf00      	nop
   11ee8:	0002d385 	.word	0x0002d385
   11eec:	0002a3fc 	.word	0x0002a3fc
   11ef0:	0002d665 	.word	0x0002d665

00011ef4 <bt_send>:
	return bt_dev.drv->send(buf);
   11ef4:	4b02      	ldr	r3, [pc, #8]	; (11f00 <bt_send+0xc>)
   11ef6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
   11efa:	695b      	ldr	r3, [r3, #20]
   11efc:	4718      	bx	r3
   11efe:	bf00      	nop
   11f00:	20008000 	.word	0x20008000

00011f04 <bt_hci_cmd_send>:
{
   11f04:	b530      	push	{r4, r5, lr}
   11f06:	4605      	mov	r5, r0
	if (!buf) {
   11f08:	460c      	mov	r4, r1
{
   11f0a:	b085      	sub	sp, #20
	if (!buf) {
   11f0c:	b919      	cbnz	r1, 11f16 <bt_hci_cmd_send+0x12>
		buf = bt_hci_cmd_create(opcode, 0);
   11f0e:	f7ff fc9d 	bl	1184c <bt_hci_cmd_create>
		if (!buf) {
   11f12:	4604      	mov	r4, r0
   11f14:	b1f8      	cbz	r0, 11f56 <bt_hci_cmd_send+0x52>
	if (opcode == BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS) {
   11f16:	f640 4335 	movw	r3, #3125	; 0xc35
   11f1a:	429d      	cmp	r5, r3
   11f1c:	d115      	bne.n	11f4a <bt_hci_cmd_send+0x46>
		err = bt_send(buf);
   11f1e:	4620      	mov	r0, r4
   11f20:	f7ff ffe8 	bl	11ef4 <bt_send>
		if (err) {
   11f24:	4605      	mov	r5, r0
   11f26:	b1a0      	cbz	r0, 11f52 <bt_hci_cmd_send+0x4e>
			LOG_ERR("Unable to send to driver (err %d)", err);
   11f28:	4b0c      	ldr	r3, [pc, #48]	; (11f5c <bt_hci_cmd_send+0x58>)
   11f2a:	9003      	str	r0, [sp, #12]
   11f2c:	9302      	str	r3, [sp, #8]
   11f2e:	2300      	movs	r3, #0
   11f30:	2201      	movs	r2, #1
   11f32:	4618      	mov	r0, r3
   11f34:	e9cd 3300 	strd	r3, r3, [sp]
   11f38:	4909      	ldr	r1, [pc, #36]	; (11f60 <bt_hci_cmd_send+0x5c>)
   11f3a:	f013 fee4 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
			net_buf_unref(buf);
   11f3e:	4620      	mov	r0, r4
   11f40:	f007 f8a0 	bl	19084 <net_buf_unref>
}
   11f44:	4628      	mov	r0, r5
   11f46:	b005      	add	sp, #20
   11f48:	bd30      	pop	{r4, r5, pc}
	net_buf_put(&bt_dev.cmd_tx_queue, buf);
   11f4a:	4621      	mov	r1, r4
   11f4c:	4805      	ldr	r0, [pc, #20]	; (11f64 <bt_hci_cmd_send+0x60>)
   11f4e:	f007 f873 	bl	19038 <net_buf_put>
	return 0;
   11f52:	2500      	movs	r5, #0
   11f54:	e7f6      	b.n	11f44 <bt_hci_cmd_send+0x40>
			return -ENOBUFS;
   11f56:	f06f 0568 	mvn.w	r5, #104	; 0x68
   11f5a:	e7f3      	b.n	11f44 <bt_hci_cmd_send+0x40>
   11f5c:	0002d68b 	.word	0x0002d68b
   11f60:	0002a3fc 	.word	0x0002a3fc
   11f64:	20008144 	.word	0x20008144

00011f68 <bt_hci_host_num_completed_packets>:
{
   11f68:	b5f0      	push	{r4, r5, r6, r7, lr}
   11f6a:	4604      	mov	r4, r0
	uint16_t handle = acl(buf)->handle;
   11f6c:	8b45      	ldrh	r5, [r0, #26]
	uint8_t index = acl(buf)->index;
   11f6e:	7e46      	ldrb	r6, [r0, #25]
{
   11f70:	b085      	sub	sp, #20
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   11f72:	7a80      	ldrb	r0, [r0, #10]
   11f74:	f006 fe4c 	bl	18c10 <net_buf_pool_get>
	k_lifo_put(&pool->free, buf);
   11f78:	4621      	mov	r1, r4
   11f7a:	f017 f8ee 	bl	2915a <k_queue_prepend>
	if (!BT_CMD_TEST(bt_dev.supported_commands, 10, 5)) {
   11f7e:	4b2a      	ldr	r3, [pc, #168]	; (12028 <bt_hci_host_num_completed_packets+0xc0>)
   11f80:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
   11f84:	069b      	lsls	r3, r3, #26
   11f86:	d50e      	bpl.n	11fa6 <bt_hci_host_num_completed_packets+0x3e>
	conn = bt_conn_lookup_index(index);
   11f88:	4630      	mov	r0, r6
   11f8a:	f002 fc2f 	bl	147ec <bt_conn_lookup_index>
	if (!conn) {
   11f8e:	4604      	mov	r4, r0
   11f90:	b958      	cbnz	r0, 11faa <bt_hci_host_num_completed_packets+0x42>
		LOG_WRN("Unable to look up conn with index 0x%02x", index);
   11f92:	4b26      	ldr	r3, [pc, #152]	; (1202c <bt_hci_host_num_completed_packets+0xc4>)
   11f94:	2202      	movs	r2, #2
   11f96:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11f9a:	4925      	ldr	r1, [pc, #148]	; (12030 <bt_hci_host_num_completed_packets+0xc8>)
   11f9c:	4603      	mov	r3, r0
   11f9e:	9603      	str	r6, [sp, #12]
   11fa0:	9000      	str	r0, [sp, #0]
   11fa2:	f013 feb0 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   11fa6:	b005      	add	sp, #20
   11fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (conn->state != BT_CONN_CONNECTED &&
   11faa:	7b43      	ldrb	r3, [r0, #13]
   11fac:	3b07      	subs	r3, #7
   11fae:	2b01      	cmp	r3, #1
   11fb0:	d90f      	bls.n	11fd2 <bt_hci_host_num_completed_packets+0x6a>
		LOG_WRN("Not reporting packet for non-connected conn");
   11fb2:	4b20      	ldr	r3, [pc, #128]	; (12034 <bt_hci_host_num_completed_packets+0xcc>)
   11fb4:	2202      	movs	r2, #2
   11fb6:	9302      	str	r3, [sp, #8]
   11fb8:	2300      	movs	r3, #0
   11fba:	491d      	ldr	r1, [pc, #116]	; (12030 <bt_hci_host_num_completed_packets+0xc8>)
   11fbc:	4618      	mov	r0, r3
   11fbe:	e9cd 3300 	strd	r3, r3, [sp]
   11fc2:	f013 fea0 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   11fc6:	4620      	mov	r0, r4
}
   11fc8:	b005      	add	sp, #20
   11fca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   11fce:	f001 bf3f 	b.w	13e50 <bt_conn_unref>
	bt_conn_unref(conn);
   11fd2:	f001 ff3d 	bl	13e50 <bt_conn_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS,
   11fd6:	2105      	movs	r1, #5
   11fd8:	f640 4035 	movw	r0, #3125	; 0xc35
   11fdc:	f7ff fc36 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   11fe0:	4604      	mov	r4, r0
   11fe2:	b948      	cbnz	r0, 11ff8 <bt_hci_host_num_completed_packets+0x90>
		LOG_ERR("Unable to allocate new HCI command");
   11fe4:	4b14      	ldr	r3, [pc, #80]	; (12038 <bt_hci_host_num_completed_packets+0xd0>)
   11fe6:	2201      	movs	r2, #1
   11fe8:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11fec:	4910      	ldr	r1, [pc, #64]	; (12030 <bt_hci_host_num_completed_packets+0xc8>)
   11fee:	4603      	mov	r3, r0
   11ff0:	9000      	str	r0, [sp, #0]
   11ff2:	f013 fe88 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return;
   11ff6:	e7d6      	b.n	11fa6 <bt_hci_host_num_completed_packets+0x3e>
	return net_buf_simple_add(&buf->b, len);
   11ff8:	f100 070c 	add.w	r7, r0, #12
   11ffc:	2101      	movs	r1, #1
   11ffe:	4638      	mov	r0, r7
   12000:	f007 f962 	bl	192c8 <net_buf_simple_add>
	cp->num_handles = sys_cpu_to_le16(1);
   12004:	2601      	movs	r6, #1
   12006:	2104      	movs	r1, #4
   12008:	7006      	strb	r6, [r0, #0]
   1200a:	4638      	mov	r0, r7
   1200c:	f007 f95c 	bl	192c8 <net_buf_simple_add>
	hc->count  = sys_cpu_to_le16(1);
   12010:	2300      	movs	r3, #0
	hc->handle = sys_cpu_to_le16(handle);
   12012:	8005      	strh	r5, [r0, #0]
	hc->count  = sys_cpu_to_le16(1);
   12014:	7086      	strb	r6, [r0, #2]
   12016:	70c3      	strb	r3, [r0, #3]
	bt_hci_cmd_send(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS, buf);
   12018:	4621      	mov	r1, r4
   1201a:	f640 4035 	movw	r0, #3125	; 0xc35
}
   1201e:	b005      	add	sp, #20
   12020:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_hci_cmd_send(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS, buf);
   12024:	f7ff bf6e 	b.w	11f04 <bt_hci_cmd_send>
   12028:	20008000 	.word	0x20008000
   1202c:	0002d6ad 	.word	0x0002d6ad
   12030:	0002a3fc 	.word	0x0002a3fc
   12034:	0002d6d6 	.word	0x0002d6d6
   12038:	0002d702 	.word	0x0002d702

0001203c <le_ltk_request>:
{
   1203c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_le_ltk_request *evt = (void *)buf->data;
   1203e:	68c6      	ldr	r6, [r0, #12]
{
   12040:	b089      	sub	sp, #36	; 0x24
	handle = sys_le16_to_cpu(evt->handle);
   12042:	8837      	ldrh	r7, [r6, #0]
   12044:	b2bd      	uxth	r5, r7
	conn = bt_conn_lookup_handle(handle);
   12046:	4628      	mov	r0, r5
   12048:	f001 ff32 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   1204c:	4604      	mov	r4, r0
   1204e:	b958      	cbnz	r0, 12068 <le_ltk_request+0x2c>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   12050:	4b2a      	ldr	r3, [pc, #168]	; (120fc <le_ltk_request+0xc0>)
   12052:	2201      	movs	r2, #1
   12054:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12058:	4929      	ldr	r1, [pc, #164]	; (12100 <le_ltk_request+0xc4>)
   1205a:	4603      	mov	r3, r0
   1205c:	9503      	str	r5, [sp, #12]
   1205e:	9000      	str	r0, [sp, #0]
   12060:	f013 fe51 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   12064:	b009      	add	sp, #36	; 0x24
   12066:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (bt_smp_request_ltk(conn, evt->rand, evt->ediv, ltk)) {
   12068:	ad04      	add	r5, sp, #16
   1206a:	f8d6 2002 	ldr.w	r2, [r6, #2]
   1206e:	f8d6 3006 	ldr.w	r3, [r6, #6]
   12072:	9501      	str	r5, [sp, #4]
   12074:	8971      	ldrh	r1, [r6, #10]
   12076:	9100      	str	r1, [sp, #0]
   12078:	f015 faea 	bl	27650 <bt_smp_request_ltk>
   1207c:	b360      	cbz	r0, 120d8 <le_ltk_request+0x9c>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_LTK_REQ_REPLY,
   1207e:	2112      	movs	r1, #18
   12080:	f242 001a 	movw	r0, #8218	; 0x201a
   12084:	f7ff fbe2 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   12088:	4606      	mov	r6, r0
   1208a:	b968      	cbnz	r0, 120a8 <le_ltk_request+0x6c>
		LOG_ERR("Out of command buffers");
   1208c:	4b1d      	ldr	r3, [pc, #116]	; (12104 <le_ltk_request+0xc8>)
   1208e:	2201      	movs	r2, #1
   12090:	9302      	str	r3, [sp, #8]
   12092:	2300      	movs	r3, #0
   12094:	491a      	ldr	r1, [pc, #104]	; (12100 <le_ltk_request+0xc4>)
   12096:	4618      	mov	r0, r3
   12098:	e9cd 3300 	strd	r3, r3, [sp]
   1209c:	f013 fe33 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	bt_conn_unref(conn);
   120a0:	4620      	mov	r0, r4
   120a2:	f001 fed5 	bl	13e50 <bt_conn_unref>
   120a6:	e7dd      	b.n	12064 <le_ltk_request+0x28>
   120a8:	2112      	movs	r1, #18
   120aa:	300c      	adds	r0, #12
   120ac:	f007 f90c 	bl	192c8 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(handle);
   120b0:	4602      	mov	r2, r0
   120b2:	462b      	mov	r3, r5
   120b4:	f822 7b02 	strh.w	r7, [r2], #2
   120b8:	af08      	add	r7, sp, #32
   120ba:	461d      	mov	r5, r3
   120bc:	cd03      	ldmia	r5!, {r0, r1}
   120be:	42bd      	cmp	r5, r7
   120c0:	6010      	str	r0, [r2, #0]
   120c2:	6051      	str	r1, [r2, #4]
   120c4:	462b      	mov	r3, r5
   120c6:	f102 0208 	add.w	r2, r2, #8
   120ca:	d1f6      	bne.n	120ba <le_ltk_request+0x7e>
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_REPLY, buf);
   120cc:	4631      	mov	r1, r6
   120ce:	f242 001a 	movw	r0, #8218	; 0x201a
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   120d2:	f7ff ff17 	bl	11f04 <bt_hci_cmd_send>
   120d6:	e7e3      	b.n	120a0 <le_ltk_request+0x64>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, sizeof(*cp));
   120d8:	2102      	movs	r1, #2
   120da:	f242 001b 	movw	r0, #8219	; 0x201b
   120de:	f7ff fbb5 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   120e2:	4605      	mov	r5, r0
   120e4:	2800      	cmp	r0, #0
   120e6:	d0d1      	beq.n	1208c <le_ltk_request+0x50>
   120e8:	2102      	movs	r1, #2
   120ea:	300c      	adds	r0, #12
   120ec:	f007 f8ec 	bl	192c8 <net_buf_simple_add>
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   120f0:	4629      	mov	r1, r5
	cp->handle = sys_cpu_to_le16(handle);
   120f2:	8007      	strh	r7, [r0, #0]
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   120f4:	f242 001b 	movw	r0, #8219	; 0x201b
   120f8:	e7eb      	b.n	120d2 <le_ltk_request+0x96>
   120fa:	bf00      	nop
   120fc:	0002d361 	.word	0x0002d361
   12100:	0002a3fc 	.word	0x0002a3fc
   12104:	0002d725 	.word	0x0002d725

00012108 <le_conn_param_neg_reply>:
{
   12108:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1210a:	4606      	mov	r6, r0
   1210c:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY,
   1210e:	f242 0021 	movw	r0, #8225	; 0x2021
   12112:	2103      	movs	r1, #3
   12114:	f7ff fb9a 	bl	1184c <bt_hci_cmd_create>
   12118:	4604      	mov	r4, r0
	if (!buf) {
   1211a:	b950      	cbnz	r0, 12132 <le_conn_param_neg_reply+0x2a>
		LOG_ERR("Unable to allocate buffer");
   1211c:	4b0c      	ldr	r3, [pc, #48]	; (12150 <le_conn_param_neg_reply+0x48>)
   1211e:	2201      	movs	r2, #1
   12120:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12124:	490b      	ldr	r1, [pc, #44]	; (12154 <le_conn_param_neg_reply+0x4c>)
   12126:	4603      	mov	r3, r0
   12128:	9000      	str	r0, [sp, #0]
   1212a:	f013 fdec 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
}
   1212e:	b004      	add	sp, #16
   12130:	bd70      	pop	{r4, r5, r6, pc}
   12132:	2103      	movs	r1, #3
   12134:	300c      	adds	r0, #12
   12136:	f007 f8c7 	bl	192c8 <net_buf_simple_add>
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   1213a:	4621      	mov	r1, r4
	cp->handle = sys_cpu_to_le16(handle);
   1213c:	8006      	strh	r6, [r0, #0]
	cp->reason = sys_cpu_to_le16(reason);
   1213e:	7085      	strb	r5, [r0, #2]
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   12140:	f242 0021 	movw	r0, #8225	; 0x2021
}
   12144:	b004      	add	sp, #16
   12146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   1214a:	f7ff bedb 	b.w	11f04 <bt_hci_cmd_send>
   1214e:	bf00      	nop
   12150:	0002d73c 	.word	0x0002d73c
   12154:	0002a3fc 	.word	0x0002a3fc

00012158 <le_conn_param_req>:
{
   12158:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_evt_le_conn_param_req *evt = (void *)buf->data;
   1215a:	68c3      	ldr	r3, [r0, #12]
{
   1215c:	b086      	sub	sp, #24
	param.interval_min = sys_le16_to_cpu(evt->interval_min);
   1215e:	78d9      	ldrb	r1, [r3, #3]
   12160:	789a      	ldrb	r2, [r3, #2]
	handle = sys_le16_to_cpu(evt->handle);
   12162:	881e      	ldrh	r6, [r3, #0]
	param.interval_min = sys_le16_to_cpu(evt->interval_min);
   12164:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12168:	f8ad 2010 	strh.w	r2, [sp, #16]
	param.interval_max = sys_le16_to_cpu(evt->interval_max);
   1216c:	7959      	ldrb	r1, [r3, #5]
   1216e:	791a      	ldrb	r2, [r3, #4]
	handle = sys_le16_to_cpu(evt->handle);
   12170:	b2b5      	uxth	r5, r6
	param.interval_max = sys_le16_to_cpu(evt->interval_max);
   12172:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12176:	f8ad 2012 	strh.w	r2, [sp, #18]
	param.latency = sys_le16_to_cpu(evt->latency);
   1217a:	799a      	ldrb	r2, [r3, #6]
   1217c:	79d9      	ldrb	r1, [r3, #7]
	conn = bt_conn_lookup_handle(handle);
   1217e:	4628      	mov	r0, r5
	param.latency = sys_le16_to_cpu(evt->latency);
   12180:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12184:	f8ad 2014 	strh.w	r2, [sp, #20]
	param.timeout = sys_le16_to_cpu(evt->timeout);
   12188:	7a1a      	ldrb	r2, [r3, #8]
   1218a:	7a5b      	ldrb	r3, [r3, #9]
   1218c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   12190:	f8ad 3016 	strh.w	r3, [sp, #22]
	conn = bt_conn_lookup_handle(handle);
   12194:	f001 fe8c 	bl	13eb0 <bt_conn_lookup_handle>
	if (!conn) {
   12198:	4604      	mov	r4, r0
   1219a:	b978      	cbnz	r0, 121bc <le_conn_param_req+0x64>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   1219c:	4b1e      	ldr	r3, [pc, #120]	; (12218 <le_conn_param_req+0xc0>)
   1219e:	491f      	ldr	r1, [pc, #124]	; (1221c <le_conn_param_req+0xc4>)
   121a0:	e9cd 0301 	strd	r0, r3, [sp, #4]
   121a4:	9000      	str	r0, [sp, #0]
   121a6:	4603      	mov	r3, r0
   121a8:	2201      	movs	r2, #1
   121aa:	9503      	str	r5, [sp, #12]
   121ac:	f013 fdab 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		le_conn_param_neg_reply(handle, BT_HCI_ERR_UNKNOWN_CONN_ID);
   121b0:	2102      	movs	r1, #2
   121b2:	4628      	mov	r0, r5
   121b4:	f7ff ffa8 	bl	12108 <le_conn_param_neg_reply>
}
   121b8:	b006      	add	sp, #24
   121ba:	bd70      	pop	{r4, r5, r6, pc}
	if (!le_param_req(conn, &param)) {
   121bc:	a904      	add	r1, sp, #16
   121be:	f002 f81f 	bl	14200 <le_param_req>
   121c2:	b938      	cbnz	r0, 121d4 <le_conn_param_req+0x7c>
		le_conn_param_neg_reply(handle, BT_HCI_ERR_INVALID_LL_PARAM);
   121c4:	211e      	movs	r1, #30
   121c6:	4628      	mov	r0, r5
   121c8:	f7ff ff9e 	bl	12108 <le_conn_param_neg_reply>
	bt_conn_unref(conn);
   121cc:	4620      	mov	r0, r4
   121ce:	f001 fe3f 	bl	13e50 <bt_conn_unref>
   121d2:	e7f1      	b.n	121b8 <le_conn_param_req+0x60>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, sizeof(*cp));
   121d4:	210e      	movs	r1, #14
   121d6:	f242 0020 	movw	r0, #8224	; 0x2020
   121da:	f7ff fb37 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   121de:	4605      	mov	r5, r0
   121e0:	2800      	cmp	r0, #0
   121e2:	d0f3      	beq.n	121cc <le_conn_param_req+0x74>
   121e4:	210e      	movs	r1, #14
   121e6:	300c      	adds	r0, #12
   121e8:	f007 f86e 	bl	192c8 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   121ec:	2300      	movs	r3, #0
	cp->handle = sys_cpu_to_le16(handle);
   121ee:	8006      	strh	r6, [r0, #0]
   121f0:	f8c0 300a 	str.w	r3, [r0, #10]
	cp->interval_min = sys_cpu_to_le16(param->interval_min);
   121f4:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	return bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, buf);
   121f8:	4629      	mov	r1, r5
	cp->interval_min = sys_cpu_to_le16(param->interval_min);
   121fa:	8043      	strh	r3, [r0, #2]
	cp->interval_max = sys_cpu_to_le16(param->interval_max);
   121fc:	f8bd 3012 	ldrh.w	r3, [sp, #18]
   12200:	8083      	strh	r3, [r0, #4]
	cp->latency = sys_cpu_to_le16(param->latency);
   12202:	f8bd 3014 	ldrh.w	r3, [sp, #20]
   12206:	80c3      	strh	r3, [r0, #6]
	cp->timeout = sys_cpu_to_le16(param->timeout);
   12208:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   1220c:	8103      	strh	r3, [r0, #8]
	return bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, buf);
   1220e:	f242 0020 	movw	r0, #8224	; 0x2020
   12212:	f7ff fe77 	bl	11f04 <bt_hci_cmd_send>
   12216:	e7d9      	b.n	121cc <le_conn_param_req+0x74>
   12218:	0002d361 	.word	0x0002d361
   1221c:	0002a3fc 	.word	0x0002a3fc

00012220 <hci_tx_thread>:
{
   12220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		events[0].state = K_POLL_STATE_NOT_READY;
   12224:	f8df 8148 	ldr.w	r8, [pc, #328]	; 12370 <hci_tx_thread+0x150>
		BT_ASSERT(err == 0);
   12228:	f8df 9148 	ldr.w	r9, [pc, #328]	; 12374 <hci_tx_thread+0x154>
{
   1222c:	b085      	sub	sp, #20
			ev_count += bt_conn_prepare_events(&events[1]);
   1222e:	f108 0b14 	add.w	fp, r8, #20
		events[0].state = K_POLL_STATE_NOT_READY;
   12232:	f8d8 300c 	ldr.w	r3, [r8, #12]
			ev_count += bt_conn_prepare_events(&events[1]);
   12236:	4658      	mov	r0, fp
		events[0].state = K_POLL_STATE_NOT_READY;
   12238:	f36f 3394 	bfc	r3, #14, #7
   1223c:	f8c8 300c 	str.w	r3, [r8, #12]
			ev_count += bt_conn_prepare_events(&events[1]);
   12240:	f001 fda6 	bl	13d90 <bt_conn_prepare_events>
   12244:	1c45      	adds	r5, r0, #1
	return z_impl_k_poll(events, num_events, timeout);
   12246:	f04f 32ff 	mov.w	r2, #4294967295
   1224a:	f04f 33ff 	mov.w	r3, #4294967295
   1224e:	4629      	mov	r1, r5
   12250:	4847      	ldr	r0, [pc, #284]	; (12370 <hci_tx_thread+0x150>)
   12252:	f010 fae7 	bl	22824 <z_impl_k_poll>
		BT_ASSERT(err == 0);
   12256:	b160      	cbz	r0, 12272 <hci_tx_thread+0x52>
   12258:	f640 13e6 	movw	r3, #2534	; 0x9e6
   1225c:	464a      	mov	r2, r9
   1225e:	4946      	ldr	r1, [pc, #280]	; (12378 <hci_tx_thread+0x158>)
   12260:	4846      	ldr	r0, [pc, #280]	; (1237c <hci_tx_thread+0x15c>)
   12262:	f012 fbd2 	bl	24a0a <assert_print>
   12266:	4040      	eors	r0, r0
   12268:	f380 8811 	msr	BASEPRI, r0
   1226c:	f04f 0003 	mov.w	r0, #3
   12270:	df02      	svc	2
			LOG_WRN("Unexpected k_poll event state %u", ev->state);
   12272:	f04f 0a00 	mov.w	sl, #0
{
   12276:	4e3e      	ldr	r6, [pc, #248]	; (12370 <hci_tx_thread+0x150>)
	for (; count; ev++, count--) {
   12278:	b915      	cbnz	r5, 12280 <hci_tx_thread+0x60>
	z_impl_k_yield();
   1227a:	f00f fa1b 	bl	216b4 <z_impl_k_yield>
	while (1) {
   1227e:	e7d8      	b.n	12232 <hci_tx_thread+0x12>
		switch (ev->state) {
   12280:	68f3      	ldr	r3, [r6, #12]
   12282:	f3c3 3386 	ubfx	r3, r3, #14, #7
   12286:	2b01      	cmp	r3, #1
   12288:	d95a      	bls.n	12340 <hci_tx_thread+0x120>
   1228a:	2b04      	cmp	r3, #4
   1228c:	d162      	bne.n	12354 <hci_tx_thread+0x134>
			if (ev->tag == BT_EVENT_CMD_TX) {
   1228e:	7b33      	ldrb	r3, [r6, #12]
   12290:	2b00      	cmp	r3, #0
   12292:	d158      	bne.n	12346 <hci_tx_thread+0x126>
	buf = net_buf_get(&bt_dev.cmd_tx_queue, K_NO_WAIT);
   12294:	2200      	movs	r2, #0
   12296:	2300      	movs	r3, #0
   12298:	4839      	ldr	r0, [pc, #228]	; (12380 <hci_tx_thread+0x160>)
   1229a:	f015 fb87 	bl	279ac <net_buf_get>
	BT_ASSERT(buf);
   1229e:	4604      	mov	r4, r0
   122a0:	b960      	cbnz	r0, 122bc <hci_tx_thread+0x9c>
   122a2:	f44f 6318 	mov.w	r3, #2432	; 0x980
   122a6:	464a      	mov	r2, r9
   122a8:	4936      	ldr	r1, [pc, #216]	; (12384 <hci_tx_thread+0x164>)
   122aa:	4834      	ldr	r0, [pc, #208]	; (1237c <hci_tx_thread+0x15c>)
   122ac:	f012 fbad 	bl	24a0a <assert_print>
   122b0:	4040      	eors	r0, r0
   122b2:	f380 8811 	msr	BASEPRI, r0
   122b6:	f04f 0003 	mov.w	r0, #3
   122ba:	df02      	svc	2
	if (bt_dev.sent_cmd) {
   122bc:	4f32      	ldr	r7, [pc, #200]	; (12388 <hci_tx_thread+0x168>)
	return z_impl_k_sem_take(sem, timeout);
   122be:	f04f 33ff 	mov.w	r3, #4294967295
   122c2:	f04f 32ff 	mov.w	r2, #4294967295
   122c6:	4831      	ldr	r0, [pc, #196]	; (1238c <hci_tx_thread+0x16c>)
   122c8:	f00d fc7e 	bl	1fbc8 <z_impl_k_sem_take>
   122cc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
   122d0:	b183      	cbz	r3, 122f4 <hci_tx_thread+0xd4>
		LOG_ERR("Uncleared pending sent_cmd");
   122d2:	4b2f      	ldr	r3, [pc, #188]	; (12390 <hci_tx_thread+0x170>)
   122d4:	2201      	movs	r2, #1
   122d6:	9302      	str	r3, [sp, #8]
   122d8:	2300      	movs	r3, #0
   122da:	492e      	ldr	r1, [pc, #184]	; (12394 <hci_tx_thread+0x174>)
   122dc:	4618      	mov	r0, r3
   122de:	e9cd 3300 	strd	r3, r3, [sp]
   122e2:	f013 fd10 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(bt_dev.sent_cmd);
   122e6:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
   122ea:	f006 fecb 	bl	19084 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
   122ee:	2300      	movs	r3, #0
   122f0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	bt_dev.sent_cmd = net_buf_ref(buf);
   122f4:	4620      	mov	r0, r4
   122f6:	f006 ff09 	bl	1910c <net_buf_ref>
   122fa:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	err = bt_send(buf);
   122fe:	4620      	mov	r0, r4
   12300:	f7ff fdf8 	bl	11ef4 <bt_send>
	if (err) {
   12304:	b1e0      	cbz	r0, 12340 <hci_tx_thread+0x120>
		LOG_ERR("Unable to send to driver (err %d)", err);
   12306:	4b24      	ldr	r3, [pc, #144]	; (12398 <hci_tx_thread+0x178>)
   12308:	9003      	str	r0, [sp, #12]
   1230a:	9302      	str	r3, [sp, #8]
   1230c:	2300      	movs	r3, #0
   1230e:	2201      	movs	r2, #1
   12310:	4618      	mov	r0, r3
   12312:	e9cd 3300 	strd	r3, r3, [sp]
   12316:	491f      	ldr	r1, [pc, #124]	; (12394 <hci_tx_thread+0x174>)
   12318:	f013 fcf5 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
	z_impl_k_sem_give(sem);
   1231c:	481b      	ldr	r0, [pc, #108]	; (1238c <hci_tx_thread+0x16c>)
   1231e:	f00d fc0f 	bl	1fb40 <z_impl_k_sem_give>
		hci_cmd_done(cmd(buf)->opcode, BT_HCI_ERR_UNSPECIFIED, buf);
   12322:	4620      	mov	r0, r4
   12324:	f006 fc7c 	bl	18c20 <net_buf_id>
   12328:	220c      	movs	r2, #12
   1232a:	4b1c      	ldr	r3, [pc, #112]	; (1239c <hci_tx_thread+0x17c>)
   1232c:	211f      	movs	r1, #31
   1232e:	fb02 3000 	mla	r0, r2, r0, r3
   12332:	4622      	mov	r2, r4
   12334:	8840      	ldrh	r0, [r0, #2]
   12336:	f7ff f8d3 	bl	114e0 <hci_cmd_done>
		net_buf_unref(buf);
   1233a:	4620      	mov	r0, r4
   1233c:	f006 fea2 	bl	19084 <net_buf_unref>
	for (; count; ev++, count--) {
   12340:	3614      	adds	r6, #20
   12342:	3d01      	subs	r5, #1
   12344:	e798      	b.n	12278 <hci_tx_thread+0x58>
				if (ev->tag == BT_EVENT_CONN_TX_QUEUE) {
   12346:	2b01      	cmp	r3, #1
   12348:	d1fa      	bne.n	12340 <hci_tx_thread+0x120>
					conn = CONTAINER_OF(ev->fifo,
   1234a:	6930      	ldr	r0, [r6, #16]
					bt_conn_process_tx(conn);
   1234c:	3838      	subs	r0, #56	; 0x38
   1234e:	f002 f9b7 	bl	146c0 <bt_conn_process_tx>
   12352:	e7f5      	b.n	12340 <hci_tx_thread+0x120>
		switch (ev->state) {
   12354:	9303      	str	r3, [sp, #12]
			LOG_WRN("Unexpected k_poll event state %u", ev->state);
   12356:	4b12      	ldr	r3, [pc, #72]	; (123a0 <hci_tx_thread+0x180>)
   12358:	2202      	movs	r2, #2
   1235a:	e9cd a301 	strd	sl, r3, [sp, #4]
   1235e:	2300      	movs	r3, #0
   12360:	490c      	ldr	r1, [pc, #48]	; (12394 <hci_tx_thread+0x174>)
   12362:	4618      	mov	r0, r3
   12364:	f8cd a000 	str.w	sl, [sp]
   12368:	f013 fccd 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
   1236c:	e7e8      	b.n	12340 <hci_tx_thread+0x120>
   1236e:	bf00      	nop
   12370:	2000846c 	.word	0x2000846c
   12374:	0002d3ef 	.word	0x0002d3ef
   12378:	0002c257 	.word	0x0002c257
   1237c:	0002b3a9 	.word	0x0002b3a9
   12380:	20008144 	.word	0x20008144
   12384:	0002ef29 	.word	0x0002ef29
   12388:	20008000 	.word	0x20008000
   1238c:	20008120 	.word	0x20008120
   12390:	0002d756 	.word	0x0002d756
   12394:	0002a3fc 	.word	0x0002a3fc
   12398:	0002d68b 	.word	0x0002d68b
   1239c:	20020f34 	.word	0x20020f34
   123a0:	0002d771 	.word	0x0002d771

000123a4 <hci_event_prio>:
{
   123a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   123a8:	4604      	mov	r4, r0
	net_buf_simple_save(&buf->b, &state);
   123aa:	f100 060c 	add.w	r6, r0, #12
	state->offset = net_buf_simple_headroom(buf);
   123ae:	4630      	mov	r0, r6
   123b0:	f015 fb0d 	bl	279ce <net_buf_simple_headroom>
	state->len = buf->len;
   123b4:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	state->offset = net_buf_simple_headroom(buf);
   123b8:	4605      	mov	r5, r0
	BT_ASSERT(buf->len >= sizeof(*hdr));
   123ba:	f1b8 0f01 	cmp.w	r8, #1
   123be:	d80c      	bhi.n	123da <hci_event_prio+0x36>
   123c0:	f640 537b 	movw	r3, #3451	; 0xd7b
   123c4:	4a1b      	ldr	r2, [pc, #108]	; (12434 <hci_event_prio+0x90>)
   123c6:	491c      	ldr	r1, [pc, #112]	; (12438 <hci_event_prio+0x94>)
   123c8:	481c      	ldr	r0, [pc, #112]	; (1243c <hci_event_prio+0x98>)
   123ca:	f012 fb1e 	bl	24a0a <assert_print>
   123ce:	4040      	eors	r0, r0
   123d0:	f380 8811 	msr	BASEPRI, r0
   123d4:	f04f 0003 	mov.w	r0, #3
   123d8:	df02      	svc	2
	return net_buf_simple_pull_mem(&buf->b, len);
   123da:	4630      	mov	r0, r6
   123dc:	2102      	movs	r1, #2
   123de:	f006 ff55 	bl	1928c <net_buf_simple_pull_mem>
   123e2:	4607      	mov	r7, r0
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
   123e4:	7800      	ldrb	r0, [r0, #0]
   123e6:	f013 fc4c 	bl	25c82 <bt_hci_evt_get_flags>
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
   123ea:	07c2      	lsls	r2, r0, #31
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
   123ec:	4606      	mov	r6, r0
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
   123ee:	d40c      	bmi.n	1240a <hci_event_prio+0x66>
   123f0:	f640 537f 	movw	r3, #3455	; 0xd7f
   123f4:	4a0f      	ldr	r2, [pc, #60]	; (12434 <hci_event_prio+0x90>)
   123f6:	4912      	ldr	r1, [pc, #72]	; (12440 <hci_event_prio+0x9c>)
   123f8:	4810      	ldr	r0, [pc, #64]	; (1243c <hci_event_prio+0x98>)
   123fa:	f012 fb06 	bl	24a0a <assert_print>
   123fe:	4040      	eors	r0, r0
   12400:	f380 8811 	msr	BASEPRI, r0
   12404:	f04f 0003 	mov.w	r0, #3
   12408:	df02      	svc	2
	handle_event(hdr->evt, buf, prio_events, ARRAY_SIZE(prio_events));
   1240a:	2305      	movs	r3, #5
   1240c:	4621      	mov	r1, r4
   1240e:	4a0d      	ldr	r2, [pc, #52]	; (12444 <hci_event_prio+0xa0>)
   12410:	7838      	ldrb	r0, [r7, #0]
   12412:	f7fe ff23 	bl	1125c <handle_event>
	if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
   12416:	07b3      	lsls	r3, r6, #30
   12418:	d507      	bpl.n	1242a <hci_event_prio+0x86>
	buf->data = buf->__buf + state->offset;
   1241a:	6963      	ldr	r3, [r4, #20]
	buf->len = state->len;
   1241c:	f8a4 8010 	strh.w	r8, [r4, #16]
	buf->data = buf->__buf + state->offset;
   12420:	fa13 f585 	uxtah	r5, r3, r5
   12424:	60e5      	str	r5, [r4, #12]
}
   12426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		net_buf_unref(buf);
   1242a:	4620      	mov	r0, r4
}
   1242c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		net_buf_unref(buf);
   12430:	f006 be28 	b.w	19084 <net_buf_unref>
   12434:	0002d3ef 	.word	0x0002d3ef
   12438:	0002d423 	.word	0x0002d423
   1243c:	0002b3a9 	.word	0x0002b3a9
   12440:	0002d792 	.word	0x0002d792
   12444:	0002ac74 	.word	0x0002ac74

00012448 <bt_recv>:
{
   12448:	b530      	push	{r4, r5, lr}
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   1244a:	7e03      	ldrb	r3, [r0, #24]
   1244c:	4604      	mov	r4, r0
	switch (bt_buf_get_type(buf)) {
   1244e:	2b01      	cmp	r3, #1
{
   12450:	b085      	sub	sp, #20
	switch (bt_buf_get_type(buf)) {
   12452:	d006      	beq.n	12462 <bt_recv+0x1a>
   12454:	2b03      	cmp	r3, #3
   12456:	d112      	bne.n	1247e <bt_recv+0x36>
			rx_queue_put(buf);
   12458:	f7fe fe62 	bl	11120 <rx_queue_put>
		return 0;
   1245c:	2000      	movs	r0, #0
}
   1245e:	b005      	add	sp, #20
   12460:	bd30      	pop	{r4, r5, pc}
		uint8_t evt_flags = bt_hci_evt_get_flags(hdr->evt);
   12462:	68c3      	ldr	r3, [r0, #12]
   12464:	7818      	ldrb	r0, [r3, #0]
   12466:	f013 fc0c 	bl	25c82 <bt_hci_evt_get_flags>
		if (evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO) {
   1246a:	07c2      	lsls	r2, r0, #31
		uint8_t evt_flags = bt_hci_evt_get_flags(hdr->evt);
   1246c:	4605      	mov	r5, r0
		if (evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO) {
   1246e:	d502      	bpl.n	12476 <bt_recv+0x2e>
			hci_event_prio(buf);
   12470:	4620      	mov	r0, r4
   12472:	f7ff ff97 	bl	123a4 <hci_event_prio>
		if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
   12476:	07ab      	lsls	r3, r5, #30
   12478:	d5f0      	bpl.n	1245c <bt_recv+0x14>
			rx_queue_put(buf);
   1247a:	4620      	mov	r0, r4
   1247c:	e7ec      	b.n	12458 <bt_recv+0x10>
	switch (bt_buf_get_type(buf)) {
   1247e:	9303      	str	r3, [sp, #12]
		LOG_ERR("Invalid buf type %u", bt_buf_get_type(buf));
   12480:	4b07      	ldr	r3, [pc, #28]	; (124a0 <bt_recv+0x58>)
   12482:	2201      	movs	r2, #1
   12484:	9302      	str	r3, [sp, #8]
   12486:	2300      	movs	r3, #0
   12488:	4906      	ldr	r1, [pc, #24]	; (124a4 <bt_recv+0x5c>)
   1248a:	4618      	mov	r0, r3
   1248c:	e9cd 3300 	strd	r3, r3, [sp]
   12490:	f013 fc39 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   12494:	4620      	mov	r0, r4
   12496:	f006 fdf5 	bl	19084 <net_buf_unref>
		return -EINVAL;
   1249a:	f06f 0015 	mvn.w	r0, #21
   1249e:	e7de      	b.n	1245e <bt_recv+0x16>
   124a0:	0002d7ab 	.word	0x0002d7ab
   124a4:	0002a3fc 	.word	0x0002a3fc

000124a8 <bt_hci_driver_register>:
	if (bt_dev.drv) {
   124a8:	4a08      	ldr	r2, [pc, #32]	; (124cc <bt_hci_driver_register+0x24>)
{
   124aa:	4603      	mov	r3, r0
	if (bt_dev.drv) {
   124ac:	f8d2 0160 	ldr.w	r0, [r2, #352]	; 0x160
   124b0:	b930      	cbnz	r0, 124c0 <bt_hci_driver_register+0x18>
	if (!drv->open || !drv->send) {
   124b2:	68d9      	ldr	r1, [r3, #12]
   124b4:	b139      	cbz	r1, 124c6 <bt_hci_driver_register+0x1e>
   124b6:	6959      	ldr	r1, [r3, #20]
   124b8:	b129      	cbz	r1, 124c6 <bt_hci_driver_register+0x1e>
	bt_dev.drv = drv;
   124ba:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
	return 0;
   124be:	4770      	bx	lr
		return -EALREADY;
   124c0:	f06f 0077 	mvn.w	r0, #119	; 0x77
   124c4:	4770      	bx	lr
		return -EINVAL;
   124c6:	f06f 0015 	mvn.w	r0, #21
}
   124ca:	4770      	bx	lr
   124cc:	20008000 	.word	0x20008000

000124d0 <bt_finalize_init>:
	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   124d0:	2104      	movs	r1, #4
   124d2:	4801      	ldr	r0, [pc, #4]	; (124d8 <bt_finalize_init+0x8>)
   124d4:	f013 bc00 	b.w	25cd8 <atomic_or>
   124d8:	200080cc 	.word	0x200080cc

000124dc <init_work>:
{
   124dc:	b510      	push	{r4, lr}
	err = bt_init();
   124de:	f7f6 ffaf 	bl	9440 <bt_init>
	if (ready_cb) {
   124e2:	4b03      	ldr	r3, [pc, #12]	; (124f0 <init_work+0x14>)
   124e4:	681b      	ldr	r3, [r3, #0]
   124e6:	b113      	cbz	r3, 124ee <init_work+0x12>
}
   124e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ready_cb(err);
   124ec:	4718      	bx	r3
}
   124ee:	bd10      	pop	{r4, pc}
   124f0:	20020fac 	.word	0x20020fac

000124f4 <bt_enable>:
#endif /* !CONFIG_BT_RECV_BLOCKING */

int bt_enable(bt_ready_cb_t cb)
{
   124f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	int err;

	if (!bt_dev.drv) {
   124f6:	4e38      	ldr	r6, [pc, #224]	; (125d8 <bt_enable+0xe4>)
{
   124f8:	4607      	mov	r7, r0
	if (!bt_dev.drv) {
   124fa:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
{
   124fe:	b089      	sub	sp, #36	; 0x24
	if (!bt_dev.drv) {
   12500:	b96b      	cbnz	r3, 1251e <bt_enable+0x2a>
		LOG_ERR("No HCI driver registered");
   12502:	4a36      	ldr	r2, [pc, #216]	; (125dc <bt_enable+0xe8>)
   12504:	4618      	mov	r0, r3
   12506:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1250a:	4935      	ldr	r1, [pc, #212]	; (125e0 <bt_enable+0xec>)
   1250c:	2201      	movs	r2, #1
   1250e:	9300      	str	r3, [sp, #0]
   12510:	f013 fbf9 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
   12514:	f06f 0512 	mvn.w	r5, #18
		return bt_init();
	}

	k_work_submit(&bt_dev.init);
	return 0;
}
   12518:	4628      	mov	r0, r5
   1251a:	b009      	add	sp, #36	; 0x24
   1251c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1251e:	f06f 0102 	mvn.w	r1, #2
   12522:	f106 00cc 	add.w	r0, r6, #204	; 0xcc
   12526:	f013 fbfd 	bl	25d24 <atomic_and.isra.0>
	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
   1252a:	2101      	movs	r1, #1
   1252c:	f013 fbd4 	bl	25cd8 <atomic_or>
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_ENABLE)) {
   12530:	ea10 0401 	ands.w	r4, r0, r1
   12534:	d14d      	bne.n	125d2 <bt_enable+0xde>
	ready_cb = cb;
   12536:	4b2b      	ldr	r3, [pc, #172]	; (125e4 <bt_enable+0xf0>)
   12538:	601f      	str	r7, [r3, #0]
	return z_impl_k_sem_init(sem, initial_count, limit);
   1253a:	460a      	mov	r2, r1
   1253c:	f506 7090 	add.w	r0, r6, #288	; 0x120
   12540:	f016 fe15 	bl	2916e <z_impl_k_sem_init>
	z_impl_k_queue_init(queue);
   12544:	f506 70a2 	add.w	r0, r6, #324	; 0x144
   12548:	f016 fdef 	bl	2912a <z_impl_k_queue_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   1254c:	2200      	movs	r2, #0
   1254e:	2300      	movs	r3, #0
   12550:	e9cd 2306 	strd	r2, r3, [sp, #24]
   12554:	f06f 0308 	mvn.w	r3, #8
   12558:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1255c:	e9cd 4302 	strd	r4, r3, [sp, #8]
   12560:	e9cd 4400 	strd	r4, r4, [sp]
   12564:	4b20      	ldr	r3, [pc, #128]	; (125e8 <bt_enable+0xf4>)
   12566:	4921      	ldr	r1, [pc, #132]	; (125ec <bt_enable+0xf8>)
   12568:	9404      	str	r4, [sp, #16]
   1256a:	4821      	ldr	r0, [pc, #132]	; (125f0 <bt_enable+0xfc>)
   1256c:	f00c ff66 	bl	1f43c <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
   12570:	4920      	ldr	r1, [pc, #128]	; (125f4 <bt_enable+0x100>)
   12572:	481f      	ldr	r0, [pc, #124]	; (125f0 <bt_enable+0xfc>)
   12574:	f016 fdb0 	bl	290d8 <z_impl_k_thread_name_set>
	k_work_queue_init(&bt_workq);
   12578:	481f      	ldr	r0, [pc, #124]	; (125f8 <bt_enable+0x104>)
   1257a:	f00d fe55 	bl	20228 <k_work_queue_init>
	k_work_queue_start(&bt_workq, rx_thread_stack,
   1257e:	f06f 0307 	mvn.w	r3, #7
   12582:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   12586:	491d      	ldr	r1, [pc, #116]	; (125fc <bt_enable+0x108>)
   12588:	481b      	ldr	r0, [pc, #108]	; (125f8 <bt_enable+0x104>)
   1258a:	9400      	str	r4, [sp, #0]
   1258c:	f00d fe66 	bl	2025c <k_work_queue_start>
   12590:	491b      	ldr	r1, [pc, #108]	; (12600 <bt_enable+0x10c>)
   12592:	4819      	ldr	r0, [pc, #100]	; (125f8 <bt_enable+0x104>)
   12594:	f016 fda0 	bl	290d8 <z_impl_k_thread_name_set>
	err = bt_dev.drv->open();
   12598:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
   1259c:	68db      	ldr	r3, [r3, #12]
   1259e:	4798      	blx	r3
	if (err) {
   125a0:	4605      	mov	r5, r0
   125a2:	b158      	cbz	r0, 125bc <bt_enable+0xc8>
		LOG_ERR("HCI driver open failed (%d)", err);
   125a4:	4b17      	ldr	r3, [pc, #92]	; (12604 <bt_enable+0x110>)
   125a6:	9003      	str	r0, [sp, #12]
   125a8:	e9cd 4301 	strd	r4, r3, [sp, #4]
   125ac:	2201      	movs	r2, #1
   125ae:	4623      	mov	r3, r4
   125b0:	4620      	mov	r0, r4
   125b2:	490b      	ldr	r1, [pc, #44]	; (125e0 <bt_enable+0xec>)
   125b4:	9400      	str	r4, [sp, #0]
   125b6:	f013 fba6 	bl	25d06 <z_log_msg_runtime_create.constprop.0>
		return err;
   125ba:	e7ad      	b.n	12518 <bt_enable+0x24>
	if (!cb) {
   125bc:	b927      	cbnz	r7, 125c8 <bt_enable+0xd4>
}
   125be:	b009      	add	sp, #36	; 0x24
   125c0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		return bt_init();
   125c4:	f7f6 bf3c 	b.w	9440 <bt_init>
	k_work_submit(&bt_dev.init);
   125c8:	f106 00bc 	add.w	r0, r6, #188	; 0xbc
   125cc:	f00d fe26 	bl	2021c <k_work_submit>
	return 0;
   125d0:	e7a2      	b.n	12518 <bt_enable+0x24>
		return -EALREADY;
   125d2:	f06f 0577 	mvn.w	r5, #119	; 0x77
   125d6:	e79f      	b.n	12518 <bt_enable+0x24>
   125d8:	20008000 	.word	0x20008000
   125dc:	0002d8aa 	.word	0x0002d8aa
   125e0:	0002a3fc 	.word	0x0002a3fc
   125e4:	20020fac 	.word	0x20020fac
   125e8:	00012221 	.word	0x00012221
   125ec:	20031968 	.word	0x20031968
   125f0:	20009590 	.word	0x20009590
   125f4:	0002d8c3 	.word	0x0002d8c3
   125f8:	20009618 	.word	0x20009618
   125fc:	20031d68 	.word	0x20031d68
   12600:	0002d8c9 	.word	0x0002d8c9
   12604:	0002d8cf 	.word	0x0002d8cf

00012608 <bt_is_ready>:
   12608:	4b02      	ldr	r3, [pc, #8]	; (12614 <bt_is_ready+0xc>)
   1260a:	e8d3 0faf 	lda	r0, [r3]
}

bool bt_is_ready(void)
{
	return atomic_test_bit(bt_dev.flags, BT_DEV_READY);
}
   1260e:	f3c0 0080 	ubfx	r0, r0, #2, #1
   12612:	4770      	bx	lr
   12614:	200080cc 	.word	0x200080cc

00012618 <bt_get_name>:
#if defined(CONFIG_BT_DEVICE_NAME_DYNAMIC)
	return bt_dev.name;
#else
	return CONFIG_BT_DEVICE_NAME;
#endif
}
   12618:	4800      	ldr	r0, [pc, #0]	; (1261c <bt_get_name+0x4>)
   1261a:	4770      	bx	lr
   1261c:	0002bbd1 	.word	0x0002bbd1

00012620 <id_find>:
		*count = bt_dev.id_count;
	}
}

static int id_find(const bt_addr_le_t *addr)
{
   12620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12622:	4606      	mov	r6, r0
	uint8_t id;

	for (id = 0U; id < bt_dev.id_count; id++) {
   12624:	2500      	movs	r5, #0
   12626:	4f09      	ldr	r7, [pc, #36]	; (1264c <id_find+0x2c>)
   12628:	79fb      	ldrb	r3, [r7, #7]
   1262a:	b2ec      	uxtb	r4, r5
   1262c:	42a3      	cmp	r3, r4
   1262e:	d802      	bhi.n	12636 <id_find+0x16>
		if (bt_addr_le_eq(addr, &bt_dev.id_addr[id])) {
			return id;
		}
	}

	return -ENOENT;
   12630:	f06f 0001 	mvn.w	r0, #1
   12634:	e009      	b.n	1264a <id_find+0x2a>
		if (bt_addr_le_eq(addr, &bt_dev.id_addr[id])) {
   12636:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
   1263a:	4630      	mov	r0, r6
   1263c:	4439      	add	r1, r7
   1263e:	f013 fc1a 	bl	25e76 <bt_addr_le_eq>
   12642:	3501      	adds	r5, #1
   12644:	2800      	cmp	r0, #0
   12646:	d0ef      	beq.n	12628 <id_find+0x8>
   12648:	4620      	mov	r0, r4
}
   1264a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1264c:	20008000 	.word	0x20008000

00012650 <id_create.constprop.0>:

static int id_create(uint8_t id, bt_addr_le_t *addr, uint8_t *irk)
   12650:	b537      	push	{r0, r1, r2, r4, r5, lr}
   12652:	4604      	mov	r4, r0
{
	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12654:	460d      	mov	r5, r1
   12656:	b171      	cbz	r1, 12676 <id_create.constprop.0+0x26>
   12658:	4628      	mov	r0, r5
   1265a:	4912      	ldr	r1, [pc, #72]	; (126a4 <id_create.constprop.0+0x54>)
   1265c:	f013 fc0b 	bl	25e76 <bt_addr_le_eq>
   12660:	b948      	cbnz	r0, 12676 <id_create.constprop.0+0x26>
		bt_addr_le_copy(&bt_dev.id_addr[id], addr);
   12662:	4629      	mov	r1, r5
   12664:	4810      	ldr	r0, [pc, #64]	; (126a8 <id_create.constprop.0+0x58>)
   12666:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
   1266a:	4420      	add	r0, r4
		} while (id_find(&new_addr) >= 0);

		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);

		if (addr) {
			bt_addr_le_copy(addr, &bt_dev.id_addr[id]);
   1266c:	f013 fc10 	bl	25e90 <bt_addr_le_copy>
	if (IS_ENABLED(CONFIG_BT_SETTINGS) &&
	    atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
		bt_settings_save_id();
	}

	return 0;
   12670:	2000      	movs	r0, #0
}
   12672:	b003      	add	sp, #12
   12674:	bd30      	pop	{r4, r5, pc}
			err = bt_addr_le_create_static(&new_addr);
   12676:	4668      	mov	r0, sp
   12678:	f013 faf5 	bl	25c66 <bt_addr_le_create_static>
			if (err) {
   1267c:	2800      	cmp	r0, #0
   1267e:	d1f8      	bne.n	12672 <id_create.constprop.0+0x22>
		} while (id_find(&new_addr) >= 0);
   12680:	4668      	mov	r0, sp
   12682:	f7ff ffcd 	bl	12620 <id_find>
   12686:	2800      	cmp	r0, #0
   12688:	daf5      	bge.n	12676 <id_create.constprop.0+0x26>
		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);
   1268a:	4b07      	ldr	r3, [pc, #28]	; (126a8 <id_create.constprop.0+0x58>)
   1268c:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
   12690:	4669      	mov	r1, sp
   12692:	4418      	add	r0, r3
   12694:	f013 fbfc 	bl	25e90 <bt_addr_le_copy>
		if (addr) {
   12698:	2d00      	cmp	r5, #0
   1269a:	d0e9      	beq.n	12670 <id_create.constprop.0+0x20>
			bt_addr_le_copy(addr, &bt_dev.id_addr[id]);
   1269c:	4601      	mov	r1, r0
   1269e:	4628      	mov	r0, r5
   126a0:	e7e4      	b.n	1266c <id_create.constprop.0+0x1c>
   126a2:	bf00      	nop
   126a4:	0002d221 	.word	0x0002d221
   126a8:	20008000 	.word	0x20008000

000126ac <set_random_address>:
{
   126ac:	b538      	push	{r3, r4, r5, lr}
	return memcmp(a, b, sizeof(*a));
   126ae:	2206      	movs	r2, #6
   126b0:	4911      	ldr	r1, [pc, #68]	; (126f8 <set_random_address+0x4c>)
   126b2:	4605      	mov	r5, r0
   126b4:	f016 feff 	bl	294b6 <memcmp>
	if (!bt_addr_cmp(addr, &bt_dev.random_addr.a)) {
   126b8:	b1c8      	cbz	r0, 126ee <set_random_address+0x42>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, sizeof(*addr));
   126ba:	2106      	movs	r1, #6
   126bc:	f242 0005 	movw	r0, #8197	; 0x2005
   126c0:	f7ff f8c4 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   126c4:	4604      	mov	r4, r0
   126c6:	b1a0      	cbz	r0, 126f2 <set_random_address+0x46>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   126c8:	2206      	movs	r2, #6
   126ca:	4629      	mov	r1, r5
   126cc:	300c      	adds	r0, #12
   126ce:	f015 f98a 	bl	279e6 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, buf, NULL);
   126d2:	2200      	movs	r2, #0
   126d4:	4621      	mov	r1, r4
   126d6:	f242 0005 	movw	r0, #8197	; 0x2005
   126da:	f7ff f905 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   126de:	b938      	cbnz	r0, 126f0 <set_random_address+0x44>
	bt_addr_copy(&bt_dev.random_addr.a, addr);
   126e0:	4805      	ldr	r0, [pc, #20]	; (126f8 <set_random_address+0x4c>)
   126e2:	4629      	mov	r1, r5
   126e4:	f013 fbcf 	bl	25e86 <bt_addr_copy>
	bt_dev.random_addr.type = BT_ADDR_LE_RANDOM;
   126e8:	2301      	movs	r3, #1
   126ea:	f800 3c01 	strb.w	r3, [r0, #-1]
		return 0;
   126ee:	2000      	movs	r0, #0
}
   126f0:	bd38      	pop	{r3, r4, r5, pc}
		return -ENOBUFS;
   126f2:	f06f 0068 	mvn.w	r0, #104	; 0x68
   126f6:	e7fb      	b.n	126f0 <set_random_address+0x44>
   126f8:	20008061 	.word	0x20008061

000126fc <find_rl_conflict>:
{
   126fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12700:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(conflict != NULL);
   12702:	460c      	mov	r4, r1
{
   12704:	b086      	sub	sp, #24
	__ASSERT_NO_MSG(conflict != NULL);
   12706:	b959      	cbnz	r1, 12720 <find_rl_conflict+0x24>
   12708:	492b      	ldr	r1, [pc, #172]	; (127b8 <find_rl_conflict+0xbc>)
   1270a:	f44f 7357 	mov.w	r3, #860	; 0x35c
   1270e:	4a2b      	ldr	r2, [pc, #172]	; (127bc <find_rl_conflict+0xc0>)
   12710:	482b      	ldr	r0, [pc, #172]	; (127c0 <find_rl_conflict+0xc4>)
   12712:	f012 f97a 	bl	24a0a <assert_print>
   12716:	f44f 7157 	mov.w	r1, #860	; 0x35c
	__ASSERT_NO_MSG(conflict->candidate != NULL);
   1271a:	4828      	ldr	r0, [pc, #160]	; (127bc <find_rl_conflict+0xc0>)
   1271c:	f012 f96e 	bl	249fc <assert_post_action>
   12720:	6808      	ldr	r0, [r1, #0]
   12722:	b948      	cbnz	r0, 12738 <find_rl_conflict+0x3c>
   12724:	4927      	ldr	r1, [pc, #156]	; (127c4 <find_rl_conflict+0xc8>)
   12726:	f240 335d 	movw	r3, #861	; 0x35d
   1272a:	4a24      	ldr	r2, [pc, #144]	; (127bc <find_rl_conflict+0xc0>)
   1272c:	4824      	ldr	r0, [pc, #144]	; (127c0 <find_rl_conflict+0xc4>)
   1272e:	f012 f96c 	bl	24a0a <assert_print>
   12732:	f240 315d 	movw	r1, #861	; 0x35d
   12736:	e7f0      	b.n	1271a <find_rl_conflict+0x1e>
	__ASSERT_NO_MSG(resident != NULL);
   12738:	b94d      	cbnz	r5, 1274e <find_rl_conflict+0x52>
   1273a:	4923      	ldr	r1, [pc, #140]	; (127c8 <find_rl_conflict+0xcc>)
   1273c:	f240 335e 	movw	r3, #862	; 0x35e
   12740:	4a1e      	ldr	r2, [pc, #120]	; (127bc <find_rl_conflict+0xc0>)
   12742:	481f      	ldr	r0, [pc, #124]	; (127c0 <find_rl_conflict+0xc4>)
   12744:	f012 f961 	bl	24a0a <assert_print>
   12748:	f240 315e 	movw	r1, #862	; 0x35e
   1274c:	e7e5      	b.n	1271a <find_rl_conflict+0x1e>
	__ASSERT_NO_MSG((conflict->candidate->state & BT_KEYS_ID_ADDED) == 0);
   1274e:	7a03      	ldrb	r3, [r0, #8]
   12750:	075a      	lsls	r2, r3, #29
   12752:	d509      	bpl.n	12768 <find_rl_conflict+0x6c>
   12754:	491d      	ldr	r1, [pc, #116]	; (127cc <find_rl_conflict+0xd0>)
   12756:	f44f 7358 	mov.w	r3, #864	; 0x360
   1275a:	4a18      	ldr	r2, [pc, #96]	; (127bc <find_rl_conflict+0xc0>)
   1275c:	4818      	ldr	r0, [pc, #96]	; (127c0 <find_rl_conflict+0xc4>)
   1275e:	f012 f954 	bl	24a0a <assert_print>
   12762:	f44f 7158 	mov.w	r1, #864	; 0x360
   12766:	e7d8      	b.n	1271a <find_rl_conflict+0x1e>
	if (conflict->found) {
   12768:	684f      	ldr	r7, [r1, #4]
   1276a:	b9f7      	cbnz	r7, 127aa <find_rl_conflict+0xae>
	if ((resident->state & BT_KEYS_ID_ADDED) == 0) {
   1276c:	7a2b      	ldrb	r3, [r5, #8]
   1276e:	075b      	lsls	r3, r3, #29
   12770:	d51b      	bpl.n	127aa <find_rl_conflict+0xae>
	addr_conflict = bt_addr_le_eq(&conflict->candidate->addr, &resident->addr);
   12772:	1c69      	adds	r1, r5, #1
   12774:	3001      	adds	r0, #1
   12776:	f013 fb7e 	bl	25e76 <bt_addr_le_eq>
	irk_conflict = (!bt_irk_eq(&conflict->candidate->irk, &(struct bt_irk){}) &&
   1277a:	f8d4 8000 	ldr.w	r8, [r4]
   1277e:	2216      	movs	r2, #22
   12780:	4639      	mov	r1, r7
	addr_conflict = bt_addr_le_eq(&conflict->candidate->addr, &resident->addr);
   12782:	4606      	mov	r6, r0
	irk_conflict = (!bt_irk_eq(&conflict->candidate->irk, &(struct bt_irk){}) &&
   12784:	4668      	mov	r0, sp
   12786:	f016 fee0 	bl	2954a <memset>
	bt_addr_t               rpa;
};

static inline bool bt_irk_eq(struct bt_irk const *a, struct bt_irk const *b)
{
	return (memcmp(a->val, b->val, sizeof(a->val)) == 0);
   1278a:	2210      	movs	r2, #16
   1278c:	4669      	mov	r1, sp
   1278e:	f108 002a 	add.w	r0, r8, #42	; 0x2a
   12792:	f016 fe90 	bl	294b6 <memcmp>
   12796:	b158      	cbz	r0, 127b0 <find_rl_conflict+0xb4>
   12798:	6820      	ldr	r0, [r4, #0]
   1279a:	2210      	movs	r2, #16
   1279c:	f105 012a 	add.w	r1, r5, #42	; 0x2a
   127a0:	302a      	adds	r0, #42	; 0x2a
   127a2:	f016 fe88 	bl	294b6 <memcmp>
   127a6:	b918      	cbnz	r0, 127b0 <find_rl_conflict+0xb4>
		conflict->found = resident;
   127a8:	6065      	str	r5, [r4, #4]
}
   127aa:	b006      	add	sp, #24
   127ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (addr_conflict || irk_conflict) {
   127b0:	2e00      	cmp	r6, #0
   127b2:	d1f9      	bne.n	127a8 <find_rl_conflict+0xac>
   127b4:	e7f9      	b.n	127aa <find_rl_conflict+0xae>
   127b6:	bf00      	nop
   127b8:	0002d94f 	.word	0x0002d94f
   127bc:	0002d921 	.word	0x0002d921
   127c0:	0002b3a9 	.word	0x0002b3a9
   127c4:	0002d967 	.word	0x0002d967
   127c8:	0002d98a 	.word	0x0002d98a
   127cc:	0002d9a2 	.word	0x0002d9a2

000127d0 <bt_id_pending_keys_update>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   127d0:	4b08      	ldr	r3, [pc, #32]	; (127f4 <bt_id_pending_keys_update+0x24>)
   127d2:	e8d3 2fef 	ldaex	r2, [r3]
   127d6:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
   127da:	e8c3 1fe0 	stlex	r0, r1, [r3]
   127de:	2800      	cmp	r0, #0
   127e0:	d1f7      	bne.n	127d2 <bt_id_pending_keys_update+0x2>
	if (atomic_test_and_clear_bit(bt_dev.flags, BT_DEV_ID_PENDING)) {
   127e2:	0413      	lsls	r3, r2, #16
   127e4:	d504      	bpl.n	127f0 <bt_id_pending_keys_update+0x20>
			bt_keys_foreach_type(BT_KEYS_IRK, pending_id_update, NULL);
   127e6:	2200      	movs	r2, #0
   127e8:	2002      	movs	r0, #2
   127ea:	4903      	ldr	r1, [pc, #12]	; (127f8 <bt_id_pending_keys_update+0x28>)
   127ec:	f006 b818 	b.w	18820 <bt_keys_foreach_type>
}
   127f0:	4770      	bx	lr
   127f2:	bf00      	nop
   127f4:	200080cc 	.word	0x200080cc
   127f8:	0002600d 	.word	0x0002600d

000127fc <bt_id_find_conflict>:
	struct bt_id_conflict conflict = {
   127fc:	2300      	movs	r3, #0
{
   127fe:	b507      	push	{r0, r1, r2, lr}
	bt_keys_foreach_type(BT_KEYS_IRK, find_rl_conflict, &conflict);
   12800:	4905      	ldr	r1, [pc, #20]	; (12818 <bt_id_find_conflict+0x1c>)
	struct bt_id_conflict conflict = {
   12802:	e9cd 0300 	strd	r0, r3, [sp]
	bt_keys_foreach_type(BT_KEYS_IRK, find_rl_conflict, &conflict);
   12806:	466a      	mov	r2, sp
   12808:	2002      	movs	r0, #2
   1280a:	f006 f809 	bl	18820 <bt_keys_foreach_type>
}
   1280e:	9801      	ldr	r0, [sp, #4]
   12810:	b003      	add	sp, #12
   12812:	f85d fb04 	ldr.w	pc, [sp], #4
   12816:	bf00      	nop
   12818:	000126fd 	.word	0x000126fd

0001281c <bt_id_add>:
{
   1281c:	b5f0      	push	{r4, r5, r6, r7, lr}
	CHECKIF(keys == NULL) {
   1281e:	4605      	mov	r5, r0
{
   12820:	b087      	sub	sp, #28
	CHECKIF(keys == NULL) {
   12822:	b170      	cbz	r0, 12842 <bt_id_add+0x26>
	if (!bt_dev.le.rl_size || bt_dev.le.rl_entries > bt_dev.le.rl_size) {
   12824:	4c59      	ldr	r4, [pc, #356]	; (1298c <bt_id_add+0x170>)
   12826:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
   1282a:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   1282e:	b10a      	cbz	r2, 12834 <bt_id_add+0x18>
   12830:	429a      	cmp	r2, r3
   12832:	d208      	bcs.n	12846 <bt_id_add+0x2a>
		bt_dev.le.rl_entries++;
   12834:	3301      	adds	r3, #1
   12836:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state |= BT_KEYS_ID_ADDED;
   1283a:	7a2b      	ldrb	r3, [r5, #8]
   1283c:	f043 0304 	orr.w	r3, r3, #4
   12840:	722b      	strb	r3, [r5, #8]
}
   12842:	b007      	add	sp, #28
   12844:	bdf0      	pop	{r4, r5, r6, r7, pc}
	conn = bt_conn_lookup_state_le(BT_ID_DEFAULT, NULL, BT_CONN_CONNECTING);
   12846:	2100      	movs	r1, #0
   12848:	2206      	movs	r2, #6
   1284a:	4608      	mov	r0, r1
   1284c:	f001 fe0c 	bl	14468 <bt_conn_lookup_state_le>
	if (conn) {
   12850:	4606      	mov	r6, r0
   12852:	b188      	cbz	r0, 12878 <bt_id_add+0x5c>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   12854:	34cc      	adds	r4, #204	; 0xcc
   12856:	e8d4 3fef 	ldaex	r3, [r4]
   1285a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   1285e:	e8c4 3fe2 	stlex	r2, r3, [r4]
   12862:	2a00      	cmp	r2, #0
   12864:	d1f7      	bne.n	12856 <bt_id_add+0x3a>
	keys->state |= flag;
   12866:	7a2b      	ldrb	r3, [r5, #8]
   12868:	f043 0301 	orr.w	r3, r3, #1
   1286c:	722b      	strb	r3, [r5, #8]
}
   1286e:	b007      	add	sp, #28
   12870:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   12874:	f001 baec 	b.w	13e50 <bt_conn_unref>
		bt_le_ext_adv_foreach(adv_pause_enabled, NULL);
   12878:	4601      	mov	r1, r0
   1287a:	4845      	ldr	r0, [pc, #276]	; (12990 <bt_id_add+0x174>)
   1287c:	f000 fbee 	bl	1305c <bt_le_ext_adv_foreach>
	if (bt_dev.le.rl_entries) {
   12880:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12884:	b163      	cbz	r3, 128a0 <bt_id_add+0x84>
		err = addr_res_enable(BT_HCI_ADDR_RES_DISABLE);
   12886:	4630      	mov	r0, r6
   12888:	f013 fb54 	bl	25f34 <addr_res_enable>
		if (err) {
   1288c:	b140      	cbz	r0, 128a0 <bt_id_add+0x84>
			LOG_WRN("Failed to disable address resolution");
   1288e:	4b41      	ldr	r3, [pc, #260]	; (12994 <bt_id_add+0x178>)
   12890:	2202      	movs	r2, #2
   12892:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12896:	4633      	mov	r3, r6
   12898:	9600      	str	r6, [sp, #0]
		LOG_ERR("Failed to set privacy mode");
   1289a:	4618      	mov	r0, r3
   1289c:	493e      	ldr	r1, [pc, #248]	; (12998 <bt_id_add+0x17c>)
   1289e:	e054      	b.n	1294a <bt_id_add+0x12e>
	if (bt_dev.le.rl_entries == bt_dev.le.rl_size) {
   128a0:	f894 2119 	ldrb.w	r2, [r4, #281]	; 0x119
   128a4:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
   128a8:	429a      	cmp	r2, r3
   128aa:	d12b      	bne.n	12904 <bt_id_add+0xe8>
		LOG_WRN("Resolving list size exceeded. Switching to host.");
   128ac:	2600      	movs	r6, #0
   128ae:	4b3b      	ldr	r3, [pc, #236]	; (1299c <bt_id_add+0x180>)
   128b0:	2202      	movs	r2, #2
   128b2:	4630      	mov	r0, r6
   128b4:	4938      	ldr	r1, [pc, #224]	; (12998 <bt_id_add+0x17c>)
   128b6:	9302      	str	r3, [sp, #8]
   128b8:	e9cd 6600 	strd	r6, r6, [sp]
   128bc:	4633      	mov	r3, r6
   128be:	f013 fb2a 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_CLEAR_RL, NULL, NULL);
   128c2:	4632      	mov	r2, r6
   128c4:	4631      	mov	r1, r6
   128c6:	f242 0029 	movw	r0, #8233	; 0x2029
   128ca:	f7ff f80d 	bl	118e8 <bt_hci_cmd_send_sync>
		if (err) {
   128ce:	b130      	cbz	r0, 128de <bt_id_add+0xc2>
			LOG_ERR("Failed to clear resolution list");
   128d0:	4b33      	ldr	r3, [pc, #204]	; (129a0 <bt_id_add+0x184>)
   128d2:	9600      	str	r6, [sp, #0]
   128d4:	e9cd 6301 	strd	r6, r3, [sp, #4]
   128d8:	4633      	mov	r3, r6
		LOG_ERR("Failed to set privacy mode");
   128da:	2201      	movs	r2, #1
   128dc:	e7dd      	b.n	1289a <bt_id_add+0x7e>
		bt_dev.le.rl_entries++;
   128de:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   128e2:	3301      	adds	r3, #1
   128e4:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state |= BT_KEYS_ID_ADDED;
   128e8:	7a2b      	ldrb	r3, [r5, #8]
   128ea:	f043 0304 	orr.w	r3, r3, #4
   128ee:	722b      	strb	r3, [r5, #8]
	addr_res_enable(BT_HCI_ADDR_RES_ENABLE);
   128f0:	2001      	movs	r0, #1
   128f2:	f013 fb1f 	bl	25f34 <addr_res_enable>
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   128f6:	2100      	movs	r1, #0
   128f8:	482a      	ldr	r0, [pc, #168]	; (129a4 <bt_id_add+0x188>)
}
   128fa:	b007      	add	sp, #28
   128fc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12900:	f000 bbac 	b.w	1305c <bt_le_ext_adv_foreach>
	err = hci_id_add(keys->id, &keys->addr, keys->irk.val);
   12904:	462a      	mov	r2, r5
   12906:	1c6f      	adds	r7, r5, #1
   12908:	4639      	mov	r1, r7
   1290a:	f812 0b2a 	ldrb.w	r0, [r2], #42
   1290e:	f013 fac6 	bl	25e9e <hci_id_add>
	if (err) {
   12912:	4606      	mov	r6, r0
   12914:	b128      	cbz	r0, 12922 <bt_id_add+0x106>
		LOG_ERR("Failed to add IRK to controller");
   12916:	4b24      	ldr	r3, [pc, #144]	; (129a8 <bt_id_add+0x18c>)
		LOG_ERR("Failed to set privacy mode");
   12918:	9302      	str	r3, [sp, #8]
   1291a:	2300      	movs	r3, #0
   1291c:	e9cd 3300 	strd	r3, r3, [sp]
   12920:	e7db      	b.n	128da <bt_id_add+0xbe>
	bt_dev.le.rl_entries++;
   12922:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12926:	3301      	adds	r3, #1
   12928:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
	keys->state |= BT_KEYS_ID_ADDED;
   1292c:	7a2b      	ldrb	r3, [r5, #8]
   1292e:	f043 0304 	orr.w	r3, r3, #4
   12932:	722b      	strb	r3, [r5, #8]
	if (!BT_CMD_TEST(bt_dev.supported_commands, 39, 2)) {
   12934:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
   12938:	f013 0304 	ands.w	r3, r3, #4
   1293c:	d108      	bne.n	12950 <bt_id_add+0x134>
		LOG_WRN("Set privacy mode command is not supported");
   1293e:	4a1b      	ldr	r2, [pc, #108]	; (129ac <bt_id_add+0x190>)
   12940:	4915      	ldr	r1, [pc, #84]	; (12998 <bt_id_add+0x17c>)
   12942:	e9cd 3201 	strd	r3, r2, [sp, #4]
   12946:	2202      	movs	r2, #2
   12948:	9300      	str	r3, [sp, #0]
		LOG_ERR("Failed to set privacy mode");
   1294a:	f013 fae4 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
		goto done;
   1294e:	e7cf      	b.n	128f0 <bt_id_add+0xd4>
	bt_addr_le_copy(&cp.id_addr, addr);
   12950:	4639      	mov	r1, r7
   12952:	a804      	add	r0, sp, #16
   12954:	f013 fa9c 	bl	25e90 <bt_addr_le_copy>
	cp.mode = mode;
   12958:	2301      	movs	r3, #1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PRIVACY_MODE, sizeof(cp));
   1295a:	2108      	movs	r1, #8
   1295c:	f242 004e 	movw	r0, #8270	; 0x204e
	cp.mode = mode;
   12960:	f88d 3017 	strb.w	r3, [sp, #23]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PRIVACY_MODE, sizeof(cp));
   12964:	f7fe ff72 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   12968:	4604      	mov	r4, r0
   1296a:	b160      	cbz	r0, 12986 <bt_id_add+0x16a>
   1296c:	2208      	movs	r2, #8
   1296e:	a904      	add	r1, sp, #16
   12970:	300c      	adds	r0, #12
   12972:	f015 f838 	bl	279e6 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PRIVACY_MODE, buf, NULL);
   12976:	4632      	mov	r2, r6
   12978:	4621      	mov	r1, r4
   1297a:	f242 004e 	movw	r0, #8270	; 0x204e
   1297e:	f7fe ffb3 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   12982:	2800      	cmp	r0, #0
   12984:	d0b4      	beq.n	128f0 <bt_id_add+0xd4>
		LOG_ERR("Failed to set privacy mode");
   12986:	4b0a      	ldr	r3, [pc, #40]	; (129b0 <bt_id_add+0x194>)
   12988:	e7c6      	b.n	12918 <bt_id_add+0xfc>
   1298a:	bf00      	nop
   1298c:	20008000 	.word	0x20008000
   12990:	00025f8b 	.word	0x00025f8b
   12994:	0002d9d7 	.word	0x0002d9d7
   12998:	0002a414 	.word	0x0002a414
   1299c:	0002d9fc 	.word	0x0002d9fc
   129a0:	0002da2d 	.word	0x0002da2d
   129a4:	00025f65 	.word	0x00025f65
   129a8:	0002da4d 	.word	0x0002da4d
   129ac:	0002da6d 	.word	0x0002da6d
   129b0:	0002da97 	.word	0x0002da97

000129b4 <bt_id_del>:
{
   129b4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	CHECKIF(keys == NULL) {
   129b8:	4605      	mov	r5, r0
   129ba:	b3a8      	cbz	r0, 12a28 <bt_id_del+0x74>
	if (!bt_dev.le.rl_size ||
   129bc:	4c4c      	ldr	r4, [pc, #304]	; (12af0 <bt_id_del+0x13c>)
   129be:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
	    bt_dev.le.rl_entries > bt_dev.le.rl_size + 1) {
   129c2:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
	if (!bt_dev.le.rl_size ||
   129c6:	b1da      	cbz	r2, 12a00 <bt_id_del+0x4c>
	    bt_dev.le.rl_entries > bt_dev.le.rl_size + 1) {
   129c8:	3201      	adds	r2, #1
	if (!bt_dev.le.rl_size ||
   129ca:	4293      	cmp	r3, r2
   129cc:	dc25      	bgt.n	12a1a <bt_id_del+0x66>
	conn = bt_conn_lookup_state_le(BT_ID_DEFAULT, NULL, BT_CONN_CONNECTING);
   129ce:	2100      	movs	r1, #0
   129d0:	2206      	movs	r2, #6
   129d2:	4608      	mov	r0, r1
   129d4:	f001 fd48 	bl	14468 <bt_conn_lookup_state_le>
	if (conn) {
   129d8:	4606      	mov	r6, r0
   129da:	b340      	cbz	r0, 12a2e <bt_id_del+0x7a>
   129dc:	34cc      	adds	r4, #204	; 0xcc
   129de:	e8d4 3fef 	ldaex	r3, [r4]
   129e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   129e6:	e8c4 3fe2 	stlex	r2, r3, [r4]
   129ea:	2a00      	cmp	r2, #0
   129ec:	d1f7      	bne.n	129de <bt_id_del+0x2a>
	keys->state |= flag;
   129ee:	7a2b      	ldrb	r3, [r5, #8]
   129f0:	f043 0302 	orr.w	r3, r3, #2
   129f4:	722b      	strb	r3, [r5, #8]
}
   129f6:	b004      	add	sp, #16
   129f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		bt_conn_unref(conn);
   129fc:	f001 ba28 	b.w	13e50 <bt_conn_unref>
		__ASSERT_NO_MSG(bt_dev.le.rl_entries > 0);
   12a00:	b95b      	cbnz	r3, 12a1a <bt_id_del+0x66>
   12a02:	493c      	ldr	r1, [pc, #240]	; (12af4 <bt_id_del+0x140>)
   12a04:	483c      	ldr	r0, [pc, #240]	; (12af8 <bt_id_del+0x144>)
   12a06:	f240 4323 	movw	r3, #1059	; 0x423
   12a0a:	4a3c      	ldr	r2, [pc, #240]	; (12afc <bt_id_del+0x148>)
   12a0c:	f011 fffd 	bl	24a0a <assert_print>
   12a10:	f240 4123 	movw	r1, #1059	; 0x423
   12a14:	4839      	ldr	r0, [pc, #228]	; (12afc <bt_id_del+0x148>)
   12a16:	f011 fff1 	bl	249fc <assert_post_action>
			bt_dev.le.rl_entries--;
   12a1a:	3b01      	subs	r3, #1
   12a1c:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state &= ~BT_KEYS_ID_ADDED;
   12a20:	7a2b      	ldrb	r3, [r5, #8]
   12a22:	f023 0304 	bic.w	r3, r3, #4
   12a26:	722b      	strb	r3, [r5, #8]
}
   12a28:	b004      	add	sp, #16
   12a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bt_le_ext_adv_foreach(adv_pause_enabled, NULL);
   12a2e:	4601      	mov	r1, r0
   12a30:	4833      	ldr	r0, [pc, #204]	; (12b00 <bt_id_del+0x14c>)
   12a32:	f000 fb13 	bl	1305c <bt_le_ext_adv_foreach>
	err = addr_res_enable(BT_HCI_ADDR_RES_DISABLE);
   12a36:	4630      	mov	r0, r6
   12a38:	f013 fa7c 	bl	25f34 <addr_res_enable>
	if (err) {
   12a3c:	4607      	mov	r7, r0
   12a3e:	b1b8      	cbz	r0, 12a70 <bt_id_del+0xbc>
		LOG_ERR("Disabling address resolution failed (err %d)", err);
   12a40:	4b30      	ldr	r3, [pc, #192]	; (12b04 <bt_id_del+0x150>)
   12a42:	9003      	str	r0, [sp, #12]
   12a44:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12a48:	2201      	movs	r2, #1
   12a4a:	4633      	mov	r3, r6
   12a4c:	4630      	mov	r0, r6
   12a4e:	492e      	ldr	r1, [pc, #184]	; (12b08 <bt_id_del+0x154>)
   12a50:	9600      	str	r6, [sp, #0]
   12a52:	f013 fa60 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
	if (bt_dev.le.rl_entries) {
   12a56:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12a5a:	b113      	cbz	r3, 12a62 <bt_id_del+0xae>
		addr_res_enable(BT_HCI_ADDR_RES_ENABLE);
   12a5c:	2001      	movs	r0, #1
   12a5e:	f013 fa69 	bl	25f34 <addr_res_enable>
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12a62:	2100      	movs	r1, #0
   12a64:	4829      	ldr	r0, [pc, #164]	; (12b0c <bt_id_del+0x158>)
}
   12a66:	b004      	add	sp, #16
   12a68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12a6c:	f000 baf6 	b.w	1305c <bt_le_ext_adv_foreach>
	if (bt_dev.le.rl_entries > bt_dev.le.rl_size) {
   12a70:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12a74:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
   12a78:	429a      	cmp	r2, r3
   12a7a:	d20c      	bcs.n	12a96 <bt_id_del+0xe2>
		bt_dev.le.rl_entries--;
   12a7c:	3b01      	subs	r3, #1
   12a7e:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state &= ~BT_KEYS_ID_ADDED;
   12a82:	7a2b      	ldrb	r3, [r5, #8]
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12a84:	4602      	mov	r2, r0
		keys->state &= ~BT_KEYS_ID_ADDED;
   12a86:	f023 0304 	bic.w	r3, r3, #4
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12a8a:	2002      	movs	r0, #2
   12a8c:	4920      	ldr	r1, [pc, #128]	; (12b10 <bt_id_del+0x15c>)
		keys->state &= ~BT_KEYS_ID_ADDED;
   12a8e:	722b      	strb	r3, [r5, #8]
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12a90:	f005 fec6 	bl	18820 <bt_keys_foreach_type>
		goto done;
   12a94:	e7df      	b.n	12a56 <bt_id_del+0xa2>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_REM_DEV_FROM_RL, sizeof(*cp));
   12a96:	2107      	movs	r1, #7
   12a98:	f242 0028 	movw	r0, #8232	; 0x2028
   12a9c:	f7fe fed6 	bl	1184c <bt_hci_cmd_create>
	err = hci_id_del(&keys->addr);
   12aa0:	f105 0801 	add.w	r8, r5, #1
	if (!buf) {
   12aa4:	4606      	mov	r6, r0
   12aa6:	b950      	cbnz	r0, 12abe <bt_id_del+0x10a>
		LOG_ERR("Failed to remove IRK from controller");
   12aa8:	4b1a      	ldr	r3, [pc, #104]	; (12b14 <bt_id_del+0x160>)
   12aaa:	2201      	movs	r2, #1
   12aac:	9302      	str	r3, [sp, #8]
   12aae:	2300      	movs	r3, #0
   12ab0:	4915      	ldr	r1, [pc, #84]	; (12b08 <bt_id_del+0x154>)
   12ab2:	4618      	mov	r0, r3
   12ab4:	e9cd 3300 	strd	r3, r3, [sp]
   12ab8:	f013 fa2d 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
		goto done;
   12abc:	e7cb      	b.n	12a56 <bt_id_del+0xa2>
	return net_buf_simple_add(&buf->b, len);
   12abe:	2107      	movs	r1, #7
   12ac0:	300c      	adds	r0, #12
   12ac2:	f006 fc01 	bl	192c8 <net_buf_simple_add>
	bt_addr_le_copy(&cp->peer_id_addr, addr);
   12ac6:	4641      	mov	r1, r8
   12ac8:	f013 f9e2 	bl	25e90 <bt_addr_le_copy>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_REM_DEV_FROM_RL, buf, NULL);
   12acc:	463a      	mov	r2, r7
   12ace:	4631      	mov	r1, r6
   12ad0:	f242 0028 	movw	r0, #8232	; 0x2028
   12ad4:	f7fe ff08 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   12ad8:	2800      	cmp	r0, #0
   12ada:	d1e5      	bne.n	12aa8 <bt_id_del+0xf4>
	bt_dev.le.rl_entries--;
   12adc:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12ae0:	3b01      	subs	r3, #1
   12ae2:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
	keys->state &= ~BT_KEYS_ID_ADDED;
   12ae6:	7a2b      	ldrb	r3, [r5, #8]
   12ae8:	f023 0304 	bic.w	r3, r3, #4
   12aec:	722b      	strb	r3, [r5, #8]
   12aee:	e7b2      	b.n	12a56 <bt_id_del+0xa2>
   12af0:	20008000 	.word	0x20008000
   12af4:	0002dab2 	.word	0x0002dab2
   12af8:	0002b3a9 	.word	0x0002b3a9
   12afc:	0002d921 	.word	0x0002d921
   12b00:	00025f8b 	.word	0x00025f8b
   12b04:	0002dacb 	.word	0x0002dacb
   12b08:	0002a414 	.word	0x0002a414
   12b0c:	00025f65 	.word	0x00025f65
   12b10:	00025f01 	.word	0x00025f01
   12b14:	0002daf8 	.word	0x0002daf8

00012b18 <bt_id_create>:

int bt_id_create(bt_addr_le_t *addr, uint8_t *irk)
{
   12b18:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   12b1a:	460d      	mov	r5, r1
	int new_id, err;

	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12b1c:	4604      	mov	r4, r0
   12b1e:	b920      	cbnz	r0, 12b2a <bt_id_create+0x12>
		if (id_find(addr) >= 0) {
			return -EALREADY;
		}
	}

	if (!IS_ENABLED(CONFIG_BT_PRIVACY) && irk) {
   12b20:	b31d      	cbz	r5, 12b6a <bt_id_create+0x52>
			return -EINVAL;
   12b22:	f06f 0015 	mvn.w	r0, #21
	} else {
		bt_dev.id_count++;
	}

	return new_id;
}
   12b26:	b004      	add	sp, #16
   12b28:	bd70      	pop	{r4, r5, r6, pc}
	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12b2a:	4921      	ldr	r1, [pc, #132]	; (12bb0 <bt_id_create+0x98>)
   12b2c:	f013 f9a3 	bl	25e76 <bt_addr_le_eq>
   12b30:	2800      	cmp	r0, #0
   12b32:	d1f5      	bne.n	12b20 <bt_id_create+0x8>
		if (addr->type != BT_ADDR_LE_RANDOM ||
   12b34:	7823      	ldrb	r3, [r4, #0]
   12b36:	2b01      	cmp	r3, #1
   12b38:	d104      	bne.n	12b44 <bt_id_create+0x2c>
   12b3a:	79a3      	ldrb	r3, [r4, #6]
   12b3c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   12b40:	2bc0      	cmp	r3, #192	; 0xc0
   12b42:	d00a      	beq.n	12b5a <bt_id_create+0x42>
			LOG_ERR("Only static random identity address supported");
   12b44:	4b1b      	ldr	r3, [pc, #108]	; (12bb4 <bt_id_create+0x9c>)
   12b46:	2201      	movs	r2, #1
   12b48:	9302      	str	r3, [sp, #8]
   12b4a:	2300      	movs	r3, #0
   12b4c:	491a      	ldr	r1, [pc, #104]	; (12bb8 <bt_id_create+0xa0>)
   12b4e:	4618      	mov	r0, r3
   12b50:	e9cd 3300 	strd	r3, r3, [sp]
   12b54:	f013 f9df 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   12b58:	e7e3      	b.n	12b22 <bt_id_create+0xa>
		if (id_find(addr) >= 0) {
   12b5a:	4620      	mov	r0, r4
   12b5c:	f7ff fd60 	bl	12620 <id_find>
   12b60:	2800      	cmp	r0, #0
   12b62:	dbdd      	blt.n	12b20 <bt_id_create+0x8>
			return -EALREADY;
   12b64:	f06f 0077 	mvn.w	r0, #119	; 0x77
   12b68:	e7dd      	b.n	12b26 <bt_id_create+0xe>
	if (bt_dev.id_count == ARRAY_SIZE(bt_dev.id_addr)) {
   12b6a:	4d14      	ldr	r5, [pc, #80]	; (12bbc <bt_id_create+0xa4>)
   12b6c:	79eb      	ldrb	r3, [r5, #7]
   12b6e:	2b01      	cmp	r3, #1
   12b70:	d01a      	beq.n	12ba8 <bt_id_create+0x90>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   12b72:	f105 03cc 	add.w	r3, r5, #204	; 0xcc
   12b76:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_ENABLE)) {
   12b7a:	07db      	lsls	r3, r3, #31
   12b7c:	d50b      	bpl.n	12b96 <bt_id_create+0x7e>
	new_id = bt_dev.id_count;
   12b7e:	79ee      	ldrb	r6, [r5, #7]
	err = id_create(new_id, addr, irk);
   12b80:	4621      	mov	r1, r4
   12b82:	4630      	mov	r0, r6
   12b84:	f7ff fd64 	bl	12650 <id_create.constprop.0>
	if (err) {
   12b88:	2800      	cmp	r0, #0
   12b8a:	d1cc      	bne.n	12b26 <bt_id_create+0xe>
		bt_dev.id_count++;
   12b8c:	79eb      	ldrb	r3, [r5, #7]
	new_id = bt_dev.id_count;
   12b8e:	4630      	mov	r0, r6
		bt_dev.id_count++;
   12b90:	3301      	adds	r3, #1
   12b92:	71eb      	strb	r3, [r5, #7]
	return new_id;
   12b94:	e7c7      	b.n	12b26 <bt_id_create+0xe>
		if (!(addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY))) {
   12b96:	2c00      	cmp	r4, #0
   12b98:	d0c3      	beq.n	12b22 <bt_id_create+0xa>
   12b9a:	4620      	mov	r0, r4
   12b9c:	4904      	ldr	r1, [pc, #16]	; (12bb0 <bt_id_create+0x98>)
   12b9e:	f013 f96a 	bl	25e76 <bt_addr_le_eq>
   12ba2:	2800      	cmp	r0, #0
   12ba4:	d0eb      	beq.n	12b7e <bt_id_create+0x66>
   12ba6:	e7bc      	b.n	12b22 <bt_id_create+0xa>
		return -ENOMEM;
   12ba8:	f06f 000b 	mvn.w	r0, #11
   12bac:	e7bb      	b.n	12b26 <bt_id_create+0xe>
   12bae:	bf00      	nop
   12bb0:	0002d221 	.word	0x0002d221
   12bb4:	0002db1d 	.word	0x0002db1d
   12bb8:	0002a414 	.word	0x0002a414
   12bbc:	20008000 	.word	0x20008000

00012bc0 <bt_id_read_public_addr>:
#endif /* defined(CONFIG_BT_HCI_VS_EXT) */
}
#endif /* defined(CONFIG_BT_PRIVACY) */

uint8_t bt_id_read_public_addr(bt_addr_le_t *addr)
{
   12bc0:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_rp_read_bd_addr *rp;
	struct net_buf *rsp;
	int err;

	CHECKIF(addr == NULL) {
   12bc2:	4604      	mov	r4, r0
{
   12bc4:	b086      	sub	sp, #24
	CHECKIF(addr == NULL) {
   12bc6:	b958      	cbnz	r0, 12be0 <bt_id_read_public_addr+0x20>
		LOG_WRN("Invalid input parameters");
   12bc8:	4b1d      	ldr	r3, [pc, #116]	; (12c40 <bt_id_read_public_addr+0x80>)
   12bca:	2202      	movs	r2, #2
   12bcc:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12bd0:	4603      	mov	r3, r0
   12bd2:	491c      	ldr	r1, [pc, #112]	; (12c44 <bt_id_read_public_addr+0x84>)
   12bd4:	9000      	str	r0, [sp, #0]
	}

	/* Read Bluetooth Address */
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
	if (err) {
		LOG_WRN("Failed to read public address");
   12bd6:	f013 f99e 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
		return 0U;
   12bda:	2000      	movs	r0, #0
	bt_addr_copy(&addr->a, &rp->bdaddr);
	addr->type = BT_ADDR_LE_PUBLIC;

	net_buf_unref(rsp);
	return 1U;
}
   12bdc:	b006      	add	sp, #24
   12bde:	bd70      	pop	{r4, r5, r6, pc}
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
   12be0:	2100      	movs	r1, #0
   12be2:	f241 0009 	movw	r0, #4105	; 0x1009
   12be6:	aa05      	add	r2, sp, #20
   12be8:	f7fe fe7e 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   12bec:	4606      	mov	r6, r0
   12bee:	b140      	cbz	r0, 12c02 <bt_id_read_public_addr+0x42>
		LOG_WRN("Failed to read public address");
   12bf0:	4b15      	ldr	r3, [pc, #84]	; (12c48 <bt_id_read_public_addr+0x88>)
   12bf2:	2202      	movs	r2, #2
   12bf4:	9302      	str	r3, [sp, #8]
   12bf6:	2300      	movs	r3, #0
   12bf8:	4912      	ldr	r1, [pc, #72]	; (12c44 <bt_id_read_public_addr+0x84>)
   12bfa:	4618      	mov	r0, r3
   12bfc:	e9cd 3300 	strd	r3, r3, [sp]
   12c00:	e7e9      	b.n	12bd6 <bt_id_read_public_addr+0x16>
	rp = (void *)rsp->data;
   12c02:	9b05      	ldr	r3, [sp, #20]
   12c04:	2206      	movs	r2, #6
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
   12c06:	68dd      	ldr	r5, [r3, #12]
   12c08:	4910      	ldr	r1, [pc, #64]	; (12c4c <bt_id_read_public_addr+0x8c>)
   12c0a:	3501      	adds	r5, #1
   12c0c:	4628      	mov	r0, r5
   12c0e:	f016 fc52 	bl	294b6 <memcmp>
   12c12:	b918      	cbnz	r0, 12c1c <bt_id_read_public_addr+0x5c>
		net_buf_unref(rsp);
   12c14:	9805      	ldr	r0, [sp, #20]
   12c16:	f006 fa35 	bl	19084 <net_buf_unref>
		return 0U;
   12c1a:	e7de      	b.n	12bda <bt_id_read_public_addr+0x1a>
   12c1c:	2206      	movs	r2, #6
   12c1e:	4628      	mov	r0, r5
   12c20:	490b      	ldr	r1, [pc, #44]	; (12c50 <bt_id_read_public_addr+0x90>)
   12c22:	f016 fc48 	bl	294b6 <memcmp>
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
   12c26:	2800      	cmp	r0, #0
   12c28:	d0f4      	beq.n	12c14 <bt_id_read_public_addr+0x54>
	bt_addr_copy(&addr->a, &rp->bdaddr);
   12c2a:	4629      	mov	r1, r5
   12c2c:	1c60      	adds	r0, r4, #1
   12c2e:	f013 f92a 	bl	25e86 <bt_addr_copy>
	net_buf_unref(rsp);
   12c32:	9805      	ldr	r0, [sp, #20]
	addr->type = BT_ADDR_LE_PUBLIC;
   12c34:	7026      	strb	r6, [r4, #0]
	net_buf_unref(rsp);
   12c36:	f006 fa25 	bl	19084 <net_buf_unref>
	return 1U;
   12c3a:	2001      	movs	r0, #1
   12c3c:	e7ce      	b.n	12bdc <bt_id_read_public_addr+0x1c>
   12c3e:	bf00      	nop
   12c40:	0002db4b 	.word	0x0002db4b
   12c44:	0002a414 	.word	0x0002a414
   12c48:	0002db64 	.word	0x0002db64
   12c4c:	0002d22e 	.word	0x0002d22e
   12c50:	0002d228 	.word	0x0002d228

00012c54 <bt_setup_public_id_addr>:

int bt_setup_public_id_addr(void)
{
   12c54:	b507      	push	{r0, r1, r2, lr}
	bt_addr_le_t addr;
	uint8_t *irk = NULL;

	bt_dev.id_count = bt_id_read_public_addr(&addr);
   12c56:	4668      	mov	r0, sp
   12c58:	f7ff ffb2 	bl	12bc0 <bt_id_read_public_addr>
   12c5c:	4b04      	ldr	r3, [pc, #16]	; (12c70 <bt_setup_public_id_addr+0x1c>)
   12c5e:	71d8      	strb	r0, [r3, #7]

	if (!bt_dev.id_count) {
   12c60:	b118      	cbz	r0, 12c6a <bt_setup_public_id_addr+0x16>
		if (IS_ENABLED(CONFIG_BT_SETTINGS)) {
			atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
		}
	}

	return id_create(BT_ID_DEFAULT, &addr, irk);
   12c62:	4669      	mov	r1, sp
   12c64:	2000      	movs	r0, #0
   12c66:	f7ff fcf3 	bl	12650 <id_create.constprop.0>
}
   12c6a:	b003      	add	sp, #12
   12c6c:	f85d fb04 	ldr.w	pc, [sp], #4
   12c70:	20008000 	.word	0x20008000

00012c74 <bt_read_static_addr>:

#if defined(CONFIG_BT_HCI_VS_EXT)
uint8_t bt_read_static_addr(struct bt_hci_vs_static_addr addrs[], uint8_t size)
{
   12c74:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_rp_vs_read_static_addrs *rp;
	struct net_buf *rsp;
	int err, i;
	uint8_t cnt;

	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12c76:	4b25      	ldr	r3, [pc, #148]	; (12d0c <bt_read_static_addr+0x98>)
{
   12c78:	4605      	mov	r5, r0
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12c7a:	f893 30ba 	ldrb.w	r3, [r3, #186]	; 0xba
{
   12c7e:	460e      	mov	r6, r1
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12c80:	f013 0301 	ands.w	r3, r3, #1
{
   12c84:	b087      	sub	sp, #28
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12c86:	d10c      	bne.n	12ca2 <bt_read_static_addr+0x2e>
		LOG_WRN("Read Static Addresses command not available");
   12c88:	4a21      	ldr	r2, [pc, #132]	; (12d10 <bt_read_static_addr+0x9c>)
   12c8a:	9202      	str	r2, [sp, #8]
		return 0;
	}

	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
	if (err) {
		LOG_WRN("Failed to read static addresses");
   12c8c:	2202      	movs	r2, #2
   12c8e:	4618      	mov	r0, r3
   12c90:	e9cd 3300 	strd	r3, r3, [sp]
   12c94:	491f      	ldr	r1, [pc, #124]	; (12d14 <bt_read_static_addr+0xa0>)
   12c96:	f013 f93e 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
		return 0;
   12c9a:	2400      	movs	r4, #0
	if (!cnt) {
		LOG_WRN("No static addresses stored in controller");
	}

	return cnt;
}
   12c9c:	4620      	mov	r0, r4
   12c9e:	b007      	add	sp, #28
   12ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
   12ca2:	2100      	movs	r1, #0
   12ca4:	f64f 4009 	movw	r0, #64521	; 0xfc09
   12ca8:	aa05      	add	r2, sp, #20
   12caa:	f7fe fe1d 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   12cae:	4603      	mov	r3, r0
   12cb0:	b118      	cbz	r0, 12cba <bt_read_static_addr+0x46>
		LOG_WRN("Failed to read static addresses");
   12cb2:	4b19      	ldr	r3, [pc, #100]	; (12d18 <bt_read_static_addr+0xa4>)
   12cb4:	9302      	str	r3, [sp, #8]
   12cb6:	2300      	movs	r3, #0
   12cb8:	e7e8      	b.n	12c8c <bt_read_static_addr+0x18>
	rp = (void *)rsp->data;
   12cba:	9805      	ldr	r0, [sp, #20]
		memcpy(&addrs[i], &rp->a[i], sizeof(struct bt_hci_vs_static_addr));
   12cbc:	2716      	movs	r7, #22
	rp = (void *)rsp->data;
   12cbe:	68c2      	ldr	r2, [r0, #12]
	cnt = MIN(rp->num_addrs, size);
   12cc0:	7854      	ldrb	r4, [r2, #1]
   12cc2:	3202      	adds	r2, #2
   12cc4:	42b4      	cmp	r4, r6
   12cc6:	bf28      	it	cs
   12cc8:	4634      	movcs	r4, r6
	for (i = 0; i < cnt; i++) {
   12cca:	429c      	cmp	r4, r3
   12ccc:	dc0e      	bgt.n	12cec <bt_read_static_addr+0x78>
	net_buf_unref(rsp);
   12cce:	f006 f9d9 	bl	19084 <net_buf_unref>
	if (!cnt) {
   12cd2:	2c00      	cmp	r4, #0
   12cd4:	d1e2      	bne.n	12c9c <bt_read_static_addr+0x28>
		LOG_WRN("No static addresses stored in controller");
   12cd6:	4b11      	ldr	r3, [pc, #68]	; (12d1c <bt_read_static_addr+0xa8>)
   12cd8:	2202      	movs	r2, #2
   12cda:	e9cd 4301 	strd	r4, r3, [sp, #4]
   12cde:	4620      	mov	r0, r4
   12ce0:	4623      	mov	r3, r4
   12ce2:	490c      	ldr	r1, [pc, #48]	; (12d14 <bt_read_static_addr+0xa0>)
   12ce4:	9400      	str	r4, [sp, #0]
   12ce6:	f013 f916 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
   12cea:	e7d7      	b.n	12c9c <bt_read_static_addr+0x28>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   12cec:	4611      	mov	r1, r2
   12cee:	fb07 5603 	mla	r6, r7, r3, r5
   12cf2:	f102 0c14 	add.w	ip, r2, #20
   12cf6:	f851 eb04 	ldr.w	lr, [r1], #4
   12cfa:	4561      	cmp	r1, ip
   12cfc:	f846 eb04 	str.w	lr, [r6], #4
   12d00:	d1f9      	bne.n	12cf6 <bt_read_static_addr+0x82>
   12d02:	8809      	ldrh	r1, [r1, #0]
	for (i = 0; i < cnt; i++) {
   12d04:	3301      	adds	r3, #1
   12d06:	8031      	strh	r1, [r6, #0]
   12d08:	3216      	adds	r2, #22
   12d0a:	e7de      	b.n	12cca <bt_read_static_addr+0x56>
   12d0c:	20008000 	.word	0x20008000
   12d10:	0002db82 	.word	0x0002db82
   12d14:	0002a414 	.word	0x0002a414
   12d18:	0002dbae 	.word	0x0002dbae
   12d1c:	0002dbce 	.word	0x0002dbce

00012d20 <bt_setup_random_id_addr>:
#endif /* CONFIG_BT_HCI_VS_EXT */

int bt_setup_random_id_addr(void)
{
   12d20:	b570      	push	{r4, r5, r6, lr}
#if defined(CONFIG_BT_HCI_VS_EXT) || defined(CONFIG_BT_CTLR)
	/* Only read the addresses if the user has not already configured one or
	 * more identities (!bt_dev.id_count).
	 */
	if (!bt_dev.id_count) {
   12d22:	4d15      	ldr	r5, [pc, #84]	; (12d78 <bt_setup_random_id_addr+0x58>)
{
   12d24:	b088      	sub	sp, #32
	if (!bt_dev.id_count) {
   12d26:	79ec      	ldrb	r4, [r5, #7]
   12d28:	b92c      	cbnz	r4, 12d36 <bt_setup_random_id_addr+0x16>
		struct bt_hci_vs_static_addr addrs[CONFIG_BT_ID_MAX];

		bt_dev.id_count = bt_read_static_addr(addrs, CONFIG_BT_ID_MAX);
   12d2a:	2101      	movs	r1, #1
   12d2c:	a802      	add	r0, sp, #8
   12d2e:	f7ff ffa1 	bl	12c74 <bt_read_static_addr>
   12d32:	71e8      	strb	r0, [r5, #7]

		if (bt_dev.id_count) {
   12d34:	b9c0      	cbnz	r0, 12d68 <bt_setup_random_id_addr+0x48>

	if (IS_ENABLED(CONFIG_BT_PRIVACY) && IS_ENABLED(CONFIG_BT_SETTINGS)) {
		atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
	}

	return bt_id_create(NULL, NULL);
   12d36:	2100      	movs	r1, #0
   12d38:	4608      	mov	r0, r1
}
   12d3a:	b008      	add	sp, #32
   12d3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return bt_id_create(NULL, NULL);
   12d40:	f7ff beea 	b.w	12b18 <bt_id_create>
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
   12d44:	ab02      	add	r3, sp, #8
   12d46:	fb06 3102 	mla	r1, r6, r2, r3
   12d4a:	f10d 0001 	add.w	r0, sp, #1
   12d4e:	f013 f89a 	bl	25e86 <bt_addr_copy>
				addr.type = BT_ADDR_LE_RANDOM;
   12d52:	2301      	movs	r3, #1
				err = id_create(i, &addr, irk);
   12d54:	4669      	mov	r1, sp
   12d56:	4610      	mov	r0, r2
				addr.type = BT_ADDR_LE_RANDOM;
   12d58:	f88d 3000 	strb.w	r3, [sp]
				err = id_create(i, &addr, irk);
   12d5c:	f7ff fc78 	bl	12650 <id_create.constprop.0>
				if (err) {
   12d60:	3401      	adds	r4, #1
   12d62:	b110      	cbz	r0, 12d6a <bt_setup_random_id_addr+0x4a>
}
   12d64:	b008      	add	sp, #32
   12d66:	bd70      	pop	{r4, r5, r6, pc}
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
   12d68:	2616      	movs	r6, #22
			for (uint8_t i = 0; i < bt_dev.id_count; i++) {
   12d6a:	79eb      	ldrb	r3, [r5, #7]
   12d6c:	b2e2      	uxtb	r2, r4
   12d6e:	4293      	cmp	r3, r2
   12d70:	d8e8      	bhi.n	12d44 <bt_setup_random_id_addr+0x24>
			return 0;
   12d72:	2000      	movs	r0, #0
   12d74:	e7f6      	b.n	12d64 <bt_setup_random_id_addr+0x44>
   12d76:	bf00      	nop
   12d78:	20008000 	.word	0x20008000

00012d7c <bt_id_set_adv_own_addr>:
}
#endif /* defined(CONFIG_BT_OBSERVER) */

int bt_id_set_adv_own_addr(struct bt_le_ext_adv *adv, uint32_t options,
			   bool dir_adv, uint8_t *own_addr_type)
{
   12d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12d80:	4690      	mov	r8, r2
   12d82:	460e      	mov	r6, r1
   12d84:	461d      	mov	r5, r3
	const bt_addr_le_t *id_addr;
	int err = 0;

	CHECKIF(adv == NULL || own_addr_type == NULL) {
   12d86:	4602      	mov	r2, r0
   12d88:	2800      	cmp	r0, #0
   12d8a:	d04b      	beq.n	12e24 <bt_id_set_adv_own_addr+0xa8>
   12d8c:	2b00      	cmp	r3, #0
   12d8e:	d049      	beq.n	12e24 <bt_id_set_adv_own_addr+0xa8>
	}

	/* Set which local identity address we're advertising with */
	id_addr = &bt_dev.id_addr[adv->id];

	if (options & BT_LE_ADV_OPT_CONNECTABLE) {
   12d90:	07cf      	lsls	r7, r1, #31
	id_addr = &bt_dev.id_addr[adv->id];
   12d92:	7804      	ldrb	r4, [r0, #0]
	if (options & BT_LE_ADV_OPT_CONNECTABLE) {
   12d94:	d531      	bpl.n	12dfa <bt_id_set_adv_own_addr+0x7e>
		if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA) &&
   12d96:	4f25      	ldr	r7, [pc, #148]	; (12e2c <bt_id_set_adv_own_addr+0xb0>)
   12d98:	f1b8 0f00 	cmp.w	r8, #0
   12d9c:	d013      	beq.n	12dc6 <bt_id_set_adv_own_addr+0x4a>
   12d9e:	0688      	lsls	r0, r1, #26
   12da0:	d40a      	bmi.n	12db8 <bt_id_set_adv_own_addr+0x3c>
			 * If Static Random address is used as Identity
			 * address we need to restore it before advertising
			 * is enabled. Otherwise NRPA used for active scan
			 * could be used for advertising.
			 */
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   12da2:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
   12da6:	5cfb      	ldrb	r3, [r7, r3]
   12da8:	2b01      	cmp	r3, #1
   12daa:	d015      	beq.n	12dd8 <bt_id_set_adv_own_addr+0x5c>
				if (err) {
					return err;
				}
			}

			*own_addr_type = id_addr->type;
   12dac:	702b      	strb	r3, [r5, #0]

			if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA)) {
   12dae:	06b2      	lsls	r2, r6, #26
   12db0:	d50f      	bpl.n	12dd2 <bt_id_set_adv_own_addr+0x56>
				*own_addr_type |= BT_HCI_OWN_ADDR_RPA_MASK;
   12db2:	f043 0302 	orr.w	r3, r3, #2
   12db6:	e00b      	b.n	12dd0 <bt_id_set_adv_own_addr+0x54>
		if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA) &&
   12db8:	f897 30d0 	ldrb.w	r3, [r7, #208]	; 0xd0
   12dbc:	0659      	lsls	r1, r3, #25
   12dbe:	d4f0      	bmi.n	12da2 <bt_id_set_adv_own_addr+0x26>
			return -ENOTSUP;
   12dc0:	f06f 0085 	mvn.w	r0, #133	; 0x85
   12dc4:	e006      	b.n	12dd4 <bt_id_set_adv_own_addr+0x58>
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   12dc6:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
   12dca:	5cfb      	ldrb	r3, [r7, r3]
   12dcc:	2b01      	cmp	r3, #1
   12dce:	d003      	beq.n	12dd8 <bt_id_set_adv_own_addr+0x5c>
			*own_addr_type = id_addr->type;
   12dd0:	702b      	strb	r3, [r5, #0]
		if (err) {
			return err;
		}
	}

	return 0;
   12dd2:	2000      	movs	r0, #0
}
   12dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				err = bt_id_set_adv_random_addr(adv, &id_addr->a);
   12dd8:	2107      	movs	r1, #7
   12dda:	fb01 7104 	mla	r1, r1, r4, r7
   12dde:	4610      	mov	r0, r2
   12de0:	3101      	adds	r1, #1
   12de2:	f013 f8f0 	bl	25fc6 <bt_id_set_adv_random_addr>
				if (err) {
   12de6:	2800      	cmp	r0, #0
   12de8:	d1f4      	bne.n	12dd4 <bt_id_set_adv_own_addr+0x58>
			*own_addr_type = id_addr->type;
   12dea:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
   12dee:	5d3b      	ldrb	r3, [r7, r4]
   12df0:	702b      	strb	r3, [r5, #0]
			if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA)) {
   12df2:	f1b8 0f00 	cmp.w	r8, #0
   12df6:	d0ec      	beq.n	12dd2 <bt_id_set_adv_own_addr+0x56>
   12df8:	e7d9      	b.n	12dae <bt_id_set_adv_own_addr+0x32>
		if (options & BT_LE_ADV_OPT_USE_IDENTITY) {
   12dfa:	074b      	lsls	r3, r1, #29
   12dfc:	d50e      	bpl.n	12e1c <bt_id_set_adv_own_addr+0xa0>
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   12dfe:	4e0b      	ldr	r6, [pc, #44]	; (12e2c <bt_id_set_adv_own_addr+0xb0>)
   12e00:	ebc4 07c4 	rsb	r7, r4, r4, lsl #3
   12e04:	5df3      	ldrb	r3, [r6, r7]
   12e06:	2b01      	cmp	r3, #1
   12e08:	d1e2      	bne.n	12dd0 <bt_id_set_adv_own_addr+0x54>
				err = bt_id_set_adv_random_addr(adv, &id_addr->a);
   12e0a:	2107      	movs	r1, #7
   12e0c:	fb11 3104 	smlabb	r1, r1, r4, r3
   12e10:	4431      	add	r1, r6
   12e12:	f013 f8d8 	bl	25fc6 <bt_id_set_adv_random_addr>
			*own_addr_type = id_addr->type;
   12e16:	5df3      	ldrb	r3, [r6, r7]
   12e18:	702b      	strb	r3, [r5, #0]
		if (err) {
   12e1a:	e7db      	b.n	12dd4 <bt_id_set_adv_own_addr+0x58>
			err = bt_id_set_adv_private_addr(adv);
   12e1c:	f013 f8db 	bl	25fd6 <bt_id_set_adv_private_addr>
			*own_addr_type = BT_ADDR_LE_RANDOM;
   12e20:	2301      	movs	r3, #1
   12e22:	e7f9      	b.n	12e18 <bt_id_set_adv_own_addr+0x9c>
		return -EINVAL;
   12e24:	f06f 0015 	mvn.w	r0, #21
   12e28:	e7d4      	b.n	12dd4 <bt_id_set_adv_own_addr+0x58>
   12e2a:	bf00      	nop
   12e2c:	20008000 	.word	0x20008000

00012e30 <bt_id_init>:
}
#endif /* !defined(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY) */
#endif /* defined(CONFIG_BT_SMP) */

int bt_id_init(void)
{
   12e30:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int err;

	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
   12e32:	4e13      	ldr	r6, [pc, #76]	; (12e80 <bt_id_init+0x50>)
   12e34:	79f5      	ldrb	r5, [r6, #7]
   12e36:	b11d      	cbz	r5, 12e40 <bt_id_init+0x10>

#if defined(CONFIG_BT_PRIVACY)
	k_work_init_delayable(&bt_dev.rpa_update, rpa_timeout);
#endif

	return 0;
   12e38:	2400      	movs	r4, #0
}
   12e3a:	4620      	mov	r0, r4
   12e3c:	b004      	add	sp, #16
   12e3e:	bd70      	pop	{r4, r5, r6, pc}
		err = bt_setup_public_id_addr();
   12e40:	f7ff ff08 	bl	12c54 <bt_setup_public_id_addr>
		if (err) {
   12e44:	4604      	mov	r4, r0
   12e46:	b150      	cbz	r0, 12e5e <bt_id_init+0x2e>
			LOG_ERR("Unable to set identity address");
   12e48:	4b0e      	ldr	r3, [pc, #56]	; (12e84 <bt_id_init+0x54>)
			LOG_ERR("Unable to set random address");
   12e4a:	e9cd 5301 	strd	r5, r3, [sp, #4]
   12e4e:	2201      	movs	r2, #1
   12e50:	462b      	mov	r3, r5
   12e52:	4628      	mov	r0, r5
   12e54:	490c      	ldr	r1, [pc, #48]	; (12e88 <bt_id_init+0x58>)
   12e56:	9500      	str	r5, [sp, #0]
   12e58:	f013 f85d 	bl	25f16 <z_log_msg_runtime_create.constprop.0>
			return err;
   12e5c:	e7ed      	b.n	12e3a <bt_id_init+0xa>
	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
   12e5e:	79f5      	ldrb	r5, [r6, #7]
   12e60:	2d00      	cmp	r5, #0
   12e62:	d1e9      	bne.n	12e38 <bt_id_init+0x8>
		err = bt_setup_random_id_addr();
   12e64:	f7ff ff5c 	bl	12d20 <bt_setup_random_id_addr>
		if (err) {
   12e68:	4604      	mov	r4, r0
   12e6a:	2800      	cmp	r0, #0
   12e6c:	d1ec      	bne.n	12e48 <bt_id_init+0x18>
		err = set_random_address(&bt_dev.id_addr[0].a);
   12e6e:	1c70      	adds	r0, r6, #1
   12e70:	f7ff fc1c 	bl	126ac <set_random_address>
		if (err) {
   12e74:	4604      	mov	r4, r0
   12e76:	2800      	cmp	r0, #0
   12e78:	d0de      	beq.n	12e38 <bt_id_init+0x8>
			LOG_ERR("Unable to set random address");
   12e7a:	4b04      	ldr	r3, [pc, #16]	; (12e8c <bt_id_init+0x5c>)
   12e7c:	e7e5      	b.n	12e4a <bt_id_init+0x1a>
   12e7e:	bf00      	nop
   12e80:	20008000 	.word	0x20008000
   12e84:	0002dbf7 	.word	0x0002dbf7
   12e88:	0002a414 	.word	0x0002a414
   12e8c:	0002dc16 	.word	0x0002dc16

00012e90 <hci_set_ad>:
	*data_len = set_data_len;
	return 0;
}

static int hci_set_ad(uint16_t hci_op, const struct bt_ad *ad, size_t ad_len)
{
   12e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e94:	460c      	mov	r4, r1
   12e96:	b087      	sub	sp, #28
	struct bt_hci_cp_le_set_adv_data *set_data;
	struct net_buf *buf;
	int err;

	buf = bt_hci_cmd_create(hci_op, sizeof(*set_data));
   12e98:	2120      	movs	r1, #32
{
   12e9a:	4692      	mov	sl, r2
   12e9c:	9004      	str	r0, [sp, #16]
	buf = bt_hci_cmd_create(hci_op, sizeof(*set_data));
   12e9e:	f7fe fcd5 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   12ea2:	4605      	mov	r5, r0
   12ea4:	2800      	cmp	r0, #0
   12ea6:	d05a      	beq.n	12f5e <hci_set_ad+0xce>
   12ea8:	2120      	movs	r1, #32
   12eaa:	300c      	adds	r0, #12
   12eac:	f006 fa0c 	bl	192c8 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   12eb0:	2220      	movs	r2, #32
   12eb2:	4681      	mov	r9, r0
   12eb4:	2100      	movs	r1, #0
   12eb6:	f016 fb48 	bl	2954a <memset>
	uint8_t set_data_len = 0;
   12eba:	2600      	movs	r6, #0
	}

	set_data = net_buf_add(buf, sizeof(*set_data));
	(void)memset(set_data, 0, sizeof(*set_data));

	err = set_data_add_complete(set_data->data, BT_GAP_ADV_MAX_ADV_DATA_LEN,
   12ebc:	f109 0b01 	add.w	fp, r9, #1
	for (size_t i = 0; i < ad_len; i++) {
   12ec0:	eb04 0aca 	add.w	sl, r4, sl, lsl #3
		for (size_t j = 0; j < ad[i].len; j++) {
   12ec4:	2300      	movs	r3, #0
   12ec6:	f8d4 8000 	ldr.w	r8, [r4]
   12eca:	6862      	ldr	r2, [r4, #4]
   12ecc:	4293      	cmp	r3, r2
   12ece:	d30c      	bcc.n	12eea <hci_set_ad+0x5a>
	for (size_t i = 0; i < ad_len; i++) {
   12ed0:	3408      	adds	r4, #8
   12ed2:	45a2      	cmp	sl, r4
   12ed4:	d1f6      	bne.n	12ec4 <hci_set_ad+0x34>
	if (err) {
		net_buf_unref(buf);
		return err;
	}

	return bt_hci_cmd_send_sync(hci_op, buf, NULL);
   12ed6:	2200      	movs	r2, #0
   12ed8:	4629      	mov	r1, r5
   12eda:	9804      	ldr	r0, [sp, #16]
	*data_len = set_data_len;
   12edc:	f889 6000 	strb.w	r6, [r9]
}
   12ee0:	b007      	add	sp, #28
   12ee2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return bt_hci_cmd_send_sync(hci_op, buf, NULL);
   12ee6:	f7fe bcff 	b.w	118e8 <bt_hci_cmd_send_sync>
			size_t len = data[j].data_len;
   12eea:	f898 2001 	ldrb.w	r2, [r8, #1]
			uint8_t type = data[j].type;
   12eee:	1cb0      	adds	r0, r6, #2
			if ((set_data_len + len + 2) > set_data_len_max) {
   12ef0:	1811      	adds	r1, r2, r0
   12ef2:	291f      	cmp	r1, #31
			uint8_t type = data[j].type;
   12ef4:	f898 c000 	ldrb.w	ip, [r8]
			if ((set_data_len + len + 2) > set_data_len_max) {
   12ef8:	d91a      	bls.n	12f30 <hci_set_ad+0xa0>
				if (!(type == BT_DATA_NAME_COMPLETE &&
   12efa:	f1bc 0f09 	cmp.w	ip, #9
				ssize_t shortened_len = set_data_len_max -
   12efe:	f1c0 021f 	rsb	r2, r0, #31
				if (!(type == BT_DATA_NAME_COMPLETE &&
   12f02:	d101      	bne.n	12f08 <hci_set_ad+0x78>
   12f04:	2a00      	cmp	r2, #0
   12f06:	dc11      	bgt.n	12f2c <hci_set_ad+0x9c>
					LOG_ERR("Too big advertising data");
   12f08:	4b16      	ldr	r3, [pc, #88]	; (12f64 <hci_set_ad+0xd4>)
   12f0a:	2201      	movs	r2, #1
   12f0c:	9302      	str	r3, [sp, #8]
   12f0e:	2300      	movs	r3, #0
   12f10:	4915      	ldr	r1, [pc, #84]	; (12f68 <hci_set_ad+0xd8>)
   12f12:	4618      	mov	r0, r3
   12f14:	e9cd 3300 	strd	r3, r3, [sp]
   12f18:	f013 f8ac 	bl	26074 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   12f1c:	4628      	mov	r0, r5
   12f1e:	f006 f8b1 	bl	19084 <net_buf_unref>
					return -EINVAL;
   12f22:	f06f 0015 	mvn.w	r0, #21
}
   12f26:	b007      	add	sp, #28
   12f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				type = BT_DATA_NAME_SHORTENED;
   12f2c:	f04f 0c08 	mov.w	ip, #8
			set_data[set_data_len++] = len + 1;
   12f30:	b2d7      	uxtb	r7, r2
   12f32:	1c79      	adds	r1, r7, #1
   12f34:	f80b 1006 	strb.w	r1, [fp, r6]
   12f38:	1c71      	adds	r1, r6, #1
			set_data[set_data_len++] = type;
   12f3a:	b2c9      	uxtb	r1, r1
   12f3c:	f80b c001 	strb.w	ip, [fp, r1]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   12f40:	f8d8 1004 	ldr.w	r1, [r8, #4]
   12f44:	fa5b f080 	uxtab	r0, fp, r0
   12f48:	9305      	str	r3, [sp, #20]
			set_data_len += len;
   12f4a:	3702      	adds	r7, #2
   12f4c:	f016 fac3 	bl	294d6 <memcpy>
		for (size_t j = 0; j < ad[i].len; j++) {
   12f50:	9b05      	ldr	r3, [sp, #20]
			set_data_len += len;
   12f52:	4437      	add	r7, r6
   12f54:	b2fe      	uxtb	r6, r7
		for (size_t j = 0; j < ad[i].len; j++) {
   12f56:	3301      	adds	r3, #1
   12f58:	f108 0808 	add.w	r8, r8, #8
   12f5c:	e7b5      	b.n	12eca <hci_set_ad+0x3a>
		return -ENOBUFS;
   12f5e:	f06f 0068 	mvn.w	r0, #104	; 0x68
   12f62:	e7e0      	b.n	12f26 <hci_set_ad+0x96>
   12f64:	0002dc39 	.word	0x0002dc39
   12f68:	0002a3cc 	.word	0x0002a3cc

00012f6c <le_adv_start_add_conn>:
	return channel_map;
}

static int le_adv_start_add_conn(const struct bt_le_ext_adv *adv,
				 struct bt_conn **out_conn)
{
   12f6c:	b570      	push	{r4, r5, r6, lr}
	struct bt_conn *conn;

	bt_dev.adv_conn_id = adv->id;
   12f6e:	4605      	mov	r5, r0
   12f70:	4b16      	ldr	r3, [pc, #88]	; (12fcc <le_adv_start_add_conn+0x60>)
   12f72:	f815 2b09 	ldrb.w	r2, [r5], #9
{
   12f76:	4604      	mov	r4, r0
	bt_dev.adv_conn_id = adv->id;
   12f78:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
{
   12f7c:	460e      	mov	r6, r1
	return memcmp(a, b, sizeof(*a));
   12f7e:	2207      	movs	r2, #7
   12f80:	4628      	mov	r0, r5
   12f82:	4913      	ldr	r1, [pc, #76]	; (12fd0 <le_adv_start_add_conn+0x64>)
   12f84:	f016 fa97 	bl	294b6 <memcmp>
   12f88:	4603      	mov	r3, r0
   12f8a:	7820      	ldrb	r0, [r4, #0]

	if (bt_addr_le_eq(&adv->target_addr, BT_ADDR_LE_ANY)) {
   12f8c:	b96b      	cbnz	r3, 12faa <le_adv_start_add_conn+0x3e>
		/* Undirected advertising */
		conn = bt_conn_add_le(adv->id, BT_ADDR_LE_NONE);
   12f8e:	4911      	ldr	r1, [pc, #68]	; (12fd4 <le_adv_start_add_conn+0x68>)
   12f90:	f001 fa0c 	bl	143ac <bt_conn_add_le>
		if (!conn) {
   12f94:	4604      	mov	r4, r0
   12f96:	b910      	cbnz	r0, 12f9e <le_adv_start_add_conn+0x32>
			return -ENOMEM;
   12f98:	f06f 000b 	mvn.w	r0, #11
	}

	bt_conn_set_state(conn, BT_CONN_CONNECTING_DIR_ADV);
	*out_conn = conn;
	return 0;
}
   12f9c:	bd70      	pop	{r4, r5, r6, pc}
		bt_conn_set_state(conn, BT_CONN_CONNECTING_ADV);
   12f9e:	2104      	movs	r1, #4
   12fa0:	f000 ff8e 	bl	13ec0 <bt_conn_set_state>
		return 0;
   12fa4:	2000      	movs	r0, #0
		*out_conn = conn;
   12fa6:	6034      	str	r4, [r6, #0]
   12fa8:	e7f8      	b.n	12f9c <le_adv_start_add_conn+0x30>
	if (bt_conn_exists_le(adv->id, &adv->target_addr)) {
   12faa:	4629      	mov	r1, r5
   12fac:	f001 fa36 	bl	1441c <bt_conn_exists_le>
   12fb0:	b940      	cbnz	r0, 12fc4 <le_adv_start_add_conn+0x58>
	conn = bt_conn_add_le(adv->id, &adv->target_addr);
   12fb2:	7820      	ldrb	r0, [r4, #0]
   12fb4:	4629      	mov	r1, r5
   12fb6:	f001 f9f9 	bl	143ac <bt_conn_add_le>
	if (!conn) {
   12fba:	4604      	mov	r4, r0
   12fbc:	2800      	cmp	r0, #0
   12fbe:	d0eb      	beq.n	12f98 <le_adv_start_add_conn+0x2c>
	bt_conn_set_state(conn, BT_CONN_CONNECTING_DIR_ADV);
   12fc0:	2105      	movs	r1, #5
   12fc2:	e7ed      	b.n	12fa0 <le_adv_start_add_conn+0x34>
		return -EINVAL;
   12fc4:	f06f 0015 	mvn.w	r0, #21
   12fc8:	e7e8      	b.n	12f9c <le_adv_start_add_conn+0x30>
   12fca:	bf00      	nop
   12fcc:	20008000 	.word	0x20008000
   12fd0:	0002d221 	.word	0x0002d221
   12fd4:	0002d21a 	.word	0x0002d21a

00012fd8 <valid_adv_param>:
{
   12fd8:	b538      	push	{r3, r4, r5, lr}
	if (param->options & BT_LE_ADV_OPT_EXT_ADV) {
   12fda:	6843      	ldr	r3, [r0, #4]
{
   12fdc:	4604      	mov	r4, r0
	if (param->options & BT_LE_ADV_OPT_EXT_ADV) {
   12fde:	0558      	lsls	r0, r3, #21
   12fe0:	d501      	bpl.n	12fe6 <valid_adv_param+0xe>
		return false;
   12fe2:	2000      	movs	r0, #0
}
   12fe4:	bd38      	pop	{r3, r4, r5, pc}
	if (param->peer && !(param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   12fe6:	6922      	ldr	r2, [r4, #16]
   12fe8:	b10a      	cbz	r2, 12fee <valid_adv_param+0x16>
   12fea:	07d9      	lsls	r1, r3, #31
   12fec:	d5f9      	bpl.n	12fe2 <valid_adv_param+0xa>
	if (param->id >= bt_dev.id_count ||
   12fee:	4d19      	ldr	r5, [pc, #100]	; (13054 <valid_adv_param+0x7c>)
   12ff0:	7820      	ldrb	r0, [r4, #0]
   12ff2:	79eb      	ldrb	r3, [r5, #7]
   12ff4:	4283      	cmp	r3, r0
   12ff6:	d9f4      	bls.n	12fe2 <valid_adv_param+0xa>
	    bt_addr_le_eq(&bt_dev.id_addr[param->id], BT_ADDR_LE_ANY)) {
   12ff8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   12ffc:	2207      	movs	r2, #7
   12ffe:	4916      	ldr	r1, [pc, #88]	; (13058 <valid_adv_param+0x80>)
   13000:	4428      	add	r0, r5
   13002:	f016 fa58 	bl	294b6 <memcmp>
	if (param->id >= bt_dev.id_count ||
   13006:	2800      	cmp	r0, #0
   13008:	d0eb      	beq.n	12fe2 <valid_adv_param+0xa>
	if (!(param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   1300a:	6860      	ldr	r0, [r4, #4]
   1300c:	07c2      	lsls	r2, r0, #31
   1300e:	d406      	bmi.n	1301e <valid_adv_param+0x46>
		if (bt_dev.hci_version < BT_HCI_VERSION_5_0 &&
   13010:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
   13014:	2b08      	cmp	r3, #8
   13016:	d802      	bhi.n	1301e <valid_adv_param+0x46>
   13018:	68a3      	ldr	r3, [r4, #8]
   1301a:	2b9f      	cmp	r3, #159	; 0x9f
   1301c:	d9e1      	bls.n	12fe2 <valid_adv_param+0xa>
	if ((param->options & (BT_LE_ADV_OPT_DIR_MODE_LOW_DUTY |
   1301e:	f010 0f30 	tst.w	r0, #48	; 0x30
   13022:	d002      	beq.n	1302a <valid_adv_param+0x52>
			       BT_LE_ADV_OPT_DIR_ADDR_RPA)) &&
   13024:	6923      	ldr	r3, [r4, #16]
   13026:	2b00      	cmp	r3, #0
   13028:	d0db      	beq.n	12fe2 <valid_adv_param+0xa>
	if ((param->options & BT_LE_ADV_OPT_DIR_MODE_LOW_DUTY) ||
   1302a:	06c3      	lsls	r3, r0, #27
   1302c:	d401      	bmi.n	13032 <valid_adv_param+0x5a>
   1302e:	6923      	ldr	r3, [r4, #16]
   13030:	b943      	cbnz	r3, 13044 <valid_adv_param+0x6c>
		if (param->interval_min > param->interval_max ||
   13032:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
   13036:	429a      	cmp	r2, r3
   13038:	d8d3      	bhi.n	12fe2 <valid_adv_param+0xa>
   1303a:	2a1f      	cmp	r2, #31
   1303c:	d9d1      	bls.n	12fe2 <valid_adv_param+0xa>
		    param->interval_min < 0x0020 ||
   1303e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
   13042:	d8ce      	bhi.n	12fe2 <valid_adv_param+0xa>
	    (param->options & BT_LE_ADV_OPT_DISABLE_CHAN_38) &&
   13044:	f400 3060 	and.w	r0, r0, #229376	; 0x38000
	if ((param->options & BT_LE_ADV_OPT_DISABLE_CHAN_37) &&
   13048:	f5b0 3060 	subs.w	r0, r0, #229376	; 0x38000
   1304c:	bf18      	it	ne
   1304e:	2001      	movne	r0, #1
   13050:	e7c8      	b.n	12fe4 <valid_adv_param+0xc>
   13052:	bf00      	nop
   13054:	20008000 	.word	0x20008000
   13058:	0002d221 	.word	0x0002d221

0001305c <bt_le_ext_adv_foreach>:
{
   1305c:	4603      	mov	r3, r0
	func(&bt_dev.adv, data);
   1305e:	4801      	ldr	r0, [pc, #4]	; (13064 <bt_le_ext_adv_foreach+0x8>)
   13060:	4718      	bx	r3
   13062:	bf00      	nop
   13064:	20008018 	.word	0x20008018

00013068 <bt_le_adv_lookup_legacy>:
}
   13068:	4800      	ldr	r0, [pc, #0]	; (1306c <bt_le_adv_lookup_legacy+0x4>)
   1306a:	4770      	bx	lr
   1306c:	20008018 	.word	0x20008018

00013070 <bt_le_adv_start_legacy>:

int bt_le_adv_start_legacy(struct bt_le_ext_adv *adv,
			   const struct bt_le_adv_param *param,
			   const struct bt_data *ad, size_t ad_len,
			   const struct bt_data *sd, size_t sd_len)
{
   13070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13074:	b08d      	sub	sp, #52	; 0x34
   13076:	9305      	str	r3, [sp, #20]
	struct bt_hci_cp_le_set_adv_param set_param;
	struct bt_conn *conn = NULL;
   13078:	2300      	movs	r3, #0
	struct net_buf *buf;
	bool dir_adv = (param->peer != NULL), scannable = false;
   1307a:	f8d1 a010 	ldr.w	sl, [r1, #16]
{
   1307e:	4606      	mov	r6, r0
	bool dir_adv = (param->peer != NULL), scannable = false;
   13080:	ebba 0403 	subs.w	r4, sl, r3
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   13084:	4890      	ldr	r0, [pc, #576]	; (132c8 <bt_le_adv_start_legacy+0x258>)
   13086:	bf18      	it	ne
   13088:	2401      	movne	r4, #1
	struct bt_conn *conn = NULL;
   1308a:	9307      	str	r3, [sp, #28]
   1308c:	f012 ffdd 	bl	2604a <atomic_get>
	enum adv_name_type name_type;

	int err;

	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   13090:	0747      	lsls	r7, r0, #29
{
   13092:	460d      	mov	r5, r1
   13094:	4693      	mov	fp, r2
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   13096:	f140 810d 	bpl.w	132b4 <bt_le_adv_start_legacy+0x244>
		return -EAGAIN;
	}

	if (!valid_adv_param(param)) {
   1309a:	4608      	mov	r0, r1
   1309c:	f7ff ff9c 	bl	12fd8 <valid_adv_param>
   130a0:	b928      	cbnz	r0, 130ae <bt_le_adv_start_legacy+0x3e>
		return -EINVAL;
   130a2:	f06f 0415 	mvn.w	r4, #21

	atomic_set_bit_to(adv->flags, BT_ADV_USE_IDENTITY,
			  param->options & BT_LE_ADV_OPT_USE_IDENTITY);

	return 0;
}
   130a6:	4620      	mov	r0, r4
   130a8:	b00d      	add	sp, #52	; 0x34
   130aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!bt_id_adv_random_addr_check(param)) {
   130ae:	4628      	mov	r0, r5
   130b0:	f012 ffa8 	bl	26004 <bt_id_adv_random_addr_check>
   130b4:	4681      	mov	r9, r0
   130b6:	2800      	cmp	r0, #0
   130b8:	d0f3      	beq.n	130a2 <bt_le_adv_start_legacy+0x32>
	if (atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   130ba:	f106 0810 	add.w	r8, r6, #16
   130be:	4640      	mov	r0, r8
   130c0:	f012 ffc3 	bl	2604a <atomic_get>
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   130c4:	f3c0 13c0 	ubfx	r3, r0, #7, #1
   130c8:	0600      	lsls	r0, r0, #24
   130ca:	f100 80f6 	bmi.w	132ba <bt_le_adv_start_legacy+0x24a>
	(void)memset(&set_param, 0, sizeof(set_param));
   130ce:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
   130d2:	f8cd 302b 	str.w	r3, [sp, #43]	; 0x2b
	set_param.min_interval = sys_cpu_to_le16(param->interval_min);
   130d6:	68ab      	ldr	r3, [r5, #8]
	set_param.channel_map  = get_adv_channel_map(param->options);
   130d8:	6868      	ldr	r0, [r5, #4]
	set_param.min_interval = sys_cpu_to_le16(param->interval_min);
   130da:	f8ad 3020 	strh.w	r3, [sp, #32]
	set_param.max_interval = sys_cpu_to_le16(param->interval_max);
   130de:	68eb      	ldr	r3, [r5, #12]
   130e0:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
	set_param.channel_map  = get_adv_channel_map(param->options);
   130e4:	f012 ffa2 	bl	2602c <get_adv_channel_map>
	if (adv->id != param->id) {
   130e8:	7832      	ldrb	r2, [r6, #0]
   130ea:	782b      	ldrb	r3, [r5, #0]
	set_param.channel_map  = get_adv_channel_map(param->options);
   130ec:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
	if (adv->id != param->id) {
   130f0:	429a      	cmp	r2, r3
   130f2:	d004      	beq.n	130fe <bt_le_adv_start_legacy+0x8e>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   130f4:	f46f 5100 	mvn.w	r1, #8192	; 0x2000
   130f8:	4873      	ldr	r0, [pc, #460]	; (132c8 <bt_le_adv_start_legacy+0x258>)
   130fa:	f012 ffa9 	bl	26050 <atomic_and>
	adv->id = param->id;
   130fe:	782b      	ldrb	r3, [r5, #0]
	bt_dev.adv_conn_id = adv->id;
   13100:	4a72      	ldr	r2, [pc, #456]	; (132cc <bt_le_adv_start_legacy+0x25c>)
	adv->id = param->id;
   13102:	7033      	strb	r3, [r6, #0]
	bt_dev.adv_conn_id = adv->id;
   13104:	f882 3067 	strb.w	r3, [r2, #103]	; 0x67
	err = bt_id_set_adv_own_addr(adv, param->options, dir_adv,
   13108:	4630      	mov	r0, r6
   1310a:	4622      	mov	r2, r4
   1310c:	6869      	ldr	r1, [r5, #4]
   1310e:	f10d 0325 	add.w	r3, sp, #37	; 0x25
   13112:	f7ff fe33 	bl	12d7c <bt_id_set_adv_own_addr>
	if (err) {
   13116:	4604      	mov	r4, r0
   13118:	2800      	cmp	r0, #0
   1311a:	d1c4      	bne.n	130a6 <bt_le_adv_start_legacy+0x36>
		bt_addr_le_copy(&adv->target_addr, param->peer);
   1311c:	f106 0009 	add.w	r0, r6, #9
	if (dir_adv) {
   13120:	f1ba 0f00 	cmp.w	sl, #0
   13124:	d013      	beq.n	1314e <bt_le_adv_start_legacy+0xde>
		bt_addr_le_copy(&adv->target_addr, param->peer);
   13126:	6929      	ldr	r1, [r5, #16]
   13128:	f012 ff9d 	bl	26066 <bt_addr_le_copy>
	name_type = get_adv_name_type_param(param);
   1312c:	4628      	mov	r0, r5
   1312e:	f013 f835 	bl	2619c <get_adv_name_type_param>
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   13132:	686b      	ldr	r3, [r5, #4]
	name_type = get_adv_name_type_param(param);
   13134:	4607      	mov	r7, r0
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   13136:	07d9      	lsls	r1, r3, #31
   13138:	d416      	bmi.n	13168 <bt_le_adv_start_legacy+0xf8>
	} else if ((param->options & BT_LE_ADV_OPT_SCANNABLE) || sd ||
   1313a:	059b      	lsls	r3, r3, #22
   1313c:	d403      	bmi.n	13146 <bt_le_adv_start_legacy+0xd6>
   1313e:	9b16      	ldr	r3, [sp, #88]	; 0x58
   13140:	b90b      	cbnz	r3, 13146 <bt_le_adv_start_legacy+0xd6>
   13142:	2f02      	cmp	r7, #2
   13144:	d159      	bne.n	131fa <bt_le_adv_start_legacy+0x18a>
		set_param.type = BT_HCI_ADV_SCAN_IND;
   13146:	2302      	movs	r3, #2
   13148:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   1314c:	e019      	b.n	13182 <bt_le_adv_start_legacy+0x112>
		bt_addr_le_copy(&adv->target_addr, BT_ADDR_LE_ANY);
   1314e:	4960      	ldr	r1, [pc, #384]	; (132d0 <bt_le_adv_start_legacy+0x260>)
   13150:	f012 ff89 	bl	26066 <bt_addr_le_copy>
	name_type = get_adv_name_type_param(param);
   13154:	4628      	mov	r0, r5
   13156:	f013 f821 	bl	2619c <get_adv_name_type_param>
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   1315a:	686b      	ldr	r3, [r5, #4]
	name_type = get_adv_name_type_param(param);
   1315c:	4607      	mov	r7, r0
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   1315e:	07da      	lsls	r2, r3, #31
   13160:	d5eb      	bpl.n	1313a <bt_le_adv_start_legacy+0xca>
			set_param.type = BT_HCI_ADV_IND;
   13162:	f88d a024 	strb.w	sl, [sp, #36]	; 0x24
   13166:	e00c      	b.n	13182 <bt_le_adv_start_legacy+0x112>
				set_param.type = BT_HCI_ADV_DIRECT_IND_LOW_DUTY;
   13168:	f013 0f10 	tst.w	r3, #16
   1316c:	bf0c      	ite	eq
   1316e:	2301      	moveq	r3, #1
   13170:	2304      	movne	r3, #4
			bt_addr_le_copy(&set_param.direct_addr, param->peer);
   13172:	6929      	ldr	r1, [r5, #16]
   13174:	f10d 0026 	add.w	r0, sp, #38	; 0x26
   13178:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	bool dir_adv = (param->peer != NULL), scannable = false;
   1317c:	46a1      	mov	r9, r4
			bt_addr_le_copy(&set_param.direct_addr, param->peer);
   1317e:	f012 ff72 	bl	26066 <bt_addr_le_copy>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_PARAM, sizeof(set_param));
   13182:	210f      	movs	r1, #15
   13184:	f242 0006 	movw	r0, #8198	; 0x2006
   13188:	f7fe fb60 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   1318c:	4604      	mov	r4, r0
   1318e:	2800      	cmp	r0, #0
   13190:	f000 8096 	beq.w	132c0 <bt_le_adv_start_legacy+0x250>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   13194:	220f      	movs	r2, #15
   13196:	a908      	add	r1, sp, #32
   13198:	300c      	adds	r0, #12
   1319a:	f014 fc24 	bl	279e6 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADV_PARAM, buf, NULL);
   1319e:	4621      	mov	r1, r4
   131a0:	2200      	movs	r2, #0
   131a2:	f242 0006 	movw	r0, #8198	; 0x2006
   131a6:	f7fe fb9f 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   131aa:	4604      	mov	r4, r0
   131ac:	2800      	cmp	r0, #0
   131ae:	f47f af7a 	bne.w	130a6 <bt_le_adv_start_legacy+0x36>
	if (!dir_adv) {
   131b2:	f1ba 0f00 	cmp.w	sl, #0
   131b6:	d026      	beq.n	13206 <bt_le_adv_start_legacy+0x196>
	    (param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   131b8:	686b      	ldr	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   131ba:	07dc      	lsls	r4, r3, #31
   131bc:	d431      	bmi.n	13222 <bt_le_adv_start_legacy+0x1b2>
	return bt_le_adv_set_enable_legacy(adv, enable);
   131be:	4630      	mov	r0, r6
   131c0:	2101      	movs	r1, #1
   131c2:	f012 fffb 	bl	261bc <bt_le_adv_set_enable_legacy>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   131c6:	9e07      	ldr	r6, [sp, #28]
	if (err) {
   131c8:	4604      	mov	r4, r0
   131ca:	2800      	cmp	r0, #0
   131cc:	d06a      	beq.n	132a4 <bt_le_adv_start_legacy+0x234>
		LOG_ERR("Failed to start advertiser");
   131ce:	2500      	movs	r5, #0
   131d0:	4b40      	ldr	r3, [pc, #256]	; (132d4 <bt_le_adv_start_legacy+0x264>)
   131d2:	2201      	movs	r2, #1
   131d4:	9302      	str	r3, [sp, #8]
   131d6:	4628      	mov	r0, r5
   131d8:	462b      	mov	r3, r5
   131da:	e9cd 5500 	strd	r5, r5, [sp]
   131de:	493e      	ldr	r1, [pc, #248]	; (132d8 <bt_le_adv_start_legacy+0x268>)
   131e0:	f012 ff48 	bl	26074 <z_log_msg_runtime_create.constprop.0>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   131e4:	2e00      	cmp	r6, #0
   131e6:	f43f af5e 	beq.w	130a6 <bt_le_adv_start_legacy+0x36>
			bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   131ea:	4630      	mov	r0, r6
   131ec:	4629      	mov	r1, r5
   131ee:	f000 fe67 	bl	13ec0 <bt_conn_set_state>
			bt_conn_unref(conn);
   131f2:	4630      	mov	r0, r6
   131f4:	f000 fe2c 	bl	13e50 <bt_conn_unref>
   131f8:	e755      	b.n	130a6 <bt_le_adv_start_legacy+0x36>
		set_param.type = BT_HCI_ADV_NONCONN_IND;
   131fa:	2303      	movs	r3, #3
	bool dir_adv = (param->peer != NULL), scannable = false;
   131fc:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
		set_param.type = BT_HCI_ADV_NONCONN_IND;
   13200:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   13204:	e7bd      	b.n	13182 <bt_le_adv_start_legacy+0x112>
		err = le_adv_update(adv, ad, ad_len, sd, sd_len, false,
   13206:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   13208:	4659      	mov	r1, fp
   1320a:	9300      	str	r3, [sp, #0]
   1320c:	4630      	mov	r0, r6
   1320e:	e9cd 9701 	strd	r9, r7, [sp, #4]
   13212:	9b16      	ldr	r3, [sp, #88]	; 0x58
   13214:	9a05      	ldr	r2, [sp, #20]
   13216:	f012 ff4f 	bl	260b8 <le_adv_update.constprop.0>
		if (err) {
   1321a:	4604      	mov	r4, r0
   1321c:	2800      	cmp	r0, #0
   1321e:	d0cb      	beq.n	131b8 <bt_le_adv_start_legacy+0x148>
   13220:	e741      	b.n	130a6 <bt_le_adv_start_legacy+0x36>
		err = le_adv_start_add_conn(adv, &conn);
   13222:	4630      	mov	r0, r6
   13224:	a907      	add	r1, sp, #28
   13226:	f7ff fea1 	bl	12f6c <le_adv_start_add_conn>
		if (err) {
   1322a:	4604      	mov	r4, r0
   1322c:	2800      	cmp	r0, #0
   1322e:	d0c6      	beq.n	131be <bt_le_adv_start_legacy+0x14e>
			if (err == -ENOMEM && !dir_adv &&
   13230:	f110 0f0c 	cmn.w	r0, #12
   13234:	f47f af37 	bne.w	130a6 <bt_le_adv_start_legacy+0x36>
   13238:	f1ba 0f00 	cmp.w	sl, #0
   1323c:	f47f af33 	bne.w	130a6 <bt_le_adv_start_legacy+0x36>
			    !(param->options & BT_LE_ADV_OPT_ONE_TIME)) {
   13240:	686b      	ldr	r3, [r5, #4]
			if (err == -ENOMEM && !dir_adv &&
   13242:	0798      	lsls	r0, r3, #30
   13244:	f53f af2f 	bmi.w	130a6 <bt_le_adv_start_legacy+0x36>
	atomic_set_bit_to(adv->flags, BT_ADV_PERSIST, !dir_adv &&
   13248:	686c      	ldr	r4, [r5, #4]
   1324a:	f084 0402 	eor.w	r4, r4, #2
   1324e:	f3c4 0440 	ubfx	r4, r4, #1, #1
   13252:	f004 0201 	and.w	r2, r4, #1
   13256:	210e      	movs	r1, #14
   13258:	4640      	mov	r0, r8
   1325a:	f012 ff1a 	bl	26092 <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_INCLUDE_NAME_AD,
   1325e:	1e7b      	subs	r3, r7, #1
   13260:	425a      	negs	r2, r3
   13262:	415a      	adcs	r2, r3
   13264:	2108      	movs	r1, #8
   13266:	4640      	mov	r0, r8
   13268:	f012 ff13 	bl	26092 <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_INCLUDE_NAME_SD,
   1326c:	1eb9      	subs	r1, r7, #2
   1326e:	424a      	negs	r2, r1
   13270:	414a      	adcs	r2, r1
   13272:	4640      	mov	r0, r8
   13274:	2109      	movs	r1, #9
   13276:	f012 ff0c 	bl	26092 <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_CONNECTABLE,
   1327a:	686a      	ldr	r2, [r5, #4]
   1327c:	210a      	movs	r1, #10
   1327e:	4640      	mov	r0, r8
   13280:	f002 0201 	and.w	r2, r2, #1
   13284:	f012 ff05 	bl	26092 <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_SCANNABLE, scannable);
   13288:	464a      	mov	r2, r9
   1328a:	210b      	movs	r1, #11
   1328c:	4640      	mov	r0, r8
   1328e:	f012 ff00 	bl	26092 <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_USE_IDENTITY,
   13292:	686a      	ldr	r2, [r5, #4]
   13294:	210d      	movs	r1, #13
   13296:	4640      	mov	r0, r8
   13298:	f3c2 0280 	ubfx	r2, r2, #2, #1
   1329c:	f012 fef9 	bl	26092 <atomic_set_bit_to>
	return 0;
   132a0:	2400      	movs	r4, #0
   132a2:	e700      	b.n	130a6 <bt_le_adv_start_legacy+0x36>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   132a4:	b116      	cbz	r6, 132ac <bt_le_adv_start_legacy+0x23c>
		bt_conn_unref(conn);
   132a6:	4630      	mov	r0, r6
   132a8:	f000 fdd2 	bl	13e50 <bt_conn_unref>
	atomic_set_bit_to(adv->flags, BT_ADV_PERSIST, !dir_adv &&
   132ac:	f1ba 0f00 	cmp.w	sl, #0
   132b0:	d1cf      	bne.n	13252 <bt_le_adv_start_legacy+0x1e2>
   132b2:	e7c9      	b.n	13248 <bt_le_adv_start_legacy+0x1d8>
		return -EAGAIN;
   132b4:	f06f 040a 	mvn.w	r4, #10
   132b8:	e6f5      	b.n	130a6 <bt_le_adv_start_legacy+0x36>
		return -EALREADY;
   132ba:	f06f 0477 	mvn.w	r4, #119	; 0x77
   132be:	e6f2      	b.n	130a6 <bt_le_adv_start_legacy+0x36>
		return -ENOBUFS;
   132c0:	f06f 0468 	mvn.w	r4, #104	; 0x68
   132c4:	e6ef      	b.n	130a6 <bt_le_adv_start_legacy+0x36>
   132c6:	bf00      	nop
   132c8:	200080cc 	.word	0x200080cc
   132cc:	20008000 	.word	0x20008000
   132d0:	0002d221 	.word	0x0002d221
   132d4:	0002dc52 	.word	0x0002dc52
   132d8:	0002a3cc 	.word	0x0002a3cc

000132dc <bt_le_adv_start>:
}

int bt_le_adv_start(const struct bt_le_adv_param *param,
		    const struct bt_data *ad, size_t ad_len,
		    const struct bt_data *sd, size_t sd_len)
{
   132dc:	b573      	push	{r0, r1, r4, r5, r6, lr}
   132de:	4615      	mov	r5, r2

	if (IS_ENABLED(CONFIG_BT_EXT_ADV) &&
	    BT_DEV_FEAT_LE_EXT_ADV(bt_dev.le.features)) {
		err = bt_le_adv_start_ext(adv, param, ad, ad_len, sd, sd_len);
	} else {
		err = bt_le_adv_start_legacy(adv, param, ad, ad_len, sd, sd_len);
   132e0:	9a06      	ldr	r2, [sp, #24]
{
   132e2:	460c      	mov	r4, r1
		err = bt_le_adv_start_legacy(adv, param, ad, ad_len, sd, sd_len);
   132e4:	e9cd 3200 	strd	r3, r2, [sp]
   132e8:	462b      	mov	r3, r5
   132ea:	460a      	mov	r2, r1
   132ec:	4601      	mov	r1, r0
   132ee:	4811      	ldr	r0, [pc, #68]	; (13334 <bt_le_adv_start+0x58>)
   132f0:	f7ff febe 	bl	13070 <bt_le_adv_start_legacy>
   132f4:	4621      	mov	r1, r4
   132f6:	4606      	mov	r6, r0
	for (i = 0; i < ad_len; i++) {
   132f8:	2300      	movs	r3, #0
		if (ad[i].type == BT_DATA_FLAGS &&
   132fa:	f240 1001 	movw	r0, #257	; 0x101
	for (i = 0; i < ad_len; i++) {
   132fe:	429d      	cmp	r5, r3
   13300:	d102      	bne.n	13308 <bt_le_adv_start+0x2c>
		k_work_reschedule(&adv->lim_adv_timeout_work,
				  K_SECONDS(CONFIG_BT_LIM_ADV_TIMEOUT));
	}

	return err;
}
   13302:	4630      	mov	r0, r6
   13304:	b002      	add	sp, #8
   13306:	bd70      	pop	{r4, r5, r6, pc}
		if (ad[i].type == BT_DATA_FLAGS &&
   13308:	880a      	ldrh	r2, [r1, #0]
   1330a:	4282      	cmp	r2, r0
   1330c:	d104      	bne.n	13318 <bt_le_adv_start+0x3c>
		    ad[i].data != NULL) {
   1330e:	684a      	ldr	r2, [r1, #4]
		    ad[i].data_len == sizeof(uint8_t) &&
   13310:	b112      	cbz	r2, 13318 <bt_le_adv_start+0x3c>
			if (ad[i].data[0] & BT_LE_AD_LIMITED) {
   13312:	7812      	ldrb	r2, [r2, #0]
   13314:	07d2      	lsls	r2, r2, #31
   13316:	d402      	bmi.n	1331e <bt_le_adv_start+0x42>
	for (i = 0; i < ad_len; i++) {
   13318:	3301      	adds	r3, #1
   1331a:	3108      	adds	r1, #8
   1331c:	e7ef      	b.n	132fe <bt_le_adv_start+0x22>
		k_work_init_delayable(&adv->lim_adv_timeout_work, adv_timeout);
   1331e:	4906      	ldr	r1, [pc, #24]	; (13338 <bt_le_adv_start+0x5c>)
   13320:	4806      	ldr	r0, [pc, #24]	; (1333c <bt_le_adv_start+0x60>)
   13322:	f00d f891 	bl	20448 <k_work_init_delayable>
		k_work_reschedule(&adv->lim_adv_timeout_work,
   13326:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   1332a:	2300      	movs	r3, #0
   1332c:	4803      	ldr	r0, [pc, #12]	; (1333c <bt_le_adv_start+0x60>)
   1332e:	f00d f9a7 	bl	20680 <k_work_reschedule>
   13332:	e7e6      	b.n	13302 <bt_le_adv_start+0x26>
   13334:	20008018 	.word	0x20008018
   13338:	000133c5 	.word	0x000133c5
   1333c:	20008030 	.word	0x20008030

00013340 <bt_le_adv_stop>:

int bt_le_adv_stop(void)
{
   13340:	b510      	push	{r4, lr}
	if (!adv) {
		LOG_ERR("No valid legacy adv");
		return 0;
	}

	(void)bt_le_lim_adv_cancel_timeout(adv);
   13342:	481a      	ldr	r0, [pc, #104]	; (133ac <bt_le_adv_stop+0x6c>)
   13344:	f012 ff61 	bl	2620a <bt_le_lim_adv_cancel_timeout>
   13348:	f46f 4180 	mvn.w	r1, #16384	; 0x4000
   1334c:	4818      	ldr	r0, [pc, #96]	; (133b0 <bt_le_adv_stop+0x70>)
   1334e:	f012 fe7f 	bl	26050 <atomic_and>
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   13352:	4817      	ldr	r0, [pc, #92]	; (133b0 <bt_le_adv_stop+0x70>)
   13354:	f012 fe79 	bl	2604a <atomic_get>
   13358:	4603      	mov	r3, r0
	/* Make sure advertising is not re-enabled later even if it's not
	 * currently enabled (i.e. BT_DEV_ADVERTISING is not set).
	 */
	atomic_clear_bit(adv->flags, BT_ADV_PERSIST);

	if (!atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   1335a:	061a      	lsls	r2, r3, #24
   1335c:	f3c0 10c0 	ubfx	r0, r0, #7, #1
   13360:	d523      	bpl.n	133aa <bt_le_adv_stop+0x6a>
   13362:	4813      	ldr	r0, [pc, #76]	; (133b0 <bt_le_adv_stop+0x70>)
   13364:	f012 fe71 	bl	2604a <atomic_get>
		 */
		bt_le_adv_delete_legacy();
		return 0;
	}

	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   13368:	0543      	lsls	r3, r0, #21
   1336a:	d514      	bpl.n	13396 <bt_le_adv_stop+0x56>
   1336c:	2207      	movs	r2, #7
   1336e:	4911      	ldr	r1, [pc, #68]	; (133b4 <bt_le_adv_stop+0x74>)
   13370:	4811      	ldr	r0, [pc, #68]	; (133b8 <bt_le_adv_stop+0x78>)
   13372:	f016 f8a0 	bl	294b6 <memcmp>
   13376:	4b11      	ldr	r3, [pc, #68]	; (133bc <bt_le_adv_stop+0x7c>)
	if (bt_addr_le_eq(&adv->target_addr, BT_ADDR_LE_ANY)) {
   13378:	b998      	cbnz	r0, 133a2 <bt_le_adv_stop+0x62>
		conn = bt_conn_lookup_state_le(adv->id, BT_ADDR_LE_NONE,
   1337a:	2204      	movs	r2, #4
   1337c:	4910      	ldr	r1, [pc, #64]	; (133c0 <bt_le_adv_stop+0x80>)
		conn = bt_conn_lookup_state_le(adv->id, &adv->target_addr,
   1337e:	7e18      	ldrb	r0, [r3, #24]
   13380:	f001 f872 	bl	14468 <bt_conn_lookup_state_le>
   13384:	4604      	mov	r4, r0
	if (conn) {
   13386:	b130      	cbz	r0, 13396 <bt_le_adv_stop+0x56>
		conn->err = status;
   13388:	2100      	movs	r1, #0
   1338a:	7301      	strb	r1, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   1338c:	f000 fd98 	bl	13ec0 <bt_conn_set_state>
		bt_conn_unref(conn);
   13390:	4620      	mov	r0, r4
   13392:	f000 fd5d 	bl	13e50 <bt_conn_unref>
		}
	}
#endif /* defined(CONFIG_BT_OBSERVER) */

	return 0;
}
   13396:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		err = bt_le_adv_set_enable_legacy(adv, false);
   1339a:	2100      	movs	r1, #0
   1339c:	4803      	ldr	r0, [pc, #12]	; (133ac <bt_le_adv_stop+0x6c>)
   1339e:	f012 bf0d 	b.w	261bc <bt_le_adv_set_enable_legacy>
		conn = bt_conn_lookup_state_le(adv->id, &adv->target_addr,
   133a2:	2205      	movs	r2, #5
   133a4:	f103 0121 	add.w	r1, r3, #33	; 0x21
   133a8:	e7e9      	b.n	1337e <bt_le_adv_stop+0x3e>
}
   133aa:	bd10      	pop	{r4, pc}
   133ac:	20008018 	.word	0x20008018
   133b0:	20008028 	.word	0x20008028
   133b4:	0002d221 	.word	0x0002d221
   133b8:	20008021 	.word	0x20008021
   133bc:	20008000 	.word	0x20008000
   133c0:	0002d21a 	.word	0x0002d21a

000133c4 <adv_timeout>:
}
#endif /* defined(CONFIG_BT_EXT_ADV) */


static void adv_timeout(struct k_work *work)
{
   133c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		err = bt_le_adv_stop();
	} else {
		err = bt_le_ext_adv_stop(adv);
	}
#else
	err = bt_le_adv_stop();
   133c6:	f7ff ffbb 	bl	13340 <bt_le_adv_stop>
#endif
	LOG_WRN("Failed to stop advertising: %d", err);
   133ca:	4b07      	ldr	r3, [pc, #28]	; (133e8 <adv_timeout+0x24>)
   133cc:	9003      	str	r0, [sp, #12]
   133ce:	9302      	str	r3, [sp, #8]
   133d0:	2300      	movs	r3, #0
   133d2:	2202      	movs	r2, #2
   133d4:	4618      	mov	r0, r3
   133d6:	e9cd 3300 	strd	r3, r3, [sp]
   133da:	4904      	ldr	r1, [pc, #16]	; (133ec <adv_timeout+0x28>)
   133dc:	f012 fe4a 	bl	26074 <z_log_msg_runtime_create.constprop.0>
}
   133e0:	b005      	add	sp, #20
   133e2:	f85d fb04 	ldr.w	pc, [sp], #4
   133e6:	bf00      	nop
   133e8:	0002dc6d 	.word	0x0002dc6d
   133ec:	0002a3cc 	.word	0x0002a3cc

000133f0 <bt_le_adv_resume>:
{
   133f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   133f2:	4c1e      	ldr	r4, [pc, #120]	; (1346c <bt_le_adv_resume+0x7c>)
   133f4:	4620      	mov	r0, r4
   133f6:	f012 fe28 	bl	2604a <atomic_get>
	if (!(atomic_test_bit(adv->flags, BT_ADV_PERSIST) &&
   133fa:	0440      	lsls	r0, r0, #17
   133fc:	d534      	bpl.n	13468 <bt_le_adv_resume+0x78>
   133fe:	4620      	mov	r0, r4
   13400:	f012 fe23 	bl	2604a <atomic_get>
   13404:	0601      	lsls	r1, r0, #24
   13406:	d42f      	bmi.n	13468 <bt_le_adv_resume+0x78>
   13408:	4620      	mov	r0, r4
   1340a:	f012 fe1e 	bl	2604a <atomic_get>
	if (!atomic_test_bit(adv->flags, BT_ADV_CONNECTABLE)) {
   1340e:	0542      	lsls	r2, r0, #21
   13410:	d52a      	bpl.n	13468 <bt_le_adv_resume+0x78>
	err = le_adv_start_add_conn(adv, &conn);
   13412:	a901      	add	r1, sp, #4
   13414:	f1a4 0010 	sub.w	r0, r4, #16
   13418:	f7ff fda8 	bl	12f6c <le_adv_start_add_conn>
	if (err) {
   1341c:	4605      	mov	r5, r0
   1341e:	bb18      	cbnz	r0, 13468 <bt_le_adv_resume+0x78>
	return bt_le_adv_set_enable_legacy(adv, enable);
   13420:	2101      	movs	r1, #1
   13422:	f1a4 0010 	sub.w	r0, r4, #16
   13426:	f012 fec9 	bl	261bc <bt_le_adv_set_enable_legacy>
	bt_conn_unref(conn);
   1342a:	9e01      	ldr	r6, [sp, #4]
	if (err) {
   1342c:	b928      	cbnz	r0, 1343a <bt_le_adv_resume+0x4a>
	bt_conn_unref(conn);
   1342e:	4630      	mov	r0, r6
}
   13430:	b002      	add	sp, #8
   13432:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   13436:	f000 bd0b 	b.w	13e50 <bt_conn_unref>
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   1343a:	4629      	mov	r1, r5
   1343c:	4630      	mov	r0, r6
   1343e:	f000 fd3f 	bl	13ec0 <bt_conn_set_state>
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   13442:	f46f 4180 	mvn.w	r1, #16384	; 0x4000
   13446:	4620      	mov	r0, r4
   13448:	f012 fe02 	bl	26050 <atomic_and>
   1344c:	4605      	mov	r5, r0
	bt_conn_unref(conn);
   1344e:	4630      	mov	r0, r6
   13450:	f000 fcfe 	bl	13e50 <bt_conn_unref>
	if (persist_paused) {
   13454:	046b      	lsls	r3, r5, #17
   13456:	d507      	bpl.n	13468 <bt_le_adv_resume+0x78>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   13458:	e8d4 3fef 	ldaex	r3, [r4]
   1345c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   13460:	e8c4 3fe2 	stlex	r2, r3, [r4]
   13464:	2a00      	cmp	r2, #0
   13466:	d1f7      	bne.n	13458 <bt_le_adv_resume+0x68>
}
   13468:	b002      	add	sp, #8
   1346a:	bd70      	pop	{r4, r5, r6, pc}
   1346c:	20008028 	.word	0x20008028

00013470 <prng_reseed.constprop.0>:
#include <zephyr/logging/log.h>
LOG_MODULE_REGISTER(bt_host_crypto);

static struct tc_hmac_prng_struct prng;

static int prng_reseed(struct tc_hmac_prng_struct *h)
   13470:	b530      	push	{r4, r5, lr}
   13472:	b08f      	sub	sp, #60	; 0x3c
{
	uint8_t seed[32];
	int64_t extra;
	int ret;

	ret = bt_hci_le_rand(seed, sizeof(seed));
   13474:	2120      	movs	r1, #32
   13476:	a806      	add	r0, sp, #24
   13478:	f7fe fad4 	bl	11a24 <bt_hci_le_rand>
	if (ret) {
   1347c:	4604      	mov	r4, r0
   1347e:	bb08      	cbnz	r0, 134c4 <prng_reseed.constprop.0+0x54>
	return z_impl_k_uptime_ticks();
   13480:	f015 ff1e 	bl	292c0 <z_impl_k_uptime_ticks>
			return ((t * to_hz + off) / from_hz);
   13484:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
   13488:	fba0 2305 	umull	r2, r3, r0, r5
   1348c:	fb05 3101 	mla	r1, r5, r1, r3
		return ret;
	}

	extra = k_uptime_get();

	ret = tc_hmac_prng_reseed(h, seed, sizeof(seed), (uint8_t *)&extra,
   13490:	2308      	movs	r3, #8
   13492:	0bd2      	lsrs	r2, r2, #15
   13494:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
   13498:	0bc9      	lsrs	r1, r1, #15
	extra = k_uptime_get();
   1349a:	e9cd 2104 	strd	r2, r1, [sp, #16]
	ret = tc_hmac_prng_reseed(h, seed, sizeof(seed), (uint8_t *)&extra,
   1349e:	9300      	str	r3, [sp, #0]
   134a0:	2220      	movs	r2, #32
   134a2:	480a      	ldr	r0, [pc, #40]	; (134cc <prng_reseed.constprop.0+0x5c>)
   134a4:	ab04      	add	r3, sp, #16
   134a6:	a906      	add	r1, sp, #24
   134a8:	f012 fa7d 	bl	259a6 <tc_hmac_prng_reseed>
				  sizeof(extra));
	if (ret == TC_CRYPTO_FAIL) {
   134ac:	b950      	cbnz	r0, 134c4 <prng_reseed.constprop.0+0x54>
		LOG_ERR("Failed to re-seed PRNG");
   134ae:	4b08      	ldr	r3, [pc, #32]	; (134d0 <prng_reseed.constprop.0+0x60>)
   134b0:	9400      	str	r4, [sp, #0]
   134b2:	e9cd 4301 	strd	r4, r3, [sp, #4]
   134b6:	2201      	movs	r2, #1
   134b8:	4623      	mov	r3, r4
   134ba:	4906      	ldr	r1, [pc, #24]	; (134d4 <prng_reseed.constprop.0+0x64>)
   134bc:	f012 fea8 	bl	26210 <z_log_msg_runtime_create.constprop.0>
   134c0:	f06f 0404 	mvn.w	r4, #4
		return -EIO;
	}

	return 0;
}
   134c4:	4620      	mov	r0, r4
   134c6:	b00f      	add	sp, #60	; 0x3c
   134c8:	bd30      	pop	{r4, r5, pc}
   134ca:	bf00      	nop
   134cc:	200096c0 	.word	0x200096c0
   134d0:	0002dc93 	.word	0x0002dc93
   134d4:	0002a40c 	.word	0x0002a40c

000134d8 <sys_memcpy_swap.constprop.0>:
static inline void sys_memcpy_swap(void *dst, const void *src, size_t length)
{
	uint8_t *pdst = (uint8_t *)dst;
	const uint8_t *psrc = (const uint8_t *)src;

	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   134d8:	4288      	cmp	r0, r1
static inline void sys_memcpy_swap(void *dst, const void *src, size_t length)
   134da:	b508      	push	{r3, lr}
   134dc:	f101 0310 	add.w	r3, r1, #16
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   134e0:	d910      	bls.n	13504 <sys_memcpy_swap.constprop.0+0x2c>
   134e2:	4298      	cmp	r0, r3
   134e4:	d213      	bcs.n	1350e <sys_memcpy_swap.constprop.0+0x36>
   134e6:	490e      	ldr	r1, [pc, #56]	; (13520 <sys_memcpy_swap.constprop.0+0x48>)
   134e8:	f240 2315 	movw	r3, #533	; 0x215
   134ec:	4a0d      	ldr	r2, [pc, #52]	; (13524 <sys_memcpy_swap.constprop.0+0x4c>)
   134ee:	480e      	ldr	r0, [pc, #56]	; (13528 <sys_memcpy_swap.constprop.0+0x50>)
   134f0:	f011 fa8b 	bl	24a0a <assert_print>
   134f4:	480d      	ldr	r0, [pc, #52]	; (1352c <sys_memcpy_swap.constprop.0+0x54>)
   134f6:	f011 fa88 	bl	24a0a <assert_print>
   134fa:	f240 2115 	movw	r1, #533	; 0x215
   134fe:	4809      	ldr	r0, [pc, #36]	; (13524 <sys_memcpy_swap.constprop.0+0x4c>)
   13500:	f011 fa7c 	bl	249fc <assert_post_action>
   13504:	d0ef      	beq.n	134e6 <sys_memcpy_swap.constprop.0+0xe>
   13506:	f100 0210 	add.w	r2, r0, #16
   1350a:	4291      	cmp	r1, r2
   1350c:	e7ea      	b.n	134e4 <sys_memcpy_swap.constprop.0+0xc>
		  (psrc > pdst && (pdst + length) <= psrc)),
		 "Source and destination buffers must not overlap");

	psrc += length - 1;

	for (; length > 0; length--) {
   1350e:	3801      	subs	r0, #1
		*pdst++ = *psrc--;
   13510:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
	for (; length > 0; length--) {
   13514:	428b      	cmp	r3, r1
		*pdst++ = *psrc--;
   13516:	f800 2f01 	strb.w	r2, [r0, #1]!
	for (; length > 0; length--) {
   1351a:	d1f9      	bne.n	13510 <sys_memcpy_swap.constprop.0+0x38>
	}
}
   1351c:	bd08      	pop	{r3, pc}
   1351e:	bf00      	nop
   13520:	0002dcdc 	.word	0x0002dcdc
   13524:	0002dcaa 	.word	0x0002dcaa
   13528:	0002b3a9 	.word	0x0002b3a9
   1352c:	0002dd33 	.word	0x0002dd33

00013530 <prng_init>:

int prng_init(void)
{
   13530:	b510      	push	{r4, lr}
   13532:	b086      	sub	sp, #24
	uint8_t perso[8];
	int ret;

	ret = bt_hci_le_rand(perso, sizeof(perso));
   13534:	2108      	movs	r1, #8
   13536:	a804      	add	r0, sp, #16
   13538:	f7fe fa74 	bl	11a24 <bt_hci_le_rand>
	if (ret) {
   1353c:	4604      	mov	r4, r0
   1353e:	b980      	cbnz	r0, 13562 <prng_init+0x32>
		return ret;
	}

	ret = tc_hmac_prng_init(&prng, perso, sizeof(perso));
   13540:	2208      	movs	r2, #8
   13542:	480b      	ldr	r0, [pc, #44]	; (13570 <prng_init+0x40>)
   13544:	a904      	add	r1, sp, #16
   13546:	f012 fa0e 	bl	25966 <tc_hmac_prng_init>
	if (ret == TC_CRYPTO_FAIL) {
   1354a:	b968      	cbnz	r0, 13568 <prng_init+0x38>
		LOG_ERR("Failed to initialize PRNG");
   1354c:	4b09      	ldr	r3, [pc, #36]	; (13574 <prng_init+0x44>)
   1354e:	9400      	str	r4, [sp, #0]
   13550:	e9cd 4301 	strd	r4, r3, [sp, #4]
   13554:	2201      	movs	r2, #1
   13556:	4623      	mov	r3, r4
   13558:	4907      	ldr	r1, [pc, #28]	; (13578 <prng_init+0x48>)
   1355a:	f012 fe59 	bl	26210 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1355e:	f06f 0404 	mvn.w	r4, #4
	}

	/* re-seed is needed after init */
	return prng_reseed(&prng);
}
   13562:	4620      	mov	r0, r4
   13564:	b006      	add	sp, #24
   13566:	bd10      	pop	{r4, pc}
	return prng_reseed(&prng);
   13568:	f7ff ff82 	bl	13470 <prng_reseed.constprop.0>
   1356c:	4604      	mov	r4, r0
   1356e:	e7f8      	b.n	13562 <prng_init+0x32>
   13570:	200096c0 	.word	0x200096c0
   13574:	0002dd65 	.word	0x0002dd65
   13578:	0002a40c 	.word	0x0002a40c

0001357c <bt_rand>:

#if defined(CONFIG_BT_HOST_CRYPTO_PRNG)
int bt_rand(void *buf, size_t len)
{
   1357c:	b538      	push	{r3, r4, r5, lr}
   1357e:	460d      	mov	r5, r1
	int ret;

	CHECKIF(buf == NULL || len == 0) {
   13580:	4604      	mov	r4, r0
   13582:	b198      	cbz	r0, 135ac <bt_rand+0x30>
   13584:	b191      	cbz	r1, 135ac <bt_rand+0x30>
		return -EINVAL;
	}

	ret = tc_hmac_prng_generate(buf, len, &prng);
   13586:	4a0b      	ldr	r2, [pc, #44]	; (135b4 <bt_rand+0x38>)
   13588:	f012 fa26 	bl	259d8 <tc_hmac_prng_generate>
	if (ret == TC_HMAC_PRNG_RESEED_REQ) {
   1358c:	1c43      	adds	r3, r0, #1
   1358e:	d107      	bne.n	135a0 <bt_rand+0x24>
		ret = prng_reseed(&prng);
   13590:	f7ff ff6e 	bl	13470 <prng_reseed.constprop.0>
		if (ret) {
   13594:	b948      	cbnz	r0, 135aa <bt_rand+0x2e>
			return ret;
		}

		ret = tc_hmac_prng_generate(buf, len, &prng);
   13596:	4629      	mov	r1, r5
   13598:	4620      	mov	r0, r4
   1359a:	4a06      	ldr	r2, [pc, #24]	; (135b4 <bt_rand+0x38>)
   1359c:	f012 fa1c 	bl	259d8 <tc_hmac_prng_generate>

	if (ret == TC_CRYPTO_SUCCESS) {
		return 0;
	}

	return -EIO;
   135a0:	2801      	cmp	r0, #1
   135a2:	bf0c      	ite	eq
   135a4:	2000      	moveq	r0, #0
   135a6:	f06f 0004 	mvnne.w	r0, #4
}
   135aa:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   135ac:	f06f 0015 	mvn.w	r0, #21
   135b0:	e7fb      	b.n	135aa <bt_rand+0x2e>
   135b2:	bf00      	nop
   135b4:	200096c0 	.word	0x200096c0

000135b8 <bt_pub_key_is_debug>:
	0x6d, 0xeb, 0x2a, 0x65, 0x49, 0x9c, 0x80, 0xdc
};

bool bt_pub_key_is_debug(uint8_t *pub_key)
{
	return memcmp(pub_key, debug_public_key, BT_PUB_KEY_LEN) == 0;
   135b8:	2240      	movs	r2, #64	; 0x40
{
   135ba:	b508      	push	{r3, lr}
	return memcmp(pub_key, debug_public_key, BT_PUB_KEY_LEN) == 0;
   135bc:	4903      	ldr	r1, [pc, #12]	; (135cc <bt_pub_key_is_debug+0x14>)
   135be:	f015 ff7a 	bl	294b6 <memcmp>
}
   135c2:	fab0 f080 	clz	r0, r0
   135c6:	0940      	lsrs	r0, r0, #5
   135c8:	bd08      	pop	{r3, pc}
   135ca:	bf00      	nop
   135cc:	0002de15 	.word	0x0002de15

000135d0 <bt_pub_key_gen>:

int bt_pub_key_gen(struct bt_pub_key_cb *new_cb)
{
   135d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * We check for both "LE Read Local P-256 Public Key" and
	 * "LE Generate DH Key" support here since both commands are needed for
	 * ECC support. If "LE Generate DH Key" is not supported then there
	 * is no point in reading local public key.
	 */
	if (!BT_CMD_TEST(bt_dev.supported_commands, 34, 1) ||
   135d2:	4b3c      	ldr	r3, [pc, #240]	; (136c4 <bt_pub_key_gen+0xf4>)
{
   135d4:	b085      	sub	sp, #20
	if (!BT_CMD_TEST(bt_dev.supported_commands, 34, 1) ||
   135d6:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
   135da:	f003 0306 	and.w	r3, r3, #6
   135de:	2b06      	cmp	r3, #6
   135e0:	d00e      	beq.n	13600 <bt_pub_key_gen+0x30>
	    !BT_CMD_TEST(bt_dev.supported_commands, 34, 2)) {
		LOG_WRN("ECC HCI commands not available");
   135e2:	4b39      	ldr	r3, [pc, #228]	; (136c8 <bt_pub_key_gen+0xf8>)
   135e4:	2202      	movs	r2, #2
   135e6:	9302      	str	r3, [sp, #8]
   135e8:	2300      	movs	r3, #0
   135ea:	4938      	ldr	r1, [pc, #224]	; (136cc <bt_pub_key_gen+0xfc>)
   135ec:	4618      	mov	r0, r3
   135ee:	e9cd 3300 	strd	r3, r3, [sp]
   135f2:	f012 fe49 	bl	26288 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
   135f6:	f06f 0585 	mvn.w	r5, #133	; 0x85
		sys_slist_init(&pub_key_cb_slist);
		return err;
	}

	return 0;
}
   135fa:	4628      	mov	r0, r5
   135fc:	b005      	add	sp, #20
   135fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!new_cb) {
   13600:	2800      	cmp	r0, #0
   13602:	d05b      	beq.n	136bc <bt_pub_key_gen+0xec>
	return list->head;
   13604:	4e32      	ldr	r6, [pc, #200]	; (136d0 <bt_pub_key_gen+0x100>)
   13606:	6832      	ldr	r2, [r6, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13608:	b19a      	cbz	r2, 13632 <bt_pub_key_gen+0x62>
   1360a:	1f13      	subs	r3, r2, #4
		if (cb == new_cb) {
   1360c:	4283      	cmp	r3, r0
   1360e:	d10c      	bne.n	1362a <bt_pub_key_gen+0x5a>
			LOG_WRN("Callback already registered");
   13610:	4b30      	ldr	r3, [pc, #192]	; (136d4 <bt_pub_key_gen+0x104>)
   13612:	2202      	movs	r2, #2
   13614:	9302      	str	r3, [sp, #8]
   13616:	2300      	movs	r3, #0
   13618:	492c      	ldr	r1, [pc, #176]	; (136cc <bt_pub_key_gen+0xfc>)
   1361a:	4618      	mov	r0, r3
   1361c:	e9cd 3300 	strd	r3, r3, [sp]
   13620:	f012 fe32 	bl	26288 <z_log_msg_runtime_create.constprop.0>
			return -EALREADY;
   13624:	f06f 0577 	mvn.w	r5, #119	; 0x77
   13628:	e7e7      	b.n	135fa <bt_pub_key_gen+0x2a>
	return node->next;
   1362a:	685b      	ldr	r3, [r3, #4]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   1362c:	b10b      	cbz	r3, 13632 <bt_pub_key_gen+0x62>
   1362e:	3b04      	subs	r3, #4
   13630:	e7ec      	b.n	1360c <bt_pub_key_gen+0x3c>
	parent->next = child;
   13632:	6042      	str	r2, [r0, #4]
Z_GENLIST_PREPEND(slist, snode)
   13634:	6872      	ldr	r2, [r6, #4]
	sys_slist_prepend(&pub_key_cb_slist, &new_cb->node);
   13636:	1d03      	adds	r3, r0, #4
	list->head = node;
   13638:	6033      	str	r3, [r6, #0]
Z_GENLIST_PREPEND(slist, snode)
   1363a:	b902      	cbnz	r2, 1363e <bt_pub_key_gen+0x6e>
	list->tail = node;
   1363c:	6073      	str	r3, [r6, #4]
   1363e:	4f26      	ldr	r7, [pc, #152]	; (136d8 <bt_pub_key_gen+0x108>)
   13640:	e8d7 4fef 	ldaex	r4, [r7]
   13644:	f044 0320 	orr.w	r3, r4, #32
   13648:	e8c7 3fe2 	stlex	r2, r3, [r7]
   1364c:	2a00      	cmp	r2, #0
   1364e:	d1f7      	bne.n	13640 <bt_pub_key_gen+0x70>
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   13650:	f014 0420 	ands.w	r4, r4, #32
   13654:	d001      	beq.n	1365a <bt_pub_key_gen+0x8a>
	return 0;
   13656:	2500      	movs	r5, #0
   13658:	e7cf      	b.n	135fa <bt_pub_key_gen+0x2a>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1365a:	e8d7 3fef 	ldaex	r3, [r7]
   1365e:	f023 0310 	bic.w	r3, r3, #16
   13662:	e8c7 3fe2 	stlex	r2, r3, [r7]
   13666:	2a00      	cmp	r2, #0
   13668:	d1f7      	bne.n	1365a <bt_pub_key_gen+0x8a>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_P256_PUBLIC_KEY, NULL, NULL);
   1366a:	4622      	mov	r2, r4
   1366c:	4621      	mov	r1, r4
   1366e:	f242 0025 	movw	r0, #8229	; 0x2025
   13672:	f7fe f939 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   13676:	4605      	mov	r5, r0
   13678:	2800      	cmp	r0, #0
   1367a:	d0ec      	beq.n	13656 <bt_pub_key_gen+0x86>
		LOG_ERR("Sending LE P256 Public Key command failed");
   1367c:	4b17      	ldr	r3, [pc, #92]	; (136dc <bt_pub_key_gen+0x10c>)
   1367e:	2201      	movs	r2, #1
   13680:	e9cd 4301 	strd	r4, r3, [sp, #4]
   13684:	4620      	mov	r0, r4
   13686:	4623      	mov	r3, r4
   13688:	4910      	ldr	r1, [pc, #64]	; (136cc <bt_pub_key_gen+0xfc>)
   1368a:	9400      	str	r4, [sp, #0]
   1368c:	f012 fdfc 	bl	26288 <z_log_msg_runtime_create.constprop.0>
   13690:	e8d7 3fef 	ldaex	r3, [r7]
   13694:	f023 0320 	bic.w	r3, r3, #32
   13698:	e8c7 3fe2 	stlex	r2, r3, [r7]
   1369c:	2a00      	cmp	r2, #0
   1369e:	d1f7      	bne.n	13690 <bt_pub_key_gen+0xc0>
	return list->head;
   136a0:	6834      	ldr	r4, [r6, #0]
		SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   136a2:	b13c      	cbz	r4, 136b4 <bt_pub_key_gen+0xe4>
			if (cb->func) {
   136a4:	f854 3c04 	ldr.w	r3, [r4, #-4]
		SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   136a8:	3c04      	subs	r4, #4
			if (cb->func) {
   136aa:	b10b      	cbz	r3, 136b0 <bt_pub_key_gen+0xe0>
				cb->func(NULL);
   136ac:	2000      	movs	r0, #0
   136ae:	4798      	blx	r3
	return node->next;
   136b0:	6864      	ldr	r4, [r4, #4]
   136b2:	e7f6      	b.n	136a2 <bt_pub_key_gen+0xd2>
	list->head = NULL;
   136b4:	2300      	movs	r3, #0
	list->tail = NULL;
   136b6:	e9c6 3300 	strd	r3, r3, [r6]
		return err;
   136ba:	e79e      	b.n	135fa <bt_pub_key_gen+0x2a>
		return -EINVAL;
   136bc:	f06f 0515 	mvn.w	r5, #21
   136c0:	e79b      	b.n	135fa <bt_pub_key_gen+0x2a>
   136c2:	bf00      	nop
   136c4:	20008000 	.word	0x20008000
   136c8:	0002dd8e 	.word	0x0002dd8e
   136cc:	0002a3ec 	.word	0x0002a3ec
   136d0:	20020fb4 	.word	0x20020fb4
   136d4:	0002ddad 	.word	0x0002ddad
   136d8:	200080cc 	.word	0x200080cc
   136dc:	0002ddc9 	.word	0x0002ddc9

000136e0 <bt_pub_key_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   136e0:	4b04      	ldr	r3, [pc, #16]	; (136f4 <bt_pub_key_get+0x14>)
   136e2:	e8d3 3faf 	lda	r3, [r3]

	if (atomic_test_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY)) {
		return pub_key;
	}

	return NULL;
   136e6:	f013 0f10 	tst.w	r3, #16
}
   136ea:	4803      	ldr	r0, [pc, #12]	; (136f8 <bt_pub_key_get+0x18>)
   136ec:	bf08      	it	eq
   136ee:	2000      	moveq	r0, #0
   136f0:	4770      	bx	lr
   136f2:	bf00      	nop
   136f4:	200080cc 	.word	0x200080cc
   136f8:	20021d7e 	.word	0x20021d7e

000136fc <bt_dh_key_gen>:

	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_GENERATE_DHKEY_V2, buf, NULL);
}

int bt_dh_key_gen(const uint8_t remote_pk[BT_PUB_KEY_LEN], bt_dh_key_cb_t cb)
{
   136fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int err;

	if (dh_key_cb == cb) {
   136fe:	4e24      	ldr	r6, [pc, #144]	; (13790 <bt_dh_key_gen+0x94>)
{
   13700:	4604      	mov	r4, r0
	if (dh_key_cb == cb) {
   13702:	6833      	ldr	r3, [r6, #0]
   13704:	428b      	cmp	r3, r1
   13706:	d03c      	beq.n	13782 <bt_dh_key_gen+0x86>
		return -EALREADY;
	}

	if (dh_key_cb || atomic_test_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   13708:	b123      	cbz	r3, 13714 <bt_dh_key_gen+0x18>
		return -EBUSY;
   1370a:	f06f 040f 	mvn.w	r4, #15
		LOG_WRN("Failed to generate DHKey (err %d)", err);
		return err;
	}

	return 0;
}
   1370e:	4620      	mov	r0, r4
   13710:	b004      	add	sp, #16
   13712:	bd70      	pop	{r4, r5, r6, pc}
   13714:	4b1f      	ldr	r3, [pc, #124]	; (13794 <bt_dh_key_gen+0x98>)
   13716:	e8d3 2faf 	lda	r2, [r3]
	if (dh_key_cb || atomic_test_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   1371a:	0692      	lsls	r2, r2, #26
   1371c:	d4f5      	bmi.n	1370a <bt_dh_key_gen+0xe>
   1371e:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY)) {
   13722:	06db      	lsls	r3, r3, #27
   13724:	d530      	bpl.n	13788 <bt_dh_key_gen+0x8c>
	dh_key_cb = cb;
   13726:	6031      	str	r1, [r6, #0]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_GENERATE_DHKEY, sizeof(*cp));
   13728:	f242 0026 	movw	r0, #8230	; 0x2026
   1372c:	2140      	movs	r1, #64	; 0x40
   1372e:	f7fe f88d 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   13732:	4605      	mov	r5, r0
   13734:	b310      	cbz	r0, 1377c <bt_dh_key_gen+0x80>
	return net_buf_simple_add(&buf->b, len);
   13736:	2140      	movs	r1, #64	; 0x40
   13738:	300c      	adds	r0, #12
   1373a:	f005 fdc5 	bl	192c8 <net_buf_simple_add>
   1373e:	4623      	mov	r3, r4
   13740:	f104 0240 	add.w	r2, r4, #64	; 0x40
   13744:	f853 1b04 	ldr.w	r1, [r3], #4
   13748:	4293      	cmp	r3, r2
   1374a:	f840 1b04 	str.w	r1, [r0], #4
   1374e:	d1f9      	bne.n	13744 <bt_dh_key_gen+0x48>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_GENERATE_DHKEY, buf, NULL);
   13750:	2200      	movs	r2, #0
   13752:	4629      	mov	r1, r5
   13754:	f242 0026 	movw	r0, #8230	; 0x2026
   13758:	f7fe f8c6 	bl	118e8 <bt_hci_cmd_send_sync>
	if (err) {
   1375c:	4604      	mov	r4, r0
   1375e:	2800      	cmp	r0, #0
   13760:	d0d5      	beq.n	1370e <bt_dh_key_gen+0x12>
		dh_key_cb = NULL;
   13762:	2300      	movs	r3, #0
		LOG_WRN("Failed to generate DHKey (err %d)", err);
   13764:	4a0c      	ldr	r2, [pc, #48]	; (13798 <bt_dh_key_gen+0x9c>)
		dh_key_cb = NULL;
   13766:	6033      	str	r3, [r6, #0]
		LOG_WRN("Failed to generate DHKey (err %d)", err);
   13768:	4618      	mov	r0, r3
   1376a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1376e:	490b      	ldr	r1, [pc, #44]	; (1379c <bt_dh_key_gen+0xa0>)
   13770:	2202      	movs	r2, #2
   13772:	9403      	str	r4, [sp, #12]
   13774:	9300      	str	r3, [sp, #0]
   13776:	f012 fd87 	bl	26288 <z_log_msg_runtime_create.constprop.0>
		return err;
   1377a:	e7c8      	b.n	1370e <bt_dh_key_gen+0x12>
		return -ENOBUFS;
   1377c:	f06f 0468 	mvn.w	r4, #104	; 0x68
   13780:	e7ef      	b.n	13762 <bt_dh_key_gen+0x66>
		return -EALREADY;
   13782:	f06f 0477 	mvn.w	r4, #119	; 0x77
   13786:	e7c2      	b.n	1370e <bt_dh_key_gen+0x12>
		return -EADDRNOTAVAIL;
   13788:	f06f 047c 	mvn.w	r4, #124	; 0x7c
   1378c:	e7bf      	b.n	1370e <bt_dh_key_gen+0x12>
   1378e:	bf00      	nop
   13790:	20020fb0 	.word	0x20020fb0
   13794:	200080cc 	.word	0x200080cc
   13798:	0002ddf3 	.word	0x0002ddf3
   1379c:	0002a3ec 	.word	0x0002a3ec

000137a0 <bt_hci_evt_le_pkey_complete>:

void bt_hci_evt_le_pkey_complete(struct net_buf *buf)
{
   137a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   137a2:	4b19      	ldr	r3, [pc, #100]	; (13808 <bt_hci_evt_le_pkey_complete+0x68>)
	struct bt_hci_evt_le_p256_public_key_complete *evt = (void *)buf->data;
   137a4:	68c5      	ldr	r5, [r0, #12]
   137a6:	e8d3 2fef 	ldaex	r2, [r3]
   137aa:	f022 0220 	bic.w	r2, r2, #32
   137ae:	e8c3 2fe1 	stlex	r1, r2, [r3]
   137b2:	2900      	cmp	r1, #0
   137b4:	d1f7      	bne.n	137a6 <bt_hci_evt_le_pkey_complete+0x6>

	LOG_DBG("status: 0x%02x", evt->status);

	atomic_clear_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY);

	if (!evt->status) {
   137b6:	782a      	ldrb	r2, [r5, #0]
   137b8:	b98a      	cbnz	r2, 137de <bt_hci_evt_le_pkey_complete+0x3e>
		memcpy(pub_key, evt->key, BT_PUB_KEY_LEN);
   137ba:	4914      	ldr	r1, [pc, #80]	; (1380c <bt_hci_evt_le_pkey_complete+0x6c>)
   137bc:	1c6a      	adds	r2, r5, #1
   137be:	f105 0041 	add.w	r0, r5, #65	; 0x41
   137c2:	f852 4b04 	ldr.w	r4, [r2], #4
   137c6:	4282      	cmp	r2, r0
   137c8:	f841 4b04 	str.w	r4, [r1], #4
   137cc:	d1f9      	bne.n	137c2 <bt_hci_evt_le_pkey_complete+0x22>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   137ce:	e8d3 1fef 	ldaex	r1, [r3]
   137d2:	f041 0110 	orr.w	r1, r1, #16
   137d6:	e8c3 1fe2 	stlex	r2, r1, [r3]
   137da:	2a00      	cmp	r2, #0
   137dc:	d1f7      	bne.n	137ce <bt_hci_evt_le_pkey_complete+0x2e>
	return list->head;
   137de:	4e0c      	ldr	r6, [pc, #48]	; (13810 <bt_hci_evt_le_pkey_complete+0x70>)
   137e0:	6834      	ldr	r4, [r6, #0]
		atomic_set_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY);
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   137e2:	b16c      	cbz	r4, 13800 <bt_hci_evt_le_pkey_complete+0x60>
		if (cb->func) {
			cb->func(evt->status ? NULL : pub_key);
   137e4:	4f09      	ldr	r7, [pc, #36]	; (1380c <bt_hci_evt_le_pkey_complete+0x6c>)
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   137e6:	3c04      	subs	r4, #4
		if (cb->func) {
   137e8:	6823      	ldr	r3, [r4, #0]
   137ea:	b12b      	cbz	r3, 137f8 <bt_hci_evt_le_pkey_complete+0x58>
			cb->func(evt->status ? NULL : pub_key);
   137ec:	782a      	ldrb	r2, [r5, #0]
   137ee:	2a00      	cmp	r2, #0
   137f0:	bf0c      	ite	eq
   137f2:	4638      	moveq	r0, r7
   137f4:	2000      	movne	r0, #0
   137f6:	4798      	blx	r3
	return node->next;
   137f8:	6864      	ldr	r4, [r4, #4]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   137fa:	b10c      	cbz	r4, 13800 <bt_hci_evt_le_pkey_complete+0x60>
   137fc:	3c04      	subs	r4, #4
   137fe:	e7f3      	b.n	137e8 <bt_hci_evt_le_pkey_complete+0x48>
	list->head = NULL;
   13800:	2300      	movs	r3, #0
	list->tail = NULL;
   13802:	e9c6 3300 	strd	r3, r3, [r6]
		}
	}

	sys_slist_init(&pub_key_cb_slist);
}
   13806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13808:	200080cc 	.word	0x200080cc
   1380c:	20021d7e 	.word	0x20021d7e
   13810:	20020fb4 	.word	0x20020fb4

00013814 <bt_hci_evt_le_dhkey_complete>:
{
	struct bt_hci_evt_le_generate_dhkey_complete *evt = (void *)buf->data;

	LOG_DBG("status: 0x%02x", evt->status);

	if (dh_key_cb) {
   13814:	4905      	ldr	r1, [pc, #20]	; (1382c <bt_hci_evt_le_dhkey_complete+0x18>)
   13816:	680b      	ldr	r3, [r1, #0]
   13818:	b133      	cbz	r3, 13828 <bt_hci_evt_le_dhkey_complete+0x14>
	struct bt_hci_evt_le_generate_dhkey_complete *evt = (void *)buf->data;
   1381a:	68c2      	ldr	r2, [r0, #12]
		bt_dh_key_cb_t cb = dh_key_cb;

		dh_key_cb = NULL;
   1381c:	2000      	movs	r0, #0
   1381e:	6008      	str	r0, [r1, #0]
		cb(evt->status ? NULL : evt->dhkey);
   13820:	7811      	ldrb	r1, [r2, #0]
   13822:	b901      	cbnz	r1, 13826 <bt_hci_evt_le_dhkey_complete+0x12>
   13824:	1c50      	adds	r0, r2, #1
   13826:	4718      	bx	r3
	}
}
   13828:	4770      	bx	lr
   1382a:	bf00      	nop
   1382c:	20020fb0 	.word	0x20020fb0

00013830 <notify_connected>:
		return -ENOTCONN;
	}
}

static void notify_connected(struct bt_conn *conn)
{
   13830:	b570      	push	{r4, r5, r6, lr}
   13832:	4604      	mov	r4, r0
	struct bt_conn_cb *cb;

	for (cb = callback_list; cb; cb = cb->_next) {
   13834:	4b12      	ldr	r3, [pc, #72]	; (13880 <notify_connected+0x50>)
   13836:	681d      	ldr	r5, [r3, #0]
   13838:	b995      	cbnz	r5, 13860 <notify_connected+0x30>
		if (cb->connected) {
			cb->connected(conn, conn->err);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1383a:	4d12      	ldr	r5, [pc, #72]	; (13884 <notify_connected+0x54>)
   1383c:	4e12      	ldr	r6, [pc, #72]	; (13888 <notify_connected+0x58>)
   1383e:	42b5      	cmp	r5, r6
   13840:	d91c      	bls.n	1387c <notify_connected+0x4c>
   13842:	4912      	ldr	r1, [pc, #72]	; (1388c <notify_connected+0x5c>)
   13844:	f240 535b 	movw	r3, #1371	; 0x55b
   13848:	4a11      	ldr	r2, [pc, #68]	; (13890 <notify_connected+0x60>)
   1384a:	4812      	ldr	r0, [pc, #72]	; (13894 <notify_connected+0x64>)
   1384c:	f011 f8dd 	bl	24a0a <assert_print>
   13850:	4811      	ldr	r0, [pc, #68]	; (13898 <notify_connected+0x68>)
   13852:	f011 f8da 	bl	24a0a <assert_print>
   13856:	f240 515b 	movw	r1, #1371	; 0x55b
   1385a:	480d      	ldr	r0, [pc, #52]	; (13890 <notify_connected+0x60>)
   1385c:	f011 f8ce 	bl	249fc <assert_post_action>
		if (cb->connected) {
   13860:	682b      	ldr	r3, [r5, #0]
   13862:	b113      	cbz	r3, 1386a <notify_connected+0x3a>
			cb->connected(conn, conn->err);
   13864:	4620      	mov	r0, r4
   13866:	7b21      	ldrb	r1, [r4, #12]
   13868:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   1386a:	69ad      	ldr	r5, [r5, #24]
   1386c:	e7e4      	b.n	13838 <notify_connected+0x8>
		if (cb->connected) {
   1386e:	682b      	ldr	r3, [r5, #0]
   13870:	b113      	cbz	r3, 13878 <notify_connected+0x48>
			cb->connected(conn, conn->err);
   13872:	4620      	mov	r0, r4
   13874:	7b21      	ldrb	r1, [r4, #12]
   13876:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   13878:	351c      	adds	r5, #28
   1387a:	e7e0      	b.n	1383e <notify_connected+0xe>
   1387c:	d3f7      	bcc.n	1386e <notify_connected+0x3e>
		}
	}
}
   1387e:	bd70      	pop	{r4, r5, r6, pc}
   13880:	20020fdc 	.word	0x20020fdc
   13884:	0002a368 	.word	0x0002a368
   13888:	0002a384 	.word	0x0002a384
   1388c:	0002de8c 	.word	0x0002de8c
   13890:	0002de5c 	.word	0x0002de5c
   13894:	0002b3a9 	.word	0x0002b3a9
   13898:	0002c375 	.word	0x0002c375

0001389c <tx_notify>:
{
   1389c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   138a0:	4604      	mov	r4, r0
	tx->cb = NULL;
   138a2:	f04f 0800 	mov.w	r8, #0
	k_fifo_put(&free_tx, tx);
   138a6:	4f14      	ldr	r7, [pc, #80]	; (138f8 <tx_notify+0x5c>)
	__asm__ volatile(
   138a8:	f04f 0220 	mov.w	r2, #32
   138ac:	f3ef 8311 	mrs	r3, BASEPRI
   138b0:	f382 8812 	msr	BASEPRI_MAX, r2
   138b4:	f3bf 8f6f 	isb	sy
	return list->head;
   138b8:	6a21      	ldr	r1, [r4, #32]
		if (!sys_slist_is_empty(&conn->tx_complete)) {
   138ba:	b929      	cbnz	r1, 138c8 <tx_notify+0x2c>
	__asm__ volatile(
   138bc:	f383 8811 	msr	BASEPRI, r3
   138c0:	f3bf 8f6f 	isb	sy
}
   138c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   138c8:	6a60      	ldr	r0, [r4, #36]	; 0x24
	return node->next;
   138ca:	680a      	ldr	r2, [r1, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   138cc:	4281      	cmp	r1, r0
	list->tail = node;
   138ce:	bf08      	it	eq
   138d0:	6262      	streq	r2, [r4, #36]	; 0x24
	list->head = node;
   138d2:	6222      	str	r2, [r4, #32]
   138d4:	f383 8811 	msr	BASEPRI, r3
   138d8:	f3bf 8f6f 	isb	sy
		user_data = tx->user_data;
   138dc:	e9d1 5601 	ldrd	r5, r6, [r1, #4]
	k_fifo_put(&free_tx, tx);
   138e0:	4638      	mov	r0, r7
	tx->user_data = NULL;
   138e2:	e9c1 8801 	strd	r8, r8, [r1, #4]
	tx->pending_no_cb = 0U;
   138e6:	f8c1 800c 	str.w	r8, [r1, #12]
	k_fifo_put(&free_tx, tx);
   138ea:	f015 fc2b 	bl	29144 <k_queue_append>
		cb(conn, user_data, 0);
   138ee:	2200      	movs	r2, #0
   138f0:	4631      	mov	r1, r6
   138f2:	4620      	mov	r0, r4
   138f4:	47a8      	blx	r5
	while (1) {
   138f6:	e7d7      	b.n	138a8 <tx_notify+0xc>
   138f8:	20008bcc 	.word	0x20008bcc

000138fc <conn_tx_destroy>:
{
   138fc:	b570      	push	{r4, r5, r6, lr}
   138fe:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(tx);
   13900:	b949      	cbnz	r1, 13916 <conn_tx_destroy+0x1a>
   13902:	490d      	ldr	r1, [pc, #52]	; (13938 <conn_tx_destroy+0x3c>)
   13904:	480d      	ldr	r0, [pc, #52]	; (1393c <conn_tx_destroy+0x40>)
   13906:	2339      	movs	r3, #57	; 0x39
   13908:	4a0d      	ldr	r2, [pc, #52]	; (13940 <conn_tx_destroy+0x44>)
   1390a:	f011 f87e 	bl	24a0a <assert_print>
   1390e:	2139      	movs	r1, #57	; 0x39
   13910:	480b      	ldr	r0, [pc, #44]	; (13940 <conn_tx_destroy+0x44>)
   13912:	f011 f873 	bl	249fc <assert_post_action>
	tx->cb = NULL;
   13916:	2200      	movs	r2, #0
	void *user_data = tx->user_data;
   13918:	e9d1 5601 	ldrd	r5, r6, [r1, #4]
	tx->pending_no_cb = 0U;
   1391c:	60ca      	str	r2, [r1, #12]
	tx->user_data = NULL;
   1391e:	e9c1 2201 	strd	r2, r2, [r1, #4]
	k_fifo_put(&free_tx, tx);
   13922:	4808      	ldr	r0, [pc, #32]	; (13944 <conn_tx_destroy+0x48>)
   13924:	f015 fc0e 	bl	29144 <k_queue_append>
	cb(conn, user_data, -ESHUTDOWN);
   13928:	4631      	mov	r1, r6
   1392a:	4620      	mov	r0, r4
   1392c:	462b      	mov	r3, r5
}
   1392e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	cb(conn, user_data, -ESHUTDOWN);
   13932:	f06f 026d 	mvn.w	r2, #109	; 0x6d
   13936:	4718      	bx	r3
   13938:	0002dea7 	.word	0x0002dea7
   1393c:	0002b3a9 	.word	0x0002b3a9
   13940:	0002de5c 	.word	0x0002de5c
   13944:	20008bcc 	.word	0x20008bcc

00013948 <send_frag>:
{
   13948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1394c:	4604      	mov	r4, r0
   1394e:	460e      	mov	r6, r1
   13950:	4617      	mov	r7, r2
   13952:	4699      	mov	r9, r3
	struct bt_conn_tx *tx = tx_data(buf)->tx;
   13954:	698d      	ldr	r5, [r1, #24]
{
   13956:	b085      	sub	sp, #20
	return z_impl_k_sem_take(sem, timeout);
   13958:	f04f 33ff 	mov.w	r3, #4294967295
   1395c:	f04f 32ff 	mov.w	r2, #4294967295
   13960:	4849      	ldr	r0, [pc, #292]	; (13a88 <send_frag+0x140>)
   13962:	f00c f931 	bl	1fbc8 <z_impl_k_sem_take>
	if (conn->state != BT_CONN_CONNECTED) {
   13966:	7b63      	ldrb	r3, [r4, #13]
   13968:	2b07      	cmp	r3, #7
   1396a:	f040 8081 	bne.w	13a70 <send_frag+0x128>
	__asm__ volatile(
   1396e:	f04f 0320 	mov.w	r3, #32
   13972:	f3ef 8211 	mrs	r2, BASEPRI
   13976:	f383 8812 	msr	BASEPRI_MAX, r3
   1397a:	f3bf 8f6f 	isb	sy
	if (tx) {
   1397e:	2d00      	cmp	r5, #0
   13980:	d049      	beq.n	13a16 <send_frag+0xce>
	parent->next = child;
   13982:	2300      	movs	r3, #0
   13984:	602b      	str	r3, [r5, #0]
	return list->tail;
   13986:	69a3      	ldr	r3, [r4, #24]
Z_GENLIST_APPEND(slist, snode)
   13988:	2b00      	cmp	r3, #0
   1398a:	d141      	bne.n	13a10 <send_frag+0xc8>
	list->head = node;
   1398c:	e9c4 5505 	strd	r5, r5, [r4, #20]
	__asm__ volatile(
   13990:	f382 8811 	msr	BASEPRI, r2
   13994:	f3bf 8f6f 	isb	sy
	return net_buf_simple_push(&buf->b, len);
   13998:	2104      	movs	r1, #4
   1399a:	f106 000c 	add.w	r0, r6, #12
   1399e:	f005 fc37 	bl	19210 <net_buf_simple_push>
	hdr->handle = sys_cpu_to_le16(bt_acl_handle_pack(conn->handle, flags));
   139a2:	8823      	ldrh	r3, [r4, #0]
   139a4:	f007 07fd 	and.w	r7, r7, #253	; 0xfd
   139a8:	ea43 3707 	orr.w	r7, r3, r7, lsl #12
   139ac:	8007      	strh	r7, [r0, #0]
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   139ae:	8a33      	ldrh	r3, [r6, #16]
   139b0:	3b04      	subs	r3, #4
   139b2:	8043      	strh	r3, [r0, #2]
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   139b4:	2302      	movs	r3, #2
	return bt_send(buf);
   139b6:	4630      	mov	r0, r6
   139b8:	7633      	strb	r3, [r6, #24]
   139ba:	f7fe fa9b 	bl	11ef4 <bt_send>
	if (err) {
   139be:	2800      	cmp	r0, #0
   139c0:	d060      	beq.n	13a84 <send_frag+0x13c>
		LOG_ERR("Unable to send to driver (err %d)", err);
   139c2:	4b32      	ldr	r3, [pc, #200]	; (13a8c <send_frag+0x144>)
   139c4:	9003      	str	r0, [sp, #12]
   139c6:	9302      	str	r3, [sp, #8]
   139c8:	2300      	movs	r3, #0
   139ca:	2201      	movs	r2, #1
   139cc:	4618      	mov	r0, r3
   139ce:	e9cd 3300 	strd	r3, r3, [sp]
   139d2:	492f      	ldr	r1, [pc, #188]	; (13a90 <send_frag+0x148>)
   139d4:	f012 fc8d 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
	__asm__ volatile(
   139d8:	f04f 0320 	mov.w	r3, #32
   139dc:	f3ef 8711 	mrs	r7, BASEPRI
   139e0:	f383 8812 	msr	BASEPRI_MAX, r3
   139e4:	f3bf 8f6f 	isb	sy
		if (tx) {
   139e8:	b315      	cbz	r5, 13a30 <send_frag+0xe8>
			sys_slist_find_and_remove(&conn->tx_pending, &tx->node);
   139ea:	4629      	mov	r1, r5
   139ec:	f104 0014 	add.w	r0, r4, #20
   139f0:	f012 fc59 	bl	262a6 <sys_slist_find_and_remove>
	__asm__ volatile(
   139f4:	f387 8811 	msr	BASEPRI, r7
   139f8:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
   139fc:	4822      	ldr	r0, [pc, #136]	; (13a88 <send_frag+0x140>)
   139fe:	f00c f89f 	bl	1fb40 <z_impl_k_sem_give>
		tx_data(buf)->tx = NULL;
   13a02:	2300      	movs	r3, #0
		conn_tx_destroy(conn, tx);
   13a04:	4629      	mov	r1, r5
   13a06:	4620      	mov	r0, r4
		tx_data(buf)->tx = NULL;
   13a08:	61b3      	str	r3, [r6, #24]
		conn_tx_destroy(conn, tx);
   13a0a:	f7ff ff77 	bl	138fc <conn_tx_destroy>
   13a0e:	e028      	b.n	13a62 <send_frag+0x11a>
	parent->next = child;
   13a10:	601d      	str	r5, [r3, #0]
	list->tail = node;
   13a12:	61a5      	str	r5, [r4, #24]
}
   13a14:	e7bc      	b.n	13990 <send_frag+0x48>
	return list->tail;
   13a16:	69a3      	ldr	r3, [r4, #24]
		if (tail_tx) {
   13a18:	b133      	cbz	r3, 13a28 <send_frag+0xe0>
			pending_no_cb = &tail_tx->pending_no_cb;
   13a1a:	f103 080c 	add.w	r8, r3, #12
   13a1e:	68db      	ldr	r3, [r3, #12]
		(*pending_no_cb)++;
   13a20:	3301      	adds	r3, #1
   13a22:	f8c8 3000 	str.w	r3, [r8]
   13a26:	e7b3      	b.n	13990 <send_frag+0x48>
			pending_no_cb = &conn->pending_no_cb;
   13a28:	69e3      	ldr	r3, [r4, #28]
   13a2a:	f104 081c 	add.w	r8, r4, #28
   13a2e:	e7f7      	b.n	13a20 <send_frag+0xd8>
			__ASSERT_NO_MSG(*pending_no_cb > 0);
   13a30:	f8d8 2000 	ldr.w	r2, [r8]
   13a34:	b95a      	cbnz	r2, 13a4e <send_frag+0x106>
   13a36:	4917      	ldr	r1, [pc, #92]	; (13a94 <send_frag+0x14c>)
   13a38:	4817      	ldr	r0, [pc, #92]	; (13a98 <send_frag+0x150>)
   13a3a:	f240 2327 	movw	r3, #551	; 0x227
   13a3e:	4a17      	ldr	r2, [pc, #92]	; (13a9c <send_frag+0x154>)
   13a40:	f010 ffe3 	bl	24a0a <assert_print>
   13a44:	f240 2127 	movw	r1, #551	; 0x227
   13a48:	4814      	ldr	r0, [pc, #80]	; (13a9c <send_frag+0x154>)
   13a4a:	f010 ffd7 	bl	249fc <assert_post_action>
			(*pending_no_cb)--;
   13a4e:	3a01      	subs	r2, #1
   13a50:	f8c8 2000 	str.w	r2, [r8]
   13a54:	f387 8811 	msr	BASEPRI, r7
   13a58:	f3bf 8f6f 	isb	sy
   13a5c:	480a      	ldr	r0, [pc, #40]	; (13a88 <send_frag+0x140>)
   13a5e:	f00c f86f 	bl	1fb40 <z_impl_k_sem_give>
	if (always_consume) {
   13a62:	f1b9 0f00 	cmp.w	r9, #0
   13a66:	d109      	bne.n	13a7c <send_frag+0x134>
	return false;
   13a68:	2000      	movs	r0, #0
}
   13a6a:	b005      	add	sp, #20
   13a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13a70:	4805      	ldr	r0, [pc, #20]	; (13a88 <send_frag+0x140>)
   13a72:	f00c f865 	bl	1fb40 <z_impl_k_sem_give>
	if (tx) {
   13a76:	2d00      	cmp	r5, #0
   13a78:	d1c3      	bne.n	13a02 <send_frag+0xba>
   13a7a:	e7f2      	b.n	13a62 <send_frag+0x11a>
		net_buf_unref(buf);
   13a7c:	4630      	mov	r0, r6
   13a7e:	f005 fb01 	bl	19084 <net_buf_unref>
   13a82:	e7f1      	b.n	13a68 <send_frag+0x120>
	return true;
   13a84:	2001      	movs	r0, #1
   13a86:	e7f0      	b.n	13a6a <send_frag+0x122>
   13a88:	20008100 	.word	0x20008100
   13a8c:	0002d68b 	.word	0x0002d68b
   13a90:	0002a3dc 	.word	0x0002a3dc
   13a94:	0002deaa 	.word	0x0002deaa
   13a98:	0002b3a9 	.word	0x0002b3a9
   13a9c:	0002de5c 	.word	0x0002de5c

00013aa0 <bt_conn_get_pkts>:
}
   13aa0:	4800      	ldr	r0, [pc, #0]	; (13aa4 <bt_conn_get_pkts+0x4>)
   13aa2:	4770      	bx	lr
   13aa4:	20008100 	.word	0x20008100

00013aa8 <bt_conn_new>:
{
   13aa8:	b538      	push	{r3, r4, r5, lr}
	for (i = 0; i < size; i++) {
   13aaa:	2200      	movs	r2, #0
   13aac:	4604      	mov	r4, r0
   13aae:	428a      	cmp	r2, r1
   13ab0:	d102      	bne.n	13ab8 <bt_conn_new+0x10>
		if (atomic_cas(&conns[i].ref, 0, 1)) {
   13ab2:	2400      	movs	r4, #0
}
   13ab4:	4620      	mov	r0, r4
   13ab6:	bd38      	pop	{r3, r4, r5, pc}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   13ab8:	2001      	movs	r0, #1
   13aba:	f104 03c4 	add.w	r3, r4, #196	; 0xc4
   13abe:	e8d3 5fef 	ldaex	r5, [r3]
   13ac2:	2d00      	cmp	r5, #0
   13ac4:	d104      	bne.n	13ad0 <bt_conn_new+0x28>
   13ac6:	e8c3 0fec 	stlex	ip, r0, [r3]
   13aca:	f1bc 0f00 	cmp.w	ip, #0
   13ace:	d1f6      	bne.n	13abe <bt_conn_new+0x16>
		if (atomic_cas(&conns[i].ref, 0, 1)) {
   13ad0:	d002      	beq.n	13ad8 <bt_conn_new+0x30>
   13ad2:	34c8      	adds	r4, #200	; 0xc8
	for (i = 0; i < size; i++) {
   13ad4:	4402      	add	r2, r0
   13ad6:	e7ea      	b.n	13aae <bt_conn_new+0x6>
	if (!conn) {
   13ad8:	2c00      	cmp	r4, #0
   13ada:	d0ea      	beq.n	13ab2 <bt_conn_new+0xa>
__ssp_bos_icheck3(memset, void *, int)
   13adc:	22c4      	movs	r2, #196	; 0xc4
   13ade:	2100      	movs	r1, #0
   13ae0:	4620      	mov	r0, r4
   13ae2:	f015 fd32 	bl	2954a <memset>
	k_work_init_delayable(&conn->deferred_work, deferred_work);
   13ae6:	f104 0060 	add.w	r0, r4, #96	; 0x60
   13aea:	4904      	ldr	r1, [pc, #16]	; (13afc <bt_conn_new+0x54>)
   13aec:	f00c fcac 	bl	20448 <k_work_init_delayable>
	k_work_init(&conn->tx_complete_work, tx_complete_work);
   13af0:	4903      	ldr	r1, [pc, #12]	; (13b00 <bt_conn_new+0x58>)
   13af2:	f104 0028 	add.w	r0, r4, #40	; 0x28
   13af6:	f00c facb 	bl	20090 <k_work_init>
	return conn;
   13afa:	e7db      	b.n	13ab4 <bt_conn_new+0xc>
   13afc:	00014515 	.word	0x00014515
   13b00:	00026311 	.word	0x00026311

00013b04 <conn_cleanup>:
{
   13b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13b08:	4604      	mov	r4, r0
		tx_data(buf)->tx = NULL;
   13b0a:	2700      	movs	r7, #0
	while ((buf = net_buf_get(&conn->tx_queue, K_NO_WAIT))) {
   13b0c:	f104 0638 	add.w	r6, r4, #56	; 0x38
   13b10:	2300      	movs	r3, #0
   13b12:	2200      	movs	r2, #0
   13b14:	4630      	mov	r0, r6
   13b16:	f013 ff49 	bl	279ac <net_buf_get>
   13b1a:	4603      	mov	r3, r0
   13b1c:	b980      	cbnz	r0, 13b40 <conn_cleanup+0x3c>
	__ASSERT(sys_slist_is_empty(&conn->tx_pending), "Pending TX packets");
   13b1e:	6963      	ldr	r3, [r4, #20]
   13b20:	b1cb      	cbz	r3, 13b56 <conn_cleanup+0x52>
   13b22:	4918      	ldr	r1, [pc, #96]	; (13b84 <conn_cleanup+0x80>)
   13b24:	f44f 732d 	mov.w	r3, #692	; 0x2b4
   13b28:	4a17      	ldr	r2, [pc, #92]	; (13b88 <conn_cleanup+0x84>)
   13b2a:	4818      	ldr	r0, [pc, #96]	; (13b8c <conn_cleanup+0x88>)
   13b2c:	f010 ff6d 	bl	24a0a <assert_print>
   13b30:	4817      	ldr	r0, [pc, #92]	; (13b90 <conn_cleanup+0x8c>)
   13b32:	f010 ff6a 	bl	24a0a <assert_print>
   13b36:	f44f 712d 	mov.w	r1, #692	; 0x2b4
	__ASSERT_NO_MSG(conn->pending_no_cb == 0);
   13b3a:	4813      	ldr	r0, [pc, #76]	; (13b88 <conn_cleanup+0x84>)
   13b3c:	f010 ff5e 	bl	249fc <assert_post_action>
		struct bt_conn_tx *tx = tx_data(buf)->tx;
   13b40:	699d      	ldr	r5, [r3, #24]
		tx_data(buf)->tx = NULL;
   13b42:	619f      	str	r7, [r3, #24]
		net_buf_unref(buf);
   13b44:	f005 fa9e 	bl	19084 <net_buf_unref>
		if (tx) {
   13b48:	2d00      	cmp	r5, #0
   13b4a:	d0e1      	beq.n	13b10 <conn_cleanup+0xc>
			conn_tx_destroy(conn, tx);
   13b4c:	4629      	mov	r1, r5
   13b4e:	4620      	mov	r0, r4
   13b50:	f7ff fed4 	bl	138fc <conn_tx_destroy>
   13b54:	e7da      	b.n	13b0c <conn_cleanup+0x8>
	__ASSERT_NO_MSG(conn->pending_no_cb == 0);
   13b56:	69e3      	ldr	r3, [r4, #28]
   13b58:	b14b      	cbz	r3, 13b6e <conn_cleanup+0x6a>
   13b5a:	490e      	ldr	r1, [pc, #56]	; (13b94 <conn_cleanup+0x90>)
   13b5c:	f240 23b5 	movw	r3, #693	; 0x2b5
   13b60:	4a09      	ldr	r2, [pc, #36]	; (13b88 <conn_cleanup+0x84>)
   13b62:	480a      	ldr	r0, [pc, #40]	; (13b8c <conn_cleanup+0x88>)
   13b64:	f010 ff51 	bl	24a0a <assert_print>
   13b68:	f240 21b5 	movw	r1, #693	; 0x2b5
   13b6c:	e7e5      	b.n	13b3a <conn_cleanup+0x36>
	bt_conn_reset_rx_state(conn);
   13b6e:	4620      	mov	r0, r4
   13b70:	f012 fbd1 	bl	26316 <bt_conn_reset_rx_state>
	k_work_reschedule(&conn->deferred_work, K_NO_WAIT);
   13b74:	f104 0060 	add.w	r0, r4, #96	; 0x60
   13b78:	2200      	movs	r2, #0
}
   13b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	k_work_reschedule(&conn->deferred_work, K_NO_WAIT);
   13b7e:	2300      	movs	r3, #0
   13b80:	f00c bd7e 	b.w	20680 <k_work_reschedule>
   13b84:	0002debd 	.word	0x0002debd
   13b88:	0002de5c 	.word	0x0002de5c
   13b8c:	0002b3a9 	.word	0x0002b3a9
   13b90:	0002dee3 	.word	0x0002dee3
   13b94:	0002def8 	.word	0x0002def8

00013b98 <bt_conn_recv>:
{
   13b98:	b5f0      	push	{r4, r5, r6, r7, lr}
   13b9a:	4616      	mov	r6, r2
   13b9c:	b087      	sub	sp, #28
   13b9e:	4604      	mov	r4, r0
   13ba0:	460d      	mov	r5, r1
	tx_notify(conn);
   13ba2:	f7ff fe7b 	bl	1389c <tx_notify>
	switch (flags) {
   13ba6:	2e01      	cmp	r6, #1
   13ba8:	d02e      	beq.n	13c08 <bt_conn_recv+0x70>
   13baa:	2e02      	cmp	r6, #2
   13bac:	d165      	bne.n	13c7a <bt_conn_recv+0xe2>
		if (conn->rx) {
   13bae:	6923      	ldr	r3, [r4, #16]
   13bb0:	b163      	cbz	r3, 13bcc <bt_conn_recv+0x34>
			LOG_ERR("Unexpected first L2CAP frame");
   13bb2:	4b3d      	ldr	r3, [pc, #244]	; (13ca8 <bt_conn_recv+0x110>)
   13bb4:	2201      	movs	r2, #1
   13bb6:	9302      	str	r3, [sp, #8]
   13bb8:	2300      	movs	r3, #0
   13bba:	493c      	ldr	r1, [pc, #240]	; (13cac <bt_conn_recv+0x114>)
   13bbc:	4618      	mov	r0, r3
   13bbe:	e9cd 3300 	strd	r3, r3, [sp]
   13bc2:	f012 fb96 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
			bt_conn_reset_rx_state(conn);
   13bc6:	4620      	mov	r0, r4
   13bc8:	f012 fba5 	bl	26316 <bt_conn_reset_rx_state>
		conn->rx = buf;
   13bcc:	6125      	str	r5, [r4, #16]
	if (conn->rx->len < sizeof(uint16_t)) {
   13bce:	6921      	ldr	r1, [r4, #16]
   13bd0:	8a0a      	ldrh	r2, [r1, #16]
   13bd2:	2a01      	cmp	r2, #1
   13bd4:	d966      	bls.n	13ca4 <bt_conn_recv+0x10c>
	acl_total_len = sys_get_le16(conn->rx->data) + sizeof(struct bt_l2cap_hdr);
   13bd6:	68cb      	ldr	r3, [r1, #12]
   13bd8:	881b      	ldrh	r3, [r3, #0]
   13bda:	3304      	adds	r3, #4
   13bdc:	b29b      	uxth	r3, r3
	if (conn->rx->len < acl_total_len) {
   13bde:	429a      	cmp	r2, r3
   13be0:	d360      	bcc.n	13ca4 <bt_conn_recv+0x10c>
	if (conn->rx->len > acl_total_len) {
   13be2:	d956      	bls.n	13c92 <bt_conn_recv+0xfa>
		LOG_ERR("ACL len mismatch (%u > %u)", conn->rx->len, acl_total_len);
   13be4:	e9cd 2303 	strd	r2, r3, [sp, #12]
   13be8:	4b31      	ldr	r3, [pc, #196]	; (13cb0 <bt_conn_recv+0x118>)
   13bea:	2201      	movs	r2, #1
   13bec:	9302      	str	r3, [sp, #8]
   13bee:	2300      	movs	r3, #0
   13bf0:	492e      	ldr	r1, [pc, #184]	; (13cac <bt_conn_recv+0x114>)
   13bf2:	4618      	mov	r0, r3
   13bf4:	e9cd 3300 	strd	r3, r3, [sp]
   13bf8:	f012 fb7b 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_reset_rx_state(conn);
   13bfc:	4620      	mov	r0, r4
}
   13bfe:	b007      	add	sp, #28
   13c00:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_reset_rx_state(conn);
   13c04:	f012 bb87 	b.w	26316 <bt_conn_reset_rx_state>
		if (!conn->rx) {
   13c08:	6923      	ldr	r3, [r4, #16]
   13c0a:	b963      	cbnz	r3, 13c26 <bt_conn_recv+0x8e>
			LOG_ERR("Unexpected L2CAP continuation");
   13c0c:	4a29      	ldr	r2, [pc, #164]	; (13cb4 <bt_conn_recv+0x11c>)
   13c0e:	4618      	mov	r0, r3
   13c10:	e9cd 3201 	strd	r3, r2, [sp, #4]
   13c14:	4925      	ldr	r1, [pc, #148]	; (13cac <bt_conn_recv+0x114>)
   13c16:	4632      	mov	r2, r6
   13c18:	9300      	str	r3, [sp, #0]
   13c1a:	f012 fb6a 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_reset_rx_state(conn);
   13c1e:	4620      	mov	r0, r4
   13c20:	f012 fb79 	bl	26316 <bt_conn_reset_rx_state>
		net_buf_unref(buf);
   13c24:	e001      	b.n	13c2a <bt_conn_recv+0x92>
		if (!buf->len) {
   13c26:	8a2f      	ldrh	r7, [r5, #16]
   13c28:	b92f      	cbnz	r7, 13c36 <bt_conn_recv+0x9e>
			net_buf_unref(buf);
   13c2a:	4628      	mov	r0, r5
}
   13c2c:	b007      	add	sp, #28
   13c2e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			net_buf_unref(buf);
   13c32:	f005 ba27 	b.w	19084 <net_buf_unref>
 *
 * @return Number of bytes available at the end of the buffer.
 */
static inline size_t net_buf_tailroom(struct net_buf *buf)
{
	return net_buf_simple_tailroom(&buf->b);
   13c36:	f103 000c 	add.w	r0, r3, #12
   13c3a:	f013 fecc 	bl	279d6 <net_buf_simple_tailroom>
		if (buf->len > net_buf_tailroom(conn->rx)) {
   13c3e:	4287      	cmp	r7, r0
   13c40:	d911      	bls.n	13c66 <bt_conn_recv+0xce>
			LOG_ERR("Not enough buffer space for L2CAP data");
   13c42:	2700      	movs	r7, #0
   13c44:	4b1c      	ldr	r3, [pc, #112]	; (13cb8 <bt_conn_recv+0x120>)
   13c46:	4632      	mov	r2, r6
   13c48:	4638      	mov	r0, r7
   13c4a:	4918      	ldr	r1, [pc, #96]	; (13cac <bt_conn_recv+0x114>)
   13c4c:	9302      	str	r3, [sp, #8]
   13c4e:	e9cd 7700 	strd	r7, r7, [sp]
   13c52:	463b      	mov	r3, r7
   13c54:	f012 fb4d 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
			bt_l2cap_recv(conn, conn->rx, false);
   13c58:	463a      	mov	r2, r7
   13c5a:	4620      	mov	r0, r4
   13c5c:	6921      	ldr	r1, [r4, #16]
   13c5e:	f000 fefd 	bl	14a5c <bt_l2cap_recv>
			conn->rx = NULL;
   13c62:	6127      	str	r7, [r4, #16]
   13c64:	e7e1      	b.n	13c2a <bt_conn_recv+0x92>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   13c66:	6920      	ldr	r0, [r4, #16]
   13c68:	8a2a      	ldrh	r2, [r5, #16]
   13c6a:	68e9      	ldr	r1, [r5, #12]
   13c6c:	300c      	adds	r0, #12
   13c6e:	f013 feba 	bl	279e6 <net_buf_simple_add_mem>
		net_buf_unref(buf);
   13c72:	4628      	mov	r0, r5
   13c74:	f005 fa06 	bl	19084 <net_buf_unref>
		break;
   13c78:	e7a9      	b.n	13bce <bt_conn_recv+0x36>
		LOG_ERR("Unexpected ACL flags (0x%02x)", flags);
   13c7a:	4b10      	ldr	r3, [pc, #64]	; (13cbc <bt_conn_recv+0x124>)
   13c7c:	2201      	movs	r2, #1
   13c7e:	9302      	str	r3, [sp, #8]
   13c80:	2300      	movs	r3, #0
   13c82:	490a      	ldr	r1, [pc, #40]	; (13cac <bt_conn_recv+0x114>)
   13c84:	4618      	mov	r0, r3
   13c86:	e9cd 3300 	strd	r3, r3, [sp]
	switch (flags) {
   13c8a:	9603      	str	r6, [sp, #12]
		LOG_ERR("Unexpected ACL flags (0x%02x)", flags);
   13c8c:	f012 fb31 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
   13c90:	e7c5      	b.n	13c1e <bt_conn_recv+0x86>
	conn->rx = NULL;
   13c92:	2300      	movs	r3, #0
	bt_l2cap_recv(conn, buf, true);
   13c94:	2201      	movs	r2, #1
   13c96:	4620      	mov	r0, r4
	conn->rx = NULL;
   13c98:	6123      	str	r3, [r4, #16]
}
   13c9a:	b007      	add	sp, #28
   13c9c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_l2cap_recv(conn, buf, true);
   13ca0:	f000 bedc 	b.w	14a5c <bt_l2cap_recv>
}
   13ca4:	b007      	add	sp, #28
   13ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13ca8:	0002df11 	.word	0x0002df11
   13cac:	0002a3dc 	.word	0x0002a3dc
   13cb0:	0002df91 	.word	0x0002df91
   13cb4:	0002df2e 	.word	0x0002df2e
   13cb8:	0002df4c 	.word	0x0002df4c
   13cbc:	0002df73 	.word	0x0002df73

00013cc0 <bt_conn_send_cb>:
{
   13cc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13cc4:	4699      	mov	r9, r3
	if (conn->state != BT_CONN_CONNECTED) {
   13cc6:	7b43      	ldrb	r3, [r0, #13]
{
   13cc8:	4606      	mov	r6, r0
	if (conn->state != BT_CONN_CONNECTED) {
   13cca:	2b07      	cmp	r3, #7
{
   13ccc:	4688      	mov	r8, r1
   13cce:	4617      	mov	r7, r2
   13cd0:	b085      	sub	sp, #20
	if (conn->state != BT_CONN_CONNECTED) {
   13cd2:	d00c      	beq.n	13cee <bt_conn_send_cb+0x2e>
		LOG_ERR("not connected!");
   13cd4:	4b28      	ldr	r3, [pc, #160]	; (13d78 <bt_conn_send_cb+0xb8>)
   13cd6:	2201      	movs	r2, #1
   13cd8:	9302      	str	r3, [sp, #8]
   13cda:	2300      	movs	r3, #0
   13cdc:	4927      	ldr	r1, [pc, #156]	; (13d7c <bt_conn_send_cb+0xbc>)
   13cde:	4618      	mov	r0, r3
   13ce0:	e9cd 3300 	strd	r3, r3, [sp]
   13ce4:	f012 fb05 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
		return -ENOTCONN;
   13ce8:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   13cec:	e01c      	b.n	13d28 <bt_conn_send_cb+0x68>
	if (cb) {
   13cee:	2a00      	cmp	r2, #0
   13cf0:	d03f      	beq.n	13d72 <bt_conn_send_cb+0xb2>
	return z_impl_z_current_get();
   13cf2:	f00d fe4d 	bl	21990 <z_impl_z_current_get>
	if (k_current_get() == &k_sys_work_q.thread) {
   13cf6:	4b22      	ldr	r3, [pc, #136]	; (13d80 <bt_conn_send_cb+0xc0>)
   13cf8:	4283      	cmp	r3, r0
	return z_impl_k_queue_get(queue, timeout);
   13cfa:	4822      	ldr	r0, [pc, #136]	; (13d84 <bt_conn_send_cb+0xc4>)
   13cfc:	bf07      	ittee	eq
   13cfe:	2200      	moveq	r2, #0
   13d00:	2300      	moveq	r3, #0
   13d02:	f04f 32ff 	movne.w	r2, #4294967295
   13d06:	f04f 33ff 	movne.w	r3, #4294967295
   13d0a:	f00b feaf 	bl	1fa6c <z_impl_k_queue_get>
   13d0e:	4604      	mov	r4, r0
		if (!tx) {
   13d10:	b968      	cbnz	r0, 13d2e <bt_conn_send_cb+0x6e>
			LOG_ERR("Unable to allocate TX context");
   13d12:	4b1d      	ldr	r3, [pc, #116]	; (13d88 <bt_conn_send_cb+0xc8>)
   13d14:	9000      	str	r0, [sp, #0]
   13d16:	e9cd 0301 	strd	r0, r3, [sp, #4]
   13d1a:	2201      	movs	r2, #1
   13d1c:	4603      	mov	r3, r0
   13d1e:	4917      	ldr	r1, [pc, #92]	; (13d7c <bt_conn_send_cb+0xbc>)
   13d20:	f012 fae7 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
			return -ENOBUFS;
   13d24:	f06f 0068 	mvn.w	r0, #104	; 0x68
}
   13d28:	b005      	add	sp, #20
   13d2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (conn->state != BT_CONN_CONNECTED) {
   13d2e:	7b73      	ldrb	r3, [r6, #13]
   13d30:	2500      	movs	r5, #0
   13d32:	2b07      	cmp	r3, #7
   13d34:	d011      	beq.n	13d5a <bt_conn_send_cb+0x9a>
			LOG_WRN("Disconnected while allocating context");
   13d36:	4b15      	ldr	r3, [pc, #84]	; (13d8c <bt_conn_send_cb+0xcc>)
   13d38:	4628      	mov	r0, r5
   13d3a:	e9cd 5301 	strd	r5, r3, [sp, #4]
   13d3e:	2202      	movs	r2, #2
   13d40:	462b      	mov	r3, r5
   13d42:	490e      	ldr	r1, [pc, #56]	; (13d7c <bt_conn_send_cb+0xbc>)
   13d44:	9500      	str	r5, [sp, #0]
   13d46:	f012 fad4 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
	k_fifo_put(&free_tx, tx);
   13d4a:	4621      	mov	r1, r4
	tx->user_data = NULL;
   13d4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
	k_fifo_put(&free_tx, tx);
   13d50:	480c      	ldr	r0, [pc, #48]	; (13d84 <bt_conn_send_cb+0xc4>)
	tx->pending_no_cb = 0U;
   13d52:	60e5      	str	r5, [r4, #12]
	k_fifo_put(&free_tx, tx);
   13d54:	f015 f9f6 	bl	29144 <k_queue_append>
}
   13d58:	e7c6      	b.n	13ce8 <bt_conn_send_cb+0x28>
		tx->user_data = user_data;
   13d5a:	e9c0 7901 	strd	r7, r9, [r0, #4]
		tx->pending_no_cb = 0U;
   13d5e:	60c5      	str	r5, [r0, #12]
	net_buf_put(&conn->tx_queue, buf);
   13d60:	f106 0038 	add.w	r0, r6, #56	; 0x38
   13d64:	4641      	mov	r1, r8
		tx_data(buf)->tx = tx;
   13d66:	f8c8 4018 	str.w	r4, [r8, #24]
	net_buf_put(&conn->tx_queue, buf);
   13d6a:	f005 f965 	bl	19038 <net_buf_put>
	return 0;
   13d6e:	2000      	movs	r0, #0
   13d70:	e7da      	b.n	13d28 <bt_conn_send_cb+0x68>
   13d72:	4614      	mov	r4, r2
   13d74:	e7f4      	b.n	13d60 <bt_conn_send_cb+0xa0>
   13d76:	bf00      	nop
   13d78:	0002dfac 	.word	0x0002dfac
   13d7c:	0002a3dc 	.word	0x0002a3dc
   13d80:	20009c78 	.word	0x20009c78
   13d84:	20008bcc 	.word	0x20008bcc
   13d88:	0002dfbb 	.word	0x0002dfbb
   13d8c:	0002dfd9 	.word	0x0002dfd9

00013d90 <bt_conn_prepare_events>:
{
   13d90:	b570      	push	{r4, r5, r6, lr}
   13d92:	4604      	mov	r4, r0
	z_impl_k_poll_signal_init(sig);
   13d94:	4817      	ldr	r0, [pc, #92]	; (13df4 <bt_conn_prepare_events+0x64>)
   13d96:	f015 fb7d 	bl	29494 <z_impl_k_poll_signal_init>
	k_poll_event_init(&events[ev_count++], K_POLL_TYPE_SIGNAL,
   13d9a:	2200      	movs	r2, #0
   13d9c:	2101      	movs	r1, #1
   13d9e:	4620      	mov	r0, r4
   13da0:	4b14      	ldr	r3, [pc, #80]	; (13df4 <bt_conn_prepare_events+0x64>)
   13da2:	f00e fcfd 	bl	227a0 <k_poll_event_init>
		if (!conn_prepare_events(conn, &events[ev_count])) {
   13da6:	f104 0614 	add.w	r6, r4, #20
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   13daa:	4b13      	ldr	r3, [pc, #76]	; (13df8 <bt_conn_prepare_events+0x68>)
   13dac:	e8d3 2faf 	lda	r2, [r3]
	if (!atomic_get(&conn->ref)) {
   13db0:	b90a      	cbnz	r2, 13db6 <bt_conn_prepare_events+0x26>
	k_poll_event_init(&events[ev_count++], K_POLL_TYPE_SIGNAL,
   13db2:	2001      	movs	r0, #1
}
   13db4:	bd70      	pop	{r4, r5, r6, pc}
	if (conn->state == BT_CONN_DISCONNECTED &&
   13db6:	f1a3 05c4 	sub.w	r5, r3, #196	; 0xc4
   13dba:	f813 3cb7 	ldrb.w	r3, [r3, #-183]
   13dbe:	b953      	cbnz	r3, 13dd6 <bt_conn_prepare_events+0x46>
   13dc0:	f06f 0140 	mvn.w	r1, #64	; 0x40
   13dc4:	1d28      	adds	r0, r5, #4
   13dc6:	f012 fa89 	bl	262dc <atomic_and>
   13dca:	0643      	lsls	r3, r0, #25
   13dcc:	d503      	bpl.n	13dd6 <bt_conn_prepare_events+0x46>
		conn_cleanup(conn);
   13dce:	4628      	mov	r0, r5
   13dd0:	f7ff fe98 	bl	13b04 <conn_cleanup>
		return -ENOTCONN;
   13dd4:	e7ed      	b.n	13db2 <bt_conn_prepare_events+0x22>
	if (conn->state != BT_CONN_CONNECTED) {
   13dd6:	7b6b      	ldrb	r3, [r5, #13]
   13dd8:	2b07      	cmp	r3, #7
   13dda:	d1ea      	bne.n	13db2 <bt_conn_prepare_events+0x22>
	k_poll_event_init(&events[0],
   13ddc:	4630      	mov	r0, r6
   13dde:	4b07      	ldr	r3, [pc, #28]	; (13dfc <bt_conn_prepare_events+0x6c>)
   13de0:	2200      	movs	r2, #0
   13de2:	2104      	movs	r1, #4
   13de4:	f00e fcdc 	bl	227a0 <k_poll_event_init>
	events[0].tag = BT_EVENT_CONN_TX_QUEUE;
   13de8:	2301      	movs	r3, #1
			ev_count++;
   13dea:	2002      	movs	r0, #2
	events[0].tag = BT_EVENT_CONN_TX_QUEUE;
   13dec:	f884 3020 	strb.w	r3, [r4, #32]
	return ev_count;
   13df0:	e7e0      	b.n	13db4 <bt_conn_prepare_events+0x24>
   13df2:	bf00      	nop
   13df4:	200084b8 	.word	0x200084b8
   13df8:	200098bc 	.word	0x200098bc
   13dfc:	20009830 	.word	0x20009830

00013e00 <bt_conn_ref>:
{
   13e00:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(conn);
   13e02:	b180      	cbz	r0, 13e26 <bt_conn_ref+0x26>
		old = atomic_get(&conn->ref);
   13e04:	f100 02c4 	add.w	r2, r0, #196	; 0xc4
   13e08:	e8d2 3faf 	lda	r3, [r2]
		if (!old) {
   13e0c:	b1bb      	cbz	r3, 13e3e <bt_conn_ref+0x3e>
	} while (!atomic_cas(&conn->ref, old, old + 1));
   13e0e:	1c59      	adds	r1, r3, #1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   13e10:	e8d2 4fef 	ldaex	r4, [r2]
   13e14:	429c      	cmp	r4, r3
   13e16:	d104      	bne.n	13e22 <bt_conn_ref+0x22>
   13e18:	e8c2 1fec 	stlex	ip, r1, [r2]
   13e1c:	f1bc 0f00 	cmp.w	ip, #0
   13e20:	d1f6      	bne.n	13e10 <bt_conn_ref+0x10>
   13e22:	d1f1      	bne.n	13e08 <bt_conn_ref+0x8>
}
   13e24:	bd10      	pop	{r4, pc}
	__ASSERT_NO_MSG(conn);
   13e26:	4907      	ldr	r1, [pc, #28]	; (13e44 <bt_conn_ref+0x44>)
   13e28:	4807      	ldr	r0, [pc, #28]	; (13e48 <bt_conn_ref+0x48>)
   13e2a:	f240 437c 	movw	r3, #1148	; 0x47c
   13e2e:	4a07      	ldr	r2, [pc, #28]	; (13e4c <bt_conn_ref+0x4c>)
   13e30:	f010 fdeb 	bl	24a0a <assert_print>
   13e34:	f240 417c 	movw	r1, #1148	; 0x47c
   13e38:	4804      	ldr	r0, [pc, #16]	; (13e4c <bt_conn_ref+0x4c>)
   13e3a:	f010 fddf 	bl	249fc <assert_post_action>
			return NULL;
   13e3e:	4618      	mov	r0, r3
   13e40:	e7f0      	b.n	13e24 <bt_conn_ref+0x24>
   13e42:	bf00      	nop
   13e44:	0002d6fd 	.word	0x0002d6fd
   13e48:	0002b3a9 	.word	0x0002b3a9
   13e4c:	0002de5c 	.word	0x0002de5c

00013e50 <bt_conn_unref>:
{
   13e50:	b510      	push	{r4, lr}
	old = atomic_dec(&conn->ref);
   13e52:	f100 03c4 	add.w	r3, r0, #196	; 0xc4
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
   13e56:	e8d3 2fef 	ldaex	r2, [r3]
   13e5a:	1e51      	subs	r1, r2, #1
   13e5c:	e8c3 1fe4 	stlex	r4, r1, [r3]
   13e60:	2c00      	cmp	r4, #0
   13e62:	d1f8      	bne.n	13e56 <bt_conn_unref+0x6>
	__ASSERT(old > 0, "Conn reference counter is 0");
   13e64:	2a00      	cmp	r2, #0
   13e66:	dc0e      	bgt.n	13e86 <bt_conn_unref+0x36>
   13e68:	490d      	ldr	r1, [pc, #52]	; (13ea0 <bt_conn_unref+0x50>)
   13e6a:	f44f 6393 	mov.w	r3, #1176	; 0x498
   13e6e:	4a0d      	ldr	r2, [pc, #52]	; (13ea4 <bt_conn_unref+0x54>)
   13e70:	480d      	ldr	r0, [pc, #52]	; (13ea8 <bt_conn_unref+0x58>)
   13e72:	f010 fdca 	bl	24a0a <assert_print>
   13e76:	480d      	ldr	r0, [pc, #52]	; (13eac <bt_conn_unref+0x5c>)
   13e78:	f010 fdc7 	bl	24a0a <assert_print>
   13e7c:	f44f 6193 	mov.w	r1, #1176	; 0x498
   13e80:	4808      	ldr	r0, [pc, #32]	; (13ea4 <bt_conn_unref+0x54>)
   13e82:	f010 fdbb 	bl	249fc <assert_post_action>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn->type == BT_CONN_TYPE_LE &&
   13e86:	f240 1201 	movw	r2, #257	; 0x101
   13e8a:	8841      	ldrh	r1, [r0, #2]
   13e8c:	4291      	cmp	r1, r2
   13e8e:	d106      	bne.n	13e9e <bt_conn_unref+0x4e>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   13e90:	e8d3 3faf 	lda	r3, [r3]
	    conn->role == BT_CONN_ROLE_PERIPHERAL && atomic_get(&conn->ref) == 0) {
   13e94:	b91b      	cbnz	r3, 13e9e <bt_conn_unref+0x4e>
}
   13e96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		bt_le_adv_resume();
   13e9a:	f7ff baa9 	b.w	133f0 <bt_le_adv_resume>
}
   13e9e:	bd10      	pop	{r4, pc}
   13ea0:	0002dfff 	.word	0x0002dfff
   13ea4:	0002de5c 	.word	0x0002de5c
   13ea8:	0002b3a9 	.word	0x0002b3a9
   13eac:	0002e007 	.word	0x0002e007

00013eb0 <bt_conn_lookup_handle>:
{
   13eb0:	4602      	mov	r2, r0
	conn = conn_lookup_handle(acl_conns, ARRAY_SIZE(acl_conns), handle);
   13eb2:	2101      	movs	r1, #1
   13eb4:	4801      	ldr	r0, [pc, #4]	; (13ebc <bt_conn_lookup_handle+0xc>)
   13eb6:	f012 ba37 	b.w	26328 <conn_lookup_handle>
   13eba:	bf00      	nop
   13ebc:	200097f8 	.word	0x200097f8

00013ec0 <bt_conn_set_state>:
{
   13ec0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if (conn->state == state) {
   13ec2:	7b46      	ldrb	r6, [r0, #13]
{
   13ec4:	4604      	mov	r4, r0
	if (conn->state == state) {
   13ec6:	428e      	cmp	r6, r1
{
   13ec8:	460d      	mov	r5, r1
	if (conn->state == state) {
   13eca:	d111      	bne.n	13ef0 <bt_conn_set_state+0x30>
	switch (state) {
   13ecc:	2e08      	cmp	r6, #8
   13ece:	bf96      	itet	ls
   13ed0:	4b65      	ldrls	r3, [pc, #404]	; (14068 <bt_conn_set_state+0x1a8>)
	if (conn->state == state) {
   13ed2:	4b66      	ldrhi	r3, [pc, #408]	; (1406c <bt_conn_set_state+0x1ac>)
   13ed4:	f853 3026 	ldrls.w	r3, [r3, r6, lsl #2]
		LOG_WRN("no transition %s", state2str(state));
   13ed8:	9303      	str	r3, [sp, #12]
   13eda:	4b65      	ldr	r3, [pc, #404]	; (14070 <bt_conn_set_state+0x1b0>)
		LOG_WRN("no valid (%u) state was set", state);
   13edc:	9302      	str	r3, [sp, #8]
   13ede:	2300      	movs	r3, #0
   13ee0:	2202      	movs	r2, #2
   13ee2:	4618      	mov	r0, r3
   13ee4:	e9cd 3300 	strd	r3, r3, [sp]
   13ee8:	4962      	ldr	r1, [pc, #392]	; (14074 <bt_conn_set_state+0x1b4>)
   13eea:	f012 fa02 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
   13eee:	e098      	b.n	14022 <bt_conn_set_state+0x162>
	conn->state = state;
   13ef0:	7341      	strb	r1, [r0, #13]
	switch (old_state) {
   13ef2:	b926      	cbnz	r6, 13efe <bt_conn_set_state+0x3e>
		if (conn->type != BT_CONN_TYPE_ISO) {
   13ef4:	7883      	ldrb	r3, [r0, #2]
   13ef6:	2b08      	cmp	r3, #8
   13ef8:	d001      	beq.n	13efe <bt_conn_set_state+0x3e>
			bt_conn_ref(conn);
   13efa:	f7ff ff81 	bl	13e00 <bt_conn_ref>
	switch (conn->state) {
   13efe:	7b63      	ldrb	r3, [r4, #13]
   13f00:	2b08      	cmp	r3, #8
   13f02:	f200 80ad 	bhi.w	14060 <bt_conn_set_state+0x1a0>
   13f06:	e8df f003 	tbb	[pc, r3]
   13f0a:	053a      	.short	0x053a
   13f0c:	8c8c8c8c 	.word	0x8c8c8c8c
   13f10:	1c8c      	.short	0x1c8c
   13f12:	8c          	.byte	0x8c
   13f13:	00          	.byte	0x00
		tx->pending_no_cb = 0U;
   13f14:	2600      	movs	r6, #0
	z_impl_k_sem_give(sem);
   13f16:	4d58      	ldr	r5, [pc, #352]	; (14078 <bt_conn_set_state+0x1b8>)
	__asm__ volatile(
   13f18:	f04f 0220 	mov.w	r2, #32
   13f1c:	f3ef 8311 	mrs	r3, BASEPRI
   13f20:	f382 8812 	msr	BASEPRI_MAX, r2
   13f24:	f3bf 8f6f 	isb	sy
		if (conn->pending_no_cb) {
   13f28:	69e2      	ldr	r2, [r4, #28]
   13f2a:	2a00      	cmp	r2, #0
   13f2c:	d073      	beq.n	14016 <bt_conn_set_state+0x156>
			conn->pending_no_cb--;
   13f2e:	3a01      	subs	r2, #1
   13f30:	61e2      	str	r2, [r4, #28]
	__asm__ volatile(
   13f32:	f383 8811 	msr	BASEPRI, r3
   13f36:	f3bf 8f6f 	isb	sy
   13f3a:	4628      	mov	r0, r5
   13f3c:	f00b fe00 	bl	1fb40 <z_impl_k_sem_give>
}
   13f40:	e7ea      	b.n	13f18 <bt_conn_set_state+0x58>
		if (conn->type == BT_CONN_TYPE_SCO) {
   13f42:	78a3      	ldrb	r3, [r4, #2]
   13f44:	2b04      	cmp	r3, #4
   13f46:	d06c      	beq.n	14022 <bt_conn_set_state+0x162>
	z_impl_k_queue_init(queue);
   13f48:	f104 0038 	add.w	r0, r4, #56	; 0x38
   13f4c:	f015 f8ed 	bl	2912a <z_impl_k_queue_init>
	return z_impl_k_poll_signal_raise(sig, result);
   13f50:	2100      	movs	r1, #0
   13f52:	484a      	ldr	r0, [pc, #296]	; (1407c <bt_conn_set_state+0x1bc>)
   13f54:	f00e fd42 	bl	229dc <z_impl_k_poll_signal_raise>
	list->head = NULL;
   13f58:	2300      	movs	r3, #0
	list->tail = NULL;
   13f5a:	e9c4 3315 	strd	r3, r3, [r4, #84]	; 0x54
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   13f5e:	78e3      	ldrb	r3, [r4, #3]
   13f60:	2b01      	cmp	r3, #1
   13f62:	d15e      	bne.n	14022 <bt_conn_set_state+0x162>
			conn->le.conn_param_retry_countdown =
   13f64:	2303      	movs	r3, #3
			k_work_schedule(&conn->deferred_work,
   13f66:	f44f 3220 	mov.w	r2, #163840	; 0x28000
			conn->le.conn_param_retry_countdown =
   13f6a:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
			k_work_schedule(&conn->deferred_work,
   13f6e:	2300      	movs	r3, #0
   13f70:	f104 0060 	add.w	r0, r4, #96	; 0x60
}
   13f74:	b004      	add	sp, #16
   13f76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			k_work_schedule(&conn->deferred_work,
   13f7a:	f00c bb07 	b.w	2058c <k_work_schedule>
		if (conn->type == BT_CONN_TYPE_SCO) {
   13f7e:	78a3      	ldrb	r3, [r4, #2]
   13f80:	2b04      	cmp	r3, #4
   13f82:	d105      	bne.n	13f90 <bt_conn_set_state+0xd0>
			bt_conn_unref(conn);
   13f84:	4620      	mov	r0, r4
}
   13f86:	b004      	add	sp, #16
   13f88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			bt_conn_unref(conn);
   13f8c:	f7ff bf60 	b.w	13e50 <bt_conn_unref>
		switch (old_state) {
   13f90:	2e08      	cmp	r6, #8
   13f92:	d846      	bhi.n	14022 <bt_conn_set_state+0x162>
   13f94:	a301      	add	r3, pc, #4	; (adr r3, 13f9c <bt_conn_set_state+0xdc>)
   13f96:	f853 f026 	ldr.w	pc, [r3, r6, lsl #2]
   13f9a:	bf00      	nop
   13f9c:	00014011 	.word	0x00014011
   13fa0:	00013fc1 	.word	0x00013fc1
   13fa4:	00014003 	.word	0x00014003
   13fa8:	00013f85 	.word	0x00013f85
   13fac:	00013f85 	.word	0x00013f85
   13fb0:	00014003 	.word	0x00014003
   13fb4:	00014003 	.word	0x00014003
   13fb8:	00014023 	.word	0x00014023
   13fbc:	00014011 	.word	0x00014011
			tx_notify(conn);
   13fc0:	4620      	mov	r0, r4
   13fc2:	f7ff fc6b 	bl	1389c <tx_notify>
			if ((conn->type == BT_CONN_TYPE_LE) &&
   13fc6:	78a3      	ldrb	r3, [r4, #2]
   13fc8:	2b01      	cmp	r3, #1
   13fca:	d10a      	bne.n	13fe2 <bt_conn_set_state+0x122>
			    (k_work_delayable_busy_get(&conn->deferred_work) &
   13fcc:	f104 0560 	add.w	r5, r4, #96	; 0x60
   13fd0:	4628      	mov	r0, r5
   13fd2:	f015 f940 	bl	29256 <k_work_delayable_busy_get>
			if ((conn->type == BT_CONN_TYPE_LE) &&
   13fd6:	f010 0f0c 	tst.w	r0, #12
   13fda:	d002      	beq.n	13fe2 <bt_conn_set_state+0x122>
				k_work_cancel_delayable(&conn->deferred_work);
   13fdc:	4628      	mov	r0, r5
   13fde:	f00c fb55 	bl	2068c <k_work_cancel_delayable>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   13fe2:	3404      	adds	r4, #4
   13fe4:	e8d4 3fef 	ldaex	r3, [r4]
   13fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13fec:	e8c4 3fe2 	stlex	r2, r3, [r4]
   13ff0:	2a00      	cmp	r2, #0
   13ff2:	d1f7      	bne.n	13fe4 <bt_conn_set_state+0x124>
   13ff4:	2100      	movs	r1, #0
   13ff6:	4821      	ldr	r0, [pc, #132]	; (1407c <bt_conn_set_state+0x1bc>)
}
   13ff8:	b004      	add	sp, #16
   13ffa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   13ffe:	f00e bced 	b.w	229dc <z_impl_k_poll_signal_raise>
			if (conn->err) {
   14002:	7b23      	ldrb	r3, [r4, #12]
   14004:	2b00      	cmp	r3, #0
   14006:	d0bd      	beq.n	13f84 <bt_conn_set_state+0xc4>
				notify_connected(conn);
   14008:	4620      	mov	r0, r4
   1400a:	f7ff fc11 	bl	13830 <notify_connected>
   1400e:	e7b9      	b.n	13f84 <bt_conn_set_state+0xc4>
			LOG_WRN("Invalid (%u) old state", state);
   14010:	4b1b      	ldr	r3, [pc, #108]	; (14080 <bt_conn_set_state+0x1c0>)
   14012:	9503      	str	r5, [sp, #12]
   14014:	e762      	b.n	13edc <bt_conn_set_state+0x1c>
	return list->head;
   14016:	6961      	ldr	r1, [r4, #20]
Z_GENLIST_GET(slist, snode)
   14018:	b929      	cbnz	r1, 14026 <bt_conn_set_state+0x166>
   1401a:	f383 8811 	msr	BASEPRI, r3
   1401e:	f3bf 8f6f 	isb	sy
}
   14022:	b004      	add	sp, #16
   14024:	bd70      	pop	{r4, r5, r6, pc}
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   14026:	69a0      	ldr	r0, [r4, #24]
	return node->next;
   14028:	680a      	ldr	r2, [r1, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1402a:	4281      	cmp	r1, r0
	list->tail = node;
   1402c:	bf08      	it	eq
   1402e:	61a2      	streq	r2, [r4, #24]
	list->head = node;
   14030:	6162      	str	r2, [r4, #20]
   14032:	f383 8811 	msr	BASEPRI, r3
   14036:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   1403a:	f04f 0220 	mov.w	r2, #32
   1403e:	f3ef 8311 	mrs	r3, BASEPRI
   14042:	f382 8812 	msr	BASEPRI_MAX, r2
   14046:	f3bf 8f6f 	isb	sy
		conn->pending_no_cb = tx->pending_no_cb;
   1404a:	68ca      	ldr	r2, [r1, #12]
   1404c:	61e2      	str	r2, [r4, #28]
		tx->pending_no_cb = 0U;
   1404e:	60ce      	str	r6, [r1, #12]
	__asm__ volatile(
   14050:	f383 8811 	msr	BASEPRI, r3
   14054:	f3bf 8f6f 	isb	sy
		conn_tx_destroy(conn, tx);
   14058:	4620      	mov	r0, r4
   1405a:	f7ff fc4f 	bl	138fc <conn_tx_destroy>
   1405e:	e76c      	b.n	13f3a <bt_conn_set_state+0x7a>
		LOG_WRN("no valid (%u) state was set", state);
   14060:	4b08      	ldr	r3, [pc, #32]	; (14084 <bt_conn_set_state+0x1c4>)
   14062:	9503      	str	r5, [sp, #12]
   14064:	e73a      	b.n	13edc <bt_conn_set_state+0x1c>
   14066:	bf00      	nop
   14068:	0002ad2c 	.word	0x0002ad2c
   1406c:	0002e025 	.word	0x0002e025
   14070:	0002e02f 	.word	0x0002e02f
   14074:	0002a3dc 	.word	0x0002a3dc
   14078:	20008100 	.word	0x20008100
   1407c:	200084b8 	.word	0x200084b8
   14080:	0002e040 	.word	0x0002e040
   14084:	0002e057 	.word	0x0002e057

00014088 <bt_conn_index>:
		index = conn - acl_conns;
   14088:	4a0c      	ldr	r2, [pc, #48]	; (140bc <bt_conn_index+0x34>)
{
   1408a:	b508      	push	{r3, lr}
		index = conn - acl_conns;
   1408c:	490c      	ldr	r1, [pc, #48]	; (140c0 <bt_conn_index+0x38>)
   1408e:	1a83      	subs	r3, r0, r2
   14090:	10db      	asrs	r3, r3, #3
		__ASSERT(index >= 0 && index < ARRAY_SIZE(acl_conns),
   14092:	4290      	cmp	r0, r2
		index = conn - acl_conns;
   14094:	fb01 f303 	mul.w	r3, r1, r3
		__ASSERT(index >= 0 && index < ARRAY_SIZE(acl_conns),
   14098:	d00e      	beq.n	140b8 <bt_conn_index+0x30>
   1409a:	490a      	ldr	r1, [pc, #40]	; (140c4 <bt_conn_index+0x3c>)
   1409c:	f240 43b6 	movw	r3, #1206	; 0x4b6
   140a0:	4a09      	ldr	r2, [pc, #36]	; (140c8 <bt_conn_index+0x40>)
   140a2:	480a      	ldr	r0, [pc, #40]	; (140cc <bt_conn_index+0x44>)
   140a4:	f010 fcb1 	bl	24a0a <assert_print>
   140a8:	4809      	ldr	r0, [pc, #36]	; (140d0 <bt_conn_index+0x48>)
   140aa:	f010 fcae 	bl	24a0a <assert_print>
   140ae:	f240 41b6 	movw	r1, #1206	; 0x4b6
   140b2:	4805      	ldr	r0, [pc, #20]	; (140c8 <bt_conn_index+0x40>)
   140b4:	f010 fca2 	bl	249fc <assert_post_action>
}
   140b8:	b2d8      	uxtb	r0, r3
   140ba:	bd08      	pop	{r3, pc}
   140bc:	200097f8 	.word	0x200097f8
   140c0:	c28f5c29 	.word	0xc28f5c29
   140c4:	0002e073 	.word	0x0002e073
   140c8:	0002de5c 	.word	0x0002de5c
   140cc:	0002b3a9 	.word	0x0002b3a9
   140d0:	0002e13c 	.word	0x0002e13c

000140d4 <bt_conn_create_pdu_timeout>:
{
   140d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   140d6:	b085      	sub	sp, #20
   140d8:	4604      	mov	r4, r0
   140da:	460d      	mov	r5, r1
   140dc:	4617      	mov	r7, r2
   140de:	461e      	mov	r6, r3
	__ASSERT_NO_MSG(!k_is_in_isr());
   140e0:	f014 fff4 	bl	290cc <k_is_in_isr>
   140e4:	b158      	cbz	r0, 140fe <bt_conn_create_pdu_timeout+0x2a>
   140e6:	4914      	ldr	r1, [pc, #80]	; (14138 <bt_conn_create_pdu_timeout+0x64>)
   140e8:	4814      	ldr	r0, [pc, #80]	; (1413c <bt_conn_create_pdu_timeout+0x68>)
   140ea:	f240 43d2 	movw	r3, #1234	; 0x4d2
   140ee:	4a14      	ldr	r2, [pc, #80]	; (14140 <bt_conn_create_pdu_timeout+0x6c>)
   140f0:	f010 fc8b 	bl	24a0a <assert_print>
   140f4:	f240 41d2 	movw	r1, #1234	; 0x4d2
   140f8:	4811      	ldr	r0, [pc, #68]	; (14140 <bt_conn_create_pdu_timeout+0x6c>)
   140fa:	f010 fc7f 	bl	249fc <assert_post_action>
	return net_buf_alloc_fixed(pool, timeout);
   140fe:	4911      	ldr	r1, [pc, #68]	; (14144 <bt_conn_create_pdu_timeout+0x70>)
   14100:	463a      	mov	r2, r7
   14102:	2c00      	cmp	r4, #0
   14104:	bf14      	ite	ne
   14106:	4620      	movne	r0, r4
   14108:	4608      	moveq	r0, r1
   1410a:	4633      	mov	r3, r6
   1410c:	f013 fc49 	bl	279a2 <net_buf_alloc_fixed>
	if (!buf) {
   14110:	4604      	mov	r4, r0
   14112:	b958      	cbnz	r0, 1412c <bt_conn_create_pdu_timeout+0x58>
		LOG_WRN("Unable to allocate buffer within timeout");
   14114:	4b0c      	ldr	r3, [pc, #48]	; (14148 <bt_conn_create_pdu_timeout+0x74>)
   14116:	2202      	movs	r2, #2
   14118:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1411c:	490b      	ldr	r1, [pc, #44]	; (1414c <bt_conn_create_pdu_timeout+0x78>)
   1411e:	4603      	mov	r3, r0
   14120:	9000      	str	r0, [sp, #0]
   14122:	f012 f8e6 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
}
   14126:	4620      	mov	r0, r4
   14128:	b005      	add	sp, #20
   1412a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	net_buf_simple_reserve(&buf->b, reserve);
   1412c:	1d69      	adds	r1, r5, #5
   1412e:	300c      	adds	r0, #12
   14130:	f004 fe96 	bl	18e60 <net_buf_simple_reserve>
	return buf;
   14134:	e7f7      	b.n	14126 <bt_conn_create_pdu_timeout+0x52>
   14136:	bf00      	nop
   14138:	0002e156 	.word	0x0002e156
   1413c:	0002b3a9 	.word	0x0002b3a9
   14140:	0002de5c 	.word	0x0002de5c
   14144:	20008c1c 	.word	0x20008c1c
   14148:	0002e165 	.word	0x0002e165
   1414c:	0002a3dc 	.word	0x0002a3dc

00014150 <notify_le_param_updated>:
	}
}
#endif /* defined(CONFIG_BT_REMOTE_INFO) */

void notify_le_param_updated(struct bt_conn *conn)
{
   14150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14152:	4604      	mov	r4, r0
	struct bt_conn_cb *cb;

	/* If new connection parameters meet requirement of pending
	 * parameters don't send peripheral conn param request anymore on timeout
	 */
	if (atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET) &&
   14154:	3004      	adds	r0, #4
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   14156:	e8d0 3faf 	lda	r3, [r0]
   1415a:	059b      	lsls	r3, r3, #22
   1415c:	d511      	bpl.n	14182 <notify_le_param_updated+0x32>
	    conn->le.interval >= conn->le.interval_min &&
   1415e:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
	if (atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET) &&
   14162:	f8b4 20a8 	ldrh.w	r2, [r4, #168]	; 0xa8
   14166:	429a      	cmp	r2, r3
   14168:	d80b      	bhi.n	14182 <notify_le_param_updated+0x32>
	    conn->le.interval >= conn->le.interval_min &&
   1416a:	f8b4 20aa 	ldrh.w	r2, [r4, #170]	; 0xaa
   1416e:	429a      	cmp	r2, r3
   14170:	d307      	bcc.n	14182 <notify_le_param_updated+0x32>
	    conn->le.interval <= conn->le.interval_max &&
	    conn->le.latency == conn->le.pending_latency &&
   14172:	e9d4 232b 	ldrd	r2, r3, [r4, #172]	; 0xac
   14176:	429a      	cmp	r2, r3
   14178:	d103      	bne.n	14182 <notify_le_param_updated+0x32>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1417a:	f46f 7100 	mvn.w	r1, #512	; 0x200
   1417e:	f012 f8ad 	bl	262dc <atomic_and>
	    conn->le.timeout == conn->le.pending_timeout) {
		atomic_clear_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET);
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   14182:	4b18      	ldr	r3, [pc, #96]	; (141e4 <notify_le_param_updated+0x94>)
   14184:	681d      	ldr	r5, [r3, #0]
   14186:	b995      	cbnz	r5, 141ae <notify_le_param_updated+0x5e>
					     conn->le.latency,
					     conn->le.timeout);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14188:	4d17      	ldr	r5, [pc, #92]	; (141e8 <notify_le_param_updated+0x98>)
   1418a:	4f18      	ldr	r7, [pc, #96]	; (141ec <notify_le_param_updated+0x9c>)
   1418c:	42bd      	cmp	r5, r7
   1418e:	d926      	bls.n	141de <notify_le_param_updated+0x8e>
   14190:	4917      	ldr	r1, [pc, #92]	; (141f0 <notify_le_param_updated+0xa0>)
   14192:	f240 53a5 	movw	r3, #1445	; 0x5a5
   14196:	4a17      	ldr	r2, [pc, #92]	; (141f4 <notify_le_param_updated+0xa4>)
   14198:	4817      	ldr	r0, [pc, #92]	; (141f8 <notify_le_param_updated+0xa8>)
   1419a:	f010 fc36 	bl	24a0a <assert_print>
   1419e:	4817      	ldr	r0, [pc, #92]	; (141fc <notify_le_param_updated+0xac>)
   141a0:	f010 fc33 	bl	24a0a <assert_print>
   141a4:	f240 51a5 	movw	r1, #1445	; 0x5a5
   141a8:	4812      	ldr	r0, [pc, #72]	; (141f4 <notify_le_param_updated+0xa4>)
   141aa:	f010 fc27 	bl	249fc <assert_post_action>
		if (cb->le_param_updated) {
   141ae:	68ee      	ldr	r6, [r5, #12]
   141b0:	b13e      	cbz	r6, 141c2 <notify_le_param_updated+0x72>
			cb->le_param_updated(conn, conn->le.interval,
   141b2:	4620      	mov	r0, r4
   141b4:	f8b4 30ae 	ldrh.w	r3, [r4, #174]	; 0xae
   141b8:	f8b4 20ac 	ldrh.w	r2, [r4, #172]	; 0xac
   141bc:	f8b4 10a6 	ldrh.w	r1, [r4, #166]	; 0xa6
   141c0:	47b0      	blx	r6
	for (cb = callback_list; cb; cb = cb->_next) {
   141c2:	69ad      	ldr	r5, [r5, #24]
   141c4:	e7df      	b.n	14186 <notify_le_param_updated+0x36>
		if (cb->le_param_updated) {
   141c6:	68ee      	ldr	r6, [r5, #12]
   141c8:	b13e      	cbz	r6, 141da <notify_le_param_updated+0x8a>
			cb->le_param_updated(conn, conn->le.interval,
   141ca:	4620      	mov	r0, r4
   141cc:	f8b4 30ae 	ldrh.w	r3, [r4, #174]	; 0xae
   141d0:	f8b4 20ac 	ldrh.w	r2, [r4, #172]	; 0xac
   141d4:	f8b4 10a6 	ldrh.w	r1, [r4, #166]	; 0xa6
   141d8:	47b0      	blx	r6
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   141da:	351c      	adds	r5, #28
   141dc:	e7d6      	b.n	1418c <notify_le_param_updated+0x3c>
   141de:	d3f2      	bcc.n	141c6 <notify_le_param_updated+0x76>
					     conn->le.latency,
					     conn->le.timeout);
		}
	}
}
   141e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   141e2:	bf00      	nop
   141e4:	20020fdc 	.word	0x20020fdc
   141e8:	0002a368 	.word	0x0002a368
   141ec:	0002a384 	.word	0x0002a384
   141f0:	0002de8c 	.word	0x0002de8c
   141f4:	0002de5c 	.word	0x0002de5c
   141f8:	0002b3a9 	.word	0x0002b3a9
   141fc:	0002c375 	.word	0x0002c375

00014200 <le_param_req>:
	}
}
#endif

bool le_param_req(struct bt_conn *conn, struct bt_le_conn_param *param)
{
   14200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14204:	4607      	mov	r7, r0
	struct bt_conn_cb *cb;

	if (!bt_le_conn_params_valid(param)) {
   14206:	4608      	mov	r0, r1
{
   14208:	460c      	mov	r4, r1
	if (!bt_le_conn_params_valid(param)) {
   1420a:	f011 fe07 	bl	25e1c <bt_le_conn_params_valid>
   1420e:	4605      	mov	r5, r0
   14210:	b918      	cbnz	r0, 1421a <le_param_req+0x1a>
		return false;
   14212:	2500      	movs	r5, #0
		}
	}

	/* Default to accepting if there's no app callback */
	return true;
}
   14214:	4628      	mov	r0, r5
   14216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (cb = callback_list; cb; cb = cb->_next) {
   1421a:	4b1b      	ldr	r3, [pc, #108]	; (14288 <le_param_req+0x88>)
   1421c:	681e      	ldr	r6, [r3, #0]
   1421e:	b99e      	cbnz	r6, 14248 <le_param_req+0x48>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14220:	4e1a      	ldr	r6, [pc, #104]	; (1428c <le_param_req+0x8c>)
   14222:	f8df 806c 	ldr.w	r8, [pc, #108]	; 14290 <le_param_req+0x90>
   14226:	4546      	cmp	r6, r8
   14228:	d927      	bls.n	1427a <le_param_req+0x7a>
   1422a:	491a      	ldr	r1, [pc, #104]	; (14294 <le_param_req+0x94>)
   1422c:	f240 53ed 	movw	r3, #1517	; 0x5ed
   14230:	4a19      	ldr	r2, [pc, #100]	; (14298 <le_param_req+0x98>)
   14232:	481a      	ldr	r0, [pc, #104]	; (1429c <le_param_req+0x9c>)
   14234:	f010 fbe9 	bl	24a0a <assert_print>
   14238:	4819      	ldr	r0, [pc, #100]	; (142a0 <le_param_req+0xa0>)
   1423a:	f010 fbe6 	bl	24a0a <assert_print>
   1423e:	f240 51ed 	movw	r1, #1517	; 0x5ed
   14242:	4815      	ldr	r0, [pc, #84]	; (14298 <le_param_req+0x98>)
   14244:	f010 fbda 	bl	249fc <assert_post_action>
		if (!cb->le_param_req) {
   14248:	68b3      	ldr	r3, [r6, #8]
   1424a:	b90b      	cbnz	r3, 14250 <le_param_req+0x50>
	for (cb = callback_list; cb; cb = cb->_next) {
   1424c:	69b6      	ldr	r6, [r6, #24]
   1424e:	e7e6      	b.n	1421e <le_param_req+0x1e>
		if (!cb->le_param_req(conn, param)) {
   14250:	4621      	mov	r1, r4
   14252:	4638      	mov	r0, r7
   14254:	4798      	blx	r3
   14256:	2800      	cmp	r0, #0
   14258:	d0db      	beq.n	14212 <le_param_req+0x12>
		if (!bt_le_conn_params_valid(param)) {
   1425a:	4620      	mov	r0, r4
   1425c:	f011 fdde 	bl	25e1c <bt_le_conn_params_valid>
   14260:	2800      	cmp	r0, #0
   14262:	d1f3      	bne.n	1424c <le_param_req+0x4c>
   14264:	e7d5      	b.n	14212 <le_param_req+0x12>
		if (!cb->le_param_req(conn, param)) {
   14266:	4621      	mov	r1, r4
   14268:	4638      	mov	r0, r7
   1426a:	4798      	blx	r3
   1426c:	2800      	cmp	r0, #0
   1426e:	d0d0      	beq.n	14212 <le_param_req+0x12>
		if (!bt_le_conn_params_valid(param)) {
   14270:	4620      	mov	r0, r4
   14272:	f011 fdd3 	bl	25e1c <bt_le_conn_params_valid>
   14276:	b920      	cbnz	r0, 14282 <le_param_req+0x82>
   14278:	e7cb      	b.n	14212 <le_param_req+0x12>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1427a:	d2cb      	bcs.n	14214 <le_param_req+0x14>
		if (!cb->le_param_req) {
   1427c:	68b3      	ldr	r3, [r6, #8]
   1427e:	2b00      	cmp	r3, #0
   14280:	d1f1      	bne.n	14266 <le_param_req+0x66>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14282:	361c      	adds	r6, #28
   14284:	e7cf      	b.n	14226 <le_param_req+0x26>
   14286:	bf00      	nop
   14288:	20020fdc 	.word	0x20020fdc
   1428c:	0002a368 	.word	0x0002a368
   14290:	0002a384 	.word	0x0002a384
   14294:	0002de8c 	.word	0x0002de8c
   14298:	0002de5c 	.word	0x0002de5c
   1429c:	0002b3a9 	.word	0x0002b3a9
   142a0:	0002c375 	.word	0x0002c375

000142a4 <bt_conn_identity_resolved>:

#endif /* CONFIG_BT_BREDR */

#if defined(CONFIG_BT_SMP)
void bt_conn_identity_resolved(struct bt_conn *conn)
{
   142a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const bt_addr_le_t *rpa;
	struct bt_conn_cb *cb;

	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   142a8:	78c3      	ldrb	r3, [r0, #3]
{
   142aa:	4604      	mov	r4, r0
	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   142ac:	b9db      	cbnz	r3, 142e6 <bt_conn_identity_resolved+0x42>
		rpa = &conn->le.resp_addr;
   142ae:	f100 069e 	add.w	r6, r0, #158	; 0x9e
	} else {
		rpa = &conn->le.init_addr;
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   142b2:	4b18      	ldr	r3, [pc, #96]	; (14314 <bt_conn_identity_resolved+0x70>)
		if (cb->identity_resolved) {
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   142b4:	f104 0790 	add.w	r7, r4, #144	; 0x90
	for (cb = callback_list; cb; cb = cb->_next) {
   142b8:	681d      	ldr	r5, [r3, #0]
   142ba:	b9bd      	cbnz	r5, 142ec <bt_conn_identity_resolved+0x48>
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   142bc:	4d16      	ldr	r5, [pc, #88]	; (14318 <bt_conn_identity_resolved+0x74>)
   142be:	4f17      	ldr	r7, [pc, #92]	; (1431c <bt_conn_identity_resolved+0x78>)
		if (cb->identity_resolved) {
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   142c0:	f104 0890 	add.w	r8, r4, #144	; 0x90
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   142c4:	42bd      	cmp	r5, r7
   142c6:	d921      	bls.n	1430c <bt_conn_identity_resolved+0x68>
   142c8:	4915      	ldr	r1, [pc, #84]	; (14320 <bt_conn_identity_resolved+0x7c>)
   142ca:	f240 73bc 	movw	r3, #1980	; 0x7bc
   142ce:	4a15      	ldr	r2, [pc, #84]	; (14324 <bt_conn_identity_resolved+0x80>)
   142d0:	4815      	ldr	r0, [pc, #84]	; (14328 <bt_conn_identity_resolved+0x84>)
   142d2:	f010 fb9a 	bl	24a0a <assert_print>
   142d6:	4815      	ldr	r0, [pc, #84]	; (1432c <bt_conn_identity_resolved+0x88>)
   142d8:	f010 fb97 	bl	24a0a <assert_print>
   142dc:	f240 71bc 	movw	r1, #1980	; 0x7bc
   142e0:	4810      	ldr	r0, [pc, #64]	; (14324 <bt_conn_identity_resolved+0x80>)
   142e2:	f010 fb8b 	bl	249fc <assert_post_action>
		rpa = &conn->le.init_addr;
   142e6:	f100 0697 	add.w	r6, r0, #151	; 0x97
   142ea:	e7e2      	b.n	142b2 <bt_conn_identity_resolved+0xe>
		if (cb->identity_resolved) {
   142ec:	692b      	ldr	r3, [r5, #16]
   142ee:	b11b      	cbz	r3, 142f8 <bt_conn_identity_resolved+0x54>
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   142f0:	463a      	mov	r2, r7
   142f2:	4631      	mov	r1, r6
   142f4:	4620      	mov	r0, r4
   142f6:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   142f8:	69ad      	ldr	r5, [r5, #24]
   142fa:	e7de      	b.n	142ba <bt_conn_identity_resolved+0x16>
		if (cb->identity_resolved) {
   142fc:	692b      	ldr	r3, [r5, #16]
   142fe:	b11b      	cbz	r3, 14308 <bt_conn_identity_resolved+0x64>
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   14300:	4642      	mov	r2, r8
   14302:	4631      	mov	r1, r6
   14304:	4620      	mov	r0, r4
   14306:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14308:	351c      	adds	r5, #28
   1430a:	e7db      	b.n	142c4 <bt_conn_identity_resolved+0x20>
   1430c:	d3f6      	bcc.n	142fc <bt_conn_identity_resolved+0x58>
		}
	}
}
   1430e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14312:	bf00      	nop
   14314:	20020fdc 	.word	0x20020fdc
   14318:	0002a368 	.word	0x0002a368
   1431c:	0002a384 	.word	0x0002a384
   14320:	0002de8c 	.word	0x0002de8c
   14324:	0002de5c 	.word	0x0002de5c
   14328:	0002b3a9 	.word	0x0002b3a9
   1432c:	0002c375 	.word	0x0002c375

00014330 <bt_conn_security_changed>:
	conn->required_sec_level = conn->sec_level;
}

void bt_conn_security_changed(struct bt_conn *conn, uint8_t hci_err,
			      enum bt_security_err err)
{
   14330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	conn->required_sec_level = conn->sec_level;
   14332:	7a43      	ldrb	r3, [r0, #9]
{
   14334:	4604      	mov	r4, r0
	conn->required_sec_level = conn->sec_level;
   14336:	7283      	strb	r3, [r0, #10]
{
   14338:	4616      	mov	r6, r2
	struct bt_conn_cb *cb;

	reset_pairing(conn);
	bt_l2cap_security_changed(conn, hci_err);
   1433a:	f012 f8f6 	bl	2652a <bt_l2cap_security_changed>
	if (IS_ENABLED(CONFIG_BT_ISO_CENTRAL)) {
		bt_iso_security_changed(conn, hci_err);
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   1433e:	4b14      	ldr	r3, [pc, #80]	; (14390 <bt_conn_security_changed+0x60>)
   14340:	681d      	ldr	r5, [r3, #0]
   14342:	b995      	cbnz	r5, 1436a <bt_conn_security_changed+0x3a>
		if (cb->security_changed) {
			cb->security_changed(conn, conn->sec_level, err);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14344:	4d13      	ldr	r5, [pc, #76]	; (14394 <bt_conn_security_changed+0x64>)
   14346:	4f14      	ldr	r7, [pc, #80]	; (14398 <bt_conn_security_changed+0x68>)
   14348:	42bd      	cmp	r5, r7
   1434a:	d91e      	bls.n	1438a <bt_conn_security_changed+0x5a>
   1434c:	4913      	ldr	r1, [pc, #76]	; (1439c <bt_conn_security_changed+0x6c>)
   1434e:	f640 0328 	movw	r3, #2088	; 0x828
   14352:	4a13      	ldr	r2, [pc, #76]	; (143a0 <bt_conn_security_changed+0x70>)
   14354:	4813      	ldr	r0, [pc, #76]	; (143a4 <bt_conn_security_changed+0x74>)
   14356:	f010 fb58 	bl	24a0a <assert_print>
   1435a:	4813      	ldr	r0, [pc, #76]	; (143a8 <bt_conn_security_changed+0x78>)
   1435c:	f010 fb55 	bl	24a0a <assert_print>
   14360:	f640 0128 	movw	r1, #2088	; 0x828
   14364:	480e      	ldr	r0, [pc, #56]	; (143a0 <bt_conn_security_changed+0x70>)
   14366:	f010 fb49 	bl	249fc <assert_post_action>
		if (cb->security_changed) {
   1436a:	696b      	ldr	r3, [r5, #20]
   1436c:	b11b      	cbz	r3, 14376 <bt_conn_security_changed+0x46>
			cb->security_changed(conn, conn->sec_level, err);
   1436e:	4632      	mov	r2, r6
   14370:	4620      	mov	r0, r4
   14372:	7a61      	ldrb	r1, [r4, #9]
   14374:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   14376:	69ad      	ldr	r5, [r5, #24]
   14378:	e7e3      	b.n	14342 <bt_conn_security_changed+0x12>
		if (cb->security_changed) {
   1437a:	696b      	ldr	r3, [r5, #20]
   1437c:	b11b      	cbz	r3, 14386 <bt_conn_security_changed+0x56>
			cb->security_changed(conn, conn->sec_level, err);
   1437e:	4632      	mov	r2, r6
   14380:	4620      	mov	r0, r4
   14382:	7a61      	ldrb	r1, [r4, #9]
   14384:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14386:	351c      	adds	r5, #28
   14388:	e7de      	b.n	14348 <bt_conn_security_changed+0x18>
   1438a:	d3f6      	bcc.n	1437a <bt_conn_security_changed+0x4a>
		}
#endif /* CONFIG_BT_BREDR */

	}
#endif
}
   1438c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1438e:	bf00      	nop
   14390:	20020fdc 	.word	0x20020fdc
   14394:	0002a368 	.word	0x0002a368
   14398:	0002a384 	.word	0x0002a384
   1439c:	0002de8c 	.word	0x0002de8c
   143a0:	0002de5c 	.word	0x0002de5c
   143a4:	0002b3a9 	.word	0x0002b3a9
   143a8:	0002c375 	.word	0x0002c375

000143ac <bt_conn_add_le>:

	return false;
}

struct bt_conn *bt_conn_add_le(uint8_t id, const bt_addr_le_t *peer)
{
   143ac:	b538      	push	{r3, r4, r5, lr}
   143ae:	4605      	mov	r5, r0
   143b0:	460c      	mov	r4, r1
	return bt_conn_new(acl_conns, ARRAY_SIZE(acl_conns));
   143b2:	480b      	ldr	r0, [pc, #44]	; (143e0 <bt_conn_add_le+0x34>)
   143b4:	2101      	movs	r1, #1
   143b6:	f7ff fb77 	bl	13aa8 <bt_conn_new>
	struct bt_conn *conn = acl_conn_new();

	if (!conn) {
   143ba:	b180      	cbz	r0, 143de <bt_conn_add_le+0x32>
		return NULL;
	}

	conn->id = id;
   143bc:	7205      	strb	r5, [r0, #8]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   143be:	6823      	ldr	r3, [r4, #0]
   143c0:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
   143c4:	88a3      	ldrh	r3, [r4, #4]
   143c6:	f8a0 3094 	strh.w	r3, [r0, #148]	; 0x94
   143ca:	79a3      	ldrb	r3, [r4, #6]
   143cc:	f880 3096 	strb.w	r3, [r0, #150]	; 0x96
	bt_addr_le_copy(&conn->le.dst, peer);
#if defined(CONFIG_BT_SMP)
	conn->sec_level = BT_SECURITY_L1;
   143d0:	2301      	movs	r3, #1
   143d2:	7243      	strb	r3, [r0, #9]
	conn->required_sec_level = BT_SECURITY_L1;
   143d4:	7283      	strb	r3, [r0, #10]
#endif /* CONFIG_BT_SMP */
	conn->type = BT_CONN_TYPE_LE;
   143d6:	7083      	strb	r3, [r0, #2]
	conn->le.interval_min = BT_GAP_INIT_CONN_INT_MIN;
   143d8:	4b02      	ldr	r3, [pc, #8]	; (143e4 <bt_conn_add_le+0x38>)
   143da:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
	conn->le.interval_max = BT_GAP_INIT_CONN_INT_MAX;

	return conn;
}
   143de:	bd38      	pop	{r3, r4, r5, pc}
   143e0:	200097f8 	.word	0x200097f8
   143e4:	00280018 	.word	0x00280018

000143e8 <bt_conn_lookup_addr_le>:

	return bt_addr_le_eq(peer, &conn->le.init_addr);
}

struct bt_conn *bt_conn_lookup_addr_le(uint8_t id, const bt_addr_le_t *peer)
{
   143e8:	b570      	push	{r4, r5, r6, lr}
   143ea:	4605      	mov	r5, r0
	int i;

	for (i = 0; i < ARRAY_SIZE(acl_conns); i++) {
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   143ec:	480a      	ldr	r0, [pc, #40]	; (14418 <bt_conn_lookup_addr_le+0x30>)
{
   143ee:	460e      	mov	r6, r1
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   143f0:	f7ff fd06 	bl	13e00 <bt_conn_ref>
   143f4:	4604      	mov	r4, r0

		if (!conn) {
   143f6:	b120      	cbz	r0, 14402 <bt_conn_lookup_addr_le+0x1a>
			continue;
		}

		if (conn->type != BT_CONN_TYPE_LE) {
   143f8:	7883      	ldrb	r3, [r0, #2]
   143fa:	2b01      	cmp	r3, #1
   143fc:	d004      	beq.n	14408 <bt_conn_lookup_addr_le+0x20>
			bt_conn_unref(conn);
			continue;
		}

		if (!bt_conn_is_peer_addr_le(conn, id, peer)) {
			bt_conn_unref(conn);
   143fe:	f7ff fd27 	bl	13e50 <bt_conn_unref>
		}

		return conn;
	}

	return NULL;
   14402:	2400      	movs	r4, #0
}
   14404:	4620      	mov	r0, r4
   14406:	bd70      	pop	{r4, r5, r6, pc}
		if (!bt_conn_is_peer_addr_le(conn, id, peer)) {
   14408:	4632      	mov	r2, r6
   1440a:	4629      	mov	r1, r5
   1440c:	f012 f805 	bl	2641a <bt_conn_is_peer_addr_le>
   14410:	2800      	cmp	r0, #0
   14412:	d1f7      	bne.n	14404 <bt_conn_lookup_addr_le+0x1c>
			bt_conn_unref(conn);
   14414:	4620      	mov	r0, r4
   14416:	e7f2      	b.n	143fe <bt_conn_lookup_addr_le+0x16>
   14418:	200097f8 	.word	0x200097f8

0001441c <bt_conn_exists_le>:
{
   1441c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct bt_conn *conn = bt_conn_lookup_addr_le(id, peer);
   1441e:	f7ff ffe3 	bl	143e8 <bt_conn_lookup_addr_le>
	if (conn) {
   14422:	4604      	mov	r4, r0
   14424:	b1a8      	cbz	r0, 14452 <bt_conn_exists_le+0x36>
		LOG_WRN("Found valid connection in %s state", state2str(conn->state));
   14426:	7b43      	ldrb	r3, [r0, #13]
   14428:	490b      	ldr	r1, [pc, #44]	; (14458 <bt_conn_exists_le+0x3c>)
   1442a:	2b08      	cmp	r3, #8
   1442c:	bf96      	itet	ls
   1442e:	4a0b      	ldrls	r2, [pc, #44]	; (1445c <bt_conn_exists_le+0x40>)
   14430:	4b0b      	ldrhi	r3, [pc, #44]	; (14460 <bt_conn_exists_le+0x44>)
   14432:	f852 3023 	ldrls.w	r3, [r2, r3, lsl #2]
   14436:	2202      	movs	r2, #2
   14438:	9303      	str	r3, [sp, #12]
   1443a:	4b0a      	ldr	r3, [pc, #40]	; (14464 <bt_conn_exists_le+0x48>)
   1443c:	9302      	str	r3, [sp, #8]
   1443e:	2300      	movs	r3, #0
   14440:	4618      	mov	r0, r3
   14442:	e9cd 3300 	strd	r3, r3, [sp]
   14446:	f011 ff54 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   1444a:	4620      	mov	r0, r4
   1444c:	f7ff fd00 	bl	13e50 <bt_conn_unref>
		return true;
   14450:	2001      	movs	r0, #1
}
   14452:	b004      	add	sp, #16
   14454:	bd10      	pop	{r4, pc}
   14456:	bf00      	nop
   14458:	0002a3dc 	.word	0x0002a3dc
   1445c:	0002ad2c 	.word	0x0002ad2c
   14460:	0002e025 	.word	0x0002e025
   14464:	0002e18e 	.word	0x0002e18e

00014468 <bt_conn_lookup_state_le>:

struct bt_conn *bt_conn_lookup_state_le(uint8_t id, const bt_addr_le_t *peer,
					const bt_conn_state_t state)
{
   14468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1446a:	4605      	mov	r5, r0
	int i;

	for (i = 0; i < ARRAY_SIZE(acl_conns); i++) {
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   1446c:	480e      	ldr	r0, [pc, #56]	; (144a8 <bt_conn_lookup_state_le+0x40>)
{
   1446e:	460e      	mov	r6, r1
   14470:	4617      	mov	r7, r2
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   14472:	f7ff fcc5 	bl	13e00 <bt_conn_ref>

		if (!conn) {
   14476:	4604      	mov	r4, r0
   14478:	b120      	cbz	r0, 14484 <bt_conn_lookup_state_le+0x1c>
			continue;
		}

		if (conn->type != BT_CONN_TYPE_LE) {
   1447a:	7883      	ldrb	r3, [r0, #2]
   1447c:	2b01      	cmp	r3, #1
   1447e:	d003      	beq.n	14488 <bt_conn_lookup_state_le+0x20>
			bt_conn_unref(conn);
			continue;
		}

		if (!(conn->state == state && conn->id == id)) {
			bt_conn_unref(conn);
   14480:	f7ff fce6 	bl	13e50 <bt_conn_unref>
		}

		return conn;
	}

	return NULL;
   14484:	2400      	movs	r4, #0
   14486:	e00d      	b.n	144a4 <bt_conn_lookup_state_le+0x3c>
		if (peer && !bt_conn_is_peer_addr_le(conn, id, peer)) {
   14488:	b136      	cbz	r6, 14498 <bt_conn_lookup_state_le+0x30>
   1448a:	4632      	mov	r2, r6
   1448c:	4629      	mov	r1, r5
   1448e:	f011 ffc4 	bl	2641a <bt_conn_is_peer_addr_le>
   14492:	b908      	cbnz	r0, 14498 <bt_conn_lookup_state_le+0x30>
			bt_conn_unref(conn);
   14494:	4620      	mov	r0, r4
   14496:	e7f3      	b.n	14480 <bt_conn_lookup_state_le+0x18>
		if (!(conn->state == state && conn->id == id)) {
   14498:	7b63      	ldrb	r3, [r4, #13]
   1449a:	42bb      	cmp	r3, r7
   1449c:	d1fa      	bne.n	14494 <bt_conn_lookup_state_le+0x2c>
   1449e:	7a23      	ldrb	r3, [r4, #8]
   144a0:	42ab      	cmp	r3, r5
   144a2:	d1f7      	bne.n	14494 <bt_conn_lookup_state_le+0x2c>
}
   144a4:	4620      	mov	r0, r4
   144a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   144a8:	200097f8 	.word	0x200097f8

000144ac <send_conn_le_param_update>:
{
   144ac:	b538      	push	{r3, r4, r5, lr}
   144ae:	4604      	mov	r4, r0
	if (!bt_le_conn_params_valid(param)) {
   144b0:	4608      	mov	r0, r1
{
   144b2:	460d      	mov	r5, r1
	if (!bt_le_conn_params_valid(param)) {
   144b4:	f011 fcb2 	bl	25e1c <bt_le_conn_params_valid>
   144b8:	b338      	cbz	r0, 1450a <send_conn_le_param_update+0x5e>
	if ((BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features) &&
   144ba:	4b15      	ldr	r3, [pc, #84]	; (14510 <send_conn_le_param_update+0x64>)
   144bc:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
   144c0:	0799      	lsls	r1, r3, #30
   144c2:	d407      	bmi.n	144d4 <send_conn_le_param_update+0x28>
	     !atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_L2CAP)) ||
   144c4:	78e3      	ldrb	r3, [r4, #3]
   144c6:	b173      	cbz	r3, 144e6 <send_conn_le_param_update+0x3a>
	return bt_l2cap_update_conn_param(conn, param);
   144c8:	4629      	mov	r1, r5
   144ca:	4620      	mov	r0, r4
}
   144cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_l2cap_update_conn_param(conn, param);
   144d0:	f000 bafc 	b.w	14acc <bt_l2cap_update_conn_param>
	if ((BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features) &&
   144d4:	f894 30b5 	ldrb.w	r3, [r4, #181]	; 0xb5
   144d8:	079a      	lsls	r2, r3, #30
   144da:	d5f3      	bpl.n	144c4 <send_conn_le_param_update+0x18>
   144dc:	1d23      	adds	r3, r4, #4
   144de:	e8d3 3faf 	lda	r3, [r3]
	     BT_FEAT_LE_CONN_PARAM_REQ_PROC(conn->le.features) &&
   144e2:	055b      	lsls	r3, r3, #21
   144e4:	d4ee      	bmi.n	144c4 <send_conn_le_param_update+0x18>
		rc = bt_conn_le_conn_update(conn, param);
   144e6:	4629      	mov	r1, r5
   144e8:	4620      	mov	r0, r4
   144ea:	f011 ffb8 	bl	2645e <bt_conn_le_conn_update>
		if (rc == 0) {
   144ee:	b958      	cbnz	r0, 14508 <send_conn_le_param_update+0x5c>
			conn->le.interval_min = param->interval_min;
   144f0:	882b      	ldrh	r3, [r5, #0]
   144f2:	f8a4 30a8 	strh.w	r3, [r4, #168]	; 0xa8
			conn->le.interval_max = param->interval_max;
   144f6:	886b      	ldrh	r3, [r5, #2]
   144f8:	f8a4 30aa 	strh.w	r3, [r4, #170]	; 0xaa
			conn->le.pending_latency = param->latency;
   144fc:	88ab      	ldrh	r3, [r5, #4]
   144fe:	f8a4 30b0 	strh.w	r3, [r4, #176]	; 0xb0
			conn->le.pending_timeout = param->timeout;
   14502:	88eb      	ldrh	r3, [r5, #6]
   14504:	f8a4 30b2 	strh.w	r3, [r4, #178]	; 0xb2
}
   14508:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   1450a:	f06f 0015 	mvn.w	r0, #21
   1450e:	e7fb      	b.n	14508 <send_conn_le_param_update+0x5c>
   14510:	20008000 	.word	0x20008000

00014514 <deferred_work>:
{
   14514:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (conn->state == BT_CONN_DISCONNECTED) {
   14516:	f810 3c53 	ldrb.w	r3, [r0, #-83]
{
   1451a:	4604      	mov	r4, r0
   1451c:	b087      	sub	sp, #28
	struct bt_conn *conn = CONTAINER_OF(dwork, struct bt_conn, deferred_work);
   1451e:	f1a0 0760 	sub.w	r7, r0, #96	; 0x60
	if (conn->state == BT_CONN_DISCONNECTED) {
   14522:	bb7b      	cbnz	r3, 14584 <deferred_work+0x70>
		bt_l2cap_disconnected(conn);
   14524:	4638      	mov	r0, r7
   14526:	f011 ffe8 	bl	264fa <bt_l2cap_disconnected>
	for (cb = callback_list; cb; cb = cb->_next) {
   1452a:	4b3c      	ldr	r3, [pc, #240]	; (1461c <deferred_work+0x108>)
   1452c:	681d      	ldr	r5, [r3, #0]
   1452e:	b995      	cbnz	r5, 14556 <deferred_work+0x42>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14530:	4d3b      	ldr	r5, [pc, #236]	; (14620 <deferred_work+0x10c>)
   14532:	4e3c      	ldr	r6, [pc, #240]	; (14624 <deferred_work+0x110>)
   14534:	42b5      	cmp	r5, r6
   14536:	d91e      	bls.n	14576 <deferred_work+0x62>
   14538:	493b      	ldr	r1, [pc, #236]	; (14628 <deferred_work+0x114>)
   1453a:	f240 536c 	movw	r3, #1388	; 0x56c
   1453e:	4a3b      	ldr	r2, [pc, #236]	; (1462c <deferred_work+0x118>)
   14540:	483b      	ldr	r0, [pc, #236]	; (14630 <deferred_work+0x11c>)
   14542:	f010 fa62 	bl	24a0a <assert_print>
   14546:	483b      	ldr	r0, [pc, #236]	; (14634 <deferred_work+0x120>)
   14548:	f010 fa5f 	bl	24a0a <assert_print>
   1454c:	f240 516c 	movw	r1, #1388	; 0x56c
   14550:	4836      	ldr	r0, [pc, #216]	; (1462c <deferred_work+0x118>)
   14552:	f010 fa53 	bl	249fc <assert_post_action>
		if (cb->disconnected) {
   14556:	686b      	ldr	r3, [r5, #4]
   14558:	b11b      	cbz	r3, 14562 <deferred_work+0x4e>
			cb->disconnected(conn, conn->err);
   1455a:	4638      	mov	r0, r7
   1455c:	f814 1c54 	ldrb.w	r1, [r4, #-84]
   14560:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   14562:	69ad      	ldr	r5, [r5, #24]
   14564:	e7e3      	b.n	1452e <deferred_work+0x1a>
		if (cb->disconnected) {
   14566:	686b      	ldr	r3, [r5, #4]
   14568:	b11b      	cbz	r3, 14572 <deferred_work+0x5e>
			cb->disconnected(conn, conn->err);
   1456a:	4638      	mov	r0, r7
   1456c:	f814 1c54 	ldrb.w	r1, [r4, #-84]
   14570:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14572:	351c      	adds	r5, #28
   14574:	e7de      	b.n	14534 <deferred_work+0x20>
   14576:	d3f6      	bcc.n	14566 <deferred_work+0x52>
		bt_conn_unref(conn);
   14578:	4638      	mov	r0, r7
}
   1457a:	b007      	add	sp, #28
   1457c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   14580:	f7ff bc66 	b.w	13e50 <bt_conn_unref>
	if (conn->type != BT_CONN_TYPE_LE) {
   14584:	f810 3c5e 	ldrb.w	r3, [r0, #-94]
   14588:	2b01      	cmp	r3, #1
   1458a:	d11f      	bne.n	145cc <deferred_work+0xb8>
	if (atomic_test_and_clear_bit(conn->flags,
   1458c:	f1a0 055c 	sub.w	r5, r0, #92	; 0x5c
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   14590:	f46f 7100 	mvn.w	r1, #512	; 0x200
   14594:	4628      	mov	r0, r5
   14596:	f011 fea1 	bl	262dc <atomic_and>
   1459a:	f410 7600 	ands.w	r6, r0, #512	; 0x200
   1459e:	d023      	beq.n	145e8 <deferred_work+0xd4>
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   145a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
		err = send_conn_le_param_update(conn, param);
   145a2:	4638      	mov	r0, r7
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   145a4:	9304      	str	r3, [sp, #16]
   145a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
		err = send_conn_le_param_update(conn, param);
   145a8:	a904      	add	r1, sp, #16
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   145aa:	9305      	str	r3, [sp, #20]
		err = send_conn_le_param_update(conn, param);
   145ac:	f7ff ff7e 	bl	144ac <send_conn_le_param_update>
		if (!err) {
   145b0:	b970      	cbnz	r0, 145d0 <deferred_work+0xbc>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   145b2:	f46f 7180 	mvn.w	r1, #256	; 0x100
   145b6:	4628      	mov	r0, r5
   145b8:	f011 fe90 	bl	262dc <atomic_and>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   145bc:	e8d5 3fef 	ldaex	r3, [r5]
   145c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   145c4:	e8c5 3fe2 	stlex	r2, r3, [r5]
   145c8:	2a00      	cmp	r2, #0
   145ca:	d1f7      	bne.n	145bc <deferred_work+0xa8>
}
   145cc:	b007      	add	sp, #28
   145ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
			LOG_WRN("Send LE param update failed (err %d)", err);
   145d0:	4b19      	ldr	r3, [pc, #100]	; (14638 <deferred_work+0x124>)
   145d2:	9003      	str	r0, [sp, #12]
   145d4:	9302      	str	r3, [sp, #8]
   145d6:	2300      	movs	r3, #0
   145d8:	e9cd 3300 	strd	r3, r3, [sp]
			LOG_WRN("Send auto LE param update failed (err %d)",
   145dc:	2202      	movs	r2, #2
   145de:	4618      	mov	r0, r3
   145e0:	4916      	ldr	r1, [pc, #88]	; (1463c <deferred_work+0x128>)
   145e2:	f011 fe86 	bl	262f2 <z_log_msg_runtime_create.constprop.0>
   145e6:	e7e9      	b.n	145bc <deferred_work+0xa8>
		param = BT_LE_CONN_PARAM(
   145e8:	4a15      	ldr	r2, [pc, #84]	; (14640 <deferred_work+0x12c>)
   145ea:	ab04      	add	r3, sp, #16
   145ec:	6810      	ldr	r0, [r2, #0]
   145ee:	6851      	ldr	r1, [r2, #4]
   145f0:	c303      	stmia	r3!, {r0, r1}
		err = send_conn_le_param_update(conn, param);
   145f2:	4638      	mov	r0, r7
   145f4:	a904      	add	r1, sp, #16
   145f6:	f7ff ff59 	bl	144ac <send_conn_le_param_update>
		if (!err) {
   145fa:	b940      	cbnz	r0, 1460e <deferred_work+0xfa>
   145fc:	e8d5 3fef 	ldaex	r3, [r5]
   14600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   14604:	e8c5 3fe2 	stlex	r2, r3, [r5]
   14608:	2a00      	cmp	r2, #0
   1460a:	d0d7      	beq.n	145bc <deferred_work+0xa8>
   1460c:	e7f6      	b.n	145fc <deferred_work+0xe8>
			LOG_WRN("Send auto LE param update failed (err %d)",
   1460e:	4b0d      	ldr	r3, [pc, #52]	; (14644 <deferred_work+0x130>)
   14610:	9003      	str	r0, [sp, #12]
   14612:	e9cd 6301 	strd	r6, r3, [sp, #4]
   14616:	9600      	str	r6, [sp, #0]
   14618:	4633      	mov	r3, r6
   1461a:	e7df      	b.n	145dc <deferred_work+0xc8>
   1461c:	20020fdc 	.word	0x20020fdc
   14620:	0002a368 	.word	0x0002a368
   14624:	0002a384 	.word	0x0002a384
   14628:	0002de8c 	.word	0x0002de8c
   1462c:	0002de5c 	.word	0x0002de5c
   14630:	0002b3a9 	.word	0x0002b3a9
   14634:	0002c375 	.word	0x0002c375
   14638:	0002e1b1 	.word	0x0002e1b1
   1463c:	0002a3dc 	.word	0x0002a3dc
   14640:	0002a564 	.word	0x0002a564
   14644:	0002e1d6 	.word	0x0002e1d6

00014648 <bt_conn_create_frag_timeout>:
						  k_timeout_t timeout,
						  const char *func, int line)
#else
struct net_buf *bt_conn_create_frag_timeout(size_t reserve, k_timeout_t timeout)
#endif
{
   14648:	4601      	mov	r1, r0

#if defined(CONFIG_NET_BUF_LOG)
	return bt_conn_create_pdu_timeout_debug(pool, reserve, timeout,
						func, line);
#else
	return bt_conn_create_pdu_timeout(pool, reserve, timeout);
   1464a:	4801      	ldr	r0, [pc, #4]	; (14650 <bt_conn_create_frag_timeout+0x8>)
   1464c:	f7ff bd42 	b.w	140d4 <bt_conn_create_pdu_timeout>
   14650:	20008cb8 	.word	0x20008cb8

00014654 <create_frag>:
{
   14654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14658:	4606      	mov	r6, r0
		frag = bt_conn_create_frag(0);
   1465a:	f04f 33ff 	mov.w	r3, #4294967295
   1465e:	f04f 32ff 	mov.w	r2, #4294967295
   14662:	2000      	movs	r0, #0
{
   14664:	460c      	mov	r4, r1
		frag = bt_conn_create_frag(0);
   14666:	f7ff ffef 	bl	14648 <bt_conn_create_frag_timeout>
	if (conn->state != BT_CONN_CONNECTED) {
   1466a:	7b73      	ldrb	r3, [r6, #13]
		frag = bt_conn_create_frag(0);
   1466c:	4605      	mov	r5, r0
	if (conn->state != BT_CONN_CONNECTED) {
   1466e:	2b07      	cmp	r3, #7
   14670:	f04f 0600 	mov.w	r6, #0
   14674:	d005      	beq.n	14682 <create_frag+0x2e>
		net_buf_unref(frag);
   14676:	f004 fd05 	bl	19084 <net_buf_unref>
		return NULL;
   1467a:	4635      	mov	r5, r6
}
   1467c:	4628      	mov	r0, r5
   1467e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	tx_data(frag)->tx = NULL;
   14682:	6186      	str	r6, [r0, #24]
	return net_buf_simple_tailroom(&buf->b);
   14684:	f100 070c 	add.w	r7, r0, #12
	return bt_dev.le.acl_mtu;
   14688:	4e0c      	ldr	r6, [pc, #48]	; (146bc <create_frag+0x68>)
   1468a:	4638      	mov	r0, r7
	frag_len = MIN(conn_mtu(conn), net_buf_tailroom(frag));
   1468c:	f8b6 80fc 	ldrh.w	r8, [r6, #252]	; 0xfc
   14690:	f013 f9a1 	bl	279d6 <net_buf_simple_tailroom>
   14694:	4580      	cmp	r8, r0
   14696:	d20c      	bcs.n	146b2 <create_frag+0x5e>
	return bt_dev.le.acl_mtu;
   14698:	f8b6 60fc 	ldrh.w	r6, [r6, #252]	; 0xfc
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1469c:	f854 1f0c 	ldr.w	r1, [r4, #12]!
   146a0:	4632      	mov	r2, r6
   146a2:	4638      	mov	r0, r7
   146a4:	f013 f99f 	bl	279e6 <net_buf_simple_add_mem>
	return net_buf_simple_pull(&buf->b, len);
   146a8:	4631      	mov	r1, r6
   146aa:	4620      	mov	r0, r4
   146ac:	f004 fdd0 	bl	19250 <net_buf_simple_pull>
   146b0:	e7e4      	b.n	1467c <create_frag+0x28>
	return net_buf_simple_tailroom(&buf->b);
   146b2:	4638      	mov	r0, r7
   146b4:	f013 f98f 	bl	279d6 <net_buf_simple_tailroom>
	frag_len = MIN(conn_mtu(conn), net_buf_tailroom(frag));
   146b8:	b286      	uxth	r6, r0
   146ba:	e7ef      	b.n	1469c <create_frag+0x48>
   146bc:	20008000 	.word	0x20008000

000146c0 <bt_conn_process_tx>:
{
   146c0:	b570      	push	{r4, r5, r6, lr}
	if (conn->state == BT_CONN_DISCONNECTED &&
   146c2:	7b43      	ldrb	r3, [r0, #13]
{
   146c4:	4604      	mov	r4, r0
	if (conn->state == BT_CONN_DISCONNECTED &&
   146c6:	b95b      	cbnz	r3, 146e0 <bt_conn_process_tx+0x20>
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   146c8:	f06f 0140 	mvn.w	r1, #64	; 0x40
   146cc:	3004      	adds	r0, #4
   146ce:	f011 fe05 	bl	262dc <atomic_and>
   146d2:	0643      	lsls	r3, r0, #25
   146d4:	d504      	bpl.n	146e0 <bt_conn_process_tx+0x20>
		conn_cleanup(conn);
   146d6:	4620      	mov	r0, r4
}
   146d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		conn_cleanup(conn);
   146dc:	f7ff ba12 	b.w	13b04 <conn_cleanup>
	buf = net_buf_get(&conn->tx_queue, K_NO_WAIT);
   146e0:	2200      	movs	r2, #0
   146e2:	2300      	movs	r3, #0
   146e4:	f104 0038 	add.w	r0, r4, #56	; 0x38
   146e8:	f013 f960 	bl	279ac <net_buf_get>
	BT_ASSERT(buf);
   146ec:	4605      	mov	r5, r0
   146ee:	b960      	cbnz	r0, 1470a <bt_conn_process_tx+0x4a>
   146f0:	f240 331a 	movw	r3, #794	; 0x31a
   146f4:	4a22      	ldr	r2, [pc, #136]	; (14780 <bt_conn_process_tx+0xc0>)
   146f6:	4923      	ldr	r1, [pc, #140]	; (14784 <bt_conn_process_tx+0xc4>)
   146f8:	4823      	ldr	r0, [pc, #140]	; (14788 <bt_conn_process_tx+0xc8>)
   146fa:	f010 f986 	bl	24a0a <assert_print>
   146fe:	4040      	eors	r0, r0
   14700:	f380 8811 	msr	BASEPRI, r0
   14704:	f04f 0003 	mov.w	r0, #3
   14708:	df02      	svc	2
	return bt_dev.le.acl_mtu;
   1470a:	4e20      	ldr	r6, [pc, #128]	; (1478c <bt_conn_process_tx+0xcc>)
	if (buf->len <= conn_mtu(conn)) {
   1470c:	8a2a      	ldrh	r2, [r5, #16]
   1470e:	f8b6 30fc 	ldrh.w	r3, [r6, #252]	; 0xfc
   14712:	429a      	cmp	r2, r3
   14714:	d807      	bhi.n	14726 <bt_conn_process_tx+0x66>
		return send_frag(conn, buf, FRAG_SINGLE, false);
   14716:	2300      	movs	r3, #0
   14718:	2202      	movs	r2, #2
	return send_frag(conn, buf, FRAG_END, false);
   1471a:	4629      	mov	r1, r5
   1471c:	4620      	mov	r0, r4
   1471e:	f7ff f913 	bl	13948 <send_frag>
	if (!send_buf(conn, buf)) {
   14722:	b968      	cbnz	r0, 14740 <bt_conn_process_tx+0x80>
   14724:	e005      	b.n	14732 <bt_conn_process_tx+0x72>
	frag = create_frag(conn, buf);
   14726:	4629      	mov	r1, r5
   14728:	4620      	mov	r0, r4
   1472a:	f7ff ff93 	bl	14654 <create_frag>
	if (!frag) {
   1472e:	4601      	mov	r1, r0
   14730:	b938      	cbnz	r0, 14742 <bt_conn_process_tx+0x82>
		tx_data(buf)->tx = NULL;
   14732:	2300      	movs	r3, #0
		struct bt_conn_tx *tx = tx_data(buf)->tx;
   14734:	69ae      	ldr	r6, [r5, #24]
		net_buf_unref(buf);
   14736:	4628      	mov	r0, r5
		tx_data(buf)->tx = NULL;
   14738:	61ab      	str	r3, [r5, #24]
		net_buf_unref(buf);
   1473a:	f004 fca3 	bl	19084 <net_buf_unref>
		if (tx) {
   1473e:	b9ce      	cbnz	r6, 14774 <bt_conn_process_tx+0xb4>
}
   14740:	bd70      	pop	{r4, r5, r6, pc}
	if (!send_frag(conn, frag, FRAG_START, true)) {
   14742:	2301      	movs	r3, #1
   14744:	2200      	movs	r2, #0
		if (!send_frag(conn, frag, FRAG_CONT, true)) {
   14746:	4620      	mov	r0, r4
   14748:	f7ff f8fe 	bl	13948 <send_frag>
   1474c:	2800      	cmp	r0, #0
   1474e:	d0f0      	beq.n	14732 <bt_conn_process_tx+0x72>
	while (buf->len > conn_mtu(conn)) {
   14750:	8a2a      	ldrh	r2, [r5, #16]
   14752:	f8b6 30fc 	ldrh.w	r3, [r6, #252]	; 0xfc
   14756:	429a      	cmp	r2, r3
   14758:	d802      	bhi.n	14760 <bt_conn_process_tx+0xa0>
	return send_frag(conn, buf, FRAG_END, false);
   1475a:	2300      	movs	r3, #0
   1475c:	2203      	movs	r2, #3
   1475e:	e7dc      	b.n	1471a <bt_conn_process_tx+0x5a>
		frag = create_frag(conn, buf);
   14760:	4629      	mov	r1, r5
   14762:	4620      	mov	r0, r4
   14764:	f7ff ff76 	bl	14654 <create_frag>
		if (!frag) {
   14768:	4601      	mov	r1, r0
   1476a:	2800      	cmp	r0, #0
   1476c:	d0e1      	beq.n	14732 <bt_conn_process_tx+0x72>
		if (!send_frag(conn, frag, FRAG_CONT, true)) {
   1476e:	2301      	movs	r3, #1
   14770:	461a      	mov	r2, r3
   14772:	e7e8      	b.n	14746 <bt_conn_process_tx+0x86>
			conn_tx_destroy(conn, tx);
   14774:	4631      	mov	r1, r6
   14776:	4620      	mov	r0, r4
}
   14778:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			conn_tx_destroy(conn, tx);
   1477c:	f7ff b8be 	b.w	138fc <conn_tx_destroy>
   14780:	0002de5c 	.word	0x0002de5c
   14784:	0002ef29 	.word	0x0002ef29
   14788:	0002b3a9 	.word	0x0002b3a9
   1478c:	20008000 	.word	0x20008000

00014790 <bt_conn_auth_cb_register>:
}

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_BREDR)
int bt_conn_auth_cb_register(const struct bt_conn_auth_cb *cb)
{
	if (!cb) {
   14790:	4b0b      	ldr	r3, [pc, #44]	; (147c0 <bt_conn_auth_cb_register+0x30>)
   14792:	b158      	cbz	r0, 147ac <bt_conn_auth_cb_register+0x1c>
		bt_auth = NULL;
		return 0;
	}

	if (bt_auth) {
   14794:	681a      	ldr	r2, [r3, #0]
   14796:	b962      	cbnz	r2, 147b2 <bt_conn_auth_cb_register+0x22>
	}

	/* The cancel callback must always be provided if the app provides
	 * interactive callbacks.
	 */
	if (!cb->cancel &&
   14798:	6902      	ldr	r2, [r0, #16]
   1479a:	b93a      	cbnz	r2, 147ac <bt_conn_auth_cb_register+0x1c>
   1479c:	6802      	ldr	r2, [r0, #0]
   1479e:	b95a      	cbnz	r2, 147b8 <bt_conn_auth_cb_register+0x28>
	    (cb->passkey_display || cb->passkey_entry || cb->passkey_confirm ||
   147a0:	6842      	ldr	r2, [r0, #4]
   147a2:	b94a      	cbnz	r2, 147b8 <bt_conn_auth_cb_register+0x28>
   147a4:	6882      	ldr	r2, [r0, #8]
   147a6:	b93a      	cbnz	r2, 147b8 <bt_conn_auth_cb_register+0x28>
   147a8:	6942      	ldr	r2, [r0, #20]
   147aa:	b92a      	cbnz	r2, 147b8 <bt_conn_auth_cb_register+0x28>
#endif
	     cb->pairing_confirm)) {
		return -EINVAL;
	}

	bt_auth = cb;
   147ac:	6018      	str	r0, [r3, #0]
		return 0;
   147ae:	2000      	movs	r0, #0
   147b0:	4770      	bx	lr
		return -EALREADY;
   147b2:	f06f 0077 	mvn.w	r0, #119	; 0x77
   147b6:	4770      	bx	lr
		return -EINVAL;
   147b8:	f06f 0015 	mvn.w	r0, #21
	return 0;
}
   147bc:	4770      	bx	lr
   147be:	bf00      	nop
   147c0:	20020fe8 	.word	0x20020fe8

000147c4 <bt_conn_auth_info_cb_register>:
}
#endif

int bt_conn_auth_info_cb_register(struct bt_conn_auth_info_cb *cb)
{
	CHECKIF(cb == NULL) {
   147c4:	b168      	cbz	r0, 147e2 <bt_conn_auth_info_cb_register+0x1e>
	parent->next = child;
   147c6:	2300      	movs	r3, #0
   147c8:	60c3      	str	r3, [r0, #12]
	return list->tail;
   147ca:	4b07      	ldr	r3, [pc, #28]	; (147e8 <bt_conn_auth_info_cb_register+0x24>)
		return -EINVAL;
	}

	sys_slist_append(&bt_auth_info_cbs, &cb->node);
   147cc:	f100 020c 	add.w	r2, r0, #12
   147d0:	6859      	ldr	r1, [r3, #4]
Z_GENLIST_APPEND(slist, snode)
   147d2:	b919      	cbnz	r1, 147dc <bt_conn_auth_info_cb_register+0x18>
	list->head = node;
   147d4:	e9c3 2200 	strd	r2, r2, [r3]

	return 0;
   147d8:	2000      	movs	r0, #0
   147da:	4770      	bx	lr
	parent->next = child;
   147dc:	600a      	str	r2, [r1, #0]
	list->tail = node;
   147de:	605a      	str	r2, [r3, #4]
}
   147e0:	e7fa      	b.n	147d8 <bt_conn_auth_info_cb_register+0x14>
		return -EINVAL;
   147e2:	f06f 0015 	mvn.w	r0, #21
}
   147e6:	4770      	bx	lr
   147e8:	20020fe0 	.word	0x20020fe0

000147ec <bt_conn_lookup_index>:
}
#endif /* CONFIG_BT_SMP || CONFIG_BT_BREDR */

struct bt_conn *bt_conn_lookup_index(uint8_t index)
{
	if (index >= ARRAY_SIZE(acl_conns)) {
   147ec:	b910      	cbnz	r0, 147f4 <bt_conn_lookup_index+0x8>
		return NULL;
	}

	return bt_conn_ref(&acl_conns[index]);
   147ee:	4802      	ldr	r0, [pc, #8]	; (147f8 <bt_conn_lookup_index+0xc>)
   147f0:	f7ff bb06 	b.w	13e00 <bt_conn_ref>
}
   147f4:	2000      	movs	r0, #0
   147f6:	4770      	bx	lr
   147f8:	200097f8 	.word	0x200097f8

000147fc <bt_conn_init>:

int bt_conn_init(void)
{
   147fc:	b510      	push	{r4, lr}
	z_impl_k_queue_init(queue);
   147fe:	480a      	ldr	r0, [pc, #40]	; (14828 <bt_conn_init+0x2c>)
   14800:	f014 fc93 	bl	2912a <z_impl_k_queue_init>
	int err, i;

	k_fifo_init(&free_tx);
	for (i = 0; i < ARRAY_SIZE(conn_tx); i++) {
		k_fifo_put(&free_tx, &conn_tx[i]);
   14804:	4909      	ldr	r1, [pc, #36]	; (1482c <bt_conn_init+0x30>)
   14806:	4808      	ldr	r0, [pc, #32]	; (14828 <bt_conn_init+0x2c>)
   14808:	f014 fc9c 	bl	29144 <k_queue_append>
   1480c:	4908      	ldr	r1, [pc, #32]	; (14830 <bt_conn_init+0x34>)
   1480e:	4806      	ldr	r0, [pc, #24]	; (14828 <bt_conn_init+0x2c>)
   14810:	f014 fc98 	bl	29144 <k_queue_append>
	}

	bt_att_init();
   14814:	f001 f8e4 	bl	159e0 <bt_att_init>

	err = bt_smp_init();
   14818:	f003 ffb4 	bl	18784 <bt_smp_init>
	if (err) {
   1481c:	4604      	mov	r4, r0
   1481e:	b908      	cbnz	r0, 14824 <bt_conn_init+0x28>
		return err;
	}

	bt_l2cap_init();
   14820:	f011 fece 	bl	265c0 <bt_l2cap_init>
			bt_conn_unref(conn);
		}
	}

	return 0;
}
   14824:	4620      	mov	r0, r4
   14826:	bd10      	pop	{r4, pc}
   14828:	20008bcc 	.word	0x20008bcc
   1482c:	20020fbc 	.word	0x20020fbc
   14830:	20020fcc 	.word	0x20020fcc

00014834 <l2cap_create_le_sig_pdu.constprop.0>:
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
		bt_l2cap_chan_del(chan);
	}
}

static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   14834:	b5f0      	push	{r4, r5, r6, r7, lr}

struct net_buf *bt_l2cap_create_pdu_timeout(struct net_buf_pool *pool,
					    size_t reserve,
					    k_timeout_t timeout)
{
	return bt_conn_create_pdu_timeout(pool,
   14836:	2300      	movs	r3, #0
static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   14838:	4605      	mov	r5, r0
   1483a:	460f      	mov	r7, r1
   1483c:	4616      	mov	r6, r2
	return bt_conn_create_pdu_timeout(pool,
   1483e:	2104      	movs	r1, #4
   14840:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   14844:	2000      	movs	r0, #0
static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   14846:	b085      	sub	sp, #20
	return bt_conn_create_pdu_timeout(pool,
   14848:	f7ff fc44 	bl	140d4 <bt_conn_create_pdu_timeout>
	if (!buf) {
   1484c:	4604      	mov	r4, r0
   1484e:	b960      	cbnz	r0, 1486a <l2cap_create_le_sig_pdu.constprop.0+0x36>
		LOG_ERR("Unable to allocate buffer for op 0x%02x", code);
   14850:	4b0a      	ldr	r3, [pc, #40]	; (1487c <l2cap_create_le_sig_pdu.constprop.0+0x48>)
   14852:	2201      	movs	r2, #1
   14854:	e9cd 0301 	strd	r0, r3, [sp, #4]
   14858:	4909      	ldr	r1, [pc, #36]	; (14880 <l2cap_create_le_sig_pdu.constprop.0+0x4c>)
   1485a:	4603      	mov	r3, r0
   1485c:	9503      	str	r5, [sp, #12]
   1485e:	9000      	str	r0, [sp, #0]
   14860:	f011 fe26 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
}
   14864:	4620      	mov	r0, r4
   14866:	b005      	add	sp, #20
   14868:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return net_buf_simple_add(&buf->b, len);
   1486a:	2104      	movs	r1, #4
   1486c:	300c      	adds	r0, #12
   1486e:	f004 fd2b 	bl	192c8 <net_buf_simple_add>
	hdr->code = code;
   14872:	7005      	strb	r5, [r0, #0]
	hdr->ident = ident;
   14874:	7047      	strb	r7, [r0, #1]
	hdr->len = sys_cpu_to_le16(len);
   14876:	8046      	strh	r6, [r0, #2]
	return buf;
   14878:	e7f4      	b.n	14864 <l2cap_create_le_sig_pdu.constprop.0+0x30>
   1487a:	bf00      	nop
   1487c:	0002e279 	.word	0x0002e279
   14880:	0002a424 	.word	0x0002a424

00014884 <l2cap_accept>:
	(void)k_work_cancel_delayable(&le_chan->rtx_work);
#endif /* CONFIG_BT_L2CAP_DYNAMIC_CHANNEL */
}

static int l2cap_accept(struct bt_conn *conn, struct bt_l2cap_chan **chan)
{
   14884:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_DBG("conn %p handle %u", conn, conn->handle);

	for (i = 0; i < ARRAY_SIZE(bt_l2cap_pool); i++) {
		struct bt_l2cap *l2cap = &bt_l2cap_pool[i];

		if (l2cap->chan.chan.conn) {
   14886:	4c0b      	ldr	r4, [pc, #44]	; (148b4 <l2cap_accept+0x30>)
   14888:	2300      	movs	r3, #0
   1488a:	6822      	ldr	r2, [r4, #0]
   1488c:	b92a      	cbnz	r2, 1489a <l2cap_accept+0x16>
		}

		l2cap->chan.chan.ops = &ops;
		*chan = &l2cap->chan.chan;

		return 0;
   1488e:	4610      	mov	r0, r2
		l2cap->chan.chan.ops = &ops;
   14890:	4b09      	ldr	r3, [pc, #36]	; (148b8 <l2cap_accept+0x34>)
   14892:	6063      	str	r3, [r4, #4]
		*chan = &l2cap->chan.chan;
   14894:	600c      	str	r4, [r1, #0]
	}

	LOG_ERR("No available L2CAP context for conn %p", conn);

	return -ENOMEM;
}
   14896:	b004      	add	sp, #16
   14898:	bd10      	pop	{r4, pc}
	LOG_ERR("No available L2CAP context for conn %p", conn);
   1489a:	4a08      	ldr	r2, [pc, #32]	; (148bc <l2cap_accept+0x38>)
   1489c:	9003      	str	r0, [sp, #12]
   1489e:	e9cd 3201 	strd	r3, r2, [sp, #4]
   148a2:	4618      	mov	r0, r3
   148a4:	2201      	movs	r2, #1
   148a6:	4906      	ldr	r1, [pc, #24]	; (148c0 <l2cap_accept+0x3c>)
   148a8:	9300      	str	r3, [sp, #0]
   148aa:	f011 fe01 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
   148ae:	f06f 000b 	mvn.w	r0, #11
   148b2:	e7f0      	b.n	14896 <l2cap_accept+0x12>
   148b4:	20020fec 	.word	0x20020fec
   148b8:	0002ad70 	.word	0x0002ad70
   148bc:	0002e2a1 	.word	0x0002e2a1
   148c0:	0002a424 	.word	0x0002a424

000148c4 <bt_l2cap_connected>:
{
   148c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   148c6:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   148c8:	2600      	movs	r6, #0
	STRUCT_SECTION_FOREACH(bt_l2cap_fixed_chan, fchan) {
   148ca:	4d27      	ldr	r5, [pc, #156]	; (14968 <bt_l2cap_connected+0xa4>)
   148cc:	4f27      	ldr	r7, [pc, #156]	; (1496c <bt_l2cap_connected+0xa8>)
   148ce:	42bd      	cmp	r5, r7
   148d0:	d946      	bls.n	14960 <bt_l2cap_connected+0x9c>
   148d2:	4927      	ldr	r1, [pc, #156]	; (14970 <bt_l2cap_connected+0xac>)
   148d4:	f240 1381 	movw	r3, #385	; 0x181
   148d8:	4a26      	ldr	r2, [pc, #152]	; (14974 <bt_l2cap_connected+0xb0>)
   148da:	4827      	ldr	r0, [pc, #156]	; (14978 <bt_l2cap_connected+0xb4>)
   148dc:	f010 f895 	bl	24a0a <assert_print>
   148e0:	4826      	ldr	r0, [pc, #152]	; (1497c <bt_l2cap_connected+0xb8>)
   148e2:	f010 f892 	bl	24a0a <assert_print>
   148e6:	f240 1181 	movw	r1, #385	; 0x181
   148ea:	4822      	ldr	r0, [pc, #136]	; (14974 <bt_l2cap_connected+0xb0>)
   148ec:	f010 f886 	bl	249fc <assert_post_action>
		if (fchan->accept(conn, &chan) < 0) {
   148f0:	4620      	mov	r0, r4
   148f2:	686b      	ldr	r3, [r5, #4]
   148f4:	a901      	add	r1, sp, #4
   148f6:	4798      	blx	r3
   148f8:	2800      	cmp	r0, #0
   148fa:	db2c      	blt.n	14956 <bt_l2cap_connected+0x92>
		le_chan = BT_L2CAP_LE_CHAN(chan);
   148fc:	9b01      	ldr	r3, [sp, #4]
		le_chan->rx.cid = fchan->cid;
   148fe:	882a      	ldrh	r2, [r5, #0]
   14900:	829a      	strh	r2, [r3, #20]
		le_chan->tx.cid = fchan->cid;
   14902:	849a      	strh	r2, [r3, #36]	; 0x24
		if (!l2cap_chan_add(conn, chan, fchan->destroy)) {
   14904:	68a8      	ldr	r0, [r5, #8]
   14906:	f103 0210 	add.w	r2, r3, #16
   1490a:	e8d2 1fef 	ldaex	r1, [r2]
   1490e:	e8c2 6fec 	stlex	ip, r6, [r2]
   14912:	f1bc 0f00 	cmp.w	ip, #0
   14916:	d1f8      	bne.n	1490a <bt_l2cap_connected+0x46>
	parent->next = child;
   14918:	609e      	str	r6, [r3, #8]
	return list->tail;
   1491a:	6da1      	ldr	r1, [r4, #88]	; 0x58
	sys_slist_append(&conn->channels, &chan->node);
   1491c:	f103 0208 	add.w	r2, r3, #8
Z_GENLIST_APPEND(slist, snode)
   14920:	b9d9      	cbnz	r1, 1495a <bt_l2cap_connected+0x96>
	list->head = node;
   14922:	e9c4 2215 	strd	r2, r2, [r4, #84]	; 0x54
	chan->conn = conn;
   14926:	601c      	str	r4, [r3, #0]
	chan->destroy = destroy;
   14928:	60d8      	str	r0, [r3, #12]
		if (chan->ops->connected) {
   1492a:	9801      	ldr	r0, [sp, #4]
   1492c:	6843      	ldr	r3, [r0, #4]
   1492e:	681b      	ldr	r3, [r3, #0]
   14930:	b103      	cbz	r3, 14934 <bt_l2cap_connected+0x70>
			chan->ops->connected(chan);
   14932:	4798      	blx	r3
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   14934:	9b01      	ldr	r3, [sp, #4]
   14936:	3310      	adds	r3, #16
   14938:	e8d3 1fef 	ldaex	r1, [r3]
   1493c:	f041 0101 	orr.w	r1, r1, #1
   14940:	e8c3 1fe2 	stlex	r2, r1, [r3]
   14944:	2a00      	cmp	r2, #0
   14946:	d1f7      	bne.n	14938 <bt_l2cap_connected+0x74>
		if (chan->ops->status) {
   14948:	9801      	ldr	r0, [sp, #4]
   1494a:	6843      	ldr	r3, [r0, #4]
   1494c:	69db      	ldr	r3, [r3, #28]
   1494e:	b113      	cbz	r3, 14956 <bt_l2cap_connected+0x92>
			chan->ops->status(chan, chan->status);
   14950:	f100 0110 	add.w	r1, r0, #16
   14954:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_l2cap_fixed_chan, fchan) {
   14956:	350c      	adds	r5, #12
   14958:	e7b9      	b.n	148ce <bt_l2cap_connected+0xa>
	parent->next = child;
   1495a:	600a      	str	r2, [r1, #0]
	list->tail = node;
   1495c:	65a2      	str	r2, [r4, #88]	; 0x58
}
   1495e:	e7e2      	b.n	14926 <bt_l2cap_connected+0x62>
   14960:	d3c6      	bcc.n	148f0 <bt_l2cap_connected+0x2c>
}
   14962:	b003      	add	sp, #12
   14964:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14966:	bf00      	nop
   14968:	0002a344 	.word	0x0002a344
   1496c:	0002a368 	.word	0x0002a368
   14970:	0002e2f9 	.word	0x0002e2f9
   14974:	0002e2c8 	.word	0x0002e2c8
   14978:	0002b3a9 	.word	0x0002b3a9
   1497c:	0002c375 	.word	0x0002c375

00014980 <l2cap_recv>:
{
   14980:	b570      	push	{r4, r5, r6, lr}
	if (buf->len < sizeof(*hdr)) {
   14982:	8a0b      	ldrh	r3, [r1, #16]
{
   14984:	4606      	mov	r6, r0
	if (buf->len < sizeof(*hdr)) {
   14986:	2b03      	cmp	r3, #3
{
   14988:	460c      	mov	r4, r1
   1498a:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   1498c:	d803      	bhi.n	14996 <l2cap_recv+0x16>
		LOG_ERR("Too small L2CAP signaling PDU");
   1498e:	4b2d      	ldr	r3, [pc, #180]	; (14a44 <l2cap_recv+0xc4>)
		LOG_ERR("Too small LE conn param rsp");
   14990:	9302      	str	r3, [sp, #8]
   14992:	2300      	movs	r3, #0
   14994:	e01c      	b.n	149d0 <l2cap_recv+0x50>
	return net_buf_simple_pull_mem(&buf->b, len);
   14996:	2104      	movs	r1, #4
   14998:	f104 000c 	add.w	r0, r4, #12
   1499c:	f004 fc76 	bl	1928c <net_buf_simple_pull_mem>
	if (buf->len != len) {
   149a0:	8a23      	ldrh	r3, [r4, #16]
	len = sys_le16_to_cpu(hdr->len);
   149a2:	8842      	ldrh	r2, [r0, #2]
   149a4:	4605      	mov	r5, r0
	if (buf->len != len) {
   149a6:	429a      	cmp	r2, r3
   149a8:	d00e      	beq.n	149c8 <l2cap_recv+0x48>
		LOG_ERR("L2CAP length mismatch (%u != %u)", buf->len, len);
   149aa:	e9cd 3203 	strd	r3, r2, [sp, #12]
   149ae:	4b26      	ldr	r3, [pc, #152]	; (14a48 <l2cap_recv+0xc8>)
   149b0:	2201      	movs	r2, #1
   149b2:	9302      	str	r3, [sp, #8]
   149b4:	2300      	movs	r3, #0
   149b6:	4925      	ldr	r1, [pc, #148]	; (14a4c <l2cap_recv+0xcc>)
   149b8:	4618      	mov	r0, r3
   149ba:	e9cd 3300 	strd	r3, r3, [sp]
   149be:	f011 fd77 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
}
   149c2:	2000      	movs	r0, #0
   149c4:	b006      	add	sp, #24
   149c6:	bd70      	pop	{r4, r5, r6, pc}
	if (!hdr->ident) {
   149c8:	7843      	ldrb	r3, [r0, #1]
   149ca:	b94b      	cbnz	r3, 149e0 <l2cap_recv+0x60>
		LOG_ERR("Invalid ident value in L2CAP PDU");
   149cc:	4a20      	ldr	r2, [pc, #128]	; (14a50 <l2cap_recv+0xd0>)
   149ce:	9202      	str	r2, [sp, #8]
   149d0:	2201      	movs	r2, #1
   149d2:	4618      	mov	r0, r3
   149d4:	e9cd 3300 	strd	r3, r3, [sp]
   149d8:	491c      	ldr	r1, [pc, #112]	; (14a4c <l2cap_recv+0xcc>)
   149da:	f011 fd69 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
		return 0;
   149de:	e7f0      	b.n	149c2 <l2cap_recv+0x42>
	switch (hdr->code) {
   149e0:	7803      	ldrb	r3, [r0, #0]
   149e2:	2b01      	cmp	r3, #1
   149e4:	d0ed      	beq.n	149c2 <l2cap_recv+0x42>
   149e6:	2b13      	cmp	r3, #19
   149e8:	d103      	bne.n	149f2 <l2cap_recv+0x72>
	if (buf->len < sizeof(*rsp)) {
   149ea:	2a01      	cmp	r2, #1
   149ec:	d8e9      	bhi.n	149c2 <l2cap_recv+0x42>
		LOG_ERR("Too small LE conn param rsp");
   149ee:	4b19      	ldr	r3, [pc, #100]	; (14a54 <l2cap_recv+0xd4>)
   149f0:	e7ce      	b.n	14990 <l2cap_recv+0x10>
		LOG_WRN("Rejecting unknown L2CAP PDU code 0x%02x", hdr->code);
   149f2:	2400      	movs	r4, #0
	switch (hdr->code) {
   149f4:	9303      	str	r3, [sp, #12]
		LOG_WRN("Rejecting unknown L2CAP PDU code 0x%02x", hdr->code);
   149f6:	4b18      	ldr	r3, [pc, #96]	; (14a58 <l2cap_recv+0xd8>)
   149f8:	2202      	movs	r2, #2
   149fa:	4620      	mov	r0, r4
   149fc:	4913      	ldr	r1, [pc, #76]	; (14a4c <l2cap_recv+0xcc>)
   149fe:	9302      	str	r3, [sp, #8]
   14a00:	e9cd 4400 	strd	r4, r4, [sp]
   14a04:	4623      	mov	r3, r4
   14a06:	f011 fd53 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CMD_REJECT, ident,
   14a0a:	7869      	ldrb	r1, [r5, #1]
   14a0c:	2202      	movs	r2, #2
   14a0e:	2001      	movs	r0, #1
		l2cap_send_reject(chan->conn, hdr->ident,
   14a10:	6836      	ldr	r6, [r6, #0]
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CMD_REJECT, ident,
   14a12:	f7ff ff0f 	bl	14834 <l2cap_create_le_sig_pdu.constprop.0>
	if (!buf) {
   14a16:	4605      	mov	r5, r0
   14a18:	2800      	cmp	r0, #0
   14a1a:	d0d2      	beq.n	149c2 <l2cap_recv+0x42>
	return net_buf_simple_add(&buf->b, len);
   14a1c:	2102      	movs	r1, #2
   14a1e:	300c      	adds	r0, #12
   14a20:	f004 fc52 	bl	192c8 <net_buf_simple_add>
		     bt_conn_tx_cb_t cb, void *user_data);

static inline int bt_l2cap_send(struct bt_conn *conn, uint16_t cid,
				struct net_buf *buf)
{
	return bt_l2cap_send_cb(conn, cid, buf, NULL, NULL);
   14a24:	4623      	mov	r3, r4
	rej->reason = sys_cpu_to_le16(reason);
   14a26:	7004      	strb	r4, [r0, #0]
   14a28:	7044      	strb	r4, [r0, #1]
   14a2a:	462a      	mov	r2, r5
   14a2c:	2105      	movs	r1, #5
   14a2e:	4630      	mov	r0, r6
   14a30:	9400      	str	r4, [sp, #0]
   14a32:	f011 fd9a 	bl	2656a <bt_l2cap_send_cb>
	if (bt_l2cap_send(conn, cid, buf)) {
   14a36:	2800      	cmp	r0, #0
   14a38:	d0c3      	beq.n	149c2 <l2cap_recv+0x42>
		net_buf_unref(buf);
   14a3a:	4628      	mov	r0, r5
   14a3c:	f004 fb22 	bl	19084 <net_buf_unref>
   14a40:	e7bf      	b.n	149c2 <l2cap_recv+0x42>
   14a42:	bf00      	nop
   14a44:	0002e320 	.word	0x0002e320
   14a48:	0002e33e 	.word	0x0002e33e
   14a4c:	0002a424 	.word	0x0002a424
   14a50:	0002e35f 	.word	0x0002e35f
   14a54:	0002e380 	.word	0x0002e380
   14a58:	0002e39c 	.word	0x0002e39c

00014a5c <bt_l2cap_recv>:
{
   14a5c:	b530      	push	{r4, r5, lr}
	if (buf->len < sizeof(*hdr)) {
   14a5e:	8a0b      	ldrh	r3, [r1, #16]
{
   14a60:	4605      	mov	r5, r0
	if (buf->len < sizeof(*hdr)) {
   14a62:	2b03      	cmp	r3, #3
{
   14a64:	460c      	mov	r4, r1
   14a66:	b085      	sub	sp, #20
	if (buf->len < sizeof(*hdr)) {
   14a68:	d80f      	bhi.n	14a8a <bt_l2cap_recv+0x2e>
		LOG_ERR("Too small L2CAP PDU received");
   14a6a:	4b15      	ldr	r3, [pc, #84]	; (14ac0 <bt_l2cap_recv+0x64>)
   14a6c:	2201      	movs	r2, #1
   14a6e:	9302      	str	r3, [sp, #8]
   14a70:	2300      	movs	r3, #0
   14a72:	4914      	ldr	r1, [pc, #80]	; (14ac4 <bt_l2cap_recv+0x68>)
   14a74:	4618      	mov	r0, r3
   14a76:	e9cd 3300 	strd	r3, r3, [sp]
   14a7a:	f011 fd19 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
	net_buf_unref(buf);
   14a7e:	4620      	mov	r0, r4
}
   14a80:	b005      	add	sp, #20
   14a82:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	net_buf_unref(buf);
   14a86:	f004 bafd 	b.w	19084 <net_buf_unref>
	return net_buf_simple_pull_mem(&buf->b, len);
   14a8a:	2104      	movs	r1, #4
   14a8c:	f104 000c 	add.w	r0, r4, #12
   14a90:	f004 fbfc 	bl	1928c <net_buf_simple_pull_mem>
	cid = sys_le16_to_cpu(hdr->cid);
   14a94:	8841      	ldrh	r1, [r0, #2]
	chan = bt_l2cap_le_lookup_rx_cid(conn, cid);
   14a96:	4628      	mov	r0, r5
   14a98:	f011 fd89 	bl	265ae <bt_l2cap_le_lookup_rx_cid>
   14a9c:	4603      	mov	r3, r0
	if (!chan) {
   14a9e:	b948      	cbnz	r0, 14ab4 <bt_l2cap_recv+0x58>
		LOG_WRN("Ignoring data for unknown channel ID 0x%04x", cid);
   14aa0:	4a09      	ldr	r2, [pc, #36]	; (14ac8 <bt_l2cap_recv+0x6c>)
   14aa2:	9103      	str	r1, [sp, #12]
   14aa4:	e9cd 0201 	strd	r0, r2, [sp, #4]
   14aa8:	4906      	ldr	r1, [pc, #24]	; (14ac4 <bt_l2cap_recv+0x68>)
   14aaa:	2202      	movs	r2, #2
   14aac:	9000      	str	r0, [sp, #0]
   14aae:	f011 fcff 	bl	264b0 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   14ab2:	e7e4      	b.n	14a7e <bt_l2cap_recv+0x22>
	chan->ops->recv(chan, buf);
   14ab4:	6843      	ldr	r3, [r0, #4]
   14ab6:	4621      	mov	r1, r4
   14ab8:	695b      	ldr	r3, [r3, #20]
   14aba:	4798      	blx	r3
   14abc:	e7df      	b.n	14a7e <bt_l2cap_recv+0x22>
   14abe:	bf00      	nop
   14ac0:	0002e3c4 	.word	0x0002e3c4
   14ac4:	0002a424 	.word	0x0002a424
   14ac8:	0002e3e1 	.word	0x0002e3e1

00014acc <bt_l2cap_update_conn_param>:
{
   14acc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ident++;
   14ace:	4b17      	ldr	r3, [pc, #92]	; (14b2c <bt_l2cap_update_conn_param+0x60>)
{
   14ad0:	460e      	mov	r6, r1
	ident++;
   14ad2:	7819      	ldrb	r1, [r3, #0]
{
   14ad4:	4605      	mov	r5, r0
	ident++;
   14ad6:	3101      	adds	r1, #1
   14ad8:	b2c9      	uxtb	r1, r1
   14ada:	2901      	cmp	r1, #1
   14adc:	bf38      	it	cc
   14ade:	2101      	movcc	r1, #1
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CONN_PARAM_REQ,
   14ae0:	2208      	movs	r2, #8
   14ae2:	2012      	movs	r0, #18
	ident++;
   14ae4:	7019      	strb	r1, [r3, #0]
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CONN_PARAM_REQ,
   14ae6:	f7ff fea5 	bl	14834 <l2cap_create_le_sig_pdu.constprop.0>
	if (!buf) {
   14aea:	4604      	mov	r4, r0
   14aec:	b1d0      	cbz	r0, 14b24 <bt_l2cap_update_conn_param+0x58>
	return net_buf_simple_add(&buf->b, len);
   14aee:	2108      	movs	r1, #8
   14af0:	300c      	adds	r0, #12
   14af2:	f004 fbe9 	bl	192c8 <net_buf_simple_add>
	req->min_interval = sys_cpu_to_le16(param->interval_min);
   14af6:	8833      	ldrh	r3, [r6, #0]
   14af8:	4622      	mov	r2, r4
   14afa:	8003      	strh	r3, [r0, #0]
	req->max_interval = sys_cpu_to_le16(param->interval_max);
   14afc:	8873      	ldrh	r3, [r6, #2]
   14afe:	2105      	movs	r1, #5
   14b00:	8043      	strh	r3, [r0, #2]
	req->latency = sys_cpu_to_le16(param->latency);
   14b02:	88b3      	ldrh	r3, [r6, #4]
   14b04:	8083      	strh	r3, [r0, #4]
	req->timeout = sys_cpu_to_le16(param->timeout);
   14b06:	88f3      	ldrh	r3, [r6, #6]
   14b08:	80c3      	strh	r3, [r0, #6]
   14b0a:	2300      	movs	r3, #0
   14b0c:	4628      	mov	r0, r5
   14b0e:	9300      	str	r3, [sp, #0]
   14b10:	f011 fd2b 	bl	2656a <bt_l2cap_send_cb>
	if (err) {
   14b14:	4605      	mov	r5, r0
   14b16:	b110      	cbz	r0, 14b1e <bt_l2cap_update_conn_param+0x52>
		net_buf_unref(buf);
   14b18:	4620      	mov	r0, r4
   14b1a:	f004 fab3 	bl	19084 <net_buf_unref>
}
   14b1e:	4628      	mov	r0, r5
   14b20:	b002      	add	sp, #8
   14b22:	bd70      	pop	{r4, r5, r6, pc}
		return -ENOMEM;
   14b24:	f06f 050b 	mvn.w	r5, #11
   14b28:	e7f9      	b.n	14b1e <bt_l2cap_update_conn_param+0x52>
   14b2a:	bf00      	nop
   14b2c:	20021dbe 	.word	0x20021dbe

00014b30 <att_op_get_type>:
#endif /* CONFIG_BT_GATT_CLIENT */
};

static att_type_t att_op_get_type(uint8_t op)
{
	switch (op) {
   14b30:	2823      	cmp	r0, #35	; 0x23
   14b32:	d81f      	bhi.n	14b74 <att_op_get_type+0x44>
   14b34:	281a      	cmp	r0, #26
   14b36:	d804      	bhi.n	14b42 <att_op_get_type+0x12>
   14b38:	1e43      	subs	r3, r0, #1
   14b3a:	2b18      	cmp	r3, #24
   14b3c:	d90e      	bls.n	14b5c <att_op_get_type+0x2c>

	if (op & ATT_CMD_MASK) {
		return ATT_COMMAND;
	}

	return ATT_UNKNOWN;
   14b3e:	2006      	movs	r0, #6
   14b40:	4770      	bx	lr
	switch (op) {
   14b42:	f1a0 031b 	sub.w	r3, r0, #27
   14b46:	2b08      	cmp	r3, #8
   14b48:	d81e      	bhi.n	14b88 <att_op_get_type+0x58>
   14b4a:	e8df f003 	tbb	[pc, r3]
   14b4e:	1d05      	.short	0x1d05
   14b50:	191d231b 	.word	0x191d231b
   14b54:	1d25      	.short	0x1d25
   14b56:	05          	.byte	0x05
   14b57:	00          	.byte	0x00
		return ATT_NOTIFICATION;
   14b58:	2003      	movs	r0, #3
   14b5a:	4770      	bx	lr
   14b5c:	2301      	movs	r3, #1
	switch (op) {
   14b5e:	4a0f      	ldr	r2, [pc, #60]	; (14b9c <att_op_get_type+0x6c>)
   14b60:	4083      	lsls	r3, r0
   14b62:	401a      	ands	r2, r3
   14b64:	b9c2      	cbnz	r2, 14b98 <att_op_get_type+0x68>
   14b66:	4a0e      	ldr	r2, [pc, #56]	; (14ba0 <att_op_get_type+0x70>)
   14b68:	401a      	ands	r2, r3
	return ATT_UNKNOWN;
   14b6a:	2a00      	cmp	r2, #0
   14b6c:	bf14      	ite	ne
   14b6e:	2001      	movne	r0, #1
   14b70:	2006      	moveq	r0, #6
   14b72:	4770      	bx	lr
	switch (op) {
   14b74:	f000 037f 	and.w	r3, r0, #127	; 0x7f
   14b78:	2b52      	cmp	r3, #82	; 0x52
   14b7a:	d105      	bne.n	14b88 <att_op_get_type+0x58>
		return ATT_COMMAND;
   14b7c:	2000      	movs	r0, #0
}
   14b7e:	4770      	bx	lr
		return ATT_REQUEST;
   14b80:	2001      	movs	r0, #1
   14b82:	4770      	bx	lr
		return ATT_INDICATION;
   14b84:	2005      	movs	r0, #5
   14b86:	4770      	bx	lr
		return ATT_COMMAND;
   14b88:	f010 0f40 	tst.w	r0, #64	; 0x40
   14b8c:	bf0c      	ite	eq
   14b8e:	2006      	moveq	r0, #6
   14b90:	2000      	movne	r0, #0
   14b92:	4770      	bx	lr
	switch (op) {
   14b94:	2004      	movs	r0, #4
   14b96:	4770      	bx	lr
		return ATT_RESPONSE;
   14b98:	2002      	movs	r0, #2
   14b9a:	4770      	bx	lr
   14b9c:	028aaaaa 	.word	0x028aaaaa
   14ba0:	01455554 	.word	0x01455554

00014ba4 <bt_att_released>:
	/* Prepend back to the list as it could not be sent */
	sys_slist_prepend(&chan->att->reqs, node);
}

static void bt_att_released(struct bt_l2cap_chan *ch)
{
   14ba4:	b507      	push	{r0, r1, r2, lr}
	struct bt_att_chan *chan = ATT_CHAN(ch);
   14ba6:	3804      	subs	r0, #4
   14ba8:	9001      	str	r0, [sp, #4]

	LOG_DBG("chan %p", chan);

	k_mem_slab_free(&chan_slab, (void **)&chan);
   14baa:	a901      	add	r1, sp, #4
   14bac:	4802      	ldr	r0, [pc, #8]	; (14bb8 <bt_att_released+0x14>)
   14bae:	f00a fb8f 	bl	1f2d0 <k_mem_slab_free>
}
   14bb2:	b003      	add	sp, #12
   14bb4:	f85d fb04 	ldr.w	pc, [sp], #4
   14bb8:	20008a28 	.word	0x20008a28

00014bbc <tx_meta_data_free>:
{
   14bbc:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(data);
   14bbe:	4604      	mov	r4, r0
   14bc0:	b948      	cbnz	r0, 14bd6 <tx_meta_data_free+0x1a>
   14bc2:	490a      	ldr	r1, [pc, #40]	; (14bec <tx_meta_data_free+0x30>)
   14bc4:	480a      	ldr	r0, [pc, #40]	; (14bf0 <tx_meta_data_free+0x34>)
   14bc6:	23a6      	movs	r3, #166	; 0xa6
   14bc8:	4a0a      	ldr	r2, [pc, #40]	; (14bf4 <tx_meta_data_free+0x38>)
   14bca:	f00f ff1e 	bl	24a0a <assert_print>
   14bce:	21a6      	movs	r1, #166	; 0xa6
   14bd0:	4808      	ldr	r0, [pc, #32]	; (14bf4 <tx_meta_data_free+0x38>)
   14bd2:	f00f ff13 	bl	249fc <assert_post_action>
__ssp_bos_icheck3(memset, void *, int)
   14bd6:	2100      	movs	r1, #0
   14bd8:	2214      	movs	r2, #20
   14bda:	f014 fcb6 	bl	2954a <memset>
	k_fifo_put(&free_att_tx_meta_data, data);
   14bde:	4621      	mov	r1, r4
}
   14be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_fifo_put(&free_att_tx_meta_data, data);
   14be4:	4804      	ldr	r0, [pc, #16]	; (14bf8 <tx_meta_data_free+0x3c>)
   14be6:	f014 baad 	b.w	29144 <k_queue_append>
   14bea:	bf00      	nop
   14bec:	0002df6e 	.word	0x0002df6e
   14bf0:	0002b3a9 	.word	0x0002b3a9
   14bf4:	0002e416 	.word	0x0002e416
   14bf8:	20008bb0 	.word	0x20008bb0

00014bfc <find_type_cb>:
{
   14bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14c00:	f642 0301 	movw	r3, #10241	; 0x2801
   14c04:	2500      	movs	r5, #0
{
   14c06:	b093      	sub	sp, #76	; 0x4c
	struct bt_att_chan *chan = data->chan;
   14c08:	f8d2 9000 	ldr.w	r9, [r2]
{
   14c0c:	4607      	mov	r7, r0
   14c0e:	460e      	mov	r6, r1
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14c10:	6800      	ldr	r0, [r0, #0]
   14c12:	a90d      	add	r1, sp, #52	; 0x34
	struct bt_conn *conn = chan->chan.chan.conn;
   14c14:	f8d9 8004 	ldr.w	r8, [r9, #4]
{
   14c18:	4614      	mov	r4, r2
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14c1a:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
   14c1e:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
   14c22:	f010 ffd2 	bl	25bca <bt_uuid_cmp>
   14c26:	2800      	cmp	r0, #0
   14c28:	d067      	beq.n	14cfa <find_type_cb+0xfe>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY)) {
   14c2a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   14c2e:	6838      	ldr	r0, [r7, #0]
   14c30:	a90d      	add	r1, sp, #52	; 0x34
   14c32:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
   14c36:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
   14c3a:	f010 ffc6 	bl	25bca <bt_uuid_cmp>
   14c3e:	b138      	cbz	r0, 14c50 <find_type_cb+0x54>
		if (data->group &&
   14c40:	68a3      	ldr	r3, [r4, #8]
   14c42:	b11b      	cbz	r3, 14c4c <find_type_cb+0x50>
   14c44:	885a      	ldrh	r2, [r3, #2]
   14c46:	42b2      	cmp	r2, r6
   14c48:	d200      	bcs.n	14c4c <find_type_cb+0x50>
	data->group->end_handle = sys_cpu_to_le16(handle);
   14c4a:	805e      	strh	r6, [r3, #2]
		return BT_GATT_ITER_CONTINUE;
   14c4c:	2001      	movs	r0, #1
   14c4e:	e009      	b.n	14c64 <find_type_cb+0x68>
	if (chan->chan.tx.mtu - net_buf_frags_len(data->buf) <
   14c50:	6861      	ldr	r1, [r4, #4]
   14c52:	4608      	mov	r0, r1
   14c54:	f011 fcbf 	bl	265d6 <net_buf_frags_len>
   14c58:	f8b9 302a 	ldrh.w	r3, [r9, #42]	; 0x2a
   14c5c:	1a1b      	subs	r3, r3, r0
   14c5e:	2b03      	cmp	r3, #3
   14c60:	d803      	bhi.n	14c6a <find_type_cb+0x6e>
		return BT_GATT_ITER_STOP;
   14c62:	2000      	movs	r0, #0
}
   14c64:	b013      	add	sp, #76	; 0x4c
   14c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	frag = net_buf_frag_last(data->buf);
   14c6a:	4608      	mov	r0, r1
   14c6c:	f004 fa66 	bl	1913c <net_buf_frag_last>
   14c70:	4605      	mov	r5, r0
	len = MIN(chan->chan.tx.mtu - net_buf_frags_len(data->buf),
   14c72:	6860      	ldr	r0, [r4, #4]
   14c74:	f011 fcaf 	bl	265d6 <net_buf_frags_len>
   14c78:	f8b9 a02a 	ldrh.w	sl, [r9, #42]	; 0x2a
	return net_buf_simple_tailroom(&buf->b);
   14c7c:	f105 0b0c 	add.w	fp, r5, #12
   14c80:	ebaa 0a00 	sub.w	sl, sl, r0
   14c84:	4658      	mov	r0, fp
   14c86:	f012 fea6 	bl	279d6 <net_buf_simple_tailroom>
   14c8a:	4582      	cmp	sl, r0
   14c8c:	d238      	bcs.n	14d00 <find_type_cb+0x104>
   14c8e:	6860      	ldr	r0, [r4, #4]
   14c90:	f011 fca1 	bl	265d6 <net_buf_frags_len>
   14c94:	f8b9 302a 	ldrh.w	r3, [r9, #42]	; 0x2a
   14c98:	1a18      	subs	r0, r3, r0
	if (!len) {
   14c9a:	b970      	cbnz	r0, 14cba <find_type_cb+0xbe>
		frag = net_buf_alloc(net_buf_pool_get(data->buf->pool_id),
   14c9c:	6863      	ldr	r3, [r4, #4]
   14c9e:	7a98      	ldrb	r0, [r3, #10]
   14ca0:	f003 ffb6 	bl	18c10 <net_buf_pool_get>
	return net_buf_alloc_fixed(pool, timeout);
   14ca4:	2200      	movs	r2, #0
   14ca6:	2300      	movs	r3, #0
   14ca8:	f012 fe7b 	bl	279a2 <net_buf_alloc_fixed>
		if (!frag) {
   14cac:	4605      	mov	r5, r0
   14cae:	2800      	cmp	r0, #0
   14cb0:	d0d7      	beq.n	14c62 <find_type_cb+0x66>
		net_buf_frag_add(data->buf, frag);
   14cb2:	4601      	mov	r1, r0
   14cb4:	6860      	ldr	r0, [r4, #4]
   14cb6:	f004 fa87 	bl	191c8 <net_buf_frag_add>
	read = attr->read(conn, attr, uuid, sizeof(uuid), 0);
   14cba:	2300      	movs	r3, #0
   14cbc:	9300      	str	r3, [sp, #0]
   14cbe:	2310      	movs	r3, #16
   14cc0:	4639      	mov	r1, r7
   14cc2:	f8d7 9004 	ldr.w	r9, [r7, #4]
   14cc6:	4640      	mov	r0, r8
   14cc8:	eb0d 0203 	add.w	r2, sp, r3
   14ccc:	47c8      	blx	r9
	if (read < 0) {
   14cce:	1e07      	subs	r7, r0, #0
   14cd0:	db13      	blt.n	14cfa <find_type_cb+0xfe>
	if (read != data->value_len) {
   14cd2:	7c22      	ldrb	r2, [r4, #16]
		if (!bt_uuid_create(&recvd_uuid.uuid, data->value, data->value_len)) {
   14cd4:	68e0      	ldr	r0, [r4, #12]
	if (read != data->value_len) {
   14cd6:	42ba      	cmp	r2, r7
   14cd8:	d031      	beq.n	14d3e <find_type_cb+0x142>
		if (!bt_uuid_create(&recvd_uuid.uuid, data->value, data->value_len)) {
   14cda:	4601      	mov	r1, r0
   14cdc:	a80d      	add	r0, sp, #52	; 0x34
   14cde:	f010 ffa2 	bl	25c26 <bt_uuid_create>
   14ce2:	4603      	mov	r3, r0
   14ce4:	b980      	cbnz	r0, 14d08 <find_type_cb+0x10c>
			LOG_WRN("Unable to create UUID: size %u", data->value_len);
   14ce6:	7c22      	ldrb	r2, [r4, #16]
   14ce8:	9203      	str	r2, [sp, #12]
   14cea:	4a17      	ldr	r2, [pc, #92]	; (14d48 <find_type_cb+0x14c>)
			LOG_WRN("Unable to create UUID: size %d", read);
   14cec:	e9cd 3201 	strd	r3, r2, [sp, #4]
   14cf0:	4916      	ldr	r1, [pc, #88]	; (14d4c <find_type_cb+0x150>)
   14cf2:	2202      	movs	r2, #2
   14cf4:	9300      	str	r3, [sp, #0]
   14cf6:	f011 fd5d 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
	data->group = NULL;
   14cfa:	2300      	movs	r3, #0
   14cfc:	60a3      	str	r3, [r4, #8]
	return BT_GATT_ITER_CONTINUE;
   14cfe:	e7a5      	b.n	14c4c <find_type_cb+0x50>
	return net_buf_simple_tailroom(&buf->b);
   14d00:	4658      	mov	r0, fp
   14d02:	f012 fe68 	bl	279d6 <net_buf_simple_tailroom>
   14d06:	e7c8      	b.n	14c9a <find_type_cb+0x9e>
		if (!bt_uuid_create(&ref_uuid.uuid, uuid, read)) {
   14d08:	b2fa      	uxtb	r2, r7
   14d0a:	a904      	add	r1, sp, #16
   14d0c:	a808      	add	r0, sp, #32
   14d0e:	f010 ff8a 	bl	25c26 <bt_uuid_create>
   14d12:	4603      	mov	r3, r0
   14d14:	b910      	cbnz	r0, 14d1c <find_type_cb+0x120>
			LOG_WRN("Unable to create UUID: size %d", read);
   14d16:	4a0e      	ldr	r2, [pc, #56]	; (14d50 <find_type_cb+0x154>)
   14d18:	9703      	str	r7, [sp, #12]
   14d1a:	e7e7      	b.n	14cec <find_type_cb+0xf0>
		if (bt_uuid_cmp(&recvd_uuid.uuid, &ref_uuid.uuid)) {
   14d1c:	a908      	add	r1, sp, #32
   14d1e:	a80d      	add	r0, sp, #52	; 0x34
   14d20:	f010 ff53 	bl	25bca <bt_uuid_cmp>
	} else if (memcmp(data->value, uuid, read)) {
   14d24:	2800      	cmp	r0, #0
   14d26:	d1e8      	bne.n	14cfa <find_type_cb+0xfe>
	data->err = 0x00;
   14d28:	2300      	movs	r3, #0
	return net_buf_simple_add(&buf->b, len);
   14d2a:	2104      	movs	r1, #4
   14d2c:	7463      	strb	r3, [r4, #17]
   14d2e:	f105 000c 	add.w	r0, r5, #12
   14d32:	f004 fac9 	bl	192c8 <net_buf_simple_add>
	data->group = net_buf_add(frag, sizeof(*data->group));
   14d36:	60a0      	str	r0, [r4, #8]
	data->group->start_handle = sys_cpu_to_le16(handle);
   14d38:	8006      	strh	r6, [r0, #0]
	data->group->end_handle = sys_cpu_to_le16(handle);
   14d3a:	68a3      	ldr	r3, [r4, #8]
   14d3c:	e785      	b.n	14c4a <find_type_cb+0x4e>
	} else if (memcmp(data->value, uuid, read)) {
   14d3e:	a904      	add	r1, sp, #16
   14d40:	f014 fbb9 	bl	294b6 <memcmp>
   14d44:	e7ee      	b.n	14d24 <find_type_cb+0x128>
   14d46:	bf00      	nop
   14d48:	0002e445 	.word	0x0002e445
   14d4c:	0002a3d4 	.word	0x0002a3d4
   14d50:	0002e464 	.word	0x0002e464

00014d54 <chan_send>:
{
   14d54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   14d58:	4606      	mov	r6, r0
   14d5a:	460c      	mov	r4, r1
	struct bt_att_tx_meta_data *data = bt_att_tx_meta_data(buf);
   14d5c:	f8d1 9018 	ldr.w	r9, [r1, #24]
	hdr = (void *)buf->data;
   14d60:	68cb      	ldr	r3, [r1, #12]
{
   14d62:	b085      	sub	sp, #20
	if (!atomic_test_bit(chan->flags, ATT_CONNECTED)) {
   14d64:	2102      	movs	r1, #2
   14d66:	3098      	adds	r0, #152	; 0x98
   14d68:	f011 fc4f 	bl	2660a <atomic_test_bit>
   14d6c:	2800      	cmp	r0, #0
   14d6e:	d053      	beq.n	14e18 <chan_send+0xc4>
	if (hdr->code == BT_ATT_OP_SIGNED_WRITE_CMD) {
   14d70:	781b      	ldrb	r3, [r3, #0]
   14d72:	2bd2      	cmp	r3, #210	; 0xd2
   14d74:	d11a      	bne.n	14dac <chan_send+0x58>
		err = bt_smp_sign(chan->att->conn, buf);
   14d76:	6833      	ldr	r3, [r6, #0]
   14d78:	4621      	mov	r1, r4
   14d7a:	6818      	ldr	r0, [r3, #0]
   14d7c:	f012 fcf2 	bl	27764 <bt_smp_sign>
		if (err) {
   14d80:	4605      	mov	r5, r0
   14d82:	b198      	cbz	r0, 14dac <chan_send+0x58>
			LOG_ERR("Error signing data");
   14d84:	4b26      	ldr	r3, [pc, #152]	; (14e20 <chan_send+0xcc>)
   14d86:	2201      	movs	r2, #1
   14d88:	9302      	str	r3, [sp, #8]
   14d8a:	2300      	movs	r3, #0
   14d8c:	4925      	ldr	r1, [pc, #148]	; (14e24 <chan_send+0xd0>)
   14d8e:	4618      	mov	r0, r3
   14d90:	e9cd 3300 	strd	r3, r3, [sp]
   14d94:	f011 fd0e 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
			tx_meta_data_free(bt_att_tx_meta_data(buf));
   14d98:	69a0      	ldr	r0, [r4, #24]
   14d9a:	f7ff ff0f 	bl	14bbc <tx_meta_data_free>
			net_buf_unref(buf);
   14d9e:	4620      	mov	r0, r4
   14da0:	f004 f970 	bl	19084 <net_buf_unref>
}
   14da4:	4628      	mov	r0, r5
   14da6:	b005      	add	sp, #20
   14da8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	state->offset = net_buf_simple_headroom(buf);
   14dac:	f104 000c 	add.w	r0, r4, #12
   14db0:	f012 fe0d 	bl	279ce <net_buf_simple_headroom>
	state->len = buf->len;
   14db4:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	data->att_chan = chan;
   14db8:	f8c9 6000 	str.w	r6, [r9]
	err = bt_l2cap_send_cb(chan->att->conn, BT_L2CAP_CID_ATT,
   14dbc:	6833      	ldr	r3, [r6, #0]
	state->offset = net_buf_simple_headroom(buf);
   14dbe:	4607      	mov	r7, r0
   14dc0:	681e      	ldr	r6, [r3, #0]
	const att_type_t op_type = att_op_get_type(buf->data[0]);
   14dc2:	68e3      	ldr	r3, [r4, #12]
   14dc4:	7818      	ldrb	r0, [r3, #0]
   14dc6:	f7ff feb3 	bl	14b30 <att_op_get_type>
   14dca:	2805      	cmp	r0, #5
   14dcc:	4605      	mov	r5, r0
	switch (op_type) {
   14dce:	d813      	bhi.n	14df8 <chan_send+0xa4>
	err = bt_l2cap_send_cb(chan->att->conn, BT_L2CAP_CID_ATT,
   14dd0:	4b15      	ldr	r3, [pc, #84]	; (14e28 <chan_send+0xd4>)
   14dd2:	4622      	mov	r2, r4
   14dd4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
   14dd8:	2104      	movs	r1, #4
   14dda:	4630      	mov	r0, r6
   14ddc:	f8cd 9000 	str.w	r9, [sp]
   14de0:	f011 fbc3 	bl	2656a <bt_l2cap_send_cb>
	if (err) {
   14de4:	4605      	mov	r5, r0
   14de6:	2800      	cmp	r0, #0
   14de8:	d0dc      	beq.n	14da4 <chan_send+0x50>
	buf->data = buf->__buf + state->offset;
   14dea:	6963      	ldr	r3, [r4, #20]
	buf->len = state->len;
   14dec:	f8a4 8010 	strh.w	r8, [r4, #16]
	buf->data = buf->__buf + state->offset;
   14df0:	fa13 f787 	uxtah	r7, r3, r7
   14df4:	60e7      	str	r7, [r4, #12]
}
   14df6:	e7d5      	b.n	14da4 <chan_send+0x50>
		__ASSERT(false, "Unknown op type 0x%02X", op_type);
   14df8:	f240 2357 	movw	r3, #599	; 0x257
   14dfc:	4a0b      	ldr	r2, [pc, #44]	; (14e2c <chan_send+0xd8>)
   14dfe:	490c      	ldr	r1, [pc, #48]	; (14e30 <chan_send+0xdc>)
   14e00:	480c      	ldr	r0, [pc, #48]	; (14e34 <chan_send+0xe0>)
   14e02:	f00f fe02 	bl	24a0a <assert_print>
   14e06:	4629      	mov	r1, r5
   14e08:	480b      	ldr	r0, [pc, #44]	; (14e38 <chan_send+0xe4>)
   14e0a:	f00f fdfe 	bl	24a0a <assert_print>
   14e0e:	f240 2157 	movw	r1, #599	; 0x257
   14e12:	4806      	ldr	r0, [pc, #24]	; (14e2c <chan_send+0xd8>)
   14e14:	f00f fdf2 	bl	249fc <assert_post_action>
		return -EINVAL;
   14e18:	f06f 0515 	mvn.w	r5, #21
   14e1c:	e7c2      	b.n	14da4 <chan_send+0x50>
   14e1e:	bf00      	nop
   14e20:	0002e483 	.word	0x0002e483
   14e24:	0002a3d4 	.word	0x0002a3d4
   14e28:	0002ad98 	.word	0x0002ad98
   14e2c:	0002e416 	.word	0x0002e416
   14e30:	00030b07 	.word	0x00030b07
   14e34:	0002b3a9 	.word	0x0002b3a9
   14e38:	0002e496 	.word	0x0002e496

00014e3c <bt_att_chan_req_send>:
{
   14e3c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan);
   14e3e:	b958      	cbnz	r0, 14e58 <bt_att_chan_req_send+0x1c>
   14e40:	4919      	ldr	r1, [pc, #100]	; (14ea8 <bt_att_chan_req_send+0x6c>)
   14e42:	f44f 7346 	mov.w	r3, #792	; 0x318
   14e46:	4a19      	ldr	r2, [pc, #100]	; (14eac <bt_att_chan_req_send+0x70>)
   14e48:	4819      	ldr	r0, [pc, #100]	; (14eb0 <bt_att_chan_req_send+0x74>)
   14e4a:	f00f fdde 	bl	24a0a <assert_print>
   14e4e:	f44f 7146 	mov.w	r1, #792	; 0x318
	__ASSERT_NO_MSG(req);
   14e52:	4816      	ldr	r0, [pc, #88]	; (14eac <bt_att_chan_req_send+0x70>)
   14e54:	f00f fdd2 	bl	249fc <assert_post_action>
   14e58:	b949      	cbnz	r1, 14e6e <bt_att_chan_req_send+0x32>
   14e5a:	4916      	ldr	r1, [pc, #88]	; (14eb4 <bt_att_chan_req_send+0x78>)
   14e5c:	f240 3319 	movw	r3, #793	; 0x319
   14e60:	4a12      	ldr	r2, [pc, #72]	; (14eac <bt_att_chan_req_send+0x70>)
   14e62:	4813      	ldr	r0, [pc, #76]	; (14eb0 <bt_att_chan_req_send+0x74>)
   14e64:	f00f fdd1 	bl	24a0a <assert_print>
   14e68:	f240 3119 	movw	r1, #793	; 0x319
   14e6c:	e7f1      	b.n	14e52 <bt_att_chan_req_send+0x16>
	__ASSERT_NO_MSG(req->func);
   14e6e:	684a      	ldr	r2, [r1, #4]
   14e70:	b94a      	cbnz	r2, 14e86 <bt_att_chan_req_send+0x4a>
   14e72:	4911      	ldr	r1, [pc, #68]	; (14eb8 <bt_att_chan_req_send+0x7c>)
   14e74:	f240 331a 	movw	r3, #794	; 0x31a
   14e78:	4a0c      	ldr	r2, [pc, #48]	; (14eac <bt_att_chan_req_send+0x70>)
   14e7a:	480d      	ldr	r0, [pc, #52]	; (14eb0 <bt_att_chan_req_send+0x74>)
   14e7c:	f00f fdc5 	bl	24a0a <assert_print>
   14e80:	f240 311a 	movw	r1, #794	; 0x31a
   14e84:	e7e5      	b.n	14e52 <bt_att_chan_req_send+0x16>
	__ASSERT_NO_MSG(!chan->req);
   14e86:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
   14e8a:	b14b      	cbz	r3, 14ea0 <bt_att_chan_req_send+0x64>
   14e8c:	490b      	ldr	r1, [pc, #44]	; (14ebc <bt_att_chan_req_send+0x80>)
   14e8e:	f240 331b 	movw	r3, #795	; 0x31b
   14e92:	4a06      	ldr	r2, [pc, #24]	; (14eac <bt_att_chan_req_send+0x70>)
   14e94:	4806      	ldr	r0, [pc, #24]	; (14eb0 <bt_att_chan_req_send+0x74>)
   14e96:	f00f fdb8 	bl	24a0a <assert_print>
   14e9a:	f240 311b 	movw	r1, #795	; 0x31b
   14e9e:	e7d8      	b.n	14e52 <bt_att_chan_req_send+0x16>
}
   14ea0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return chan_req_send(chan, req);
   14ea4:	f011 bc95 	b.w	267d2 <chan_req_send>
   14ea8:	0002e4af 	.word	0x0002e4af
   14eac:	0002e416 	.word	0x0002e416
   14eb0:	0002b3a9 	.word	0x0002b3a9
   14eb4:	0002e4c5 	.word	0x0002e4c5
   14eb8:	0002e4b4 	.word	0x0002e4b4
   14ebc:	0002e4be 	.word	0x0002e4be

00014ec0 <att_get>:
{
   14ec0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (conn->state != BT_CONN_CONNECTED) {
   14ec2:	7b43      	ldrb	r3, [r0, #13]
   14ec4:	2b07      	cmp	r3, #7
   14ec6:	d00d      	beq.n	14ee4 <att_get+0x24>
		LOG_WRN("Not connected");
   14ec8:	4b18      	ldr	r3, [pc, #96]	; (14f2c <att_get+0x6c>)
   14eca:	2202      	movs	r2, #2
   14ecc:	9302      	str	r3, [sp, #8]
   14ece:	2300      	movs	r3, #0
   14ed0:	4618      	mov	r0, r3
   14ed2:	e9cd 3300 	strd	r3, r3, [sp]
   14ed6:	4916      	ldr	r1, [pc, #88]	; (14f30 <att_get+0x70>)
		LOG_ERR("Unable to find ATT channel");
   14ed8:	f011 fc6c 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   14edc:	2000      	movs	r0, #0
}
   14ede:	b005      	add	sp, #20
   14ee0:	f85d fb04 	ldr.w	pc, [sp], #4
	chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_ATT);
   14ee4:	2104      	movs	r1, #4
   14ee6:	f011 fb62 	bl	265ae <bt_l2cap_le_lookup_rx_cid>
   14eea:	4603      	mov	r3, r0
	if (!chan) {
   14eec:	b930      	cbnz	r0, 14efc <att_get+0x3c>
		LOG_ERR("Unable to find ATT channel");
   14eee:	4a11      	ldr	r2, [pc, #68]	; (14f34 <att_get+0x74>)
   14ef0:	490f      	ldr	r1, [pc, #60]	; (14f30 <att_get+0x70>)
   14ef2:	e9cd 0201 	strd	r0, r2, [sp, #4]
   14ef6:	9000      	str	r0, [sp, #0]
   14ef8:	2201      	movs	r2, #1
   14efa:	e7ed      	b.n	14ed8 <att_get+0x18>
	__ASSERT(atomic_test_bit(att_chan->flags, ATT_CONNECTED),
   14efc:	2102      	movs	r1, #2
   14efe:	3094      	adds	r0, #148	; 0x94
   14f00:	f011 fb83 	bl	2660a <atomic_test_bit>
   14f04:	b970      	cbnz	r0, 14f24 <att_get+0x64>
   14f06:	490c      	ldr	r1, [pc, #48]	; (14f38 <att_get+0x78>)
   14f08:	f640 332a 	movw	r3, #2858	; 0xb2a
   14f0c:	4a0b      	ldr	r2, [pc, #44]	; (14f3c <att_get+0x7c>)
   14f0e:	480c      	ldr	r0, [pc, #48]	; (14f40 <att_get+0x80>)
   14f10:	f00f fd7b 	bl	24a0a <assert_print>
   14f14:	480b      	ldr	r0, [pc, #44]	; (14f44 <att_get+0x84>)
   14f16:	f00f fd78 	bl	24a0a <assert_print>
   14f1a:	f640 312a 	movw	r1, #2858	; 0xb2a
   14f1e:	4807      	ldr	r0, [pc, #28]	; (14f3c <att_get+0x7c>)
   14f20:	f00f fd6c 	bl	249fc <assert_post_action>
	return att_chan->att;
   14f24:	f853 0c04 	ldr.w	r0, [r3, #-4]
   14f28:	e7d9      	b.n	14ede <att_get+0x1e>
   14f2a:	bf00      	nop
   14f2c:	0002e4c9 	.word	0x0002e4c9
   14f30:	0002a3d4 	.word	0x0002a3d4
   14f34:	0002e4d7 	.word	0x0002e4d7
   14f38:	0002e4f2 	.word	0x0002e4f2
   14f3c:	0002e416 	.word	0x0002e416
   14f40:	0002b3a9 	.word	0x0002b3a9
   14f44:	0002e522 	.word	0x0002e522

00014f48 <bt_att_connected>:
{
   14f48:	b510      	push	{r4, lr}
   14f4a:	4604      	mov	r4, r0
   14f4c:	f100 0394 	add.w	r3, r0, #148	; 0x94
   14f50:	e8d3 1fef 	ldaex	r1, [r3]
   14f54:	f041 0104 	orr.w	r1, r1, #4
   14f58:	e8c3 1fe2 	stlex	r2, r1, [r3]
   14f5c:	2a00      	cmp	r2, #0
   14f5e:	d1f7      	bne.n	14f50 <bt_att_connected+0x8>
		le_chan->tx.mtu = BT_ATT_DEFAULT_LE_MTU;
   14f60:	2317      	movs	r3, #23
	att_chan_mtu_updated(att_chan);
   14f62:	1f20      	subs	r0, r4, #4
		le_chan->tx.mtu = BT_ATT_DEFAULT_LE_MTU;
   14f64:	84e3      	strh	r3, [r4, #38]	; 0x26
		le_chan->rx.mtu = BT_ATT_DEFAULT_LE_MTU;
   14f66:	82e3      	strh	r3, [r4, #22]
	att_chan_mtu_updated(att_chan);
   14f68:	f011 fb91 	bl	2668e <att_chan_mtu_updated>
	k_work_init_delayable(&att_chan->timeout_work, att_timeout);
   14f6c:	f104 00bc 	add.w	r0, r4, #188	; 0xbc
   14f70:	4903      	ldr	r1, [pc, #12]	; (14f80 <bt_att_connected+0x38>)
   14f72:	f00b fa69 	bl	20448 <k_work_init_delayable>
	bt_gatt_connected(le_chan->chan.conn);
   14f76:	6820      	ldr	r0, [r4, #0]
}
   14f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_gatt_connected(le_chan->chan.conn);
   14f7c:	f001 bf04 	b.w	16d88 <bt_gatt_connected>
   14f80:	00015bdd 	.word	0x00015bdd

00014f84 <read_group_cb>:
{
   14f84:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   14f88:	f04f 0800 	mov.w	r8, #0
   14f8c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
{
   14f90:	4605      	mov	r5, r0
   14f92:	460e      	mov	r6, r1
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   14f94:	6800      	ldr	r0, [r0, #0]
   14f96:	a902      	add	r1, sp, #8
{
   14f98:	4614      	mov	r4, r2
	struct bt_att_chan *chan = data->chan;
   14f9a:	6817      	ldr	r7, [r2, #0]
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   14f9c:	f88d 8008 	strb.w	r8, [sp, #8]
   14fa0:	f8ad 300a 	strh.w	r3, [sp, #10]
   14fa4:	f010 fe11 	bl	25bca <bt_uuid_cmp>
   14fa8:	b1a0      	cbz	r0, 14fd4 <read_group_cb+0x50>
	    bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14faa:	f642 0301 	movw	r3, #10241	; 0x2801
   14fae:	6828      	ldr	r0, [r5, #0]
   14fb0:	a903      	add	r1, sp, #12
   14fb2:	f88d 800c 	strb.w	r8, [sp, #12]
   14fb6:	f8ad 300e 	strh.w	r3, [sp, #14]
   14fba:	f010 fe06 	bl	25bca <bt_uuid_cmp>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   14fbe:	b148      	cbz	r0, 14fd4 <read_group_cb+0x50>
		if (data->group &&
   14fc0:	6923      	ldr	r3, [r4, #16]
   14fc2:	b11b      	cbz	r3, 14fcc <read_group_cb+0x48>
   14fc4:	885a      	ldrh	r2, [r3, #2]
   14fc6:	42b2      	cmp	r2, r6
   14fc8:	d200      	bcs.n	14fcc <read_group_cb+0x48>
			data->group->end_handle = sys_cpu_to_le16(handle);
   14fca:	805e      	strh	r6, [r3, #2]
		return BT_GATT_ITER_CONTINUE;
   14fcc:	2001      	movs	r0, #1
}
   14fce:	b004      	add	sp, #16
   14fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   14fd4:	6861      	ldr	r1, [r4, #4]
   14fd6:	6828      	ldr	r0, [r5, #0]
   14fd8:	f010 fdf7 	bl	25bca <bt_uuid_cmp>
   14fdc:	b110      	cbz	r0, 14fe4 <read_group_cb+0x60>
		data->group = NULL;
   14fde:	2300      	movs	r3, #0
   14fe0:	6123      	str	r3, [r4, #16]
		return BT_GATT_ITER_CONTINUE;
   14fe2:	e7f3      	b.n	14fcc <read_group_cb+0x48>
	if (data->rsp->len &&
   14fe4:	68e3      	ldr	r3, [r4, #12]
	    chan->chan.tx.mtu - data->buf->len < data->rsp->len) {
   14fe6:	68a0      	ldr	r0, [r4, #8]
	if (data->rsp->len &&
   14fe8:	781a      	ldrb	r2, [r3, #0]
   14fea:	b132      	cbz	r2, 14ffa <read_group_cb+0x76>
	    chan->chan.tx.mtu - data->buf->len < data->rsp->len) {
   14fec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
   14fee:	8a01      	ldrh	r1, [r0, #16]
   14ff0:	1a5b      	subs	r3, r3, r1
	if (data->rsp->len &&
   14ff2:	4293      	cmp	r3, r2
   14ff4:	da01      	bge.n	14ffa <read_group_cb+0x76>
		return BT_GATT_ITER_STOP;
   14ff6:	2000      	movs	r0, #0
   14ff8:	e7e9      	b.n	14fce <read_group_cb+0x4a>
	return net_buf_simple_add(&buf->b, len);
   14ffa:	2104      	movs	r1, #4
   14ffc:	300c      	adds	r0, #12
   14ffe:	f004 f963 	bl	192c8 <net_buf_simple_add>
	data->group = net_buf_add(data->buf, sizeof(*data->group));
   15002:	6120      	str	r0, [r4, #16]
	data->group->start_handle = sys_cpu_to_le16(handle);
   15004:	8006      	strh	r6, [r0, #0]
	data->group->end_handle = sys_cpu_to_le16(handle);
   15006:	6923      	ldr	r3, [r4, #16]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_group_cb,
   15008:	4629      	mov	r1, r5
	data->group->end_handle = sys_cpu_to_le16(handle);
   1500a:	805e      	strh	r6, [r3, #2]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_group_cb,
   1500c:	4b07      	ldr	r3, [pc, #28]	; (1502c <read_group_cb+0xa8>)
   1500e:	9401      	str	r4, [sp, #4]
   15010:	9300      	str	r3, [sp, #0]
   15012:	4638      	mov	r0, r7
   15014:	2300      	movs	r3, #0
   15016:	68a2      	ldr	r2, [r4, #8]
   15018:	f011 fc1c 	bl	26854 <att_chan_read>
	if (read < 0) {
   1501c:	2800      	cmp	r0, #0
   1501e:	dbea      	blt.n	14ff6 <read_group_cb+0x72>
	if (!data->group) {
   15020:	6920      	ldr	r0, [r4, #16]
   15022:	3800      	subs	r0, #0
   15024:	bf18      	it	ne
   15026:	2001      	movne	r0, #1
   15028:	e7d1      	b.n	14fce <read_group_cb+0x4a>
   1502a:	bf00      	nop
   1502c:	000266f5 	.word	0x000266f5

00015030 <read_type_cb>:
{
   15030:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	struct bt_att_chan *chan = data->chan;
   15034:	6817      	ldr	r7, [r2, #0]
{
   15036:	4605      	mov	r5, r0
   15038:	4688      	mov	r8, r1
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   1503a:	6800      	ldr	r0, [r0, #0]
   1503c:	6851      	ldr	r1, [r2, #4]
{
   1503e:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   15040:	687e      	ldr	r6, [r7, #4]
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   15042:	f010 fdc2 	bl	25bca <bt_uuid_cmp>
   15046:	4681      	mov	r9, r0
   15048:	2800      	cmp	r0, #0
   1504a:	d13c      	bne.n	150c6 <read_type_cb+0x96>
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   1504c:	4630      	mov	r0, r6
   1504e:	2295      	movs	r2, #149	; 0x95
   15050:	4629      	mov	r1, r5
   15052:	f012 f8c5 	bl	271e0 <bt_gatt_check_perm>
   15056:	4606      	mov	r6, r0
   15058:	7520      	strb	r0, [r4, #20]
	if (data->err) {
   1505a:	b140      	cbz	r0, 1506e <read_type_cb+0x3e>
		if (data->rsp->len) {
   1505c:	68e3      	ldr	r3, [r4, #12]
   1505e:	781b      	ldrb	r3, [r3, #0]
   15060:	b10b      	cbz	r3, 15066 <read_type_cb+0x36>
			data->err = 0x00;
   15062:	f884 9014 	strb.w	r9, [r4, #20]
		return BT_GATT_ITER_STOP;
   15066:	2000      	movs	r0, #0
}
   15068:	b003      	add	sp, #12
   1506a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	data->item = net_buf_add(net_buf_frag_last(data->buf),
   1506e:	68a0      	ldr	r0, [r4, #8]
   15070:	f004 f864 	bl	1913c <net_buf_frag_last>
   15074:	2102      	movs	r1, #2
   15076:	300c      	adds	r0, #12
   15078:	f004 f926 	bl	192c8 <net_buf_simple_add>
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_type_cb, data);
   1507c:	4b13      	ldr	r3, [pc, #76]	; (150cc <read_type_cb+0x9c>)
	data->item = net_buf_add(net_buf_frag_last(data->buf),
   1507e:	6120      	str	r0, [r4, #16]
	data->item->handle = sys_cpu_to_le16(handle);
   15080:	f8a0 8000 	strh.w	r8, [r0]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_type_cb, data);
   15084:	9300      	str	r3, [sp, #0]
   15086:	9401      	str	r4, [sp, #4]
   15088:	4633      	mov	r3, r6
   1508a:	4629      	mov	r1, r5
   1508c:	4638      	mov	r0, r7
   1508e:	68a2      	ldr	r2, [r4, #8]
   15090:	f011 fbe0 	bl	26854 <att_chan_read>
	if (read < 0) {
   15094:	2800      	cmp	r0, #0
   15096:	da07      	bge.n	150a8 <read_type_cb+0x78>
	if (err < 0 && err >= -0xff) {
   15098:	f110 0fff 	cmn.w	r0, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   1509c:	bf32      	itee	cc
   1509e:	200e      	movcc	r0, #14
		return -err;
   150a0:	4240      	negcs	r0, r0
   150a2:	b2c0      	uxtbcs	r0, r0
		data->err = err_to_att(read);
   150a4:	7520      	strb	r0, [r4, #20]
		return BT_GATT_ITER_STOP;
   150a6:	e7de      	b.n	15066 <read_type_cb+0x36>
	if (!data->item) {
   150a8:	6923      	ldr	r3, [r4, #16]
   150aa:	2b00      	cmp	r3, #0
   150ac:	d0db      	beq.n	15066 <read_type_cb+0x36>
	return chan->chan.tx.mtu - net_buf_frags_len(data->buf) >
   150ae:	68a0      	ldr	r0, [r4, #8]
   150b0:	f011 fa91 	bl	265d6 <net_buf_frags_len>
   150b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
   150b6:	1a18      	subs	r0, r3, r0
	       data->rsp->len ? BT_GATT_ITER_CONTINUE : BT_GATT_ITER_STOP;
   150b8:	68e3      	ldr	r3, [r4, #12]
   150ba:	781b      	ldrb	r3, [r3, #0]
   150bc:	4298      	cmp	r0, r3
   150be:	bf94      	ite	ls
   150c0:	2000      	movls	r0, #0
   150c2:	2001      	movhi	r0, #1
   150c4:	e7d0      	b.n	15068 <read_type_cb+0x38>
		return BT_GATT_ITER_CONTINUE;
   150c6:	2001      	movs	r0, #1
   150c8:	e7ce      	b.n	15068 <read_type_cb+0x38>
   150ca:	bf00      	nop
   150cc:	000265e7 	.word	0x000265e7

000150d0 <bt_att_accept>:

}
#endif /* CONFIG_BT_EATT */

static int bt_att_accept(struct bt_conn *conn, struct bt_l2cap_chan **ch)
{
   150d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   150d2:	b087      	sub	sp, #28
   150d4:	4604      	mov	r4, r0
   150d6:	460f      	mov	r7, r1
	struct bt_att *att;
	struct bt_att_chan *chan;

	LOG_DBG("conn %p handle %u", conn, conn->handle);

	if (k_mem_slab_alloc(&att_slab, (void **)&att, K_NO_WAIT)) {
   150d8:	2200      	movs	r2, #0
   150da:	2300      	movs	r3, #0
   150dc:	4831      	ldr	r0, [pc, #196]	; (151a4 <bt_att_accept+0xd4>)
   150de:	a904      	add	r1, sp, #16
   150e0:	f00a f88c 	bl	1f1fc <k_mem_slab_alloc>
   150e4:	4605      	mov	r5, r0
   150e6:	b178      	cbz	r0, 15108 <bt_att_accept+0x38>
		LOG_ERR("No available ATT context for conn %p", conn);
   150e8:	4b2f      	ldr	r3, [pc, #188]	; (151a8 <bt_att_accept+0xd8>)
   150ea:	2201      	movs	r2, #1
   150ec:	9302      	str	r3, [sp, #8]
   150ee:	2300      	movs	r3, #0
   150f0:	e9cd 3300 	strd	r3, r3, [sp]
   150f4:	9403      	str	r4, [sp, #12]
		LOG_WRN("No available ATT channel for conn %p", att->conn);
   150f6:	4618      	mov	r0, r3
   150f8:	492c      	ldr	r1, [pc, #176]	; (151ac <bt_att_accept+0xdc>)
   150fa:	f011 fb5b 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   150fe:	f06f 060b 	mvn.w	r6, #11
	}

	*ch = &chan->chan.chan;

	return 0;
}
   15102:	4630      	mov	r0, r6
   15104:	b007      	add	sp, #28
   15106:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return z_impl_z_current_get();
   15108:	f00c fc42 	bl	21990 <z_impl_z_current_get>
	(void)memset(att, 0, sizeof(*att));
   1510c:	9e04      	ldr	r6, [sp, #16]
	att_handle_rsp_thread = k_current_get();
   1510e:	4b28      	ldr	r3, [pc, #160]	; (151b0 <bt_att_accept+0xe0>)
   15110:	222c      	movs	r2, #44	; 0x2c
   15112:	6018      	str	r0, [r3, #0]
   15114:	4629      	mov	r1, r5
   15116:	1d30      	adds	r0, r6, #4
   15118:	f014 fa17 	bl	2954a <memset>
	att->conn = conn;
   1511c:	6034      	str	r4, [r6, #0]
	sys_slist_init(&att->reqs);
   1511e:	9c04      	ldr	r4, [sp, #16]
	if (k_mem_slab_alloc(&chan_slab, (void **)&chan, K_NO_WAIT)) {
   15120:	2200      	movs	r2, #0
   15122:	2300      	movs	r3, #0
	list->tail = NULL;
   15124:	e9c4 5501 	strd	r5, r5, [r4, #4]
   15128:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
   1512c:	4821      	ldr	r0, [pc, #132]	; (151b4 <bt_att_accept+0xe4>)
   1512e:	a905      	add	r1, sp, #20
	SYS_SLIST_FOR_EACH_CONTAINER(&att->chans, chan, node) {
   15130:	9505      	str	r5, [sp, #20]
	if (k_mem_slab_alloc(&chan_slab, (void **)&chan, K_NO_WAIT)) {
   15132:	f00a f863 	bl	1f1fc <k_mem_slab_alloc>
   15136:	4606      	mov	r6, r0
   15138:	b140      	cbz	r0, 1514c <bt_att_accept+0x7c>
		LOG_WRN("No available ATT channel for conn %p", att->conn);
   1513a:	6823      	ldr	r3, [r4, #0]
   1513c:	2202      	movs	r2, #2
   1513e:	9303      	str	r3, [sp, #12]
   15140:	4b1d      	ldr	r3, [pc, #116]	; (151b8 <bt_att_accept+0xe8>)
   15142:	9500      	str	r5, [sp, #0]
   15144:	e9cd 5301 	strd	r5, r3, [sp, #4]
   15148:	462b      	mov	r3, r5
   1514a:	e7d4      	b.n	150f6 <bt_att_accept+0x26>
	(void)memset(chan, 0, sizeof(*chan));
   1514c:	9b05      	ldr	r3, [sp, #20]
   1514e:	4601      	mov	r1, r0
   15150:	22f8      	movs	r2, #248	; 0xf8
   15152:	4618      	mov	r0, r3
   15154:	f014 f9f9 	bl	2954a <memset>
	chan->chan.chan.ops = &ops;
   15158:	4a18      	ldr	r2, [pc, #96]	; (151bc <bt_att_accept+0xec>)
   1515a:	6082      	str	r2, [r0, #8]
	z_impl_k_queue_init(queue);
   1515c:	30a0      	adds	r0, #160	; 0xa0
   1515e:	f013 ffe4 	bl	2912a <z_impl_k_queue_init>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   15162:	9b05      	ldr	r3, [sp, #20]
   15164:	3398      	adds	r3, #152	; 0x98
   15166:	e8d3 2fef 	ldaex	r2, [r3]
   1516a:	e8c3 6fe1 	stlex	r1, r6, [r3]
   1516e:	2900      	cmp	r1, #0
   15170:	d1f9      	bne.n	15166 <bt_att_accept+0x96>
	chan->att = att;
   15172:	9b05      	ldr	r3, [sp, #20]
   15174:	601c      	str	r4, [r3, #0]
	if (sys_slist_is_empty(&att->chans)) {
   15176:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	att_chan_attach(att, chan);
   15178:	9d05      	ldr	r5, [sp, #20]
	if (sys_slist_is_empty(&att->chans)) {
   1517a:	b91b      	cbnz	r3, 15184 <bt_att_accept+0xb4>
   1517c:	f104 000c 	add.w	r0, r4, #12
   15180:	f013 ffd3 	bl	2912a <z_impl_k_queue_init>
	return list->head;
   15184:	6aa2      	ldr	r2, [r4, #40]	; 0x28
	sys_slist_prepend(&att->chans, &chan->node);
   15186:	f105 03f0 	add.w	r3, r5, #240	; 0xf0
	parent->next = child;
   1518a:	f8c5 20f0 	str.w	r2, [r5, #240]	; 0xf0
Z_GENLIST_PREPEND(slist, snode)
   1518e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
	list->head = node;
   15190:	62a3      	str	r3, [r4, #40]	; 0x28
Z_GENLIST_PREPEND(slist, snode)
   15192:	b902      	cbnz	r2, 15196 <bt_att_accept+0xc6>
	list->tail = node;
   15194:	62e3      	str	r3, [r4, #44]	; 0x2c
	return chan;
   15196:	9b05      	ldr	r3, [sp, #20]
	if (!chan) {
   15198:	2b00      	cmp	r3, #0
   1519a:	d0b0      	beq.n	150fe <bt_att_accept+0x2e>
	*ch = &chan->chan.chan;
   1519c:	3304      	adds	r3, #4
   1519e:	603b      	str	r3, [r7, #0]
	return 0;
   151a0:	e7af      	b.n	15102 <bt_att_accept+0x32>
   151a2:	bf00      	nop
   151a4:	20008a08 	.word	0x20008a08
   151a8:	0002e53e 	.word	0x0002e53e
   151ac:	0002a3d4 	.word	0x0002a3d4
   151b0:	200210a8 	.word	0x200210a8
   151b4:	20008a28 	.word	0x20008a28
   151b8:	0002e563 	.word	0x0002e563
   151bc:	200084c8 	.word	0x200084c8

000151c0 <bt_att_chan_create_pdu>:
{
   151c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (len + sizeof(op) > chan->chan.tx.mtu) {
   151c2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
   151c4:	3201      	adds	r2, #1
   151c6:	429a      	cmp	r2, r3
{
   151c8:	460d      	mov	r5, r1
   151ca:	b087      	sub	sp, #28
	if (len + sizeof(op) > chan->chan.tx.mtu) {
   151cc:	d90f      	bls.n	151ee <bt_att_chan_create_pdu+0x2e>
		LOG_WRN("ATT MTU exceeded, max %u, wanted %zu", chan->chan.tx.mtu,
   151ce:	e9cd 3203 	strd	r3, r2, [sp, #12]
   151d2:	4b25      	ldr	r3, [pc, #148]	; (15268 <bt_att_chan_create_pdu+0xa8>)
   151d4:	2202      	movs	r2, #2
   151d6:	9302      	str	r3, [sp, #8]
   151d8:	2300      	movs	r3, #0
   151da:	4924      	ldr	r1, [pc, #144]	; (1526c <bt_att_chan_create_pdu+0xac>)
   151dc:	4618      	mov	r0, r3
   151de:	e9cd 3300 	strd	r3, r3, [sp]
   151e2:	f011 fae7 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   151e6:	2400      	movs	r4, #0
}
   151e8:	4620      	mov	r0, r4
   151ea:	b007      	add	sp, #28
   151ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch (att_op_get_type(op)) {
   151ee:	4608      	mov	r0, r1
   151f0:	f7ff fc9e 	bl	14b30 <att_op_get_type>
   151f4:	2802      	cmp	r0, #2
   151f6:	d018      	beq.n	1522a <bt_att_chan_create_pdu+0x6a>
   151f8:	2804      	cmp	r0, #4
   151fa:	d016      	beq.n	1522a <bt_att_chan_create_pdu+0x6a>
		timeout = K_FOREVER;
   151fc:	f04f 36ff 	mov.w	r6, #4294967295
   15200:	f04f 37ff 	mov.w	r7, #4294967295
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   15204:	2100      	movs	r1, #0
   15206:	4632      	mov	r2, r6
   15208:	463b      	mov	r3, r7
   1520a:	4608      	mov	r0, r1
   1520c:	f011 f9aa 	bl	26564 <bt_l2cap_create_pdu_timeout>
	if (!buf) {
   15210:	4604      	mov	r4, r0
   15212:	b970      	cbnz	r0, 15232 <bt_att_chan_create_pdu+0x72>
		LOG_ERR("Unable to allocate buffer for op 0x%02x", op);
   15214:	4b16      	ldr	r3, [pc, #88]	; (15270 <bt_att_chan_create_pdu+0xb0>)
   15216:	2201      	movs	r2, #1
   15218:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1521c:	4913      	ldr	r1, [pc, #76]	; (1526c <bt_att_chan_create_pdu+0xac>)
   1521e:	4603      	mov	r3, r0
   15220:	9503      	str	r5, [sp, #12]
   15222:	9000      	str	r0, [sp, #0]
   15224:	f011 fac6 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   15228:	e7dd      	b.n	151e6 <bt_att_chan_create_pdu+0x26>
	switch (att_op_get_type(op)) {
   1522a:	f44f 2670 	mov.w	r6, #983040	; 0xf0000
   1522e:	2700      	movs	r7, #0
   15230:	e7e8      	b.n	15204 <bt_att_chan_create_pdu+0x44>
	return z_impl_k_queue_get(queue, timeout);
   15232:	4810      	ldr	r0, [pc, #64]	; (15274 <bt_att_chan_create_pdu+0xb4>)
   15234:	463b      	mov	r3, r7
   15236:	4632      	mov	r2, r6
   15238:	f00a fc18 	bl	1fa6c <z_impl_k_queue_get>
   1523c:	4603      	mov	r3, r0
	if (!data) {
   1523e:	b958      	cbnz	r0, 15258 <bt_att_chan_create_pdu+0x98>
		LOG_WRN("Unable to allocate ATT TX meta");
   15240:	4a0d      	ldr	r2, [pc, #52]	; (15278 <bt_att_chan_create_pdu+0xb8>)
   15242:	9000      	str	r0, [sp, #0]
   15244:	e9cd 0201 	strd	r0, r2, [sp, #4]
   15248:	4908      	ldr	r1, [pc, #32]	; (1526c <bt_att_chan_create_pdu+0xac>)
   1524a:	2202      	movs	r2, #2
   1524c:	f011 fab2 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   15250:	4620      	mov	r0, r4
   15252:	f003 ff17 	bl	19084 <net_buf_unref>
		return NULL;
   15256:	e7c6      	b.n	151e6 <bt_att_chan_create_pdu+0x26>
	bt_att_tx_meta_data(buf) = data;
   15258:	61a0      	str	r0, [r4, #24]
   1525a:	2101      	movs	r1, #1
   1525c:	f104 000c 	add.w	r0, r4, #12
   15260:	f004 f832 	bl	192c8 <net_buf_simple_add>
	hdr->code = op;
   15264:	7005      	strb	r5, [r0, #0]
	return buf;
   15266:	e7bf      	b.n	151e8 <bt_att_chan_create_pdu+0x28>
   15268:	0002e588 	.word	0x0002e588
   1526c:	0002a3d4 	.word	0x0002a3d4
   15270:	0002e279 	.word	0x0002e279
   15274:	20008bb0 	.word	0x20008bb0
   15278:	0002e5ad 	.word	0x0002e5ad

0001527c <bt_att_recv>:
{
   1527c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (buf->len < sizeof(*hdr)) {
   15280:	8a0b      	ldrh	r3, [r1, #16]
{
   15282:	4607      	mov	r7, r0
   15284:	460d      	mov	r5, r1
   15286:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   15288:	b963      	cbnz	r3, 152a4 <bt_att_recv+0x28>
		LOG_ERR("Too small ATT PDU received");
   1528a:	4a42      	ldr	r2, [pc, #264]	; (15394 <bt_att_recv+0x118>)
   1528c:	9300      	str	r3, [sp, #0]
   1528e:	e9cd 3201 	strd	r3, r2, [sp, #4]
   15292:	2201      	movs	r2, #1
			LOG_WRN("Ignoring unexpected request");
   15294:	4618      	mov	r0, r3
   15296:	4940      	ldr	r1, [pc, #256]	; (15398 <bt_att_recv+0x11c>)
   15298:	f011 fa8c 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
}
   1529c:	2000      	movs	r0, #0
   1529e:	b006      	add	sp, #24
   152a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return net_buf_simple_pull_mem(&buf->b, len);
   152a4:	2101      	movs	r1, #1
   152a6:	f105 000c 	add.w	r0, r5, #12
   152aa:	f003 ffef 	bl	1928c <net_buf_simple_pull_mem>
	if (!att_chan->att) {
   152ae:	f857 3c04 	ldr.w	r3, [r7, #-4]
   152b2:	4604      	mov	r4, r0
   152b4:	2b00      	cmp	r3, #0
   152b6:	d0f1      	beq.n	1529c <bt_att_recv+0x20>
	for (i = 0, handler = NULL; i < ARRAY_SIZE(handlers); i++) {
   152b8:	2300      	movs	r3, #0
		if (hdr->code == handlers[i].op) {
   152ba:	7802      	ldrb	r2, [r0, #0]
   152bc:	4e37      	ldr	r6, [pc, #220]	; (1539c <bt_att_recv+0x120>)
	struct bt_att_chan *att_chan = ATT_CHAN(chan);
   152be:	f1a7 0804 	sub.w	r8, r7, #4
		if (hdr->code == handlers[i].op) {
   152c2:	f816 0033 	ldrb.w	r0, [r6, r3, lsl #3]
   152c6:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
   152ca:	4290      	cmp	r0, r2
   152cc:	eb06 01c3 	add.w	r1, r6, r3, lsl #3
   152d0:	d111      	bne.n	152f6 <bt_att_recv+0x7a>
		if (handler->type == ATT_REQUEST &&
   152d2:	f891 9002 	ldrb.w	r9, [r1, #2]
   152d6:	f1b9 0f01 	cmp.w	r9, #1
   152da:	d12b      	bne.n	15334 <bt_att_recv+0xb8>
		    atomic_test_and_set_bit(att_chan->flags, ATT_PENDING_RSP)) {
   152dc:	2100      	movs	r1, #0
   152de:	f107 0094 	add.w	r0, r7, #148	; 0x94
   152e2:	f011 fb5d 	bl	269a0 <atomic_test_and_set_bit>
		if (handler->type == ATT_REQUEST &&
   152e6:	b380      	cbz	r0, 1534a <bt_att_recv+0xce>
			LOG_WRN("Ignoring unexpected request");
   152e8:	4b2d      	ldr	r3, [pc, #180]	; (153a0 <bt_att_recv+0x124>)
   152ea:	9302      	str	r3, [sp, #8]
   152ec:	2300      	movs	r3, #0
   152ee:	2202      	movs	r2, #2
   152f0:	e9cd 3300 	strd	r3, r3, [sp]
   152f4:	e7ce      	b.n	15294 <bt_att_recv+0x18>
	for (i = 0, handler = NULL; i < ARRAY_SIZE(handlers); i++) {
   152f6:	3301      	adds	r3, #1
   152f8:	2b0e      	cmp	r3, #14
   152fa:	d1e2      	bne.n	152c2 <bt_att_recv+0x46>
		LOG_WRN("Unhandled ATT code 0x%02x", hdr->code);
   152fc:	2500      	movs	r5, #0
   152fe:	4b29      	ldr	r3, [pc, #164]	; (153a4 <bt_att_recv+0x128>)
   15300:	4628      	mov	r0, r5
   15302:	4925      	ldr	r1, [pc, #148]	; (15398 <bt_att_recv+0x11c>)
   15304:	9203      	str	r2, [sp, #12]
   15306:	9302      	str	r3, [sp, #8]
   15308:	2202      	movs	r2, #2
   1530a:	462b      	mov	r3, r5
   1530c:	e9cd 5500 	strd	r5, r5, [sp]
   15310:	f011 fa50 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
		if (att_op_get_type(hdr->code) != ATT_COMMAND &&
   15314:	7821      	ldrb	r1, [r4, #0]
   15316:	4608      	mov	r0, r1
   15318:	f7ff fc0a 	bl	14b30 <att_op_get_type>
   1531c:	2800      	cmp	r0, #0
   1531e:	d0bd      	beq.n	1529c <bt_att_recv+0x20>
   15320:	2805      	cmp	r0, #5
   15322:	d0bb      	beq.n	1529c <bt_att_recv+0x20>
	if (!req) {
   15324:	2900      	cmp	r1, #0
   15326:	d0b9      	beq.n	1529c <bt_att_recv+0x20>
   15328:	2306      	movs	r3, #6
   1532a:	2200      	movs	r2, #0
   1532c:	4640      	mov	r0, r8
   1532e:	f011 fc9b 	bl	26c68 <send_err_rsp.part.0>
   15332:	e7b3      	b.n	1529c <bt_att_recv+0x20>
		} else if (handler->type == ATT_INDICATION &&
   15334:	f1b9 0f05 	cmp.w	r9, #5
   15338:	d107      	bne.n	1534a <bt_att_recv+0xce>
			   atomic_test_and_set_bit(att_chan->flags,
   1533a:	2101      	movs	r1, #1
   1533c:	f107 0094 	add.w	r0, r7, #148	; 0x94
   15340:	f011 fb2e 	bl	269a0 <atomic_test_and_set_bit>
		} else if (handler->type == ATT_INDICATION &&
   15344:	b108      	cbz	r0, 1534a <bt_att_recv+0xce>
			LOG_WRN("Ignoring unexpected indication");
   15346:	4b18      	ldr	r3, [pc, #96]	; (153a8 <bt_att_recv+0x12c>)
   15348:	e7cf      	b.n	152ea <bt_att_recv+0x6e>
	if (buf->len < handler->expect_len) {
   1534a:	4456      	add	r6, sl
   1534c:	8a2b      	ldrh	r3, [r5, #16]
   1534e:	7872      	ldrb	r2, [r6, #1]
   15350:	429a      	cmp	r2, r3
   15352:	d911      	bls.n	15378 <bt_att_recv+0xfc>
		LOG_ERR("Invalid len %u for code 0x%02x", buf->len, hdr->code);
   15354:	7822      	ldrb	r2, [r4, #0]
   15356:	4910      	ldr	r1, [pc, #64]	; (15398 <bt_att_recv+0x11c>)
   15358:	e9cd 3203 	strd	r3, r2, [sp, #12]
   1535c:	4b13      	ldr	r3, [pc, #76]	; (153ac <bt_att_recv+0x130>)
   1535e:	2201      	movs	r2, #1
   15360:	9302      	str	r3, [sp, #8]
   15362:	2300      	movs	r3, #0
   15364:	4618      	mov	r0, r3
   15366:	e9cd 3300 	strd	r3, r3, [sp]
   1536a:	f011 fa23 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
	if (handler->type == ATT_REQUEST && err) {
   1536e:	f1b9 0f01 	cmp.w	r9, #1
   15372:	d193      	bne.n	1529c <bt_att_recv+0x20>
		err = BT_ATT_ERR_INVALID_PDU;
   15374:	2304      	movs	r3, #4
   15376:	e009      	b.n	1538c <bt_att_recv+0x110>
		err = handler->func(att_chan, buf);
   15378:	6873      	ldr	r3, [r6, #4]
   1537a:	4629      	mov	r1, r5
   1537c:	4640      	mov	r0, r8
   1537e:	4798      	blx	r3
	if (handler->type == ATT_REQUEST && err) {
   15380:	f1b9 0f01 	cmp.w	r9, #1
		err = handler->func(att_chan, buf);
   15384:	4603      	mov	r3, r0
	if (handler->type == ATT_REQUEST && err) {
   15386:	d189      	bne.n	1529c <bt_att_recv+0x20>
   15388:	2800      	cmp	r0, #0
   1538a:	d087      	beq.n	1529c <bt_att_recv+0x20>
		send_err_rsp(att_chan, hdr->code, 0, err);
   1538c:	7821      	ldrb	r1, [r4, #0]
	if (!req) {
   1538e:	2900      	cmp	r1, #0
   15390:	d084      	beq.n	1529c <bt_att_recv+0x20>
   15392:	e7ca      	b.n	1532a <bt_att_recv+0xae>
   15394:	0002e5cc 	.word	0x0002e5cc
   15398:	0002a3d4 	.word	0x0002a3d4
   1539c:	0002adb0 	.word	0x0002adb0
   153a0:	0002e601 	.word	0x0002e601
   153a4:	0002e5e7 	.word	0x0002e5e7
   153a8:	0002e61d 	.word	0x0002e61d
   153ac:	0002e63c 	.word	0x0002e63c

000153b0 <att_write_rsp.constprop.0>:
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   153b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   153b2:	461e      	mov	r6, r3
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   153b4:	6803      	ldr	r3, [r0, #0]
   153b6:	460d      	mov	r5, r1
   153b8:	3900      	subs	r1, #0
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   153ba:	4604      	mov	r4, r0
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   153bc:	bf18      	it	ne
   153be:	2101      	movne	r1, #1
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   153c0:	b087      	sub	sp, #28
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   153c2:	6818      	ldr	r0, [r3, #0]
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   153c4:	4617      	mov	r7, r2
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   153c6:	f011 ff3f 	bl	27248 <bt_gatt_change_aware>
   153ca:	b948      	cbnz	r0, 153e0 <att_write_rsp.constprop.0+0x30>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   153cc:	2105      	movs	r1, #5
   153ce:	f104 0098 	add.w	r0, r4, #152	; 0x98
   153d2:	f011 fae5 	bl	269a0 <atomic_test_and_set_bit>
   153d6:	2800      	cmp	r0, #0
   153d8:	d048      	beq.n	1546c <att_write_rsp.constprop.0+0xbc>
			return 0;
   153da:	2000      	movs	r0, #0
}
   153dc:	b007      	add	sp, #28
   153de:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!handle) {
   153e0:	2e00      	cmp	r6, #0
   153e2:	d045      	beq.n	15470 <att_write_rsp.constprop.0+0xc0>
	(void)memset(&data, 0, sizeof(data));
   153e4:	2218      	movs	r2, #24
   153e6:	2100      	movs	r1, #0
   153e8:	4668      	mov	r0, sp
   153ea:	f014 f8ae 	bl	2954a <memset>
	if (rsp) {
   153ee:	bb67      	cbnz	r7, 1544a <att_write_rsp.constprop.0+0x9a>
	data.conn = chan->att->conn;
   153f0:	6823      	ldr	r3, [r4, #0]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   153f2:	4631      	mov	r1, r6
	data.conn = chan->att->conn;
   153f4:	681b      	ldr	r3, [r3, #0]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   153f6:	4630      	mov	r0, r6
	data.conn = chan->att->conn;
   153f8:	9300      	str	r3, [sp, #0]
	data.offset = offset;
   153fa:	2300      	movs	r3, #0
   153fc:	f8ad 3012 	strh.w	r3, [sp, #18]
	data.value = value;
   15400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   15402:	4a1c      	ldr	r2, [pc, #112]	; (15474 <att_write_rsp.constprop.0+0xc4>)
	data.value = value;
   15404:	9303      	str	r3, [sp, #12]
	data.len = len;
   15406:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
	data.req = req;
   1540a:	f88d 5008 	strb.w	r5, [sp, #8]
	data.len = len;
   1540e:	f8ad 3010 	strh.w	r3, [sp, #16]
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   15412:	2301      	movs	r3, #1
   15414:	f88d 3014 	strb.w	r3, [sp, #20]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   15418:	466b      	mov	r3, sp
   1541a:	f011 f92d 	bl	26678 <bt_gatt_foreach_attr>
	if (data.err) {
   1541e:	f89d 3014 	ldrb.w	r3, [sp, #20]
   15422:	b1e3      	cbz	r3, 1545e <att_write_rsp.constprop.0+0xae>
		if (rsp) {
   15424:	2f00      	cmp	r7, #0
   15426:	d0d8      	beq.n	153da <att_write_rsp.constprop.0+0x2a>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15428:	9b01      	ldr	r3, [sp, #4]
   1542a:	6998      	ldr	r0, [r3, #24]
   1542c:	f7ff fbc6 	bl	14bbc <tx_meta_data_free>
			net_buf_unref(data.buf);
   15430:	9801      	ldr	r0, [sp, #4]
   15432:	f003 fe27 	bl	19084 <net_buf_unref>
			send_err_rsp(chan, req, handle, data.err);
   15436:	f89d 3014 	ldrb.w	r3, [sp, #20]
	if (!req) {
   1543a:	2d00      	cmp	r5, #0
   1543c:	d0cd      	beq.n	153da <att_write_rsp.constprop.0+0x2a>
   1543e:	4632      	mov	r2, r6
   15440:	4629      	mov	r1, r5
   15442:	4620      	mov	r0, r4
   15444:	f011 fc10 	bl	26c68 <send_err_rsp.part.0>
   15448:	e7c7      	b.n	153da <att_write_rsp.constprop.0+0x2a>
		data.buf = bt_att_chan_create_pdu(chan, rsp, 0);
   1544a:	2200      	movs	r2, #0
   1544c:	4639      	mov	r1, r7
   1544e:	4620      	mov	r0, r4
   15450:	f7ff feb6 	bl	151c0 <bt_att_chan_create_pdu>
   15454:	9001      	str	r0, [sp, #4]
		if (!data.buf) {
   15456:	2800      	cmp	r0, #0
   15458:	d1ca      	bne.n	153f0 <att_write_rsp.constprop.0+0x40>
			return BT_ATT_ERR_UNLIKELY;
   1545a:	200e      	movs	r0, #14
   1545c:	e7be      	b.n	153dc <att_write_rsp.constprop.0+0x2c>
	if (data.buf) {
   1545e:	9901      	ldr	r1, [sp, #4]
   15460:	2900      	cmp	r1, #0
   15462:	d0ba      	beq.n	153da <att_write_rsp.constprop.0+0x2a>
		bt_att_chan_send_rsp(chan, data.buf);
   15464:	4620      	mov	r0, r4
   15466:	f011 f9e7 	bl	26838 <bt_att_chan_send_rsp>
   1546a:	e7b6      	b.n	153da <att_write_rsp.constprop.0+0x2a>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   1546c:	2012      	movs	r0, #18
   1546e:	e7b5      	b.n	153dc <att_write_rsp.constprop.0+0x2c>
		return BT_ATT_ERR_INVALID_HANDLE;
   15470:	2001      	movs	r0, #1
   15472:	e7b3      	b.n	153dc <att_write_rsp.constprop.0+0x2c>
   15474:	00026617 	.word	0x00026617

00015478 <bt_att_create_pdu>:
{
   15478:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1547a:	460e      	mov	r6, r1
   1547c:	4615      	mov	r5, r2
	att = att_get(conn);
   1547e:	f7ff fd1f 	bl	14ec0 <att_get>
	if (!att) {
   15482:	b1c0      	cbz	r0, 154b6 <bt_att_create_pdu+0x3e>
	return list->head;
   15484:	6a83      	ldr	r3, [r0, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15486:	4618      	mov	r0, r3
   15488:	b11b      	cbz	r3, 15492 <bt_att_create_pdu+0x1a>
	return node->next;
   1548a:	f850 39f0 	ldr.w	r3, [r0], #-240
   1548e:	b103      	cbz	r3, 15492 <bt_att_create_pdu+0x1a>
   15490:	3bf0      	subs	r3, #240	; 0xf0
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15492:	1c6c      	adds	r4, r5, #1
   15494:	4622      	mov	r2, r4
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15496:	b118      	cbz	r0, 154a0 <bt_att_create_pdu+0x28>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15498:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
   1549a:	42a1      	cmp	r1, r4
   1549c:	d216      	bcs.n	154cc <bt_att_create_pdu+0x54>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   1549e:	b96b      	cbnz	r3, 154bc <bt_att_create_pdu+0x44>
	LOG_WRN("No ATT channel for MTU %zu", len + sizeof(op));
   154a0:	4b0f      	ldr	r3, [pc, #60]	; (154e0 <bt_att_create_pdu+0x68>)
   154a2:	2202      	movs	r2, #2
   154a4:	9302      	str	r3, [sp, #8]
   154a6:	2300      	movs	r3, #0
   154a8:	490e      	ldr	r1, [pc, #56]	; (154e4 <bt_att_create_pdu+0x6c>)
   154aa:	4618      	mov	r0, r3
   154ac:	e9cd 3300 	strd	r3, r3, [sp]
   154b0:	9403      	str	r4, [sp, #12]
   154b2:	f011 f97f 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
}
   154b6:	2000      	movs	r0, #0
   154b8:	b004      	add	sp, #16
   154ba:	bd70      	pop	{r4, r5, r6, pc}
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   154bc:	4618      	mov	r0, r3
   154be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   154c2:	b153      	cbz	r3, 154da <bt_att_create_pdu+0x62>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   154c4:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   154c6:	3bf0      	subs	r3, #240	; 0xf0
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   154c8:	428a      	cmp	r2, r1
   154ca:	d8f7      	bhi.n	154bc <bt_att_create_pdu+0x44>
		return bt_att_chan_create_pdu(chan, op, len);
   154cc:	462a      	mov	r2, r5
   154ce:	4631      	mov	r1, r6
}
   154d0:	b004      	add	sp, #16
   154d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_att_chan_create_pdu(chan, op, len);
   154d6:	f7ff be73 	b.w	151c0 <bt_att_chan_create_pdu>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   154da:	4614      	mov	r4, r2
   154dc:	e7dc      	b.n	15498 <bt_att_create_pdu+0x20>
   154de:	bf00      	nop
   154e0:	0002e65b 	.word	0x0002e65b
   154e4:	0002a3d4 	.word	0x0002a3d4

000154e8 <att_read_group_req>:
{
   154e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t uuid_len = buf->len - sizeof(*req);
   154ec:	8a0e      	ldrh	r6, [r1, #16]
{
   154ee:	4604      	mov	r4, r0
	uint8_t uuid_len = buf->len - sizeof(*req);
   154f0:	3e04      	subs	r6, #4
   154f2:	b2f6      	uxtb	r6, r6
	if (uuid_len != 2 && uuid_len != 16) {
   154f4:	2e02      	cmp	r6, #2
{
   154f6:	4608      	mov	r0, r1
   154f8:	b08c      	sub	sp, #48	; 0x30
	if (uuid_len != 2 && uuid_len != 16) {
   154fa:	d001      	beq.n	15500 <att_read_group_req+0x18>
   154fc:	2e10      	cmp	r6, #16
   154fe:	d16a      	bne.n	155d6 <att_read_group_req+0xee>
   15500:	2104      	movs	r1, #4
   15502:	300c      	adds	r0, #12
   15504:	f003 fec2 	bl	1928c <net_buf_simple_pull_mem>
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   15508:	f10d 0808 	add.w	r8, sp, #8
	start_handle = sys_le16_to_cpu(req->start_handle);
   1550c:	8805      	ldrh	r5, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   1550e:	8847      	ldrh	r7, [r0, #2]
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   15510:	1d01      	adds	r1, r0, #4
   15512:	4632      	mov	r2, r6
   15514:	4640      	mov	r0, r8
   15516:	f010 fb86 	bl	25c26 <bt_uuid_create>
   1551a:	2800      	cmp	r0, #0
   1551c:	d05d      	beq.n	155da <att_read_group_req+0xf2>
	if (!start || !end) {
   1551e:	2d00      	cmp	r5, #0
   15520:	d03a      	beq.n	15598 <att_read_group_req+0xb0>
   15522:	2600      	movs	r6, #0
   15524:	2f00      	cmp	r7, #0
   15526:	d036      	beq.n	15596 <att_read_group_req+0xae>
	if (start > end) {
   15528:	42bd      	cmp	r5, r7
   1552a:	d835      	bhi.n	15598 <att_read_group_req+0xb0>
	if (bt_uuid_cmp(&u.uuid, BT_UUID_GATT_PRIMARY) &&
   1552c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   15530:	4640      	mov	r0, r8
   15532:	a901      	add	r1, sp, #4
   15534:	f88d 6004 	strb.w	r6, [sp, #4]
   15538:	f8ad 3006 	strh.w	r3, [sp, #6]
   1553c:	f010 fb45 	bl	25bca <bt_uuid_cmp>
   15540:	bb70      	cbnz	r0, 155a0 <att_read_group_req+0xb8>
	struct bt_conn *conn = chan->chan.chan.conn;
   15542:	6866      	ldr	r6, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   15544:	2214      	movs	r2, #20
   15546:	2100      	movs	r1, #0
   15548:	a807      	add	r0, sp, #28
   1554a:	f013 fffe 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_GROUP_RSP,
   1554e:	2201      	movs	r2, #1
   15550:	2111      	movs	r1, #17
   15552:	4630      	mov	r0, r6
   15554:	f7ff ff90 	bl	15478 <bt_att_create_pdu>
   15558:	9009      	str	r0, [sp, #36]	; 0x24
	if (!data.buf) {
   1555a:	2800      	cmp	r0, #0
   1555c:	d03d      	beq.n	155da <att_read_group_req+0xf2>
	return net_buf_simple_add(&buf->b, len);
   1555e:	2101      	movs	r1, #1
   15560:	300c      	adds	r0, #12
	data.uuid = uuid;
   15562:	e9cd 4807 	strd	r4, r8, [sp, #28]
   15566:	f003 feaf 	bl	192c8 <net_buf_simple_add>
	data.rsp->len = 0U;
   1556a:	2300      	movs	r3, #0
	data.rsp = net_buf_add(data.buf, sizeof(*data.rsp));
   1556c:	900a      	str	r0, [sp, #40]	; 0x28
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   1556e:	4639      	mov	r1, r7
	data.rsp->len = 0U;
   15570:	7003      	strb	r3, [r0, #0]
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   15572:	4a1b      	ldr	r2, [pc, #108]	; (155e0 <att_read_group_req+0xf8>)
	data.group = NULL;
   15574:	930b      	str	r3, [sp, #44]	; 0x2c
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   15576:	4628      	mov	r0, r5
   15578:	ab07      	add	r3, sp, #28
   1557a:	f011 f87d 	bl	26678 <bt_gatt_foreach_attr>
	if (!data.rsp->len) {
   1557e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15580:	781b      	ldrb	r3, [r3, #0]
   15582:	bb1b      	cbnz	r3, 155cc <att_read_group_req+0xe4>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15584:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15586:	6998      	ldr	r0, [r3, #24]
   15588:	f7ff fb18 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(data.buf);
   1558c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1558e:	f003 fd79 	bl	19084 <net_buf_unref>
	if (!req) {
   15592:	230a      	movs	r3, #10
   15594:	e001      	b.n	1559a <att_read_group_req+0xb2>
			*err = 0U;
   15596:	463d      	mov	r5, r7
	if (!req) {
   15598:	2301      	movs	r3, #1
   1559a:	462a      	mov	r2, r5
   1559c:	2110      	movs	r1, #16
   1559e:	e00e      	b.n	155be <att_read_group_req+0xd6>
	    bt_uuid_cmp(&u.uuid, BT_UUID_GATT_SECONDARY)) {
   155a0:	f642 0301 	movw	r3, #10241	; 0x2801
   155a4:	4640      	mov	r0, r8
   155a6:	a907      	add	r1, sp, #28
   155a8:	f88d 601c 	strb.w	r6, [sp, #28]
   155ac:	f8ad 301e 	strh.w	r3, [sp, #30]
   155b0:	f010 fb0b 	bl	25bca <bt_uuid_cmp>
	if (bt_uuid_cmp(&u.uuid, BT_UUID_GATT_PRIMARY) &&
   155b4:	2800      	cmp	r0, #0
   155b6:	d0c4      	beq.n	15542 <att_read_group_req+0x5a>
	if (!req) {
   155b8:	2310      	movs	r3, #16
   155ba:	462a      	mov	r2, r5
   155bc:	4619      	mov	r1, r3
   155be:	4620      	mov	r0, r4
   155c0:	f011 fb52 	bl	26c68 <send_err_rsp.part.0>
		return 0;
   155c4:	2000      	movs	r0, #0
}
   155c6:	b00c      	add	sp, #48	; 0x30
   155c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bt_att_chan_send_rsp(chan, data.buf);
   155cc:	4620      	mov	r0, r4
   155ce:	9909      	ldr	r1, [sp, #36]	; 0x24
   155d0:	f011 f932 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   155d4:	e7f6      	b.n	155c4 <att_read_group_req+0xdc>
		return BT_ATT_ERR_INVALID_PDU;
   155d6:	2004      	movs	r0, #4
   155d8:	e7f5      	b.n	155c6 <att_read_group_req+0xde>
		return BT_ATT_ERR_UNLIKELY;
   155da:	200e      	movs	r0, #14
   155dc:	e7f3      	b.n	155c6 <att_read_group_req+0xde>
   155de:	bf00      	nop
   155e0:	00014f85 	.word	0x00014f85

000155e4 <att_read_mult_vl_req>:
{
   155e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   155e8:	6846      	ldr	r6, [r0, #4]
{
   155ea:	4604      	mov	r4, r0
   155ec:	460d      	mov	r5, r1
   155ee:	b085      	sub	sp, #20
	if (!bt_gatt_change_aware(conn, true)) {
   155f0:	2101      	movs	r1, #1
   155f2:	4630      	mov	r0, r6
   155f4:	f011 fe28 	bl	27248 <bt_gatt_change_aware>
   155f8:	b950      	cbnz	r0, 15610 <att_read_mult_vl_req+0x2c>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   155fa:	2105      	movs	r1, #5
   155fc:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15600:	f011 f9ce 	bl	269a0 <atomic_test_and_set_bit>
   15604:	2800      	cmp	r0, #0
   15606:	d13b      	bne.n	15680 <att_read_mult_vl_req+0x9c>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   15608:	2012      	movs	r0, #18
}
   1560a:	b005      	add	sp, #20
   1560c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	(void)memset(&data, 0, sizeof(data));
   15610:	2210      	movs	r2, #16
   15612:	2100      	movs	r1, #0
   15614:	4668      	mov	r0, sp
   15616:	f013 ff98 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_MULT_VL_RSP, 0);
   1561a:	2200      	movs	r2, #0
   1561c:	2121      	movs	r1, #33	; 0x21
   1561e:	4630      	mov	r0, r6
   15620:	f7ff ff2a 	bl	15478 <bt_att_create_pdu>
   15624:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   15626:	b368      	cbz	r0, 15684 <att_read_mult_vl_req+0xa0>
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   15628:	f04f 0801 	mov.w	r8, #1
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   1562c:	f8df 9058 	ldr.w	r9, [pc, #88]	; 15688 <att_read_mult_vl_req+0xa4>
	data.chan = chan;
   15630:	9400      	str	r4, [sp, #0]
	return net_buf_simple_pull_le16(&buf->b);
   15632:	f105 070c 	add.w	r7, r5, #12
	while (buf->len >= sizeof(uint16_t)) {
   15636:	8a2b      	ldrh	r3, [r5, #16]
   15638:	2b01      	cmp	r3, #1
   1563a:	d804      	bhi.n	15646 <att_read_mult_vl_req+0x62>
	bt_att_chan_send_rsp(chan, data.buf);
   1563c:	4620      	mov	r0, r4
   1563e:	9902      	ldr	r1, [sp, #8]
   15640:	f011 f8fa 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   15644:	e01c      	b.n	15680 <att_read_mult_vl_req+0x9c>
   15646:	4638      	mov	r0, r7
   15648:	f012 f9b9 	bl	279be <net_buf_simple_pull_le16>
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   1564c:	466b      	mov	r3, sp
   1564e:	464a      	mov	r2, r9
   15650:	4601      	mov	r1, r0
   15652:	4606      	mov	r6, r0
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   15654:	f88d 800c 	strb.w	r8, [sp, #12]
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   15658:	f011 f80e 	bl	26678 <bt_gatt_foreach_attr>
		if (data.err) {
   1565c:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15660:	2b00      	cmp	r3, #0
   15662:	d0e8      	beq.n	15636 <att_read_mult_vl_req+0x52>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15664:	9b02      	ldr	r3, [sp, #8]
   15666:	6998      	ldr	r0, [r3, #24]
   15668:	f7ff faa8 	bl	14bbc <tx_meta_data_free>
			net_buf_unref(data.buf);
   1566c:	9802      	ldr	r0, [sp, #8]
   1566e:	f003 fd09 	bl	19084 <net_buf_unref>
	if (!req) {
   15672:	4632      	mov	r2, r6
   15674:	2120      	movs	r1, #32
   15676:	4620      	mov	r0, r4
   15678:	f89d 300c 	ldrb.w	r3, [sp, #12]
   1567c:	f011 faf4 	bl	26c68 <send_err_rsp.part.0>
			return 0;
   15680:	2000      	movs	r0, #0
   15682:	e7c2      	b.n	1560a <att_read_mult_vl_req+0x26>
		return BT_ATT_ERR_UNLIKELY;
   15684:	200e      	movs	r0, #14
   15686:	e7c0      	b.n	1560a <att_read_mult_vl_req+0x26>
   15688:	00026a09 	.word	0x00026a09

0001568c <att_read_mult_req>:
{
   1568c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   15690:	6846      	ldr	r6, [r0, #4]
{
   15692:	4604      	mov	r4, r0
   15694:	460d      	mov	r5, r1
   15696:	b085      	sub	sp, #20
	if (!bt_gatt_change_aware(conn, true)) {
   15698:	2101      	movs	r1, #1
   1569a:	4630      	mov	r0, r6
   1569c:	f011 fdd4 	bl	27248 <bt_gatt_change_aware>
   156a0:	b950      	cbnz	r0, 156b8 <att_read_mult_req+0x2c>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   156a2:	2105      	movs	r1, #5
   156a4:	f104 0098 	add.w	r0, r4, #152	; 0x98
   156a8:	f011 f97a 	bl	269a0 <atomic_test_and_set_bit>
   156ac:	2800      	cmp	r0, #0
   156ae:	d13b      	bne.n	15728 <att_read_mult_req+0x9c>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   156b0:	2012      	movs	r0, #18
}
   156b2:	b005      	add	sp, #20
   156b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	(void)memset(&data, 0, sizeof(data));
   156b8:	2210      	movs	r2, #16
   156ba:	2100      	movs	r1, #0
   156bc:	4668      	mov	r0, sp
   156be:	f013 ff44 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_MULT_RSP, 0);
   156c2:	2200      	movs	r2, #0
   156c4:	210f      	movs	r1, #15
   156c6:	4630      	mov	r0, r6
   156c8:	f7ff fed6 	bl	15478 <bt_att_create_pdu>
   156cc:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   156ce:	b368      	cbz	r0, 1572c <att_read_mult_req+0xa0>
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   156d0:	f04f 0801 	mov.w	r8, #1
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   156d4:	f8df 9058 	ldr.w	r9, [pc, #88]	; 15730 <att_read_mult_req+0xa4>
	data.chan = chan;
   156d8:	9400      	str	r4, [sp, #0]
   156da:	f105 070c 	add.w	r7, r5, #12
	while (buf->len >= sizeof(uint16_t)) {
   156de:	8a2b      	ldrh	r3, [r5, #16]
   156e0:	2b01      	cmp	r3, #1
   156e2:	d804      	bhi.n	156ee <att_read_mult_req+0x62>
	bt_att_chan_send_rsp(chan, data.buf);
   156e4:	4620      	mov	r0, r4
   156e6:	9902      	ldr	r1, [sp, #8]
   156e8:	f011 f8a6 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   156ec:	e01c      	b.n	15728 <att_read_mult_req+0x9c>
   156ee:	4638      	mov	r0, r7
   156f0:	f012 f965 	bl	279be <net_buf_simple_pull_le16>
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   156f4:	466b      	mov	r3, sp
   156f6:	464a      	mov	r2, r9
   156f8:	4601      	mov	r1, r0
   156fa:	4606      	mov	r6, r0
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   156fc:	f88d 800c 	strb.w	r8, [sp, #12]
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15700:	f010 ffba 	bl	26678 <bt_gatt_foreach_attr>
		if (data.err) {
   15704:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15708:	2b00      	cmp	r3, #0
   1570a:	d0e8      	beq.n	156de <att_read_mult_req+0x52>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   1570c:	9b02      	ldr	r3, [sp, #8]
   1570e:	6998      	ldr	r0, [r3, #24]
   15710:	f7ff fa54 	bl	14bbc <tx_meta_data_free>
			net_buf_unref(data.buf);
   15714:	9802      	ldr	r0, [sp, #8]
   15716:	f003 fcb5 	bl	19084 <net_buf_unref>
	if (!req) {
   1571a:	4632      	mov	r2, r6
   1571c:	210e      	movs	r1, #14
   1571e:	4620      	mov	r0, r4
   15720:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15724:	f011 faa0 	bl	26c68 <send_err_rsp.part.0>
			return 0;
   15728:	2000      	movs	r0, #0
   1572a:	e7c2      	b.n	156b2 <att_read_mult_req+0x26>
		return BT_ATT_ERR_UNLIKELY;
   1572c:	200e      	movs	r0, #14
   1572e:	e7c0      	b.n	156b2 <att_read_mult_req+0x26>
   15730:	000269c3 	.word	0x000269c3

00015734 <att_read_rsp>:
{
   15734:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   15738:	f8d0 8004 	ldr.w	r8, [r0, #4]
{
   1573c:	4604      	mov	r4, r0
   1573e:	460e      	mov	r6, r1
	if (!bt_gatt_change_aware(conn, true)) {
   15740:	4640      	mov	r0, r8
   15742:	2101      	movs	r1, #1
{
   15744:	4617      	mov	r7, r2
   15746:	461d      	mov	r5, r3
	if (!bt_gatt_change_aware(conn, true)) {
   15748:	f011 fd7e 	bl	27248 <bt_gatt_change_aware>
   1574c:	b948      	cbnz	r0, 15762 <att_read_rsp+0x2e>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   1574e:	2105      	movs	r1, #5
   15750:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15754:	f011 f924 	bl	269a0 <atomic_test_and_set_bit>
   15758:	bb78      	cbnz	r0, 157ba <att_read_rsp+0x86>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   1575a:	2012      	movs	r0, #18
}
   1575c:	b004      	add	sp, #16
   1575e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!handle) {
   15762:	b38d      	cbz	r5, 157c8 <att_read_rsp+0x94>
	(void)memset(&data, 0, sizeof(data));
   15764:	2210      	movs	r2, #16
   15766:	2100      	movs	r1, #0
   15768:	4668      	mov	r0, sp
   1576a:	f013 feee 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, rsp, 0);
   1576e:	2200      	movs	r2, #0
   15770:	4639      	mov	r1, r7
   15772:	4640      	mov	r0, r8
   15774:	f7ff fe80 	bl	15478 <bt_att_create_pdu>
   15778:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   1577a:	b338      	cbz	r0, 157cc <att_read_rsp+0x98>
	data.offset = offset;
   1577c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15780:	4629      	mov	r1, r5
	data.offset = offset;
   15782:	f8ad 3004 	strh.w	r3, [sp, #4]
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   15786:	2301      	movs	r3, #1
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15788:	4628      	mov	r0, r5
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   1578a:	f88d 300c 	strb.w	r3, [sp, #12]
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   1578e:	4a10      	ldr	r2, [pc, #64]	; (157d0 <att_read_rsp+0x9c>)
   15790:	466b      	mov	r3, sp
	data.chan = chan;
   15792:	9400      	str	r4, [sp, #0]
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15794:	f010 ff70 	bl	26678 <bt_gatt_foreach_attr>
	if (data.err) {
   15798:	f89d 300c 	ldrb.w	r3, [sp, #12]
   1579c:	b17b      	cbz	r3, 157be <att_read_rsp+0x8a>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   1579e:	9b02      	ldr	r3, [sp, #8]
   157a0:	6998      	ldr	r0, [r3, #24]
   157a2:	f7ff fa0b 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(data.buf);
   157a6:	9802      	ldr	r0, [sp, #8]
   157a8:	f003 fc6c 	bl	19084 <net_buf_unref>
	if (!req) {
   157ac:	462a      	mov	r2, r5
   157ae:	4631      	mov	r1, r6
   157b0:	4620      	mov	r0, r4
   157b2:	f89d 300c 	ldrb.w	r3, [sp, #12]
   157b6:	f011 fa57 	bl	26c68 <send_err_rsp.part.0>
			return 0;
   157ba:	2000      	movs	r0, #0
   157bc:	e7ce      	b.n	1575c <att_read_rsp+0x28>
	bt_att_chan_send_rsp(chan, data.buf);
   157be:	4620      	mov	r0, r4
   157c0:	9902      	ldr	r1, [sp, #8]
   157c2:	f011 f839 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   157c6:	e7f8      	b.n	157ba <att_read_rsp+0x86>
		return BT_ATT_ERR_INVALID_HANDLE;
   157c8:	2001      	movs	r0, #1
   157ca:	e7c7      	b.n	1575c <att_read_rsp+0x28>
		return BT_ATT_ERR_UNLIKELY;
   157cc:	200e      	movs	r0, #14
   157ce:	e7c5      	b.n	1575c <att_read_rsp+0x28>
   157d0:	000269c3 	.word	0x000269c3

000157d4 <att_read_type_req>:
{
   157d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t uuid_len = buf->len - sizeof(*req);
   157d8:	8a0d      	ldrh	r5, [r1, #16]
{
   157da:	4604      	mov	r4, r0
	uint8_t uuid_len = buf->len - sizeof(*req);
   157dc:	3d04      	subs	r5, #4
   157de:	b2ed      	uxtb	r5, r5
	if (uuid_len != 2 && uuid_len != 16) {
   157e0:	2d02      	cmp	r5, #2
{
   157e2:	4608      	mov	r0, r1
   157e4:	b08c      	sub	sp, #48	; 0x30
	if (uuid_len != 2 && uuid_len != 16) {
   157e6:	d001      	beq.n	157ec <att_read_type_req+0x18>
   157e8:	2d10      	cmp	r5, #16
   157ea:	d150      	bne.n	1588e <att_read_type_req+0xba>
	return net_buf_simple_pull_mem(&buf->b, len);
   157ec:	2104      	movs	r1, #4
   157ee:	300c      	adds	r0, #12
   157f0:	f003 fd4c 	bl	1928c <net_buf_simple_pull_mem>
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   157f4:	f10d 0804 	add.w	r8, sp, #4
	start_handle = sys_le16_to_cpu(req->start_handle);
   157f8:	8806      	ldrh	r6, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   157fa:	8847      	ldrh	r7, [r0, #2]
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   157fc:	1d01      	adds	r1, r0, #4
   157fe:	462a      	mov	r2, r5
   15800:	4640      	mov	r0, r8
   15802:	f010 fa10 	bl	25c26 <bt_uuid_create>
   15806:	b188      	cbz	r0, 1582c <att_read_type_req+0x58>
	if (!start || !end) {
   15808:	b19e      	cbz	r6, 15832 <att_read_type_req+0x5e>
   1580a:	b18f      	cbz	r7, 15830 <att_read_type_req+0x5c>
	if (start > end) {
   1580c:	42be      	cmp	r6, r7
   1580e:	d810      	bhi.n	15832 <att_read_type_req+0x5e>
	(void)memset(&data, 0, sizeof(data));
   15810:	2218      	movs	r2, #24
	struct bt_conn *conn = chan->chan.chan.conn;
   15812:	6865      	ldr	r5, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   15814:	2100      	movs	r1, #0
   15816:	eb0d 0002 	add.w	r0, sp, r2
   1581a:	f013 fe96 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_TYPE_RSP,
   1581e:	2201      	movs	r2, #1
   15820:	2109      	movs	r1, #9
   15822:	4628      	mov	r0, r5
   15824:	f7ff fe28 	bl	15478 <bt_att_create_pdu>
   15828:	9008      	str	r0, [sp, #32]
	if (!data.buf) {
   1582a:	b960      	cbnz	r0, 15846 <att_read_type_req+0x72>
		return BT_ATT_ERR_UNLIKELY;
   1582c:	200e      	movs	r0, #14
   1582e:	e007      	b.n	15840 <att_read_type_req+0x6c>
			*err = 0U;
   15830:	463e      	mov	r6, r7
	if (!req) {
   15832:	2301      	movs	r3, #1
   15834:	4632      	mov	r2, r6
   15836:	2108      	movs	r1, #8
   15838:	4620      	mov	r0, r4
   1583a:	f011 fa15 	bl	26c68 <send_err_rsp.part.0>
		return 0;
   1583e:	2000      	movs	r0, #0
}
   15840:	b00c      	add	sp, #48	; 0x30
   15842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return net_buf_simple_add(&buf->b, len);
   15846:	2101      	movs	r1, #1
   15848:	300c      	adds	r0, #12
	data.uuid = uuid;
   1584a:	e9cd 4806 	strd	r4, r8, [sp, #24]
   1584e:	f003 fd3b 	bl	192c8 <net_buf_simple_add>
	data.rsp->len = 0U;
   15852:	2300      	movs	r3, #0
	data.rsp = net_buf_add(data.buf, sizeof(*data.rsp));
   15854:	9009      	str	r0, [sp, #36]	; 0x24
	data.rsp->len = 0U;
   15856:	7003      	strb	r3, [r0, #0]
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15858:	230a      	movs	r3, #10
	bt_gatt_foreach_attr(start_handle, end_handle, read_type_cb, &data);
   1585a:	4639      	mov	r1, r7
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   1585c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	bt_gatt_foreach_attr(start_handle, end_handle, read_type_cb, &data);
   15860:	4630      	mov	r0, r6
   15862:	ab06      	add	r3, sp, #24
   15864:	4a0b      	ldr	r2, [pc, #44]	; (15894 <att_read_type_req+0xc0>)
   15866:	f010 ff07 	bl	26678 <bt_gatt_foreach_attr>
	if (data.err) {
   1586a:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   1586e:	b14b      	cbz	r3, 15884 <att_read_type_req+0xb0>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15870:	9b08      	ldr	r3, [sp, #32]
   15872:	6998      	ldr	r0, [r3, #24]
   15874:	f7ff f9a2 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(data.buf);
   15878:	9808      	ldr	r0, [sp, #32]
   1587a:	f003 fc03 	bl	19084 <net_buf_unref>
	if (!req) {
   1587e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   15882:	e7d7      	b.n	15834 <att_read_type_req+0x60>
	bt_att_chan_send_rsp(chan, data.buf);
   15884:	4620      	mov	r0, r4
   15886:	9908      	ldr	r1, [sp, #32]
   15888:	f010 ffd6 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   1588c:	e7d7      	b.n	1583e <att_read_type_req+0x6a>
		return BT_ATT_ERR_INVALID_PDU;
   1588e:	2004      	movs	r0, #4
   15890:	e7d6      	b.n	15840 <att_read_type_req+0x6c>
   15892:	bf00      	nop
   15894:	00015031 	.word	0x00015031

00015898 <att_find_type_req>:
{
   15898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1589c:	460f      	mov	r7, r1
   1589e:	4604      	mov	r4, r0
	return net_buf_simple_pull_mem(&buf->b, len);
   158a0:	2106      	movs	r1, #6
   158a2:	b086      	sub	sp, #24
   158a4:	f107 000c 	add.w	r0, r7, #12
   158a8:	f003 fcf0 	bl	1928c <net_buf_simple_pull_mem>
	start_handle = sys_le16_to_cpu(req->start_handle);
   158ac:	8805      	ldrh	r5, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   158ae:	f8b0 8002 	ldrh.w	r8, [r0, #2]
	type = sys_le16_to_cpu(req->type);
   158b2:	8882      	ldrh	r2, [r0, #4]
	value = buf->data;
   158b4:	f8d7 900c 	ldr.w	r9, [r7, #12]
	if (!start || !end) {
   158b8:	b1c5      	cbz	r5, 158ec <att_find_type_req+0x54>
   158ba:	2300      	movs	r3, #0
   158bc:	f1b8 0f00 	cmp.w	r8, #0
   158c0:	d013      	beq.n	158ea <att_find_type_req+0x52>
	if (start > end) {
   158c2:	4545      	cmp	r5, r8
   158c4:	d812      	bhi.n	158ec <att_find_type_req+0x54>
	if (bt_uuid_cmp(BT_UUID_DECLARE_16(type), BT_UUID_GATT_PRIMARY)) {
   158c6:	f88d 3000 	strb.w	r3, [sp]
   158ca:	f88d 3004 	strb.w	r3, [sp, #4]
   158ce:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   158d2:	4668      	mov	r0, sp
   158d4:	a901      	add	r1, sp, #4
   158d6:	f8ad 2002 	strh.w	r2, [sp, #2]
   158da:	f8ad 3006 	strh.w	r3, [sp, #6]
   158de:	f010 f974 	bl	25bca <bt_uuid_cmp>
   158e2:	4606      	mov	r6, r0
   158e4:	b160      	cbz	r0, 15900 <att_find_type_req+0x68>
	if (!req) {
   158e6:	230a      	movs	r3, #10
   158e8:	e001      	b.n	158ee <att_find_type_req+0x56>
			*err = 0U;
   158ea:	4645      	mov	r5, r8
	if (!req) {
   158ec:	2301      	movs	r3, #1
   158ee:	462a      	mov	r2, r5
   158f0:	2106      	movs	r1, #6
   158f2:	4620      	mov	r0, r4
   158f4:	f011 f9b8 	bl	26c68 <send_err_rsp.part.0>
		return 0;
   158f8:	2000      	movs	r0, #0
}
   158fa:	b006      	add	sp, #24
   158fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	struct bt_conn *conn = chan->chan.chan.conn;
   15900:	f8d4 a004 	ldr.w	sl, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   15904:	4601      	mov	r1, r0
   15906:	2214      	movs	r2, #20
   15908:	a801      	add	r0, sp, #4
	return att_find_type_rsp(chan, start_handle, end_handle, value,
   1590a:	7c3f      	ldrb	r7, [r7, #16]
	(void)memset(&data, 0, sizeof(data));
   1590c:	f013 fe1d 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_FIND_TYPE_RSP, 0);
   15910:	4632      	mov	r2, r6
   15912:	2107      	movs	r1, #7
   15914:	4650      	mov	r0, sl
   15916:	f7ff fdaf 	bl	15478 <bt_att_create_pdu>
   1591a:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   1591c:	b1f8      	cbz	r0, 1595e <att_find_type_req+0xc6>
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   1591e:	230a      	movs	r3, #10
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15920:	4641      	mov	r1, r8
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15922:	f88d 3015 	strb.w	r3, [sp, #21]
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15926:	4628      	mov	r0, r5
   15928:	ab01      	add	r3, sp, #4
   1592a:	4a0e      	ldr	r2, [pc, #56]	; (15964 <att_find_type_req+0xcc>)
	data.value = value;
   1592c:	e9cd 6903 	strd	r6, r9, [sp, #12]
	data.chan = chan;
   15930:	9401      	str	r4, [sp, #4]
	data.value_len = value_len;
   15932:	f88d 7014 	strb.w	r7, [sp, #20]
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15936:	f010 fe9f 	bl	26678 <bt_gatt_foreach_attr>
	if (data.err) {
   1593a:	f89d 3015 	ldrb.w	r3, [sp, #21]
   1593e:	b14b      	cbz	r3, 15954 <att_find_type_req+0xbc>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15940:	9b02      	ldr	r3, [sp, #8]
   15942:	6998      	ldr	r0, [r3, #24]
   15944:	f7ff f93a 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(data.buf);
   15948:	9802      	ldr	r0, [sp, #8]
   1594a:	f003 fb9b 	bl	19084 <net_buf_unref>
	if (!req) {
   1594e:	f89d 3015 	ldrb.w	r3, [sp, #21]
   15952:	e7cc      	b.n	158ee <att_find_type_req+0x56>
	bt_att_chan_send_rsp(chan, data.buf);
   15954:	4620      	mov	r0, r4
   15956:	9902      	ldr	r1, [sp, #8]
   15958:	f010 ff6e 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   1595c:	e7cc      	b.n	158f8 <att_find_type_req+0x60>
		return BT_ATT_ERR_UNLIKELY;
   1595e:	200e      	movs	r0, #14
	return att_find_type_rsp(chan, start_handle, end_handle, value,
   15960:	e7cb      	b.n	158fa <att_find_type_req+0x62>
   15962:	bf00      	nop
   15964:	00014bfd 	.word	0x00014bfd

00015968 <att_find_info_req>:
{
   15968:	b5f0      	push	{r4, r5, r6, r7, lr}
	req = (void *)buf->data;
   1596a:	68cb      	ldr	r3, [r1, #12]
{
   1596c:	4604      	mov	r4, r0
	start_handle = sys_le16_to_cpu(req->start_handle);
   1596e:	881d      	ldrh	r5, [r3, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   15970:	885e      	ldrh	r6, [r3, #2]
{
   15972:	b085      	sub	sp, #20
	if (!start || !end) {
   15974:	b195      	cbz	r5, 1599c <att_find_info_req+0x34>
   15976:	b186      	cbz	r6, 1599a <att_find_info_req+0x32>
	if (start > end) {
   15978:	42ae      	cmp	r6, r5
   1597a:	d30f      	bcc.n	1599c <att_find_info_req+0x34>
	struct bt_conn *conn = chan->chan.chan.conn;
   1597c:	6847      	ldr	r7, [r0, #4]
	(void)memset(&data, 0, sizeof(data));
   1597e:	2210      	movs	r2, #16
   15980:	2100      	movs	r1, #0
   15982:	4668      	mov	r0, sp
   15984:	f013 fde1 	bl	2954a <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_FIND_INFO_RSP, 0);
   15988:	2200      	movs	r2, #0
   1598a:	2105      	movs	r1, #5
   1598c:	4638      	mov	r0, r7
   1598e:	f7ff fd73 	bl	15478 <bt_att_create_pdu>
   15992:	9001      	str	r0, [sp, #4]
	if (!data.buf) {
   15994:	b958      	cbnz	r0, 159ae <att_find_info_req+0x46>
		return BT_ATT_ERR_UNLIKELY;
   15996:	200e      	movs	r0, #14
	return att_find_info_rsp(chan, start_handle, end_handle);
   15998:	e007      	b.n	159aa <att_find_info_req+0x42>
			*err = 0U;
   1599a:	4635      	mov	r5, r6
	if (!req) {
   1599c:	2301      	movs	r3, #1
   1599e:	462a      	mov	r2, r5
   159a0:	2104      	movs	r1, #4
   159a2:	4620      	mov	r0, r4
   159a4:	f011 f960 	bl	26c68 <send_err_rsp.part.0>
		return 0;
   159a8:	2000      	movs	r0, #0
}
   159aa:	b005      	add	sp, #20
   159ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	bt_gatt_foreach_attr(start_handle, end_handle, find_info_cb, &data);
   159ae:	466b      	mov	r3, sp
   159b0:	4631      	mov	r1, r6
   159b2:	4628      	mov	r0, r5
   159b4:	4a09      	ldr	r2, [pc, #36]	; (159dc <att_find_info_req+0x74>)
	data.chan = chan;
   159b6:	9400      	str	r4, [sp, #0]
	bt_gatt_foreach_attr(start_handle, end_handle, find_info_cb, &data);
   159b8:	f010 fe5e 	bl	26678 <bt_gatt_foreach_attr>
	if (!data.rsp) {
   159bc:	9b02      	ldr	r3, [sp, #8]
   159be:	b943      	cbnz	r3, 159d2 <att_find_info_req+0x6a>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   159c0:	9b01      	ldr	r3, [sp, #4]
   159c2:	6998      	ldr	r0, [r3, #24]
   159c4:	f7ff f8fa 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(data.buf);
   159c8:	9801      	ldr	r0, [sp, #4]
   159ca:	f003 fb5b 	bl	19084 <net_buf_unref>
	if (!req) {
   159ce:	230a      	movs	r3, #10
   159d0:	e7e5      	b.n	1599e <att_find_info_req+0x36>
	bt_att_chan_send_rsp(chan, data.buf);
   159d2:	4620      	mov	r0, r4
   159d4:	9901      	ldr	r1, [sp, #4]
   159d6:	f010 ff2f 	bl	26838 <bt_att_chan_send_rsp>
	return 0;
   159da:	e7e5      	b.n	159a8 <att_find_info_req+0x40>
   159dc:	00026715 	.word	0x00026715

000159e0 <bt_att_init>:
	bt_l2cap_register_ecred_cb(&cb);
#endif /* CONFIG_BT_EATT */
}

void bt_att_init(void)
{
   159e0:	b538      	push	{r3, r4, r5, lr}
	z_impl_k_queue_init(queue);
   159e2:	4c09      	ldr	r4, [pc, #36]	; (15a08 <bt_att_init+0x28>)
	k_fifo_init(&free_att_tx_meta_data);
	for (size_t i = 0; i < ARRAY_SIZE(tx_meta_data); i++) {
		k_fifo_put(&free_att_tx_meta_data, &tx_meta_data[i]);
   159e4:	4d09      	ldr	r5, [pc, #36]	; (15a0c <bt_att_init+0x2c>)
   159e6:	4620      	mov	r0, r4
   159e8:	f013 fb9f 	bl	2912a <z_impl_k_queue_init>
   159ec:	4629      	mov	r1, r5
   159ee:	4620      	mov	r0, r4
   159f0:	f013 fba8 	bl	29144 <k_queue_append>
   159f4:	4620      	mov	r0, r4
   159f6:	f105 0114 	add.w	r1, r5, #20
   159fa:	f013 fba3 	bl	29144 <k_queue_append>
	bt_gatt_init();

	if (IS_ENABLED(CONFIG_BT_EATT)) {
		bt_eatt_init();
	}
}
   159fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	bt_gatt_init();
   15a02:	f000 bb9f 	b.w	16144 <bt_gatt_init>
   15a06:	bf00      	nop
   15a08:	20008bb0 	.word	0x20008bb0
   15a0c:	20021080 	.word	0x20021080

00015a10 <bt_att_req_alloc>:
	}
}

struct bt_att_req *bt_att_req_alloc(k_timeout_t timeout)
{
	struct bt_att_req *req = NULL;
   15a10:	2300      	movs	r3, #0
{
   15a12:	b537      	push	{r0, r1, r2, r4, r5, lr}
   15a14:	4605      	mov	r5, r0
   15a16:	460c      	mov	r4, r1
	struct bt_att_req *req = NULL;
   15a18:	9301      	str	r3, [sp, #4]
	return z_impl_z_current_get();
   15a1a:	f00b ffb9 	bl	21990 <z_impl_z_current_get>

	if (k_current_get() == att_handle_rsp_thread) {
   15a1e:	4b0c      	ldr	r3, [pc, #48]	; (15a50 <bt_att_req_alloc+0x40>)
		 */
		timeout = K_NO_WAIT;
	}

	/* Reserve space for request */
	if (k_mem_slab_alloc(&req_slab, (void **)&req, timeout)) {
   15a20:	a901      	add	r1, sp, #4
	if (k_current_get() == att_handle_rsp_thread) {
   15a22:	681b      	ldr	r3, [r3, #0]
   15a24:	4283      	cmp	r3, r0
		timeout = K_NO_WAIT;
   15a26:	bf04      	itt	eq
   15a28:	2500      	moveq	r5, #0
   15a2a:	462c      	moveq	r4, r5
	if (k_mem_slab_alloc(&req_slab, (void **)&req, timeout)) {
   15a2c:	462a      	mov	r2, r5
   15a2e:	4623      	mov	r3, r4
   15a30:	4808      	ldr	r0, [pc, #32]	; (15a54 <bt_att_req_alloc+0x44>)
   15a32:	f009 fbe3 	bl	1f1fc <k_mem_slab_alloc>
   15a36:	4601      	mov	r1, r0
   15a38:	b940      	cbnz	r0, 15a4c <bt_att_req_alloc+0x3c>
		return NULL;
	}

	LOG_DBG("req %p", req);

	memset(req, 0, sizeof(*req));
   15a3a:	9b01      	ldr	r3, [sp, #4]
   15a3c:	221c      	movs	r2, #28
   15a3e:	4618      	mov	r0, r3
   15a40:	f013 fd83 	bl	2954a <memset>
   15a44:	4603      	mov	r3, r0

	return req;
}
   15a46:	4618      	mov	r0, r3
   15a48:	b003      	add	sp, #12
   15a4a:	bd30      	pop	{r4, r5, pc}
		return NULL;
   15a4c:	2300      	movs	r3, #0
   15a4e:	e7fa      	b.n	15a46 <bt_att_req_alloc+0x36>
   15a50:	200210a8 	.word	0x200210a8
   15a54:	20008a48 	.word	0x20008a48

00015a58 <bt_att_req_free>:

void bt_att_req_free(struct bt_att_req *req)
{
   15a58:	b507      	push	{r0, r1, r2, lr}
	LOG_DBG("req %p", req);

	if (req->buf) {
   15a5a:	6883      	ldr	r3, [r0, #8]
{
   15a5c:	9001      	str	r0, [sp, #4]
	if (req->buf) {
   15a5e:	b14b      	cbz	r3, 15a74 <bt_att_req_free+0x1c>
		tx_meta_data_free(bt_att_tx_meta_data(req->buf));
   15a60:	6998      	ldr	r0, [r3, #24]
   15a62:	f7ff f8ab 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(req->buf);
   15a66:	9b01      	ldr	r3, [sp, #4]
   15a68:	6898      	ldr	r0, [r3, #8]
   15a6a:	f003 fb0b 	bl	19084 <net_buf_unref>
		req->buf = NULL;
   15a6e:	2200      	movs	r2, #0
   15a70:	9b01      	ldr	r3, [sp, #4]
   15a72:	609a      	str	r2, [r3, #8]
	}

	k_mem_slab_free(&req_slab, (void **)&req);
   15a74:	4803      	ldr	r0, [pc, #12]	; (15a84 <bt_att_req_free+0x2c>)
   15a76:	a901      	add	r1, sp, #4
   15a78:	f009 fc2a 	bl	1f2d0 <k_mem_slab_free>
}
   15a7c:	b003      	add	sp, #12
   15a7e:	f85d fb04 	ldr.w	pc, [sp], #4
   15a82:	bf00      	nop
   15a84:	20008a48 	.word	0x20008a48

00015a88 <att_handle_rsp>:
{
   15a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   15a8c:	4604      	mov	r4, r0
	k_work_cancel_delayable(&chan->timeout_work);
   15a8e:	30c0      	adds	r0, #192	; 0xc0
{
   15a90:	461d      	mov	r5, r3
   15a92:	460e      	mov	r6, r1
   15a94:	4617      	mov	r7, r2
	k_work_cancel_delayable(&chan->timeout_work);
   15a96:	f00a fdf9 	bl	2068c <k_work_cancel_delayable>
	if (!chan->req) {
   15a9a:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
   15a9e:	b97b      	cbnz	r3, 15ac0 <att_handle_rsp+0x38>
		LOG_WRN("No pending ATT request");
   15aa0:	4a19      	ldr	r2, [pc, #100]	; (15b08 <att_handle_rsp+0x80>)
   15aa2:	4618      	mov	r0, r3
   15aa4:	e9cd 3201 	strd	r3, r2, [sp, #4]
   15aa8:	4918      	ldr	r1, [pc, #96]	; (15b0c <att_handle_rsp+0x84>)
   15aaa:	2202      	movs	r2, #2
   15aac:	9300      	str	r3, [sp, #0]
   15aae:	f010 fe81 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
	att_req_send_process(chan->att);
   15ab2:	6820      	ldr	r0, [r4, #0]
   15ab4:	f011 f810 	bl	26ad8 <att_req_send_process>
}
   15ab8:	2000      	movs	r0, #0
   15aba:	b004      	add	sp, #16
   15abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (chan->req == &cancel) {
   15ac0:	4a13      	ldr	r2, [pc, #76]	; (15b10 <att_handle_rsp+0x88>)
   15ac2:	f04f 0800 	mov.w	r8, #0
   15ac6:	4293      	cmp	r3, r2
   15ac8:	d102      	bne.n	15ad0 <att_handle_rsp+0x48>
		chan->req = NULL;
   15aca:	f8c4 809c 	str.w	r8, [r4, #156]	; 0x9c
   15ace:	e7f0      	b.n	15ab2 <att_handle_rsp+0x2a>
	func = chan->req->func;
   15ad0:	f8d3 9004 	ldr.w	r9, [r3, #4]
	chan->req->func = NULL;
   15ad4:	f8c3 8004 	str.w	r8, [r3, #4]
	params = chan->req->user_data;
   15ad8:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
   15adc:	f8d0 a018 	ldr.w	sl, [r0, #24]
	bt_att_req_free(chan->req);
   15ae0:	f7ff ffba 	bl	15a58 <bt_att_req_free>
	att_req_send_process(chan->att);
   15ae4:	6820      	ldr	r0, [r4, #0]
	chan->req = NULL;
   15ae6:	f8c4 809c 	str.w	r8, [r4, #156]	; 0x9c
	att_req_send_process(chan->att);
   15aea:	f010 fff5 	bl	26ad8 <att_req_send_process>
	if (func) {
   15aee:	f1b9 0f00 	cmp.w	r9, #0
   15af2:	d0e1      	beq.n	15ab8 <att_handle_rsp+0x30>
		func(chan->att->conn, err, pdu, len, params);
   15af4:	6820      	ldr	r0, [r4, #0]
   15af6:	f8cd a000 	str.w	sl, [sp]
   15afa:	463b      	mov	r3, r7
   15afc:	4632      	mov	r2, r6
   15afe:	4629      	mov	r1, r5
   15b00:	6800      	ldr	r0, [r0, #0]
   15b02:	47c8      	blx	r9
   15b04:	e7d8      	b.n	15ab8 <att_handle_rsp+0x30>
   15b06:	bf00      	nop
   15b08:	0002e676 	.word	0x0002e676
   15b0c:	0002a3d4 	.word	0x0002a3d4
   15b10:	200210ac 	.word	0x200210ac

00015b14 <bt_att_disconnected>:
{
   15b14:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct bt_att *att = att_chan->att;
   15b18:	f850 6c04 	ldr.w	r6, [r0, #-4]
{
   15b1c:	4604      	mov	r4, r0
	if (!att_chan->att) {
   15b1e:	2e00      	cmp	r6, #0
   15b20:	d056      	beq.n	15bd0 <bt_att_disconnected+0xbc>
	sys_slist_find_and_remove(&chan->att->chans, &chan->node);
   15b22:	f100 01ec 	add.w	r1, r0, #236	; 0xec
   15b26:	f106 0028 	add.w	r0, r6, #40	; 0x28
   15b2a:	f010 ff1e 	bl	2696a <sys_slist_find_and_remove.isra.0>
	while ((buf = net_buf_get(&chan->tx_queue, K_NO_WAIT))) {
   15b2e:	1f27      	subs	r7, r4, #4
   15b30:	f104 089c 	add.w	r8, r4, #156	; 0x9c
   15b34:	2200      	movs	r2, #0
   15b36:	2300      	movs	r3, #0
   15b38:	4640      	mov	r0, r8
   15b3a:	f011 ff37 	bl	279ac <net_buf_get>
   15b3e:	4605      	mov	r5, r0
   15b40:	bb28      	cbnz	r0, 15b8e <bt_att_disconnected+0x7a>
	if (chan->req) {
   15b42:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   15b46:	b12b      	cbz	r3, 15b54 <bt_att_disconnected+0x40>
		att_handle_rsp(chan, NULL, 0, BT_ATT_ERR_UNLIKELY);
   15b48:	4602      	mov	r2, r0
   15b4a:	4601      	mov	r1, r0
   15b4c:	230e      	movs	r3, #14
   15b4e:	4638      	mov	r0, r7
   15b50:	f7ff ff9a 	bl	15a88 <att_handle_rsp>
	chan->att = NULL;
   15b54:	2300      	movs	r3, #0
   15b56:	f844 3c04 	str.w	r3, [r4, #-4]
	if (!sys_slist_is_empty(&att->chans)) {
   15b5a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   15b5c:	2b00      	cmp	r3, #0
   15b5e:	d137      	bne.n	15bd0 <bt_att_disconnected+0xbc>
	att_reset(att);
   15b60:	9603      	str	r6, [sp, #12]
	while ((buf = net_buf_get(&att->tx_queue, K_NO_WAIT))) {
   15b62:	9803      	ldr	r0, [sp, #12]
   15b64:	2200      	movs	r2, #0
   15b66:	2300      	movs	r3, #0
   15b68:	300c      	adds	r0, #12
   15b6a:	f011 ff1f 	bl	279ac <net_buf_get>
   15b6e:	4605      	mov	r5, r0
   15b70:	b9a0      	cbnz	r0, 15b9c <bt_att_disconnected+0x88>
	while (!sys_slist_is_empty(&att->reqs)) {
   15b72:	9803      	ldr	r0, [sp, #12]
	return list->head;
   15b74:	6845      	ldr	r5, [r0, #4]
   15b76:	b9c5      	cbnz	r5, 15baa <bt_att_disconnected+0x96>
	att->conn = NULL;
   15b78:	6005      	str	r5, [r0, #0]
	k_mem_slab_free(&att_slab, (void **)&att);
   15b7a:	a903      	add	r1, sp, #12
   15b7c:	4816      	ldr	r0, [pc, #88]	; (15bd8 <bt_att_disconnected+0xc4>)
   15b7e:	f009 fba7 	bl	1f2d0 <k_mem_slab_free>
	bt_gatt_disconnected(le_chan->chan.conn);
   15b82:	6820      	ldr	r0, [r4, #0]
}
   15b84:	b004      	add	sp, #16
   15b86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_gatt_disconnected(le_chan->chan.conn);
   15b8a:	f001 b94d 	b.w	16e28 <bt_gatt_disconnected>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15b8e:	69a8      	ldr	r0, [r5, #24]
   15b90:	f7ff f814 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(buf);
   15b94:	4628      	mov	r0, r5
   15b96:	f003 fa75 	bl	19084 <net_buf_unref>
   15b9a:	e7cb      	b.n	15b34 <bt_att_disconnected+0x20>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15b9c:	69a8      	ldr	r0, [r5, #24]
   15b9e:	f7ff f80d 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(buf);
   15ba2:	4628      	mov	r0, r5
   15ba4:	f003 fa6e 	bl	19084 <net_buf_unref>
   15ba8:	e7db      	b.n	15b62 <bt_att_disconnected+0x4e>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   15baa:	6882      	ldr	r2, [r0, #8]
	return node->next;
   15bac:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   15bae:	4295      	cmp	r5, r2
	list->head = node;
   15bb0:	6043      	str	r3, [r0, #4]
	list->tail = node;
   15bb2:	bf08      	it	eq
   15bb4:	6083      	streq	r3, [r0, #8]
		if (req->func) {
   15bb6:	686e      	ldr	r6, [r5, #4]
   15bb8:	b136      	cbz	r6, 15bc8 <bt_att_disconnected+0xb4>
			req->func(att->conn, BT_ATT_ERR_UNLIKELY, NULL, 0,
   15bba:	69ab      	ldr	r3, [r5, #24]
   15bbc:	210e      	movs	r1, #14
   15bbe:	9300      	str	r3, [sp, #0]
   15bc0:	2300      	movs	r3, #0
   15bc2:	6800      	ldr	r0, [r0, #0]
   15bc4:	461a      	mov	r2, r3
   15bc6:	47b0      	blx	r6
		bt_att_req_free(req);
   15bc8:	4628      	mov	r0, r5
   15bca:	f7ff ff45 	bl	15a58 <bt_att_req_free>
   15bce:	e7d0      	b.n	15b72 <bt_att_disconnected+0x5e>
}
   15bd0:	b004      	add	sp, #16
   15bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   15bd6:	bf00      	nop
   15bd8:	20008a08 	.word	0x20008a08

00015bdc <att_timeout>:
{
   15bdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_ERR("ATT Timeout");
   15bde:	4b09      	ldr	r3, [pc, #36]	; (15c04 <att_timeout+0x28>)
{
   15be0:	4604      	mov	r4, r0
	LOG_ERR("ATT Timeout");
   15be2:	9302      	str	r3, [sp, #8]
   15be4:	2300      	movs	r3, #0
   15be6:	2201      	movs	r2, #1
   15be8:	4618      	mov	r0, r3
   15bea:	e9cd 3300 	strd	r3, r3, [sp]
   15bee:	4906      	ldr	r1, [pc, #24]	; (15c08 <att_timeout+0x2c>)
   15bf0:	f010 fde0 	bl	267b4 <z_log_msg_runtime_create.constprop.0>
	bt_att_disconnected(&chan->chan.chan);
   15bf4:	f1a4 00bc 	sub.w	r0, r4, #188	; 0xbc
}
   15bf8:	b004      	add	sp, #16
   15bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_att_disconnected(&chan->chan.chan);
   15bfe:	f7ff bf89 	b.w	15b14 <bt_att_disconnected>
   15c02:	bf00      	nop
   15c04:	0002e68d 	.word	0x0002e68d
   15c08:	0002a3d4 	.word	0x0002a3d4

00015c0c <bt_att_send>:

int bt_att_send(struct bt_conn *conn, struct net_buf *buf)
{
   15c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15c0e:	460c      	mov	r4, r1
	struct bt_att *att;

	__ASSERT_NO_MSG(conn);
   15c10:	b958      	cbnz	r0, 15c2a <bt_att_send+0x1e>
   15c12:	4929      	ldr	r1, [pc, #164]	; (15cb8 <bt_att_send+0xac>)
   15c14:	f640 63a4 	movw	r3, #3748	; 0xea4
   15c18:	4a28      	ldr	r2, [pc, #160]	; (15cbc <bt_att_send+0xb0>)
   15c1a:	4829      	ldr	r0, [pc, #164]	; (15cc0 <bt_att_send+0xb4>)
   15c1c:	f00e fef5 	bl	24a0a <assert_print>
   15c20:	f640 61a4 	movw	r1, #3748	; 0xea4
	__ASSERT_NO_MSG(buf);
   15c24:	4825      	ldr	r0, [pc, #148]	; (15cbc <bt_att_send+0xb0>)
   15c26:	f00e fee9 	bl	249fc <assert_post_action>
   15c2a:	b949      	cbnz	r1, 15c40 <bt_att_send+0x34>
   15c2c:	4925      	ldr	r1, [pc, #148]	; (15cc4 <bt_att_send+0xb8>)
   15c2e:	f640 63a5 	movw	r3, #3749	; 0xea5
   15c32:	4a22      	ldr	r2, [pc, #136]	; (15cbc <bt_att_send+0xb0>)
   15c34:	4822      	ldr	r0, [pc, #136]	; (15cc0 <bt_att_send+0xb4>)
   15c36:	f00e fee8 	bl	24a0a <assert_print>
   15c3a:	f640 61a5 	movw	r1, #3749	; 0xea5
   15c3e:	e7f1      	b.n	15c24 <bt_att_send+0x18>

	att = att_get(conn);
   15c40:	f7ff f93e 	bl	14ec0 <att_get>
	if (!att) {
   15c44:	4605      	mov	r5, r0
   15c46:	b940      	cbnz	r0, 15c5a <bt_att_send+0x4e>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15c48:	69a0      	ldr	r0, [r4, #24]
   15c4a:	f7fe ffb7 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(buf);
   15c4e:	4620      	mov	r0, r4
   15c50:	f003 fa18 	bl	19084 <net_buf_unref>
		return -ENOTCONN;
   15c54:	f06f 007f 	mvn.w	r0, #127	; 0x7f

	net_buf_put(&att->tx_queue, buf);
	att_send_process(att);

	return 0;
}
   15c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	net_buf_put(&att->tx_queue, buf);
   15c5a:	f100 060c 	add.w	r6, r0, #12
   15c5e:	4621      	mov	r1, r4
   15c60:	4630      	mov	r0, r6
   15c62:	f003 f9e9 	bl	19038 <net_buf_put>
	return list->head;
   15c66:	6aad      	ldr	r5, [r5, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15c68:	b14d      	cbz	r5, 15c7e <bt_att_send+0x72>
	return node->next;
   15c6a:	f855 49f0 	ldr.w	r4, [r5], #-240
   15c6e:	b104      	cbz	r4, 15c72 <bt_att_send+0x66>
   15c70:	3cf0      	subs	r4, #240	; 0xf0
		err = process_queue(chan, &att->tx_queue);
   15c72:	4631      	mov	r1, r6
   15c74:	4628      	mov	r0, r5
   15c76:	f010 fdc6 	bl	26806 <process_queue>
		if (!err) {
   15c7a:	4603      	mov	r3, r0
   15c7c:	b980      	cbnz	r0, 15ca0 <bt_att_send+0x94>
	return 0;
   15c7e:	2000      	movs	r0, #0
   15c80:	e7ea      	b.n	15c58 <bt_att_send+0x4c>
		    (atomic_test_bit(chan->flags, ATT_ENHANCED) ==
   15c82:	2103      	movs	r1, #3
   15c84:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15c88:	f010 fcbf 	bl	2660a <atomic_test_bit>
   15c8c:	4607      	mov	r7, r0
		     atomic_test_bit(prev->flags, ATT_ENHANCED))) {
   15c8e:	f105 0098 	add.w	r0, r5, #152	; 0x98
   15c92:	f010 fcba 	bl	2660a <atomic_test_bit>
		if (err == -ENOENT && prev &&
   15c96:	4287      	cmp	r7, r0
   15c98:	f06f 0301 	mvn.w	r3, #1
   15c9c:	d107      	bne.n	15cae <bt_att_send+0xa2>
   15c9e:	4614      	mov	r4, r2
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15ca0:	2c00      	cmp	r4, #0
   15ca2:	d0ec      	beq.n	15c7e <bt_att_send+0x72>
   15ca4:	f8d4 20f0 	ldr.w	r2, [r4, #240]	; 0xf0
   15ca8:	b922      	cbnz	r2, 15cb4 <bt_att_send+0xa8>
		if (err == -ENOENT && prev &&
   15caa:	3302      	adds	r3, #2
   15cac:	d0e9      	beq.n	15c82 <bt_att_send+0x76>
{
   15cae:	4625      	mov	r5, r4
   15cb0:	4614      	mov	r4, r2
   15cb2:	e7de      	b.n	15c72 <bt_att_send+0x66>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15cb4:	3af0      	subs	r2, #240	; 0xf0
   15cb6:	e7f8      	b.n	15caa <bt_att_send+0x9e>
   15cb8:	0002d6fd 	.word	0x0002d6fd
   15cbc:	0002e416 	.word	0x0002e416
   15cc0:	0002b3a9 	.word	0x0002b3a9
   15cc4:	0002ef29 	.word	0x0002ef29

00015cc8 <bt_att_req_send>:

int bt_att_req_send(struct bt_conn *conn, struct bt_att_req *req)
{
   15cc8:	b510      	push	{r4, lr}
   15cca:	460c      	mov	r4, r1
	struct bt_att *att;

	LOG_DBG("conn %p req %p", conn, req);

	__ASSERT_NO_MSG(conn);
   15ccc:	b958      	cbnz	r0, 15ce6 <bt_att_req_send+0x1e>
   15cce:	4915      	ldr	r1, [pc, #84]	; (15d24 <bt_att_req_send+0x5c>)
   15cd0:	f640 63ba 	movw	r3, #3770	; 0xeba
   15cd4:	4a14      	ldr	r2, [pc, #80]	; (15d28 <bt_att_req_send+0x60>)
   15cd6:	4815      	ldr	r0, [pc, #84]	; (15d2c <bt_att_req_send+0x64>)
   15cd8:	f00e fe97 	bl	24a0a <assert_print>
   15cdc:	f640 61ba 	movw	r1, #3770	; 0xeba
	__ASSERT_NO_MSG(req);
   15ce0:	4811      	ldr	r0, [pc, #68]	; (15d28 <bt_att_req_send+0x60>)
   15ce2:	f00e fe8b 	bl	249fc <assert_post_action>
   15ce6:	b949      	cbnz	r1, 15cfc <bt_att_req_send+0x34>
   15ce8:	4911      	ldr	r1, [pc, #68]	; (15d30 <bt_att_req_send+0x68>)
   15cea:	f640 63bb 	movw	r3, #3771	; 0xebb
   15cee:	4a0e      	ldr	r2, [pc, #56]	; (15d28 <bt_att_req_send+0x60>)
   15cf0:	480e      	ldr	r0, [pc, #56]	; (15d2c <bt_att_req_send+0x64>)
   15cf2:	f00e fe8a 	bl	24a0a <assert_print>
   15cf6:	f640 61bb 	movw	r1, #3771	; 0xebb
   15cfa:	e7f1      	b.n	15ce0 <bt_att_req_send+0x18>

	att = att_get(conn);
   15cfc:	f7ff f8e0 	bl	14ec0 <att_get>
	if (!att) {
   15d00:	b160      	cbz	r0, 15d1c <bt_att_req_send+0x54>
	parent->next = child;
   15d02:	2300      	movs	r3, #0
   15d04:	6023      	str	r3, [r4, #0]
	return list->tail;
   15d06:	6883      	ldr	r3, [r0, #8]
Z_GENLIST_APPEND(slist, snode)
   15d08:	b92b      	cbnz	r3, 15d16 <bt_att_req_send+0x4e>
	list->head = node;
   15d0a:	e9c0 4401 	strd	r4, r4, [r0, #4]
		return -ENOTCONN;
	}

	sys_slist_append(&att->reqs, &req->node);
	att_req_send_process(att);
   15d0e:	f010 fee3 	bl	26ad8 <att_req_send_process>

	return 0;
   15d12:	2000      	movs	r0, #0
}
   15d14:	bd10      	pop	{r4, pc}
	parent->next = child;
   15d16:	601c      	str	r4, [r3, #0]
	list->tail = node;
   15d18:	6084      	str	r4, [r0, #8]
}
   15d1a:	e7f8      	b.n	15d0e <bt_att_req_send+0x46>
		return -ENOTCONN;
   15d1c:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   15d20:	e7f8      	b.n	15d14 <bt_att_req_send+0x4c>
   15d22:	bf00      	nop
   15d24:	0002d6fd 	.word	0x0002d6fd
   15d28:	0002e416 	.word	0x0002e416
   15d2c:	0002b3a9 	.word	0x0002b3a9
   15d30:	0002e4c5 	.word	0x0002e4c5

00015d34 <find_cf_cfg>:
	atomic_set(cfg->flags, 0);
}

#if defined(CONFIG_BT_GATT_CACHING)
static struct gatt_cf_cfg *find_cf_cfg(struct bt_conn *conn)
{
   15d34:	b570      	push	{r4, r5, r6, lr}
	int i;

	for (i = 0; i < ARRAY_SIZE(cf_cfg); i++) {
		struct gatt_cf_cfg *cfg = &cf_cfg[i];

		if (!conn) {
   15d36:	4606      	mov	r6, r0
   15d38:	4d13      	ldr	r5, [pc, #76]	; (15d88 <find_cf_cfg+0x54>)
   15d3a:	b140      	cbz	r0, 15d4e <find_cf_cfg+0x1a>
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
				return cfg;
			}
		} else if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   15d3c:	462a      	mov	r2, r5
   15d3e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
   15d42:	1e6c      	subs	r4, r5, #1
   15d44:	f010 fb69 	bl	2641a <bt_conn_is_peer_addr_le>
   15d48:	b198      	cbz	r0, 15d72 <find_cf_cfg+0x3e>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15d4a:	4620      	mov	r0, r4
   15d4c:	e00c      	b.n	15d68 <find_cf_cfg+0x34>
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   15d4e:	4628      	mov	r0, r5
   15d50:	490e      	ldr	r1, [pc, #56]	; (15d8c <find_cf_cfg+0x58>)
   15d52:	f011 f901 	bl	26f58 <bt_addr_le_eq>
   15d56:	b940      	cbnz	r0, 15d6a <find_cf_cfg+0x36>
   15d58:	490c      	ldr	r1, [pc, #48]	; (15d8c <find_cf_cfg+0x58>)
   15d5a:	f105 0010 	add.w	r0, r5, #16
   15d5e:	f011 f8fb 	bl	26f58 <bt_addr_le_eq>
   15d62:	b120      	cbz	r0, 15d6e <find_cf_cfg+0x3a>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15d64:	f105 000f 	add.w	r0, r5, #15
			return cfg;
		}
	}

	return NULL;
}
   15d68:	bd70      	pop	{r4, r5, r6, pc}
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15d6a:	1e68      	subs	r0, r5, #1
   15d6c:	e7fc      	b.n	15d68 <find_cf_cfg+0x34>
	return NULL;
   15d6e:	2000      	movs	r0, #0
   15d70:	e7fa      	b.n	15d68 <find_cf_cfg+0x34>
		} else if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   15d72:	4630      	mov	r0, r6
   15d74:	7c21      	ldrb	r1, [r4, #16]
   15d76:	f104 0211 	add.w	r2, r4, #17
   15d7a:	f010 fb4e 	bl	2641a <bt_conn_is_peer_addr_le>
   15d7e:	2800      	cmp	r0, #0
   15d80:	d0f5      	beq.n	15d6e <find_cf_cfg+0x3a>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15d82:	f104 0010 	add.w	r0, r4, #16
   15d86:	e7ef      	b.n	15d68 <find_cf_cfg+0x34>
   15d88:	200210e1 	.word	0x200210e1
   15d8c:	0002d221 	.word	0x0002d221

00015d90 <find_sc_cfg>:
{
   15d90:	b570      	push	{r4, r5, r6, lr}
		if (id == sc_cfg[i].id &&
   15d92:	4c0e      	ldr	r4, [pc, #56]	; (15dcc <find_sc_cfg+0x3c>)
{
   15d94:	4605      	mov	r5, r0
		if (id == sc_cfg[i].id &&
   15d96:	7823      	ldrb	r3, [r4, #0]
{
   15d98:	460e      	mov	r6, r1
		if (id == sc_cfg[i].id &&
   15d9a:	4283      	cmp	r3, r0
   15d9c:	d00c      	beq.n	15db8 <find_sc_cfg+0x28>
   15d9e:	7b23      	ldrb	r3, [r4, #12]
   15da0:	42ab      	cmp	r3, r5
   15da2:	d110      	bne.n	15dc6 <find_sc_cfg+0x36>
		    bt_addr_le_eq(&sc_cfg[i].peer, addr)) {
   15da4:	4631      	mov	r1, r6
   15da6:	480a      	ldr	r0, [pc, #40]	; (15dd0 <find_sc_cfg+0x40>)
   15da8:	f011 f8d6 	bl	26f58 <bt_addr_le_eq>
		if (id == sc_cfg[i].id &&
   15dac:	b158      	cbz	r0, 15dc6 <find_sc_cfg+0x36>
	for (size_t i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   15dae:	2301      	movs	r3, #1
			return &sc_cfg[i];
   15db0:	220c      	movs	r2, #12
   15db2:	fb02 4003 	mla	r0, r2, r3, r4
   15db6:	e007      	b.n	15dc8 <find_sc_cfg+0x38>
		    bt_addr_le_eq(&sc_cfg[i].peer, addr)) {
   15db8:	1c60      	adds	r0, r4, #1
   15dba:	f011 f8cd 	bl	26f58 <bt_addr_le_eq>
		if (id == sc_cfg[i].id &&
   15dbe:	2800      	cmp	r0, #0
   15dc0:	d0ed      	beq.n	15d9e <find_sc_cfg+0xe>
	for (size_t i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   15dc2:	2300      	movs	r3, #0
   15dc4:	e7f4      	b.n	15db0 <find_sc_cfg+0x20>
	return NULL;
   15dc6:	2000      	movs	r0, #0
}
   15dc8:	bd70      	pop	{r4, r5, r6, pc}
   15dca:	bf00      	nop
   15dcc:	200214ec 	.word	0x200214ec
   15dd0:	200214f9 	.word	0x200214f9

00015dd4 <find_ccc_cfg>:
	return next;
}

static struct bt_gatt_ccc_cfg *find_ccc_cfg(const struct bt_conn *conn,
					    struct _bt_gatt_ccc *ccc)
{
   15dd4:	b538      	push	{r3, r4, r5, lr}
	for (size_t i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];

		if (conn) {
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
						    &cfg->peer)) {
   15dd6:	1c4a      	adds	r2, r1, #1
{
   15dd8:	460c      	mov	r4, r1
		if (conn) {
   15dda:	4605      	mov	r5, r0
   15ddc:	b968      	cbnz	r0, 15dfa <find_ccc_cfg+0x26>
				return cfg;
			}
		} else if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   15dde:	4610      	mov	r0, r2
   15de0:	490d      	ldr	r1, [pc, #52]	; (15e18 <find_ccc_cfg+0x44>)
   15de2:	f011 f8b9 	bl	26f58 <bt_addr_le_eq>
   15de6:	b930      	cbnz	r0, 15df6 <find_ccc_cfg+0x22>
   15de8:	490b      	ldr	r1, [pc, #44]	; (15e18 <find_ccc_cfg+0x44>)
   15dea:	f104 000b 	add.w	r0, r4, #11
   15dee:	f011 f8b3 	bl	26f58 <bt_addr_le_eq>
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
   15df2:	b170      	cbz	r0, 15e12 <find_ccc_cfg+0x3e>
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];
   15df4:	340a      	adds	r4, #10
   15df6:	4620      	mov	r0, r4
   15df8:	e00c      	b.n	15e14 <find_ccc_cfg+0x40>
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
   15dfa:	7809      	ldrb	r1, [r1, #0]
   15dfc:	f010 fb0d 	bl	2641a <bt_conn_is_peer_addr_le>
   15e00:	2800      	cmp	r0, #0
   15e02:	d1f8      	bne.n	15df6 <find_ccc_cfg+0x22>
   15e04:	4628      	mov	r0, r5
   15e06:	7aa1      	ldrb	r1, [r4, #10]
   15e08:	f104 020b 	add.w	r2, r4, #11
   15e0c:	f010 fb05 	bl	2641a <bt_conn_is_peer_addr_le>
   15e10:	e7ef      	b.n	15df2 <find_ccc_cfg+0x1e>
			return cfg;
		}
	}

	return NULL;
   15e12:	2000      	movs	r0, #0
}
   15e14:	bd38      	pop	{r3, r4, r5, pc}
   15e16:	bf00      	nop
   15e18:	0002d221 	.word	0x0002d221

00015e1c <read_ppcp>:
{
   15e1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   15e1e:	4619      	mov	r1, r3
	ppcp.latency = sys_cpu_to_le16(CONFIG_BT_PERIPHERAL_PREF_LATENCY);
   15e20:	f44f 1328 	mov.w	r3, #2752512	; 0x2a0000
{
   15e24:	4610      	mov	r0, r2
	ppcp.latency = sys_cpu_to_le16(CONFIG_BT_PERIPHERAL_PREF_LATENCY);
   15e26:	4a06      	ldr	r2, [pc, #24]	; (15e40 <read_ppcp+0x24>)
   15e28:	e9cd 2302 	strd	r2, r3, [sp, #8]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &ppcp,
   15e2c:	2308      	movs	r3, #8
   15e2e:	f8bd 2018 	ldrh.w	r2, [sp, #24]
   15e32:	9300      	str	r3, [sp, #0]
   15e34:	446b      	add	r3, sp
   15e36:	f011 f8a3 	bl	26f80 <bt_gatt_attr_read.constprop.0>
}
   15e3a:	b005      	add	sp, #20
   15e3c:	f85d fb04 	ldr.w	pc, [sp], #4
   15e40:	00280018 	.word	0x00280018

00015e44 <bt_gatt_attr_write_ccc>:
}

ssize_t bt_gatt_attr_write_ccc(struct bt_conn *conn,
			       const struct bt_gatt_attr *attr, const void *buf,
			       uint16_t len, uint16_t offset, uint8_t flags)
{
   15e44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   15e48:	b085      	sub	sp, #20
   15e4a:	461e      	mov	r6, r3
   15e4c:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
   15e50:	4681      	mov	r9, r0
   15e52:	460f      	mov	r7, r1
	struct _bt_gatt_ccc *ccc = attr->user_data;
   15e54:	f8d1 800c 	ldr.w	r8, [r1, #12]
	struct bt_gatt_ccc_cfg *cfg;
	bool value_changed;
	uint16_t value;

	if (offset) {
   15e58:	2b00      	cmp	r3, #0
   15e5a:	d14a      	bne.n	15ef2 <bt_gatt_attr_write_ccc+0xae>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
	}

	if (!len || len > sizeof(uint16_t)) {
   15e5c:	1e73      	subs	r3, r6, #1
   15e5e:	2b01      	cmp	r3, #1
   15e60:	d84a      	bhi.n	15ef8 <bt_gatt_attr_write_ccc+0xb4>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
	}

	if (len < sizeof(uint16_t)) {
   15e62:	2e01      	cmp	r6, #1
		value = *(uint8_t *)buf;
	} else {
		value = sys_get_le16(buf);
	}

	cfg = find_ccc_cfg(conn, ccc);
   15e64:	4641      	mov	r1, r8
		value = *(uint8_t *)buf;
   15e66:	7815      	ldrb	r5, [r2, #0]
   15e68:	bf18      	it	ne
   15e6a:	8815      	ldrhne	r5, [r2, #0]
	cfg = find_ccc_cfg(conn, ccc);
   15e6c:	f7ff ffb2 	bl	15dd4 <find_ccc_cfg>
	if (!cfg) {
   15e70:	4604      	mov	r4, r0
   15e72:	b9e8      	cbnz	r0, 15eb0 <bt_gatt_attr_write_ccc+0x6c>
		/* If there's no existing entry, but the new value is zero,
		 * we don't need to do anything, since a disabled CCC is
		 * behaviorally the same as no written CCC.
		 */
		if (!value) {
   15e74:	b91d      	cbnz	r5, 15e7e <bt_gatt_attr_write_ccc+0x3a>
			return len;
   15e76:	4630      	mov	r0, r6
	if (!value) {
		clear_ccc_cfg(cfg);
	}

	return len;
}
   15e78:	b005      	add	sp, #20
   15e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		cfg = find_ccc_cfg(NULL, ccc);
   15e7e:	4641      	mov	r1, r8
   15e80:	f7ff ffa8 	bl	15dd4 <find_ccc_cfg>
		if (!cfg) {
   15e84:	4604      	mov	r4, r0
   15e86:	b958      	cbnz	r0, 15ea0 <bt_gatt_attr_write_ccc+0x5c>
			LOG_WRN("No space to store CCC cfg");
   15e88:	4b1d      	ldr	r3, [pc, #116]	; (15f00 <bt_gatt_attr_write_ccc+0xbc>)
   15e8a:	9000      	str	r0, [sp, #0]
   15e8c:	e9cd 0301 	strd	r0, r3, [sp, #4]
   15e90:	2202      	movs	r2, #2
   15e92:	4603      	mov	r3, r0
   15e94:	491b      	ldr	r1, [pc, #108]	; (15f04 <bt_gatt_attr_write_ccc+0xc0>)
   15e96:	f011 f8fb 	bl	27090 <z_log_msg_runtime_create.constprop.0>
			return BT_GATT_ERR(BT_ATT_ERR_INSUFFICIENT_RESOURCES);
   15e9a:	f06f 0010 	mvn.w	r0, #16
   15e9e:	e7eb      	b.n	15e78 <bt_gatt_attr_write_ccc+0x34>
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   15ea0:	f109 0190 	add.w	r1, r9, #144	; 0x90
   15ea4:	3001      	adds	r0, #1
   15ea6:	f011 f85f 	bl	26f68 <bt_addr_le_copy>
		cfg->id = conn->id;
   15eaa:	f899 3008 	ldrb.w	r3, [r9, #8]
   15eae:	7023      	strb	r3, [r4, #0]
	if (ccc->cfg_write) {
   15eb0:	f8d8 301c 	ldr.w	r3, [r8, #28]
   15eb4:	b98b      	cbnz	r3, 15eda <bt_gatt_attr_write_ccc+0x96>
	cfg->value = value;
   15eb6:	8125      	strh	r5, [r4, #8]
	if (cfg->value != ccc->value) {
   15eb8:	f8b8 3014 	ldrh.w	r3, [r8, #20]
   15ebc:	42ab      	cmp	r3, r5
   15ebe:	d003      	beq.n	15ec8 <bt_gatt_attr_write_ccc+0x84>
		gatt_ccc_changed(attr, ccc);
   15ec0:	4641      	mov	r1, r8
   15ec2:	4638      	mov	r0, r7
   15ec4:	f010 ffd0 	bl	26e68 <gatt_ccc_changed>
	if (!value) {
   15ec8:	2d00      	cmp	r5, #0
   15eca:	d1d4      	bne.n	15e76 <bt_gatt_attr_write_ccc+0x32>
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   15ecc:	490e      	ldr	r1, [pc, #56]	; (15f08 <bt_gatt_attr_write_ccc+0xc4>)
   15ece:	1c60      	adds	r0, r4, #1
   15ed0:	f011 f84a 	bl	26f68 <bt_addr_le_copy>
	cfg->id = 0U;
   15ed4:	7025      	strb	r5, [r4, #0]
	cfg->value = 0U;
   15ed6:	8125      	strh	r5, [r4, #8]
}
   15ed8:	e7cd      	b.n	15e76 <bt_gatt_attr_write_ccc+0x32>
		ssize_t write = ccc->cfg_write(conn, attr, value);
   15eda:	462a      	mov	r2, r5
   15edc:	4639      	mov	r1, r7
   15ede:	4648      	mov	r0, r9
   15ee0:	4798      	blx	r3
		if (write < 0) {
   15ee2:	2800      	cmp	r0, #0
   15ee4:	dbc8      	blt.n	15e78 <bt_gatt_attr_write_ccc+0x34>
		if (write != sizeof(value) && write != 1) {
   15ee6:	3801      	subs	r0, #1
   15ee8:	2801      	cmp	r0, #1
   15eea:	d9e4      	bls.n	15eb6 <bt_gatt_attr_write_ccc+0x72>
			return BT_GATT_ERR(BT_ATT_ERR_UNLIKELY);
   15eec:	f06f 000d 	mvn.w	r0, #13
   15ef0:	e7c2      	b.n	15e78 <bt_gatt_attr_write_ccc+0x34>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   15ef2:	f06f 0006 	mvn.w	r0, #6
   15ef6:	e7bf      	b.n	15e78 <bt_gatt_attr_write_ccc+0x34>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
   15ef8:	f06f 000c 	mvn.w	r0, #12
   15efc:	e7bc      	b.n	15e78 <bt_gatt_attr_write_ccc+0x34>
   15efe:	bf00      	nop
   15f00:	0002e6a0 	.word	0x0002e6a0
   15f04:	0002a3f4 	.word	0x0002a3f4
   15f08:	0002d221 	.word	0x0002d221

00015f0c <clear_cf_cfg>:
{
   15f0c:	4602      	mov	r2, r0
   15f0e:	b508      	push	{r3, lr}
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   15f10:	4907      	ldr	r1, [pc, #28]	; (15f30 <clear_cf_cfg+0x24>)
   15f12:	3001      	adds	r0, #1
   15f14:	f011 f828 	bl	26f68 <bt_addr_le_copy>
   15f18:	2300      	movs	r3, #0
   15f1a:	320c      	adds	r2, #12
   15f1c:	f802 3c04 	strb.w	r3, [r2, #-4]
   15f20:	e8d2 1fef 	ldaex	r1, [r2]
   15f24:	e8c2 3fe0 	stlex	r0, r3, [r2]
   15f28:	2800      	cmp	r0, #0
   15f2a:	d1f9      	bne.n	15f20 <clear_cf_cfg+0x14>
}
   15f2c:	bd08      	pop	{r3, pc}
   15f2e:	bf00      	nop
   15f30:	0002d221 	.word	0x0002d221

00015f34 <sc_save>:
{
   15f34:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   15f38:	4680      	mov	r8, r0
   15f3a:	460f      	mov	r7, r1
   15f3c:	4616      	mov	r6, r2
   15f3e:	461d      	mov	r5, r3
	cfg = find_sc_cfg(id, peer);
   15f40:	f7ff ff26 	bl	15d90 <find_sc_cfg>
	if (!cfg) {
   15f44:	4604      	mov	r4, r0
   15f46:	b9a8      	cbnz	r0, 15f74 <sc_save+0x40>
		cfg = find_sc_cfg(BT_ID_DEFAULT, BT_ADDR_LE_ANY);
   15f48:	4911      	ldr	r1, [pc, #68]	; (15f90 <sc_save+0x5c>)
   15f4a:	f7ff ff21 	bl	15d90 <find_sc_cfg>
		if (!cfg) {
   15f4e:	4604      	mov	r4, r0
   15f50:	b958      	cbnz	r0, 15f6a <sc_save+0x36>
			LOG_ERR("unable to save SC: no cfg left");
   15f52:	4b10      	ldr	r3, [pc, #64]	; (15f94 <sc_save+0x60>)
   15f54:	2201      	movs	r2, #1
   15f56:	e9cd 0301 	strd	r0, r3, [sp, #4]
   15f5a:	490f      	ldr	r1, [pc, #60]	; (15f98 <sc_save+0x64>)
   15f5c:	4603      	mov	r3, r0
   15f5e:	9000      	str	r0, [sp, #0]
   15f60:	f011 f896 	bl	27090 <z_log_msg_runtime_create.constprop.0>
}
   15f64:	b004      	add	sp, #16
   15f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bt_addr_le_copy(&cfg->peer, peer);
   15f6a:	4639      	mov	r1, r7
		cfg->id = id;
   15f6c:	f800 8b01 	strb.w	r8, [r0], #1
		bt_addr_le_copy(&cfg->peer, peer);
   15f70:	f010 fffa 	bl	26f68 <bt_addr_le_copy>
	if (!(cfg->data.start || cfg->data.end)) {
   15f74:	8922      	ldrh	r2, [r4, #8]
   15f76:	8963      	ldrh	r3, [r4, #10]
   15f78:	b91a      	cbnz	r2, 15f82 <sc_save+0x4e>
   15f7a:	b92b      	cbnz	r3, 15f88 <sc_save+0x54>
		cfg->data.start = start;
   15f7c:	8126      	strh	r6, [r4, #8]
		*end = new_end;
   15f7e:	8165      	strh	r5, [r4, #10]
   15f80:	e7f0      	b.n	15f64 <sc_save+0x30>
	if (new_start >= *start && new_end <= *end) {
   15f82:	42b2      	cmp	r2, r6
		*start = new_start;
   15f84:	bf88      	it	hi
   15f86:	8126      	strhhi	r6, [r4, #8]
	if (new_start >= *start && new_end <= *end) {
   15f88:	42ab      	cmp	r3, r5
   15f8a:	d2eb      	bcs.n	15f64 <sc_save+0x30>
   15f8c:	e7f7      	b.n	15f7e <sc_save+0x4a>
   15f8e:	bf00      	nop
   15f90:	0002d221 	.word	0x0002d221
   15f94:	0002e6ba 	.word	0x0002e6ba
   15f98:	0002a3f4 	.word	0x0002a3f4

00015f9c <cf_write>:
{
   15f9c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   15fa0:	461f      	mov	r7, r3
   15fa2:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
   15fa6:	4606      	mov	r6, r0
	if (offset > sizeof(cfg->data)) {
   15fa8:	2b01      	cmp	r3, #1
{
   15faa:	4690      	mov	r8, r2
	if (offset > sizeof(cfg->data)) {
   15fac:	d83b      	bhi.n	16026 <cf_write+0x8a>
	if (offset + len > sizeof(cfg->data)) {
   15fae:	443b      	add	r3, r7
   15fb0:	2b01      	cmp	r3, #1
   15fb2:	463d      	mov	r5, r7
   15fb4:	dc3a      	bgt.n	1602c <cf_write+0x90>
	cfg = find_cf_cfg(conn);
   15fb6:	f7ff febd 	bl	15d34 <find_cf_cfg>
	if (!cfg) {
   15fba:	4604      	mov	r4, r0
   15fbc:	b990      	cbnz	r0, 15fe4 <cf_write+0x48>
		cfg = find_cf_cfg(NULL);
   15fbe:	f7ff feb9 	bl	15d34 <find_cf_cfg>
	if (!cfg) {
   15fc2:	4604      	mov	r4, r0
   15fc4:	b970      	cbnz	r0, 15fe4 <cf_write+0x48>
		LOG_WRN("No space to store Client Supported Features");
   15fc6:	4b1c      	ldr	r3, [pc, #112]	; (16038 <cf_write+0x9c>)
   15fc8:	2202      	movs	r2, #2
   15fca:	e9cd 0301 	strd	r0, r3, [sp, #4]
   15fce:	491b      	ldr	r1, [pc, #108]	; (1603c <cf_write+0xa0>)
   15fd0:	4603      	mov	r3, r0
   15fd2:	9000      	str	r0, [sp, #0]
   15fd4:	f011 f85c 	bl	27090 <z_log_msg_runtime_create.constprop.0>
		return BT_GATT_ERR(BT_ATT_ERR_INSUFFICIENT_RESOURCES);
   15fd8:	f06f 0510 	mvn.w	r5, #16
}
   15fdc:	4628      	mov	r0, r5
   15fde:	b004      	add	sp, #16
   15fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (i = 0U; i <= CF_BIT_LAST && (i / 8) < len; i++) {
   15fe4:	b197      	cbz	r7, 1600c <cf_write+0x70>
		    !(value[i / 8] & BIT(i % 8))) {
   15fe6:	2300      	movs	r3, #0
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   15fe8:	7a21      	ldrb	r1, [r4, #8]
		    !(value[i / 8] & BIT(i % 8))) {
   15fea:	f898 2000 	ldrb.w	r2, [r8]
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   15fee:	fa21 f003 	lsr.w	r0, r1, r3
   15ff2:	07c7      	lsls	r7, r0, #31
   15ff4:	d503      	bpl.n	15ffe <cf_write+0x62>
		    !(value[i / 8] & BIT(i % 8))) {
   15ff6:	fa22 f003 	lsr.w	r0, r2, r3
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   15ffa:	07c0      	lsls	r0, r0, #31
   15ffc:	d519      	bpl.n	16032 <cf_write+0x96>
	for (i = 0U; i <= CF_BIT_LAST && (i / 8) < len; i++) {
   15ffe:	3301      	adds	r3, #1
   16000:	2b03      	cmp	r3, #3
   16002:	d1f4      	bne.n	15fee <cf_write+0x52>
			cfg->data[i] |= value[i] & BIT_MASK(CF_NUM_BITS % 8);
   16004:	f002 0207 	and.w	r2, r2, #7
   16008:	4311      	orrs	r1, r2
   1600a:	7221      	strb	r1, [r4, #8]
	bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   1600c:	f106 0190 	add.w	r1, r6, #144	; 0x90
   16010:	1c60      	adds	r0, r4, #1
   16012:	f010 ffa9 	bl	26f68 <bt_addr_le_copy>
	cfg->id = conn->id;
   16016:	4620      	mov	r0, r4
   16018:	7a33      	ldrb	r3, [r6, #8]
	atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   1601a:	2100      	movs	r1, #0
	cfg->id = conn->id;
   1601c:	f800 3b0c 	strb.w	r3, [r0], #12
	atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   16020:	f011 f866 	bl	270f0 <atomic_set_bit>
	return len;
   16024:	e7da      	b.n	15fdc <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   16026:	f06f 0506 	mvn.w	r5, #6
   1602a:	e7d7      	b.n	15fdc <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
   1602c:	f06f 050c 	mvn.w	r5, #12
   16030:	e7d4      	b.n	15fdc <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_VALUE_NOT_ALLOWED);
   16032:	f06f 0512 	mvn.w	r5, #18
   16036:	e7d1      	b.n	15fdc <cf_write+0x40>
   16038:	0002e6d9 	.word	0x0002e6d9
   1603c:	0002a3f4 	.word	0x0002a3f4

00016040 <disconnected_cb>:
	return BT_GATT_ITER_CONTINUE;
}

static uint8_t disconnected_cb(const struct bt_gatt_attr *attr, uint16_t handle,
			       void *user_data)
{
   16040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct _bt_gatt_ccc *ccc;
	bool value_used;
	size_t i;

	/* Check attribute user_data must be of type struct _bt_gatt_ccc */
	if (attr->write != bt_gatt_attr_write_ccc) {
   16044:	4b28      	ldr	r3, [pc, #160]	; (160e8 <disconnected_cb+0xa8>)
{
   16046:	4616      	mov	r6, r2
	if (attr->write != bt_gatt_attr_write_ccc) {
   16048:	6882      	ldr	r2, [r0, #8]
{
   1604a:	4607      	mov	r7, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   1604c:	429a      	cmp	r2, r3
   1604e:	d12b      	bne.n	160a8 <disconnected_cb+0x68>
		return BT_GATT_ITER_CONTINUE;
	}

	ccc = attr->user_data;
   16050:	68c5      	ldr	r5, [r0, #12]

	/* If already disabled skip */
	if (!ccc->value) {
   16052:	8aab      	ldrh	r3, [r5, #20]
   16054:	b343      	cbz	r3, 160a8 <disconnected_cb+0x68>
		return BT_GATT_ITER_CONTINUE;
	}

	/* Checking if all values are disabled */
	value_used = false;
   16056:	f04f 0800 	mov.w	r8, #0
   1605a:	1c6c      	adds	r4, r5, #1
   1605c:	f105 0915 	add.w	r9, r5, #21

	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];

		/* Ignore configurations with disabled value */
		if (!cfg->value) {
   16060:	f8b4 3007 	ldrh.w	r3, [r4, #7]
   16064:	b19b      	cbz	r3, 1608e <disconnected_cb+0x4e>
			continue;
		}

		if (!bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   16066:	4622      	mov	r2, r4
   16068:	4630      	mov	r0, r6
   1606a:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   1606e:	f010 f9d4 	bl	2641a <bt_conn_is_peer_addr_le>
   16072:	b9e0      	cbnz	r0, 160ae <disconnected_cb+0x6e>
			struct bt_conn *tmp;

			/* Skip if there is another peer connected */
			tmp = bt_conn_lookup_addr_le(cfg->id, &cfg->peer);
   16074:	4621      	mov	r1, r4
   16076:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   1607a:	f7fe f9b5 	bl	143e8 <bt_conn_lookup_addr_le>
			if (tmp) {
   1607e:	b130      	cbz	r0, 1608e <disconnected_cb+0x4e>
				if (tmp->state == BT_CONN_CONNECTED) {
   16080:	7b43      	ldrb	r3, [r0, #13]
					value_used = true;
   16082:	2b07      	cmp	r3, #7
   16084:	bf08      	it	eq
   16086:	f04f 0801 	moveq.w	r8, #1
				}

				bt_conn_unref(tmp);
   1608a:	f7fd fee1 	bl	13e50 <bt_conn_unref>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   1608e:	340a      	adds	r4, #10
   16090:	454c      	cmp	r4, r9
   16092:	d1e5      	bne.n	16060 <disconnected_cb+0x20>
			}
		}
	}

	/* If all values are now disabled, reset value while disconnected */
	if (!value_used) {
   16094:	f1b8 0f00 	cmp.w	r8, #0
   16098:	d106      	bne.n	160a8 <disconnected_cb+0x68>
		ccc->value = 0U;
		if (ccc->cfg_changed) {
   1609a:	69ab      	ldr	r3, [r5, #24]
		ccc->value = 0U;
   1609c:	f8a5 8014 	strh.w	r8, [r5, #20]
		if (ccc->cfg_changed) {
   160a0:	b113      	cbz	r3, 160a8 <disconnected_cb+0x68>
			ccc->cfg_changed(attr, ccc->value);
   160a2:	4641      	mov	r1, r8
   160a4:	4638      	mov	r0, r7
   160a6:	4798      	blx	r3

		LOG_DBG("ccc %p reseted", ccc);
	}

	return BT_GATT_ITER_CONTINUE;
}
   160a8:	2001      	movs	r0, #1
   160aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (!bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   160ae:	f106 0a90 	add.w	sl, r6, #144	; 0x90
   160b2:	4651      	mov	r1, sl
   160b4:	7a30      	ldrb	r0, [r6, #8]
   160b6:	f00f fed5 	bl	25e64 <bt_addr_le_is_bonded>
   160ba:	b978      	cbnz	r0, 160dc <disconnected_cb+0x9c>
				if (ccc == &sc_ccc) {
   160bc:	4b0b      	ldr	r3, [pc, #44]	; (160ec <disconnected_cb+0xac>)
   160be:	429d      	cmp	r5, r3
   160c0:	d102      	bne.n	160c8 <disconnected_cb+0x88>
					sc_clear(conn);
   160c2:	4630      	mov	r0, r6
   160c4:	f010 fff3 	bl	270ae <sc_clear>
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   160c8:	4620      	mov	r0, r4
   160ca:	4909      	ldr	r1, [pc, #36]	; (160f0 <disconnected_cb+0xb0>)
   160cc:	f010 ff4c 	bl	26f68 <bt_addr_le_copy>
	cfg->id = 0U;
   160d0:	2300      	movs	r3, #0
   160d2:	f804 3c01 	strb.w	r3, [r4, #-1]
	cfg->value = 0U;
   160d6:	f8a4 3007 	strh.w	r3, [r4, #7]
}
   160da:	e7d8      	b.n	1608e <disconnected_cb+0x4e>
				bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   160dc:	4651      	mov	r1, sl
   160de:	4620      	mov	r0, r4
   160e0:	f010 ff42 	bl	26f68 <bt_addr_le_copy>
   160e4:	e7d3      	b.n	1608e <disconnected_cb+0x4e>
   160e6:	bf00      	nop
   160e8:	00015e45 	.word	0x00015e45
   160ec:	20008508 	.word	0x20008508
   160f0:	0002d221 	.word	0x0002d221

000160f4 <sc_indicate_rsp>:
{
   160f4:	b510      	push	{r4, lr}
   160f6:	4604      	mov	r4, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   160f8:	4811      	ldr	r0, [pc, #68]	; (16140 <sc_indicate_rsp+0x4c>)
   160fa:	e8d0 3fef 	ldaex	r3, [r0]
   160fe:	f023 0302 	bic.w	r3, r3, #2
   16102:	e8c0 3fe2 	stlex	r2, r3, [r0]
   16106:	2a00      	cmp	r2, #0
   16108:	d1f7      	bne.n	160fa <sc_indicate_rsp+0x6>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1610a:	e8d0 3faf 	lda	r3, [r0]
	if (atomic_test_bit(gatt_sc.flags, SC_RANGE_CHANGED)) {
   1610e:	07da      	lsls	r2, r3, #31
   16110:	d504      	bpl.n	1611c <sc_indicate_rsp+0x28>
	k_work_reschedule(&gatt_sc.work, timeout);
   16112:	2200      	movs	r2, #0
   16114:	2300      	movs	r3, #0
   16116:	3830      	subs	r0, #48	; 0x30
   16118:	f00a fab2 	bl	20680 <k_work_reschedule>
	if (bt_att_fixed_chan_only(conn)) {
   1611c:	4620      	mov	r0, r4
   1611e:	f010 fe76 	bl	26e0e <bt_att_fixed_chan_only>
   16122:	b160      	cbz	r0, 1613e <sc_indicate_rsp+0x4a>
		cfg = find_cf_cfg(conn);
   16124:	4620      	mov	r0, r4
   16126:	f7ff fe05 	bl	15d34 <find_cf_cfg>
		if (cfg && CF_ROBUST_CACHING(cfg)) {
   1612a:	b140      	cbz	r0, 1613e <sc_indicate_rsp+0x4a>
   1612c:	7a03      	ldrb	r3, [r0, #8]
   1612e:	07db      	lsls	r3, r3, #31
   16130:	d505      	bpl.n	1613e <sc_indicate_rsp+0x4a>
}
   16132:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   16136:	2100      	movs	r1, #0
   16138:	300c      	adds	r0, #12
   1613a:	f010 bfd9 	b.w	270f0 <atomic_set_bit>
}
   1613e:	bd10      	pop	{r4, pc}
   16140:	20009978 	.word	0x20009978

00016144 <bt_gatt_init>:
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   16144:	2201      	movs	r2, #1
{
   16146:	b510      	push	{r4, lr}
   16148:	4b24      	ldr	r3, [pc, #144]	; (161dc <bt_gatt_init+0x98>)
   1614a:	e8d3 1fef 	ldaex	r1, [r3]
   1614e:	2900      	cmp	r1, #0
   16150:	d103      	bne.n	1615a <bt_gatt_init+0x16>
   16152:	e8c3 2fe0 	stlex	r0, r2, [r3]
   16156:	2800      	cmp	r0, #0
   16158:	d1f7      	bne.n	1614a <bt_gatt_init+0x6>
	if (!atomic_cas(&init, 0, 1)) {
   1615a:	d13e      	bne.n	161da <bt_gatt_init+0x96>
   1615c:	4b20      	ldr	r3, [pc, #128]	; (161e0 <bt_gatt_init+0x9c>)
   1615e:	e8d3 1fef 	ldaex	r1, [r3]
   16162:	2900      	cmp	r1, #0
   16164:	d103      	bne.n	1616e <bt_gatt_init+0x2a>
   16166:	e8c3 2fe0 	stlex	r0, r2, [r3]
   1616a:	2800      	cmp	r0, #0
   1616c:	d1f7      	bne.n	1615e <bt_gatt_init+0x1a>
	if (!atomic_cas(&service_init, 0, 1)) {
   1616e:	d120      	bne.n	161b2 <bt_gatt_init+0x6e>
   16170:	2000      	movs	r0, #0
   16172:	491c      	ldr	r1, [pc, #112]	; (161e4 <bt_gatt_init+0xa0>)
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   16174:	4a1c      	ldr	r2, [pc, #112]	; (161e8 <bt_gatt_init+0xa4>)
   16176:	880b      	ldrh	r3, [r1, #0]
   16178:	4c1c      	ldr	r4, [pc, #112]	; (161ec <bt_gatt_init+0xa8>)
   1617a:	42a2      	cmp	r2, r4
   1617c:	d916      	bls.n	161ac <bt_gatt_init+0x68>
   1617e:	b100      	cbz	r0, 16182 <bt_gatt_init+0x3e>
   16180:	800b      	strh	r3, [r1, #0]
   16182:	491b      	ldr	r1, [pc, #108]	; (161f0 <bt_gatt_init+0xac>)
   16184:	f44f 63a1 	mov.w	r3, #1288	; 0x508
   16188:	4a1a      	ldr	r2, [pc, #104]	; (161f4 <bt_gatt_init+0xb0>)
   1618a:	481b      	ldr	r0, [pc, #108]	; (161f8 <bt_gatt_init+0xb4>)
   1618c:	f00e fc3d 	bl	24a0a <assert_print>
   16190:	481a      	ldr	r0, [pc, #104]	; (161fc <bt_gatt_init+0xb8>)
   16192:	f00e fc3a 	bl	24a0a <assert_print>
   16196:	f44f 61a1 	mov.w	r1, #1288	; 0x508
   1619a:	4816      	ldr	r0, [pc, #88]	; (161f4 <bt_gatt_init+0xb0>)
   1619c:	f00e fc2e 	bl	249fc <assert_post_action>
		last_static_handle += svc->attr_count;
   161a0:	6850      	ldr	r0, [r2, #4]
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   161a2:	3208      	adds	r2, #8
		last_static_handle += svc->attr_count;
   161a4:	4403      	add	r3, r0
   161a6:	b29b      	uxth	r3, r3
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   161a8:	2001      	movs	r0, #1
   161aa:	e7e6      	b.n	1617a <bt_gatt_init+0x36>
   161ac:	d3f8      	bcc.n	161a0 <bt_gatt_init+0x5c>
   161ae:	b100      	cbz	r0, 161b2 <bt_gatt_init+0x6e>
   161b0:	800b      	strh	r3, [r1, #0]
	list->head = NULL;
   161b2:	2200      	movs	r2, #0
   161b4:	4b12      	ldr	r3, [pc, #72]	; (16200 <bt_gatt_init+0xbc>)
	k_work_init_delayable(&db_hash.work, db_hash_process);
   161b6:	4913      	ldr	r1, [pc, #76]	; (16204 <bt_gatt_init+0xc0>)
   161b8:	4813      	ldr	r0, [pc, #76]	; (16208 <bt_gatt_init+0xc4>)
	list->tail = NULL;
   161ba:	e9c3 2200 	strd	r2, r2, [r3]
   161be:	f00a f943 	bl	20448 <k_work_init_delayable>
		bt_long_wq_schedule(&db_hash.work, DB_HASH_TIMEOUT);
   161c2:	f44f 72a4 	mov.w	r2, #328	; 0x148
   161c6:	2300      	movs	r3, #0
   161c8:	480f      	ldr	r0, [pc, #60]	; (16208 <bt_gatt_init+0xc4>)
   161ca:	f7fa fea3 	bl	10f14 <bt_long_wq_schedule>
}
   161ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_init_delayable(&gatt_sc.work, sc_process);
   161d2:	490e      	ldr	r1, [pc, #56]	; (1620c <bt_gatt_init+0xc8>)
   161d4:	480e      	ldr	r0, [pc, #56]	; (16210 <bt_gatt_init+0xcc>)
   161d6:	f00a b937 	b.w	20448 <k_work_init_delayable>
}
   161da:	bd10      	pop	{r4, pc}
   161dc:	20021104 	.word	0x20021104
   161e0:	20021100 	.word	0x20021100
   161e4:	20021504 	.word	0x20021504
   161e8:	0002a384 	.word	0x0002a384
   161ec:	0002a39c 	.word	0x0002a39c
   161f0:	0002e73c 	.word	0x0002e73c
   161f4:	0002e705 	.word	0x0002e705
   161f8:	0002b3a9 	.word	0x0002b3a9
   161fc:	0002c375 	.word	0x0002c375
   16200:	20021108 	.word	0x20021108
   16204:	000271dd 	.word	0x000271dd
   16208:	200098d0 	.word	0x200098d0
   1620c:	0001688d 	.word	0x0001688d
   16210:	20009948 	.word	0x20009948

00016214 <bt_gatt_attr_get_handle>:
	if (!attr) {
   16214:	4603      	mov	r3, r0
{
   16216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (!attr) {
   1621a:	b398      	cbz	r0, 16284 <bt_gatt_attr_get_handle+0x70>
	if (attr->handle) {
   1621c:	8a00      	ldrh	r0, [r0, #16]
   1621e:	bb88      	cbnz	r0, 16284 <bt_gatt_attr_get_handle+0x70>
	uint16_t handle = 1;
   16220:	2401      	movs	r4, #1
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   16222:	f04f 0c14 	mov.w	ip, #20
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   16226:	4919      	ldr	r1, [pc, #100]	; (1628c <bt_gatt_attr_get_handle+0x78>)
   16228:	f8df e064 	ldr.w	lr, [pc, #100]	; 16290 <bt_gatt_attr_get_handle+0x7c>
   1622c:	4571      	cmp	r1, lr
   1622e:	d928      	bls.n	16282 <bt_gatt_attr_get_handle+0x6e>
   16230:	4918      	ldr	r1, [pc, #96]	; (16294 <bt_gatt_attr_get_handle+0x80>)
   16232:	f240 635d 	movw	r3, #1629	; 0x65d
   16236:	4a18      	ldr	r2, [pc, #96]	; (16298 <bt_gatt_attr_get_handle+0x84>)
   16238:	4818      	ldr	r0, [pc, #96]	; (1629c <bt_gatt_attr_get_handle+0x88>)
   1623a:	f00e fbe6 	bl	24a0a <assert_print>
   1623e:	4818      	ldr	r0, [pc, #96]	; (162a0 <bt_gatt_attr_get_handle+0x8c>)
   16240:	f00e fbe3 	bl	24a0a <assert_print>
   16244:	f240 615d 	movw	r1, #1629	; 0x65d
   16248:	4813      	ldr	r0, [pc, #76]	; (16298 <bt_gatt_attr_get_handle+0x84>)
   1624a:	f00e fbd7 	bl	249fc <assert_post_action>
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   1624e:	e9d1 7600 	ldrd	r7, r6, [r1]
		if ((attr < &static_svc->attrs[0]) ||
   16252:	42bb      	cmp	r3, r7
   16254:	d304      	bcc.n	16260 <bt_gatt_attr_get_handle+0x4c>
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   16256:	fb0c 7206 	mla	r2, ip, r6, r7
   1625a:	3a14      	subs	r2, #20
		if ((attr < &static_svc->attrs[0]) ||
   1625c:	4293      	cmp	r3, r2
   1625e:	d90e      	bls.n	1627e <bt_gatt_attr_get_handle+0x6a>
			handle += static_svc->attr_count;
   16260:	4434      	add	r4, r6
   16262:	b2a2      	uxth	r2, r4
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   16264:	4614      	mov	r4, r2
   16266:	3108      	adds	r1, #8
   16268:	e7e0      	b.n	1622c <bt_gatt_attr_get_handle+0x18>
			if (attr == &static_svc->attrs[i]) {
   1626a:	fb0c 7805 	mla	r8, ip, r5, r7
   1626e:	4543      	cmp	r3, r8
   16270:	d00a      	beq.n	16288 <bt_gatt_attr_get_handle+0x74>
		for (size_t i = 0; i < static_svc->attr_count; i++, handle++) {
   16272:	3501      	adds	r5, #1
   16274:	1962      	adds	r2, r4, r5
   16276:	42b5      	cmp	r5, r6
   16278:	b292      	uxth	r2, r2
   1627a:	d1f6      	bne.n	1626a <bt_gatt_attr_get_handle+0x56>
   1627c:	e7f2      	b.n	16264 <bt_gatt_attr_get_handle+0x50>
   1627e:	2500      	movs	r5, #0
   16280:	e7f8      	b.n	16274 <bt_gatt_attr_get_handle+0x60>
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   16282:	d3e4      	bcc.n	1624e <bt_gatt_attr_get_handle+0x3a>
}
   16284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16288:	4610      	mov	r0, r2
   1628a:	e7fb      	b.n	16284 <bt_gatt_attr_get_handle+0x70>
   1628c:	0002a384 	.word	0x0002a384
   16290:	0002a39c 	.word	0x0002a39c
   16294:	0002e735 	.word	0x0002e735
   16298:	0002e705 	.word	0x0002e705
   1629c:	0002b3a9 	.word	0x0002b3a9
   162a0:	0002c375 	.word	0x0002c375

000162a4 <bt_gatt_foreach_attr_type>:
{
   162a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   162a8:	4699      	mov	r9, r3
		num_matches = UINT16_MAX;
   162aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
   162ae:	f8bd 5030 	ldrh.w	r5, [sp, #48]	; 0x30
   162b2:	4607      	mov	r7, r0
		num_matches = UINT16_MAX;
   162b4:	2d00      	cmp	r5, #0
   162b6:	bf08      	it	eq
   162b8:	461d      	moveq	r5, r3
	if (start_handle <= last_static_handle) {
   162ba:	4b2b      	ldr	r3, [pc, #172]	; (16368 <bt_gatt_foreach_attr_type+0xc4>)
{
   162bc:	4690      	mov	r8, r2
	if (start_handle <= last_static_handle) {
   162be:	881b      	ldrh	r3, [r3, #0]
{
   162c0:	9100      	str	r1, [sp, #0]
	if (start_handle <= last_static_handle) {
   162c2:	4283      	cmp	r3, r0
   162c4:	d232      	bcs.n	1632c <bt_gatt_foreach_attr_type+0x88>
}
   162c6:	b003      	add	sp, #12
   162c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (uuid && bt_uuid_cmp(uuid, attr->uuid)) {
   162cc:	4640      	mov	r0, r8
   162ce:	5889      	ldr	r1, [r1, r2]
   162d0:	9301      	str	r3, [sp, #4]
   162d2:	f00f fc7a 	bl	25bca <bt_uuid_cmp>
   162d6:	9b01      	ldr	r3, [sp, #4]
   162d8:	b190      	cbz	r0, 16300 <bt_gatt_foreach_attr_type+0x5c>
			for (i = 0; i < static_svc->attr_count; i++, handle++) {
   162da:	3401      	adds	r4, #1
   162dc:	f10a 0a01 	add.w	sl, sl, #1
   162e0:	b2a4      	uxth	r4, r4
   162e2:	6873      	ldr	r3, [r6, #4]
   162e4:	4553      	cmp	r3, sl
   162e6:	d92c      	bls.n	16342 <bt_gatt_foreach_attr_type+0x9e>
	if (handle > end_handle) {
   162e8:	9b00      	ldr	r3, [sp, #0]
				if (gatt_foreach_iter(&static_svc->attrs[i],
   162ea:	6831      	ldr	r1, [r6, #0]
	if (handle > end_handle) {
   162ec:	429c      	cmp	r4, r3
   162ee:	d8ea      	bhi.n	162c6 <bt_gatt_foreach_attr_type+0x22>
	if (handle < start_handle) {
   162f0:	42bc      	cmp	r4, r7
   162f2:	d3f2      	bcc.n	162da <bt_gatt_foreach_attr_type+0x36>
				if (gatt_foreach_iter(&static_svc->attrs[i],
   162f4:	fb0b f20a 	mul.w	r2, fp, sl
   162f8:	188b      	adds	r3, r1, r2
	if (uuid && bt_uuid_cmp(uuid, attr->uuid)) {
   162fa:	f1b8 0f00 	cmp.w	r8, #0
   162fe:	d1e5      	bne.n	162cc <bt_gatt_foreach_attr_type+0x28>
	if (attr_data && attr_data != attr->user_data) {
   16300:	f1b9 0f00 	cmp.w	r9, #0
   16304:	d10b      	bne.n	1631e <bt_gatt_foreach_attr_type+0x7a>
	*num_matches -= 1;
   16306:	3d01      	subs	r5, #1
	result = func(attr, handle, user_data);
   16308:	4618      	mov	r0, r3
	*num_matches -= 1;
   1630a:	b2ad      	uxth	r5, r5
	result = func(attr, handle, user_data);
   1630c:	4621      	mov	r1, r4
   1630e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16310:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16312:	4798      	blx	r3
	if (!*num_matches) {
   16314:	2d00      	cmp	r5, #0
   16316:	d0d6      	beq.n	162c6 <bt_gatt_foreach_attr_type+0x22>
				if (gatt_foreach_iter(&static_svc->attrs[i],
   16318:	2800      	cmp	r0, #0
   1631a:	d1de      	bne.n	162da <bt_gatt_foreach_attr_type+0x36>
   1631c:	e7d3      	b.n	162c6 <bt_gatt_foreach_attr_type+0x22>
	if (attr_data && attr_data != attr->user_data) {
   1631e:	68da      	ldr	r2, [r3, #12]
   16320:	4591      	cmp	r9, r2
   16322:	d1da      	bne.n	162da <bt_gatt_foreach_attr_type+0x36>
   16324:	e7ef      	b.n	16306 <bt_gatt_foreach_attr_type+0x62>
			for (i = 0; i < static_svc->attr_count; i++, handle++) {
   16326:	f04f 0a00 	mov.w	sl, #0
   1632a:	e7da      	b.n	162e2 <bt_gatt_foreach_attr_type+0x3e>
		uint16_t handle = 1;
   1632c:	2401      	movs	r4, #1
				if (gatt_foreach_iter(&static_svc->attrs[i],
   1632e:	f04f 0b14 	mov.w	fp, #20
		STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   16332:	4e0e      	ldr	r6, [pc, #56]	; (1636c <bt_gatt_foreach_attr_type+0xc8>)
   16334:	e006      	b.n	16344 <bt_gatt_foreach_attr_type+0xa0>
   16336:	d2c6      	bcs.n	162c6 <bt_gatt_foreach_attr_type+0x22>
			if (handle + static_svc->attr_count < start_handle) {
   16338:	6873      	ldr	r3, [r6, #4]
   1633a:	4423      	add	r3, r4
   1633c:	42bb      	cmp	r3, r7
   1633e:	d2f2      	bcs.n	16326 <bt_gatt_foreach_attr_type+0x82>
				handle += static_svc->attr_count;
   16340:	b29c      	uxth	r4, r3
		STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   16342:	3608      	adds	r6, #8
   16344:	4b0a      	ldr	r3, [pc, #40]	; (16370 <bt_gatt_foreach_attr_type+0xcc>)
   16346:	429e      	cmp	r6, r3
   16348:	d9f5      	bls.n	16336 <bt_gatt_foreach_attr_type+0x92>
   1634a:	490a      	ldr	r1, [pc, #40]	; (16374 <bt_gatt_foreach_attr_type+0xd0>)
   1634c:	f240 7321 	movw	r3, #1825	; 0x721
   16350:	4a09      	ldr	r2, [pc, #36]	; (16378 <bt_gatt_foreach_attr_type+0xd4>)
   16352:	480a      	ldr	r0, [pc, #40]	; (1637c <bt_gatt_foreach_attr_type+0xd8>)
   16354:	f00e fb59 	bl	24a0a <assert_print>
   16358:	4809      	ldr	r0, [pc, #36]	; (16380 <bt_gatt_foreach_attr_type+0xdc>)
   1635a:	f00e fb56 	bl	24a0a <assert_print>
   1635e:	f240 7121 	movw	r1, #1825	; 0x721
   16362:	4805      	ldr	r0, [pc, #20]	; (16378 <bt_gatt_foreach_attr_type+0xd4>)
   16364:	f00e fb4a 	bl	249fc <assert_post_action>
   16368:	20021504 	.word	0x20021504
   1636c:	0002a384 	.word	0x0002a384
   16370:	0002a39c 	.word	0x0002a39c
   16374:	0002e735 	.word	0x0002e735
   16378:	0002e705 	.word	0x0002e705
   1637c:	0002b3a9 	.word	0x0002b3a9
   16380:	0002c375 	.word	0x0002c375

00016384 <db_hash_gen.constprop.0>:
	uint8_t key[16] = {};
   16384:	2300      	movs	r3, #0
static void db_hash_gen(bool store)
   16386:	b510      	push	{r4, lr}
   16388:	b0cc      	sub	sp, #304	; 0x130
	if (tc_cmac_setup(&state.state, key, &sched) == TC_CRYPTO_FAIL) {
   1638a:	aa20      	add	r2, sp, #128	; 0x80
   1638c:	a904      	add	r1, sp, #16
   1638e:	a808      	add	r0, sp, #32
	uint8_t key[16] = {};
   16390:	e9cd 3304 	strd	r3, r3, [sp, #16]
   16394:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (tc_cmac_setup(&state.state, key, &sched) == TC_CRYPTO_FAIL) {
   16398:	f00f f87a 	bl	25490 <tc_cmac_setup>
   1639c:	4603      	mov	r3, r0
   1639e:	b948      	cbnz	r0, 163b4 <db_hash_gen.constprop.0+0x30>
		LOG_ERR("Unable to setup AES CMAC");
   163a0:	4a17      	ldr	r2, [pc, #92]	; (16400 <db_hash_gen.constprop.0+0x7c>)
		LOG_ERR("Unable to calculate hash");
   163a2:	e9cd 3201 	strd	r3, r2, [sp, #4]
   163a6:	4917      	ldr	r1, [pc, #92]	; (16404 <db_hash_gen.constprop.0+0x80>)
   163a8:	2201      	movs	r2, #1
   163aa:	9300      	str	r3, [sp, #0]
   163ac:	f010 fe70 	bl	27090 <z_log_msg_runtime_create.constprop.0>
}
   163b0:	b04c      	add	sp, #304	; 0x130
   163b2:	bd10      	pop	{r4, pc}
	bt_gatt_foreach_attr(0x0001, 0xffff, gen_hash_m, &state);
   163b4:	ab08      	add	r3, sp, #32
   163b6:	f64f 71ff 	movw	r1, #65535	; 0xffff
   163ba:	2001      	movs	r0, #1
   163bc:	4a12      	ldr	r2, [pc, #72]	; (16408 <db_hash_gen.constprop.0+0x84>)
   163be:	f010 ff02 	bl	271c6 <bt_gatt_foreach_attr>
	if (tc_cmac_final(db_hash.hash, &state.state) == TC_CRYPTO_FAIL) {
   163c2:	4812      	ldr	r0, [pc, #72]	; (1640c <db_hash_gen.constprop.0+0x88>)
   163c4:	a908      	add	r1, sp, #32
   163c6:	f00f f8f8 	bl	255ba <tc_cmac_final>
   163ca:	4603      	mov	r3, r0
   163cc:	b908      	cbnz	r0, 163d2 <db_hash_gen.constprop.0+0x4e>
		LOG_ERR("Unable to calculate hash");
   163ce:	4a10      	ldr	r2, [pc, #64]	; (16410 <db_hash_gen.constprop.0+0x8c>)
   163d0:	e7e7      	b.n	163a2 <db_hash_gen.constprop.0+0x1e>
	if (tc_cmac_final(db_hash.hash, &state.state) == TC_CRYPTO_FAIL) {
   163d2:	2208      	movs	r2, #8
   163d4:	4b0d      	ldr	r3, [pc, #52]	; (1640c <db_hash_gen.constprop.0+0x88>)
   163d6:	f103 0110 	add.w	r1, r3, #16
static inline void sys_mem_swap(void *buf, size_t length)
{
	size_t i;

	for (i = 0; i < (length/2); i++) {
		uint8_t tmp = ((uint8_t *)buf)[i];
   163da:	7818      	ldrb	r0, [r3, #0]

		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   163dc:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
	for (i = 0; i < (length/2); i++) {
   163e0:	3a01      	subs	r2, #1
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   163e2:	f803 4b01 	strb.w	r4, [r3], #1
		((uint8_t *)buf)[length - 1 - i] = tmp;
   163e6:	7008      	strb	r0, [r1, #0]
	for (i = 0; i < (length/2); i++) {
   163e8:	d1f7      	bne.n	163da <db_hash_gen.constprop.0+0x56>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   163ea:	4b0a      	ldr	r3, [pc, #40]	; (16414 <db_hash_gen.constprop.0+0x90>)
   163ec:	e8d3 1fef 	ldaex	r1, [r3]
   163f0:	f041 0104 	orr.w	r1, r1, #4
   163f4:	e8c3 1fe2 	stlex	r2, r1, [r3]
   163f8:	2a00      	cmp	r2, #0
   163fa:	d0d9      	beq.n	163b0 <db_hash_gen.constprop.0+0x2c>
   163fc:	e7f6      	b.n	163ec <db_hash_gen.constprop.0+0x68>
   163fe:	bf00      	nop
   16400:	0002e764 	.word	0x0002e764
   16404:	0002a3f4 	.word	0x0002a3f4
   16408:	00026eb3 	.word	0x00026eb3
   1640c:	200098c0 	.word	0x200098c0
   16410:	0002e77d 	.word	0x0002e77d
   16414:	20009978 	.word	0x20009978

00016418 <db_hash_read>:
{
   16418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   1641c:	4914      	ldr	r1, [pc, #80]	; (16470 <db_hash_read+0x58>)
{
   1641e:	4606      	mov	r6, r0
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   16420:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
{
   16424:	4614      	mov	r4, r2
   16426:	461d      	mov	r5, r3
   16428:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   1642c:	f00a f988 	bl	20740 <k_work_cancel_delayable_sync>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   16430:	4b10      	ldr	r3, [pc, #64]	; (16474 <db_hash_read+0x5c>)
   16432:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(gatt_sc.flags, DB_HASH_VALID)) {
   16436:	0759      	lsls	r1, r3, #29
   16438:	d401      	bmi.n	1643e <db_hash_read+0x26>
		db_hash_gen(true);
   1643a:	f7ff ffa3 	bl	16384 <db_hash_gen.constprop.0>
	cfg = find_cf_cfg(conn);
   1643e:	4630      	mov	r0, r6
   16440:	f7ff fc78 	bl	15d34 <find_cf_cfg>
	if (cfg &&
   16444:	b150      	cbz	r0, 1645c <db_hash_read+0x44>
   16446:	7a03      	ldrb	r3, [r0, #8]
   16448:	07da      	lsls	r2, r3, #31
   1644a:	d507      	bpl.n	1645c <db_hash_read+0x44>
	    !atomic_test_bit(cfg->flags, CF_CHANGE_AWARE)) {
   1644c:	300c      	adds	r0, #12
   1644e:	e8d0 3faf 	lda	r3, [r0]
	    CF_ROBUST_CACHING(cfg) &&
   16452:	07db      	lsls	r3, r3, #31
   16454:	d402      	bmi.n	1645c <db_hash_read+0x44>
		atomic_set_bit(cfg->flags, CF_DB_HASH_READ);
   16456:	2101      	movs	r1, #1
   16458:	f010 fe4a 	bl	270f0 <atomic_set_bit>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, db_hash.hash,
   1645c:	2310      	movs	r3, #16
   1645e:	463a      	mov	r2, r7
   16460:	9306      	str	r3, [sp, #24]
   16462:	4629      	mov	r1, r5
   16464:	4620      	mov	r0, r4
}
   16466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset, db_hash.hash,
   1646a:	4b03      	ldr	r3, [pc, #12]	; (16478 <db_hash_read+0x60>)
   1646c:	f010 bd88 	b.w	26f80 <bt_gatt_attr_read.constprop.0>
   16470:	20009900 	.word	0x20009900
   16474:	20009978 	.word	0x20009978
   16478:	200098c0 	.word	0x200098c0

0001647c <bt_gatt_attr_next>:
	struct bt_gatt_attr *next = NULL;
   1647c:	2300      	movs	r3, #0
{
   1647e:	b507      	push	{r0, r1, r2, lr}
	struct bt_gatt_attr *next = NULL;
   16480:	9301      	str	r3, [sp, #4]
	uint16_t handle = bt_gatt_attr_get_handle(attr);
   16482:	f7ff fec7 	bl	16214 <bt_gatt_attr_get_handle>
	bt_gatt_foreach_attr(handle + 1, handle + 1, find_next, &next);
   16486:	1c41      	adds	r1, r0, #1
   16488:	b289      	uxth	r1, r1
   1648a:	4608      	mov	r0, r1
   1648c:	4a03      	ldr	r2, [pc, #12]	; (1649c <bt_gatt_attr_next+0x20>)
   1648e:	ab01      	add	r3, sp, #4
   16490:	f010 fe99 	bl	271c6 <bt_gatt_foreach_attr>
}
   16494:	9801      	ldr	r0, [sp, #4]
   16496:	b003      	add	sp, #12
   16498:	f85d fb04 	ldr.w	pc, [sp], #4
   1649c:	00026e63 	.word	0x00026e63

000164a0 <bt_gatt_is_subscribed>:

bool bt_gatt_is_subscribed(struct bt_conn *conn,
			   const struct bt_gatt_attr *attr, uint16_t ccc_type)
{
   164a0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   164a4:	460c      	mov	r4, r1
   164a6:	4616      	mov	r6, r2
	const struct _bt_gatt_ccc *ccc;

	__ASSERT(conn, "invalid parameter\n");
   164a8:	4605      	mov	r5, r0
   164aa:	b970      	cbnz	r0, 164ca <bt_gatt_is_subscribed+0x2a>
   164ac:	4960      	ldr	r1, [pc, #384]	; (16630 <bt_gatt_is_subscribed+0x190>)
   164ae:	f640 434d 	movw	r3, #3149	; 0xc4d
   164b2:	4a60      	ldr	r2, [pc, #384]	; (16634 <bt_gatt_is_subscribed+0x194>)
   164b4:	4860      	ldr	r0, [pc, #384]	; (16638 <bt_gatt_is_subscribed+0x198>)
   164b6:	f00e faa8 	bl	24a0a <assert_print>
   164ba:	4860      	ldr	r0, [pc, #384]	; (1663c <bt_gatt_is_subscribed+0x19c>)
   164bc:	f00e faa5 	bl	24a0a <assert_print>
   164c0:	f640 414d 	movw	r1, #3149	; 0xc4d
	__ASSERT(attr, "invalid parameter\n");
   164c4:	485b      	ldr	r0, [pc, #364]	; (16634 <bt_gatt_is_subscribed+0x194>)
   164c6:	f00e fa99 	bl	249fc <assert_post_action>
   164ca:	b961      	cbnz	r1, 164e6 <bt_gatt_is_subscribed+0x46>
   164cc:	495c      	ldr	r1, [pc, #368]	; (16640 <bt_gatt_is_subscribed+0x1a0>)
   164ce:	f640 434e 	movw	r3, #3150	; 0xc4e
   164d2:	4a58      	ldr	r2, [pc, #352]	; (16634 <bt_gatt_is_subscribed+0x194>)
   164d4:	4858      	ldr	r0, [pc, #352]	; (16638 <bt_gatt_is_subscribed+0x198>)
   164d6:	f00e fa98 	bl	24a0a <assert_print>
   164da:	4858      	ldr	r0, [pc, #352]	; (1663c <bt_gatt_is_subscribed+0x19c>)
   164dc:	f00e fa95 	bl	24a0a <assert_print>
   164e0:	f640 414e 	movw	r1, #3150	; 0xc4e
   164e4:	e7ee      	b.n	164c4 <bt_gatt_is_subscribed+0x24>

	if (conn->state != BT_CONN_CONNECTED) {
   164e6:	7b43      	ldrb	r3, [r0, #13]
   164e8:	2b07      	cmp	r3, #7
   164ea:	d110      	bne.n	1650e <bt_gatt_is_subscribed+0x6e>
		return false;
	}

	/* Check if attribute is a characteristic declaration */
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC)) {
   164ec:	2300      	movs	r3, #0
   164ee:	f88d 300c 	strb.w	r3, [sp, #12]
   164f2:	f642 0303 	movw	r3, #10243	; 0x2803
   164f6:	6820      	ldr	r0, [r4, #0]
   164f8:	a903      	add	r1, sp, #12
   164fa:	f8ad 300e 	strh.w	r3, [sp, #14]
   164fe:	f00f fb64 	bl	25bca <bt_uuid_cmp>
   16502:	b9d0      	cbnz	r0, 1653a <bt_gatt_is_subscribed+0x9a>
		struct bt_gatt_chrc *chrc = attr->user_data;

		if (!(chrc->properties &
   16504:	68e3      	ldr	r3, [r4, #12]
   16506:	799b      	ldrb	r3, [r3, #6]
   16508:	f013 0f30 	tst.w	r3, #48	; 0x30
   1650c:	d103      	bne.n	16516 <bt_gatt_is_subscribed+0x76>
		return false;
   1650e:	2000      	movs	r0, #0
			return true;
		}
	}

	return false;
}
   16510:	b004      	add	sp, #16
   16512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		attr = bt_gatt_attr_next(attr);
   16516:	4620      	mov	r0, r4
   16518:	f7ff ffb0 	bl	1647c <bt_gatt_attr_next>
		__ASSERT(attr, "No more attributes\n");
   1651c:	4604      	mov	r4, r0
   1651e:	b960      	cbnz	r0, 1653a <bt_gatt_is_subscribed+0x9a>
   16520:	4947      	ldr	r1, [pc, #284]	; (16640 <bt_gatt_is_subscribed+0x1a0>)
   16522:	f640 435f 	movw	r3, #3167	; 0xc5f
   16526:	4a43      	ldr	r2, [pc, #268]	; (16634 <bt_gatt_is_subscribed+0x194>)
   16528:	4843      	ldr	r0, [pc, #268]	; (16638 <bt_gatt_is_subscribed+0x198>)
   1652a:	f00e fa6e 	bl	24a0a <assert_print>
   1652e:	4845      	ldr	r0, [pc, #276]	; (16644 <bt_gatt_is_subscribed+0x1a4>)
   16530:	f00e fa6b 	bl	24a0a <assert_print>
   16534:	f640 415f 	movw	r1, #3167	; 0xc5f
   16538:	e7c4      	b.n	164c4 <bt_gatt_is_subscribed+0x24>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) != 0) {
   1653a:	2300      	movs	r3, #0
   1653c:	6820      	ldr	r0, [r4, #0]
   1653e:	f88d 300c 	strb.w	r3, [sp, #12]
   16542:	f642 1302 	movw	r3, #10498	; 0x2902
   16546:	a903      	add	r1, sp, #12
   16548:	f8ad 300e 	strh.w	r3, [sp, #14]
   1654c:	f00f fb3d 	bl	25bca <bt_uuid_cmp>
   16550:	b188      	cbz	r0, 16576 <bt_gatt_is_subscribed+0xd6>
		attr = bt_gatt_attr_next(attr);
   16552:	4620      	mov	r0, r4
   16554:	f7ff ff92 	bl	1647c <bt_gatt_attr_next>
		__ASSERT(attr, "No more attributes\n");
   16558:	4604      	mov	r4, r0
   1655a:	b960      	cbnz	r0, 16576 <bt_gatt_is_subscribed+0xd6>
   1655c:	4938      	ldr	r1, [pc, #224]	; (16640 <bt_gatt_is_subscribed+0x1a0>)
   1655e:	f640 4365 	movw	r3, #3173	; 0xc65
   16562:	4a34      	ldr	r2, [pc, #208]	; (16634 <bt_gatt_is_subscribed+0x194>)
   16564:	4834      	ldr	r0, [pc, #208]	; (16638 <bt_gatt_is_subscribed+0x198>)
   16566:	f00e fa50 	bl	24a0a <assert_print>
   1656a:	4836      	ldr	r0, [pc, #216]	; (16644 <bt_gatt_is_subscribed+0x1a4>)
   1656c:	f00e fa4d 	bl	24a0a <assert_print>
   16570:	f640 4165 	movw	r1, #3173	; 0xc65
   16574:	e7a6      	b.n	164c4 <bt_gatt_is_subscribed+0x24>
	while (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) &&
   16576:	2700      	movs	r7, #0
   16578:	f642 1802 	movw	r8, #10498	; 0x2902
   1657c:	6820      	ldr	r0, [r4, #0]
   1657e:	4669      	mov	r1, sp
   16580:	f88d 7000 	strb.w	r7, [sp]
   16584:	f8ad 8002 	strh.w	r8, [sp, #2]
   16588:	f00f fb1f 	bl	25bca <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   1658c:	bb20      	cbnz	r0, 165d8 <bt_gatt_is_subscribed+0x138>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) != 0) {
   1658e:	2300      	movs	r3, #0
   16590:	6820      	ldr	r0, [r4, #0]
   16592:	f88d 300c 	strb.w	r3, [sp, #12]
   16596:	f642 1302 	movw	r3, #10498	; 0x2902
   1659a:	a903      	add	r1, sp, #12
   1659c:	f8ad 300e 	strh.w	r3, [sp, #14]
   165a0:	f00f fb13 	bl	25bca <bt_uuid_cmp>
   165a4:	2800      	cmp	r0, #0
   165a6:	d1b2      	bne.n	1650e <bt_gatt_is_subscribed+0x6e>
	ccc = attr->user_data;
   165a8:	68e4      	ldr	r4, [r4, #12]
		if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer) &&
   165aa:	4628      	mov	r0, r5
   165ac:	4622      	mov	r2, r4
   165ae:	f812 1b01 	ldrb.w	r1, [r2], #1
   165b2:	f00f ff32 	bl	2641a <bt_conn_is_peer_addr_le>
   165b6:	b110      	cbz	r0, 165be <bt_gatt_is_subscribed+0x11e>
   165b8:	8923      	ldrh	r3, [r4, #8]
   165ba:	421e      	tst	r6, r3
   165bc:	d10a      	bne.n	165d4 <bt_gatt_is_subscribed+0x134>
   165be:	4628      	mov	r0, r5
   165c0:	7aa1      	ldrb	r1, [r4, #10]
   165c2:	f104 020b 	add.w	r2, r4, #11
   165c6:	f00f ff28 	bl	2641a <bt_conn_is_peer_addr_le>
   165ca:	2800      	cmp	r0, #0
   165cc:	d09f      	beq.n	1650e <bt_gatt_is_subscribed+0x6e>
   165ce:	8a63      	ldrh	r3, [r4, #18]
   165d0:	421e      	tst	r6, r3
   165d2:	d09c      	beq.n	1650e <bt_gatt_is_subscribed+0x6e>
			return true;
   165d4:	2001      	movs	r0, #1
   165d6:	e79b      	b.n	16510 <bt_gatt_is_subscribed+0x70>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) &&
   165d8:	f642 0303 	movw	r3, #10243	; 0x2803
   165dc:	6820      	ldr	r0, [r4, #0]
   165de:	a901      	add	r1, sp, #4
   165e0:	f88d 7004 	strb.w	r7, [sp, #4]
   165e4:	f8ad 3006 	strh.w	r3, [sp, #6]
   165e8:	f00f faef 	bl	25bca <bt_uuid_cmp>
	while (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) &&
   165ec:	2800      	cmp	r0, #0
   165ee:	d0ce      	beq.n	1658e <bt_gatt_is_subscribed+0xee>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   165f0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   165f4:	6820      	ldr	r0, [r4, #0]
   165f6:	a902      	add	r1, sp, #8
   165f8:	f88d 7008 	strb.w	r7, [sp, #8]
   165fc:	f8ad 300a 	strh.w	r3, [sp, #10]
   16600:	f00f fae3 	bl	25bca <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) &&
   16604:	2800      	cmp	r0, #0
   16606:	d0c2      	beq.n	1658e <bt_gatt_is_subscribed+0xee>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   16608:	f642 0301 	movw	r3, #10241	; 0x2801
   1660c:	6820      	ldr	r0, [r4, #0]
   1660e:	a903      	add	r1, sp, #12
   16610:	f88d 700c 	strb.w	r7, [sp, #12]
   16614:	f8ad 300e 	strh.w	r3, [sp, #14]
   16618:	f00f fad7 	bl	25bca <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   1661c:	2800      	cmp	r0, #0
   1661e:	d0b6      	beq.n	1658e <bt_gatt_is_subscribed+0xee>
		attr = bt_gatt_attr_next(attr);
   16620:	4620      	mov	r0, r4
   16622:	f7ff ff2b 	bl	1647c <bt_gatt_attr_next>
		if (!attr) {
   16626:	4604      	mov	r4, r0
   16628:	2800      	cmp	r0, #0
   1662a:	d1a7      	bne.n	1657c <bt_gatt_is_subscribed+0xdc>
   1662c:	e76f      	b.n	1650e <bt_gatt_is_subscribed+0x6e>
   1662e:	bf00      	nop
   16630:	0002d6fd 	.word	0x0002d6fd
   16634:	0002e705 	.word	0x0002e705
   16638:	0002b3a9 	.word	0x0002b3a9
   1663c:	0002e796 	.word	0x0002e796
   16640:	0002e7ab 	.word	0x0002e7ab
   16644:	0002e7b0 	.word	0x0002e7b0

00016648 <gatt_indicate>:
{
   16648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1664c:	4615      	mov	r5, r2
   1664e:	4689      	mov	r9, r1
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16650:	2294      	movs	r2, #148	; 0x94
   16652:	6869      	ldr	r1, [r5, #4]
{
   16654:	4607      	mov	r7, r0
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16656:	f010 fdc3 	bl	271e0 <bt_gatt_check_perm>
   1665a:	4680      	mov	r8, r0
   1665c:	b178      	cbz	r0, 1667e <gatt_indicate+0x36>
		LOG_WRN("Link is not encrypted");
   1665e:	4b35      	ldr	r3, [pc, #212]	; (16734 <gatt_indicate+0xec>)
   16660:	2202      	movs	r2, #2
   16662:	9302      	str	r3, [sp, #8]
   16664:	2300      	movs	r3, #0
   16666:	4934      	ldr	r1, [pc, #208]	; (16738 <gatt_indicate+0xf0>)
   16668:	4618      	mov	r0, r3
   1666a:	e9cd 3300 	strd	r3, r3, [sp]
   1666e:	f010 fd0f 	bl	27090 <z_log_msg_runtime_create.constprop.0>
		return -EPERM;
   16672:	f04f 35ff 	mov.w	r5, #4294967295
}
   16676:	4628      	mov	r0, r5
   16678:	b004      	add	sp, #16
   1667a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (!bt_gatt_is_subscribed(conn, params->attr, BT_GATT_CCC_INDICATE)) {
   1667e:	2202      	movs	r2, #2
   16680:	4638      	mov	r0, r7
   16682:	6869      	ldr	r1, [r5, #4]
   16684:	f7ff ff0c 	bl	164a0 <bt_gatt_is_subscribed>
   16688:	4603      	mov	r3, r0
   1668a:	b950      	cbnz	r0, 166a2 <gatt_indicate+0x5a>
			LOG_WRN("Device is not subscribed to characteristic");
   1668c:	4a2b      	ldr	r2, [pc, #172]	; (1673c <gatt_indicate+0xf4>)
   1668e:	492a      	ldr	r1, [pc, #168]	; (16738 <gatt_indicate+0xf0>)
   16690:	e9cd 0201 	strd	r0, r2, [sp, #4]
   16694:	9000      	str	r0, [sp, #0]
   16696:	2202      	movs	r2, #2
   16698:	f010 fcfa 	bl	27090 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   1669c:	f06f 0515 	mvn.w	r5, #21
   166a0:	e7e9      	b.n	16676 <gatt_indicate+0x2e>
	req = bt_att_req_alloc(BT_ATT_TIMEOUT);
   166a2:	f44f 2070 	mov.w	r0, #983040	; 0xf0000
   166a6:	2100      	movs	r1, #0
	len = sizeof(*ind) + params->len;
   166a8:	8aae      	ldrh	r6, [r5, #20]
	req = bt_att_req_alloc(BT_ATT_TIMEOUT);
   166aa:	f7ff f9b1 	bl	15a10 <bt_att_req_alloc>
	len = sizeof(*ind) + params->len;
   166ae:	3602      	adds	r6, #2
	if (!req) {
   166b0:	4604      	mov	r4, r0
   166b2:	b1c8      	cbz	r0, 166e8 <gatt_indicate+0xa0>
	req->att_op = op;
   166b4:	211d      	movs	r1, #29
	req->func = func;
   166b6:	4b22      	ldr	r3, [pc, #136]	; (16740 <gatt_indicate+0xf8>)
	req->len = len;
   166b8:	6146      	str	r6, [r0, #20]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_INDICATE, len);
   166ba:	4632      	mov	r2, r6
	req->att_op = op;
   166bc:	7441      	strb	r1, [r0, #17]
	req->encode = encode;
   166be:	f8c0 800c 	str.w	r8, [r0, #12]
	req->func = func;
   166c2:	6043      	str	r3, [r0, #4]
	req->user_data = params;
   166c4:	6185      	str	r5, [r0, #24]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_INDICATE, len);
   166c6:	4638      	mov	r0, r7
   166c8:	f7fe fed6 	bl	15478 <bt_att_create_pdu>
	if (!buf) {
   166cc:	4606      	mov	r6, r0
   166ce:	b970      	cbnz	r0, 166ee <gatt_indicate+0xa6>
		LOG_WRN("No buffer available to send indication");
   166d0:	4b1c      	ldr	r3, [pc, #112]	; (16744 <gatt_indicate+0xfc>)
   166d2:	9000      	str	r0, [sp, #0]
   166d4:	e9cd 0301 	strd	r0, r3, [sp, #4]
   166d8:	2202      	movs	r2, #2
   166da:	4603      	mov	r3, r0
   166dc:	4916      	ldr	r1, [pc, #88]	; (16738 <gatt_indicate+0xf0>)
   166de:	f010 fcd7 	bl	27090 <z_log_msg_runtime_create.constprop.0>
		bt_att_req_free(req);
   166e2:	4620      	mov	r0, r4
   166e4:	f7ff f9b8 	bl	15a58 <bt_att_req_free>
		return -ENOMEM;
   166e8:	f06f 050b 	mvn.w	r5, #11
   166ec:	e7c3      	b.n	16676 <gatt_indicate+0x2e>
	bt_att_set_tx_meta_data(buf, NULL, NULL, BT_ATT_CHAN_OPT(params));
   166ee:	2301      	movs	r3, #1
   166f0:	4642      	mov	r2, r8
   166f2:	4641      	mov	r1, r8
	return net_buf_simple_add(&buf->b, len);
   166f4:	f106 0a0c 	add.w	sl, r6, #12
   166f8:	f010 fbac 	bl	26e54 <bt_att_set_tx_meta_data>
   166fc:	2102      	movs	r1, #2
   166fe:	4650      	mov	r0, sl
   16700:	f002 fde2 	bl	192c8 <net_buf_simple_add>
	ind->handle = sys_cpu_to_le16(handle);
   16704:	4680      	mov	r8, r0
   16706:	f828 9b02 	strh.w	r9, [r8], #2
   1670a:	8aa9      	ldrh	r1, [r5, #20]
   1670c:	4650      	mov	r0, sl
   1670e:	f002 fddb 	bl	192c8 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   16712:	8aaa      	ldrh	r2, [r5, #20]
   16714:	6929      	ldr	r1, [r5, #16]
   16716:	4640      	mov	r0, r8
   16718:	f012 fedd 	bl	294d6 <memcpy>
	err = bt_att_req_send(conn, req);
   1671c:	4621      	mov	r1, r4
   1671e:	4638      	mov	r0, r7
	req->buf = buf;
   16720:	60a6      	str	r6, [r4, #8]
	err = bt_att_req_send(conn, req);
   16722:	f7ff fad1 	bl	15cc8 <bt_att_req_send>
	if (err) {
   16726:	4605      	mov	r5, r0
   16728:	2800      	cmp	r0, #0
   1672a:	d0a4      	beq.n	16676 <gatt_indicate+0x2e>
		bt_att_req_free(req);
   1672c:	4620      	mov	r0, r4
   1672e:	f7ff f993 	bl	15a58 <bt_att_req_free>
   16732:	e7a0      	b.n	16676 <gatt_indicate+0x2e>
   16734:	0002e7c6 	.word	0x0002e7c6
   16738:	0002a3f4 	.word	0x0002a3f4
   1673c:	0002e7dc 	.word	0x0002e7dc
   16740:	00026e85 	.word	0x00026e85
   16744:	0002e807 	.word	0x0002e807

00016748 <bt_gatt_indicate>:
{
   16748:	b530      	push	{r4, r5, lr}
   1674a:	4605      	mov	r5, r0
	__ASSERT(params, "invalid parameters\n");
   1674c:	460c      	mov	r4, r1
{
   1674e:	b08b      	sub	sp, #44	; 0x2c
	__ASSERT(params, "invalid parameters\n");
   16750:	b971      	cbnz	r1, 16770 <bt_gatt_indicate+0x28>
   16752:	4946      	ldr	r1, [pc, #280]	; (1686c <bt_gatt_indicate+0x124>)
   16754:	f640 330d 	movw	r3, #2829	; 0xb0d
   16758:	4a45      	ldr	r2, [pc, #276]	; (16870 <bt_gatt_indicate+0x128>)
   1675a:	4846      	ldr	r0, [pc, #280]	; (16874 <bt_gatt_indicate+0x12c>)
   1675c:	f00e f955 	bl	24a0a <assert_print>
   16760:	4845      	ldr	r0, [pc, #276]	; (16878 <bt_gatt_indicate+0x130>)
   16762:	f00e f952 	bl	24a0a <assert_print>
   16766:	f640 310d 	movw	r1, #2829	; 0xb0d
	__ASSERT(params->attr || params->uuid, "invalid parameters\n");
   1676a:	4841      	ldr	r0, [pc, #260]	; (16870 <bt_gatt_indicate+0x128>)
   1676c:	f00e f946 	bl	249fc <assert_post_action>
   16770:	684b      	ldr	r3, [r1, #4]
   16772:	b973      	cbnz	r3, 16792 <bt_gatt_indicate+0x4a>
   16774:	680b      	ldr	r3, [r1, #0]
   16776:	b963      	cbnz	r3, 16792 <bt_gatt_indicate+0x4a>
   16778:	4940      	ldr	r1, [pc, #256]	; (1687c <bt_gatt_indicate+0x134>)
   1677a:	f640 330e 	movw	r3, #2830	; 0xb0e
   1677e:	4a3c      	ldr	r2, [pc, #240]	; (16870 <bt_gatt_indicate+0x128>)
   16780:	483c      	ldr	r0, [pc, #240]	; (16874 <bt_gatt_indicate+0x12c>)
   16782:	f00e f942 	bl	24a0a <assert_print>
   16786:	483c      	ldr	r0, [pc, #240]	; (16878 <bt_gatt_indicate+0x130>)
   16788:	f00e f93f 	bl	24a0a <assert_print>
   1678c:	f640 310e 	movw	r1, #2830	; 0xb0e
   16790:	e7eb      	b.n	1676a <bt_gatt_indicate+0x22>
   16792:	4b3b      	ldr	r3, [pc, #236]	; (16880 <bt_gatt_indicate+0x138>)
   16794:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   16798:	075a      	lsls	r2, r3, #29
   1679a:	d561      	bpl.n	16860 <bt_gatt_indicate+0x118>
	if (conn && conn->state != BT_CONN_CONNECTED) {
   1679c:	b115      	cbz	r5, 167a4 <bt_gatt_indicate+0x5c>
   1679e:	7b6b      	ldrb	r3, [r5, #13]
   167a0:	2b07      	cmp	r3, #7
   167a2:	d160      	bne.n	16866 <bt_gatt_indicate+0x11e>
	data.attr = params->attr;
   167a4:	6860      	ldr	r0, [r4, #4]
   167a6:	9005      	str	r0, [sp, #20]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   167a8:	f7ff fd34 	bl	16214 <bt_gatt_attr_get_handle>
	if (params->uuid) {
   167ac:	6822      	ldr	r2, [r4, #0]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   167ae:	f8ad 0018 	strh.w	r0, [sp, #24]
	if (params->uuid) {
   167b2:	b33a      	cbz	r2, 16804 <bt_gatt_indicate+0xbc>
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   167b4:	a905      	add	r1, sp, #20
   167b6:	9102      	str	r1, [sp, #8]
   167b8:	4932      	ldr	r1, [pc, #200]	; (16884 <bt_gatt_indicate+0x13c>)
	found->attr = NULL;
   167ba:	2300      	movs	r3, #0
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   167bc:	9101      	str	r1, [sp, #4]
   167be:	2101      	movs	r1, #1
   167c0:	9100      	str	r1, [sp, #0]
   167c2:	f64f 71ff 	movw	r1, #65535	; 0xffff
	found->attr = NULL;
   167c6:	9305      	str	r3, [sp, #20]
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   167c8:	f7ff fd6c 	bl	162a4 <bt_gatt_foreach_attr_type>
	return found->attr ? true : false;
   167cc:	9b05      	ldr	r3, [sp, #20]
		if (!gatt_find_by_uuid(&data, params->uuid)) {
   167ce:	b91b      	cbnz	r3, 167d8 <bt_gatt_indicate+0x90>
			return -ENOENT;
   167d0:	f06f 0001 	mvn.w	r0, #1
}
   167d4:	b00b      	add	sp, #44	; 0x2c
   167d6:	bd30      	pop	{r4, r5, pc}
		params->attr = data.attr;
   167d8:	6063      	str	r3, [r4, #4]
	if (!bt_uuid_cmp(data.attr->uuid, BT_UUID_GATT_CHRC)) {
   167da:	9b05      	ldr	r3, [sp, #20]
   167dc:	a904      	add	r1, sp, #16
   167de:	6818      	ldr	r0, [r3, #0]
   167e0:	2300      	movs	r3, #0
   167e2:	f88d 3010 	strb.w	r3, [sp, #16]
   167e6:	f642 0303 	movw	r3, #10243	; 0x2803
   167ea:	f8ad 3012 	strh.w	r3, [sp, #18]
   167ee:	f00f f9ec 	bl	25bca <bt_uuid_cmp>
   167f2:	b970      	cbnz	r0, 16812 <bt_gatt_indicate+0xca>
		struct bt_gatt_chrc *chrc = data.attr->user_data;
   167f4:	9805      	ldr	r0, [sp, #20]
		if (!(chrc->properties & BT_GATT_CHRC_INDICATE)) {
   167f6:	68c3      	ldr	r3, [r0, #12]
   167f8:	799b      	ldrb	r3, [r3, #6]
   167fa:	069b      	lsls	r3, r3, #26
   167fc:	d405      	bmi.n	1680a <bt_gatt_indicate+0xc2>
			return -EINVAL;
   167fe:	f06f 0015 	mvn.w	r0, #21
   16802:	e7e7      	b.n	167d4 <bt_gatt_indicate+0x8c>
		if (!data.handle) {
   16804:	2800      	cmp	r0, #0
   16806:	d1e8      	bne.n	167da <bt_gatt_indicate+0x92>
   16808:	e7e2      	b.n	167d0 <bt_gatt_indicate+0x88>
		data.handle = bt_gatt_attr_value_handle(data.attr);
   1680a:	f010 fc95 	bl	27138 <bt_gatt_attr_value_handle>
   1680e:	f8ad 0018 	strh.w	r0, [sp, #24]
		return gatt_indicate(conn, data.handle, params);
   16812:	f8bd 0018 	ldrh.w	r0, [sp, #24]
	if (conn) {
   16816:	b13d      	cbz	r5, 16828 <bt_gatt_indicate+0xe0>
		params->_ref = 1;
   16818:	2301      	movs	r3, #1
		return gatt_indicate(conn, data.handle, params);
   1681a:	4601      	mov	r1, r0
   1681c:	4622      	mov	r2, r4
   1681e:	4628      	mov	r0, r5
		params->_ref = 1;
   16820:	75a3      	strb	r3, [r4, #22]
		return gatt_indicate(conn, data.handle, params);
   16822:	f7ff ff11 	bl	16648 <gatt_indicate>
   16826:	e7d5      	b.n	167d4 <bt_gatt_indicate+0x8c>
	data.err = -ENOTCONN;
   16828:	f06f 037f 	mvn.w	r3, #127	; 0x7f
   1682c:	9307      	str	r3, [sp, #28]
	data.type = BT_GATT_CCC_INDICATE;
   1682e:	2302      	movs	r3, #2
   16830:	f8ad 3020 	strh.w	r3, [sp, #32]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16834:	f642 1302 	movw	r3, #10498	; 0x2902
   16838:	f8ad 3012 	strh.w	r3, [sp, #18]
   1683c:	ab05      	add	r3, sp, #20
	params->_ref = 0;
   1683e:	75a5      	strb	r5, [r4, #22]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16840:	9302      	str	r3, [sp, #8]
   16842:	4b11      	ldr	r3, [pc, #68]	; (16888 <bt_gatt_indicate+0x140>)
   16844:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16848:	9301      	str	r3, [sp, #4]
   1684a:	2301      	movs	r3, #1
   1684c:	aa04      	add	r2, sp, #16
   1684e:	9300      	str	r3, [sp, #0]
   16850:	462b      	mov	r3, r5
	data.ind_params = params;
   16852:	9409      	str	r4, [sp, #36]	; 0x24
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16854:	f88d 5010 	strb.w	r5, [sp, #16]
   16858:	f7ff fd24 	bl	162a4 <bt_gatt_foreach_attr_type>
	return data.err;
   1685c:	9807      	ldr	r0, [sp, #28]
   1685e:	e7b9      	b.n	167d4 <bt_gatt_indicate+0x8c>
		return -EAGAIN;
   16860:	f06f 000a 	mvn.w	r0, #10
   16864:	e7b6      	b.n	167d4 <bt_gatt_indicate+0x8c>
		return -ENOTCONN;
   16866:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   1686a:	e7b3      	b.n	167d4 <bt_gatt_indicate+0x8c>
   1686c:	0002e82e 	.word	0x0002e82e
   16870:	0002e705 	.word	0x0002e705
   16874:	0002b3a9 	.word	0x0002b3a9
   16878:	0002e835 	.word	0x0002e835
   1687c:	0002e84b 	.word	0x0002e84b
   16880:	200080cc 	.word	0x200080cc
   16884:	00026eab 	.word	0x00026eab
   16888:	00016c51 	.word	0x00016c51

0001688c <sc_process>:
{
   1688c:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1688e:	4603      	mov	r3, r0
	__ASSERT(!atomic_test_bit(sc->flags, SC_INDICATE_PENDING),
   16890:	f1a0 0120 	sub.w	r1, r0, #32
   16894:	f100 0430 	add.w	r4, r0, #48	; 0x30
   16898:	e8d4 2faf 	lda	r2, [r4]
   1689c:	f3c2 0040 	ubfx	r0, r2, #1, #1
   168a0:	0792      	lsls	r2, r2, #30
   168a2:	d50e      	bpl.n	168c2 <sc_process+0x36>
   168a4:	4919      	ldr	r1, [pc, #100]	; (1690c <sc_process+0x80>)
   168a6:	f240 439a 	movw	r3, #1178	; 0x49a
   168aa:	4a19      	ldr	r2, [pc, #100]	; (16910 <sc_process+0x84>)
   168ac:	4819      	ldr	r0, [pc, #100]	; (16914 <sc_process+0x88>)
   168ae:	f00e f8ac 	bl	24a0a <assert_print>
   168b2:	4819      	ldr	r0, [pc, #100]	; (16918 <sc_process+0x8c>)
   168b4:	f00e f8a9 	bl	24a0a <assert_print>
   168b8:	f240 419a 	movw	r1, #1178	; 0x49a
   168bc:	4814      	ldr	r0, [pc, #80]	; (16910 <sc_process+0x84>)
   168be:	f00e f89d 	bl	249fc <assert_post_action>
	sc_range[0] = sys_cpu_to_le16(sc->start);
   168c2:	f853 2c08 	ldr.w	r2, [r3, #-8]
   168c6:	9201      	str	r2, [sp, #4]
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   168c8:	e8d4 2fef 	ldaex	r2, [r4]
   168cc:	f022 0201 	bic.w	r2, r2, #1
   168d0:	e8c4 2fe5 	stlex	r5, r2, [r4]
   168d4:	2d00      	cmp	r5, #0
   168d6:	d1f7      	bne.n	168c8 <sc_process+0x3c>
	sc->params.attr = &_1_gatt_svc.attrs[2];
   168d8:	4a10      	ldr	r2, [pc, #64]	; (1691c <sc_process+0x90>)
	sc->start = 0U;
   168da:	f823 0c08 	strh.w	r0, [r3, #-8]
	sc->params.attr = &_1_gatt_svc.attrs[2];
   168de:	f843 2c1c 	str.w	r2, [r3, #-28]
	sc->params.func = sc_indicate_rsp;
   168e2:	4a0f      	ldr	r2, [pc, #60]	; (16920 <sc_process+0x94>)
	sc->end = 0U;
   168e4:	f823 0c06 	strh.w	r0, [r3, #-6]
	sc->params.func = sc_indicate_rsp;
   168e8:	f843 2c18 	str.w	r2, [r3, #-24]
	sc->params.data = &sc_range[0];
   168ec:	aa01      	add	r2, sp, #4
   168ee:	f843 2c10 	str.w	r2, [r3, #-16]
	sc->params.len = sizeof(sc_range);
   168f2:	2204      	movs	r2, #4
   168f4:	f823 2c0c 	strh.w	r2, [r3, #-12]
	if (bt_gatt_indicate(NULL, &sc->params)) {
   168f8:	f7ff ff26 	bl	16748 <bt_gatt_indicate>
   168fc:	b918      	cbnz	r0, 16906 <sc_process+0x7a>
	atomic_set_bit(sc->flags, SC_INDICATE_PENDING);
   168fe:	2101      	movs	r1, #1
   16900:	4620      	mov	r0, r4
   16902:	f010 fbf5 	bl	270f0 <atomic_set_bit>
}
   16906:	b003      	add	sp, #12
   16908:	bd30      	pop	{r4, r5, pc}
   1690a:	bf00      	nop
   1690c:	0002e868 	.word	0x0002e868
   16910:	0002e705 	.word	0x0002e705
   16914:	0002b3a9 	.word	0x0002b3a9
   16918:	0002e899 	.word	0x0002e899
   1691c:	0002ae48 	.word	0x0002ae48
   16920:	000160f5 	.word	0x000160f5

00016924 <update_ccc>:
{
   16924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (attr->write != bt_gatt_attr_write_ccc) {
   16928:	4b3e      	ldr	r3, [pc, #248]	; (16a24 <update_ccc+0x100>)
{
   1692a:	4617      	mov	r7, r2
	struct bt_conn *conn = data->conn;
   1692c:	6814      	ldr	r4, [r2, #0]
	if (attr->write != bt_gatt_attr_write_ccc) {
   1692e:	6882      	ldr	r2, [r0, #8]
{
   16930:	4605      	mov	r5, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16932:	429a      	cmp	r2, r3
{
   16934:	b086      	sub	sp, #24
	if (attr->write != bt_gatt_attr_write_ccc) {
   16936:	d170      	bne.n	16a1a <update_ccc+0xf6>
	ccc = attr->user_data;
   16938:	f8d0 800c 	ldr.w	r8, [r0, #12]
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   1693c:	f108 0601 	add.w	r6, r8, #1
   16940:	f108 0915 	add.w	r9, r8, #21
		if (!cfg->value ||
   16944:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16948:	b1d3      	cbz	r3, 16980 <update_ccc+0x5c>
		    !bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   1694a:	4632      	mov	r2, r6
   1694c:	4620      	mov	r0, r4
   1694e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
   16952:	f00f fd62 	bl	2641a <bt_conn_is_peer_addr_le>
		if (!cfg->value ||
   16956:	b198      	cbz	r0, 16980 <update_ccc+0x5c>
		err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_WRITE_MASK);
   16958:	f44f 7295 	mov.w	r2, #298	; 0x12a
   1695c:	4629      	mov	r1, r5
   1695e:	4620      	mov	r0, r4
   16960:	f010 fc3e 	bl	271e0 <bt_gatt_check_perm>
		if (err) {
   16964:	b308      	cbz	r0, 169aa <update_ccc+0x86>
			if (err == BT_ATT_ERR_WRITE_NOT_PERMITTED) {
   16966:	2803      	cmp	r0, #3
   16968:	d10e      	bne.n	16988 <update_ccc+0x64>
				LOG_WRN("CCC %p not writable", attr);
   1696a:	4b2f      	ldr	r3, [pc, #188]	; (16a28 <update_ccc+0x104>)
   1696c:	2202      	movs	r2, #2
   1696e:	9302      	str	r3, [sp, #8]
   16970:	2300      	movs	r3, #0
   16972:	492e      	ldr	r1, [pc, #184]	; (16a2c <update_ccc+0x108>)
   16974:	4618      	mov	r0, r3
   16976:	e9cd 3300 	strd	r3, r3, [sp]
   1697a:	9503      	str	r5, [sp, #12]
   1697c:	f010 fb88 	bl	27090 <z_log_msg_runtime_create.constprop.0>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16980:	360a      	adds	r6, #10
   16982:	454e      	cmp	r6, r9
   16984:	d1de      	bne.n	16944 <update_ccc+0x20>
   16986:	e048      	b.n	16a1a <update_ccc+0xf6>
			sec = BT_SECURITY_L2;
   16988:	2805      	cmp	r0, #5
			    bt_conn_get_security(conn) < sec) {
   1698a:	4620      	mov	r0, r4
			sec = BT_SECURITY_L2;
   1698c:	bf0c      	ite	eq
   1698e:	f04f 0a03 	moveq.w	sl, #3
   16992:	f04f 0a02 	movne.w	sl, #2
			    bt_conn_get_security(conn) < sec) {
   16996:	f00f fd3e 	bl	26416 <bt_conn_get_security>
			if (IS_ENABLED(CONFIG_BT_SMP) &&
   1699a:	4582      	cmp	sl, r0
   1699c:	d905      	bls.n	169aa <update_ccc+0x86>
				if (data->sec < sec) {
   1699e:	793b      	ldrb	r3, [r7, #4]
   169a0:	4553      	cmp	r3, sl
   169a2:	d2ed      	bcs.n	16980 <update_ccc+0x5c>
					data->sec = sec;
   169a4:	f887 a004 	strb.w	sl, [r7, #4]
   169a8:	e7ea      	b.n	16980 <update_ccc+0x5c>
		gatt_ccc_changed(attr, ccc);
   169aa:	4641      	mov	r1, r8
   169ac:	4628      	mov	r0, r5
   169ae:	f010 fa5b 	bl	26e68 <gatt_ccc_changed>
		if (IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED) &&
   169b2:	4b1f      	ldr	r3, [pc, #124]	; (16a30 <update_ccc+0x10c>)
   169b4:	4598      	cmp	r8, r3
   169b6:	d130      	bne.n	16a1a <update_ccc+0xf6>
	cfg = find_sc_cfg(conn->id, &conn->le.dst);
   169b8:	7a20      	ldrb	r0, [r4, #8]
   169ba:	f104 0190 	add.w	r1, r4, #144	; 0x90
   169be:	f7ff f9e7 	bl	15d90 <find_sc_cfg>
	if (!cfg) {
   169c2:	b350      	cbz	r0, 16a1a <update_ccc+0xf6>
	if (!(cfg->data.start || cfg->data.end)) {
   169c4:	8902      	ldrh	r2, [r0, #8]
   169c6:	8943      	ldrh	r3, [r0, #10]
   169c8:	ea52 0103 	orrs.w	r1, r2, r3
   169cc:	d025      	beq.n	16a1a <update_ccc+0xf6>
	index = bt_conn_index(conn);
   169ce:	4620      	mov	r0, r4
	sc_range[0] = sys_cpu_to_le16(cfg->data.start);
   169d0:	f8ad 2014 	strh.w	r2, [sp, #20]
	sc_range[1] = sys_cpu_to_le16(cfg->data.end);
   169d4:	f8ad 3016 	strh.w	r3, [sp, #22]
	index = bt_conn_index(conn);
   169d8:	f7fd fb56 	bl	14088 <bt_conn_index>
	sc_restore_params[index].attr = &_1_gatt_svc.attrs[2];
   169dc:	2318      	movs	r3, #24
   169de:	4915      	ldr	r1, [pc, #84]	; (16a34 <update_ccc+0x110>)
   169e0:	4a15      	ldr	r2, [pc, #84]	; (16a38 <update_ccc+0x114>)
   169e2:	fb03 1300 	mla	r3, r3, r0, r1
   169e6:	605a      	str	r2, [r3, #4]
	sc_restore_params[index].func = sc_restore_rsp;
   169e8:	4a14      	ldr	r2, [pc, #80]	; (16a3c <update_ccc+0x118>)
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   169ea:	b200      	sxth	r0, r0
	sc_restore_params[index].func = sc_restore_rsp;
   169ec:	609a      	str	r2, [r3, #8]
	sc_restore_params[index].data = &sc_range[0];
   169ee:	aa05      	add	r2, sp, #20
   169f0:	611a      	str	r2, [r3, #16]
	sc_restore_params[index].len = sizeof(sc_range);
   169f2:	2204      	movs	r2, #4
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   169f4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   169f8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
	sc_restore_params[index].len = sizeof(sc_range);
   169fc:	829a      	strh	r2, [r3, #20]
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   169fe:	4620      	mov	r0, r4
   16a00:	f7ff fea2 	bl	16748 <bt_gatt_indicate>
   16a04:	b148      	cbz	r0, 16a1a <update_ccc+0xf6>
		LOG_ERR("SC restore indication failed");
   16a06:	4b0e      	ldr	r3, [pc, #56]	; (16a40 <update_ccc+0x11c>)
   16a08:	2201      	movs	r2, #1
   16a0a:	9302      	str	r3, [sp, #8]
   16a0c:	2300      	movs	r3, #0
   16a0e:	4907      	ldr	r1, [pc, #28]	; (16a2c <update_ccc+0x108>)
   16a10:	4618      	mov	r0, r3
   16a12:	e9cd 3300 	strd	r3, r3, [sp]
   16a16:	f010 fb3b 	bl	27090 <z_log_msg_runtime_create.constprop.0>
}
   16a1a:	2001      	movs	r0, #1
   16a1c:	b006      	add	sp, #24
   16a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16a22:	bf00      	nop
   16a24:	00015e45 	.word	0x00015e45
   16a28:	0002e8b4 	.word	0x0002e8b4
   16a2c:	0002a3f4 	.word	0x0002a3f4
   16a30:	20008508 	.word	0x20008508
   16a34:	200210c8 	.word	0x200210c8
   16a38:	0002ae48 	.word	0x0002ae48
   16a3c:	00027105 	.word	0x00027105
   16a40:	0002e8c8 	.word	0x0002e8c8

00016a44 <gatt_notify>:
{
   16a44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   16a48:	4614      	mov	r4, r2
   16a4a:	4688      	mov	r8, r1
   16a4c:	b085      	sub	sp, #20
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16a4e:	2294      	movs	r2, #148	; 0x94
   16a50:	6861      	ldr	r1, [r4, #4]
{
   16a52:	4606      	mov	r6, r0
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16a54:	f010 fbc4 	bl	271e0 <bt_gatt_check_perm>
   16a58:	b170      	cbz	r0, 16a78 <gatt_notify+0x34>
		LOG_WRN("Link is not encrypted");
   16a5a:	4b2a      	ldr	r3, [pc, #168]	; (16b04 <gatt_notify+0xc0>)
   16a5c:	2202      	movs	r2, #2
   16a5e:	9302      	str	r3, [sp, #8]
   16a60:	2300      	movs	r3, #0
   16a62:	4929      	ldr	r1, [pc, #164]	; (16b08 <gatt_notify+0xc4>)
   16a64:	4618      	mov	r0, r3
   16a66:	e9cd 3300 	strd	r3, r3, [sp]
   16a6a:	f010 fb11 	bl	27090 <z_log_msg_runtime_create.constprop.0>
		return -EPERM;
   16a6e:	f04f 30ff 	mov.w	r0, #4294967295
}
   16a72:	b005      	add	sp, #20
   16a74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (!bt_gatt_is_subscribed(conn, params->attr, BT_GATT_CCC_NOTIFY)) {
   16a78:	2201      	movs	r2, #1
   16a7a:	4630      	mov	r0, r6
   16a7c:	6861      	ldr	r1, [r4, #4]
   16a7e:	f7ff fd0f 	bl	164a0 <bt_gatt_is_subscribed>
   16a82:	4603      	mov	r3, r0
   16a84:	b950      	cbnz	r0, 16a9c <gatt_notify+0x58>
			LOG_WRN("Device is not subscribed to characteristic");
   16a86:	4a21      	ldr	r2, [pc, #132]	; (16b0c <gatt_notify+0xc8>)
   16a88:	9000      	str	r0, [sp, #0]
   16a8a:	e9cd 0201 	strd	r0, r2, [sp, #4]
   16a8e:	491e      	ldr	r1, [pc, #120]	; (16b08 <gatt_notify+0xc4>)
   16a90:	2202      	movs	r2, #2
   16a92:	f010 fafd 	bl	27090 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   16a96:	f06f 0015 	mvn.w	r0, #21
   16a9a:	e7ea      	b.n	16a72 <gatt_notify+0x2e>
				sizeof(*nfy) + params->len);
   16a9c:	89a2      	ldrh	r2, [r4, #12]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_NOTIFY,
   16a9e:	211b      	movs	r1, #27
   16aa0:	4630      	mov	r0, r6
   16aa2:	3202      	adds	r2, #2
   16aa4:	f7fe fce8 	bl	15478 <bt_att_create_pdu>
	if (!buf) {
   16aa8:	4605      	mov	r5, r0
   16aaa:	b958      	cbnz	r0, 16ac4 <gatt_notify+0x80>
		LOG_WRN("No buffer available to send notification");
   16aac:	4b18      	ldr	r3, [pc, #96]	; (16b10 <gatt_notify+0xcc>)
   16aae:	9000      	str	r0, [sp, #0]
   16ab0:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16ab4:	2202      	movs	r2, #2
   16ab6:	4603      	mov	r3, r0
   16ab8:	4913      	ldr	r1, [pc, #76]	; (16b08 <gatt_notify+0xc4>)
   16aba:	f010 fae9 	bl	27090 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   16abe:	f06f 000b 	mvn.w	r0, #11
   16ac2:	e7d6      	b.n	16a72 <gatt_notify+0x2e>
   16ac4:	f100 090c 	add.w	r9, r0, #12
   16ac8:	2102      	movs	r1, #2
   16aca:	4648      	mov	r0, r9
   16acc:	f002 fbfc 	bl	192c8 <net_buf_simple_add>
	nfy->handle = sys_cpu_to_le16(handle);
   16ad0:	4607      	mov	r7, r0
   16ad2:	f827 8b02 	strh.w	r8, [r7], #2
   16ad6:	89a1      	ldrh	r1, [r4, #12]
   16ad8:	4648      	mov	r0, r9
   16ada:	f002 fbf5 	bl	192c8 <net_buf_simple_add>
   16ade:	89a2      	ldrh	r2, [r4, #12]
   16ae0:	68a1      	ldr	r1, [r4, #8]
   16ae2:	4638      	mov	r0, r7
   16ae4:	f012 fcf7 	bl	294d6 <memcpy>
	bt_att_set_tx_meta_data(buf, params->func, params->user_data, BT_ATT_CHAN_OPT(params));
   16ae8:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
   16aec:	4628      	mov	r0, r5
   16aee:	2301      	movs	r3, #1
   16af0:	f010 f9b0 	bl	26e54 <bt_att_set_tx_meta_data>
	return bt_att_send(conn, buf);
   16af4:	4629      	mov	r1, r5
   16af6:	4630      	mov	r0, r6
}
   16af8:	b005      	add	sp, #20
   16afa:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return bt_att_send(conn, buf);
   16afe:	f7ff b885 	b.w	15c0c <bt_att_send>
   16b02:	bf00      	nop
   16b04:	0002e7c6 	.word	0x0002e7c6
   16b08:	0002a3f4 	.word	0x0002a3f4
   16b0c:	0002e7dc 	.word	0x0002e7dc
   16b10:	0002e8e5 	.word	0x0002e8e5

00016b14 <bt_gatt_notify_cb>:
{
   16b14:	b530      	push	{r4, r5, lr}
   16b16:	4605      	mov	r5, r0
	__ASSERT(params, "invalid parameters\n");
   16b18:	460c      	mov	r4, r1
{
   16b1a:	b08b      	sub	sp, #44	; 0x2c
	__ASSERT(params, "invalid parameters\n");
   16b1c:	b971      	cbnz	r1, 16b3c <bt_gatt_notify_cb+0x28>
   16b1e:	4944      	ldr	r1, [pc, #272]	; (16c30 <bt_gatt_notify_cb+0x11c>)
   16b20:	f640 232d 	movw	r3, #2605	; 0xa2d
   16b24:	4a43      	ldr	r2, [pc, #268]	; (16c34 <bt_gatt_notify_cb+0x120>)
   16b26:	4844      	ldr	r0, [pc, #272]	; (16c38 <bt_gatt_notify_cb+0x124>)
   16b28:	f00d ff6f 	bl	24a0a <assert_print>
   16b2c:	4843      	ldr	r0, [pc, #268]	; (16c3c <bt_gatt_notify_cb+0x128>)
   16b2e:	f00d ff6c 	bl	24a0a <assert_print>
   16b32:	f640 212d 	movw	r1, #2605	; 0xa2d
	__ASSERT(params->attr || params->uuid, "invalid parameters\n");
   16b36:	483f      	ldr	r0, [pc, #252]	; (16c34 <bt_gatt_notify_cb+0x120>)
   16b38:	f00d ff60 	bl	249fc <assert_post_action>
   16b3c:	684b      	ldr	r3, [r1, #4]
   16b3e:	b973      	cbnz	r3, 16b5e <bt_gatt_notify_cb+0x4a>
   16b40:	680b      	ldr	r3, [r1, #0]
   16b42:	b963      	cbnz	r3, 16b5e <bt_gatt_notify_cb+0x4a>
   16b44:	493e      	ldr	r1, [pc, #248]	; (16c40 <bt_gatt_notify_cb+0x12c>)
   16b46:	f640 232e 	movw	r3, #2606	; 0xa2e
   16b4a:	4a3a      	ldr	r2, [pc, #232]	; (16c34 <bt_gatt_notify_cb+0x120>)
   16b4c:	483a      	ldr	r0, [pc, #232]	; (16c38 <bt_gatt_notify_cb+0x124>)
   16b4e:	f00d ff5c 	bl	24a0a <assert_print>
   16b52:	483a      	ldr	r0, [pc, #232]	; (16c3c <bt_gatt_notify_cb+0x128>)
   16b54:	f00d ff59 	bl	24a0a <assert_print>
   16b58:	f640 212e 	movw	r1, #2606	; 0xa2e
   16b5c:	e7eb      	b.n	16b36 <bt_gatt_notify_cb+0x22>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   16b5e:	4b39      	ldr	r3, [pc, #228]	; (16c44 <bt_gatt_notify_cb+0x130>)
   16b60:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   16b64:	075a      	lsls	r2, r3, #29
   16b66:	d55d      	bpl.n	16c24 <bt_gatt_notify_cb+0x110>
	if (conn && conn->state != BT_CONN_CONNECTED) {
   16b68:	b115      	cbz	r5, 16b70 <bt_gatt_notify_cb+0x5c>
   16b6a:	7b6b      	ldrb	r3, [r5, #13]
   16b6c:	2b07      	cmp	r3, #7
   16b6e:	d15c      	bne.n	16c2a <bt_gatt_notify_cb+0x116>
	data.attr = params->attr;
   16b70:	6860      	ldr	r0, [r4, #4]
   16b72:	9005      	str	r0, [sp, #20]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16b74:	f7ff fb4e 	bl	16214 <bt_gatt_attr_get_handle>
	if (params->uuid) {
   16b78:	6822      	ldr	r2, [r4, #0]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16b7a:	f8ad 0018 	strh.w	r0, [sp, #24]
	if (params->uuid) {
   16b7e:	b33a      	cbz	r2, 16bd0 <bt_gatt_notify_cb+0xbc>
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16b80:	a905      	add	r1, sp, #20
   16b82:	9102      	str	r1, [sp, #8]
   16b84:	4930      	ldr	r1, [pc, #192]	; (16c48 <bt_gatt_notify_cb+0x134>)
	found->attr = NULL;
   16b86:	2300      	movs	r3, #0
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16b88:	9101      	str	r1, [sp, #4]
   16b8a:	2101      	movs	r1, #1
   16b8c:	9100      	str	r1, [sp, #0]
   16b8e:	f64f 71ff 	movw	r1, #65535	; 0xffff
	found->attr = NULL;
   16b92:	9305      	str	r3, [sp, #20]
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16b94:	f7ff fb86 	bl	162a4 <bt_gatt_foreach_attr_type>
	return found->attr ? true : false;
   16b98:	9b05      	ldr	r3, [sp, #20]
		if (!gatt_find_by_uuid(&data, params->uuid)) {
   16b9a:	b91b      	cbnz	r3, 16ba4 <bt_gatt_notify_cb+0x90>
			return -ENOENT;
   16b9c:	f06f 0001 	mvn.w	r0, #1
}
   16ba0:	b00b      	add	sp, #44	; 0x2c
   16ba2:	bd30      	pop	{r4, r5, pc}
		params->attr = data.attr;
   16ba4:	6063      	str	r3, [r4, #4]
	if (!bt_uuid_cmp(data.attr->uuid, BT_UUID_GATT_CHRC)) {
   16ba6:	9b05      	ldr	r3, [sp, #20]
   16ba8:	a904      	add	r1, sp, #16
   16baa:	6818      	ldr	r0, [r3, #0]
   16bac:	2300      	movs	r3, #0
   16bae:	f88d 3010 	strb.w	r3, [sp, #16]
   16bb2:	f642 0303 	movw	r3, #10243	; 0x2803
   16bb6:	f8ad 3012 	strh.w	r3, [sp, #18]
   16bba:	f00f f806 	bl	25bca <bt_uuid_cmp>
   16bbe:	b970      	cbnz	r0, 16bde <bt_gatt_notify_cb+0xca>
		struct bt_gatt_chrc *chrc = data.attr->user_data;
   16bc0:	9805      	ldr	r0, [sp, #20]
		if (!(chrc->properties & BT_GATT_CHRC_NOTIFY)) {
   16bc2:	68c3      	ldr	r3, [r0, #12]
   16bc4:	799b      	ldrb	r3, [r3, #6]
   16bc6:	06db      	lsls	r3, r3, #27
   16bc8:	d405      	bmi.n	16bd6 <bt_gatt_notify_cb+0xc2>
			return -EINVAL;
   16bca:	f06f 0015 	mvn.w	r0, #21
   16bce:	e7e7      	b.n	16ba0 <bt_gatt_notify_cb+0x8c>
		if (!data.handle) {
   16bd0:	2800      	cmp	r0, #0
   16bd2:	d1e8      	bne.n	16ba6 <bt_gatt_notify_cb+0x92>
   16bd4:	e7e2      	b.n	16b9c <bt_gatt_notify_cb+0x88>
		data.handle = bt_gatt_attr_value_handle(data.attr);
   16bd6:	f010 faaf 	bl	27138 <bt_gatt_attr_value_handle>
   16bda:	f8ad 0018 	strh.w	r0, [sp, #24]
		return gatt_notify(conn, data.handle, params);
   16bde:	f8bd 0018 	ldrh.w	r0, [sp, #24]
	if (conn) {
   16be2:	b12d      	cbz	r5, 16bf0 <bt_gatt_notify_cb+0xdc>
		return gatt_notify(conn, data.handle, params);
   16be4:	4601      	mov	r1, r0
   16be6:	4622      	mov	r2, r4
   16be8:	4628      	mov	r0, r5
   16bea:	f7ff ff2b 	bl	16a44 <gatt_notify>
   16bee:	e7d7      	b.n	16ba0 <bt_gatt_notify_cb+0x8c>
	data.err = -ENOTCONN;
   16bf0:	f06f 037f 	mvn.w	r3, #127	; 0x7f
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16bf4:	f642 1202 	movw	r2, #10498	; 0x2902
	data.err = -ENOTCONN;
   16bf8:	9307      	str	r3, [sp, #28]
	data.type = BT_GATT_CCC_NOTIFY;
   16bfa:	2301      	movs	r3, #1
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16bfc:	f8ad 2012 	strh.w	r2, [sp, #18]
   16c00:	aa05      	add	r2, sp, #20
   16c02:	9202      	str	r2, [sp, #8]
   16c04:	4a11      	ldr	r2, [pc, #68]	; (16c4c <bt_gatt_notify_cb+0x138>)
	data.type = BT_GATT_CCC_NOTIFY;
   16c06:	f8ad 3020 	strh.w	r3, [sp, #32]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16c0a:	e9cd 3200 	strd	r3, r2, [sp]
   16c0e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16c12:	462b      	mov	r3, r5
   16c14:	aa04      	add	r2, sp, #16
	data.nfy_params = params;
   16c16:	9409      	str	r4, [sp, #36]	; 0x24
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16c18:	f88d 5010 	strb.w	r5, [sp, #16]
   16c1c:	f7ff fb42 	bl	162a4 <bt_gatt_foreach_attr_type>
	return data.err;
   16c20:	9807      	ldr	r0, [sp, #28]
   16c22:	e7bd      	b.n	16ba0 <bt_gatt_notify_cb+0x8c>
		return -EAGAIN;
   16c24:	f06f 000a 	mvn.w	r0, #10
   16c28:	e7ba      	b.n	16ba0 <bt_gatt_notify_cb+0x8c>
		return -ENOTCONN;
   16c2a:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   16c2e:	e7b7      	b.n	16ba0 <bt_gatt_notify_cb+0x8c>
   16c30:	0002e82e 	.word	0x0002e82e
   16c34:	0002e705 	.word	0x0002e705
   16c38:	0002b3a9 	.word	0x0002b3a9
   16c3c:	0002e835 	.word	0x0002e835
   16c40:	0002e84b 	.word	0x0002e84b
   16c44:	200080cc 	.word	0x200080cc
   16c48:	00026eab 	.word	0x00026eab
   16c4c:	00016c51 	.word	0x00016c51

00016c50 <notify_cb>:
{
   16c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c54:	4b46      	ldr	r3, [pc, #280]	; (16d70 <notify_cb+0x120>)
{
   16c56:	4615      	mov	r5, r2
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c58:	6882      	ldr	r2, [r0, #8]
{
   16c5a:	4680      	mov	r8, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c5c:	429a      	cmp	r2, r3
{
   16c5e:	b085      	sub	sp, #20
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c60:	d136      	bne.n	16cd0 <notify_cb+0x80>
	ccc = attr->user_data;
   16c62:	f8d0 a00c 	ldr.w	sl, [r0, #12]
	if (IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED) && ccc == &sc_ccc) {
   16c66:	4b43      	ldr	r3, [pc, #268]	; (16d74 <notify_cb+0x124>)
   16c68:	459a      	cmp	sl, r3
   16c6a:	d119      	bne.n	16ca0 <notify_cb+0x50>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16c6c:	2600      	movs	r6, #0
   16c6e:	4c42      	ldr	r4, [pc, #264]	; (16d78 <notify_cb+0x128>)
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   16c70:	4f42      	ldr	r7, [pc, #264]	; (16d7c <notify_cb+0x12c>)
   16c72:	4639      	mov	r1, r7
   16c74:	4620      	mov	r0, r4
   16c76:	f010 f96f 	bl	26f58 <bt_addr_le_eq>
   16c7a:	b978      	cbnz	r0, 16c9c <notify_cb+0x4c>
			conn = bt_conn_lookup_state_le(cfg->id, &cfg->peer,
   16c7c:	2207      	movs	r2, #7
   16c7e:	4621      	mov	r1, r4
   16c80:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16c84:	f7fd fbf0 	bl	14468 <bt_conn_lookup_state_le>
			if (!conn) {
   16c88:	bb38      	cbnz	r0, 16cda <notify_cb+0x8a>
				sc = (struct sc_data *)data->ind_params->data;
   16c8a:	692b      	ldr	r3, [r5, #16]
				sc_save(cfg->id, &cfg->peer,
   16c8c:	4621      	mov	r1, r4
				sc = (struct sc_data *)data->ind_params->data;
   16c8e:	691a      	ldr	r2, [r3, #16]
				sc_save(cfg->id, &cfg->peer,
   16c90:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16c94:	8853      	ldrh	r3, [r2, #2]
   16c96:	8812      	ldrh	r2, [r2, #0]
   16c98:	f7ff f94c 	bl	15f34 <sc_save>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16c9c:	340c      	adds	r4, #12
   16c9e:	b1d6      	cbz	r6, 16cd6 <notify_cb+0x86>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16ca0:	f10a 0601 	add.w	r6, sl, #1
   16ca4:	f10a 0b15 	add.w	fp, sl, #21
		if (cfg->value != data->type) {
   16ca8:	f8b6 2007 	ldrh.w	r2, [r6, #7]
   16cac:	89ab      	ldrh	r3, [r5, #12]
   16cae:	429a      	cmp	r2, r3
   16cb0:	d10b      	bne.n	16cca <notify_cb+0x7a>
		conn = bt_conn_lookup_addr_le(cfg->id, &cfg->peer);
   16cb2:	4631      	mov	r1, r6
   16cb4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
   16cb8:	f7fd fb96 	bl	143e8 <bt_conn_lookup_addr_le>
		if (!conn) {
   16cbc:	4604      	mov	r4, r0
   16cbe:	b120      	cbz	r0, 16cca <notify_cb+0x7a>
		if (conn->state != BT_CONN_CONNECTED) {
   16cc0:	7b43      	ldrb	r3, [r0, #13]
   16cc2:	2b07      	cmp	r3, #7
   16cc4:	d00c      	beq.n	16ce0 <notify_cb+0x90>
			bt_conn_unref(conn);
   16cc6:	f7fd f8c3 	bl	13e50 <bt_conn_unref>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16cca:	360a      	adds	r6, #10
   16ccc:	45b3      	cmp	fp, r6
   16cce:	d1eb      	bne.n	16ca8 <notify_cb+0x58>
		return BT_GATT_ITER_CONTINUE;
   16cd0:	f04f 0901 	mov.w	r9, #1
   16cd4:	e048      	b.n	16d68 <notify_cb+0x118>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16cd6:	2601      	movs	r6, #1
   16cd8:	e7cb      	b.n	16c72 <notify_cb+0x22>
			bt_conn_unref(conn);
   16cda:	f7fd f8b9 	bl	13e50 <bt_conn_unref>
   16cde:	e7dd      	b.n	16c9c <notify_cb+0x4c>
		if (ccc->cfg_match && !ccc->cfg_match(conn, attr)) {
   16ce0:	f8da 3020 	ldr.w	r3, [sl, #32]
   16ce4:	b123      	cbz	r3, 16cf0 <notify_cb+0xa0>
   16ce6:	4641      	mov	r1, r8
   16ce8:	4798      	blx	r3
   16cea:	b908      	cbnz	r0, 16cf0 <notify_cb+0xa0>
			bt_conn_unref(conn);
   16cec:	4620      	mov	r0, r4
   16cee:	e7ea      	b.n	16cc6 <notify_cb+0x76>
		if (bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16cf0:	2294      	movs	r2, #148	; 0x94
   16cf2:	4641      	mov	r1, r8
   16cf4:	4620      	mov	r0, r4
   16cf6:	f010 fa73 	bl	271e0 <bt_gatt_check_perm>
   16cfa:	4681      	mov	r9, r0
   16cfc:	b150      	cbz	r0, 16d14 <notify_cb+0xc4>
			LOG_WRN("Link is not encrypted");
   16cfe:	4b20      	ldr	r3, [pc, #128]	; (16d80 <notify_cb+0x130>)
   16d00:	2202      	movs	r2, #2
   16d02:	9302      	str	r3, [sp, #8]
   16d04:	2300      	movs	r3, #0
   16d06:	491f      	ldr	r1, [pc, #124]	; (16d84 <notify_cb+0x134>)
   16d08:	4618      	mov	r0, r3
   16d0a:	e9cd 3300 	strd	r3, r3, [sp]
   16d0e:	f010 f9bf 	bl	27090 <z_log_msg_runtime_create.constprop.0>
			bt_conn_unref(conn);
   16d12:	e7eb      	b.n	16cec <notify_cb+0x9c>
		if ((data->type == BT_GATT_CCC_INDICATE) &&
   16d14:	89ab      	ldrh	r3, [r5, #12]
   16d16:	2b02      	cmp	r3, #2
   16d18:	d115      	bne.n	16d46 <notify_cb+0xf6>
   16d1a:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16d1e:	079a      	lsls	r2, r3, #30
   16d20:	d405      	bmi.n	16d2e <notify_cb+0xde>
		bt_conn_unref(conn);
   16d22:	4620      	mov	r0, r4
   16d24:	f7fd f894 	bl	13e50 <bt_conn_unref>
		data->err = 0;
   16d28:	2300      	movs	r3, #0
   16d2a:	60ab      	str	r3, [r5, #8]
   16d2c:	e7cd      	b.n	16cca <notify_cb+0x7a>
			err = gatt_indicate(conn, data->handle, data->ind_params);
   16d2e:	4620      	mov	r0, r4
   16d30:	692a      	ldr	r2, [r5, #16]
   16d32:	88a9      	ldrh	r1, [r5, #4]
   16d34:	f7ff fc88 	bl	16648 <gatt_indicate>
			if (err == 0) {
   16d38:	4607      	mov	r7, r0
   16d3a:	b980      	cbnz	r0, 16d5e <notify_cb+0x10e>
				data->ind_params->_ref++;
   16d3c:	692a      	ldr	r2, [r5, #16]
   16d3e:	7d93      	ldrb	r3, [r2, #22]
   16d40:	3301      	adds	r3, #1
   16d42:	7593      	strb	r3, [r2, #22]
		bt_conn_unref(conn);
   16d44:	e7ed      	b.n	16d22 <notify_cb+0xd2>
		} else if ((data->type == BT_GATT_CCC_NOTIFY) &&
   16d46:	2b01      	cmp	r3, #1
   16d48:	d1eb      	bne.n	16d22 <notify_cb+0xd2>
   16d4a:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16d4e:	07db      	lsls	r3, r3, #31
   16d50:	d5e7      	bpl.n	16d22 <notify_cb+0xd2>
			err = gatt_notify(conn, data->handle, data->nfy_params);
   16d52:	4620      	mov	r0, r4
   16d54:	692a      	ldr	r2, [r5, #16]
   16d56:	88a9      	ldrh	r1, [r5, #4]
   16d58:	f7ff fe74 	bl	16a44 <gatt_notify>
   16d5c:	4607      	mov	r7, r0
		bt_conn_unref(conn);
   16d5e:	4620      	mov	r0, r4
   16d60:	f7fd f876 	bl	13e50 <bt_conn_unref>
		if (err < 0) {
   16d64:	2f00      	cmp	r7, #0
   16d66:	dadf      	bge.n	16d28 <notify_cb+0xd8>
}
   16d68:	4648      	mov	r0, r9
   16d6a:	b005      	add	sp, #20
   16d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d70:	00015e45 	.word	0x00015e45
   16d74:	20008508 	.word	0x20008508
   16d78:	200214ed 	.word	0x200214ed
   16d7c:	0002d221 	.word	0x0002d221
   16d80:	0002e7c6 	.word	0x0002e7c6
   16d84:	0002a3f4 	.word	0x0002a3f4

00016d88 <bt_gatt_connected>:
	}
	return 0;
}

void bt_gatt_connected(struct bt_conn *conn)
{
   16d88:	b510      	push	{r4, lr}
   16d8a:	b086      	sub	sp, #24
   16d8c:	4604      	mov	r4, r0
	struct conn_data data;

	LOG_DBG("conn %p", conn);

	data.conn = conn;
   16d8e:	9004      	str	r0, [sp, #16]
	data.sec = BT_SECURITY_L1;
   16d90:	2001      	movs	r0, #1
		}

		settings_load_subtree_direct(key, ccc_set_direct, (void *)key);
	}

	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16d92:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16d96:	4a0f      	ldr	r2, [pc, #60]	; (16dd4 <bt_gatt_connected+0x4c>)
   16d98:	ab04      	add	r3, sp, #16
	data.sec = BT_SECURITY_L1;
   16d9a:	f88d 0014 	strb.w	r0, [sp, #20]
	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16d9e:	f010 fa12 	bl	271c6 <bt_gatt_foreach_attr>
	 * enabling encryption will fail.
	 */
	if (IS_ENABLED(CONFIG_BT_SMP) &&
	    (conn->role == BT_HCI_ROLE_CENTRAL ||
	     IS_ENABLED(CONFIG_BT_GATT_AUTO_SEC_REQ)) &&
	    bt_conn_get_security(conn) < data.sec) {
   16da2:	4620      	mov	r0, r4
   16da4:	f00f fb37 	bl	26416 <bt_conn_get_security>
   16da8:	f89d 1014 	ldrb.w	r1, [sp, #20]
	if (IS_ENABLED(CONFIG_BT_SMP) &&
   16dac:	4288      	cmp	r0, r1
   16dae:	d20e      	bcs.n	16dce <bt_gatt_connected+0x46>
		int err = bt_conn_set_security(conn, data.sec);
   16db0:	4620      	mov	r0, r4
   16db2:	f00f fb04 	bl	263be <bt_conn_set_security>

		if (err) {
   16db6:	b150      	cbz	r0, 16dce <bt_gatt_connected+0x46>
			LOG_WRN("Failed to set security for bonded peer (%d)", err);
   16db8:	4b07      	ldr	r3, [pc, #28]	; (16dd8 <bt_gatt_connected+0x50>)
   16dba:	9003      	str	r0, [sp, #12]
   16dbc:	9302      	str	r3, [sp, #8]
   16dbe:	2300      	movs	r3, #0
   16dc0:	2202      	movs	r2, #2
   16dc2:	4618      	mov	r0, r3
   16dc4:	e9cd 3300 	strd	r3, r3, [sp]
   16dc8:	4904      	ldr	r1, [pc, #16]	; (16ddc <bt_gatt_connected+0x54>)
   16dca:	f010 f961 	bl	27090 <z_log_msg_runtime_create.constprop.0>
	if (err) {
		LOG_WRN("MTU Exchange failed (err %d)", err);
	}
#endif /* CONFIG_BT_GATT_AUTO_UPDATE_MTU */
#endif /* CONFIG_BT_GATT_CLIENT */
}
   16dce:	b006      	add	sp, #24
   16dd0:	bd10      	pop	{r4, pc}
   16dd2:	bf00      	nop
   16dd4:	00016925 	.word	0x00016925
   16dd8:	0002e90e 	.word	0x0002e90e
   16ddc:	0002a3f4 	.word	0x0002a3f4

00016de0 <bt_gatt_att_max_mtu_changed>:

void bt_gatt_att_max_mtu_changed(struct bt_conn *conn, uint16_t tx, uint16_t rx)
{
   16de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16de2:	4605      	mov	r5, r0
   16de4:	460e      	mov	r6, r1
   16de6:	4617      	mov	r7, r2
	return list->head;
   16de8:	4b06      	ldr	r3, [pc, #24]	; (16e04 <bt_gatt_att_max_mtu_changed+0x24>)
   16dea:	681c      	ldr	r4, [r3, #0]
	struct bt_gatt_cb *cb;

	SYS_SLIST_FOR_EACH_CONTAINER(&callback_list, cb, node) {
   16dec:	b14c      	cbz	r4, 16e02 <bt_gatt_att_max_mtu_changed+0x22>
		if (cb->att_mtu_updated) {
   16dee:	f854 3c04 	ldr.w	r3, [r4, #-4]
	SYS_SLIST_FOR_EACH_CONTAINER(&callback_list, cb, node) {
   16df2:	3c04      	subs	r4, #4
		if (cb->att_mtu_updated) {
   16df4:	b11b      	cbz	r3, 16dfe <bt_gatt_att_max_mtu_changed+0x1e>
			cb->att_mtu_updated(conn, tx, rx);
   16df6:	463a      	mov	r2, r7
   16df8:	4631      	mov	r1, r6
   16dfa:	4628      	mov	r0, r5
   16dfc:	4798      	blx	r3
	return node->next;
   16dfe:	6864      	ldr	r4, [r4, #4]
   16e00:	e7f4      	b.n	16dec <bt_gatt_att_max_mtu_changed+0xc>
		}
	}
}
   16e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16e04:	20021108 	.word	0x20021108

00016e08 <bt_gatt_encrypt_change>:

void bt_gatt_encrypt_change(struct bt_conn *conn)
{
   16e08:	b507      	push	{r0, r1, r2, lr}
	struct conn_data data;

	LOG_DBG("conn %p", conn);

	data.conn = conn;
   16e0a:	9000      	str	r0, [sp, #0]
	data.sec = BT_SECURITY_L1;
   16e0c:	2001      	movs	r0, #1

	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16e0e:	466b      	mov	r3, sp
   16e10:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16e14:	4a03      	ldr	r2, [pc, #12]	; (16e24 <bt_gatt_encrypt_change+0x1c>)
	data.sec = BT_SECURITY_L1;
   16e16:	f88d 0004 	strb.w	r0, [sp, #4]
	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16e1a:	f010 f9d4 	bl	271c6 <bt_gatt_foreach_attr>
}
   16e1e:	b003      	add	sp, #12
   16e20:	f85d fb04 	ldr.w	pc, [sp], #4
   16e24:	00016925 	.word	0x00016925

00016e28 <bt_gatt_disconnected>:

	return 0;
}

void bt_gatt_disconnected(struct bt_conn *conn)
{
   16e28:	b570      	push	{r4, r5, r6, lr}
   16e2a:	4604      	mov	r4, r0
	LOG_DBG("conn %p", conn);
	bt_gatt_foreach_attr(0x0001, 0xffff, disconnected_cb, conn);
   16e2c:	4603      	mov	r3, r0
   16e2e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16e32:	2001      	movs	r0, #1
   16e34:	4a0d      	ldr	r2, [pc, #52]	; (16e6c <bt_gatt_disconnected+0x44>)
   16e36:	f010 f9c6 	bl	271c6 <bt_gatt_foreach_attr>
	cfg = find_cf_cfg(conn);
   16e3a:	4620      	mov	r0, r4
   16e3c:	f7fe ff7a 	bl	15d34 <find_cf_cfg>
	if (!cfg) {
   16e40:	4605      	mov	r5, r0
   16e42:	b188      	cbz	r0, 16e68 <bt_gatt_disconnected+0x40>
	if (!bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   16e44:	f104 0690 	add.w	r6, r4, #144	; 0x90
   16e48:	4631      	mov	r1, r6
   16e4a:	7a20      	ldrb	r0, [r4, #8]
   16e4c:	f00f f80a 	bl	25e64 <bt_addr_le_is_bonded>
   16e50:	b920      	cbnz	r0, 16e5c <bt_gatt_disconnected+0x34>
		clear_cf_cfg(cfg);
   16e52:	4628      	mov	r0, r5
#endif /* CONFIG_BT_GATT_CLIENT */

#if defined(CONFIG_BT_GATT_CACHING)
	remove_cf_cfg(conn);
#endif
}
   16e54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		clear_cf_cfg(cfg);
   16e58:	f7ff b858 	b.w	15f0c <clear_cf_cfg>
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   16e5c:	4631      	mov	r1, r6
   16e5e:	1c68      	adds	r0, r5, #1
}
   16e60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   16e64:	f010 b880 	b.w	26f68 <bt_addr_le_copy>
}
   16e68:	bd70      	pop	{r4, r5, r6, pc}
   16e6a:	bf00      	nop
   16e6c:	00016041 	.word	0x00016041

00016e70 <smp_find>:

	return 0;
}

static struct bt_smp *smp_find(int flag)
{
   16e70:	b508      	push	{r3, lr}
	for (int i = 0; i < ARRAY_SIZE(bt_smp_pool); i++) {
		if (atomic_test_bit(bt_smp_pool[i].flags, flag)) {
   16e72:	4b05      	ldr	r3, [pc, #20]	; (16e88 <smp_find+0x18>)
{
   16e74:	4601      	mov	r1, r0
		if (atomic_test_bit(bt_smp_pool[i].flags, flag)) {
   16e76:	4618      	mov	r0, r3
   16e78:	f010 fa24 	bl	272c4 <atomic_test_bit>
			return &bt_smp_pool[i];
		}
	}

	return NULL;
   16e7c:	3b04      	subs	r3, #4
   16e7e:	2800      	cmp	r0, #0
}
   16e80:	bf14      	ite	ne
   16e82:	4618      	movne	r0, r3
   16e84:	2000      	moveq	r0, #0
   16e86:	bd08      	pop	{r3, pc}
   16e88:	20009984 	.word	0x20009984

00016e8c <latch_auth_cb>:
	atomic_ptr_cas(&smp->auth_cb, BT_SMP_AUTH_CB_UNINITIALIZED, (atomic_ptr_val_t)bt_auth);
   16e8c:	4b08      	ldr	r3, [pc, #32]	; (16eb0 <latch_auth_cb+0x24>)
   16e8e:	f500 70d8 	add.w	r0, r0, #432	; 0x1b0
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   16e92:	681a      	ldr	r2, [r3, #0]
   16e94:	4b07      	ldr	r3, [pc, #28]	; (16eb4 <latch_auth_cb+0x28>)
   16e96:	e8d0 1fef 	ldaex	r1, [r0]
   16e9a:	4299      	cmp	r1, r3
   16e9c:	d104      	bne.n	16ea8 <latch_auth_cb+0x1c>
   16e9e:	e8c0 2fec 	stlex	ip, r2, [r0]
   16ea2:	f1bc 0f00 	cmp.w	ip, #0
   16ea6:	d1f6      	bne.n	16e96 <latch_auth_cb+0xa>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   16ea8:	e8d0 0faf 	lda	r0, [r0]
}
   16eac:	4770      	bx	lr
   16eae:	bf00      	nop
   16eb0:	20020fe8 	.word	0x20020fe8
   16eb4:	20009980 	.word	0x20009980

00016eb8 <get_io_capa>:
{
   16eb8:	b508      	push	{r3, lr}
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   16eba:	f7ff ffe7 	bl	16e8c <latch_auth_cb>
	if (!smp_auth_cb) {
   16ebe:	4603      	mov	r3, r0
   16ec0:	b1c8      	cbz	r0, 16ef6 <get_io_capa+0x3e>
	if (smp_auth_cb->passkey_display && smp_auth_cb->passkey_entry &&
   16ec2:	e9d0 1200 	ldrd	r1, r2, [r0]
   16ec6:	b921      	cbnz	r1, 16ed2 <get_io_capa+0x1a>
			return BT_SMP_IO_KEYBOARD_ONLY;
   16ec8:	2a00      	cmp	r2, #0
   16eca:	bf0c      	ite	eq
   16ecc:	2003      	moveq	r0, #3
   16ece:	2002      	movne	r0, #2
   16ed0:	e010      	b.n	16ef4 <get_io_capa+0x3c>
	if (smp_auth_cb->passkey_display && smp_auth_cb->passkey_entry &&
   16ed2:	b132      	cbz	r2, 16ee2 <get_io_capa+0x2a>
   16ed4:	6883      	ldr	r3, [r0, #8]
   16ed6:	b913      	cbnz	r3, 16ede <get_io_capa+0x26>
	    (smp_auth_cb->passkey_confirm || !sc_supported)) {
   16ed8:	4b09      	ldr	r3, [pc, #36]	; (16f00 <get_io_capa+0x48>)
   16eda:	781b      	ldrb	r3, [r3, #0]
   16edc:	b933      	cbnz	r3, 16eec <get_io_capa+0x34>
		return BT_SMP_IO_KEYBOARD_DISPLAY;
   16ede:	2004      	movs	r0, #4
   16ee0:	e008      	b.n	16ef4 <get_io_capa+0x3c>
	if (sc_supported && smp_auth_cb->passkey_display &&
   16ee2:	4907      	ldr	r1, [pc, #28]	; (16f00 <get_io_capa+0x48>)
   16ee4:	7808      	ldrb	r0, [r1, #0]
   16ee6:	b128      	cbz	r0, 16ef4 <get_io_capa+0x3c>
   16ee8:	689b      	ldr	r3, [r3, #8]
   16eea:	b933      	cbnz	r3, 16efa <get_io_capa+0x42>
	if (smp_auth_cb->passkey_entry) {
   16eec:	3a00      	subs	r2, #0
   16eee:	bf18      	it	ne
   16ef0:	2201      	movne	r2, #1
   16ef2:	0050      	lsls	r0, r2, #1
}
   16ef4:	bd08      	pop	{r3, pc}
		return BT_SMP_IO_NO_INPUT_OUTPUT;
   16ef6:	2003      	movs	r0, #3
   16ef8:	e7fc      	b.n	16ef4 <get_io_capa+0x3c>
		return BT_SMP_IO_DISPLAY_YESNO;
   16efa:	2001      	movs	r0, #1
   16efc:	e7fa      	b.n	16ef4 <get_io_capa+0x3c>
   16efe:	bf00      	nop
   16f00:	20021dbf 	.word	0x20021dbf

00016f04 <get_auth>:
{
   16f04:	b510      	push	{r4, lr}
	if (sc_supported) {
   16f06:	4b0c      	ldr	r3, [pc, #48]	; (16f38 <get_auth+0x34>)
   16f08:	781b      	ldrb	r3, [r3, #0]
   16f0a:	b17b      	cbz	r3, 16f2c <get_auth+0x28>
		auth &= BT_SMP_AUTH_MASK_SC;
   16f0c:	f001 040f 	and.w	r4, r1, #15
	if ((get_io_capa(smp) == BT_SMP_IO_NO_INPUT_OUTPUT) ||
   16f10:	f7ff ffd2 	bl	16eb8 <get_io_capa>
	if (bondable) {
   16f14:	4b09      	ldr	r3, [pc, #36]	; (16f3c <get_auth+0x38>)
	if ((get_io_capa(smp) == BT_SMP_IO_NO_INPUT_OUTPUT) ||
   16f16:	2803      	cmp	r0, #3
	if (bondable) {
   16f18:	781b      	ldrb	r3, [r3, #0]
		auth &= ~(BT_SMP_AUTH_MITM);
   16f1a:	bf0c      	ite	eq
   16f1c:	f004 040b 	andeq.w	r4, r4, #11
		auth |= BT_SMP_AUTH_MITM;
   16f20:	f044 0404 	orrne.w	r4, r4, #4
	if (bondable) {
   16f24:	b12b      	cbz	r3, 16f32 <get_auth+0x2e>
		auth |= BT_SMP_AUTH_BONDING;
   16f26:	f044 0001 	orr.w	r0, r4, #1
}
   16f2a:	bd10      	pop	{r4, pc}
		auth &= BT_SMP_AUTH_MASK;
   16f2c:	f001 0407 	and.w	r4, r1, #7
   16f30:	e7ee      	b.n	16f10 <get_auth+0xc>
		auth &= ~BT_SMP_AUTH_BONDING;
   16f32:	f004 00fe 	and.w	r0, r4, #254	; 0xfe
   16f36:	e7f8      	b.n	16f2a <get_auth+0x26>
   16f38:	20021dbf 	.word	0x20021dbf
   16f3c:	200089e6 	.word	0x200089e6

00016f40 <bt_smp_accept>:
		conn->le.keys->flags &= ~BT_KEYS_SC;
	}
}

static int bt_smp_accept(struct bt_conn *conn, struct bt_l2cap_chan **chan)
{
   16f40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_DBG("conn %p handle %u", conn, conn->handle);

	for (i = 0; i < ARRAY_SIZE(bt_smp_pool); i++) {
		struct bt_smp *smp = &bt_smp_pool[i];

		if (smp->chan.chan.conn) {
   16f42:	4b0d      	ldr	r3, [pc, #52]	; (16f78 <bt_smp_accept+0x38>)
{
   16f44:	4602      	mov	r2, r0
		if (smp->chan.chan.conn) {
   16f46:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
   16f4a:	b930      	cbnz	r0, 16f5a <bt_smp_accept+0x1a>
			continue;
		}

		smp->chan.chan.ops = &ops;
   16f4c:	4a0b      	ldr	r2, [pc, #44]	; (16f7c <bt_smp_accept+0x3c>)

		*chan = &smp->chan.chan;
   16f4e:	33ec      	adds	r3, #236	; 0xec
		smp->chan.chan.ops = &ops;
   16f50:	605a      	str	r2, [r3, #4]
		*chan = &smp->chan.chan;
   16f52:	600b      	str	r3, [r1, #0]
	}

	LOG_ERR("No available SMP context for conn %p", conn);

	return -ENOMEM;
}
   16f54:	b005      	add	sp, #20
   16f56:	f85d fb04 	ldr.w	pc, [sp], #4
	LOG_ERR("No available SMP context for conn %p", conn);
   16f5a:	4b09      	ldr	r3, [pc, #36]	; (16f80 <bt_smp_accept+0x40>)
   16f5c:	9203      	str	r2, [sp, #12]
   16f5e:	9302      	str	r3, [sp, #8]
   16f60:	2300      	movs	r3, #0
   16f62:	2201      	movs	r2, #1
   16f64:	4618      	mov	r0, r3
   16f66:	e9cd 3300 	strd	r3, r3, [sp]
   16f6a:	4906      	ldr	r1, [pc, #24]	; (16f84 <bt_smp_accept+0x44>)
   16f6c:	f010 fa02 	bl	27374 <z_log_msg_runtime_create.constprop.0>
   16f70:	f06f 000b 	mvn.w	r0, #11
   16f74:	e7ee      	b.n	16f54 <bt_smp_accept+0x14>
   16f76:	bf00      	nop
   16f78:	20009980 	.word	0x20009980
   16f7c:	0002af4c 	.word	0x0002af4c
   16f80:	0002e949 	.word	0x0002e949
   16f84:	0002a43c 	.word	0x0002a43c

00016f88 <smp_chan_get>:
{
   16f88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_SMP);
   16f8a:	2106      	movs	r1, #6
   16f8c:	f00f fb0f 	bl	265ae <bt_l2cap_le_lookup_rx_cid>
	if (!chan) {
   16f90:	4604      	mov	r4, r0
   16f92:	b958      	cbnz	r0, 16fac <smp_chan_get+0x24>
		LOG_ERR("Unable to find SMP channel");
   16f94:	4b07      	ldr	r3, [pc, #28]	; (16fb4 <smp_chan_get+0x2c>)
   16f96:	2201      	movs	r2, #1
   16f98:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16f9c:	4906      	ldr	r1, [pc, #24]	; (16fb8 <smp_chan_get+0x30>)
   16f9e:	4603      	mov	r3, r0
   16fa0:	9000      	str	r0, [sp, #0]
   16fa2:	f010 f9e7 	bl	27374 <z_log_msg_runtime_create.constprop.0>
}
   16fa6:	4620      	mov	r0, r4
   16fa8:	b004      	add	sp, #16
   16faa:	bd10      	pop	{r4, pc}
	return CONTAINER_OF(chan, struct bt_smp, chan);
   16fac:	f1a0 04ec 	sub.w	r4, r0, #236	; 0xec
   16fb0:	e7f9      	b.n	16fa6 <smp_chan_get+0x1e>
   16fb2:	bf00      	nop
   16fb4:	0002e96e 	.word	0x0002e96e
   16fb8:	0002a43c 	.word	0x0002a43c

00016fbc <smp_init>:
{
   16fbc:	b538      	push	{r3, r4, r5, lr}
   16fbe:	4605      	mov	r5, r0
__ssp_bos_icheck3(memset, void *, int)
   16fc0:	22ec      	movs	r2, #236	; 0xec
   16fc2:	2100      	movs	r1, #0
   16fc4:	f012 fac1 	bl	2954a <memset>
	if (bt_rand(smp->prnd, 16)) {
   16fc8:	2110      	movs	r1, #16
   16fca:	f105 0027 	add.w	r0, r5, #39	; 0x27
   16fce:	f7fc fad5 	bl	1357c <bt_rand>
   16fd2:	4604      	mov	r4, r0
   16fd4:	b948      	cbnz	r0, 16fea <smp_init+0x2e>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_FAIL);
   16fd6:	2105      	movs	r1, #5
   16fd8:	4628      	mov	r0, r5
   16fda:	f010 f9da 	bl	27392 <atomic_set_bit>
	sc_public_key = bt_pub_key_get();
   16fde:	f7fc fb7f 	bl	136e0 <bt_pub_key_get>
   16fe2:	4b03      	ldr	r3, [pc, #12]	; (16ff0 <smp_init+0x34>)
   16fe4:	6018      	str	r0, [r3, #0]
}
   16fe6:	4620      	mov	r0, r4
   16fe8:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   16fea:	2408      	movs	r4, #8
   16fec:	e7fb      	b.n	16fe6 <smp_init+0x2a>
   16fee:	bf00      	nop
   16ff0:	20021110 	.word	0x20021110

00016ff4 <smp_dhkey_generate>:
{
   16ff4:	b530      	push	{r4, r5, lr}
   16ff6:	4604      	mov	r4, r0
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   16ff8:	1d05      	adds	r5, r0, #4
   16ffa:	2108      	movs	r1, #8
   16ffc:	4628      	mov	r0, r5
{
   16ffe:	b085      	sub	sp, #20
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   17000:	f010 f9c7 	bl	27392 <atomic_set_bit>
	err = bt_dh_key_gen(smp->pkey, bt_smp_dhkey_ready);
   17004:	490b      	ldr	r1, [pc, #44]	; (17034 <smp_dhkey_generate+0x40>)
   17006:	f104 0057 	add.w	r0, r4, #87	; 0x57
   1700a:	f7fc fb77 	bl	136fc <bt_dh_key_gen>
	if (err) {
   1700e:	b170      	cbz	r0, 1702e <smp_dhkey_generate+0x3a>
		atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   17010:	2108      	movs	r1, #8
   17012:	4628      	mov	r0, r5
   17014:	f010 f97d 	bl	27312 <atomic_clear_bit>
		LOG_ERR("Failed to generate DHKey");
   17018:	4b07      	ldr	r3, [pc, #28]	; (17038 <smp_dhkey_generate+0x44>)
   1701a:	2201      	movs	r2, #1
   1701c:	9302      	str	r3, [sp, #8]
   1701e:	2300      	movs	r3, #0
   17020:	4906      	ldr	r1, [pc, #24]	; (1703c <smp_dhkey_generate+0x48>)
   17022:	4618      	mov	r0, r3
   17024:	e9cd 3300 	strd	r3, r3, [sp]
   17028:	f010 f9a4 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   1702c:	2008      	movs	r0, #8
}
   1702e:	b005      	add	sp, #20
   17030:	bd30      	pop	{r4, r5, pc}
   17032:	bf00      	nop
   17034:	0002776b 	.word	0x0002776b
   17038:	0002e989 	.word	0x0002e989
   1703c:	0002a43c 	.word	0x0002a43c

00017040 <smp_ident_info>:
{
   17040:	b5f0      	push	{r4, r5, r6, r7, lr}
   17042:	460b      	mov	r3, r1
   17044:	4606      	mov	r6, r0
   17046:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   17048:	210d      	movs	r1, #13
   1704a:	3004      	adds	r0, #4
   1704c:	f010 f93a 	bl	272c4 <atomic_test_bit>
   17050:	b330      	cbz	r0, 170a0 <smp_ident_info+0x60>
		struct bt_smp_ident_info *req = (void *)buf->data;
   17052:	68dd      	ldr	r5, [r3, #12]
		struct bt_conn *conn = smp->chan.chan.conn;
   17054:	f8d6 30ec 	ldr.w	r3, [r6, #236]	; 0xec
		keys = bt_keys_get_type(BT_KEYS_IRK, conn->id, &conn->le.dst);
   17058:	2002      	movs	r0, #2
   1705a:	f103 0790 	add.w	r7, r3, #144	; 0x90
   1705e:	463a      	mov	r2, r7
   17060:	7a19      	ldrb	r1, [r3, #8]
   17062:	f001 fcbf 	bl	189e4 <bt_keys_get_type>
		if (!keys) {
   17066:	4604      	mov	r4, r0
   17068:	b980      	cbnz	r0, 1708c <smp_ident_info+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   1706a:	4638      	mov	r0, r7
   1706c:	f7f9 fef8 	bl	10e60 <bt_addr_le_str>
   17070:	4b0e      	ldr	r3, [pc, #56]	; (170ac <smp_ident_info+0x6c>)
   17072:	9003      	str	r0, [sp, #12]
   17074:	e9cd 4301 	strd	r4, r3, [sp, #4]
   17078:	4620      	mov	r0, r4
   1707a:	4623      	mov	r3, r4
   1707c:	2201      	movs	r2, #1
   1707e:	490c      	ldr	r1, [pc, #48]	; (170b0 <smp_ident_info+0x70>)
   17080:	9400      	str	r4, [sp, #0]
   17082:	f010 f977 	bl	27374 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   17086:	2008      	movs	r0, #8
}
   17088:	b005      	add	sp, #20
   1708a:	bdf0      	pop	{r4, r5, r6, r7, pc}
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1708c:	462b      	mov	r3, r5
   1708e:	342a      	adds	r4, #42	; 0x2a
   17090:	f105 0210 	add.w	r2, r5, #16
   17094:	f853 1b04 	ldr.w	r1, [r3], #4
   17098:	4293      	cmp	r3, r2
   1709a:	f844 1b04 	str.w	r1, [r4], #4
   1709e:	d1f9      	bne.n	17094 <smp_ident_info+0x54>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_ADDR_INFO);
   170a0:	4630      	mov	r0, r6
   170a2:	2109      	movs	r1, #9
   170a4:	f010 f975 	bl	27392 <atomic_set_bit>
	return 0;
   170a8:	2000      	movs	r0, #0
   170aa:	e7ed      	b.n	17088 <smp_ident_info+0x48>
   170ac:	0002e9a2 	.word	0x0002e9a2
   170b0:	0002a43c 	.word	0x0002a43c

000170b4 <smp_encrypt_info>:
{
   170b4:	b5f0      	push	{r4, r5, r6, r7, lr}
   170b6:	460b      	mov	r3, r1
   170b8:	4606      	mov	r6, r0
   170ba:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   170bc:	210d      	movs	r1, #13
   170be:	3004      	adds	r0, #4
   170c0:	f010 f900 	bl	272c4 <atomic_test_bit>
   170c4:	b330      	cbz	r0, 17114 <smp_encrypt_info+0x60>
		struct bt_smp_encrypt_info *req = (void *)buf->data;
   170c6:	68dd      	ldr	r5, [r3, #12]
		struct bt_conn *conn = smp->chan.chan.conn;
   170c8:	f8d6 30ec 	ldr.w	r3, [r6, #236]	; 0xec
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   170cc:	2004      	movs	r0, #4
   170ce:	f103 0790 	add.w	r7, r3, #144	; 0x90
   170d2:	463a      	mov	r2, r7
   170d4:	7a19      	ldrb	r1, [r3, #8]
   170d6:	f001 fc85 	bl	189e4 <bt_keys_get_type>
		if (!keys) {
   170da:	4604      	mov	r4, r0
   170dc:	b980      	cbnz	r0, 17100 <smp_encrypt_info+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   170de:	4638      	mov	r0, r7
   170e0:	f7f9 febe 	bl	10e60 <bt_addr_le_str>
   170e4:	4b0e      	ldr	r3, [pc, #56]	; (17120 <smp_encrypt_info+0x6c>)
   170e6:	9003      	str	r0, [sp, #12]
   170e8:	e9cd 4301 	strd	r4, r3, [sp, #4]
   170ec:	4620      	mov	r0, r4
   170ee:	4623      	mov	r3, r4
   170f0:	2201      	movs	r2, #1
   170f2:	490c      	ldr	r1, [pc, #48]	; (17124 <smp_encrypt_info+0x70>)
   170f4:	9400      	str	r4, [sp, #0]
   170f6:	f010 f93d 	bl	27374 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   170fa:	2008      	movs	r0, #8
}
   170fc:	b005      	add	sp, #20
   170fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17100:	462b      	mov	r3, r5
   17102:	341a      	adds	r4, #26
   17104:	f105 0210 	add.w	r2, r5, #16
   17108:	f853 1b04 	ldr.w	r1, [r3], #4
   1710c:	4293      	cmp	r3, r2
   1710e:	f844 1b04 	str.w	r1, [r4], #4
   17112:	d1f9      	bne.n	17108 <smp_encrypt_info+0x54>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_CENTRAL_IDENT);
   17114:	4630      	mov	r0, r6
   17116:	2107      	movs	r1, #7
   17118:	f010 f93b 	bl	27392 <atomic_set_bit>
	return 0;
   1711c:	2000      	movs	r0, #0
   1711e:	e7ed      	b.n	170fc <smp_encrypt_info+0x48>
   17120:	0002e9a2 	.word	0x0002e9a2
   17124:	0002a43c 	.word	0x0002a43c

00017128 <smp_send_pairing_confirm>:
{
   17128:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	switch (smp->method) {
   1712a:	7a04      	ldrb	r4, [r0, #8]
{
   1712c:	4605      	mov	r5, r0
	switch (smp->method) {
   1712e:	2c02      	cmp	r4, #2
   17130:	d823      	bhi.n	1717a <smp_send_pairing_confirm+0x52>
   17132:	b144      	cbz	r4, 17146 <smp_send_pairing_confirm+0x1e>
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17134:	f890 30dc 	ldrb.w	r3, [r0, #220]	; 0xdc
   17138:	f8d0 40d8 	ldr.w	r4, [r0, #216]	; 0xd8
   1713c:	40dc      	lsrs	r4, r3
   1713e:	f004 0401 	and.w	r4, r4, #1
		r |= 0x80;
   17142:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   17146:	2103      	movs	r1, #3
   17148:	4628      	mov	r0, r5
   1714a:	f010 f932 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!buf) {
   1714e:	4606      	mov	r6, r0
   17150:	b308      	cbz	r0, 17196 <smp_send_pairing_confirm+0x6e>
   17152:	2110      	movs	r1, #16
   17154:	300c      	adds	r0, #12
   17156:	f002 f8b7 	bl	192c8 <net_buf_simple_add>
	if (bt_crypto_f4(sc_public_key, smp->pkey, smp->prnd, r, req->val)) {
   1715a:	9000      	str	r0, [sp, #0]
   1715c:	4816      	ldr	r0, [pc, #88]	; (171b8 <smp_send_pairing_confirm+0x90>)
   1715e:	4623      	mov	r3, r4
   17160:	6800      	ldr	r0, [r0, #0]
   17162:	f105 0227 	add.w	r2, r5, #39	; 0x27
   17166:	f105 0157 	add.w	r1, r5, #87	; 0x57
   1716a:	f010 fba4 	bl	278b6 <bt_crypto_f4>
   1716e:	4604      	mov	r4, r0
   17170:	b1b0      	cbz	r0, 171a0 <smp_send_pairing_confirm+0x78>
		net_buf_unref(buf);
   17172:	4630      	mov	r0, r6
   17174:	f001 ff86 	bl	19084 <net_buf_unref>
		return BT_SMP_ERR_UNSPECIFIED;
   17178:	e00d      	b.n	17196 <smp_send_pairing_confirm+0x6e>
	switch (smp->method) {
   1717a:	2c03      	cmp	r4, #3
   1717c:	f04f 0300 	mov.w	r3, #0
   17180:	d00c      	beq.n	1719c <smp_send_pairing_confirm+0x74>
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17182:	4a0e      	ldr	r2, [pc, #56]	; (171bc <smp_send_pairing_confirm+0x94>)
   17184:	4618      	mov	r0, r3
   17186:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1718a:	490d      	ldr	r1, [pc, #52]	; (171c0 <smp_send_pairing_confirm+0x98>)
   1718c:	2201      	movs	r2, #1
	switch (smp->method) {
   1718e:	9403      	str	r4, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17190:	9300      	str	r3, [sp, #0]
   17192:	f010 f8ef 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17196:	2008      	movs	r0, #8
}
   17198:	b004      	add	sp, #16
   1719a:	bd70      	pop	{r4, r5, r6, pc}
	switch (smp->method) {
   1719c:	461c      	mov	r4, r3
   1719e:	e7d2      	b.n	17146 <smp_send_pairing_confirm+0x1e>
	smp_send(smp, buf, NULL, NULL);
   171a0:	4602      	mov	r2, r0
   171a2:	4631      	mov	r1, r6
   171a4:	4628      	mov	r0, r5
   171a6:	f010 f8c8 	bl	2733a <smp_send.constprop.0>
	atomic_clear_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   171aa:	1d28      	adds	r0, r5, #4
   171ac:	4621      	mov	r1, r4
   171ae:	f010 f8b0 	bl	27312 <atomic_clear_bit>
	return 0;
   171b2:	4620      	mov	r0, r4
   171b4:	e7f0      	b.n	17198 <smp_send_pairing_confirm+0x70>
   171b6:	bf00      	nop
   171b8:	20021110 	.word	0x20021110
   171bc:	0002e9bc 	.word	0x0002e9bc
   171c0:	0002a43c 	.word	0x0002a43c

000171c4 <smp_public_key_periph>:
{
   171c4:	b5f0      	push	{r4, r5, r6, r7, lr}
   171c6:	4604      	mov	r4, r0
   171c8:	b085      	sub	sp, #20
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   171ca:	f7ff fe5f 	bl	16e8c <latch_auth_cb>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   171ce:	1d25      	adds	r5, r4, #4
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   171d0:	4606      	mov	r6, r0
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   171d2:	210e      	movs	r1, #14
   171d4:	4628      	mov	r0, r5
   171d6:	f010 f875 	bl	272c4 <atomic_test_bit>
   171da:	b990      	cbnz	r0, 17202 <smp_public_key_periph+0x3e>
	    memcmp(smp->pkey, sc_public_key, BT_PUB_KEY_COORD_LEN) == 0) {
   171dc:	4b51      	ldr	r3, [pc, #324]	; (17324 <smp_public_key_periph+0x160>)
   171de:	2220      	movs	r2, #32
   171e0:	6819      	ldr	r1, [r3, #0]
   171e2:	f104 0057 	add.w	r0, r4, #87	; 0x57
   171e6:	f012 f966 	bl	294b6 <memcmp>
   171ea:	4603      	mov	r3, r0
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   171ec:	b948      	cbnz	r0, 17202 <smp_public_key_periph+0x3e>
		LOG_WRN("Remote public key rejected");
   171ee:	4a4e      	ldr	r2, [pc, #312]	; (17328 <smp_public_key_periph+0x164>)
   171f0:	494e      	ldr	r1, [pc, #312]	; (1732c <smp_public_key_periph+0x168>)
   171f2:	e9cd 0201 	strd	r0, r2, [sp, #4]
   171f6:	9000      	str	r0, [sp, #0]
   171f8:	2202      	movs	r2, #2
   171fa:	f010 f8bb 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   171fe:	2008      	movs	r0, #8
   17200:	e034      	b.n	1726c <smp_public_key_periph+0xa8>
	req_buf = smp_create_pdu(smp, BT_SMP_CMD_PUBLIC_KEY, sizeof(*req));
   17202:	210c      	movs	r1, #12
   17204:	4620      	mov	r0, r4
   17206:	f010 f8d4 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!req_buf) {
   1720a:	4607      	mov	r7, r0
   1720c:	2800      	cmp	r0, #0
   1720e:	d0f6      	beq.n	171fe <smp_public_key_periph+0x3a>
   17210:	2140      	movs	r1, #64	; 0x40
   17212:	300c      	adds	r0, #12
   17214:	f002 f858 	bl	192c8 <net_buf_simple_add>
	memcpy(req->x, sc_public_key, sizeof(req->x));
   17218:	4b42      	ldr	r3, [pc, #264]	; (17324 <smp_public_key_periph+0x160>)
   1721a:	4602      	mov	r2, r0
   1721c:	681b      	ldr	r3, [r3, #0]
   1721e:	4601      	mov	r1, r0
   17220:	f103 0020 	add.w	r0, r3, #32
   17224:	f853 cb04 	ldr.w	ip, [r3], #4
   17228:	4283      	cmp	r3, r0
   1722a:	f841 cb04 	str.w	ip, [r1], #4
   1722e:	d1f9      	bne.n	17224 <smp_public_key_periph+0x60>
   17230:	3220      	adds	r2, #32
   17232:	f103 0120 	add.w	r1, r3, #32
   17236:	f853 0b04 	ldr.w	r0, [r3], #4
   1723a:	428b      	cmp	r3, r1
   1723c:	f842 0b04 	str.w	r0, [r2], #4
   17240:	d1f9      	bne.n	17236 <smp_public_key_periph+0x72>
	smp_send(smp, req_buf, NULL, NULL);
   17242:	2200      	movs	r2, #0
   17244:	4639      	mov	r1, r7
   17246:	4620      	mov	r0, r4
   17248:	f010 f877 	bl	2733a <smp_send.constprop.0>
	switch (smp->method) {
   1724c:	7a23      	ldrb	r3, [r4, #8]
   1724e:	2b05      	cmp	r3, #5
   17250:	d85a      	bhi.n	17308 <smp_public_key_periph+0x144>
   17252:	e8df f003 	tbb	[pc, r3]
   17256:	3903      	.short	0x3903
   17258:	5659030d 	.word	0x5659030d
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   1725c:	2104      	movs	r1, #4
   1725e:	4620      	mov	r0, r4
   17260:	f010 f897 	bl	27392 <atomic_set_bit>
		err = smp_send_pairing_confirm(smp);
   17264:	f7ff ff60 	bl	17128 <smp_send_pairing_confirm>
		if (err) {
   17268:	2800      	cmp	r0, #0
   1726a:	d03c      	beq.n	172e6 <smp_public_key_periph+0x122>
}
   1726c:	b005      	add	sp, #20
   1726e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17270:	4620      	mov	r0, r4
	struct bt_conn *conn = smp->chan.chan.conn;
   17272:	f8d4 70ec 	ldr.w	r7, [r4, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17276:	f7ff fe09 	bl	16e8c <latch_auth_cb>
		if (bt_rand(&smp->passkey, sizeof(smp->passkey))) {
   1727a:	2104      	movs	r1, #4
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1727c:	4606      	mov	r6, r0
		if (bt_rand(&smp->passkey, sizeof(smp->passkey))) {
   1727e:	f104 00d8 	add.w	r0, r4, #216	; 0xd8
   17282:	f7fc f97b 	bl	1357c <bt_rand>
   17286:	2800      	cmp	r0, #0
   17288:	d1b9      	bne.n	171fe <smp_public_key_periph+0x3a>
		smp->passkey %= 1000000;
   1728a:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
   1728e:	4a28      	ldr	r2, [pc, #160]	; (17330 <smp_public_key_periph+0x16c>)
	smp->passkey_round = 0U;
   17290:	f884 00dc 	strb.w	r0, [r4, #220]	; 0xdc
		smp->passkey %= 1000000;
   17294:	fbb3 f1f2 	udiv	r1, r3, r2
   17298:	fb02 3311 	mls	r3, r2, r1, r3
   1729c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
	if (smp_auth_cb && smp_auth_cb->passkey_display) {
   172a0:	b156      	cbz	r6, 172b8 <smp_public_key_periph+0xf4>
   172a2:	6833      	ldr	r3, [r6, #0]
   172a4:	b143      	cbz	r3, 172b8 <smp_public_key_periph+0xf4>
		atomic_set_bit(smp->flags, SMP_FLAG_DISPLAY);
   172a6:	210b      	movs	r1, #11
   172a8:	4628      	mov	r0, r5
   172aa:	f010 f872 	bl	27392 <atomic_set_bit>
		smp_auth_cb->passkey_display(conn, smp->passkey);
   172ae:	4638      	mov	r0, r7
   172b0:	6833      	ldr	r3, [r6, #0]
   172b2:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
   172b6:	4798      	blx	r3
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   172b8:	2103      	movs	r1, #3
   172ba:	4620      	mov	r0, r4
   172bc:	f010 f869 	bl	27392 <atomic_set_bit>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   172c0:	210e      	movs	r1, #14
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   172c2:	f010 f866 	bl	27392 <atomic_set_bit>
		break;
   172c6:	e00e      	b.n	172e6 <smp_public_key_periph+0x122>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   172c8:	4620      	mov	r0, r4
   172ca:	2103      	movs	r1, #3
   172cc:	f010 f861 	bl	27392 <atomic_set_bit>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   172d0:	210e      	movs	r1, #14
   172d2:	f010 f85e 	bl	27392 <atomic_set_bit>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   172d6:	4628      	mov	r0, r5
   172d8:	210a      	movs	r1, #10
   172da:	f010 f85a 	bl	27392 <atomic_set_bit>
		smp_auth_cb->passkey_entry(smp->chan.chan.conn);
   172de:	6873      	ldr	r3, [r6, #4]
   172e0:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   172e4:	4798      	blx	r3
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_PENDING);
   172e6:	4628      	mov	r0, r5
   172e8:	2107      	movs	r1, #7
   172ea:	f010 f852 	bl	27392 <atomic_set_bit>
	if (!smp_find(SMP_FLAG_DHKEY_GEN)) {
   172ee:	2008      	movs	r0, #8
   172f0:	f7ff fdbe 	bl	16e70 <smp_find>
   172f4:	b9a0      	cbnz	r0, 17320 <smp_public_key_periph+0x15c>
		return smp_dhkey_generate(smp);
   172f6:	4620      	mov	r0, r4
}
   172f8:	b005      	add	sp, #20
   172fa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		return smp_dhkey_generate(smp);
   172fe:	f7ff be79 	b.w	16ff4 <smp_dhkey_generate>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   17302:	2104      	movs	r1, #4
   17304:	4620      	mov	r0, r4
   17306:	e7dc      	b.n	172c2 <smp_public_key_periph+0xfe>
	switch (smp->method) {
   17308:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   1730a:	4b0a      	ldr	r3, [pc, #40]	; (17334 <smp_public_key_periph+0x170>)
   1730c:	2201      	movs	r2, #1
   1730e:	9302      	str	r3, [sp, #8]
   17310:	2300      	movs	r3, #0
   17312:	4906      	ldr	r1, [pc, #24]	; (1732c <smp_public_key_periph+0x168>)
   17314:	4618      	mov	r0, r3
   17316:	e9cd 3300 	strd	r3, r3, [sp]
   1731a:	f010 f82b 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   1731e:	e76e      	b.n	171fe <smp_public_key_periph+0x3a>
	return 0;
   17320:	2000      	movs	r0, #0
   17322:	e7a3      	b.n	1726c <smp_public_key_periph+0xa8>
   17324:	20021110 	.word	0x20021110
   17328:	0002e9d8 	.word	0x0002e9d8
   1732c:	0002a43c 	.word	0x0002a43c
   17330:	000f4240 	.word	0x000f4240
   17334:	0002e9bc 	.word	0x0002e9bc

00017338 <smp_public_key>:
{
   17338:	b530      	push	{r4, r5, lr}
   1733a:	4604      	mov	r4, r0
   1733c:	460d      	mov	r5, r1
   1733e:	b085      	sub	sp, #20
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17340:	f7ff fda4 	bl	16e8c <latch_auth_cb>
	memcpy(smp->pkey, req->x, BT_PUB_KEY_COORD_LEN);
   17344:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17348:	4602      	mov	r2, r0
   1734a:	68eb      	ldr	r3, [r5, #12]
   1734c:	f103 0120 	add.w	r1, r3, #32
   17350:	f853 5b04 	ldr.w	r5, [r3], #4
   17354:	428b      	cmp	r3, r1
   17356:	f842 5b04 	str.w	r5, [r2], #4
   1735a:	d1f9      	bne.n	17350 <smp_public_key+0x18>
   1735c:	f104 0277 	add.w	r2, r4, #119	; 0x77
   17360:	f103 0120 	add.w	r1, r3, #32
   17364:	f853 5b04 	ldr.w	r5, [r3], #4
   17368:	428b      	cmp	r3, r1
   1736a:	f842 5b04 	str.w	r5, [r2], #4
   1736e:	d1f9      	bne.n	17364 <smp_public_key+0x2c>
	if (bt_pub_key_is_debug(smp->pkey)) {
   17370:	f7fc f922 	bl	135b8 <bt_pub_key_is_debug>
   17374:	b940      	cbnz	r0, 17388 <smp_public_key+0x50>
	if (!sc_public_key) {
   17376:	4b1c      	ldr	r3, [pc, #112]	; (173e8 <smp_public_key+0xb0>)
   17378:	681d      	ldr	r5, [r3, #0]
   1737a:	bb75      	cbnz	r5, 173da <smp_public_key+0xa2>
		atomic_set_bit(smp->flags, SMP_FLAG_PKEY_SEND);
   1737c:	1d20      	adds	r0, r4, #4
   1737e:	2106      	movs	r1, #6
   17380:	f010 f807 	bl	27392 <atomic_set_bit>
	return 0;
   17384:	4628      	mov	r0, r5
		return 0;
   17386:	e026      	b.n	173d6 <smp_public_key+0x9e>
		LOG_INF("Remote is using Debug Public key");
   17388:	4b18      	ldr	r3, [pc, #96]	; (173ec <smp_public_key+0xb4>)
   1738a:	2203      	movs	r2, #3
   1738c:	9302      	str	r3, [sp, #8]
   1738e:	2300      	movs	r3, #0
   17390:	4917      	ldr	r1, [pc, #92]	; (173f0 <smp_public_key+0xb8>)
   17392:	4618      	mov	r0, r3
   17394:	e9cd 3300 	strd	r3, r3, [sp]
   17398:	f00f ffec 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		atomic_set_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY);
   1739c:	210e      	movs	r1, #14
   1739e:	1d20      	adds	r0, r4, #4
   173a0:	f00f fff7 	bl	27392 <atomic_set_bit>
		if (!update_debug_keys_check(smp)) {
   173a4:	f8d4 50ec 	ldr.w	r5, [r4, #236]	; 0xec
	if (!conn->le.keys) {
   173a8:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   173ac:	b933      	cbnz	r3, 173bc <smp_public_key+0x84>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   173ae:	7a28      	ldrb	r0, [r5, #8]
   173b0:	f105 0190 	add.w	r1, r5, #144	; 0x90
   173b4:	f001 f9fc 	bl	187b0 <bt_keys_get_addr>
   173b8:	f8c5 00c0 	str.w	r0, [r5, #192]	; 0xc0
	if (!conn->le.keys ||
   173bc:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   173c0:	2b00      	cmp	r3, #0
   173c2:	d0d8      	beq.n	17376 <smp_public_key+0x3e>
   173c4:	89da      	ldrh	r2, [r3, #14]
   173c6:	f002 0224 	and.w	r2, r2, #36	; 0x24
   173ca:	2a00      	cmp	r2, #0
   173cc:	d0d3      	beq.n	17376 <smp_public_key+0x3e>
	if (conn->le.keys->flags & BT_KEYS_DEBUG) {
   173ce:	7b5b      	ldrb	r3, [r3, #13]
   173d0:	079b      	lsls	r3, r3, #30
   173d2:	d4d0      	bmi.n	17376 <smp_public_key+0x3e>
			return BT_SMP_ERR_AUTH_REQUIREMENTS;
   173d4:	2003      	movs	r0, #3
}
   173d6:	b005      	add	sp, #20
   173d8:	bd30      	pop	{r4, r5, pc}
	err = smp_public_key_periph(smp);
   173da:	4620      	mov	r0, r4
}
   173dc:	b005      	add	sp, #20
   173de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	err = smp_public_key_periph(smp);
   173e2:	f7ff beef 	b.w	171c4 <smp_public_key_periph>
   173e6:	bf00      	nop
   173e8:	20021110 	.word	0x20021110
   173ec:	0002e9f3 	.word	0x0002e9f3
   173f0:	0002a43c 	.word	0x0002a43c

000173f4 <smp_pairing_req>:
{
   173f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   173f8:	460d      	mov	r5, r1
   173fa:	b086      	sub	sp, #24
   173fc:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   173fe:	f8d0 60ec 	ldr.w	r6, [r0, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17402:	f7ff fd43 	bl	16e8c <latch_auth_cb>
	struct bt_smp_pairing *req = (void *)buf->data;
   17406:	f8d5 800c 	ldr.w	r8, [r5, #12]
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1740a:	4607      	mov	r7, r0
	if ((req->max_key_size > BT_SMP_MAX_ENC_KEY_SIZE) ||
   1740c:	f898 3003 	ldrb.w	r3, [r8, #3]
   17410:	3b07      	subs	r3, #7
   17412:	2b09      	cmp	r3, #9
   17414:	d903      	bls.n	1741e <smp_pairing_req+0x2a>
		return BT_SMP_ERR_ENC_KEY_SIZE;
   17416:	2006      	movs	r0, #6
}
   17418:	b006      	add	sp, #24
   1741a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!conn->le.keys) {
   1741e:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
   17422:	b15b      	cbz	r3, 1743c <smp_pairing_req+0x48>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   17424:	1d25      	adds	r5, r4, #4
   17426:	210f      	movs	r1, #15
   17428:	4628      	mov	r0, r5
   1742a:	f00f ff4b 	bl	272c4 <atomic_test_bit>
   1742e:	b980      	cbnz	r0, 17452 <smp_pairing_req+0x5e>
		int ret = smp_init(smp);
   17430:	4620      	mov	r0, r4
   17432:	f7ff fdc3 	bl	16fbc <smp_init>
		if (ret) {
   17436:	b160      	cbz	r0, 17452 <smp_pairing_req+0x5e>
			return ret;
   17438:	b2c0      	uxtb	r0, r0
   1743a:	e7ed      	b.n	17418 <smp_pairing_req+0x24>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   1743c:	7a30      	ldrb	r0, [r6, #8]
   1743e:	f106 0190 	add.w	r1, r6, #144	; 0x90
   17442:	f001 f9b5 	bl	187b0 <bt_keys_get_addr>
   17446:	f8c6 00c0 	str.w	r0, [r6, #192]	; 0xc0
		if (!conn->le.keys) {
   1744a:	2800      	cmp	r0, #0
   1744c:	d1ea      	bne.n	17424 <smp_pairing_req+0x30>
			return BT_SMP_ERR_UNSPECIFIED;
   1744e:	2008      	movs	r0, #8
   17450:	e7e2      	b.n	17418 <smp_pairing_req+0x24>
	smp->preq[0] = BT_SMP_CMD_PAIRING_REQ;
   17452:	2301      	movs	r3, #1
   17454:	7263      	strb	r3, [r4, #9]
   17456:	f8d8 3000 	ldr.w	r3, [r8]
	rsp->auth_req = get_auth(smp, req->auth_req);
   1745a:	4620      	mov	r0, r4
   1745c:	f8c4 300a 	str.w	r3, [r4, #10]
   17460:	f8b8 3004 	ldrh.w	r3, [r8, #4]
   17464:	81e3      	strh	r3, [r4, #14]
	smp->prsp[0] = BT_SMP_CMD_PAIRING_RSP;
   17466:	2302      	movs	r3, #2
   17468:	7423      	strb	r3, [r4, #16]
	rsp->auth_req = get_auth(smp, req->auth_req);
   1746a:	f898 1002 	ldrb.w	r1, [r8, #2]
   1746e:	f7ff fd49 	bl	16f04 <get_auth>
   17472:	74e0      	strb	r0, [r4, #19]
	rsp->io_capability = get_io_capa(smp);
   17474:	4620      	mov	r0, r4
   17476:	f7ff fd1f 	bl	16eb8 <get_io_capa>
	rsp->oob_flag = oobd_present ? BT_SMP_OOB_PRESENT :
   1747a:	4ba9      	ldr	r3, [pc, #676]	; (17720 <smp_pairing_req+0x32c>)
	rsp->io_capability = get_io_capa(smp);
   1747c:	7460      	strb	r0, [r4, #17]
	rsp->oob_flag = oobd_present ? BT_SMP_OOB_PRESENT :
   1747e:	781b      	ldrb	r3, [r3, #0]
   17480:	74a3      	strb	r3, [r4, #18]
	rsp->max_key_size = BT_SMP_MAX_ENC_KEY_SIZE;
   17482:	2310      	movs	r3, #16
   17484:	7523      	strb	r3, [r4, #20]
	rsp->init_key_dist = (req->init_key_dist & RECV_KEYS);
   17486:	f898 3004 	ldrb.w	r3, [r8, #4]
   1748a:	f003 0303 	and.w	r3, r3, #3
   1748e:	7563      	strb	r3, [r4, #21]
	rsp->resp_key_dist = (req->resp_key_dist & SEND_KEYS);
   17490:	f898 3005 	ldrb.w	r3, [r8, #5]
   17494:	f003 0301 	and.w	r3, r3, #1
   17498:	75a3      	strb	r3, [r4, #22]
	if ((rsp->auth_req & BT_SMP_AUTH_SC) &&
   1749a:	7ce3      	ldrb	r3, [r4, #19]
   1749c:	071b      	lsls	r3, r3, #28
   1749e:	d50d      	bpl.n	174bc <smp_pairing_req+0xc8>
   174a0:	f898 3002 	ldrb.w	r3, [r8, #2]
   174a4:	0718      	lsls	r0, r3, #28
   174a6:	d509      	bpl.n	174bc <smp_pairing_req+0xc8>
		atomic_set_bit(smp->flags, SMP_FLAG_SC);
   174a8:	2105      	movs	r1, #5
   174aa:	4628      	mov	r0, r5
   174ac:	f00f ff71 	bl	27392 <atomic_set_bit>
		rsp->init_key_dist &= RECV_KEYS_SC;
   174b0:	7d63      	ldrb	r3, [r4, #21]
   174b2:	f003 0302 	and.w	r3, r3, #2
   174b6:	7563      	strb	r3, [r4, #21]
		rsp->resp_key_dist &= SEND_KEYS_SC;
   174b8:	2300      	movs	r3, #0
   174ba:	75a3      	strb	r3, [r4, #22]
	if ((rsp->auth_req & BT_SMP_AUTH_CT2) &&
   174bc:	7ce3      	ldrb	r3, [r4, #19]
   174be:	0699      	lsls	r1, r3, #26
   174c0:	d507      	bpl.n	174d2 <smp_pairing_req+0xde>
   174c2:	f898 3002 	ldrb.w	r3, [r8, #2]
   174c6:	069a      	lsls	r2, r3, #26
   174c8:	d503      	bpl.n	174d2 <smp_pairing_req+0xde>
		atomic_set_bit(smp->flags, SMP_FLAG_CT2);
   174ca:	2114      	movs	r1, #20
   174cc:	4628      	mov	r0, r5
   174ce:	f00f ff60 	bl	27392 <atomic_set_bit>
	smp->local_dist = rsp->resp_key_dist;
   174d2:	7da3      	ldrb	r3, [r4, #22]
   174d4:	f884 30e8 	strb.w	r3, [r4, #232]	; 0xe8
	smp->remote_dist = rsp->init_key_dist;
   174d8:	7d63      	ldrb	r3, [r4, #21]
   174da:	f884 30e9 	strb.w	r3, [r4, #233]	; 0xe9
	if ((rsp->auth_req & BT_SMP_AUTH_BONDING) &&
   174de:	7ce3      	ldrb	r3, [r4, #19]
   174e0:	07db      	lsls	r3, r3, #31
   174e2:	d507      	bpl.n	174f4 <smp_pairing_req+0x100>
   174e4:	f898 3002 	ldrb.w	r3, [r8, #2]
   174e8:	07d8      	lsls	r0, r3, #31
   174ea:	d503      	bpl.n	174f4 <smp_pairing_req+0x100>
		atomic_set_bit(smp->flags, SMP_FLAG_BOND);
   174ec:	210d      	movs	r1, #13
   174ee:	4628      	mov	r0, r5
   174f0:	f00f ff4f 	bl	27392 <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_PAIRING);
   174f4:	2103      	movs	r1, #3
   174f6:	4628      	mov	r0, r5
   174f8:	f00f ff4b 	bl	27392 <atomic_set_bit>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   174fc:	2105      	movs	r1, #5
	smp->method = get_pair_method(smp, req->io_capability);
   174fe:	f898 8000 	ldrb.w	r8, [r8]
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17502:	f00f fedf 	bl	272c4 <atomic_test_bit>
   17506:	bb40      	cbnz	r0, 1755a <smp_pairing_req+0x166>
	if (remote_io > BT_SMP_IO_KEYBOARD_DISPLAY) {
   17508:	f1b8 0f04 	cmp.w	r8, #4
   1750c:	d845      	bhi.n	1759a <smp_pairing_req+0x1a6>
	if ((req->oob_flag & rsp->oob_flag) & BT_SMP_OOB_DATA_MASK) {
   1750e:	7ae3      	ldrb	r3, [r4, #11]
   17510:	7ca2      	ldrb	r2, [r4, #18]
   17512:	4013      	ands	r3, r2
   17514:	07d9      	lsls	r1, r3, #31
   17516:	d43e      	bmi.n	17596 <smp_pairing_req+0x1a2>
	if (!((req->auth_req | rsp->auth_req) & BT_SMP_AUTH_MITM)) {
   17518:	7b21      	ldrb	r1, [r4, #12]
   1751a:	7ce3      	ldrb	r3, [r4, #19]
   1751c:	4319      	orrs	r1, r3
   1751e:	f011 0104 	ands.w	r1, r1, #4
   17522:	d011      	beq.n	17548 <smp_pairing_req+0x154>
	method = gen_method_legacy[remote_io][get_io_capa(smp)];
   17524:	4620      	mov	r0, r4
   17526:	f7ff fcc7 	bl	16eb8 <get_io_capa>
   1752a:	4b7e      	ldr	r3, [pc, #504]	; (17724 <smp_pairing_req+0x330>)
   1752c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   17530:	4498      	add	r8, r3
   17532:	f818 1000 	ldrb.w	r1, [r8, r0]
	if (method == PASSKEY_ROLE) {
   17536:	2904      	cmp	r1, #4
   17538:	d106      	bne.n	17548 <smp_pairing_req+0x154>
		if (smp->chan.chan.conn->role == BT_HCI_ROLE_CENTRAL) {
   1753a:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
   1753e:	78db      	ldrb	r3, [r3, #3]
			method = PASSKEY_DISPLAY;
   17540:	2b00      	cmp	r3, #0
   17542:	bf14      	ite	ne
   17544:	2101      	movne	r1, #1
   17546:	2102      	moveq	r1, #2
	smp->method = get_pair_method(smp, req->io_capability);
   17548:	7221      	strb	r1, [r4, #8]
	if (!update_keys_check(smp, conn->le.keys)) {
   1754a:	4620      	mov	r0, r4
   1754c:	f8d6 10c0 	ldr.w	r1, [r6, #192]	; 0xc0
   17550:	f00f febe 	bl	272d0 <update_keys_check>
   17554:	bb18      	cbnz	r0, 1759e <smp_pairing_req+0x1aa>
		return BT_SMP_ERR_AUTH_REQUIREMENTS;
   17556:	2003      	movs	r0, #3
   17558:	e75e      	b.n	17418 <smp_pairing_req+0x24>
	if ((req->auth_req & rsp->auth_req) & BT_SMP_AUTH_SC) {
   1755a:	7b23      	ldrb	r3, [r4, #12]
   1755c:	7ce0      	ldrb	r0, [r4, #19]
   1755e:	ea03 0200 	and.w	r2, r3, r0
   17562:	0712      	lsls	r2, r2, #28
   17564:	d506      	bpl.n	17574 <smp_pairing_req+0x180>
		if ((req->oob_flag | rsp->oob_flag) & BT_SMP_OOB_DATA_MASK) {
   17566:	7ae2      	ldrb	r2, [r4, #11]
   17568:	f894 c012 	ldrb.w	ip, [r4, #18]
   1756c:	ea42 020c 	orr.w	r2, r2, ip
   17570:	07d2      	lsls	r2, r2, #31
   17572:	d4e9      	bmi.n	17548 <smp_pairing_req+0x154>
	if (remote_io > BT_SMP_IO_KEYBOARD_DISPLAY) {
   17574:	f1b8 0f04 	cmp.w	r8, #4
   17578:	d80f      	bhi.n	1759a <smp_pairing_req+0x1a6>
	if (!((req->auth_req | rsp->auth_req) & BT_SMP_AUTH_MITM)) {
   1757a:	ea43 0100 	orr.w	r1, r3, r0
   1757e:	f011 0104 	ands.w	r1, r1, #4
   17582:	d0e1      	beq.n	17548 <smp_pairing_req+0x154>
	return gen_method_sc[remote_io][get_io_capa(smp)];
   17584:	4620      	mov	r0, r4
   17586:	f7ff fc97 	bl	16eb8 <get_io_capa>
   1758a:	4b67      	ldr	r3, [pc, #412]	; (17728 <smp_pairing_req+0x334>)
   1758c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   17590:	4443      	add	r3, r8
   17592:	5c19      	ldrb	r1, [r3, r0]
   17594:	e7d8      	b.n	17548 <smp_pairing_req+0x154>
		return LEGACY_OOB;
   17596:	2106      	movs	r1, #6
   17598:	e7d6      	b.n	17548 <smp_pairing_req+0x154>
		return JUST_WORKS;
   1759a:	2100      	movs	r1, #0
   1759c:	e7d4      	b.n	17548 <smp_pairing_req+0x154>
	bt_security_t sec = smp->chan.chan.conn->required_sec_level;
   1759e:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
   175a2:	7a9b      	ldrb	r3, [r3, #10]
	switch (sec) {
   175a4:	2b03      	cmp	r3, #3
   175a6:	d03c      	beq.n	17622 <smp_pairing_req+0x22e>
   175a8:	d82a      	bhi.n	17600 <smp_pairing_req+0x20c>
   175aa:	3b01      	subs	r3, #1
   175ac:	2b01      	cmp	r3, #1
   175ae:	f63f af4e 	bhi.w	1744e <smp_pairing_req+0x5a>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   175b2:	2105      	movs	r1, #5
   175b4:	4628      	mov	r0, r5
   175b6:	f00f fe85 	bl	272c4 <atomic_test_bit>
   175ba:	2800      	cmp	r0, #0
   175bc:	f040 80be 	bne.w	1773c <smp_pairing_req+0x348>
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   175c0:	4620      	mov	r0, r4
   175c2:	f7ff fc63 	bl	16e8c <latch_auth_cb>
   175c6:	4607      	mov	r7, r0
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   175c8:	4620      	mov	r0, r4
	struct bt_conn *conn = smp->chan.chan.conn;
   175ca:	f8d4 80ec 	ldr.w	r8, [r4, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   175ce:	f7ff fc5d 	bl	16e8c <latch_auth_cb>
	keys = bt_keys_find_addr(conn->id, &conn->le.dst);
   175d2:	f108 0190 	add.w	r1, r8, #144	; 0x90
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   175d6:	4606      	mov	r6, r0
	keys = bt_keys_find_addr(conn->id, &conn->le.dst);
   175d8:	f898 0008 	ldrb.w	r0, [r8, #8]
   175dc:	f001 f9c6 	bl	1896c <bt_keys_find_addr>
	if (keys && (keys->flags & BT_KEYS_AUTHENTICATED) &&
   175e0:	7a23      	ldrb	r3, [r4, #8]
   175e2:	b310      	cbz	r0, 1762a <smp_pairing_req+0x236>
   175e4:	7b42      	ldrb	r2, [r0, #13]
   175e6:	07d2      	lsls	r2, r2, #31
   175e8:	d51f      	bpl.n	1762a <smp_pairing_req+0x236>
   175ea:	b9f3      	cbnz	r3, 1762a <smp_pairing_req+0x236>
		LOG_ERR("JustWorks failed, authenticated keys present");
   175ec:	4a4f      	ldr	r2, [pc, #316]	; (1772c <smp_pairing_req+0x338>)
   175ee:	4618      	mov	r0, r3
   175f0:	e9cd 3201 	strd	r3, r2, [sp, #4]
   175f4:	494e      	ldr	r1, [pc, #312]	; (17730 <smp_pairing_req+0x33c>)
   175f6:	2201      	movs	r2, #1
   175f8:	9300      	str	r3, [sp, #0]
   175fa:	f00f febb 	bl	27374 <z_log_msg_runtime_create.constprop.0>
	if (ret) {
   175fe:	e726      	b.n	1744e <smp_pairing_req+0x5a>
	switch (sec) {
   17600:	2b04      	cmp	r3, #4
   17602:	f47f af24 	bne.w	1744e <smp_pairing_req+0x5a>
	return MIN(req->max_key_size, rsp->max_key_size);
   17606:	7d23      	ldrb	r3, [r4, #20]
   17608:	7b62      	ldrb	r2, [r4, #13]
		if (get_encryption_key_size(smp) != BT_SMP_MAX_ENC_KEY_SIZE) {
   1760a:	4293      	cmp	r3, r2
   1760c:	bf28      	it	cs
   1760e:	4613      	movcs	r3, r2
   17610:	2b10      	cmp	r3, #16
   17612:	f47f af00 	bne.w	17416 <smp_pairing_req+0x22>
		if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17616:	2105      	movs	r1, #5
   17618:	4628      	mov	r0, r5
   1761a:	f00f fe53 	bl	272c4 <atomic_test_bit>
   1761e:	2800      	cmp	r0, #0
   17620:	d099      	beq.n	17556 <smp_pairing_req+0x162>
		if (smp->method == JUST_WORKS) {
   17622:	7a23      	ldrb	r3, [r4, #8]
   17624:	2b00      	cmp	r3, #0
   17626:	d1c4      	bne.n	175b2 <smp_pairing_req+0x1be>
   17628:	e795      	b.n	17556 <smp_pairing_req+0x162>
	switch (smp->method) {
   1762a:	2b06      	cmp	r3, #6
   1762c:	d85d      	bhi.n	176ea <smp_pairing_req+0x2f6>
   1762e:	e8df f003 	tbb	[pc, r3]
   17632:	5418      	.short	0x5418
   17634:	5c5c5c2d 	.word	0x5c5c5c2d
   17638:	04          	.byte	0x04
   17639:	00          	.byte	0x00
		if (smp_auth_cb && smp_auth_cb->oob_data_request) {
   1763a:	2e00      	cmp	r6, #0
   1763c:	d061      	beq.n	17702 <smp_pairing_req+0x30e>
   1763e:	68f3      	ldr	r3, [r6, #12]
   17640:	2b00      	cmp	r3, #0
   17642:	d05e      	beq.n	17702 <smp_pairing_req+0x30e>
			struct bt_conn_oob_info info = {
   17644:	2300      	movs	r3, #0
			atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17646:	210a      	movs	r1, #10
   17648:	4628      	mov	r0, r5
			struct bt_conn_oob_info info = {
   1764a:	f8ad 3014 	strh.w	r3, [sp, #20]
			atomic_set_bit(smp->flags, SMP_FLAG_USER);
   1764e:	f00f fea0 	bl	27392 <atomic_set_bit>
			smp_auth_cb->oob_data_request(smp->chan.chan.conn, &info);
   17652:	68f3      	ldr	r3, [r6, #12]
   17654:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17658:	a905      	add	r1, sp, #20
   1765a:	4798      	blx	r3
	if ((DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   1765c:	7a23      	ldrb	r3, [r4, #8]
   1765e:	2b00      	cmp	r3, #0
   17660:	d151      	bne.n	17706 <smp_pairing_req+0x312>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   17662:	210f      	movs	r1, #15
   17664:	4628      	mov	r0, r5
   17666:	f00f fe2d 	bl	272c4 <atomic_test_bit>
	if ((DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   1766a:	2800      	cmp	r0, #0
   1766c:	d14b      	bne.n	17706 <smp_pairing_req+0x312>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   1766e:	2f00      	cmp	r7, #0
   17670:	d049      	beq.n	17706 <smp_pairing_req+0x312>
	    smp_auth_cb && smp_auth_cb->pairing_confirm) {
   17672:	697b      	ldr	r3, [r7, #20]
   17674:	2b00      	cmp	r3, #0
   17676:	d046      	beq.n	17706 <smp_pairing_req+0x312>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17678:	4628      	mov	r0, r5
   1767a:	210a      	movs	r1, #10
   1767c:	f00f fe89 	bl	27392 <atomic_set_bit>
		smp_auth_cb->pairing_confirm(smp->chan.chan.conn);
   17680:	697b      	ldr	r3, [r7, #20]
   17682:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
		smp_auth_cb->pairing_confirm(conn);
   17686:	4798      	blx	r3
		return 0;
   17688:	2000      	movs	r0, #0
   1768a:	e6c5      	b.n	17418 <smp_pairing_req+0x24>
			if (bt_rand(&passkey, sizeof(passkey))) {
   1768c:	2104      	movs	r1, #4
   1768e:	a805      	add	r0, sp, #20
   17690:	f7fb ff74 	bl	1357c <bt_rand>
   17694:	2800      	cmp	r0, #0
   17696:	f47f aeda 	bne.w	1744e <smp_pairing_req+0x5a>
			passkey %= 1000000;
   1769a:	9b05      	ldr	r3, [sp, #20]
   1769c:	4a25      	ldr	r2, [pc, #148]	; (17734 <smp_pairing_req+0x340>)
   1769e:	fbb3 f1f2 	udiv	r1, r3, r2
   176a2:	fb02 3311 	mls	r3, r2, r1, r3
   176a6:	9305      	str	r3, [sp, #20]
		if (smp_auth_cb && smp_auth_cb->passkey_display) {
   176a8:	b14e      	cbz	r6, 176be <smp_pairing_req+0x2ca>
   176aa:	6833      	ldr	r3, [r6, #0]
   176ac:	b13b      	cbz	r3, 176be <smp_pairing_req+0x2ca>
			atomic_set_bit(smp->flags, SMP_FLAG_DISPLAY);
   176ae:	210b      	movs	r1, #11
   176b0:	4628      	mov	r0, r5
   176b2:	f00f fe6e 	bl	27392 <atomic_set_bit>
			smp_auth_cb->passkey_display(conn, passkey);
   176b6:	4640      	mov	r0, r8
   176b8:	6833      	ldr	r3, [r6, #0]
   176ba:	9905      	ldr	r1, [sp, #20]
   176bc:	4798      	blx	r3
		sys_put_le32(passkey, smp->tk);
   176be:	9b05      	ldr	r3, [sp, #20]
	dst[1] = val >> 8;
   176c0:	f3c3 2207 	ubfx	r2, r3, #8, #8
	dst[0] = val;
   176c4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
	sys_put_le16(val >> 16, &dst[2]);
   176c8:	0c1b      	lsrs	r3, r3, #16
	dst[0] = val;
   176ca:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	dst[1] = val >> 8;
   176ce:	0a1b      	lsrs	r3, r3, #8
   176d0:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
   176d4:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
	if (ret) {
   176d8:	e7c0      	b.n	1765c <smp_pairing_req+0x268>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   176da:	4628      	mov	r0, r5
   176dc:	210a      	movs	r1, #10
   176de:	f00f fe58 	bl	27392 <atomic_set_bit>
		smp_auth_cb->passkey_entry(conn);
   176e2:	4640      	mov	r0, r8
   176e4:	6873      	ldr	r3, [r6, #4]
   176e6:	4798      	blx	r3
	if (ret) {
   176e8:	e7b8      	b.n	1765c <smp_pairing_req+0x268>
	switch (smp->method) {
   176ea:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   176ec:	4b12      	ldr	r3, [pc, #72]	; (17738 <smp_pairing_req+0x344>)
   176ee:	2201      	movs	r2, #1
   176f0:	9302      	str	r3, [sp, #8]
   176f2:	2300      	movs	r3, #0
   176f4:	490e      	ldr	r1, [pc, #56]	; (17730 <smp_pairing_req+0x33c>)
   176f6:	4618      	mov	r0, r3
   176f8:	e9cd 3300 	strd	r3, r3, [sp]
   176fc:	f00f fe3a 	bl	27374 <z_log_msg_runtime_create.constprop.0>
	if (ret) {
   17700:	e6a5      	b.n	1744e <smp_pairing_req+0x5a>
			return BT_SMP_ERR_OOB_NOT_AVAIL;
   17702:	2002      	movs	r0, #2
   17704:	e688      	b.n	17418 <smp_pairing_req+0x24>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   17706:	2103      	movs	r1, #3
   17708:	4620      	mov	r0, r4
   1770a:	f00f fe42 	bl	27392 <atomic_set_bit>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   1770e:	210e      	movs	r1, #14
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PUBLIC_KEY);
   17710:	f00f fe3f 	bl	27392 <atomic_set_bit>
}
   17714:	b006      	add	sp, #24
   17716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return send_pairing_rsp(smp);
   1771a:	f00f be69 	b.w	273f0 <send_pairing_rsp>
   1771e:	bf00      	nop
   17720:	20021dc0 	.word	0x20021dc0
   17724:	0002ed94 	.word	0x0002ed94
   17728:	0002ed7b 	.word	0x0002ed7b
   1772c:	0002ea14 	.word	0x0002ea14
   17730:	0002a43c 	.word	0x0002a43c
   17734:	000f4240 	.word	0x000f4240
   17738:	0002e9bc 	.word	0x0002e9bc
	if (!IS_ENABLED(CONFIG_BT_SMP_SC_PAIR_ONLY) &&
   1773c:	7a23      	ldrb	r3, [r4, #8]
   1773e:	b973      	cbnz	r3, 1775e <smp_pairing_req+0x36a>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   17740:	210f      	movs	r1, #15
   17742:	4628      	mov	r0, r5
   17744:	f00f fdbe 	bl	272c4 <atomic_test_bit>
	    (DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   17748:	b948      	cbnz	r0, 1775e <smp_pairing_req+0x36a>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   1774a:	b147      	cbz	r7, 1775e <smp_pairing_req+0x36a>
	    smp_auth_cb && smp_auth_cb->pairing_confirm) {
   1774c:	697b      	ldr	r3, [r7, #20]
   1774e:	b133      	cbz	r3, 1775e <smp_pairing_req+0x36a>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17750:	4628      	mov	r0, r5
   17752:	210a      	movs	r1, #10
   17754:	f00f fe1d 	bl	27392 <atomic_set_bit>
		smp_auth_cb->pairing_confirm(conn);
   17758:	4630      	mov	r0, r6
   1775a:	697b      	ldr	r3, [r7, #20]
   1775c:	e793      	b.n	17686 <smp_pairing_req+0x292>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PUBLIC_KEY);
   1775e:	210c      	movs	r1, #12
   17760:	4620      	mov	r0, r4
   17762:	e7d5      	b.n	17710 <smp_pairing_req+0x31c>

00017764 <compute_and_check_and_send_periph_dhcheck>:
{
   17764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   17768:	4604      	mov	r4, r0
   1776a:	b090      	sub	sp, #64	; 0x40
	(void)memset(r, 0, sizeof(r));
   1776c:	ad0c      	add	r5, sp, #48	; 0x30
   1776e:	2210      	movs	r2, #16
   17770:	2100      	movs	r1, #0
   17772:	4628      	mov	r0, r5
   17774:	f011 fee9 	bl	2954a <memset>
	switch (smp->method) {
   17778:	7a23      	ldrb	r3, [r4, #8]
   1777a:	2b05      	cmp	r3, #5
   1777c:	d83a      	bhi.n	177f4 <compute_and_check_and_send_periph_dhcheck+0x90>
   1777e:	e8df f003 	tbb	[pc, r3]
   17782:	0306      	.short	0x0306
   17784:	29390603 	.word	0x29390603
		memcpy(r, &smp->passkey, sizeof(smp->passkey));
   17788:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
   1778c:	930c      	str	r3, [sp, #48]	; 0x30
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   1778e:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
			 &smp->chan.chan.conn->le.resp_addr, smp->mackey, smp->tk)) {
   17792:	f104 0247 	add.w	r2, r4, #71	; 0x47
   17796:	f104 07c7 	add.w	r7, r4, #199	; 0xc7
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   1779a:	e9cd 7201 	strd	r7, r2, [sp, #4]
   1779e:	f104 0837 	add.w	r8, r4, #55	; 0x37
			 &smp->chan.chan.conn->le.resp_addr, smp->mackey, smp->tk)) {
   177a2:	f103 029e 	add.w	r2, r3, #158	; 0x9e
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   177a6:	f104 0927 	add.w	r9, r4, #39	; 0x27
   177aa:	9200      	str	r2, [sp, #0]
   177ac:	4641      	mov	r1, r8
   177ae:	464a      	mov	r2, r9
   177b0:	3397      	adds	r3, #151	; 0x97
   177b2:	f104 0097 	add.w	r0, r4, #151	; 0x97
   177b6:	f001 f987 	bl	18ac8 <bt_crypto_f5>
   177ba:	4682      	mov	sl, r0
   177bc:	b348      	cbz	r0, 17812 <compute_and_check_and_send_periph_dhcheck+0xae>
		LOG_ERR("Calculate LTK failed");
   177be:	4b4e      	ldr	r3, [pc, #312]	; (178f8 <compute_and_check_and_send_periph_dhcheck+0x194>)
   177c0:	9302      	str	r3, [sp, #8]
   177c2:	2300      	movs	r3, #0
   177c4:	e9cd 3300 	strd	r3, r3, [sp]
   177c8:	2201      	movs	r2, #1
   177ca:	4618      	mov	r0, r3
   177cc:	494b      	ldr	r1, [pc, #300]	; (178fc <compute_and_check_and_send_periph_dhcheck+0x198>)
   177ce:	f00f fdd1 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   177d2:	e01a      	b.n	1780a <compute_and_check_and_send_periph_dhcheck+0xa6>
		if (smp->oobd_remote) {
   177d4:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
   177d8:	2b00      	cmp	r3, #0
   177da:	d0d8      	beq.n	1778e <compute_and_check_and_send_periph_dhcheck+0x2a>
			memcpy(r, smp->oobd_remote->r, sizeof(r));
   177dc:	462e      	mov	r6, r5
   177de:	f103 0710 	add.w	r7, r3, #16
   177e2:	4632      	mov	r2, r6
   177e4:	6818      	ldr	r0, [r3, #0]
   177e6:	6859      	ldr	r1, [r3, #4]
   177e8:	3308      	adds	r3, #8
   177ea:	c203      	stmia	r2!, {r0, r1}
   177ec:	42bb      	cmp	r3, r7
   177ee:	4616      	mov	r6, r2
   177f0:	d1f7      	bne.n	177e2 <compute_and_check_and_send_periph_dhcheck+0x7e>
   177f2:	e7cc      	b.n	1778e <compute_and_check_and_send_periph_dhcheck+0x2a>
	switch (smp->method) {
   177f4:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   177f6:	4b42      	ldr	r3, [pc, #264]	; (17900 <compute_and_check_and_send_periph_dhcheck+0x19c>)
   177f8:	2201      	movs	r2, #1
   177fa:	9302      	str	r3, [sp, #8]
   177fc:	2300      	movs	r3, #0
   177fe:	493f      	ldr	r1, [pc, #252]	; (178fc <compute_and_check_and_send_periph_dhcheck+0x198>)
   17800:	4618      	mov	r0, r3
   17802:	e9cd 3300 	strd	r3, r3, [sp]
   17806:	f00f fdb5 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   1780a:	2008      	movs	r0, #8
}
   1780c:	b010      	add	sp, #64	; 0x40
   1780e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			 &smp->chan.chan.conn->le.resp_addr, &smp->chan.chan.conn->le.init_addr,
   17812:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	if (bt_crypto_f6(smp->mackey, smp->prnd, smp->rrnd, r, &smp->prsp[1],
   17816:	ae08      	add	r6, sp, #32
			 &smp->chan.chan.conn->le.resp_addr, &smp->chan.chan.conn->le.init_addr,
   17818:	f103 0297 	add.w	r2, r3, #151	; 0x97
   1781c:	339e      	adds	r3, #158	; 0x9e
	if (bt_crypto_f6(smp->mackey, smp->prnd, smp->rrnd, r, &smp->prsp[1],
   1781e:	9301      	str	r3, [sp, #4]
   17820:	f104 0311 	add.w	r3, r4, #17
   17824:	9202      	str	r2, [sp, #8]
   17826:	9300      	str	r3, [sp, #0]
   17828:	4642      	mov	r2, r8
   1782a:	462b      	mov	r3, r5
   1782c:	4649      	mov	r1, r9
   1782e:	4638      	mov	r0, r7
   17830:	9603      	str	r6, [sp, #12]
   17832:	f010 f865 	bl	27900 <bt_crypto_f6>
   17836:	b130      	cbz	r0, 17846 <compute_and_check_and_send_periph_dhcheck+0xe2>
		LOG_ERR("Calculate local DHKey check failed");
   17838:	4b32      	ldr	r3, [pc, #200]	; (17904 <compute_and_check_and_send_periph_dhcheck+0x1a0>)
   1783a:	f8cd a000 	str.w	sl, [sp]
   1783e:	e9cd a301 	strd	sl, r3, [sp, #4]
   17842:	4653      	mov	r3, sl
   17844:	e7c0      	b.n	177c8 <compute_and_check_and_send_periph_dhcheck+0x64>
	if (smp->method == LE_SC_OOB) {
   17846:	7a23      	ldrb	r3, [r4, #8]
   17848:	2b05      	cmp	r3, #5
   1784a:	d10e      	bne.n	1786a <compute_and_check_and_send_periph_dhcheck+0x106>
		if (smp->oobd_local) {
   1784c:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
   17850:	b311      	cbz	r1, 17898 <compute_and_check_and_send_periph_dhcheck+0x134>
			memcpy(r, smp->oobd_local->r, sizeof(r));
   17852:	460b      	mov	r3, r1
   17854:	46ac      	mov	ip, r5
   17856:	f101 0e10 	add.w	lr, r1, #16
   1785a:	4662      	mov	r2, ip
   1785c:	6818      	ldr	r0, [r3, #0]
   1785e:	6859      	ldr	r1, [r3, #4]
   17860:	3308      	adds	r3, #8
   17862:	c203      	stmia	r2!, {r0, r1}
   17864:	4573      	cmp	r3, lr
   17866:	4694      	mov	ip, r2
   17868:	d1f7      	bne.n	1785a <compute_and_check_and_send_periph_dhcheck+0xf6>
			 &smp->chan.chan.conn->le.init_addr, &smp->chan.chan.conn->le.resp_addr,
   1786a:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	if (bt_crypto_f6(smp->mackey, smp->rrnd, smp->prnd, r, &smp->preq[1],
   1786e:	f10d 0a10 	add.w	sl, sp, #16
			 &smp->chan.chan.conn->le.init_addr, &smp->chan.chan.conn->le.resp_addr,
   17872:	f103 029e 	add.w	r2, r3, #158	; 0x9e
   17876:	3397      	adds	r3, #151	; 0x97
	if (bt_crypto_f6(smp->mackey, smp->rrnd, smp->prnd, r, &smp->preq[1],
   17878:	9301      	str	r3, [sp, #4]
   1787a:	f104 030a 	add.w	r3, r4, #10
   1787e:	9202      	str	r2, [sp, #8]
   17880:	9300      	str	r3, [sp, #0]
   17882:	464a      	mov	r2, r9
   17884:	462b      	mov	r3, r5
   17886:	4641      	mov	r1, r8
   17888:	4638      	mov	r0, r7
   1788a:	f8cd a00c 	str.w	sl, [sp, #12]
   1788e:	f010 f837 	bl	27900 <bt_crypto_f6>
   17892:	b130      	cbz	r0, 178a2 <compute_and_check_and_send_periph_dhcheck+0x13e>
		LOG_ERR("Calculate remote DHKey check failed");
   17894:	4b1c      	ldr	r3, [pc, #112]	; (17908 <compute_and_check_and_send_periph_dhcheck+0x1a4>)
   17896:	e793      	b.n	177c0 <compute_and_check_and_send_periph_dhcheck+0x5c>
			memset(r, 0, sizeof(r));
   17898:	2210      	movs	r2, #16
   1789a:	4628      	mov	r0, r5
   1789c:	f011 fe55 	bl	2954a <memset>
   178a0:	e7e3      	b.n	1786a <compute_and_check_and_send_periph_dhcheck+0x106>
	if (memcmp(smp->e, re, 16)) {
   178a2:	2210      	movs	r2, #16
   178a4:	4651      	mov	r1, sl
   178a6:	f104 00b7 	add.w	r0, r4, #183	; 0xb7
   178aa:	f011 fe04 	bl	294b6 <memcmp>
   178ae:	bb00      	cbnz	r0, 178f2 <compute_and_check_and_send_periph_dhcheck+0x18e>
	buf = smp_create_pdu(smp, BT_SMP_DHKEY_CHECK, sizeof(*req));
   178b0:	210d      	movs	r1, #13
   178b2:	4620      	mov	r0, r4
   178b4:	f00f fd7d 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!buf) {
   178b8:	4607      	mov	r7, r0
   178ba:	2800      	cmp	r0, #0
   178bc:	d0a5      	beq.n	1780a <compute_and_check_and_send_periph_dhcheck+0xa6>
   178be:	2110      	movs	r1, #16
   178c0:	300c      	adds	r0, #12
   178c2:	f001 fd01 	bl	192c8 <net_buf_simple_add>
   178c6:	4632      	mov	r2, r6
   178c8:	4603      	mov	r3, r0
   178ca:	4616      	mov	r6, r2
   178cc:	ce03      	ldmia	r6!, {r0, r1}
   178ce:	42ae      	cmp	r6, r5
   178d0:	6018      	str	r0, [r3, #0]
   178d2:	6059      	str	r1, [r3, #4]
   178d4:	4632      	mov	r2, r6
   178d6:	f103 0308 	add.w	r3, r3, #8
   178da:	d1f6      	bne.n	178ca <compute_and_check_and_send_periph_dhcheck+0x166>
	smp_send(smp, buf, NULL, NULL);
   178dc:	2200      	movs	r2, #0
   178de:	4639      	mov	r1, r7
   178e0:	4620      	mov	r0, r4
   178e2:	f00f fd2a 	bl	2733a <smp_send.constprop.0>
	atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   178e6:	1d20      	adds	r0, r4, #4
   178e8:	2101      	movs	r1, #1
   178ea:	f00f fd52 	bl	27392 <atomic_set_bit>
	return 0;
   178ee:	2000      	movs	r0, #0
   178f0:	e78c      	b.n	1780c <compute_and_check_and_send_periph_dhcheck+0xa8>
		return BT_SMP_ERR_DHKEY_CHECK_FAILED;
   178f2:	200b      	movs	r0, #11
   178f4:	e78a      	b.n	1780c <compute_and_check_and_send_periph_dhcheck+0xa8>
   178f6:	bf00      	nop
   178f8:	0002ea41 	.word	0x0002ea41
   178fc:	0002a43c 	.word	0x0002a43c
   17900:	0002e9bc 	.word	0x0002e9bc
   17904:	0002ea56 	.word	0x0002ea56
   17908:	0002ea79 	.word	0x0002ea79

0001790c <bt_smp_connected>:
{
   1790c:	b538      	push	{r3, r4, r5, lr}
   1790e:	4604      	mov	r4, r0
	k_work_init_delayable(&smp->work, smp_timeout);
   17910:	4908      	ldr	r1, [pc, #32]	; (17934 <bt_smp_connected+0x28>)
   17912:	f1a0 05ec 	sub.w	r5, r0, #236	; 0xec
   17916:	3094      	adds	r0, #148	; 0x94
   17918:	f008 fd96 	bl	20448 <k_work_init_delayable>
	smp_reset(smp);
   1791c:	4628      	mov	r0, r5
   1791e:	f00f fde1 	bl	274e4 <smp_reset>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   17922:	4b05      	ldr	r3, [pc, #20]	; (17938 <bt_smp_connected+0x2c>)
   17924:	34c4      	adds	r4, #196	; 0xc4
   17926:	e8d4 2fef 	ldaex	r2, [r4]
   1792a:	e8c4 3fe1 	stlex	r1, r3, [r4]
   1792e:	2900      	cmp	r1, #0
   17930:	d1f9      	bne.n	17926 <bt_smp_connected+0x1a>
}
   17932:	bd38      	pop	{r3, r4, r5, pc}
   17934:	000185b9 	.word	0x000185b9
   17938:	20009980 	.word	0x20009980

0001793c <smp_pairing_confirm>:
{
   1793c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	atomic_clear_bit(smp->flags, SMP_FLAG_DISPLAY);
   1793e:	1d06      	adds	r6, r0, #4
	struct bt_smp_pairing_confirm *req = (void *)buf->data;
   17940:	68cd      	ldr	r5, [r1, #12]
{
   17942:	4604      	mov	r4, r0
	atomic_clear_bit(smp->flags, SMP_FLAG_DISPLAY);
   17944:	210b      	movs	r1, #11
   17946:	4630      	mov	r0, r6
   17948:	f00f fce3 	bl	27312 <atomic_clear_bit>
   1794c:	462b      	mov	r3, r5
   1794e:	f104 0217 	add.w	r2, r4, #23
   17952:	f105 0110 	add.w	r1, r5, #16
   17956:	f853 0b04 	ldr.w	r0, [r3], #4
   1795a:	428b      	cmp	r3, r1
   1795c:	f842 0b04 	str.w	r0, [r2], #4
   17960:	d1f9      	bne.n	17956 <smp_pairing_confirm+0x1a>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17962:	2105      	movs	r1, #5
   17964:	4630      	mov	r0, r6
   17966:	f00f fcad 	bl	272c4 <atomic_test_bit>
   1796a:	b928      	cbnz	r0, 17978 <smp_pairing_confirm+0x3c>
		return legacy_pairing_confirm(smp);
   1796c:	4620      	mov	r0, r4
}
   1796e:	b004      	add	sp, #16
   17970:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return legacy_pairing_confirm(smp);
   17974:	f00f be2c 	b.w	275d0 <legacy_pairing_confirm>
	switch (smp->method) {
   17978:	7a23      	ldrb	r3, [r4, #8]
   1797a:	2b01      	cmp	r3, #1
   1797c:	d00a      	beq.n	17994 <smp_pairing_confirm+0x58>
   1797e:	2b02      	cmp	r3, #2
   17980:	d115      	bne.n	179ae <smp_pairing_confirm+0x72>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   17982:	2104      	movs	r1, #4
   17984:	4620      	mov	r0, r4
   17986:	f00f fd04 	bl	27392 <atomic_set_bit>
}
   1798a:	b004      	add	sp, #16
   1798c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return smp_send_pairing_confirm(smp);
   17990:	f7ff bbca 	b.w	17128 <smp_send_pairing_confirm>
		if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   17994:	210a      	movs	r1, #10
   17996:	4630      	mov	r0, r6
   17998:	f00f fc94 	bl	272c4 <atomic_test_bit>
   1799c:	2800      	cmp	r0, #0
   1799e:	d0f0      	beq.n	17982 <smp_pairing_confirm+0x46>
			atomic_set_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   179a0:	4630      	mov	r0, r6
   179a2:	2100      	movs	r1, #0
   179a4:	f00f fcf5 	bl	27392 <atomic_set_bit>
			return 0;
   179a8:	2000      	movs	r0, #0
}
   179aa:	b004      	add	sp, #16
   179ac:	bd70      	pop	{r4, r5, r6, pc}
	switch (smp->method) {
   179ae:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   179b0:	4b05      	ldr	r3, [pc, #20]	; (179c8 <smp_pairing_confirm+0x8c>)
   179b2:	2201      	movs	r2, #1
   179b4:	9302      	str	r3, [sp, #8]
   179b6:	2300      	movs	r3, #0
   179b8:	4904      	ldr	r1, [pc, #16]	; (179cc <smp_pairing_confirm+0x90>)
   179ba:	4618      	mov	r0, r3
   179bc:	e9cd 3300 	strd	r3, r3, [sp]
   179c0:	f00f fcd8 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   179c4:	2008      	movs	r0, #8
   179c6:	e7f0      	b.n	179aa <smp_pairing_confirm+0x6e>
   179c8:	0002e9bc 	.word	0x0002e9bc
   179cc:	0002a43c 	.word	0x0002a43c

000179d0 <smp_pairing_random>:
{
   179d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   179d4:	4604      	mov	r4, r0
   179d6:	b089      	sub	sp, #36	; 0x24
   179d8:	460e      	mov	r6, r1
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   179da:	f7ff fa57 	bl	16e8c <latch_auth_cb>
	memcpy(smp->rrnd, req->val, sizeof(smp->rrnd));
   179de:	f104 0937 	add.w	r9, r4, #55	; 0x37
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   179e2:	4605      	mov	r5, r0
   179e4:	464a      	mov	r2, r9
   179e6:	68f3      	ldr	r3, [r6, #12]
   179e8:	f103 0110 	add.w	r1, r3, #16
   179ec:	f853 0b04 	ldr.w	r0, [r3], #4
   179f0:	428b      	cmp	r3, r1
   179f2:	f842 0b04 	str.w	r0, [r2], #4
   179f6:	d1f9      	bne.n	179ec <smp_pairing_random+0x1c>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   179f8:	1d27      	adds	r7, r4, #4
   179fa:	2105      	movs	r1, #5
   179fc:	4638      	mov	r0, r7
   179fe:	f00f fc61 	bl	272c4 <atomic_test_bit>
   17a02:	2800      	cmp	r0, #0
   17a04:	d14f      	bne.n	17aa6 <smp_pairing_random+0xd6>
	struct bt_conn *conn = smp->chan.chan.conn;
   17a06:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17a0a:	f104 0647 	add.w	r6, r4, #71	; 0x47
		     &conn->le.init_addr, &conn->le.resp_addr, tmp);
   17a0e:	f103 029e 	add.w	r2, r3, #158	; 0x9e
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17a12:	ad04      	add	r5, sp, #16
		     &conn->le.init_addr, &conn->le.resp_addr, tmp);
   17a14:	3397      	adds	r3, #151	; 0x97
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17a16:	9201      	str	r2, [sp, #4]
   17a18:	9300      	str	r3, [sp, #0]
   17a1a:	4649      	mov	r1, r9
   17a1c:	4630      	mov	r0, r6
   17a1e:	9502      	str	r5, [sp, #8]
   17a20:	f104 0310 	add.w	r3, r4, #16
   17a24:	f104 0209 	add.w	r2, r4, #9
   17a28:	f00f fd77 	bl	2751a <smp_c1>
	if (err) {
   17a2c:	bb20      	cbnz	r0, 17a78 <smp_pairing_random+0xa8>
	if (memcmp(smp->pcnf, tmp, sizeof(smp->pcnf))) {
   17a2e:	2210      	movs	r2, #16
   17a30:	4629      	mov	r1, r5
   17a32:	f104 0017 	add.w	r0, r4, #23
   17a36:	f011 fd3e 	bl	294b6 <memcmp>
   17a3a:	4680      	mov	r8, r0
   17a3c:	2800      	cmp	r0, #0
   17a3e:	d177      	bne.n	17b30 <smp_pairing_random+0x160>
	memcpy(out, r2, 8);
   17a40:	462b      	mov	r3, r5
   17a42:	f8d4 0037 	ldr.w	r0, [r4, #55]	; 0x37
   17a46:	f8d9 1004 	ldr.w	r1, [r9, #4]
	return bt_encrypt_le(k, out, out);
   17a4a:	462a      	mov	r2, r5
	memcpy(out, r2, 8);
   17a4c:	c303      	stmia	r3!, {r0, r1}
	memcpy(out + 8, r1, 8);
   17a4e:	f8d4 0027 	ldr.w	r0, [r4, #39]	; 0x27
   17a52:	f8d4 102b 	ldr.w	r1, [r4, #43]	; 0x2b
   17a56:	c303      	stmia	r3!, {r0, r1}
	return bt_encrypt_le(k, out, out);
   17a58:	4629      	mov	r1, r5
   17a5a:	4630      	mov	r0, r6
   17a5c:	f00e fbe8 	bl	26230 <bt_encrypt_le>
		if (err) {
   17a60:	b170      	cbz	r0, 17a80 <smp_pairing_random+0xb0>
			LOG_ERR("Calculate STK failed");
   17a62:	4b62      	ldr	r3, [pc, #392]	; (17bec <smp_pairing_random+0x21c>)
   17a64:	f8cd 8000 	str.w	r8, [sp]
   17a68:	e9cd 8301 	strd	r8, r3, [sp, #4]
   17a6c:	4643      	mov	r3, r8
		LOG_ERR("Calculate confirm failed");
   17a6e:	2201      	movs	r2, #1
   17a70:	4618      	mov	r0, r3
   17a72:	495f      	ldr	r1, [pc, #380]	; (17bf0 <smp_pairing_random+0x220>)
   17a74:	f00f fc7e 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17a78:	2008      	movs	r0, #8
}
   17a7a:	b009      	add	sp, #36	; 0x24
   17a7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   17a80:	4633      	mov	r3, r6
   17a82:	ae08      	add	r6, sp, #32
   17a84:	462a      	mov	r2, r5
   17a86:	ca03      	ldmia	r2!, {r0, r1}
   17a88:	42b2      	cmp	r2, r6
   17a8a:	6018      	str	r0, [r3, #0]
   17a8c:	6059      	str	r1, [r3, #4]
   17a8e:	4615      	mov	r5, r2
   17a90:	f103 0308 	add.w	r3, r3, #8
   17a94:	d1f6      	bne.n	17a84 <smp_pairing_random+0xb4>
		atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   17a96:	2101      	movs	r1, #1
	atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17a98:	4638      	mov	r0, r7
   17a9a:	f00f fc7a 	bl	27392 <atomic_set_bit>
	return smp_send_pairing_random(smp);
   17a9e:	4620      	mov	r0, r4
   17aa0:	f00f fcc0 	bl	27424 <smp_send_pairing_random>
   17aa4:	e7e9      	b.n	17a7a <smp_pairing_random+0xaa>
	switch (smp->method) {
   17aa6:	7a23      	ldrb	r3, [r4, #8]
   17aa8:	2b05      	cmp	r3, #5
   17aaa:	f200 8091 	bhi.w	17bd0 <smp_pairing_random+0x200>
   17aae:	e8df f003 	tbb	[pc, r3]
   17ab2:	1f19      	.short	0x1f19
   17ab4:	658f031f 	.word	0x658f031f
		if (bt_crypto_g2(smp->pkey, sc_public_key, smp->rrnd, smp->prnd, &passkey)) {
   17ab8:	ab04      	add	r3, sp, #16
   17aba:	494e      	ldr	r1, [pc, #312]	; (17bf4 <smp_pairing_random+0x224>)
   17abc:	9300      	str	r3, [sp, #0]
   17abe:	464a      	mov	r2, r9
   17ac0:	6809      	ldr	r1, [r1, #0]
   17ac2:	f104 0327 	add.w	r3, r4, #39	; 0x27
   17ac6:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17aca:	f001 f865 	bl	18b98 <bt_crypto_g2>
   17ace:	2800      	cmp	r0, #0
   17ad0:	d1d2      	bne.n	17a78 <smp_pairing_random+0xa8>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17ad2:	210a      	movs	r1, #10
   17ad4:	4638      	mov	r0, r7
   17ad6:	f00f fc5c 	bl	27392 <atomic_set_bit>
		smp_auth_cb->passkey_confirm(smp->chan.chan.conn, passkey);
   17ada:	68ab      	ldr	r3, [r5, #8]
   17adc:	9904      	ldr	r1, [sp, #16]
   17ade:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17ae2:	4798      	blx	r3
	atomic_set_bit(smp->allowed_cmds, BT_SMP_DHKEY_CHECK);
   17ae4:	210d      	movs	r1, #13
   17ae6:	4620      	mov	r0, r4
   17ae8:	f00f fc53 	bl	27392 <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17aec:	2110      	movs	r1, #16
   17aee:	e7d3      	b.n	17a98 <smp_pairing_random+0xc8>
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17af0:	f894 20dc 	ldrb.w	r2, [r4, #220]	; 0xdc
   17af4:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17af8:	493e      	ldr	r1, [pc, #248]	; (17bf4 <smp_pairing_random+0x224>)
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17afa:	40d3      	lsrs	r3, r2
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17afc:	ad04      	add	r5, sp, #16
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17afe:	f003 0301 	and.w	r3, r3, #1
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17b02:	9500      	str	r5, [sp, #0]
   17b04:	464a      	mov	r2, r9
   17b06:	6809      	ldr	r1, [r1, #0]
   17b08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   17b0c:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17b10:	f00f fed1 	bl	278b6 <bt_crypto_f4>
   17b14:	b128      	cbz	r0, 17b22 <smp_pairing_random+0x152>
		LOG_ERR("Calculate confirm failed");
   17b16:	4b38      	ldr	r3, [pc, #224]	; (17bf8 <smp_pairing_random+0x228>)
   17b18:	9302      	str	r3, [sp, #8]
   17b1a:	2300      	movs	r3, #0
   17b1c:	e9cd 3300 	strd	r3, r3, [sp]
   17b20:	e7a5      	b.n	17a6e <smp_pairing_random+0x9e>
	if (memcmp(smp->pcnf, cfm, 16)) {
   17b22:	2210      	movs	r2, #16
   17b24:	4629      	mov	r1, r5
   17b26:	f104 0017 	add.w	r0, r4, #23
   17b2a:	f011 fcc4 	bl	294b6 <memcmp>
   17b2e:	b108      	cbz	r0, 17b34 <smp_pairing_random+0x164>
		return BT_SMP_ERR_CONFIRM_FAILED;
   17b30:	2004      	movs	r0, #4
   17b32:	e7a2      	b.n	17a7a <smp_pairing_random+0xaa>
		atomic_set_bit(smp->allowed_cmds,
   17b34:	2103      	movs	r1, #3
   17b36:	4620      	mov	r0, r4
   17b38:	f00f fc2b 	bl	27392 <atomic_set_bit>
		err = smp_send_pairing_random(smp);
   17b3c:	f00f fc72 	bl	27424 <smp_send_pairing_random>
		if (err) {
   17b40:	2800      	cmp	r0, #0
   17b42:	d19a      	bne.n	17a7a <smp_pairing_random+0xaa>
		smp->passkey_round++;
   17b44:	f894 30dc 	ldrb.w	r3, [r4, #220]	; 0xdc
   17b48:	3301      	adds	r3, #1
   17b4a:	b2db      	uxtb	r3, r3
		if (smp->passkey_round == 20U) {
   17b4c:	2b14      	cmp	r3, #20
		smp->passkey_round++;
   17b4e:	f884 30dc 	strb.w	r3, [r4, #220]	; 0xdc
		if (smp->passkey_round == 20U) {
   17b52:	d109      	bne.n	17b68 <smp_pairing_random+0x198>
			atomic_set_bit(smp->allowed_cmds, BT_SMP_DHKEY_CHECK);
   17b54:	210d      	movs	r1, #13
   17b56:	4620      	mov	r0, r4
   17b58:	f00f fc1b 	bl	27392 <atomic_set_bit>
			atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17b5c:	2110      	movs	r1, #16
   17b5e:	4638      	mov	r0, r7
   17b60:	f00f fc17 	bl	27392 <atomic_set_bit>
			return 0;
   17b64:	2000      	movs	r0, #0
   17b66:	e788      	b.n	17a7a <smp_pairing_random+0xaa>
		if (bt_rand(smp->prnd, 16)) {
   17b68:	2110      	movs	r1, #16
   17b6a:	f104 0027 	add.w	r0, r4, #39	; 0x27
   17b6e:	f7fb fd05 	bl	1357c <bt_rand>
   17b72:	3800      	subs	r0, #0
   17b74:	bf18      	it	ne
   17b76:	2001      	movne	r0, #1
   17b78:	00c0      	lsls	r0, r0, #3
   17b7a:	e77e      	b.n	17a7a <smp_pairing_random+0xaa>
		if (bt_rand(smp->prnd, 16)) {
   17b7c:	2110      	movs	r1, #16
   17b7e:	f104 0027 	add.w	r0, r4, #39	; 0x27
   17b82:	f7fb fcfb 	bl	1357c <bt_rand>
   17b86:	2800      	cmp	r0, #0
   17b88:	f47f af76 	bne.w	17a78 <smp_pairing_random+0xa8>
		if (smp_auth_cb && smp_auth_cb->oob_data_request) {
   17b8c:	b365      	cbz	r5, 17be8 <smp_pairing_random+0x218>
   17b8e:	68eb      	ldr	r3, [r5, #12]
   17b90:	b353      	cbz	r3, 17be8 <smp_pairing_random+0x218>
			struct bt_conn_oob_info info = {
   17b92:	4b1a      	ldr	r3, [pc, #104]	; (17bfc <smp_pairing_random+0x22c>)
	return ((req->oob_flag & BT_SMP_OOB_DATA_MASK) == BT_SMP_OOB_PRESENT);
   17b94:	7ae2      	ldrb	r2, [r4, #11]
			struct bt_conn_oob_info info = {
   17b96:	881b      	ldrh	r3, [r3, #0]
		oob_config = req_oob_present ? BT_CONN_OOB_LOCAL_ONLY :
   17b98:	07d2      	lsls	r2, r2, #31
			struct bt_conn_oob_info info = {
   17b9a:	f8ad 3010 	strh.w	r3, [sp, #16]
	return ((rsp->oob_flag & BT_SMP_OOB_DATA_MASK) == BT_SMP_OOB_PRESENT);
   17b9e:	7ca3      	ldrb	r3, [r4, #18]
   17ba0:	f003 0301 	and.w	r3, r3, #1
		oob_config = req_oob_present ? BT_CONN_OOB_LOCAL_ONLY :
   17ba4:	d412      	bmi.n	17bcc <smp_pairing_random+0x1fc>
   17ba6:	2b00      	cmp	r3, #0
   17ba8:	bf14      	ite	ne
   17baa:	2301      	movne	r3, #1
   17bac:	2303      	moveq	r3, #3
	info->lesc.oob_config = oob_config;
   17bae:	f88d 3011 	strb.w	r3, [sp, #17]
			smp->oobd_local = NULL;
   17bb2:	2300      	movs	r3, #0
			atomic_set_bit(smp->flags, SMP_FLAG_OOB_PENDING);
   17bb4:	4638      	mov	r0, r7
			smp->oobd_remote = NULL;
   17bb6:	e9c4 3338 	strd	r3, r3, [r4, #224]	; 0xe0
			atomic_set_bit(smp->flags, SMP_FLAG_OOB_PENDING);
   17bba:	210c      	movs	r1, #12
   17bbc:	f00f fbe9 	bl	27392 <atomic_set_bit>
			smp_auth_cb->oob_data_request(smp->chan.chan.conn, &info);
   17bc0:	68eb      	ldr	r3, [r5, #12]
   17bc2:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17bc6:	a904      	add	r1, sp, #16
   17bc8:	4798      	blx	r3
			return 0;
   17bca:	e7cb      	b.n	17b64 <smp_pairing_random+0x194>
		if (rsp_oob_present) {
   17bcc:	005b      	lsls	r3, r3, #1
   17bce:	e7ee      	b.n	17bae <smp_pairing_random+0x1de>
	switch (smp->method) {
   17bd0:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17bd2:	4b0b      	ldr	r3, [pc, #44]	; (17c00 <smp_pairing_random+0x230>)
   17bd4:	2201      	movs	r2, #1
   17bd6:	9302      	str	r3, [sp, #8]
   17bd8:	2300      	movs	r3, #0
   17bda:	4905      	ldr	r1, [pc, #20]	; (17bf0 <smp_pairing_random+0x220>)
   17bdc:	4618      	mov	r0, r3
   17bde:	e9cd 3300 	strd	r3, r3, [sp]
   17be2:	f00f fbc7 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17be6:	e747      	b.n	17a78 <smp_pairing_random+0xa8>
			return BT_SMP_ERR_OOB_NOT_AVAIL;
   17be8:	2002      	movs	r0, #2
   17bea:	e746      	b.n	17a7a <smp_pairing_random+0xaa>
   17bec:	0002ea9d 	.word	0x0002ea9d
   17bf0:	0002a43c 	.word	0x0002a43c
   17bf4:	20021110 	.word	0x20021110
   17bf8:	0002eab2 	.word	0x0002eab2
   17bfc:	0002a58a 	.word	0x0002a58a
   17c00:	0002e9bc 	.word	0x0002e9bc

00017c04 <bt_smp_start_security>:
{
   17c04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	switch (conn->role) {
   17c08:	78c6      	ldrb	r6, [r0, #3]
{
   17c0a:	4604      	mov	r4, r0
	switch (conn->role) {
   17c0c:	2e01      	cmp	r6, #1
   17c0e:	d005      	beq.n	17c1c <bt_smp_start_security+0x18>
		return -EINVAL;
   17c10:	f06f 0415 	mvn.w	r4, #21
}
   17c14:	4620      	mov	r0, r4
   17c16:	b003      	add	sp, #12
   17c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	smp = smp_chan_get(conn);
   17c1c:	f7ff f9b4 	bl	16f88 <smp_chan_get>
	if (!smp) {
   17c20:	4605      	mov	r5, r0
   17c22:	2800      	cmp	r0, #0
   17c24:	f000 80ac 	beq.w	17d80 <bt_smp_start_security+0x17c>
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   17c28:	1d07      	adds	r7, r0, #4
   17c2a:	2104      	movs	r1, #4
   17c2c:	4638      	mov	r0, r7
   17c2e:	f00f fb49 	bl	272c4 <atomic_test_bit>
   17c32:	2800      	cmp	r0, #0
   17c34:	f040 80a7 	bne.w	17d86 <bt_smp_start_security+0x182>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   17c38:	2103      	movs	r1, #3
   17c3a:	4638      	mov	r0, r7
   17c3c:	f00f fb42 	bl	272c4 <atomic_test_bit>
   17c40:	b110      	cbz	r0, 17c48 <bt_smp_start_security+0x44>
		return -EBUSY;
   17c42:	f06f 040f 	mvn.w	r4, #15
   17c46:	e7e5      	b.n	17c14 <bt_smp_start_security+0x10>
	if (atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   17c48:	4631      	mov	r1, r6
   17c4a:	4638      	mov	r0, r7
   17c4c:	f00f fb3a 	bl	272c4 <atomic_test_bit>
   17c50:	2800      	cmp	r0, #0
   17c52:	d1f6      	bne.n	17c42 <bt_smp_start_security+0x3e>
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17c54:	4628      	mov	r0, r5
   17c56:	f7ff f919 	bl	16e8c <latch_auth_cb>
	switch (smp->chan.chan.conn->required_sec_level) {
   17c5a:	f8d5 30ec 	ldr.w	r3, [r5, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17c5e:	4606      	mov	r6, r0
	switch (smp->chan.chan.conn->required_sec_level) {
   17c60:	7a9b      	ldrb	r3, [r3, #10]
   17c62:	2b03      	cmp	r3, #3
   17c64:	d042      	beq.n	17cec <bt_smp_start_security+0xe8>
   17c66:	d832      	bhi.n	17cce <bt_smp_start_security+0xca>
   17c68:	3b01      	subs	r3, #1
   17c6a:	2b01      	cmp	r3, #1
   17c6c:	d948      	bls.n	17d00 <bt_smp_start_security+0xfc>
	if (atomic_test_bit(conn->flags, BT_CONN_FORCE_PAIR)) {
   17c6e:	210b      	movs	r1, #11
   17c70:	1d20      	adds	r0, r4, #4
   17c72:	f00f fb27 	bl	272c4 <atomic_test_bit>
   17c76:	2800      	cmp	r0, #0
   17c78:	d1ca      	bne.n	17c10 <bt_smp_start_security+0xc>
	if (!conn->le.keys) {
   17c7a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17c7e:	b983      	cbnz	r3, 17ca2 <bt_smp_start_security+0x9e>
						     conn->id, &conn->le.dst);
   17c80:	f104 0690 	add.w	r6, r4, #144	; 0x90
		conn->le.keys = bt_keys_find(BT_KEYS_LTK_P256,
   17c84:	4632      	mov	r2, r6
   17c86:	2020      	movs	r0, #32
   17c88:	7a21      	ldrb	r1, [r4, #8]
   17c8a:	f000 fde9 	bl	18860 <bt_keys_find>
   17c8e:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   17c92:	b930      	cbnz	r0, 17ca2 <bt_smp_start_security+0x9e>
			conn->le.keys = bt_keys_find(BT_KEYS_LTK,
   17c94:	4632      	mov	r2, r6
   17c96:	2004      	movs	r0, #4
   17c98:	7a21      	ldrb	r1, [r4, #8]
   17c9a:	f000 fde1 	bl	18860 <bt_keys_find>
   17c9e:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (!conn->le.keys ||
   17ca2:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17ca6:	2b00      	cmp	r3, #0
   17ca8:	d0b2      	beq.n	17c10 <bt_smp_start_security+0xc>
	    !(conn->le.keys->keys & (BT_KEYS_LTK | BT_KEYS_LTK_P256))) {
   17caa:	89da      	ldrh	r2, [r3, #14]
	if (!conn->le.keys ||
   17cac:	f012 0f24 	tst.w	r2, #36	; 0x24
   17cb0:	d0ae      	beq.n	17c10 <bt_smp_start_security+0xc>
	if (conn->required_sec_level >= BT_SECURITY_L3 &&
   17cb2:	7aa1      	ldrb	r1, [r4, #10]
   17cb4:	2902      	cmp	r1, #2
   17cb6:	d923      	bls.n	17d00 <bt_smp_start_security+0xfc>
   17cb8:	7b58      	ldrb	r0, [r3, #13]
   17cba:	07c0      	lsls	r0, r0, #31
   17cbc:	d5a8      	bpl.n	17c10 <bt_smp_start_security+0xc>
	if (conn->required_sec_level >= BT_SECURITY_L4 &&
   17cbe:	2903      	cmp	r1, #3
   17cc0:	d01e      	beq.n	17d00 <bt_smp_start_security+0xfc>
	    !((conn->le.keys->flags & BT_KEYS_AUTHENTICATED) &&
   17cc2:	0692      	lsls	r2, r2, #26
   17cc4:	d5a4      	bpl.n	17c10 <bt_smp_start_security+0xc>
   17cc6:	7b1b      	ldrb	r3, [r3, #12]
   17cc8:	2b10      	cmp	r3, #16
   17cca:	d1a1      	bne.n	17c10 <bt_smp_start_security+0xc>
   17ccc:	e018      	b.n	17d00 <bt_smp_start_security+0xfc>
	switch (smp->chan.chan.conn->required_sec_level) {
   17cce:	2b04      	cmp	r3, #4
   17cd0:	d1cd      	bne.n	17c6e <bt_smp_start_security+0x6a>
		return (get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17cd2:	4628      	mov	r0, r5
   17cd4:	f7ff f8f0 	bl	16eb8 <get_io_capa>
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17cd8:	2803      	cmp	r0, #3
   17cda:	d104      	bne.n	17ce6 <bt_smp_start_security+0xe2>
		return (get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17cdc:	2e00      	cmp	r6, #0
   17cde:	d0c6      	beq.n	17c6e <bt_smp_start_security+0x6a>
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17ce0:	68f3      	ldr	r3, [r6, #12]
   17ce2:	2b00      	cmp	r3, #0
   17ce4:	d0c3      	beq.n	17c6e <bt_smp_start_security+0x6a>
   17ce6:	4b29      	ldr	r3, [pc, #164]	; (17d8c <bt_smp_start_security+0x188>)
   17ce8:	781b      	ldrb	r3, [r3, #0]
   17cea:	e007      	b.n	17cfc <bt_smp_start_security+0xf8>
		return get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17cec:	4628      	mov	r0, r5
   17cee:	f7ff f8e3 	bl	16eb8 <get_io_capa>
   17cf2:	2803      	cmp	r0, #3
   17cf4:	d104      	bne.n	17d00 <bt_smp_start_security+0xfc>
   17cf6:	2e00      	cmp	r6, #0
   17cf8:	d0b9      	beq.n	17c6e <bt_smp_start_security+0x6a>
		       (smp_auth_cb && smp_auth_cb->oob_data_request);
   17cfa:	68f3      	ldr	r3, [r6, #12]
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17cfc:	2b00      	cmp	r3, #0
   17cfe:	d0b6      	beq.n	17c6e <bt_smp_start_security+0x6a>
	if (!conn->le.keys) {
   17d00:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17d04:	b13b      	cbz	r3, 17d16 <bt_smp_start_security+0x112>
	if (smp_init(smp) != 0) {
   17d06:	4628      	mov	r0, r5
   17d08:	f7ff f958 	bl	16fbc <smp_init>
   17d0c:	4680      	mov	r8, r0
   17d0e:	b170      	cbz	r0, 17d2e <bt_smp_start_security+0x12a>
		return -ENOBUFS;
   17d10:	f06f 0468 	mvn.w	r4, #104	; 0x68
   17d14:	e77e      	b.n	17c14 <bt_smp_start_security+0x10>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   17d16:	7a20      	ldrb	r0, [r4, #8]
   17d18:	f104 0190 	add.w	r1, r4, #144	; 0x90
   17d1c:	f000 fd48 	bl	187b0 <bt_keys_get_addr>
   17d20:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   17d24:	2800      	cmp	r0, #0
   17d26:	d1ee      	bne.n	17d06 <bt_smp_start_security+0x102>
			return -ENOMEM;
   17d28:	f06f 040b 	mvn.w	r4, #11
   17d2c:	e772      	b.n	17c14 <bt_smp_start_security+0x10>
	req_buf = smp_create_pdu(smp, BT_SMP_CMD_SECURITY_REQUEST,
   17d2e:	210b      	movs	r1, #11
   17d30:	4628      	mov	r0, r5
   17d32:	f00f fb3e 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!req_buf) {
   17d36:	4606      	mov	r6, r0
   17d38:	2800      	cmp	r0, #0
   17d3a:	d0e9      	beq.n	17d10 <bt_smp_start_security+0x10c>
   17d3c:	2101      	movs	r1, #1
   17d3e:	300c      	adds	r0, #12
   17d40:	f001 fac2 	bl	192c8 <net_buf_simple_add>
	req->auth_req = get_auth(smp, BT_SMP_AUTH_DEFAULT);
   17d44:	2109      	movs	r1, #9
   17d46:	4681      	mov	r9, r0
   17d48:	4628      	mov	r0, r5
   17d4a:	f7ff f8db 	bl	16f04 <get_auth>
   17d4e:	4643      	mov	r3, r8
   17d50:	f889 0000 	strb.w	r0, [r9]
   17d54:	4632      	mov	r2, r6
   17d56:	4620      	mov	r0, r4
   17d58:	2106      	movs	r1, #6
   17d5a:	f8cd 8000 	str.w	r8, [sp]
   17d5e:	f00e fc04 	bl	2656a <bt_l2cap_send_cb>
	if (err) {
   17d62:	4604      	mov	r4, r0
   17d64:	b118      	cbz	r0, 17d6e <bt_smp_start_security+0x16a>
		net_buf_unref(req_buf);
   17d66:	4630      	mov	r0, r6
   17d68:	f001 f98c 	bl	19084 <net_buf_unref>
		return err;
   17d6c:	e752      	b.n	17c14 <bt_smp_start_security+0x10>
	atomic_set_bit(smp->flags, SMP_FLAG_SEC_REQ);
   17d6e:	4638      	mov	r0, r7
   17d70:	210f      	movs	r1, #15
   17d72:	f00f fb0e 	bl	27392 <atomic_set_bit>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   17d76:	2101      	movs	r1, #1
   17d78:	4628      	mov	r0, r5
   17d7a:	f00f fb0a 	bl	27392 <atomic_set_bit>
	return 0;
   17d7e:	e749      	b.n	17c14 <bt_smp_start_security+0x10>
		return -ENOTCONN;
   17d80:	f06f 047f 	mvn.w	r4, #127	; 0x7f
   17d84:	e746      	b.n	17c14 <bt_smp_start_security+0x10>
		return -EIO;
   17d86:	f06f 0404 	mvn.w	r4, #4
   17d8a:	e743      	b.n	17c14 <bt_smp_start_security+0x10>
   17d8c:	20021dbf 	.word	0x20021dbf

00017d90 <smp_pairing_complete>:
{
   17d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17d92:	4606      	mov	r6, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   17d94:	f8d0 50ec 	ldr.w	r5, [r0, #236]	; 0xec
		bool bond_flag = atomic_test_bit(smp->flags, SMP_FLAG_BOND);
   17d98:	1d04      	adds	r4, r0, #4
	if (!status) {
   17d9a:	bb39      	cbnz	r1, 17dec <smp_pairing_complete+0x5c>
		bool bond_flag = atomic_test_bit(smp->flags, SMP_FLAG_BOND);
   17d9c:	210d      	movs	r1, #13
   17d9e:	4620      	mov	r0, r4
   17da0:	f00f fa90 	bl	272c4 <atomic_test_bit>
	return list->head;
   17da4:	4b36      	ldr	r3, [pc, #216]	; (17e80 <smp_pairing_complete+0xf0>)
   17da6:	4607      	mov	r7, r0
   17da8:	681b      	ldr	r3, [r3, #0]
		SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs, listener,
   17daa:	b19b      	cbz	r3, 17dd4 <smp_pairing_complete+0x44>
	return node->next;
   17dac:	681c      	ldr	r4, [r3, #0]
   17dae:	b104      	cbz	r4, 17db2 <smp_pairing_complete+0x22>
   17db0:	3c0c      	subs	r4, #12
			if (listener->pairing_complete) {
   17db2:	f853 3c0c 	ldr.w	r3, [r3, #-12]
   17db6:	b113      	cbz	r3, 17dbe <smp_pairing_complete+0x2e>
				listener->pairing_complete(conn, bond_flag);
   17db8:	4639      	mov	r1, r7
   17dba:	4628      	mov	r0, r5
   17dbc:	4798      	blx	r3
		SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs, listener,
   17dbe:	b14c      	cbz	r4, 17dd4 <smp_pairing_complete+0x44>
   17dc0:	4623      	mov	r3, r4
   17dc2:	68e4      	ldr	r4, [r4, #12]
   17dc4:	681b      	ldr	r3, [r3, #0]
   17dc6:	b11c      	cbz	r4, 17dd0 <smp_pairing_complete+0x40>
   17dc8:	3c0c      	subs	r4, #12
			if (listener->pairing_complete) {
   17dca:	2b00      	cmp	r3, #0
   17dcc:	d1f4      	bne.n	17db8 <smp_pairing_complete+0x28>
   17dce:	e7f7      	b.n	17dc0 <smp_pairing_complete+0x30>
   17dd0:	2b00      	cmp	r3, #0
   17dd2:	d1f1      	bne.n	17db8 <smp_pairing_complete+0x28>
	smp_reset(smp);
   17dd4:	4630      	mov	r0, r6
   17dd6:	f00f fb85 	bl	274e4 <smp_reset>
	if (conn->sec_level != conn->required_sec_level) {
   17dda:	7a6a      	ldrb	r2, [r5, #9]
   17ddc:	7aab      	ldrb	r3, [r5, #10]
   17dde:	429a      	cmp	r2, r3
   17de0:	d04d      	beq.n	17e7e <smp_pairing_complete+0xee>
		bt_smp_start_security(conn);
   17de2:	4628      	mov	r0, r5
}
   17de4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		bt_smp_start_security(conn);
   17de8:	f7ff bf0c 	b.w	17c04 <bt_smp_start_security>
	switch (smp_err) {
   17dec:	3901      	subs	r1, #1
   17dee:	b2c9      	uxtb	r1, r1
   17df0:	290e      	cmp	r1, #14
   17df2:	bf96      	itet	ls
   17df4:	4b23      	ldrls	r3, [pc, #140]	; (17e84 <smp_pairing_complete+0xf4>)
	if (!status) {
   17df6:	2709      	movhi	r7, #9
   17df8:	5c5f      	ldrbls	r7, [r3, r1]
		if (conn->le.keys &&
   17dfa:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   17dfe:	b143      	cbz	r3, 17e12 <smp_pairing_complete+0x82>
   17e00:	7b1b      	ldrb	r3, [r3, #12]
   17e02:	bb33      	cbnz	r3, 17e52 <smp_pairing_complete+0xc2>
			bt_keys_clear(conn->le.keys);
   17e04:	f8d5 00c0 	ldr.w	r0, [r5, #192]	; 0xc0
   17e08:	f000 fe10 	bl	18a2c <bt_keys_clear>
			conn->le.keys = NULL;
   17e0c:	2300      	movs	r3, #0
   17e0e:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
		if (!atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR)) {
   17e12:	2102      	movs	r1, #2
   17e14:	4620      	mov	r0, r4
   17e16:	f00f fa55 	bl	272c4 <atomic_test_bit>
   17e1a:	b948      	cbnz	r0, 17e30 <smp_pairing_complete+0xa0>
	switch (err) {
   17e1c:	2f07      	cmp	r7, #7
   17e1e:	bf94      	ite	ls
   17e20:	4b19      	ldrls	r3, [pc, #100]	; (17e88 <smp_pairing_complete+0xf8>)
		if (!atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR)) {
   17e22:	211f      	movhi	r1, #31
			bt_conn_security_changed(conn,
   17e24:	463a      	mov	r2, r7
   17e26:	4628      	mov	r0, r5
   17e28:	bf98      	it	ls
   17e2a:	5dd9      	ldrbls	r1, [r3, r7]
   17e2c:	f7fc fa80 	bl	14330 <bt_conn_security_changed>
		if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   17e30:	2103      	movs	r1, #3
   17e32:	4620      	mov	r0, r4
   17e34:	f00f fa46 	bl	272c4 <atomic_test_bit>
   17e38:	2800      	cmp	r0, #0
   17e3a:	d0cb      	beq.n	17dd4 <smp_pairing_complete+0x44>
	return list->head;
   17e3c:	4b10      	ldr	r3, [pc, #64]	; (17e80 <smp_pairing_complete+0xf0>)
   17e3e:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   17e40:	2b00      	cmp	r3, #0
   17e42:	d0c7      	beq.n	17dd4 <smp_pairing_complete+0x44>
	return node->next;
   17e44:	681c      	ldr	r4, [r3, #0]
   17e46:	b104      	cbz	r4, 17e4a <smp_pairing_complete+0xba>
   17e48:	3c0c      	subs	r4, #12
				if (listener->pairing_failed) {
   17e4a:	f853 3c08 	ldr.w	r3, [r3, #-8]
   17e4e:	b94b      	cbnz	r3, 17e64 <smp_pairing_complete+0xd4>
   17e50:	e00b      	b.n	17e6a <smp_pairing_complete+0xda>
		     atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR))) {
   17e52:	2102      	movs	r1, #2
   17e54:	4620      	mov	r0, r4
   17e56:	f00f fa35 	bl	272c4 <atomic_test_bit>
		    (!conn->le.keys->enc_size ||
   17e5a:	2800      	cmp	r0, #0
   17e5c:	d1d2      	bne.n	17e04 <smp_pairing_complete+0x74>
   17e5e:	e7d8      	b.n	17e12 <smp_pairing_complete+0x82>
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   17e60:	3c0c      	subs	r4, #12
				if (listener->pairing_failed) {
   17e62:	b123      	cbz	r3, 17e6e <smp_pairing_complete+0xde>
					listener->pairing_failed(conn, security_err);
   17e64:	4639      	mov	r1, r7
   17e66:	4628      	mov	r0, r5
   17e68:	4798      	blx	r3
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   17e6a:	2c00      	cmp	r4, #0
   17e6c:	d0b2      	beq.n	17dd4 <smp_pairing_complete+0x44>
   17e6e:	4623      	mov	r3, r4
   17e70:	68e4      	ldr	r4, [r4, #12]
   17e72:	685b      	ldr	r3, [r3, #4]
   17e74:	2c00      	cmp	r4, #0
   17e76:	d1f3      	bne.n	17e60 <smp_pairing_complete+0xd0>
				if (listener->pairing_failed) {
   17e78:	2b00      	cmp	r3, #0
   17e7a:	d1f3      	bne.n	17e64 <smp_pairing_complete+0xd4>
   17e7c:	e7aa      	b.n	17dd4 <smp_pairing_complete+0x44>
}
   17e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17e80:	20020fe0 	.word	0x20020fe0
   17e84:	0002ed6c 	.word	0x0002ed6c
   17e88:	0002ed5b 	.word	0x0002ed5b

00017e8c <smp_error>:
{
   17e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   17e8e:	1d03      	adds	r3, r0, #4
{
   17e90:	4606      	mov	r6, r0
   17e92:	460f      	mov	r7, r1
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   17e94:	4618      	mov	r0, r3
   17e96:	2102      	movs	r1, #2
{
   17e98:	b085      	sub	sp, #20
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   17e9a:	f00f fa13 	bl	272c4 <atomic_test_bit>
				    !smp->local_dist && !smp->remote_dist);
   17e9e:	4604      	mov	r4, r0
   17ea0:	b120      	cbz	r0, 17eac <smp_error+0x20>
   17ea2:	f8b6 40e8 	ldrh.w	r4, [r6, #232]	; 0xe8
   17ea6:	fab4 f484 	clz	r4, r4
   17eaa:	0964      	lsrs	r4, r4, #5
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   17eac:	2103      	movs	r1, #3
   17eae:	4618      	mov	r0, r3
   17eb0:	f00f fa08 	bl	272c4 <atomic_test_bit>
   17eb4:	b1b0      	cbz	r0, 17ee4 <smp_error+0x58>
		smp_pairing_complete(smp, reason);
   17eb6:	4639      	mov	r1, r7
   17eb8:	4630      	mov	r0, r6
   17eba:	f7ff ff69 	bl	17d90 <smp_pairing_complete>
	if (remote_already_completed) {
   17ebe:	b1f4      	cbz	r4, 17efe <smp_error+0x72>
		LOG_WRN("SMP does not allow a pairing failure at this point. Known issue. "
   17ec0:	4b1d      	ldr	r3, [pc, #116]	; (17f38 <smp_error+0xac>)
   17ec2:	491e      	ldr	r1, [pc, #120]	; (17f3c <smp_error+0xb0>)
   17ec4:	9302      	str	r3, [sp, #8]
   17ec6:	2300      	movs	r3, #0
   17ec8:	2202      	movs	r2, #2
   17eca:	4618      	mov	r0, r3
   17ecc:	e9cd 3300 	strd	r3, r3, [sp]
   17ed0:	f00f fa50 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(smp->chan.chan.conn, BT_HCI_ERR_AUTH_FAIL);
   17ed4:	2105      	movs	r1, #5
   17ed6:	f8d6 00ec 	ldr.w	r0, [r6, #236]	; 0xec
   17eda:	f00e fa50 	bl	2637e <bt_conn_disconnect>
		return 0;
   17ede:	2000      	movs	r0, #0
}
   17ee0:	b005      	add	sp, #20
   17ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   17ee4:	2101      	movs	r1, #1
   17ee6:	4618      	mov	r0, r3
   17ee8:	f00f f9ec 	bl	272c4 <atomic_test_bit>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   17eec:	2800      	cmp	r0, #0
   17eee:	d1e2      	bne.n	17eb6 <smp_error+0x2a>
	    atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   17ef0:	210f      	movs	r1, #15
   17ef2:	4618      	mov	r0, r3
   17ef4:	f00f f9e6 	bl	272c4 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   17ef8:	2800      	cmp	r0, #0
   17efa:	d1dc      	bne.n	17eb6 <smp_error+0x2a>
   17efc:	e7df      	b.n	17ebe <smp_error+0x32>
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_FAIL, sizeof(*rsp));
   17efe:	2105      	movs	r1, #5
   17f00:	4630      	mov	r0, r6
   17f02:	f00f fa56 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!buf) {
   17f06:	4605      	mov	r5, r0
   17f08:	b190      	cbz	r0, 17f30 <smp_error+0xa4>
   17f0a:	2101      	movs	r1, #1
   17f0c:	300c      	adds	r0, #12
   17f0e:	f001 f9db 	bl	192c8 <net_buf_simple_add>
	rsp->reason = reason;
   17f12:	7007      	strb	r7, [r0, #0]
   17f14:	9400      	str	r4, [sp, #0]
   17f16:	4623      	mov	r3, r4
   17f18:	462a      	mov	r2, r5
   17f1a:	2106      	movs	r1, #6
   17f1c:	f8d6 00ec 	ldr.w	r0, [r6, #236]	; 0xec
   17f20:	f00e fb23 	bl	2656a <bt_l2cap_send_cb>
	if (bt_l2cap_send(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf)) {
   17f24:	2800      	cmp	r0, #0
   17f26:	d0da      	beq.n	17ede <smp_error+0x52>
		net_buf_unref(buf);
   17f28:	4628      	mov	r0, r5
   17f2a:	f001 f8ab 	bl	19084 <net_buf_unref>
   17f2e:	e7d6      	b.n	17ede <smp_error+0x52>
		return -ENOBUFS;
   17f30:	f06f 0068 	mvn.w	r0, #104	; 0x68
   17f34:	e7d4      	b.n	17ee0 <smp_error+0x54>
   17f36:	bf00      	nop
   17f38:	0002eacb 	.word	0x0002eacb
   17f3c:	0002a43c 	.word	0x0002a43c

00017f40 <bt_smp_recv>:
{
   17f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (buf->len < sizeof(*hdr)) {
   17f44:	8a0b      	ldrh	r3, [r1, #16]
{
   17f46:	4604      	mov	r4, r0
   17f48:	460e      	mov	r6, r1
   17f4a:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   17f4c:	b963      	cbnz	r3, 17f68 <bt_smp_recv+0x28>
		LOG_ERR("Too small SMP PDU received");
   17f4e:	4a3c      	ldr	r2, [pc, #240]	; (18040 <bt_smp_recv+0x100>)
   17f50:	4618      	mov	r0, r3
   17f52:	e9cd 3201 	strd	r3, r2, [sp, #4]
   17f56:	493b      	ldr	r1, [pc, #236]	; (18044 <bt_smp_recv+0x104>)
   17f58:	2201      	movs	r2, #1
   17f5a:	9300      	str	r3, [sp, #0]
   17f5c:	f00f fa0a 	bl	27374 <z_log_msg_runtime_create.constprop.0>
}
   17f60:	2000      	movs	r0, #0
   17f62:	b006      	add	sp, #24
   17f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return net_buf_simple_pull_mem(&buf->b, len);
   17f68:	2101      	movs	r1, #1
   17f6a:	f106 000c 	add.w	r0, r6, #12
   17f6e:	f001 f98d 	bl	1928c <net_buf_simple_pull_mem>
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   17f72:	2104      	movs	r1, #4
   17f74:	4607      	mov	r7, r0
   17f76:	f1a4 00e8 	sub.w	r0, r4, #232	; 0xe8
   17f7a:	f00f f9a3 	bl	272c4 <atomic_test_bit>
   17f7e:	f1a4 05ec 	sub.w	r5, r4, #236	; 0xec
   17f82:	7839      	ldrb	r1, [r7, #0]
   17f84:	4604      	mov	r4, r0
   17f86:	b158      	cbz	r0, 17fa0 <bt_smp_recv+0x60>
		LOG_WRN("SMP command (code 0x%02x) received after timeout", hdr->code);
   17f88:	4b2f      	ldr	r3, [pc, #188]	; (18048 <bt_smp_recv+0x108>)
   17f8a:	2202      	movs	r2, #2
   17f8c:	9302      	str	r3, [sp, #8]
   17f8e:	2300      	movs	r3, #0
   17f90:	4618      	mov	r0, r3
   17f92:	e9cd 3300 	strd	r3, r3, [sp]
   17f96:	9103      	str	r1, [sp, #12]
   17f98:	492a      	ldr	r1, [pc, #168]	; (18044 <bt_smp_recv+0x104>)
		LOG_WRN("Received reserved SMP code 0x%02x", hdr->code);
   17f9a:	f00f f9eb 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return 0;
   17f9e:	e7df      	b.n	17f60 <bt_smp_recv+0x20>
	if (hdr->code >= ARRAY_SIZE(handlers)) {
   17fa0:	290e      	cmp	r1, #14
   17fa2:	d908      	bls.n	17fb6 <bt_smp_recv+0x76>
		LOG_WRN("Received reserved SMP code 0x%02x", hdr->code);
   17fa4:	4b29      	ldr	r3, [pc, #164]	; (1804c <bt_smp_recv+0x10c>)
   17fa6:	9103      	str	r1, [sp, #12]
   17fa8:	e9cd 0301 	strd	r0, r3, [sp, #4]
   17fac:	2202      	movs	r2, #2
   17fae:	4603      	mov	r3, r0
   17fb0:	4924      	ldr	r1, [pc, #144]	; (18044 <bt_smp_recv+0x104>)
   17fb2:	9000      	str	r0, [sp, #0]
   17fb4:	e7f1      	b.n	17f9a <bt_smp_recv+0x5a>
	if (!handlers[hdr->code].func) {
   17fb6:	f8df 8098 	ldr.w	r8, [pc, #152]	; 18050 <bt_smp_recv+0x110>
   17fba:	f858 3031 	ldr.w	r3, [r8, r1, lsl #3]
   17fbe:	b96b      	cbnz	r3, 17fdc <bt_smp_recv+0x9c>
		LOG_WRN("Unhandled SMP code 0x%02x", hdr->code);
   17fc0:	4a24      	ldr	r2, [pc, #144]	; (18054 <bt_smp_recv+0x114>)
   17fc2:	9103      	str	r1, [sp, #12]
   17fc4:	e9cd 3201 	strd	r3, r2, [sp, #4]
   17fc8:	491e      	ldr	r1, [pc, #120]	; (18044 <bt_smp_recv+0x104>)
   17fca:	2202      	movs	r2, #2
   17fcc:	9300      	str	r3, [sp, #0]
   17fce:	f00f f9d1 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_CMD_NOTSUPP);
   17fd2:	2107      	movs	r1, #7
		smp_error(smp, err);
   17fd4:	4628      	mov	r0, r5
   17fd6:	f7ff ff59 	bl	17e8c <smp_error>
   17fda:	e7c1      	b.n	17f60 <bt_smp_recv+0x20>
	if (!atomic_test_and_clear_bit(smp->allowed_cmds, hdr->code)) {
   17fdc:	4628      	mov	r0, r5
   17fde:	f00f fa6f 	bl	274c0 <atomic_test_and_clear_bit>
   17fe2:	783a      	ldrb	r2, [r7, #0]
   17fe4:	4603      	mov	r3, r0
   17fe6:	b968      	cbnz	r0, 18004 <bt_smp_recv+0xc4>
		LOG_WRN("Unexpected SMP code 0x%02x", hdr->code);
   17fe8:	9203      	str	r2, [sp, #12]
   17fea:	4a1b      	ldr	r2, [pc, #108]	; (18058 <bt_smp_recv+0x118>)
   17fec:	4915      	ldr	r1, [pc, #84]	; (18044 <bt_smp_recv+0x104>)
   17fee:	e9cd 0201 	strd	r0, r2, [sp, #4]
   17ff2:	9000      	str	r0, [sp, #0]
   17ff4:	2202      	movs	r2, #2
   17ff6:	f00f f9bd 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		if (hdr->code != BT_SMP_CMD_PAIRING_FAIL) {
   17ffa:	783b      	ldrb	r3, [r7, #0]
   17ffc:	2b05      	cmp	r3, #5
   17ffe:	d0af      	beq.n	17f60 <bt_smp_recv+0x20>
			smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   18000:	2108      	movs	r1, #8
   18002:	e7e7      	b.n	17fd4 <bt_smp_recv+0x94>
	if (buf->len != handlers[hdr->code].expect_len) {
   18004:	eb08 01c2 	add.w	r1, r8, r2, lsl #3
   18008:	8a33      	ldrh	r3, [r6, #16]
   1800a:	7909      	ldrb	r1, [r1, #4]
   1800c:	4299      	cmp	r1, r3
   1800e:	d00d      	beq.n	1802c <bt_smp_recv+0xec>
		LOG_ERR("Invalid len %u for code 0x%02x", buf->len, hdr->code);
   18010:	e9cd 3203 	strd	r3, r2, [sp, #12]
   18014:	4b11      	ldr	r3, [pc, #68]	; (1805c <bt_smp_recv+0x11c>)
   18016:	490b      	ldr	r1, [pc, #44]	; (18044 <bt_smp_recv+0x104>)
   18018:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1801c:	2201      	movs	r2, #1
   1801e:	4623      	mov	r3, r4
   18020:	4620      	mov	r0, r4
   18022:	9400      	str	r4, [sp, #0]
   18024:	f00f f9a6 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_INVALID_PARAMS);
   18028:	210a      	movs	r1, #10
   1802a:	e7d3      	b.n	17fd4 <bt_smp_recv+0x94>
	err = handlers[hdr->code].func(smp, buf);
   1802c:	4631      	mov	r1, r6
   1802e:	4628      	mov	r0, r5
   18030:	f858 3032 	ldr.w	r3, [r8, r2, lsl #3]
   18034:	4798      	blx	r3
	if (err) {
   18036:	4601      	mov	r1, r0
   18038:	2800      	cmp	r0, #0
   1803a:	d091      	beq.n	17f60 <bt_smp_recv+0x20>
   1803c:	e7ca      	b.n	17fd4 <bt_smp_recv+0x94>
   1803e:	bf00      	nop
   18040:	0002eb23 	.word	0x0002eb23
   18044:	0002a43c 	.word	0x0002a43c
   18048:	0002eb3e 	.word	0x0002eb3e
   1804c:	0002eb6f 	.word	0x0002eb6f
   18050:	0002af74 	.word	0x0002af74
   18054:	0002eb91 	.word	0x0002eb91
   18058:	0002ebab 	.word	0x0002ebab
   1805c:	0002e63c 	.word	0x0002e63c

00018060 <bt_smp_pkey_ready>:
{
   18060:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	sc_public_key = pkey;
   18062:	4a10      	ldr	r2, [pc, #64]	; (180a4 <bt_smp_pkey_ready+0x44>)
{
   18064:	4603      	mov	r3, r0
	sc_public_key = pkey;
   18066:	6010      	str	r0, [r2, #0]
	if (!pkey) {
   18068:	b948      	cbnz	r0, 1807e <bt_smp_pkey_ready+0x1e>
		LOG_WRN("Public key not available");
   1806a:	4a0f      	ldr	r2, [pc, #60]	; (180a8 <bt_smp_pkey_ready+0x48>)
   1806c:	490f      	ldr	r1, [pc, #60]	; (180ac <bt_smp_pkey_ready+0x4c>)
   1806e:	e9cd 0201 	strd	r0, r2, [sp, #4]
   18072:	9000      	str	r0, [sp, #0]
   18074:	2202      	movs	r2, #2
   18076:	f00f f97d 	bl	27374 <z_log_msg_runtime_create.constprop.0>
}
   1807a:	b004      	add	sp, #16
   1807c:	bd10      	pop	{r4, pc}
	z_impl_k_sem_give(sem);
   1807e:	480c      	ldr	r0, [pc, #48]	; (180b0 <bt_smp_pkey_ready+0x50>)
   18080:	f007 fd5e 	bl	1fb40 <z_impl_k_sem_give>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   18084:	4b0b      	ldr	r3, [pc, #44]	; (180b4 <bt_smp_pkey_ready+0x54>)
		err = smp_public_key_periph(smp);
   18086:	1f1c      	subs	r4, r3, #4
   18088:	e8d3 3faf 	lda	r3, [r3]
		if (!atomic_test_bit(smp->flags, SMP_FLAG_PKEY_SEND)) {
   1808c:	065b      	lsls	r3, r3, #25
   1808e:	d5f4      	bpl.n	1807a <bt_smp_pkey_ready+0x1a>
		err = smp_public_key_periph(smp);
   18090:	4620      	mov	r0, r4
   18092:	f7ff f897 	bl	171c4 <smp_public_key_periph>
		if (err) {
   18096:	4601      	mov	r1, r0
   18098:	2800      	cmp	r0, #0
   1809a:	d0ee      	beq.n	1807a <bt_smp_pkey_ready+0x1a>
			smp_error(smp, err);
   1809c:	4620      	mov	r0, r4
   1809e:	f7ff fef5 	bl	17e8c <smp_error>
   180a2:	e7ea      	b.n	1807a <bt_smp_pkey_ready+0x1a>
   180a4:	20021110 	.word	0x20021110
   180a8:	0002ebc6 	.word	0x0002ebc6
   180ac:	0002a43c 	.word	0x0002a43c
   180b0:	20008b48 	.word	0x20008b48
   180b4:	20009984 	.word	0x20009984

000180b8 <smp_ident_addr_info>:
{
   180b8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	smp->remote_dist &= ~BT_SMP_DIST_ID_KEY;
   180bc:	f890 30e9 	ldrb.w	r3, [r0, #233]	; 0xe9
	struct bt_smp_ident_addr_info *req = (void *)buf->data;
   180c0:	68cf      	ldr	r7, [r1, #12]
	smp->remote_dist &= ~BT_SMP_DIST_ID_KEY;
   180c2:	f023 0302 	bic.w	r3, r3, #2
   180c6:	f880 30e9 	strb.w	r3, [r0, #233]	; 0xe9
	struct bt_conn *conn = smp->chan.chan.conn;
   180ca:	f8d0 60ec 	ldr.w	r6, [r0, #236]	; 0xec
	if (addr->type == BT_ADDR_LE_PUBLIC) {
   180ce:	783b      	ldrb	r3, [r7, #0]
{
   180d0:	4604      	mov	r4, r0
		LOG_ERR(" for %s", bt_addr_le_str(&conn->le.dst));
   180d2:	f106 0890 	add.w	r8, r6, #144	; 0x90
   180d6:	b32b      	cbz	r3, 18124 <smp_ident_addr_info+0x6c>
	if (!bt_addr_le_is_identity(&req->addr)) {
   180d8:	79bb      	ldrb	r3, [r7, #6]
   180da:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   180de:	2bc0      	cmp	r3, #192	; 0xc0
   180e0:	d020      	beq.n	18124 <smp_ident_addr_info+0x6c>
		LOG_ERR("Invalid identity %s", bt_addr_le_str(&req->addr));
   180e2:	4638      	mov	r0, r7
   180e4:	f7f8 febc 	bl	10e60 <bt_addr_le_str>
   180e8:	2400      	movs	r4, #0
   180ea:	4b5d      	ldr	r3, [pc, #372]	; (18260 <smp_ident_addr_info+0x1a8>)
   180ec:	2201      	movs	r2, #1
   180ee:	495d      	ldr	r1, [pc, #372]	; (18264 <smp_ident_addr_info+0x1ac>)
   180f0:	9003      	str	r0, [sp, #12]
   180f2:	9302      	str	r3, [sp, #8]
   180f4:	4620      	mov	r0, r4
   180f6:	4623      	mov	r3, r4
   180f8:	e9cd 4400 	strd	r4, r4, [sp]
   180fc:	f00f f93a 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		LOG_ERR(" for %s", bt_addr_le_str(&conn->le.dst));
   18100:	4640      	mov	r0, r8
   18102:	f7f8 fead 	bl	10e60 <bt_addr_le_str>
   18106:	4b58      	ldr	r3, [pc, #352]	; (18268 <smp_ident_addr_info+0x1b0>)
   18108:	9003      	str	r0, [sp, #12]
   1810a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1810e:	4620      	mov	r0, r4
   18110:	4623      	mov	r3, r4
   18112:	2201      	movs	r2, #1
   18114:	4953      	ldr	r1, [pc, #332]	; (18264 <smp_ident_addr_info+0x1ac>)
   18116:	9400      	str	r4, [sp, #0]
   18118:	f00f f92c 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_INVALID_PARAMS;
   1811c:	200a      	movs	r0, #10
}
   1811e:	b004      	add	sp, #16
   18120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return memcmp(a, b, sizeof(*a));
   18124:	2207      	movs	r2, #7
   18126:	4639      	mov	r1, r7
   18128:	4640      	mov	r0, r8
   1812a:	f011 f9c4 	bl	294b6 <memcmp>
	if (!bt_addr_le_eq(&conn->le.dst, &req->addr)) {
   1812e:	b168      	cbz	r0, 1814c <smp_ident_addr_info+0x94>
		struct bt_keys *keys = bt_keys_find_addr(conn->id, &req->addr);
   18130:	4639      	mov	r1, r7
   18132:	7a30      	ldrb	r0, [r6, #8]
   18134:	f000 fc1a 	bl	1896c <bt_keys_find_addr>
		if (keys) {
   18138:	4605      	mov	r5, r0
   1813a:	b138      	cbz	r0, 1814c <smp_ident_addr_info+0x94>
			if (!update_keys_check(smp, keys)) {
   1813c:	4601      	mov	r1, r0
   1813e:	4620      	mov	r0, r4
   18140:	f00f f8c6 	bl	272d0 <update_keys_check>
   18144:	b1e8      	cbz	r0, 18182 <smp_ident_addr_info+0xca>
			bt_keys_clear(keys);
   18146:	4628      	mov	r0, r5
   18148:	f000 fc70 	bl	18a2c <bt_keys_clear>
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   1814c:	210d      	movs	r1, #13
   1814e:	1d20      	adds	r0, r4, #4
   18150:	f00f f8b8 	bl	272c4 <atomic_test_bit>
   18154:	2800      	cmp	r0, #0
   18156:	d071      	beq.n	1823c <smp_ident_addr_info+0x184>
		keys = bt_keys_get_type(BT_KEYS_IRK, conn->id, &conn->le.dst);
   18158:	4642      	mov	r2, r8
   1815a:	2002      	movs	r0, #2
   1815c:	7a31      	ldrb	r1, [r6, #8]
   1815e:	f000 fc41 	bl	189e4 <bt_keys_get_type>
		if (!keys) {
   18162:	4605      	mov	r5, r0
   18164:	b978      	cbnz	r0, 18186 <smp_ident_addr_info+0xce>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   18166:	4640      	mov	r0, r8
   18168:	f7f8 fe7a 	bl	10e60 <bt_addr_le_str>
   1816c:	4b3f      	ldr	r3, [pc, #252]	; (1826c <smp_ident_addr_info+0x1b4>)
   1816e:	9003      	str	r0, [sp, #12]
   18170:	e9cd 5301 	strd	r5, r3, [sp, #4]
   18174:	2201      	movs	r2, #1
   18176:	462b      	mov	r3, r5
   18178:	4628      	mov	r0, r5
   1817a:	493a      	ldr	r1, [pc, #232]	; (18264 <smp_ident_addr_info+0x1ac>)
   1817c:	9500      	str	r5, [sp, #0]
   1817e:	f00f f8f9 	bl	27374 <z_log_msg_runtime_create.constprop.0>
				return BT_SMP_ERR_UNSPECIFIED;
   18182:	2008      	movs	r0, #8
   18184:	e7cb      	b.n	1811e <smp_ident_addr_info+0x66>
		if (conn->role == BT_HCI_ROLE_CENTRAL) {
   18186:	78f3      	ldrb	r3, [r6, #3]
   18188:	bba3      	cbnz	r3, 181f4 <smp_ident_addr_info+0x13c>
			dst = &conn->le.resp_addr;
   1818a:	f106 039e 	add.w	r3, r6, #158	; 0x9e
	if (addr->type != BT_ADDR_LE_RANDOM) {
   1818e:	781a      	ldrb	r2, [r3, #0]
   18190:	2a01      	cmp	r2, #1
   18192:	d11e      	bne.n	181d2 <smp_ident_addr_info+0x11a>
		if (bt_addr_le_is_rpa(dst)) {
   18194:	799a      	ldrb	r2, [r3, #6]
   18196:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
   1819a:	2a40      	cmp	r2, #64	; 0x40
   1819c:	d119      	bne.n	181d2 <smp_ident_addr_info+0x11a>
   1819e:	f8d3 2001 	ldr.w	r2, [r3, #1]
   181a2:	f8c5 203a 	str.w	r2, [r5, #58]	; 0x3a
   181a6:	f8b3 3005 	ldrh.w	r3, [r3, #5]
   181aa:	87eb      	strh	r3, [r5, #62]	; 0x3e
	if (addr->type == BT_ADDR_LE_PUBLIC) {
   181ac:	f896 3090 	ldrb.w	r3, [r6, #144]	; 0x90
   181b0:	b17b      	cbz	r3, 181d2 <smp_ident_addr_info+0x11a>
			if (!bt_addr_le_is_identity(&conn->le.dst)) {
   181b2:	f896 3096 	ldrb.w	r3, [r6, #150]	; 0x96
   181b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   181ba:	2bc0      	cmp	r3, #192	; 0xc0
   181bc:	d009      	beq.n	181d2 <smp_ident_addr_info+0x11a>
				bt_addr_le_copy(&keys->addr, &req->addr);
   181be:	4639      	mov	r1, r7
   181c0:	1c68      	adds	r0, r5, #1
   181c2:	f00f f8b1 	bl	27328 <bt_addr_le_copy>
				bt_addr_le_copy(&conn->le.dst, &req->addr);
   181c6:	4640      	mov	r0, r8
   181c8:	f00f f8ae 	bl	27328 <bt_addr_le_copy>
				bt_conn_identity_resolved(conn);
   181cc:	4630      	mov	r0, r6
   181ce:	f7fc f869 	bl	142a4 <bt_conn_identity_resolved>
	__ASSERT_NO_MSG(!(smp->remote_dist & BT_SMP_DIST_ID_KEY));
   181d2:	f894 60e9 	ldrb.w	r6, [r4, #233]	; 0xe9
   181d6:	f016 0602 	ands.w	r6, r6, #2
   181da:	d00e      	beq.n	181fa <smp_ident_addr_info+0x142>
   181dc:	4924      	ldr	r1, [pc, #144]	; (18270 <smp_ident_addr_info+0x1b8>)
   181de:	f640 6363 	movw	r3, #3683	; 0xe63
   181e2:	4a24      	ldr	r2, [pc, #144]	; (18274 <smp_ident_addr_info+0x1bc>)
   181e4:	4824      	ldr	r0, [pc, #144]	; (18278 <smp_ident_addr_info+0x1c0>)
   181e6:	f00c fc10 	bl	24a0a <assert_print>
   181ea:	f640 6163 	movw	r1, #3683	; 0xe63
	__ASSERT_NO_MSG(!bt_id_find_conflict(new_bond));
   181ee:	4821      	ldr	r0, [pc, #132]	; (18274 <smp_ident_addr_info+0x1bc>)
   181f0:	f00c fc04 	bl	249fc <assert_post_action>
			dst = &conn->le.init_addr;
   181f4:	f106 0397 	add.w	r3, r6, #151	; 0x97
   181f8:	e7c9      	b.n	1818e <smp_ident_addr_info+0xd6>
	conflict = bt_id_find_conflict(new_bond);
   181fa:	4628      	mov	r0, r5
   181fc:	f7fa fafe 	bl	127fc <bt_id_find_conflict>
	if (conflict) {
   18200:	b158      	cbz	r0, 1821a <smp_ident_addr_info+0x162>
		LOG_WRN("Refusing new pairing. The old bond must be unpaired first.");
   18202:	4b1e      	ldr	r3, [pc, #120]	; (1827c <smp_ident_addr_info+0x1c4>)
   18204:	4630      	mov	r0, r6
   18206:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1820a:	2202      	movs	r2, #2
   1820c:	4633      	mov	r3, r6
   1820e:	4915      	ldr	r1, [pc, #84]	; (18264 <smp_ident_addr_info+0x1ac>)
   18210:	9600      	str	r6, [sp, #0]
   18212:	f00f f8af 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_AUTH_REQUIREMENTS;
   18216:	2003      	movs	r0, #3
   18218:	e781      	b.n	1811e <smp_ident_addr_info+0x66>
	__ASSERT_NO_MSG(!bt_id_find_conflict(new_bond));
   1821a:	4628      	mov	r0, r5
   1821c:	f7fa faee 	bl	127fc <bt_id_find_conflict>
   18220:	b148      	cbz	r0, 18236 <smp_ident_addr_info+0x17e>
   18222:	4917      	ldr	r1, [pc, #92]	; (18280 <smp_ident_addr_info+0x1c8>)
   18224:	f640 637f 	movw	r3, #3711	; 0xe7f
   18228:	4a12      	ldr	r2, [pc, #72]	; (18274 <smp_ident_addr_info+0x1bc>)
   1822a:	4813      	ldr	r0, [pc, #76]	; (18278 <smp_ident_addr_info+0x1c0>)
   1822c:	f00c fbed 	bl	24a0a <assert_print>
   18230:	f640 617f 	movw	r1, #3711	; 0xe7f
   18234:	e7db      	b.n	181ee <smp_ident_addr_info+0x136>
	bt_id_add(new_bond);
   18236:	4628      	mov	r0, r5
   18238:	f7fa faf0 	bl	1281c <bt_id_add>
	if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   1823c:	f894 30e9 	ldrb.w	r3, [r4, #233]	; 0xe9
   18240:	075b      	lsls	r3, r3, #29
   18242:	d503      	bpl.n	1824c <smp_ident_addr_info+0x194>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   18244:	210a      	movs	r1, #10
   18246:	4620      	mov	r0, r4
   18248:	f00f f8a3 	bl	27392 <atomic_set_bit>
	if (!smp->local_dist && !smp->remote_dist) {
   1824c:	f8b4 10e8 	ldrh.w	r1, [r4, #232]	; 0xe8
   18250:	b109      	cbz	r1, 18256 <smp_ident_addr_info+0x19e>
	return 0;
   18252:	2000      	movs	r0, #0
   18254:	e763      	b.n	1811e <smp_ident_addr_info+0x66>
		smp_pairing_complete(smp, 0);
   18256:	4620      	mov	r0, r4
   18258:	f7ff fd9a 	bl	17d90 <smp_pairing_complete>
   1825c:	e7f9      	b.n	18252 <smp_ident_addr_info+0x19a>
   1825e:	bf00      	nop
   18260:	0002ebdf 	.word	0x0002ebdf
   18264:	0002a43c 	.word	0x0002a43c
   18268:	0002ecc6 	.word	0x0002ecc6
   1826c:	0002e9a2 	.word	0x0002e9a2
   18270:	0002ec22 	.word	0x0002ec22
   18274:	0002ebf3 	.word	0x0002ebf3
   18278:	0002b3a9 	.word	0x0002b3a9
   1827c:	0002ec3d 	.word	0x0002ec3d
   18280:	0002ec78 	.word	0x0002ec78

00018284 <smp_central_ident>:
{
   18284:	b5f0      	push	{r4, r5, r6, r7, lr}
   18286:	460b      	mov	r3, r1
   18288:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   1828a:	f8d0 50ec 	ldr.w	r5, [r0, #236]	; 0xec
{
   1828e:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18290:	210d      	movs	r1, #13
   18292:	3004      	adds	r0, #4
   18294:	f00f f816 	bl	272c4 <atomic_test_bit>
   18298:	b318      	cbz	r0, 182e2 <smp_central_ident+0x5e>
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   1829a:	f105 0790 	add.w	r7, r5, #144	; 0x90
   1829e:	7a29      	ldrb	r1, [r5, #8]
   182a0:	463a      	mov	r2, r7
   182a2:	2004      	movs	r0, #4
		struct bt_smp_central_ident *req = (void *)buf->data;
   182a4:	68de      	ldr	r6, [r3, #12]
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   182a6:	f000 fb9d 	bl	189e4 <bt_keys_get_type>
		if (!keys) {
   182aa:	4605      	mov	r5, r0
   182ac:	b980      	cbnz	r0, 182d0 <smp_central_ident+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   182ae:	4638      	mov	r0, r7
   182b0:	f7f8 fdd6 	bl	10e60 <bt_addr_le_str>
   182b4:	4b17      	ldr	r3, [pc, #92]	; (18314 <smp_central_ident+0x90>)
   182b6:	9003      	str	r0, [sp, #12]
   182b8:	e9cd 5301 	strd	r5, r3, [sp, #4]
   182bc:	4628      	mov	r0, r5
   182be:	462b      	mov	r3, r5
   182c0:	2201      	movs	r2, #1
   182c2:	4915      	ldr	r1, [pc, #84]	; (18318 <smp_central_ident+0x94>)
   182c4:	9500      	str	r5, [sp, #0]
   182c6:	f00f f855 	bl	27374 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   182ca:	2008      	movs	r0, #8
}
   182cc:	b005      	add	sp, #20
   182ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   182d0:	4632      	mov	r2, r6
   182d2:	f832 3b02 	ldrh.w	r3, [r2], #2
   182d6:	8303      	strh	r3, [r0, #24]
   182d8:	f8d6 3002 	ldr.w	r3, [r6, #2]
   182dc:	6103      	str	r3, [r0, #16]
   182de:	6853      	ldr	r3, [r2, #4]
   182e0:	6143      	str	r3, [r0, #20]
	smp->remote_dist &= ~BT_SMP_DIST_ENC_KEY;
   182e2:	f894 30e9 	ldrb.w	r3, [r4, #233]	; 0xe9
   182e6:	f023 0201 	bic.w	r2, r3, #1
   182ea:	f884 20e9 	strb.w	r2, [r4, #233]	; 0xe9
	if (smp->remote_dist & BT_SMP_DIST_ID_KEY) {
   182ee:	079a      	lsls	r2, r3, #30
   182f0:	d508      	bpl.n	18304 <smp_central_ident+0x80>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_INFO);
   182f2:	2108      	movs	r1, #8
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   182f4:	4620      	mov	r0, r4
   182f6:	f00f f84c 	bl	27392 <atomic_set_bit>
	if (!smp->local_dist && !smp->remote_dist) {
   182fa:	f8b4 10e8 	ldrh.w	r1, [r4, #232]	; 0xe8
   182fe:	b129      	cbz	r1, 1830c <smp_central_ident+0x88>
	return 0;
   18300:	2000      	movs	r0, #0
   18302:	e7e3      	b.n	182cc <smp_central_ident+0x48>
	} else if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   18304:	075b      	lsls	r3, r3, #29
   18306:	d5f8      	bpl.n	182fa <smp_central_ident+0x76>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   18308:	210a      	movs	r1, #10
   1830a:	e7f3      	b.n	182f4 <smp_central_ident+0x70>
		smp_pairing_complete(smp, 0);
   1830c:	4620      	mov	r0, r4
   1830e:	f7ff fd3f 	bl	17d90 <smp_pairing_complete>
   18312:	e7f5      	b.n	18300 <smp_central_ident+0x7c>
   18314:	0002e9a2 	.word	0x0002e9a2
   18318:	0002a43c 	.word	0x0002a43c

0001831c <smp_pairing_failed>:
{
   1831c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   18320:	460e      	mov	r6, r1
   18322:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   18324:	f8d0 80ec 	ldr.w	r8, [r0, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   18328:	f7fe fdb0 	bl	16e8c <latch_auth_cb>
	struct bt_smp_pairing_fail *req = (void *)buf->data;
   1832c:	68f6      	ldr	r6, [r6, #12]
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   1832e:	4914      	ldr	r1, [pc, #80]	; (18380 <smp_pairing_failed+0x64>)
   18330:	7833      	ldrb	r3, [r6, #0]
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   18332:	4605      	mov	r5, r0
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   18334:	9303      	str	r3, [sp, #12]
   18336:	4b13      	ldr	r3, [pc, #76]	; (18384 <smp_pairing_failed+0x68>)
   18338:	2201      	movs	r2, #1
   1833a:	9302      	str	r3, [sp, #8]
   1833c:	2300      	movs	r3, #0
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   1833e:	1d27      	adds	r7, r4, #4
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   18340:	4618      	mov	r0, r3
   18342:	e9cd 3300 	strd	r3, r3, [sp]
   18346:	f00f f815 	bl	27374 <z_log_msg_runtime_create.constprop.0>
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   1834a:	210a      	movs	r1, #10
   1834c:	4638      	mov	r0, r7
   1834e:	f00f f8b7 	bl	274c0 <atomic_test_and_clear_bit>
   18352:	b140      	cbz	r0, 18366 <smp_pairing_failed+0x4a>
		if (smp_auth_cb && smp_auth_cb->cancel) {
   18354:	b975      	cbnz	r5, 18374 <smp_pairing_failed+0x58>
	smp_pairing_complete(smp, req->reason);
   18356:	4620      	mov	r0, r4
   18358:	7831      	ldrb	r1, [r6, #0]
   1835a:	f7ff fd19 	bl	17d90 <smp_pairing_complete>
}
   1835e:	2000      	movs	r0, #0
   18360:	b004      	add	sp, #16
   18362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    atomic_test_and_clear_bit(smp->flags, SMP_FLAG_DISPLAY)) {
   18366:	210b      	movs	r1, #11
   18368:	4638      	mov	r0, r7
   1836a:	f00f f8a9 	bl	274c0 <atomic_test_and_clear_bit>
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   1836e:	2800      	cmp	r0, #0
   18370:	d1f0      	bne.n	18354 <smp_pairing_failed+0x38>
   18372:	e7f0      	b.n	18356 <smp_pairing_failed+0x3a>
		if (smp_auth_cb && smp_auth_cb->cancel) {
   18374:	692b      	ldr	r3, [r5, #16]
   18376:	2b00      	cmp	r3, #0
   18378:	d0ed      	beq.n	18356 <smp_pairing_failed+0x3a>
			smp_auth_cb->cancel(conn);
   1837a:	4640      	mov	r0, r8
   1837c:	4798      	blx	r3
   1837e:	e7ea      	b.n	18356 <smp_pairing_failed+0x3a>
   18380:	0002a43c 	.word	0x0002a43c
   18384:	0002ec97 	.word	0x0002ec97

00018388 <bt_smp_encrypt_change>:
{
   18388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct bt_conn *conn = chan->conn;
   1838c:	4605      	mov	r5, r0
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   1838e:	f1a0 06e8 	sub.w	r6, r0, #232	; 0xe8
{
   18392:	4604      	mov	r4, r0
   18394:	460f      	mov	r7, r1
   18396:	b08c      	sub	sp, #48	; 0x30
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   18398:	2101      	movs	r1, #1
   1839a:	4630      	mov	r0, r6
	struct bt_conn *conn = chan->conn;
   1839c:	f855 89ec 	ldr.w	r8, [r5], #-236
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   183a0:	f00f f88e 	bl	274c0 <atomic_test_and_clear_bit>
   183a4:	2800      	cmp	r0, #0
   183a6:	d068      	beq.n	1847a <bt_smp_encrypt_change+0xf2>
	if (hci_status) {
   183a8:	b1e7      	cbz	r7, 183e4 <bt_smp_encrypt_change+0x5c>
		if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   183aa:	2103      	movs	r1, #3
   183ac:	4630      	mov	r0, r6
   183ae:	f00e ff89 	bl	272c4 <atomic_test_bit>
   183b2:	2800      	cmp	r0, #0
   183b4:	d061      	beq.n	1847a <bt_smp_encrypt_change+0xf2>
			uint8_t smp_err = smp_err_get(
   183b6:	4638      	mov	r0, r7
   183b8:	f7f9 fcee 	bl	11d98 <bt_security_err_get>
	switch (auth_err) {
   183bc:	3801      	subs	r0, #1
   183be:	b2c0      	uxtb	r0, r0
   183c0:	2808      	cmp	r0, #8
			uint8_t smp_err = smp_err_get(
   183c2:	bf8c      	ite	hi
   183c4:	2400      	movhi	r4, #0
   183c6:	4b75      	ldrls	r3, [pc, #468]	; (1859c <bt_smp_encrypt_change+0x214>)
			atomic_set_bit(smp->flags, SMP_FLAG_KEYS_DISTR);
   183c8:	f04f 0102 	mov.w	r1, #2
   183cc:	bf98      	it	ls
   183ce:	5c1c      	ldrbls	r4, [r3, r0]
   183d0:	4630      	mov	r0, r6
   183d2:	f00e ffde 	bl	27392 <atomic_set_bit>
			smp_pairing_complete(smp, smp_err);
   183d6:	4621      	mov	r1, r4
		smp_pairing_complete(smp, 0);
   183d8:	4628      	mov	r0, r5
}
   183da:	b00c      	add	sp, #48	; 0x30
   183dc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		smp_pairing_complete(smp, 0);
   183e0:	f7ff bcd6 	b.w	17d90 <smp_pairing_complete>
	if (!conn->encrypt) {
   183e4:	f898 300b 	ldrb.w	r3, [r8, #11]
   183e8:	2b00      	cmp	r3, #0
   183ea:	d046      	beq.n	1847a <bt_smp_encrypt_change+0xf2>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   183ec:	2103      	movs	r1, #3
   183ee:	4630      	mov	r0, r6
   183f0:	f00e ff68 	bl	272c4 <atomic_test_bit>
   183f4:	b928      	cbnz	r0, 18402 <bt_smp_encrypt_change+0x7a>
		smp_reset(smp);
   183f6:	4628      	mov	r0, r5
}
   183f8:	b00c      	add	sp, #48	; 0x30
   183fa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		smp_reset(smp);
   183fe:	f00f b871 	b.w	274e4 <smp_reset>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   18402:	2105      	movs	r1, #5
   18404:	4630      	mov	r0, r6
   18406:	f00e ff5d 	bl	272c4 <atomic_test_bit>
   1840a:	b1b8      	cbz	r0, 1843c <bt_smp_encrypt_change+0xb4>
		if ((smp->local_dist & BT_SMP_DIST_LINK_KEY) &&
   1840c:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   18410:	071b      	lsls	r3, r3, #28
   18412:	d507      	bpl.n	18424 <bt_smp_encrypt_change+0x9c>
   18414:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   18418:	071f      	lsls	r7, r3, #28
   1841a:	d503      	bpl.n	18424 <bt_smp_encrypt_change+0x9c>
			atomic_set_bit(smp->flags, SMP_FLAG_DERIVE_LK);
   1841c:	2111      	movs	r1, #17
   1841e:	4630      	mov	r0, r6
   18420:	f00e ffb7 	bl	27392 <atomic_set_bit>
		smp->local_dist &= ~BT_SMP_DIST_LINK_KEY;
   18424:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   18428:	f023 0308 	bic.w	r3, r3, #8
   1842c:	f804 3c04 	strb.w	r3, [r4, #-4]
		smp->remote_dist &= ~BT_SMP_DIST_LINK_KEY;
   18430:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   18434:	f023 0308 	bic.w	r3, r3, #8
   18438:	f804 3c03 	strb.w	r3, [r4, #-3]
	if (smp->remote_dist & BT_SMP_DIST_ENC_KEY) {
   1843c:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   18440:	07d8      	lsls	r0, r3, #31
   18442:	d51d      	bpl.n	18480 <bt_smp_encrypt_change+0xf8>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_ENCRYPT_INFO);
   18444:	2106      	movs	r1, #6
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   18446:	4628      	mov	r0, r5
   18448:	f00e ffa3 	bl	27392 <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_KEYS_DISTR);
   1844c:	2102      	movs	r1, #2
   1844e:	4630      	mov	r0, r6
   18450:	f00e ff9f 	bl	27392 <atomic_set_bit>
	struct bt_conn *conn = smp->chan.chan.conn;
   18454:	6823      	ldr	r3, [r4, #0]
	if (!keys) {
   18456:	f8d3 70c0 	ldr.w	r7, [r3, #192]	; 0xc0
   1845a:	b9cf      	cbnz	r7, 18490 <bt_smp_encrypt_change+0x108>
		LOG_ERR("No keys space for %s", bt_addr_le_str(&conn->le.dst));
   1845c:	f103 0090 	add.w	r0, r3, #144	; 0x90
   18460:	f7f8 fcfe 	bl	10e60 <bt_addr_le_str>
   18464:	4b4e      	ldr	r3, [pc, #312]	; (185a0 <bt_smp_encrypt_change+0x218>)
   18466:	9003      	str	r0, [sp, #12]
   18468:	e9cd 7301 	strd	r7, r3, [sp, #4]
   1846c:	2201      	movs	r2, #1
   1846e:	463b      	mov	r3, r7
   18470:	4638      	mov	r0, r7
   18472:	494c      	ldr	r1, [pc, #304]	; (185a4 <bt_smp_encrypt_change+0x21c>)
   18474:	9700      	str	r7, [sp, #0]
   18476:	f00e ff7d 	bl	27374 <z_log_msg_runtime_create.constprop.0>
}
   1847a:	b00c      	add	sp, #48	; 0x30
   1847c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (smp->remote_dist & BT_SMP_DIST_ID_KEY) {
   18480:	0799      	lsls	r1, r3, #30
   18482:	d501      	bpl.n	18488 <bt_smp_encrypt_change+0x100>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_INFO);
   18484:	2108      	movs	r1, #8
   18486:	e7de      	b.n	18446 <bt_smp_encrypt_change+0xbe>
	} else if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   18488:	075a      	lsls	r2, r3, #29
   1848a:	d5df      	bpl.n	1844c <bt_smp_encrypt_change+0xc4>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   1848c:	210a      	movs	r1, #10
   1848e:	e7da      	b.n	18446 <bt_smp_encrypt_change+0xbe>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   18490:	2105      	movs	r1, #5
   18492:	f00e ff17 	bl	272c4 <atomic_test_bit>
   18496:	4607      	mov	r7, r0
   18498:	b9b0      	cbnz	r0, 184c8 <bt_smp_encrypt_change+0x140>
	if (smp->local_dist & BT_SMP_DIST_ENC_KEY) {
   1849a:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   1849e:	07db      	lsls	r3, r3, #31
   184a0:	d512      	bpl.n	184c8 <bt_smp_encrypt_change+0x140>
	struct bt_keys *keys = conn->le.keys;
   184a2:	6823      	ldr	r3, [r4, #0]
		if (bt_rand((void *)&rand, sizeof(rand))) {
   184a4:	211a      	movs	r1, #26
   184a6:	a805      	add	r0, sp, #20
	struct bt_keys *keys = conn->le.keys;
   184a8:	f8d3 80c0 	ldr.w	r8, [r3, #192]	; 0xc0
		if (bt_rand((void *)&rand, sizeof(rand))) {
   184ac:	f7fb f866 	bl	1357c <bt_rand>
   184b0:	4681      	mov	r9, r0
   184b2:	b170      	cbz	r0, 184d2 <bt_smp_encrypt_change+0x14a>
			LOG_ERR("Unable to get random bytes");
   184b4:	4b3c      	ldr	r3, [pc, #240]	; (185a8 <bt_smp_encrypt_change+0x220>)
   184b6:	2201      	movs	r2, #1
   184b8:	e9cd 7301 	strd	r7, r3, [sp, #4]
   184bc:	4638      	mov	r0, r7
   184be:	463b      	mov	r3, r7
   184c0:	4938      	ldr	r1, [pc, #224]	; (185a4 <bt_smp_encrypt_change+0x21c>)
   184c2:	9700      	str	r7, [sp, #0]
			LOG_ERR("Unable to allocate Encrypt Info buffer");
   184c4:	f00e ff56 	bl	27374 <z_log_msg_runtime_create.constprop.0>
	if (!smp->local_dist && !smp->remote_dist) {
   184c8:	f834 1c04 	ldrh.w	r1, [r4, #-4]
   184cc:	2900      	cmp	r1, #0
   184ce:	d1d4      	bne.n	1847a <bt_smp_encrypt_change+0xf2>
   184d0:	e782      	b.n	183d8 <bt_smp_encrypt_change+0x50>
		buf = smp_create_pdu(smp, BT_SMP_CMD_ENCRYPT_INFO,
   184d2:	2106      	movs	r1, #6
   184d4:	4628      	mov	r0, r5
   184d6:	f00e ff6c 	bl	273b2 <smp_create_pdu.constprop.0>
		if (!buf) {
   184da:	4607      	mov	r7, r0
   184dc:	b938      	cbnz	r0, 184ee <bt_smp_encrypt_change+0x166>
			LOG_ERR("Unable to allocate Encrypt Info buffer");
   184de:	4b33      	ldr	r3, [pc, #204]	; (185ac <bt_smp_encrypt_change+0x224>)
   184e0:	e9cd 7301 	strd	r7, r3, [sp, #4]
   184e4:	2201      	movs	r2, #1
   184e6:	463b      	mov	r3, r7
   184e8:	492e      	ldr	r1, [pc, #184]	; (185a4 <bt_smp_encrypt_change+0x21c>)
   184ea:	9700      	str	r7, [sp, #0]
   184ec:	e7ea      	b.n	184c4 <bt_smp_encrypt_change+0x13c>
	return net_buf_simple_add(&buf->b, len);
   184ee:	2110      	movs	r1, #16
   184f0:	300c      	adds	r0, #12
   184f2:	f000 fee9 	bl	192c8 <net_buf_simple_add>
   184f6:	f898 200c 	ldrb.w	r2, [r8, #12]
   184fa:	a905      	add	r1, sp, #20
   184fc:	4682      	mov	sl, r0
   184fe:	f010 ffea 	bl	294d6 <memcpy>
		if (keys->enc_size < sizeof(info->ltk)) {
   18502:	f898 000c 	ldrb.w	r0, [r8, #12]
   18506:	280f      	cmp	r0, #15
   18508:	d805      	bhi.n	18516 <bt_smp_encrypt_change+0x18e>
__ssp_bos_icheck3(memset, void *, int)
   1850a:	f1c0 0210 	rsb	r2, r0, #16
   1850e:	4649      	mov	r1, r9
   18510:	4450      	add	r0, sl
   18512:	f011 f81a 	bl	2954a <memset>
		smp_send(smp, buf, NULL, NULL);
   18516:	4639      	mov	r1, r7
   18518:	2200      	movs	r2, #0
   1851a:	4628      	mov	r0, r5
   1851c:	f00e ff0d 	bl	2733a <smp_send.constprop.0>
		buf = smp_create_pdu(smp, BT_SMP_CMD_CENTRAL_IDENT,
   18520:	2107      	movs	r1, #7
   18522:	4628      	mov	r0, r5
   18524:	f00e ff45 	bl	273b2 <smp_create_pdu.constprop.0>
		if (!buf) {
   18528:	4607      	mov	r7, r0
   1852a:	b908      	cbnz	r0, 18530 <bt_smp_encrypt_change+0x1a8>
			LOG_ERR("Unable to allocate Central Ident buffer");
   1852c:	4b20      	ldr	r3, [pc, #128]	; (185b0 <bt_smp_encrypt_change+0x228>)
   1852e:	e7d7      	b.n	184e0 <bt_smp_encrypt_change+0x158>
   18530:	210a      	movs	r1, #10
   18532:	300c      	adds	r0, #12
   18534:	f000 fec8 	bl	192c8 <net_buf_simple_add>
   18538:	4603      	mov	r3, r0
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1853a:	aa09      	add	r2, sp, #36	; 0x24
   1853c:	ca03      	ldmia	r2!, {r0, r1}
   1853e:	f8c3 0002 	str.w	r0, [r3, #2]
   18542:	f8c3 1006 	str.w	r1, [r3, #6]
   18546:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
		smp_send(smp, buf, smp_ident_sent, NULL);
   1854a:	4639      	mov	r1, r7
   1854c:	4628      	mov	r0, r5
   1854e:	801a      	strh	r2, [r3, #0]
   18550:	4a18      	ldr	r2, [pc, #96]	; (185b4 <bt_smp_encrypt_change+0x22c>)
   18552:	f00e fef2 	bl	2733a <smp_send.constprop.0>
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18556:	4630      	mov	r0, r6
   18558:	210d      	movs	r1, #13
   1855a:	f00e feb3 	bl	272c4 <atomic_test_bit>
   1855e:	ae09      	add	r6, sp, #36	; 0x24
   18560:	2800      	cmp	r0, #0
   18562:	d0b1      	beq.n	184c8 <bt_smp_encrypt_change+0x140>
			bt_keys_add_type(keys, BT_KEYS_PERIPH_LTK);
   18564:	2101      	movs	r1, #1
   18566:	4640      	mov	r0, r8
   18568:	f000 fa24 	bl	189b4 <bt_keys_add_type>
   1856c:	f108 074a 	add.w	r7, r8, #74	; 0x4a
   18570:	ab05      	add	r3, sp, #20
   18572:	461a      	mov	r2, r3
   18574:	ca03      	ldmia	r2!, {r0, r1}
   18576:	42b2      	cmp	r2, r6
   18578:	6038      	str	r0, [r7, #0]
   1857a:	6079      	str	r1, [r7, #4]
   1857c:	4613      	mov	r3, r2
   1857e:	f107 0708 	add.w	r7, r7, #8
   18582:	d1f6      	bne.n	18572 <bt_smp_encrypt_change+0x1ea>
   18584:	4633      	mov	r3, r6
   18586:	cb03      	ldmia	r3!, {r0, r1}
   18588:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
   1858c:	f8c8 0040 	str.w	r0, [r8, #64]	; 0x40
   18590:	f8c8 1044 	str.w	r1, [r8, #68]	; 0x44
   18594:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
   18598:	e796      	b.n	184c8 <bt_smp_encrypt_change+0x140>
   1859a:	bf00      	nop
   1859c:	0002ed63 	.word	0x0002ed63
   185a0:	0002ecb9 	.word	0x0002ecb9
   185a4:	0002a43c 	.word	0x0002a43c
   185a8:	0002ecce 	.word	0x0002ecce
   185ac:	0002ece9 	.word	0x0002ece9
   185b0:	0002ed10 	.word	0x0002ed10
   185b4:	000185f5 	.word	0x000185f5

000185b8 <smp_timeout>:
{
   185b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_ERR("SMP Timeout");
   185ba:	4b0c      	ldr	r3, [pc, #48]	; (185ec <smp_timeout+0x34>)
{
   185bc:	4604      	mov	r4, r0
	LOG_ERR("SMP Timeout");
   185be:	9302      	str	r3, [sp, #8]
   185c0:	2300      	movs	r3, #0
   185c2:	2201      	movs	r2, #1
   185c4:	4618      	mov	r0, r3
   185c6:	e9cd 3300 	strd	r3, r3, [sp]
   185ca:	4909      	ldr	r1, [pc, #36]	; (185f0 <smp_timeout+0x38>)
   185cc:	f00e fed2 	bl	27374 <z_log_msg_runtime_create.constprop.0>
	smp_pairing_complete(smp, BT_SMP_ERR_UNSPECIFIED);
   185d0:	f5a4 70c0 	sub.w	r0, r4, #384	; 0x180
   185d4:	2108      	movs	r1, #8
   185d6:	f7ff fbdb 	bl	17d90 <smp_pairing_complete>
	atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   185da:	2104      	movs	r1, #4
   185dc:	f5a4 70be 	sub.w	r0, r4, #380	; 0x17c
}
   185e0:	b004      	add	sp, #16
   185e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   185e6:	f00e bed4 	b.w	27392 <atomic_set_bit>
   185ea:	bf00      	nop
   185ec:	0002ed38 	.word	0x0002ed38
   185f0:	0002a43c 	.word	0x0002a43c

000185f4 <smp_ident_sent>:
{
   185f4:	b508      	push	{r3, lr}
	if (!err) {
   185f6:	bb1a      	cbnz	r2, 18640 <smp_ident_sent+0x4c>
	if (conn->type == BT_CONN_TYPE_LE) {
   185f8:	7883      	ldrb	r3, [r0, #2]
   185fa:	2b01      	cmp	r3, #1
   185fc:	d120      	bne.n	18640 <smp_ident_sent+0x4c>
		chan = bt_l2cap_le_lookup_tx_cid(conn, BT_L2CAP_CID_SMP);
   185fe:	2106      	movs	r1, #6
   18600:	f00d ffcc 	bl	2659c <bt_l2cap_le_lookup_tx_cid>
		__ASSERT(chan, "No SMP channel found");
   18604:	b970      	cbnz	r0, 18624 <smp_ident_sent+0x30>
   18606:	490f      	ldr	r1, [pc, #60]	; (18644 <smp_ident_sent+0x50>)
   18608:	f240 2365 	movw	r3, #613	; 0x265
   1860c:	4a0e      	ldr	r2, [pc, #56]	; (18648 <smp_ident_sent+0x54>)
   1860e:	480f      	ldr	r0, [pc, #60]	; (1864c <smp_ident_sent+0x58>)
   18610:	f00c f9fb 	bl	24a0a <assert_print>
   18614:	480e      	ldr	r0, [pc, #56]	; (18650 <smp_ident_sent+0x5c>)
   18616:	f00c f9f8 	bl	24a0a <assert_print>
   1861a:	f240 2165 	movw	r1, #613	; 0x265
   1861e:	480a      	ldr	r0, [pc, #40]	; (18648 <smp_ident_sent+0x54>)
   18620:	f00c f9ec 	bl	249fc <assert_post_action>
		smp->local_dist &= ~dist_complete;
   18624:	f810 3c04 	ldrb.w	r3, [r0, #-4]
   18628:	f023 0301 	bic.w	r3, r3, #1
   1862c:	f800 3c04 	strb.w	r3, [r0, #-4]
		if (!smp->local_dist && !smp->remote_dist) {
   18630:	f830 1c04 	ldrh.w	r1, [r0, #-4]
   18634:	b921      	cbnz	r1, 18640 <smp_ident_sent+0x4c>
}
   18636:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			smp_pairing_complete(smp, 0);
   1863a:	38ec      	subs	r0, #236	; 0xec
   1863c:	f7ff bba8 	b.w	17d90 <smp_pairing_complete>
}
   18640:	bd08      	pop	{r3, pc}
   18642:	bf00      	nop
   18644:	0002e4af 	.word	0x0002e4af
   18648:	0002ebf3 	.word	0x0002ebf3
   1864c:	0002b3a9 	.word	0x0002b3a9
   18650:	0002ed44 	.word	0x0002ed44

00018654 <bt_smp_update_keys>:
{
   18654:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   18658:	4604      	mov	r4, r0
	smp = smp_chan_get(conn);
   1865a:	f7fe fc95 	bl	16f88 <smp_chan_get>
	if (!smp) {
   1865e:	4605      	mov	r5, r0
   18660:	2800      	cmp	r0, #0
   18662:	d074      	beq.n	1874e <bt_smp_update_keys+0xfa>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   18664:	1d07      	adds	r7, r0, #4
   18666:	2103      	movs	r1, #3
   18668:	4638      	mov	r0, r7
   1866a:	f00e fe2b 	bl	272c4 <atomic_test_bit>
   1866e:	2800      	cmp	r0, #0
   18670:	d06d      	beq.n	1874e <bt_smp_update_keys+0xfa>
	if (conn->le.keys) {
   18672:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   18676:	b108      	cbz	r0, 1867c <bt_smp_update_keys+0x28>
		bt_keys_clear(conn->le.keys);
   18678:	f000 f9d8 	bl	18a2c <bt_keys_clear>
	conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   1867c:	f104 0890 	add.w	r8, r4, #144	; 0x90
   18680:	4641      	mov	r1, r8
   18682:	7a20      	ldrb	r0, [r4, #8]
   18684:	f000 f894 	bl	187b0 <bt_keys_get_addr>
   18688:	4606      	mov	r6, r0
   1868a:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (!conn->le.keys) {
   1868e:	b9a0      	cbnz	r0, 186ba <bt_smp_update_keys+0x66>
		LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   18690:	4640      	mov	r0, r8
   18692:	f7f8 fbe5 	bl	10e60 <bt_addr_le_str>
   18696:	4b39      	ldr	r3, [pc, #228]	; (1877c <bt_smp_update_keys+0x128>)
   18698:	9003      	str	r0, [sp, #12]
   1869a:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1869e:	4630      	mov	r0, r6
   186a0:	4633      	mov	r3, r6
   186a2:	2201      	movs	r2, #1
   186a4:	4936      	ldr	r1, [pc, #216]	; (18780 <bt_smp_update_keys+0x12c>)
   186a6:	9600      	str	r6, [sp, #0]
   186a8:	f00e fe64 	bl	27374 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   186ac:	2108      	movs	r1, #8
   186ae:	4628      	mov	r0, r5
}
   186b0:	b004      	add	sp, #16
   186b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   186b6:	f7ff bbe9 	b.w	17e8c <smp_error>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY)) {
   186ba:	210e      	movs	r1, #14
   186bc:	4638      	mov	r0, r7
   186be:	f00e fe01 	bl	272c4 <atomic_test_bit>
   186c2:	b128      	cbz	r0, 186d0 <bt_smp_update_keys+0x7c>
		conn->le.keys->flags |= BT_KEYS_DEBUG;
   186c4:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   186c8:	7b53      	ldrb	r3, [r2, #13]
   186ca:	f043 0302 	orr.w	r3, r3, #2
   186ce:	7353      	strb	r3, [r2, #13]
	switch (smp->method) {
   186d0:	7a2a      	ldrb	r2, [r5, #8]
		conn->le.keys->flags |= BT_KEYS_OOB;
   186d2:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
	switch (smp->method) {
   186d6:	2a03      	cmp	r2, #3
		conn->le.keys->flags |= BT_KEYS_OOB;
   186d8:	7b4b      	ldrb	r3, [r1, #13]
	switch (smp->method) {
   186da:	d83b      	bhi.n	18754 <bt_smp_update_keys+0x100>
   186dc:	2a00      	cmp	r2, #0
   186de:	d040      	beq.n	18762 <bt_smp_update_keys+0x10e>
		conn->le.keys->flags |= BT_KEYS_AUTHENTICATED;
   186e0:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   186e4:	7b53      	ldrb	r3, [r2, #13]
   186e6:	f043 0301 	orr.w	r3, r3, #1
		conn->le.keys->flags &= ~BT_KEYS_AUTHENTICATED;
   186ea:	7353      	strb	r3, [r2, #13]
	return MIN(req->max_key_size, rsp->max_key_size);
   186ec:	7d2b      	ldrb	r3, [r5, #20]
   186ee:	7b69      	ldrb	r1, [r5, #13]
	conn->le.keys->enc_size = get_encryption_key_size(smp);
   186f0:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
	return MIN(req->max_key_size, rsp->max_key_size);
   186f4:	428b      	cmp	r3, r1
   186f6:	bf28      	it	cs
   186f8:	460b      	movcs	r3, r1
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   186fa:	4638      	mov	r0, r7
	conn->le.keys->enc_size = get_encryption_key_size(smp);
   186fc:	7313      	strb	r3, [r2, #12]
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   186fe:	2105      	movs	r1, #5
   18700:	f00e fde0 	bl	272c4 <atomic_test_bit>
   18704:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
		conn->le.keys->flags |= BT_KEYS_SC;
   18708:	7b5a      	ldrb	r2, [r3, #13]
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   1870a:	b398      	cbz	r0, 18774 <bt_smp_update_keys+0x120>
		conn->le.keys->flags |= BT_KEYS_SC;
   1870c:	f042 0210 	orr.w	r2, r2, #16
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18710:	210d      	movs	r1, #13
   18712:	4638      	mov	r0, r7
		conn->le.keys->flags |= BT_KEYS_SC;
   18714:	735a      	strb	r2, [r3, #13]
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18716:	f00e fdd5 	bl	272c4 <atomic_test_bit>
   1871a:	b1c0      	cbz	r0, 1874e <bt_smp_update_keys+0xfa>
			bt_keys_add_type(conn->le.keys, BT_KEYS_LTK_P256);
   1871c:	2120      	movs	r1, #32
   1871e:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   18722:	f000 f947 	bl	189b4 <bt_keys_add_type>
   18726:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   1872a:	f105 0247 	add.w	r2, r5, #71	; 0x47
   1872e:	331a      	adds	r3, #26
   18730:	3557      	adds	r5, #87	; 0x57
   18732:	f852 1b04 	ldr.w	r1, [r2], #4
   18736:	42aa      	cmp	r2, r5
   18738:	f843 1b04 	str.w	r1, [r3], #4
   1873c:	d1f9      	bne.n	18732 <bt_smp_update_keys+0xde>
__ssp_bos_icheck3(memset, void *, int)
   1873e:	2300      	movs	r3, #0
   18740:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18744:	6113      	str	r3, [r2, #16]
   18746:	6153      	str	r3, [r2, #20]
   18748:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   1874c:	8313      	strh	r3, [r2, #24]
}
   1874e:	b004      	add	sp, #16
   18750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (smp->method) {
   18754:	3a05      	subs	r2, #5
   18756:	2a01      	cmp	r2, #1
   18758:	d803      	bhi.n	18762 <bt_smp_update_keys+0x10e>
		conn->le.keys->flags |= BT_KEYS_OOB;
   1875a:	f043 0320 	orr.w	r3, r3, #32
   1875e:	734b      	strb	r3, [r1, #13]
   18760:	e7be      	b.n	186e0 <bt_smp_update_keys+0x8c>
		conn->le.keys->flags &= ~BT_KEYS_OOB;
   18762:	f023 0320 	bic.w	r3, r3, #32
   18766:	734b      	strb	r3, [r1, #13]
		conn->le.keys->flags &= ~BT_KEYS_AUTHENTICATED;
   18768:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   1876c:	7b53      	ldrb	r3, [r2, #13]
   1876e:	f023 0301 	bic.w	r3, r3, #1
   18772:	e7ba      	b.n	186ea <bt_smp_update_keys+0x96>
		conn->le.keys->flags &= ~BT_KEYS_SC;
   18774:	f022 0210 	bic.w	r2, r2, #16
   18778:	735a      	strb	r2, [r3, #13]
   1877a:	e7e8      	b.n	1874e <bt_smp_update_keys+0xfa>
   1877c:	0002e9a2 	.word	0x0002e9a2
   18780:	0002a43c 	.word	0x0002a43c

00018784 <bt_smp_init>:
BT_L2CAP_CHANNEL_DEFINE(smp_br_fixed_chan, BT_L2CAP_CID_BR_SMP,
			bt_smp_br_accept, NULL);
#endif /* CONFIG_BT_BREDR */

int bt_smp_init(void)
{
   18784:	b508      	push	{r3, lr}
	return BT_CMD_TEST(bt_dev.supported_commands, 34, 1) &&
   18786:	4b07      	ldr	r3, [pc, #28]	; (187a4 <bt_smp_init+0x20>)
	}

	LOG_DBG("LE SC %s", sc_supported ? "enabled" : "disabled");

	if (!IS_ENABLED(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY)) {
		bt_pub_key_gen(&pub_key_cb);
   18788:	4807      	ldr	r0, [pc, #28]	; (187a8 <bt_smp_init+0x24>)
	return BT_CMD_TEST(bt_dev.supported_commands, 34, 1) &&
   1878a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
   1878e:	f003 0306 	and.w	r3, r3, #6
   18792:	1f9a      	subs	r2, r3, #6
   18794:	4253      	negs	r3, r2
   18796:	4153      	adcs	r3, r2
   18798:	4a04      	ldr	r2, [pc, #16]	; (187ac <bt_smp_init+0x28>)
   1879a:	7013      	strb	r3, [r2, #0]
		bt_pub_key_gen(&pub_key_cb);
   1879c:	f7fa ff18 	bl	135d0 <bt_pub_key_gen>
	}

	return smp_self_test();
}
   187a0:	2000      	movs	r0, #0
   187a2:	bd08      	pop	{r3, pc}
   187a4:	20008000 	.word	0x20008000
   187a8:	20008544 	.word	0x20008544
   187ac:	20021dbf 	.word	0x20021dbf

000187b0 <bt_keys_get_addr>:
	return kdata.in_use;
}
#endif /* CONFIG_BT_KEYS_OVERWRITE_OLDEST */

struct bt_keys *bt_keys_get_addr(uint8_t id, const bt_addr_le_t *addr)
{
   187b0:	b570      	push	{r4, r5, r6, lr}
   187b2:	4606      	mov	r6, r0
	struct bt_keys *keys;
	int i;
	size_t first_free_slot = ARRAY_SIZE(key_pool);

	__ASSERT_NO_MSG(addr != NULL);
   187b4:	460d      	mov	r5, r1
   187b6:	b959      	cbnz	r1, 187d0 <bt_keys_get_addr+0x20>
   187b8:	4913      	ldr	r1, [pc, #76]	; (18808 <bt_keys_get_addr+0x58>)
   187ba:	4814      	ldr	r0, [pc, #80]	; (1880c <bt_keys_get_addr+0x5c>)
   187bc:	2359      	movs	r3, #89	; 0x59
   187be:	4a14      	ldr	r2, [pc, #80]	; (18810 <bt_keys_get_addr+0x60>)
   187c0:	f00c f923 	bl	24a0a <assert_print>
   187c4:	2159      	movs	r1, #89	; 0x59
   187c6:	4812      	ldr	r0, [pc, #72]	; (18810 <bt_keys_get_addr+0x60>)
   187c8:	f00c f918 	bl	249fc <assert_post_action>
		return keys;
	}

	LOG_DBG("unable to create keys for %s", bt_addr_le_str(addr));

	return NULL;
   187cc:	2000      	movs	r0, #0
   187ce:	e019      	b.n	18804 <bt_keys_get_addr+0x54>
		if (keys->id == id && bt_addr_le_eq(&keys->addr, addr)) {
   187d0:	4c10      	ldr	r4, [pc, #64]	; (18814 <bt_keys_get_addr+0x64>)
   187d2:	f814 3b01 	ldrb.w	r3, [r4], #1
   187d6:	4283      	cmp	r3, r0
   187d8:	d104      	bne.n	187e4 <bt_keys_get_addr+0x34>
	return memcmp(a, b, sizeof(*a));
   187da:	2207      	movs	r2, #7
   187dc:	4620      	mov	r0, r4
   187de:	f010 fe6a 	bl	294b6 <memcmp>
   187e2:	b170      	cbz	r0, 18802 <bt_keys_get_addr+0x52>
   187e4:	2207      	movs	r2, #7
   187e6:	490c      	ldr	r1, [pc, #48]	; (18818 <bt_keys_get_addr+0x68>)
   187e8:	480c      	ldr	r0, [pc, #48]	; (1881c <bt_keys_get_addr+0x6c>)
   187ea:	f010 fe64 	bl	294b6 <memcmp>
	if (first_free_slot < ARRAY_SIZE(key_pool)) {
   187ee:	2800      	cmp	r0, #0
   187f0:	d1ec      	bne.n	187cc <bt_keys_get_addr+0x1c>
		keys->id = id;
   187f2:	f804 6c01 	strb.w	r6, [r4, #-1]
	memcpy(dst, src, sizeof(*dst));
   187f6:	682b      	ldr	r3, [r5, #0]
   187f8:	6023      	str	r3, [r4, #0]
   187fa:	88ab      	ldrh	r3, [r5, #4]
   187fc:	80a3      	strh	r3, [r4, #4]
   187fe:	79ab      	ldrb	r3, [r5, #6]
   18800:	71a3      	strb	r3, [r4, #6]
		keys = &key_pool[i];
   18802:	4804      	ldr	r0, [pc, #16]	; (18814 <bt_keys_get_addr+0x64>)
}
   18804:	bd70      	pop	{r4, r5, r6, pc}
   18806:	bf00      	nop
   18808:	0002ede4 	.word	0x0002ede4
   1880c:	0002b3a9 	.word	0x0002b3a9
   18810:	0002edb4 	.word	0x0002edb4
   18814:	20021114 	.word	0x20021114
   18818:	0002d221 	.word	0x0002d221
   1881c:	20021115 	.word	0x20021115

00018820 <bt_keys_foreach_type>:
	}
}

void bt_keys_foreach_type(enum bt_keys_type type, void (*func)(struct bt_keys *keys, void *data),
			  void *data)
{
   18820:	460b      	mov	r3, r1
   18822:	b510      	push	{r4, lr}
   18824:	4611      	mov	r1, r2
   18826:	4604      	mov	r4, r0
	int i;

	__ASSERT_NO_MSG(func != NULL);
   18828:	b963      	cbnz	r3, 18844 <bt_keys_foreach_type+0x24>
   1882a:	4909      	ldr	r1, [pc, #36]	; (18850 <bt_keys_foreach_type+0x30>)
   1882c:	4809      	ldr	r0, [pc, #36]	; (18854 <bt_keys_foreach_type+0x34>)
   1882e:	23b3      	movs	r3, #179	; 0xb3
   18830:	4a09      	ldr	r2, [pc, #36]	; (18858 <bt_keys_foreach_type+0x38>)
   18832:	f00c f8ea 	bl	24a0a <assert_print>
   18836:	21b3      	movs	r1, #179	; 0xb3
   18838:	4807      	ldr	r0, [pc, #28]	; (18858 <bt_keys_foreach_type+0x38>)
   1883a:	f00c f8df 	bl	249fc <assert_post_action>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if ((key_pool[i].keys & type)) {
			func(&key_pool[i], data);
		}
	}
}
   1883e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			func(&key_pool[i], data);
   18842:	4718      	bx	r3
		if ((key_pool[i].keys & type)) {
   18844:	4805      	ldr	r0, [pc, #20]	; (1885c <bt_keys_foreach_type+0x3c>)
   18846:	89c2      	ldrh	r2, [r0, #14]
   18848:	4222      	tst	r2, r4
   1884a:	d1f8      	bne.n	1883e <bt_keys_foreach_type+0x1e>
}
   1884c:	bd10      	pop	{r4, pc}
   1884e:	bf00      	nop
   18850:	0002edf8 	.word	0x0002edf8
   18854:	0002b3a9 	.word	0x0002b3a9
   18858:	0002edb4 	.word	0x0002edb4
   1885c:	20021114 	.word	0x20021114

00018860 <bt_keys_find>:

struct bt_keys *bt_keys_find(enum bt_keys_type type, uint8_t id, const bt_addr_le_t *addr)
{
   18860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18862:	4605      	mov	r5, r0
   18864:	460e      	mov	r6, r1
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18866:	4614      	mov	r4, r2
   18868:	b9aa      	cbnz	r2, 18896 <bt_keys_find+0x36>
   1886a:	490f      	ldr	r1, [pc, #60]	; (188a8 <bt_keys_find+0x48>)
   1886c:	480f      	ldr	r0, [pc, #60]	; (188ac <bt_keys_find+0x4c>)
   1886e:	23c0      	movs	r3, #192	; 0xc0
   18870:	4a0f      	ldr	r2, [pc, #60]	; (188b0 <bt_keys_find+0x50>)
   18872:	f00c f8ca 	bl	24a0a <assert_print>
   18876:	21c0      	movs	r1, #192	; 0xc0
   18878:	480d      	ldr	r0, [pc, #52]	; (188b0 <bt_keys_find+0x50>)
   1887a:	f00c f8bf 	bl	249fc <assert_post_action>

	LOG_DBG("type %d %s", type, bt_addr_le_str(addr));

	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   1887e:	b18a      	cbz	r2, 188a4 <bt_keys_find+0x44>
   18880:	42b1      	cmp	r1, r6
   18882:	d10f      	bne.n	188a4 <bt_keys_find+0x44>
	return memcmp(a, b, sizeof(*a));
   18884:	2207      	movs	r2, #7
   18886:	4621      	mov	r1, r4
   18888:	480a      	ldr	r0, [pc, #40]	; (188b4 <bt_keys_find+0x54>)
   1888a:	f010 fe14 	bl	294b6 <memcmp>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   1888e:	2301      	movs	r3, #1
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18890:	b918      	cbnz	r0, 1889a <bt_keys_find+0x3a>
		    bt_addr_le_eq(&key_pool[i].addr, addr)) {
			return &key_pool[i];
   18892:	4809      	ldr	r0, [pc, #36]	; (188b8 <bt_keys_find+0x58>)
   18894:	e007      	b.n	188a6 <bt_keys_find+0x46>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18896:	2300      	movs	r3, #0
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18898:	4f07      	ldr	r7, [pc, #28]	; (188b8 <bt_keys_find+0x58>)
   1889a:	89fa      	ldrh	r2, [r7, #14]
   1889c:	7839      	ldrb	r1, [r7, #0]
   1889e:	402a      	ands	r2, r5
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   188a0:	2b00      	cmp	r3, #0
   188a2:	d0ec      	beq.n	1887e <bt_keys_find+0x1e>
		}
	}

	return NULL;
   188a4:	2000      	movs	r0, #0
}
   188a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   188a8:	0002ede4 	.word	0x0002ede4
   188ac:	0002b3a9 	.word	0x0002b3a9
   188b0:	0002edb4 	.word	0x0002edb4
   188b4:	20021115 	.word	0x20021115
   188b8:	20021114 	.word	0x20021114

000188bc <bt_keys_find_irk>:

	return keys;
}

struct bt_keys *bt_keys_find_irk(uint8_t id, const bt_addr_le_t *addr)
{
   188bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   188be:	4606      	mov	r6, r0
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   188c0:	460c      	mov	r4, r1
   188c2:	b949      	cbnz	r1, 188d8 <bt_keys_find_irk+0x1c>
   188c4:	4923      	ldr	r1, [pc, #140]	; (18954 <bt_keys_find_irk+0x98>)
   188c6:	4824      	ldr	r0, [pc, #144]	; (18958 <bt_keys_find_irk+0x9c>)
   188c8:	23e9      	movs	r3, #233	; 0xe9
   188ca:	4a24      	ldr	r2, [pc, #144]	; (1895c <bt_keys_find_irk+0xa0>)
   188cc:	f00c f89d 	bl	24a0a <assert_print>
   188d0:	21e9      	movs	r1, #233	; 0xe9
   188d2:	4822      	ldr	r0, [pc, #136]	; (1895c <bt_keys_find_irk+0xa0>)
   188d4:	f00c f892 	bl	249fc <assert_post_action>
	if (addr->type != BT_ADDR_LE_RANDOM) {
   188d8:	780b      	ldrb	r3, [r1, #0]
   188da:	2b01      	cmp	r3, #1
   188dc:	d001      	beq.n	188e2 <bt_keys_find_irk+0x26>

	LOG_DBG("%s", bt_addr_le_str(addr));

	if (!bt_addr_le_is_rpa(addr)) {
		return NULL;
   188de:	2000      	movs	r0, #0
	}

	LOG_DBG("No IRK for %s", bt_addr_le_str(addr));

	return NULL;
}
   188e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!bt_addr_le_is_rpa(addr)) {
   188e2:	798b      	ldrb	r3, [r1, #6]
   188e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   188e8:	2b40      	cmp	r3, #64	; 0x40
   188ea:	d1f8      	bne.n	188de <bt_keys_find_irk+0x22>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   188ec:	2300      	movs	r3, #0
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   188ee:	4d1c      	ldr	r5, [pc, #112]	; (18960 <bt_keys_find_irk+0xa4>)
	return memcmp(a, b, sizeof(*a));
   188f0:	f105 073a 	add.w	r7, r5, #58	; 0x3a
   188f4:	89ea      	ldrh	r2, [r5, #14]
		if (key_pool[i].id == id &&
   188f6:	7828      	ldrb	r0, [r5, #0]
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   188f8:	f002 0202 	and.w	r2, r2, #2
   188fc:	b1db      	cbz	r3, 18936 <bt_keys_find_irk+0x7a>
   188fe:	2300      	movs	r3, #0
   18900:	89ea      	ldrh	r2, [r5, #14]
		if (key_pool[i].id != id) {
   18902:	7829      	ldrb	r1, [r5, #0]
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18904:	f002 0202 	and.w	r2, r2, #2
   18908:	2b00      	cmp	r3, #0
   1890a:	d1e8      	bne.n	188de <bt_keys_find_irk+0x22>
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   1890c:	2a00      	cmp	r2, #0
   1890e:	d0e6      	beq.n	188de <bt_keys_find_irk+0x22>
		if (key_pool[i].id != id) {
   18910:	42b1      	cmp	r1, r6
   18912:	d1e4      	bne.n	188de <bt_keys_find_irk+0x22>
		if (bt_rpa_irk_matches(key_pool[i].irk.val, &addr->a)) {
   18914:	1c67      	adds	r7, r4, #1
   18916:	4639      	mov	r1, r7
   18918:	4812      	ldr	r0, [pc, #72]	; (18964 <bt_keys_find_irk+0xa8>)
   1891a:	f00d f92d 	bl	25b78 <bt_rpa_irk_matches>
   1891e:	2301      	movs	r3, #1
   18920:	2800      	cmp	r0, #0
   18922:	d0ed      	beq.n	18900 <bt_keys_find_irk+0x44>
	memcpy(dst, src, sizeof(*dst));
   18924:	f8d4 3001 	ldr.w	r3, [r4, #1]
   18928:	f8c5 303a 	str.w	r3, [r5, #58]	; 0x3a
   1892c:	f8b4 2005 	ldrh.w	r2, [r4, #5]
   18930:	4b0d      	ldr	r3, [pc, #52]	; (18968 <bt_keys_find_irk+0xac>)
   18932:	809a      	strh	r2, [r3, #4]
}
   18934:	e00b      	b.n	1894e <bt_keys_find_irk+0x92>
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18936:	2a00      	cmp	r2, #0
   18938:	d0e2      	beq.n	18900 <bt_keys_find_irk+0x44>
		if (key_pool[i].id == id &&
   1893a:	42b0      	cmp	r0, r6
   1893c:	d1e0      	bne.n	18900 <bt_keys_find_irk+0x44>
	return memcmp(a, b, sizeof(*a));
   1893e:	2206      	movs	r2, #6
   18940:	4639      	mov	r1, r7
   18942:	1c60      	adds	r0, r4, #1
   18944:	f010 fdb7 	bl	294b6 <memcmp>
   18948:	2301      	movs	r3, #1
   1894a:	2800      	cmp	r0, #0
   1894c:	d1d2      	bne.n	188f4 <bt_keys_find_irk+0x38>
			return &key_pool[i];
   1894e:	4804      	ldr	r0, [pc, #16]	; (18960 <bt_keys_find_irk+0xa4>)
   18950:	e7c6      	b.n	188e0 <bt_keys_find_irk+0x24>
   18952:	bf00      	nop
   18954:	0002ede4 	.word	0x0002ede4
   18958:	0002b3a9 	.word	0x0002b3a9
   1895c:	0002edb4 	.word	0x0002edb4
   18960:	20021114 	.word	0x20021114
   18964:	2002113e 	.word	0x2002113e
   18968:	2002114e 	.word	0x2002114e

0001896c <bt_keys_find_addr>:

struct bt_keys *bt_keys_find_addr(uint8_t id, const bt_addr_le_t *addr)
{
   1896c:	b510      	push	{r4, lr}
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   1896e:	b959      	cbnz	r1, 18988 <bt_keys_find_addr+0x1c>
   18970:	490c      	ldr	r1, [pc, #48]	; (189a4 <bt_keys_find_addr+0x38>)
   18972:	480d      	ldr	r0, [pc, #52]	; (189a8 <bt_keys_find_addr+0x3c>)
   18974:	f44f 738d 	mov.w	r3, #282	; 0x11a
   18978:	4a0c      	ldr	r2, [pc, #48]	; (189ac <bt_keys_find_addr+0x40>)
   1897a:	f00c f846 	bl	24a0a <assert_print>
   1897e:	f44f 718d 	mov.w	r1, #282	; 0x11a
   18982:	480a      	ldr	r0, [pc, #40]	; (189ac <bt_keys_find_addr+0x40>)
   18984:	f00c f83a 	bl	249fc <assert_post_action>

	LOG_DBG("%s", bt_addr_le_str(addr));

	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if (key_pool[i].id == id &&
   18988:	4c09      	ldr	r4, [pc, #36]	; (189b0 <bt_keys_find_addr+0x44>)
   1898a:	7823      	ldrb	r3, [r4, #0]
   1898c:	4283      	cmp	r3, r0
   1898e:	d104      	bne.n	1899a <bt_keys_find_addr+0x2e>
	return memcmp(a, b, sizeof(*a));
   18990:	2207      	movs	r2, #7
   18992:	1c60      	adds	r0, r4, #1
   18994:	f010 fd8f 	bl	294b6 <memcmp>
   18998:	b108      	cbz	r0, 1899e <bt_keys_find_addr+0x32>
		    bt_addr_le_eq(&key_pool[i].addr, addr)) {
			return &key_pool[i];
		}
	}

	return NULL;
   1899a:	2000      	movs	r0, #0
}
   1899c:	bd10      	pop	{r4, pc}
			return &key_pool[i];
   1899e:	4620      	mov	r0, r4
   189a0:	e7fc      	b.n	1899c <bt_keys_find_addr+0x30>
   189a2:	bf00      	nop
   189a4:	0002ede4 	.word	0x0002ede4
   189a8:	0002b3a9 	.word	0x0002b3a9
   189ac:	0002edb4 	.word	0x0002edb4
   189b0:	20021114 	.word	0x20021114

000189b4 <bt_keys_add_type>:

void bt_keys_add_type(struct bt_keys *keys, enum bt_keys_type type)
{
   189b4:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(keys != NULL);
   189b6:	b958      	cbnz	r0, 189d0 <bt_keys_add_type+0x1c>
   189b8:	4907      	ldr	r1, [pc, #28]	; (189d8 <bt_keys_add_type+0x24>)
   189ba:	4808      	ldr	r0, [pc, #32]	; (189dc <bt_keys_add_type+0x28>)
   189bc:	f44f 7395 	mov.w	r3, #298	; 0x12a
   189c0:	4a07      	ldr	r2, [pc, #28]	; (189e0 <bt_keys_add_type+0x2c>)
   189c2:	f00c f822 	bl	24a0a <assert_print>
   189c6:	f44f 7195 	mov.w	r1, #298	; 0x12a
   189ca:	4805      	ldr	r0, [pc, #20]	; (189e0 <bt_keys_add_type+0x2c>)
   189cc:	f00c f816 	bl	249fc <assert_post_action>

	keys->keys |= type;
   189d0:	89c3      	ldrh	r3, [r0, #14]
   189d2:	4319      	orrs	r1, r3
   189d4:	81c1      	strh	r1, [r0, #14]
}
   189d6:	bd08      	pop	{r3, pc}
   189d8:	0002ee0c 	.word	0x0002ee0c
   189dc:	0002b3a9 	.word	0x0002b3a9
   189e0:	0002edb4 	.word	0x0002edb4

000189e4 <bt_keys_get_type>:
{
   189e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   189e6:	4606      	mov	r6, r0
   189e8:	460f      	mov	r7, r1
	__ASSERT_NO_MSG(addr != NULL);
   189ea:	4615      	mov	r5, r2
   189ec:	b94a      	cbnz	r2, 18a02 <bt_keys_get_type+0x1e>
   189ee:	490c      	ldr	r1, [pc, #48]	; (18a20 <bt_keys_get_type+0x3c>)
   189f0:	480c      	ldr	r0, [pc, #48]	; (18a24 <bt_keys_get_type+0x40>)
   189f2:	23d2      	movs	r3, #210	; 0xd2
   189f4:	4a0c      	ldr	r2, [pc, #48]	; (18a28 <bt_keys_get_type+0x44>)
   189f6:	f00c f808 	bl	24a0a <assert_print>
   189fa:	21d2      	movs	r1, #210	; 0xd2
   189fc:	480a      	ldr	r0, [pc, #40]	; (18a28 <bt_keys_get_type+0x44>)
   189fe:	f00b fffd 	bl	249fc <assert_post_action>
	keys = bt_keys_find(type, id, addr);
   18a02:	f7ff ff2d 	bl	18860 <bt_keys_find>
	if (keys) {
   18a06:	4604      	mov	r4, r0
   18a08:	b940      	cbnz	r0, 18a1c <bt_keys_get_type+0x38>
	keys = bt_keys_get_addr(id, addr);
   18a0a:	4629      	mov	r1, r5
   18a0c:	4638      	mov	r0, r7
   18a0e:	f7ff fecf 	bl	187b0 <bt_keys_get_addr>
	if (!keys) {
   18a12:	4604      	mov	r4, r0
   18a14:	b110      	cbz	r0, 18a1c <bt_keys_get_type+0x38>
	bt_keys_add_type(keys, type);
   18a16:	4631      	mov	r1, r6
   18a18:	f7ff ffcc 	bl	189b4 <bt_keys_add_type>
}
   18a1c:	4620      	mov	r0, r4
   18a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18a20:	0002ede4 	.word	0x0002ede4
   18a24:	0002b3a9 	.word	0x0002b3a9
   18a28:	0002edb4 	.word	0x0002edb4

00018a2c <bt_keys_clear>:

void bt_keys_clear(struct bt_keys *keys)
{
   18a2c:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(keys != NULL);
   18a2e:	4604      	mov	r4, r0
   18a30:	b958      	cbnz	r0, 18a4a <bt_keys_clear+0x1e>
   18a32:	490c      	ldr	r1, [pc, #48]	; (18a64 <bt_keys_clear+0x38>)
   18a34:	480c      	ldr	r0, [pc, #48]	; (18a68 <bt_keys_clear+0x3c>)
   18a36:	f240 1331 	movw	r3, #305	; 0x131
   18a3a:	4a0c      	ldr	r2, [pc, #48]	; (18a6c <bt_keys_clear+0x40>)
   18a3c:	f00b ffe5 	bl	24a0a <assert_print>
   18a40:	f240 1131 	movw	r1, #305	; 0x131
   18a44:	4809      	ldr	r0, [pc, #36]	; (18a6c <bt_keys_clear+0x40>)
   18a46:	f00b ffd9 	bl	249fc <assert_post_action>

	LOG_DBG("%s (keys 0x%04x)", bt_addr_le_str(&keys->addr), keys->keys);

	if (keys->state & BT_KEYS_ID_ADDED) {
   18a4a:	7a03      	ldrb	r3, [r0, #8]
   18a4c:	075b      	lsls	r3, r3, #29
   18a4e:	d501      	bpl.n	18a54 <bt_keys_clear+0x28>
		bt_id_del(keys);
   18a50:	f7f9 ffb0 	bl	129b4 <bt_id_del>
   18a54:	4620      	mov	r0, r4
		LOG_DBG("Deleting key %s", key);
		settings_delete(key);
	}

	(void)memset(keys, 0, sizeof(*keys));
}
   18a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   18a5a:	225c      	movs	r2, #92	; 0x5c
   18a5c:	2100      	movs	r1, #0
   18a5e:	f010 bd74 	b.w	2954a <memset>
   18a62:	bf00      	nop
   18a64:	0002ee0c 	.word	0x0002ee0c
   18a68:	0002b3a9 	.word	0x0002b3a9
   18a6c:	0002edb4 	.word	0x0002edb4

00018a70 <sys_memcpy_swap>:
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   18a70:	4288      	cmp	r0, r1
{
   18a72:	b510      	push	{r4, lr}
   18a74:	eb00 0302 	add.w	r3, r0, r2
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   18a78:	d911      	bls.n	18a9e <sys_memcpy_swap+0x2e>
   18a7a:	188c      	adds	r4, r1, r2
   18a7c:	42a0      	cmp	r0, r4
   18a7e:	d211      	bcs.n	18aa4 <sys_memcpy_swap+0x34>
   18a80:	490d      	ldr	r1, [pc, #52]	; (18ab8 <sys_memcpy_swap+0x48>)
   18a82:	f240 2315 	movw	r3, #533	; 0x215
   18a86:	4a0d      	ldr	r2, [pc, #52]	; (18abc <sys_memcpy_swap+0x4c>)
   18a88:	480d      	ldr	r0, [pc, #52]	; (18ac0 <sys_memcpy_swap+0x50>)
   18a8a:	f00b ffbe 	bl	24a0a <assert_print>
   18a8e:	480d      	ldr	r0, [pc, #52]	; (18ac4 <sys_memcpy_swap+0x54>)
   18a90:	f00b ffbb 	bl	24a0a <assert_print>
   18a94:	f240 2115 	movw	r1, #533	; 0x215
   18a98:	4808      	ldr	r0, [pc, #32]	; (18abc <sys_memcpy_swap+0x4c>)
   18a9a:	f00b ffaf 	bl	249fc <assert_post_action>
   18a9e:	d0ef      	beq.n	18a80 <sys_memcpy_swap+0x10>
   18aa0:	4299      	cmp	r1, r3
   18aa2:	e7ec      	b.n	18a7e <sys_memcpy_swap+0xe>
	psrc += length - 1;
   18aa4:	3a01      	subs	r2, #1
   18aa6:	4411      	add	r1, r2
		*pdst++ = *psrc--;
   18aa8:	f811 2901 	ldrb.w	r2, [r1], #-1
   18aac:	f800 2b01 	strb.w	r2, [r0], #1
	for (; length > 0; length--) {
   18ab0:	4283      	cmp	r3, r0
   18ab2:	d1f9      	bne.n	18aa8 <sys_memcpy_swap+0x38>
}
   18ab4:	bd10      	pop	{r4, pc}
   18ab6:	bf00      	nop
   18ab8:	0002dcdc 	.word	0x0002dcdc
   18abc:	0002dcaa 	.word	0x0002dcaa
   18ac0:	0002b3a9 	.word	0x0002b3a9
   18ac4:	0002dd33 	.word	0x0002dd33

00018ac8 <bt_crypto_f5>:
	return err;
}

int bt_crypto_f5(const uint8_t *w, const uint8_t *n1, const uint8_t *n2, const bt_addr_le_t *a1,
		 const bt_addr_le_t *a2, uint8_t *mackey, uint8_t *ltk)
{
   18ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   18acc:	b09a      	sub	sp, #104	; 0x68
   18ace:	4616      	mov	r6, r2
   18ad0:	e9dd 9723 	ldrd	r9, r7, [sp, #140]	; 0x8c
	static const uint8_t salt[16] = {0x6c, 0x88, 0x83, 0x91, 0xaa, 0xf5, 0xa5, 0x38,
					 0x60, 0x37, 0x0b, 0xdb, 0x5a, 0x60, 0x83, 0xbe};
	uint8_t m[53] = {0x00,						 /* counter */
   18ad4:	aa0c      	add	r2, sp, #48	; 0x30
{
   18ad6:	4684      	mov	ip, r0
   18ad8:	468a      	mov	sl, r1
   18ada:	4690      	mov	r8, r2
   18adc:	461d      	mov	r5, r3
	uint8_t m[53] = {0x00,						 /* counter */
   18ade:	4b2c      	ldr	r3, [pc, #176]	; (18b90 <bt_crypto_f5+0xc8>)
   18ae0:	f103 0e30 	add.w	lr, r3, #48	; 0x30
   18ae4:	4614      	mov	r4, r2
   18ae6:	6818      	ldr	r0, [r3, #0]
   18ae8:	6859      	ldr	r1, [r3, #4]
   18aea:	3308      	adds	r3, #8
   18aec:	c403      	stmia	r4!, {r0, r1}
   18aee:	4573      	cmp	r3, lr
   18af0:	4622      	mov	r2, r4
   18af2:	d1f7      	bne.n	18ae4 <bt_crypto_f5+0x1c>
   18af4:	6818      	ldr	r0, [r3, #0]
   18af6:	791b      	ldrb	r3, [r3, #4]

	LOG_DBG("w %s", bt_hex(w, 32));
	LOG_DBG("n1 %s", bt_hex(n1, 16));
	LOG_DBG("n2 %s", bt_hex(n2, 16));

	sys_memcpy_swap(ws, w, 32);
   18af8:	4661      	mov	r1, ip
	uint8_t m[53] = {0x00,						 /* counter */
   18afa:	6020      	str	r0, [r4, #0]
   18afc:	7123      	strb	r3, [r4, #4]
	sys_memcpy_swap(ws, w, 32);
   18afe:	2220      	movs	r2, #32
   18b00:	a804      	add	r0, sp, #16
   18b02:	f7ff ffb5 	bl	18a70 <sys_memcpy_swap>

	err = bt_crypto_aes_cmac(salt, ws, 32, t);
   18b06:	466b      	mov	r3, sp
   18b08:	2220      	movs	r2, #32
   18b0a:	4822      	ldr	r0, [pc, #136]	; (18b94 <bt_crypto_f5+0xcc>)
   18b0c:	a904      	add	r1, sp, #16
   18b0e:	f00e feb4 	bl	2787a <bt_crypto_aes_cmac>
	if (err) {
   18b12:	4604      	mov	r4, r0
   18b14:	bbc0      	cbnz	r0, 18b88 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("t %s", bt_hex(t, 16));

	sys_memcpy_swap(m + 5, n1, 16);
   18b16:	2210      	movs	r2, #16
   18b18:	4651      	mov	r1, sl
   18b1a:	f10d 0035 	add.w	r0, sp, #53	; 0x35
   18b1e:	f7ff ffa7 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 21, n2, 16);
   18b22:	2210      	movs	r2, #16
   18b24:	4631      	mov	r1, r6
   18b26:	f10d 0045 	add.w	r0, sp, #69	; 0x45
   18b2a:	f7ff ffa1 	bl	18a70 <sys_memcpy_swap>
	m[37] = a1->type;
   18b2e:	4629      	mov	r1, r5
   18b30:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 38, a1->a.val, 6);
   18b34:	2206      	movs	r2, #6
   18b36:	f10d 0056 	add.w	r0, sp, #86	; 0x56
	m[37] = a1->type;
   18b3a:	f88d 3055 	strb.w	r3, [sp, #85]	; 0x55
	sys_memcpy_swap(m + 38, a1->a.val, 6);
   18b3e:	f7ff ff97 	bl	18a70 <sys_memcpy_swap>
	m[44] = a2->type;
   18b42:	9922      	ldr	r1, [sp, #136]	; 0x88
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18b44:	2206      	movs	r2, #6
	m[44] = a2->type;
   18b46:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18b4a:	f10d 005d 	add.w	r0, sp, #93	; 0x5d
	m[44] = a2->type;
   18b4e:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18b52:	f7ff ff8d 	bl	18a70 <sys_memcpy_swap>

	err = bt_crypto_aes_cmac(t, m, sizeof(m), mackey);
   18b56:	464b      	mov	r3, r9
   18b58:	2235      	movs	r2, #53	; 0x35
   18b5a:	4641      	mov	r1, r8
   18b5c:	4668      	mov	r0, sp
   18b5e:	f00e fe8c 	bl	2787a <bt_crypto_aes_cmac>
	if (err) {
   18b62:	4604      	mov	r4, r0
   18b64:	b980      	cbnz	r0, 18b88 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("mackey %1s", bt_hex(mackey, 16));

	sys_mem_swap(mackey, 16);
   18b66:	4648      	mov	r0, r9
   18b68:	f00e fe79 	bl	2785e <sys_mem_swap.constprop.0>

	/* counter for ltk is 1 */
	m[0] = 0x01;
   18b6c:	2301      	movs	r3, #1

	err = bt_crypto_aes_cmac(t, m, sizeof(m), ltk);
   18b6e:	2235      	movs	r2, #53	; 0x35
	m[0] = 0x01;
   18b70:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	err = bt_crypto_aes_cmac(t, m, sizeof(m), ltk);
   18b74:	4641      	mov	r1, r8
   18b76:	463b      	mov	r3, r7
   18b78:	4668      	mov	r0, sp
   18b7a:	f00e fe7e 	bl	2787a <bt_crypto_aes_cmac>
	if (err) {
   18b7e:	4604      	mov	r4, r0
   18b80:	b910      	cbnz	r0, 18b88 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("ltk %s", bt_hex(ltk, 16));

	sys_mem_swap(ltk, 16);
   18b82:	4638      	mov	r0, r7
   18b84:	f00e fe6b 	bl	2785e <sys_mem_swap.constprop.0>

	return 0;
}
   18b88:	4620      	mov	r0, r4
   18b8a:	b01a      	add	sp, #104	; 0x68
   18b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18b90:	0002a58c 	.word	0x0002a58c
   18b94:	0002ee28 	.word	0x0002ee28

00018b98 <bt_crypto_g2>:
	return 0;
}

int bt_crypto_g2(const uint8_t u[32], const uint8_t v[32], const uint8_t x[16], const uint8_t y[16],
		 uint32_t *passkey)
{
   18b98:	b570      	push	{r4, r5, r6, lr}
   18b9a:	460e      	mov	r6, r1
   18b9c:	461d      	mov	r5, r3
   18b9e:	4614      	mov	r4, r2
   18ba0:	b098      	sub	sp, #96	; 0x60
	LOG_DBG("u %s", bt_hex(u, 32));
	LOG_DBG("v %s", bt_hex(v, 32));
	LOG_DBG("x %s", bt_hex(x, 16));
	LOG_DBG("y %s", bt_hex(y, 16));

	sys_memcpy_swap(m, u, 32);
   18ba2:	4601      	mov	r1, r0
   18ba4:	2220      	movs	r2, #32
   18ba6:	a804      	add	r0, sp, #16
   18ba8:	f7ff ff62 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, v, 32);
   18bac:	2220      	movs	r2, #32
   18bae:	4631      	mov	r1, r6
   18bb0:	a80c      	add	r0, sp, #48	; 0x30
   18bb2:	f7ff ff5d 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 64, y, 16);
   18bb6:	2210      	movs	r2, #16
   18bb8:	4629      	mov	r1, r5
   18bba:	a814      	add	r0, sp, #80	; 0x50
   18bbc:	f7ff ff58 	bl	18a70 <sys_memcpy_swap>

	sys_memcpy_swap(xs, x, 16);
   18bc0:	2210      	movs	r2, #16
   18bc2:	4621      	mov	r1, r4
   18bc4:	4668      	mov	r0, sp
   18bc6:	f7ff ff53 	bl	18a70 <sys_memcpy_swap>

	/* reuse xs (key) as buffer for result */
	err = bt_crypto_aes_cmac(xs, m, sizeof(m), xs);
   18bca:	466b      	mov	r3, sp
   18bcc:	2250      	movs	r2, #80	; 0x50
   18bce:	4618      	mov	r0, r3
   18bd0:	a904      	add	r1, sp, #16
   18bd2:	f00e fe52 	bl	2787a <bt_crypto_aes_cmac>
	if (err) {
   18bd6:	b940      	cbnz	r0, 18bea <bt_crypto_g2+0x52>
		return err;
	}
	LOG_DBG("res %s", bt_hex(xs, 16));

	memcpy(passkey, xs + 12, 4);
   18bd8:	9b03      	ldr	r3, [sp, #12]
	*passkey = sys_be32_to_cpu(*passkey) % 1000000;
   18bda:	4a05      	ldr	r2, [pc, #20]	; (18bf0 <bt_crypto_g2+0x58>)
   18bdc:	ba1b      	rev	r3, r3
   18bde:	fbb3 f1f2 	udiv	r1, r3, r2
   18be2:	fb02 3311 	mls	r3, r2, r1, r3
   18be6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   18be8:	6013      	str	r3, [r2, #0]

	LOG_DBG("passkey %u", *passkey);

	return 0;
}
   18bea:	b018      	add	sp, #96	; 0x60
   18bec:	bd70      	pop	{r4, r5, r6, pc}
   18bee:	bf00      	nop
   18bf0:	000f4240 	.word	0x000f4240

00018bf4 <fs_init>:
	LOG_DBG("fs unregister %d: %d", type, rc);
	return rc;
}

static int fs_init(const struct device *dev)
{
   18bf4:	b508      	push	{r3, lr}
	return z_impl_k_mutex_init(mutex);
   18bf6:	4804      	ldr	r0, [pc, #16]	; (18c08 <fs_init+0x14>)
   18bf8:	f010 fa84 	bl	29104 <z_impl_k_mutex_init>
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
   18bfc:	4b03      	ldr	r3, [pc, #12]	; (18c0c <fs_init+0x18>)
	k_mutex_init(&mutex);
	sys_dlist_init(&fs_mnt_list);
	return 0;
}
   18bfe:	2000      	movs	r0, #0
	list->tail = (sys_dnode_t *)list;
   18c00:	e9c3 3300 	strd	r3, r3, [r3]
   18c04:	bd08      	pop	{r3, pc}
   18c06:	bf00      	nop
   18c08:	20021170 	.word	0x20021170
   18c0c:	20021184 	.word	0x20021184

00018c10 <net_buf_pool_get>:
extern struct net_buf_pool _net_buf_pool_list[];

struct net_buf_pool *net_buf_pool_get(int id)
{
	return &_net_buf_pool_list[id];
}
   18c10:	2234      	movs	r2, #52	; 0x34
   18c12:	4b02      	ldr	r3, [pc, #8]	; (18c1c <net_buf_pool_get+0xc>)
   18c14:	fb02 3000 	mla	r0, r2, r0, r3
   18c18:	4770      	bx	lr
   18c1a:	bf00      	nop
   18c1c:	20008be8 	.word	0x20008be8

00018c20 <net_buf_id>:
int net_buf_id(struct net_buf *buf)
{
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
				__alignof__(struct net_buf));
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18c20:	2134      	movs	r1, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18c22:	7a82      	ldrb	r2, [r0, #10]
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18c24:	4b06      	ldr	r3, [pc, #24]	; (18c40 <net_buf_id+0x20>)
   18c26:	fb01 3302 	mla	r3, r1, r2, r3
   18c2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18c2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18c30:	1a80      	subs	r0, r0, r2
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18c32:	331b      	adds	r3, #27
   18c34:	f023 0303 	bic.w	r3, r3, #3

	return offset / struct_size;
}
   18c38:	fbb0 f0f3 	udiv	r0, r0, r3
   18c3c:	4770      	bx	lr
   18c3e:	bf00      	nop
   18c40:	20008be8 	.word	0x20008be8

00018c44 <fixed_data_alloc>:
	.unref = mem_pool_data_unref,
};

static uint8_t *fixed_data_alloc(struct net_buf *buf, size_t *size,
			      k_timeout_t timeout)
{
   18c44:	b538      	push	{r3, r4, r5, lr}
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18c46:	2434      	movs	r4, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18c48:	7a82      	ldrb	r2, [r0, #10]
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18c4a:	4b09      	ldr	r3, [pc, #36]	; (18c70 <fixed_data_alloc+0x2c>)
   18c4c:	fb04 3302 	mla	r3, r4, r2, r3
   18c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	*size = MIN(fixed->data_size, *size);
   18c52:	680c      	ldr	r4, [r1, #0]
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18c54:	685b      	ldr	r3, [r3, #4]
	*size = MIN(fixed->data_size, *size);
   18c56:	681a      	ldr	r2, [r3, #0]
   18c58:	4294      	cmp	r4, r2
   18c5a:	bf94      	ite	ls
   18c5c:	600c      	strls	r4, [r1, #0]
   18c5e:	600a      	strhi	r2, [r1, #0]

	return fixed->data_pool + fixed->data_size * net_buf_id(buf);
   18c60:	e9d3 5400 	ldrd	r5, r4, [r3]
   18c64:	f7ff ffdc 	bl	18c20 <net_buf_id>
}
   18c68:	fb05 4000 	mla	r0, r5, r0, r4
   18c6c:	bd38      	pop	{r3, r4, r5, pc}
   18c6e:	bf00      	nop
   18c70:	20008be8 	.word	0x20008be8

00018c74 <net_buf_alloc_len>:
					int line)
#else
struct net_buf *net_buf_alloc_len(struct net_buf_pool *pool, size_t size,
				  k_timeout_t timeout)
#endif
{
   18c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c78:	b085      	sub	sp, #20
   18c7a:	9103      	str	r1, [sp, #12]
   18c7c:	4605      	mov	r5, r0
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   18c7e:	4619      	mov	r1, r3
   18c80:	4610      	mov	r0, r2
{
   18c82:	4692      	mov	sl, r2
   18c84:	4699      	mov	r9, r3
   18c86:	4690      	mov	r8, r2
   18c88:	461f      	mov	r7, r3
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   18c8a:	f010 fb1f 	bl	292cc <sys_clock_timeout_end_calc>
   18c8e:	e9cd 0101 	strd	r0, r1, [sp, #4]
	struct net_buf *buf;
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(pool);
   18c92:	b945      	cbnz	r5, 18ca6 <net_buf_alloc_len+0x32>
   18c94:	4966      	ldr	r1, [pc, #408]	; (18e30 <net_buf_alloc_len+0x1bc>)
   18c96:	23f4      	movs	r3, #244	; 0xf4
   18c98:	4a66      	ldr	r2, [pc, #408]	; (18e34 <net_buf_alloc_len+0x1c0>)
   18c9a:	4867      	ldr	r0, [pc, #412]	; (18e38 <net_buf_alloc_len+0x1c4>)
   18c9c:	f00b feb5 	bl	24a0a <assert_print>
   18ca0:	21f4      	movs	r1, #244	; 0xf4
			net_buf_destroy(buf);
			return NULL;
		}

#if __ASSERT_ON
		NET_BUF_ASSERT(req_size <= size);
   18ca2:	4864      	ldr	r0, [pc, #400]	; (18e34 <net_buf_alloc_len+0x1c0>)
   18ca4:	e019      	b.n	18cda <net_buf_alloc_len+0x66>
	key = k_spin_lock(&pool->lock);
   18ca6:	f105 061c 	add.w	r6, r5, #28
	__asm__ volatile(
   18caa:	f04f 0320 	mov.w	r3, #32
   18cae:	f3ef 8b11 	mrs	fp, BASEPRI
   18cb2:	f383 8812 	msr	BASEPRI_MAX, r3
   18cb6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   18cba:	4630      	mov	r0, r6
   18cbc:	f006 fc88 	bl	1f5d0 <z_spin_lock_valid>
   18cc0:	b968      	cbnz	r0, 18cde <net_buf_alloc_len+0x6a>
   18cc2:	2394      	movs	r3, #148	; 0x94
   18cc4:	4a5d      	ldr	r2, [pc, #372]	; (18e3c <net_buf_alloc_len+0x1c8>)
   18cc6:	495e      	ldr	r1, [pc, #376]	; (18e40 <net_buf_alloc_len+0x1cc>)
   18cc8:	485b      	ldr	r0, [pc, #364]	; (18e38 <net_buf_alloc_len+0x1c4>)
   18cca:	f00b fe9e 	bl	24a0a <assert_print>
   18cce:	4631      	mov	r1, r6
   18cd0:	485c      	ldr	r0, [pc, #368]	; (18e44 <net_buf_alloc_len+0x1d0>)
   18cd2:	f00b fe9a 	bl	24a0a <assert_print>
   18cd6:	2194      	movs	r1, #148	; 0x94
   18cd8:	4858      	ldr	r0, [pc, #352]	; (18e3c <net_buf_alloc_len+0x1c8>)
   18cda:	f00b fe8f 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   18cde:	4630      	mov	r0, r6
   18ce0:	f006 fc92 	bl	1f608 <z_spin_lock_set_owner>
	if (pool->uninit_count) {
   18ce4:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
   18ce6:	2b00      	cmp	r3, #0
   18ce8:	d070      	beq.n	18dcc <net_buf_alloc_len+0x158>
		if (pool->uninit_count < pool->buf_count) {
   18cea:	8c2a      	ldrh	r2, [r5, #32]
   18cec:	429a      	cmp	r2, r3
   18cee:	d94d      	bls.n	18d8c <net_buf_alloc_len+0x118>
	return z_impl_k_queue_get(queue, timeout);
   18cf0:	2200      	movs	r2, #0
   18cf2:	2300      	movs	r3, #0
   18cf4:	4628      	mov	r0, r5
   18cf6:	f006 feb9 	bl	1fa6c <z_impl_k_queue_get>
			if (buf) {
   18cfa:	4604      	mov	r4, r0
   18cfc:	2800      	cmp	r0, #0
   18cfe:	d045      	beq.n	18d8c <net_buf_alloc_len+0x118>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   18d00:	4630      	mov	r0, r6
   18d02:	f006 fc73 	bl	1f5ec <z_spin_unlock_valid>
   18d06:	b958      	cbnz	r0, 18d20 <net_buf_alloc_len+0xac>
   18d08:	23c2      	movs	r3, #194	; 0xc2
   18d0a:	4a4c      	ldr	r2, [pc, #304]	; (18e3c <net_buf_alloc_len+0x1c8>)
   18d0c:	494e      	ldr	r1, [pc, #312]	; (18e48 <net_buf_alloc_len+0x1d4>)
   18d0e:	484a      	ldr	r0, [pc, #296]	; (18e38 <net_buf_alloc_len+0x1c4>)
   18d10:	f00b fe7b 	bl	24a0a <assert_print>
   18d14:	4631      	mov	r1, r6
   18d16:	484d      	ldr	r0, [pc, #308]	; (18e4c <net_buf_alloc_len+0x1d8>)
   18d18:	f00b fe77 	bl	24a0a <assert_print>
   18d1c:	21c2      	movs	r1, #194	; 0xc2
   18d1e:	e7db      	b.n	18cd8 <net_buf_alloc_len+0x64>
	__asm__ volatile(
   18d20:	f38b 8811 	msr	BASEPRI, fp
   18d24:	f3bf 8f6f 	isb	sy
	if (size) {
   18d28:	9d03      	ldr	r5, [sp, #12]
   18d2a:	2d00      	cmp	r5, #0
   18d2c:	d074      	beq.n	18e18 <net_buf_alloc_len+0x1a4>
		if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
   18d2e:	ea59 030a 	orrs.w	r3, r9, sl
   18d32:	d012      	beq.n	18d5a <net_buf_alloc_len+0xe6>
   18d34:	f1b9 3fff 	cmp.w	r9, #4294967295
   18d38:	bf08      	it	eq
   18d3a:	f1ba 3fff 	cmpeq.w	sl, #4294967295
   18d3e:	d00c      	beq.n	18d5a <net_buf_alloc_len+0xe6>
			int64_t remaining = end - sys_clock_tick_get();
   18d40:	f009 fa14 	bl	2216c <sys_clock_tick_get>
   18d44:	9b01      	ldr	r3, [sp, #4]
   18d46:	ebb3 0800 	subs.w	r8, r3, r0
   18d4a:	9b02      	ldr	r3, [sp, #8]
   18d4c:	eb63 0701 	sbc.w	r7, r3, r1
			if (remaining <= 0) {
   18d50:	2f00      	cmp	r7, #0
   18d52:	bfbc      	itt	lt
   18d54:	f04f 0800 	movlt.w	r8, #0
   18d58:	4647      	movlt	r7, r8
	return pool->alloc->cb->alloc(buf, size, timeout);
   18d5a:	f04f 0934 	mov.w	r9, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18d5e:	7aa3      	ldrb	r3, [r4, #10]
	return pool->alloc->cb->alloc(buf, size, timeout);
   18d60:	4e3b      	ldr	r6, [pc, #236]	; (18e50 <net_buf_alloc_len+0x1dc>)
   18d62:	4642      	mov	r2, r8
   18d64:	fb09 6303 	mla	r3, r9, r3, r6
   18d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   18d6a:	4620      	mov	r0, r4
   18d6c:	681b      	ldr	r3, [r3, #0]
   18d6e:	a903      	add	r1, sp, #12
   18d70:	f8d3 a000 	ldr.w	sl, [r3]
   18d74:	463b      	mov	r3, r7
   18d76:	47d0      	blx	sl
		buf->__buf = data_alloc(buf, &size, timeout);
   18d78:	6160      	str	r0, [r4, #20]
		if (!buf->__buf) {
   18d7a:	2800      	cmp	r0, #0
   18d7c:	d13c      	bne.n	18df8 <net_buf_alloc_len+0x184>
	k_lifo_put(&pool->free, buf);
   18d7e:	7aa0      	ldrb	r0, [r4, #10]
   18d80:	4621      	mov	r1, r4
   18d82:	fb00 6009 	mla	r0, r0, r9, r6
   18d86:	f010 f9e8 	bl	2915a <k_queue_prepend>
}
   18d8a:	e030      	b.n	18dee <net_buf_alloc_len+0x17a>
		uninit_count = pool->uninit_count--;
   18d8c:	8c6c      	ldrh	r4, [r5, #34]	; 0x22
   18d8e:	4630      	mov	r0, r6
   18d90:	1e63      	subs	r3, r4, #1
   18d92:	846b      	strh	r3, [r5, #34]	; 0x22
   18d94:	f006 fc2a 	bl	1f5ec <z_spin_unlock_valid>
   18d98:	2800      	cmp	r0, #0
   18d9a:	d0b5      	beq.n	18d08 <net_buf_alloc_len+0x94>
   18d9c:	f38b 8811 	msr	BASEPRI, fp
   18da0:	f3bf 8f6f 	isb	sy
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18da4:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   18da8:	8c2a      	ldrh	r2, [r5, #32]
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18daa:	331b      	adds	r3, #27
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   18dac:	1b12      	subs	r2, r2, r4
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   18dae:	6b2c      	ldr	r4, [r5, #48]	; 0x30
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18db0:	f023 0303 	bic.w	r3, r3, #3
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   18db4:	fb02 4403 	mla	r4, r2, r3, r4
	return pool - _net_buf_pool_list;
   18db8:	4b25      	ldr	r3, [pc, #148]	; (18e50 <net_buf_alloc_len+0x1dc>)
   18dba:	4a26      	ldr	r2, [pc, #152]	; (18e54 <net_buf_alloc_len+0x1e0>)
   18dbc:	1aeb      	subs	r3, r5, r3
   18dbe:	109b      	asrs	r3, r3, #2
   18dc0:	4353      	muls	r3, r2
	buf->pool_id = pool_id(pool);
   18dc2:	72a3      	strb	r3, [r4, #10]
	buf->user_data_size = pool->user_data_size;
   18dc4:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
   18dc8:	72e3      	strb	r3, [r4, #11]
		goto success;
   18dca:	e7ad      	b.n	18d28 <net_buf_alloc_len+0xb4>
   18dcc:	4630      	mov	r0, r6
   18dce:	f006 fc0d 	bl	1f5ec <z_spin_unlock_valid>
   18dd2:	2800      	cmp	r0, #0
   18dd4:	d098      	beq.n	18d08 <net_buf_alloc_len+0x94>
   18dd6:	f38b 8811 	msr	BASEPRI, fp
   18dda:	f3bf 8f6f 	isb	sy
   18dde:	4652      	mov	r2, sl
   18de0:	464b      	mov	r3, r9
   18de2:	4628      	mov	r0, r5
   18de4:	f006 fe42 	bl	1fa6c <z_impl_k_queue_get>
	if (!buf) {
   18de8:	4604      	mov	r4, r0
   18dea:	2800      	cmp	r0, #0
   18dec:	d19c      	bne.n	18d28 <net_buf_alloc_len+0xb4>
		return NULL;
   18dee:	2400      	movs	r4, #0
#if defined(CONFIG_NET_BUF_POOL_USAGE)
	atomic_dec(&pool->avail_count);
	__ASSERT_NO_MSG(atomic_get(&pool->avail_count) >= 0);
#endif
	return buf;
}
   18df0:	4620      	mov	r0, r4
   18df2:	b005      	add	sp, #20
   18df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		NET_BUF_ASSERT(req_size <= size);
   18df8:	9b03      	ldr	r3, [sp, #12]
   18dfa:	429d      	cmp	r5, r3
   18dfc:	d90d      	bls.n	18e1a <net_buf_alloc_len+0x1a6>
   18dfe:	4916      	ldr	r1, [pc, #88]	; (18e58 <net_buf_alloc_len+0x1e4>)
   18e00:	f240 1355 	movw	r3, #341	; 0x155
   18e04:	4a0b      	ldr	r2, [pc, #44]	; (18e34 <net_buf_alloc_len+0x1c0>)
   18e06:	480c      	ldr	r0, [pc, #48]	; (18e38 <net_buf_alloc_len+0x1c4>)
   18e08:	f00b fdff 	bl	24a0a <assert_print>
   18e0c:	4813      	ldr	r0, [pc, #76]	; (18e5c <net_buf_alloc_len+0x1e8>)
   18e0e:	f00b fdfc 	bl	24a0a <assert_print>
   18e12:	f240 1155 	movw	r1, #341	; 0x155
   18e16:	e744      	b.n	18ca2 <net_buf_alloc_len+0x2e>
		buf->__buf = NULL;
   18e18:	6165      	str	r5, [r4, #20]
	buf->frags = NULL;
   18e1a:	2300      	movs	r3, #0
	buf->ref   = 1U;
   18e1c:	2201      	movs	r2, #1
	buf->frags = NULL;
   18e1e:	6063      	str	r3, [r4, #4]
	buf->ref   = 1U;
   18e20:	8122      	strh	r2, [r4, #8]
	buf->len  = 0U;
   18e22:	8223      	strh	r3, [r4, #16]
	buf->size  = size;
   18e24:	9a03      	ldr	r2, [sp, #12]
	buf->data = buf->__buf;
   18e26:	6963      	ldr	r3, [r4, #20]
   18e28:	8262      	strh	r2, [r4, #18]
   18e2a:	60e3      	str	r3, [r4, #12]
}
   18e2c:	e7e0      	b.n	18df0 <net_buf_alloc_len+0x17c>
   18e2e:	bf00      	nop
   18e30:	0002ee94 	.word	0x0002ee94
   18e34:	0002ee45 	.word	0x0002ee45
   18e38:	0002b3a9 	.word	0x0002b3a9
   18e3c:	0002c0a4 	.word	0x0002c0a4
   18e40:	0002c0fd 	.word	0x0002c0fd
   18e44:	0002c112 	.word	0x0002c112
   18e48:	0002c0d1 	.word	0x0002c0d1
   18e4c:	0002c0e8 	.word	0x0002c0e8
   18e50:	20008be8 	.word	0x20008be8
   18e54:	c4ec4ec5 	.word	0xc4ec4ec5
   18e58:	0002ee99 	.word	0x0002ee99
   18e5c:	0002eeaa 	.word	0x0002eeaa

00018e60 <net_buf_simple_reserve>:
	buf->size  = size;
	buf->len   = size;
}

void net_buf_simple_reserve(struct net_buf_simple *buf, size_t reserve)
{
   18e60:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   18e62:	b958      	cbnz	r0, 18e7c <net_buf_simple_reserve+0x1c>
   18e64:	490d      	ldr	r1, [pc, #52]	; (18e9c <net_buf_simple_reserve+0x3c>)
   18e66:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
   18e6a:	4a0d      	ldr	r2, [pc, #52]	; (18ea0 <net_buf_simple_reserve+0x40>)
   18e6c:	480d      	ldr	r0, [pc, #52]	; (18ea4 <net_buf_simple_reserve+0x44>)
   18e6e:	f00b fdcc 	bl	24a0a <assert_print>
   18e72:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
	__ASSERT_NO_MSG(buf->len == 0U);
   18e76:	480a      	ldr	r0, [pc, #40]	; (18ea0 <net_buf_simple_reserve+0x40>)
   18e78:	f00b fdc0 	bl	249fc <assert_post_action>
   18e7c:	8883      	ldrh	r3, [r0, #4]
   18e7e:	b14b      	cbz	r3, 18e94 <net_buf_simple_reserve+0x34>
   18e80:	4909      	ldr	r1, [pc, #36]	; (18ea8 <net_buf_simple_reserve+0x48>)
   18e82:	f240 13b9 	movw	r3, #441	; 0x1b9
   18e86:	4a06      	ldr	r2, [pc, #24]	; (18ea0 <net_buf_simple_reserve+0x40>)
   18e88:	4806      	ldr	r0, [pc, #24]	; (18ea4 <net_buf_simple_reserve+0x44>)
   18e8a:	f00b fdbe 	bl	24a0a <assert_print>
   18e8e:	f240 11b9 	movw	r1, #441	; 0x1b9
   18e92:	e7f0      	b.n	18e76 <net_buf_simple_reserve+0x16>
	NET_BUF_DBG("buf %p reserve %zu", buf, reserve);

	buf->data = buf->__buf + reserve;
   18e94:	6883      	ldr	r3, [r0, #8]
   18e96:	440b      	add	r3, r1
   18e98:	6003      	str	r3, [r0, #0]
}
   18e9a:	bd08      	pop	{r3, pc}
   18e9c:	0002ef29 	.word	0x0002ef29
   18ea0:	0002ee45 	.word	0x0002ee45
   18ea4:	0002b3a9 	.word	0x0002b3a9
   18ea8:	0002eead 	.word	0x0002eead

00018eac <net_buf_slist_put>:

static struct k_spinlock net_buf_slist_lock;

void net_buf_slist_put(sys_slist_t *list, struct net_buf *buf)
{
   18eac:	b570      	push	{r4, r5, r6, lr}
   18eae:	460c      	mov	r4, r1
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(list);
   18eb0:	4605      	mov	r5, r0
   18eb2:	b958      	cbnz	r0, 18ecc <net_buf_slist_put+0x20>
   18eb4:	4928      	ldr	r1, [pc, #160]	; (18f58 <net_buf_slist_put+0xac>)
   18eb6:	f240 13c5 	movw	r3, #453	; 0x1c5
   18eba:	4a28      	ldr	r2, [pc, #160]	; (18f5c <net_buf_slist_put+0xb0>)
   18ebc:	4828      	ldr	r0, [pc, #160]	; (18f60 <net_buf_slist_put+0xb4>)
   18ebe:	f00b fda4 	bl	24a0a <assert_print>
   18ec2:	f240 11c5 	movw	r1, #453	; 0x1c5
	__ASSERT_NO_MSG(buf);
   18ec6:	4825      	ldr	r0, [pc, #148]	; (18f5c <net_buf_slist_put+0xb0>)
   18ec8:	f00b fd98 	bl	249fc <assert_post_action>
   18ecc:	b949      	cbnz	r1, 18ee2 <net_buf_slist_put+0x36>
   18ece:	4925      	ldr	r1, [pc, #148]	; (18f64 <net_buf_slist_put+0xb8>)
   18ed0:	f44f 73e3 	mov.w	r3, #454	; 0x1c6
   18ed4:	4a21      	ldr	r2, [pc, #132]	; (18f5c <net_buf_slist_put+0xb0>)
   18ed6:	4822      	ldr	r0, [pc, #136]	; (18f60 <net_buf_slist_put+0xb4>)
   18ed8:	f00b fd97 	bl	24a0a <assert_print>
   18edc:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
   18ee0:	e7f1      	b.n	18ec6 <net_buf_slist_put+0x1a>
	__asm__ volatile(
   18ee2:	f04f 0320 	mov.w	r3, #32
   18ee6:	f3ef 8611 	mrs	r6, BASEPRI
   18eea:	f383 8812 	msr	BASEPRI_MAX, r3
   18eee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   18ef2:	481d      	ldr	r0, [pc, #116]	; (18f68 <net_buf_slist_put+0xbc>)
   18ef4:	f006 fb6c 	bl	1f5d0 <z_spin_lock_valid>
   18ef8:	b960      	cbnz	r0, 18f14 <net_buf_slist_put+0x68>
   18efa:	2394      	movs	r3, #148	; 0x94
   18efc:	4a1b      	ldr	r2, [pc, #108]	; (18f6c <net_buf_slist_put+0xc0>)
   18efe:	491c      	ldr	r1, [pc, #112]	; (18f70 <net_buf_slist_put+0xc4>)
   18f00:	4817      	ldr	r0, [pc, #92]	; (18f60 <net_buf_slist_put+0xb4>)
   18f02:	f00b fd82 	bl	24a0a <assert_print>
   18f06:	4918      	ldr	r1, [pc, #96]	; (18f68 <net_buf_slist_put+0xbc>)
   18f08:	481a      	ldr	r0, [pc, #104]	; (18f74 <net_buf_slist_put+0xc8>)
   18f0a:	f00b fd7e 	bl	24a0a <assert_print>
   18f0e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   18f10:	4816      	ldr	r0, [pc, #88]	; (18f6c <net_buf_slist_put+0xc0>)
   18f12:	e7d9      	b.n	18ec8 <net_buf_slist_put+0x1c>
	z_spin_lock_set_owner(l);
   18f14:	4814      	ldr	r0, [pc, #80]	; (18f68 <net_buf_slist_put+0xbc>)
   18f16:	f006 fb77 	bl	1f608 <z_spin_lock_set_owner>
	parent->next = child;
   18f1a:	2300      	movs	r3, #0
   18f1c:	6023      	str	r3, [r4, #0]
	return list->tail;
   18f1e:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
   18f20:	b98b      	cbnz	r3, 18f46 <net_buf_slist_put+0x9a>
	list->head = node;
   18f22:	e9c5 4400 	strd	r4, r4, [r5]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   18f26:	4810      	ldr	r0, [pc, #64]	; (18f68 <net_buf_slist_put+0xbc>)
   18f28:	f006 fb60 	bl	1f5ec <z_spin_unlock_valid>
   18f2c:	b970      	cbnz	r0, 18f4c <net_buf_slist_put+0xa0>
   18f2e:	23c2      	movs	r3, #194	; 0xc2
   18f30:	4a0e      	ldr	r2, [pc, #56]	; (18f6c <net_buf_slist_put+0xc0>)
   18f32:	4911      	ldr	r1, [pc, #68]	; (18f78 <net_buf_slist_put+0xcc>)
   18f34:	480a      	ldr	r0, [pc, #40]	; (18f60 <net_buf_slist_put+0xb4>)
   18f36:	f00b fd68 	bl	24a0a <assert_print>
   18f3a:	490b      	ldr	r1, [pc, #44]	; (18f68 <net_buf_slist_put+0xbc>)
   18f3c:	480f      	ldr	r0, [pc, #60]	; (18f7c <net_buf_slist_put+0xd0>)
   18f3e:	f00b fd64 	bl	24a0a <assert_print>
   18f42:	21c2      	movs	r1, #194	; 0xc2
   18f44:	e7e4      	b.n	18f10 <net_buf_slist_put+0x64>
	parent->next = child;
   18f46:	601c      	str	r4, [r3, #0]
	list->tail = node;
   18f48:	606c      	str	r4, [r5, #4]
}
   18f4a:	e7ec      	b.n	18f26 <net_buf_slist_put+0x7a>
	__asm__ volatile(
   18f4c:	f386 8811 	msr	BASEPRI, r6
   18f50:	f3bf 8f6f 	isb	sy

	key = k_spin_lock(&net_buf_slist_lock);
	sys_slist_append(list, &buf->node);
	k_spin_unlock(&net_buf_slist_lock, key);
}
   18f54:	bd70      	pop	{r4, r5, r6, pc}
   18f56:	bf00      	nop
   18f58:	0002da48 	.word	0x0002da48
   18f5c:	0002ee45 	.word	0x0002ee45
   18f60:	0002b3a9 	.word	0x0002b3a9
   18f64:	0002ef29 	.word	0x0002ef29
   18f68:	2002118c 	.word	0x2002118c
   18f6c:	0002c0a4 	.word	0x0002c0a4
   18f70:	0002c0fd 	.word	0x0002c0fd
   18f74:	0002c112 	.word	0x0002c112
   18f78:	0002c0d1 	.word	0x0002c0d1
   18f7c:	0002c0e8 	.word	0x0002c0e8

00018f80 <net_buf_slist_get>:

struct net_buf *net_buf_slist_get(sys_slist_t *list)
{
   18f80:	b570      	push	{r4, r5, r6, lr}
	struct net_buf *buf;
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(list);
   18f82:	4604      	mov	r4, r0
   18f84:	b958      	cbnz	r0, 18f9e <net_buf_slist_get+0x1e>
   18f86:	4923      	ldr	r1, [pc, #140]	; (19014 <net_buf_slist_get+0x94>)
   18f88:	4823      	ldr	r0, [pc, #140]	; (19018 <net_buf_slist_get+0x98>)
   18f8a:	f44f 73e9 	mov.w	r3, #466	; 0x1d2
   18f8e:	4a23      	ldr	r2, [pc, #140]	; (1901c <net_buf_slist_get+0x9c>)
   18f90:	f00b fd3b 	bl	24a0a <assert_print>
   18f94:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
   18f98:	4820      	ldr	r0, [pc, #128]	; (1901c <net_buf_slist_get+0x9c>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   18f9a:	f00b fd2f 	bl	249fc <assert_post_action>
	__asm__ volatile(
   18f9e:	f04f 0320 	mov.w	r3, #32
   18fa2:	f3ef 8611 	mrs	r6, BASEPRI
   18fa6:	f383 8812 	msr	BASEPRI_MAX, r3
   18faa:	f3bf 8f6f 	isb	sy
   18fae:	481c      	ldr	r0, [pc, #112]	; (19020 <net_buf_slist_get+0xa0>)
   18fb0:	f006 fb0e 	bl	1f5d0 <z_spin_lock_valid>
   18fb4:	b960      	cbnz	r0, 18fd0 <net_buf_slist_get+0x50>
   18fb6:	2394      	movs	r3, #148	; 0x94
   18fb8:	4a1a      	ldr	r2, [pc, #104]	; (19024 <net_buf_slist_get+0xa4>)
   18fba:	491b      	ldr	r1, [pc, #108]	; (19028 <net_buf_slist_get+0xa8>)
   18fbc:	4816      	ldr	r0, [pc, #88]	; (19018 <net_buf_slist_get+0x98>)
   18fbe:	f00b fd24 	bl	24a0a <assert_print>
   18fc2:	4917      	ldr	r1, [pc, #92]	; (19020 <net_buf_slist_get+0xa0>)
   18fc4:	4819      	ldr	r0, [pc, #100]	; (1902c <net_buf_slist_get+0xac>)
   18fc6:	f00b fd20 	bl	24a0a <assert_print>
   18fca:	2194      	movs	r1, #148	; 0x94
   18fcc:	4815      	ldr	r0, [pc, #84]	; (19024 <net_buf_slist_get+0xa4>)
   18fce:	e7e4      	b.n	18f9a <net_buf_slist_get+0x1a>
	z_spin_lock_set_owner(l);
   18fd0:	4813      	ldr	r0, [pc, #76]	; (19020 <net_buf_slist_get+0xa0>)
   18fd2:	f006 fb19 	bl	1f608 <z_spin_lock_set_owner>
	return list->head;
   18fd6:	6825      	ldr	r5, [r4, #0]
Z_GENLIST_GET(slist, snode)
   18fd8:	b12d      	cbz	r5, 18fe6 <net_buf_slist_get+0x66>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   18fda:	6862      	ldr	r2, [r4, #4]
	return node->next;
   18fdc:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   18fde:	4295      	cmp	r5, r2
	list->head = node;
   18fe0:	6023      	str	r3, [r4, #0]
	list->tail = node;
   18fe2:	bf08      	it	eq
   18fe4:	6063      	streq	r3, [r4, #4]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   18fe6:	480e      	ldr	r0, [pc, #56]	; (19020 <net_buf_slist_get+0xa0>)
   18fe8:	f006 fb00 	bl	1f5ec <z_spin_unlock_valid>
   18fec:	b958      	cbnz	r0, 19006 <net_buf_slist_get+0x86>
   18fee:	23c2      	movs	r3, #194	; 0xc2
   18ff0:	4a0c      	ldr	r2, [pc, #48]	; (19024 <net_buf_slist_get+0xa4>)
   18ff2:	490f      	ldr	r1, [pc, #60]	; (19030 <net_buf_slist_get+0xb0>)
   18ff4:	4808      	ldr	r0, [pc, #32]	; (19018 <net_buf_slist_get+0x98>)
   18ff6:	f00b fd08 	bl	24a0a <assert_print>
   18ffa:	4909      	ldr	r1, [pc, #36]	; (19020 <net_buf_slist_get+0xa0>)
   18ffc:	480d      	ldr	r0, [pc, #52]	; (19034 <net_buf_slist_get+0xb4>)
   18ffe:	f00b fd04 	bl	24a0a <assert_print>
   19002:	21c2      	movs	r1, #194	; 0xc2
   19004:	e7e2      	b.n	18fcc <net_buf_slist_get+0x4c>
	__asm__ volatile(
   19006:	f386 8811 	msr	BASEPRI, r6
   1900a:	f3bf 8f6f 	isb	sy
	buf = (void *)sys_slist_get(list);

	k_spin_unlock(&net_buf_slist_lock, key);

	return buf;
}
   1900e:	4628      	mov	r0, r5
   19010:	bd70      	pop	{r4, r5, r6, pc}
   19012:	bf00      	nop
   19014:	0002da48 	.word	0x0002da48
   19018:	0002b3a9 	.word	0x0002b3a9
   1901c:	0002ee45 	.word	0x0002ee45
   19020:	2002118c 	.word	0x2002118c
   19024:	0002c0a4 	.word	0x0002c0a4
   19028:	0002c0fd 	.word	0x0002c0fd
   1902c:	0002c112 	.word	0x0002c112
   19030:	0002c0d1 	.word	0x0002c0d1
   19034:	0002c0e8 	.word	0x0002c0e8

00019038 <net_buf_put>:

void net_buf_put(struct k_fifo *fifo, struct net_buf *buf)
{
   19038:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(fifo);
   1903a:	b958      	cbnz	r0, 19054 <net_buf_put+0x1c>
   1903c:	490d      	ldr	r1, [pc, #52]	; (19074 <net_buf_put+0x3c>)
   1903e:	f240 13df 	movw	r3, #479	; 0x1df
   19042:	4a0d      	ldr	r2, [pc, #52]	; (19078 <net_buf_put+0x40>)
   19044:	480d      	ldr	r0, [pc, #52]	; (1907c <net_buf_put+0x44>)
   19046:	f00b fce0 	bl	24a0a <assert_print>
   1904a:	f240 11df 	movw	r1, #479	; 0x1df
	__ASSERT_NO_MSG(buf);
   1904e:	480a      	ldr	r0, [pc, #40]	; (19078 <net_buf_put+0x40>)
   19050:	f00b fcd4 	bl	249fc <assert_post_action>
   19054:	b949      	cbnz	r1, 1906a <net_buf_put+0x32>
   19056:	490a      	ldr	r1, [pc, #40]	; (19080 <net_buf_put+0x48>)
   19058:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
   1905c:	4a06      	ldr	r2, [pc, #24]	; (19078 <net_buf_put+0x40>)
   1905e:	4807      	ldr	r0, [pc, #28]	; (1907c <net_buf_put+0x44>)
   19060:	f00b fcd3 	bl	24a0a <assert_print>
   19064:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
   19068:	e7f1      	b.n	1904e <net_buf_put+0x16>

	k_fifo_put(fifo, buf);
}
   1906a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	k_fifo_put(fifo, buf);
   1906e:	f010 b869 	b.w	29144 <k_queue_append>
   19072:	bf00      	nop
   19074:	0002eebc 	.word	0x0002eebc
   19078:	0002ee45 	.word	0x0002ee45
   1907c:	0002b3a9 	.word	0x0002b3a9
   19080:	0002ef29 	.word	0x0002ef29

00019084 <net_buf_unref>:
#if defined(CONFIG_NET_BUF_LOG)
void net_buf_unref_debug(struct net_buf *buf, const char *func, int line)
#else
void net_buf_unref(struct net_buf *buf)
#endif
{
   19084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT_NO_MSG(buf);
   19088:	4605      	mov	r5, r0
   1908a:	b328      	cbz	r0, 190d8 <net_buf_unref+0x54>
			return;
		}

		if (buf->__buf) {
			data_unref(buf, buf->__buf);
			buf->__buf = NULL;
   1908c:	2700      	movs	r7, #0
	pool->alloc->cb->unref(buf, data);
   1908e:	f04f 0834 	mov.w	r8, #52	; 0x34
   19092:	4e1a      	ldr	r6, [pc, #104]	; (190fc <net_buf_unref+0x78>)
		struct net_buf *frags = buf->frags;
   19094:	462c      	mov	r4, r5
		if (--buf->ref > 0) {
   19096:	7a23      	ldrb	r3, [r4, #8]
		struct net_buf *frags = buf->frags;
   19098:	686d      	ldr	r5, [r5, #4]
		if (--buf->ref > 0) {
   1909a:	3b01      	subs	r3, #1
   1909c:	b2db      	uxtb	r3, r3
   1909e:	7223      	strb	r3, [r4, #8]
   190a0:	b9c3      	cbnz	r3, 190d4 <net_buf_unref+0x50>
		if (buf->__buf) {
   190a2:	6961      	ldr	r1, [r4, #20]
   190a4:	b159      	cbz	r1, 190be <net_buf_unref+0x3a>
	if (buf->flags & NET_BUF_EXTERNAL_DATA) {
   190a6:	7a63      	ldrb	r3, [r4, #9]
   190a8:	07db      	lsls	r3, r3, #31
   190aa:	d407      	bmi.n	190bc <net_buf_unref+0x38>
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   190ac:	7aa3      	ldrb	r3, [r4, #10]
	pool->alloc->cb->unref(buf, data);
   190ae:	4620      	mov	r0, r4
   190b0:	fb08 6303 	mla	r3, r8, r3, r6
   190b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   190b6:	681b      	ldr	r3, [r3, #0]
   190b8:	689b      	ldr	r3, [r3, #8]
   190ba:	4798      	blx	r3
			buf->__buf = NULL;
   190bc:	6167      	str	r7, [r4, #20]
		}

		buf->data = NULL;
		buf->frags = NULL;

		pool = net_buf_pool_get(buf->pool_id);
   190be:	7aa0      	ldrb	r0, [r4, #10]
		buf->data = NULL;
   190c0:	60e7      	str	r7, [r4, #12]
#if defined(CONFIG_NET_BUF_POOL_USAGE)
		atomic_inc(&pool->avail_count);
		__ASSERT_NO_MSG(atomic_get(&pool->avail_count) <= pool->buf_count);
#endif

		if (pool->destroy) {
   190c2:	fb08 6300 	mla	r3, r8, r0, r6
		buf->frags = NULL;
   190c6:	6067      	str	r7, [r4, #4]
		if (pool->destroy) {
   190c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   190ca:	b18b      	cbz	r3, 190f0 <net_buf_unref+0x6c>
			pool->destroy(buf);
   190cc:	4620      	mov	r0, r4
   190ce:	4798      	blx	r3
	while (buf) {
   190d0:	2d00      	cmp	r5, #0
   190d2:	d1df      	bne.n	19094 <net_buf_unref+0x10>
			net_buf_destroy(buf);
		}

		buf = frags;
	}
}
   190d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT_NO_MSG(buf);
   190d8:	4909      	ldr	r1, [pc, #36]	; (19100 <net_buf_unref+0x7c>)
   190da:	480a      	ldr	r0, [pc, #40]	; (19104 <net_buf_unref+0x80>)
   190dc:	f240 13eb 	movw	r3, #491	; 0x1eb
   190e0:	4a09      	ldr	r2, [pc, #36]	; (19108 <net_buf_unref+0x84>)
   190e2:	f00b fc92 	bl	24a0a <assert_print>
   190e6:	f240 11eb 	movw	r1, #491	; 0x1eb
   190ea:	4807      	ldr	r0, [pc, #28]	; (19108 <net_buf_unref+0x84>)
   190ec:	f00b fc86 	bl	249fc <assert_post_action>
	k_lifo_put(&pool->free, buf);
   190f0:	4621      	mov	r1, r4
   190f2:	fb00 6008 	mla	r0, r0, r8, r6
   190f6:	f010 f830 	bl	2915a <k_queue_prepend>
}
   190fa:	e7e9      	b.n	190d0 <net_buf_unref+0x4c>
   190fc:	20008be8 	.word	0x20008be8
   19100:	0002ef29 	.word	0x0002ef29
   19104:	0002b3a9 	.word	0x0002b3a9
   19108:	0002ee45 	.word	0x0002ee45

0001910c <net_buf_ref>:

struct net_buf *net_buf_ref(struct net_buf *buf)
{
   1910c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   1910e:	b958      	cbnz	r0, 19128 <net_buf_ref+0x1c>
   19110:	4907      	ldr	r1, [pc, #28]	; (19130 <net_buf_ref+0x24>)
   19112:	4808      	ldr	r0, [pc, #32]	; (19134 <net_buf_ref+0x28>)
   19114:	f240 231a 	movw	r3, #538	; 0x21a
   19118:	4a07      	ldr	r2, [pc, #28]	; (19138 <net_buf_ref+0x2c>)
   1911a:	f00b fc76 	bl	24a0a <assert_print>
   1911e:	f240 211a 	movw	r1, #538	; 0x21a
   19122:	4805      	ldr	r0, [pc, #20]	; (19138 <net_buf_ref+0x2c>)
   19124:	f00b fc6a 	bl	249fc <assert_post_action>

	NET_BUF_DBG("buf %p (old) ref %u pool_id %u",
		    buf, buf->ref, buf->pool_id);
	buf->ref++;
   19128:	7a02      	ldrb	r2, [r0, #8]
   1912a:	3201      	adds	r2, #1
   1912c:	7202      	strb	r2, [r0, #8]
	return buf;
}
   1912e:	bd08      	pop	{r3, pc}
   19130:	0002ef29 	.word	0x0002ef29
   19134:	0002b3a9 	.word	0x0002b3a9
   19138:	0002ee45 	.word	0x0002ee45

0001913c <net_buf_frag_last>:

	return clone;
}

struct net_buf *net_buf_frag_last(struct net_buf *buf)
{
   1913c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   1913e:	4603      	mov	r3, r0
   19140:	b958      	cbnz	r0, 1915a <net_buf_frag_last+0x1e>
   19142:	4908      	ldr	r1, [pc, #32]	; (19164 <net_buf_frag_last+0x28>)
   19144:	4808      	ldr	r0, [pc, #32]	; (19168 <net_buf_frag_last+0x2c>)
   19146:	f240 2357 	movw	r3, #599	; 0x257
   1914a:	4a08      	ldr	r2, [pc, #32]	; (1916c <net_buf_frag_last+0x30>)
   1914c:	f00b fc5d 	bl	24a0a <assert_print>
   19150:	f240 2157 	movw	r1, #599	; 0x257
   19154:	4805      	ldr	r0, [pc, #20]	; (1916c <net_buf_frag_last+0x30>)
   19156:	f00b fc51 	bl	249fc <assert_post_action>

	while (buf->frags) {
   1915a:	4618      	mov	r0, r3
   1915c:	685b      	ldr	r3, [r3, #4]
   1915e:	2b00      	cmp	r3, #0
   19160:	d1fb      	bne.n	1915a <net_buf_frag_last+0x1e>
		buf = buf->frags;
	}

	return buf;
}
   19162:	bd08      	pop	{r3, pc}
   19164:	0002ef29 	.word	0x0002ef29
   19168:	0002b3a9 	.word	0x0002b3a9
   1916c:	0002ee45 	.word	0x0002ee45

00019170 <net_buf_frag_insert>:

void net_buf_frag_insert(struct net_buf *parent, struct net_buf *frag)
{
   19170:	b570      	push	{r4, r5, r6, lr}
   19172:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(parent);
   19174:	4604      	mov	r4, r0
   19176:	b958      	cbnz	r0, 19190 <net_buf_frag_insert+0x20>
   19178:	490f      	ldr	r1, [pc, #60]	; (191b8 <net_buf_frag_insert+0x48>)
   1917a:	f240 2362 	movw	r3, #610	; 0x262
   1917e:	4a0f      	ldr	r2, [pc, #60]	; (191bc <net_buf_frag_insert+0x4c>)
   19180:	480f      	ldr	r0, [pc, #60]	; (191c0 <net_buf_frag_insert+0x50>)
   19182:	f00b fc42 	bl	24a0a <assert_print>
   19186:	f240 2162 	movw	r1, #610	; 0x262
	__ASSERT_NO_MSG(frag);
   1918a:	480c      	ldr	r0, [pc, #48]	; (191bc <net_buf_frag_insert+0x4c>)
   1918c:	f00b fc36 	bl	249fc <assert_post_action>
   19190:	b949      	cbnz	r1, 191a6 <net_buf_frag_insert+0x36>
   19192:	490c      	ldr	r1, [pc, #48]	; (191c4 <net_buf_frag_insert+0x54>)
   19194:	f240 2363 	movw	r3, #611	; 0x263
   19198:	4a08      	ldr	r2, [pc, #32]	; (191bc <net_buf_frag_insert+0x4c>)
   1919a:	4809      	ldr	r0, [pc, #36]	; (191c0 <net_buf_frag_insert+0x50>)
   1919c:	f00b fc35 	bl	24a0a <assert_print>
   191a0:	f240 2163 	movw	r1, #611	; 0x263
   191a4:	e7f1      	b.n	1918a <net_buf_frag_insert+0x1a>

	if (parent->frags) {
   191a6:	6846      	ldr	r6, [r0, #4]
   191a8:	b11e      	cbz	r6, 191b2 <net_buf_frag_insert+0x42>
		net_buf_frag_last(frag)->frags = parent->frags;
   191aa:	4608      	mov	r0, r1
   191ac:	f7ff ffc6 	bl	1913c <net_buf_frag_last>
   191b0:	6046      	str	r6, [r0, #4]
	}
	/* Take ownership of the fragment reference */
	parent->frags = frag;
   191b2:	6065      	str	r5, [r4, #4]
}
   191b4:	bd70      	pop	{r4, r5, r6, pc}
   191b6:	bf00      	nop
   191b8:	0002eec1 	.word	0x0002eec1
   191bc:	0002ee45 	.word	0x0002ee45
   191c0:	0002b3a9 	.word	0x0002b3a9
   191c4:	0002eec8 	.word	0x0002eec8

000191c8 <net_buf_frag_add>:

struct net_buf *net_buf_frag_add(struct net_buf *head, struct net_buf *frag)
{
   191c8:	b538      	push	{r3, r4, r5, lr}
   191ca:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(frag);
   191cc:	460c      	mov	r4, r1
   191ce:	b959      	cbnz	r1, 191e8 <net_buf_frag_add+0x20>
   191d0:	490c      	ldr	r1, [pc, #48]	; (19204 <net_buf_frag_add+0x3c>)
   191d2:	480d      	ldr	r0, [pc, #52]	; (19208 <net_buf_frag_add+0x40>)
   191d4:	f240 236e 	movw	r3, #622	; 0x26e
   191d8:	4a0c      	ldr	r2, [pc, #48]	; (1920c <net_buf_frag_add+0x44>)
   191da:	f00b fc16 	bl	24a0a <assert_print>
   191de:	f240 216e 	movw	r1, #622	; 0x26e
   191e2:	480a      	ldr	r0, [pc, #40]	; (1920c <net_buf_frag_add+0x44>)
   191e4:	f00b fc0a 	bl	249fc <assert_post_action>

	if (!head) {
   191e8:	b920      	cbnz	r0, 191f4 <net_buf_frag_add+0x2c>
	}

	net_buf_frag_insert(net_buf_frag_last(head), frag);

	return head;
}
   191ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return net_buf_ref(frag);
   191ee:	4608      	mov	r0, r1
   191f0:	f7ff bf8c 	b.w	1910c <net_buf_ref>
	net_buf_frag_insert(net_buf_frag_last(head), frag);
   191f4:	f7ff ffa2 	bl	1913c <net_buf_frag_last>
   191f8:	4621      	mov	r1, r4
   191fa:	f7ff ffb9 	bl	19170 <net_buf_frag_insert>
}
   191fe:	4628      	mov	r0, r5
   19200:	bd38      	pop	{r3, r4, r5, pc}
   19202:	bf00      	nop
   19204:	0002eec8 	.word	0x0002eec8
   19208:	0002b3a9 	.word	0x0002b3a9
   1920c:	0002ee45 	.word	0x0002ee45

00019210 <net_buf_simple_push>:

	return sys_be64_to_cpu(val);
}

void *net_buf_simple_push(struct net_buf_simple *buf, size_t len)
{
   19210:	b508      	push	{r3, lr}
   19212:	4603      	mov	r3, r0
	return sys_be64_to_cpu(val);
}

size_t net_buf_simple_headroom(struct net_buf_simple *buf)
{
	return buf->data - buf->__buf;
   19214:	6800      	ldr	r0, [r0, #0]
   19216:	689a      	ldr	r2, [r3, #8]
   19218:	1a82      	subs	r2, r0, r2
	__ASSERT_NO_MSG(net_buf_simple_headroom(buf) >= len);
   1921a:	4291      	cmp	r1, r2
   1921c:	d90b      	bls.n	19236 <net_buf_simple_push+0x26>
   1921e:	4909      	ldr	r1, [pc, #36]	; (19244 <net_buf_simple_push+0x34>)
   19220:	4809      	ldr	r0, [pc, #36]	; (19248 <net_buf_simple_push+0x38>)
   19222:	f240 33f2 	movw	r3, #1010	; 0x3f2
   19226:	4a09      	ldr	r2, [pc, #36]	; (1924c <net_buf_simple_push+0x3c>)
   19228:	f00b fbef 	bl	24a0a <assert_print>
   1922c:	f240 31f2 	movw	r1, #1010	; 0x3f2
   19230:	4806      	ldr	r0, [pc, #24]	; (1924c <net_buf_simple_push+0x3c>)
   19232:	f00b fbe3 	bl	249fc <assert_post_action>
	buf->len += len;
   19236:	889a      	ldrh	r2, [r3, #4]
	buf->data -= len;
   19238:	1a40      	subs	r0, r0, r1
	buf->len += len;
   1923a:	4411      	add	r1, r2
	buf->data -= len;
   1923c:	6018      	str	r0, [r3, #0]
	buf->len += len;
   1923e:	8099      	strh	r1, [r3, #4]
}
   19240:	bd08      	pop	{r3, pc}
   19242:	bf00      	nop
   19244:	0002eedd 	.word	0x0002eedd
   19248:	0002b3a9 	.word	0x0002b3a9
   1924c:	0002ee45 	.word	0x0002ee45

00019250 <net_buf_simple_pull>:
{
   19250:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf->len >= len);
   19252:	8882      	ldrh	r2, [r0, #4]
{
   19254:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf->len >= len);
   19256:	428a      	cmp	r2, r1
   19258:	d20b      	bcs.n	19272 <net_buf_simple_pull+0x22>
   1925a:	4909      	ldr	r1, [pc, #36]	; (19280 <net_buf_simple_pull+0x30>)
   1925c:	4809      	ldr	r0, [pc, #36]	; (19284 <net_buf_simple_pull+0x34>)
   1925e:	f240 4352 	movw	r3, #1106	; 0x452
   19262:	4a09      	ldr	r2, [pc, #36]	; (19288 <net_buf_simple_pull+0x38>)
   19264:	f00b fbd1 	bl	24a0a <assert_print>
   19268:	f240 4152 	movw	r1, #1106	; 0x452
   1926c:	4806      	ldr	r0, [pc, #24]	; (19288 <net_buf_simple_pull+0x38>)
   1926e:	f00b fbc5 	bl	249fc <assert_post_action>
	buf->len -= len;
   19272:	1a52      	subs	r2, r2, r1
   19274:	8082      	strh	r2, [r0, #4]
	return buf->data += len;
   19276:	6800      	ldr	r0, [r0, #0]
   19278:	4408      	add	r0, r1
   1927a:	6018      	str	r0, [r3, #0]
}
   1927c:	bd08      	pop	{r3, pc}
   1927e:	bf00      	nop
   19280:	0002eecd 	.word	0x0002eecd
   19284:	0002b3a9 	.word	0x0002b3a9
   19288:	0002ee45 	.word	0x0002ee45

0001928c <net_buf_simple_pull_mem>:
{
   1928c:	b508      	push	{r3, lr}
   1928e:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf->len >= len);
   19290:	889a      	ldrh	r2, [r3, #4]
	void *data = buf->data;
   19292:	6800      	ldr	r0, [r0, #0]
	__ASSERT_NO_MSG(buf->len >= len);
   19294:	428a      	cmp	r2, r1
   19296:	d20b      	bcs.n	192b0 <net_buf_simple_pull_mem+0x24>
   19298:	4908      	ldr	r1, [pc, #32]	; (192bc <net_buf_simple_pull_mem+0x30>)
   1929a:	4809      	ldr	r0, [pc, #36]	; (192c0 <net_buf_simple_pull_mem+0x34>)
   1929c:	f240 435e 	movw	r3, #1118	; 0x45e
   192a0:	4a08      	ldr	r2, [pc, #32]	; (192c4 <net_buf_simple_pull_mem+0x38>)
   192a2:	f00b fbb2 	bl	24a0a <assert_print>
   192a6:	f240 415e 	movw	r1, #1118	; 0x45e
   192aa:	4806      	ldr	r0, [pc, #24]	; (192c4 <net_buf_simple_pull_mem+0x38>)
   192ac:	f00b fba6 	bl	249fc <assert_post_action>
	buf->len -= len;
   192b0:	1a52      	subs	r2, r2, r1
	buf->data += len;
   192b2:	4401      	add	r1, r0
	buf->len -= len;
   192b4:	809a      	strh	r2, [r3, #4]
	buf->data += len;
   192b6:	6019      	str	r1, [r3, #0]
}
   192b8:	bd08      	pop	{r3, pc}
   192ba:	bf00      	nop
   192bc:	0002eecd 	.word	0x0002eecd
   192c0:	0002b3a9 	.word	0x0002b3a9
   192c4:	0002ee45 	.word	0x0002ee45

000192c8 <net_buf_simple_add>:
{
   192c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return buf->data + buf->len;
   192ca:	8885      	ldrh	r5, [r0, #4]
   192cc:	6803      	ldr	r3, [r0, #0]
   192ce:	460e      	mov	r6, r1
   192d0:	4604      	mov	r4, r0
   192d2:	195f      	adds	r7, r3, r5
	__ASSERT_NO_MSG(net_buf_simple_tailroom(buf) >= len);
   192d4:	f00e fb7f 	bl	279d6 <net_buf_simple_tailroom>
   192d8:	42b0      	cmp	r0, r6
   192da:	d20b      	bcs.n	192f4 <net_buf_simple_add+0x2c>
   192dc:	4907      	ldr	r1, [pc, #28]	; (192fc <net_buf_simple_add+0x34>)
   192de:	4808      	ldr	r0, [pc, #32]	; (19300 <net_buf_simple_add+0x38>)
   192e0:	f240 3303 	movw	r3, #771	; 0x303
   192e4:	4a07      	ldr	r2, [pc, #28]	; (19304 <net_buf_simple_add+0x3c>)
   192e6:	f00b fb90 	bl	24a0a <assert_print>
   192ea:	f240 3103 	movw	r1, #771	; 0x303
   192ee:	4805      	ldr	r0, [pc, #20]	; (19304 <net_buf_simple_add+0x3c>)
   192f0:	f00b fb84 	bl	249fc <assert_post_action>
	buf->len += len;
   192f4:	4435      	add	r5, r6
   192f6:	80a5      	strh	r5, [r4, #4]
}
   192f8:	4638      	mov	r0, r7
   192fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   192fc:	0002ef01 	.word	0x0002ef01
   19300:	0002b3a9 	.word	0x0002b3a9
   19304:	0002ee45 	.word	0x0002ee45

00019308 <xoshiro128_initialize>:
{
	return (x << k) | (x >> (32 - k));
}

static int xoshiro128_initialize(const struct device *dev)
{
   19308:	b508      	push	{r3, lr}
   1930a:	4804      	ldr	r0, [pc, #16]	; (1931c <xoshiro128_initialize+0x14>)
   1930c:	f00f fea1 	bl	29052 <z_device_is_ready>
	if (!device_is_ready(entropy_driver)) {
		return -ENODEV;
	}
	return 0;
   19310:	2800      	cmp	r0, #0
}
   19312:	bf0c      	ite	eq
   19314:	f06f 0012 	mvneq.w	r0, #18
   19318:	2000      	movne	r0, #0
   1931a:	bd08      	pop	{r3, pc}
   1931c:	00029e9c 	.word	0x00029e9c

00019320 <adc_gain_invert>:
		[ADC_GAIN_64] = {.mul = 1, .div = 64},
		[ADC_GAIN_128] = {.mul = 1, .div = 128},
	};
	int rv = -EINVAL;

	if ((uint8_t)gain < ARRAY_SIZE(gains)) {
   19320:	2813      	cmp	r0, #19
   19322:	d80e      	bhi.n	19342 <adc_gain_invert+0x22>
		const struct gain_desc *gdp = &gains[gain];

		if ((gdp->mul != 0) && (gdp->div != 0)) {
   19324:	4a08      	ldr	r2, [pc, #32]	; (19348 <adc_gain_invert+0x28>)
   19326:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
   1932a:	b153      	cbz	r3, 19342 <adc_gain_invert+0x22>
   1932c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
   19330:	7852      	ldrb	r2, [r2, #1]
   19332:	b132      	cbz	r2, 19342 <adc_gain_invert+0x22>
			*value = (gdp->mul * *value) / gdp->div;
   19334:	6808      	ldr	r0, [r1, #0]
   19336:	4343      	muls	r3, r0
   19338:	fb93 f3f2 	sdiv	r3, r3, r2
			rv = 0;
   1933c:	2000      	movs	r0, #0
			*value = (gdp->mul * *value) / gdp->div;
   1933e:	600b      	str	r3, [r1, #0]
			rv = 0;
   19340:	4770      	bx	lr
	int rv = -EINVAL;
   19342:	f06f 0015 	mvn.w	r0, #21
		}
	}

	return rv;
}
   19346:	4770      	bx	lr
   19348:	0002ef2d 	.word	0x0002ef2d

0001934c <adc_context_start_sampling>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
   1934c:	2201      	movs	r2, #1
   1934e:	4b05      	ldr	r3, [pc, #20]	; (19364 <adc_context_start_sampling+0x18>)
   19350:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
   19354:	f890 1086 	ldrb.w	r1, [r0, #134]	; 0x86
   19358:	b109      	cbz	r1, 1935e <adc_context_start_sampling+0x12>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1935a:	60da      	str	r2, [r3, #12]
}
   1935c:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1935e:	601a      	str	r2, [r3, #0]
   19360:	605a      	str	r2, [r3, #4]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
   19362:	4770      	bx	lr
   19364:	4000e000 	.word	0x4000e000

00019368 <adc_nrfx_channel_setup>:
{
   19368:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
   1936a:	790d      	ldrb	r5, [r1, #4]
   1936c:	f005 041f 	and.w	r4, r5, #31
	if (channel_id >= SAADC_CH_NUM) {
   19370:	2c07      	cmp	r4, #7
   19372:	d825      	bhi.n	193c0 <adc_nrfx_channel_setup+0x58>
	switch (channel_cfg->gain) {
   19374:	780a      	ldrb	r2, [r1, #0]
   19376:	2a0b      	cmp	r2, #11
   19378:	d818      	bhi.n	193ac <adc_nrfx_channel_setup+0x44>
   1937a:	e8df f002 	tbb	[pc, r2]
   1937e:	0707      	.short	0x0707
   19380:	06170707 	.word	0x06170707
   19384:	13111717 	.word	0x13111717
   19388:	1517      	.short	0x1517
		config.gain = NRF_SAADC_GAIN1_2;
   1938a:	2204      	movs	r2, #4
	switch (channel_cfg->reference) {
   1938c:	784b      	ldrb	r3, [r1, #1]
   1938e:	2b03      	cmp	r3, #3
   19390:	d01a      	beq.n	193c8 <adc_nrfx_channel_setup+0x60>
   19392:	2b04      	cmp	r3, #4
   19394:	f04f 0300 	mov.w	r3, #0
   19398:	d017      	beq.n	193ca <adc_nrfx_channel_setup+0x62>
		LOG_ERR("Selected ADC reference is not valid");
   1939a:	4a30      	ldr	r2, [pc, #192]	; (1945c <adc_nrfx_channel_setup+0xf4>)
   1939c:	9202      	str	r2, [sp, #8]
   1939e:	e008      	b.n	193b2 <adc_nrfx_channel_setup+0x4a>
		config.gain = NRF_SAADC_GAIN1;
   193a0:	2205      	movs	r2, #5
		break;
   193a2:	e7f3      	b.n	1938c <adc_nrfx_channel_setup+0x24>
		config.gain = NRF_SAADC_GAIN2;
   193a4:	2206      	movs	r2, #6
		break;
   193a6:	e7f1      	b.n	1938c <adc_nrfx_channel_setup+0x24>
		config.gain = NRF_SAADC_GAIN4;
   193a8:	2207      	movs	r2, #7
		break;
   193aa:	e7ef      	b.n	1938c <adc_nrfx_channel_setup+0x24>
		LOG_ERR("Selected ADC gain is not valid");
   193ac:	4b2c      	ldr	r3, [pc, #176]	; (19460 <adc_nrfx_channel_setup+0xf8>)
   193ae:	9302      	str	r3, [sp, #8]
   193b0:	2300      	movs	r3, #0
   193b2:	2201      	movs	r2, #1
   193b4:	4618      	mov	r0, r3
   193b6:	e9cd 3300 	strd	r3, r3, [sp]
   193ba:	492a      	ldr	r1, [pc, #168]	; (19464 <adc_nrfx_channel_setup+0xfc>)
   193bc:	f00e fb26 	bl	27a0c <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   193c0:	f06f 0015 	mvn.w	r0, #21
}
   193c4:	b004      	add	sp, #16
   193c6:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->reference) {
   193c8:	2301      	movs	r3, #1
	switch (channel_cfg->acquisition_time) {
   193ca:	f244 060a 	movw	r6, #16394	; 0x400a
   193ce:	8848      	ldrh	r0, [r1, #2]
   193d0:	42b0      	cmp	r0, r6
   193d2:	d03d      	beq.n	19450 <adc_nrfx_channel_setup+0xe8>
   193d4:	d80a      	bhi.n	193ec <adc_nrfx_channel_setup+0x84>
   193d6:	f244 0603 	movw	r6, #16387	; 0x4003
   193da:	42b0      	cmp	r0, r6
   193dc:	d014      	beq.n	19408 <adc_nrfx_channel_setup+0xa0>
   193de:	f244 0605 	movw	r6, #16389	; 0x4005
   193e2:	42b0      	cmp	r0, r6
   193e4:	d032      	beq.n	1944c <adc_nrfx_channel_setup+0xe4>
   193e6:	b398      	cbz	r0, 19450 <adc_nrfx_channel_setup+0xe8>
		LOG_ERR("Selected ADC acquisition time is not valid");
   193e8:	4b1f      	ldr	r3, [pc, #124]	; (19468 <adc_nrfx_channel_setup+0x100>)
   193ea:	e7e0      	b.n	193ae <adc_nrfx_channel_setup+0x46>
	switch (channel_cfg->acquisition_time) {
   193ec:	f244 0614 	movw	r6, #16404	; 0x4014
   193f0:	42b0      	cmp	r0, r6
   193f2:	d02f      	beq.n	19454 <adc_nrfx_channel_setup+0xec>
   193f4:	f244 0628 	movw	r6, #16424	; 0x4028
   193f8:	42b0      	cmp	r0, r6
   193fa:	d02d      	beq.n	19458 <adc_nrfx_channel_setup+0xf0>
   193fc:	f244 060f 	movw	r6, #16399	; 0x400f
   19400:	42b0      	cmp	r0, r6
   19402:	d1f1      	bne.n	193e8 <adc_nrfx_channel_setup+0x80>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
   19404:	2003      	movs	r0, #3
   19406:	e000      	b.n	1940a <adc_nrfx_channel_setup+0xa2>
	nrf_saadc_channel_config_t config = {
   19408:	2000      	movs	r0, #0
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
   1940a:	f3c5 1540 	ubfx	r5, r5, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
   1940e:	0212      	lsls	r2, r2, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
   19410:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
   19414:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
   19418:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    p_reg->CH[channel].PSELP = pselp;
   1941c:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
   1941e:	0123      	lsls	r3, r4, #4
   19420:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   19424:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
   19428:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
   1942c:	0123      	lsls	r3, r4, #4
   1942e:	798a      	ldrb	r2, [r1, #6]
   19430:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   19434:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
   19438:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
   1943c:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
   19440:	4b0a      	ldr	r3, [pc, #40]	; (1946c <adc_nrfx_channel_setup+0x104>)
   19442:	794a      	ldrb	r2, [r1, #5]
   19444:	4423      	add	r3, r4
   19446:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	return 0;
   1944a:	e7bb      	b.n	193c4 <adc_nrfx_channel_setup+0x5c>
	switch (channel_cfg->acquisition_time) {
   1944c:	2001      	movs	r0, #1
   1944e:	e7dc      	b.n	1940a <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
   19450:	2002      	movs	r0, #2
   19452:	e7da      	b.n	1940a <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
   19454:	2004      	movs	r0, #4
   19456:	e7d8      	b.n	1940a <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
   19458:	2005      	movs	r0, #5
   1945a:	e7d6      	b.n	1940a <adc_nrfx_channel_setup+0xa2>
   1945c:	0002ef74 	.word	0x0002ef74
   19460:	0002ef55 	.word	0x0002ef55
   19464:	0002a3c4 	.word	0x0002a3c4
   19468:	0002ef98 	.word	0x0002ef98
   1946c:	20008168 	.word	0x20008168

00019470 <adc_nrfx_read>:
}

/* Implementation of the ADC driver API function: adc_read. */
static int adc_nrfx_read(const struct device *dev,
			 const struct adc_sequence *sequence)
{
   19470:	b5f0      	push	{r4, r5, r6, r7, lr}
   19472:	460c      	mov	r4, r1
   19474:	b087      	sub	sp, #28
	return z_impl_k_sem_take(sem, timeout);
   19476:	f04f 33ff 	mov.w	r3, #4294967295
   1947a:	f04f 32ff 	mov.w	r2, #4294967295
   1947e:	486d      	ldr	r0, [pc, #436]	; (19634 <adc_nrfx_read+0x1c4>)
   19480:	f006 fba2 	bl	1fbc8 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
   19484:	6866      	ldr	r6, [r4, #4]
	if (!selected_channels ||
   19486:	1e73      	subs	r3, r6, #1
   19488:	2bfe      	cmp	r3, #254	; 0xfe
   1948a:	f04f 0300 	mov.w	r3, #0
   1948e:	d909      	bls.n	194a4 <adc_nrfx_read+0x34>
		LOG_ERR("Invalid selection of channels");
   19490:	4a69      	ldr	r2, [pc, #420]	; (19638 <adc_nrfx_read+0x1c8>)
   19492:	9202      	str	r2, [sp, #8]
		LOG_ERR(
   19494:	2201      	movs	r2, #1
   19496:	4618      	mov	r0, r3
   19498:	e9cd 3300 	strd	r3, r3, [sp]
   1949c:	4967      	ldr	r1, [pc, #412]	; (1963c <adc_nrfx_read+0x1cc>)
   1949e:	f00e fab5 	bl	27a0c <z_log_msg_runtime_create.constprop.0>
	if (error) {
   194a2:	e014      	b.n	194ce <adc_nrfx_read+0x5e>
   194a4:	461a      	mov	r2, r3
	active_channels = 0U;
   194a6:	4618      	mov	r0, r3
    p_reg->CH[channel].PSELP = pselp;
   194a8:	4d65      	ldr	r5, [pc, #404]	; (19640 <adc_nrfx_read+0x1d0>)
			if (m_data.positive_inputs[channel_id] == 0U) {
   194aa:	4f66      	ldr	r7, [pc, #408]	; (19644 <adc_nrfx_read+0x1d4>)
		if (selected_channels & BIT(channel_id)) {
   194ac:	fa26 f302 	lsr.w	r3, r6, r2
   194b0:	f013 0301 	ands.w	r3, r3, #1
   194b4:	d039      	beq.n	1952a <adc_nrfx_read+0xba>
			if (m_data.positive_inputs[channel_id] == 0U) {
   194b6:	5cbb      	ldrb	r3, [r7, r2]
   194b8:	b98b      	cbnz	r3, 194de <adc_nrfx_read+0x6e>
				LOG_ERR("Channel %u not configured",
   194ba:	9203      	str	r2, [sp, #12]
   194bc:	4a62      	ldr	r2, [pc, #392]	; (19648 <adc_nrfx_read+0x1d8>)
   194be:	9202      	str	r2, [sp, #8]
   194c0:	e9cd 3300 	strd	r3, r3, [sp]
   194c4:	2201      	movs	r2, #1
   194c6:	4618      	mov	r0, r3
   194c8:	495c      	ldr	r1, [pc, #368]	; (1963c <adc_nrfx_read+0x1cc>)
   194ca:	f00e fa9f 	bl	27a0c <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   194ce:	f06f 0415 	mvn.w	r4, #21
	z_impl_k_sem_give(sem);
   194d2:	4858      	ldr	r0, [pc, #352]	; (19634 <adc_nrfx_read+0x1c4>)
   194d4:	f006 fb34 	bl	1fb40 <z_impl_k_sem_give>
	adc_context_lock(&m_data.ctx, false, NULL);
	error = start_read(dev, sequence);
	adc_context_release(&m_data.ctx, error);

	return error;
}
   194d8:	4620      	mov	r0, r4
   194da:	b007      	add	sp, #28
   194dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
   194de:	f894 c011 	ldrb.w	ip, [r4, #17]

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
   194e2:	eb05 1e02 	add.w	lr, r5, r2, lsl #4
   194e6:	f1bc 0c00 	subs.w	ip, ip, #0
   194ea:	bf18      	it	ne
   194ec:	f04f 0c01 	movne.w	ip, #1
   194f0:	f8de 1518 	ldr.w	r1, [lr, #1304]	; 0x518
			++active_channels;
   194f4:	3001      	adds	r0, #1
   194f6:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
   194fa:	ea41 610c 	orr.w	r1, r1, ip, lsl #24
   194fe:	f8ce 1518 	str.w	r1, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
   19502:	f102 0151 	add.w	r1, r2, #81	; 0x51
   19506:	0109      	lsls	r1, r1, #4
   19508:	506b      	str	r3, [r5, r1]
   1950a:	b2c0      	uxtb	r0, r0
	} while (++channel_id < SAADC_CH_NUM);
   1950c:	3201      	adds	r2, #1
   1950e:	2a08      	cmp	r2, #8
   19510:	d1cc      	bne.n	194ac <adc_nrfx_read+0x3c>
	error = set_resolution(sequence);
   19512:	7c22      	ldrb	r2, [r4, #16]
	switch (sequence->resolution) {
   19514:	2300      	movs	r3, #0
   19516:	f1a2 0108 	sub.w	r1, r2, #8
   1951a:	2906      	cmp	r1, #6
   1951c:	d818      	bhi.n	19550 <adc_nrfx_read+0xe0>
   1951e:	e8df f001 	tbb	[pc, r1]
   19522:	171e      	.short	0x171e
   19524:	17091720 	.word	0x17091720
   19528:	15          	.byte	0x15
   19529:	00          	.byte	0x00
   1952a:	f102 0151 	add.w	r1, r2, #81	; 0x51
   1952e:	0109      	lsls	r1, r1, #4
   19530:	506b      	str	r3, [r5, r1]
}
   19532:	e7eb      	b.n	1950c <adc_nrfx_read+0x9c>
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
   19534:	2302      	movs	r3, #2
    p_reg->RESOLUTION = resolution;
   19536:	4a42      	ldr	r2, [pc, #264]	; (19640 <adc_nrfx_read+0x1d0>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
   19538:	2801      	cmp	r0, #1
   1953a:	f8c2 35f0 	str.w	r3, [r2, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
   1953e:	7c63      	ldrb	r3, [r4, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
   19540:	d911      	bls.n	19566 <adc_nrfx_read+0xf6>
   19542:	b193      	cbz	r3, 1956a <adc_nrfx_read+0xfa>
		LOG_ERR(
   19544:	4b41      	ldr	r3, [pc, #260]	; (1964c <adc_nrfx_read+0x1dc>)
   19546:	9302      	str	r3, [sp, #8]
   19548:	2300      	movs	r3, #0
   1954a:	e7a3      	b.n	19494 <adc_nrfx_read+0x24>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
   1954c:	2303      	movs	r3, #3
		break;
   1954e:	e7f2      	b.n	19536 <adc_nrfx_read+0xc6>
	switch (sequence->resolution) {
   19550:	9203      	str	r2, [sp, #12]
		LOG_ERR("ADC resolution value %d is not valid",
   19552:	4a3f      	ldr	r2, [pc, #252]	; (19650 <adc_nrfx_read+0x1e0>)
   19554:	9300      	str	r3, [sp, #0]
   19556:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1955a:	2300      	movs	r3, #0
   1955c:	e7b2      	b.n	194c4 <adc_nrfx_read+0x54>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
   1955e:	2300      	movs	r3, #0
   19560:	e7e9      	b.n	19536 <adc_nrfx_read+0xc6>
	switch (sequence->resolution) {
   19562:	2301      	movs	r3, #1
   19564:	e7e7      	b.n	19536 <adc_nrfx_read+0xc6>
	switch (sequence->oversampling) {
   19566:	2b08      	cmp	r3, #8
   19568:	d816      	bhi.n	19598 <adc_nrfx_read+0x128>
    p_reg->OVERSAMPLE = oversample;
   1956a:	f8c2 35f4 	str.w	r3, [r2, #1524]	; 0x5f4
	if (sequence->options) {
   1956e:	6822      	ldr	r2, [r4, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
   19570:	0043      	lsls	r3, r0, #1
	if (sequence->options) {
   19572:	b9b2      	cbnz	r2, 195a2 <adc_nrfx_read+0x132>
	if (sequence->buffer_size < needed_buffer_size) {
   19574:	68e2      	ldr	r2, [r4, #12]
   19576:	429a      	cmp	r2, r3
   19578:	d217      	bcs.n	195aa <adc_nrfx_read+0x13a>
		LOG_ERR("Provided buffer is too small (%u/%u)",
   1957a:	e9cd 2303 	strd	r2, r3, [sp, #12]
   1957e:	4b35      	ldr	r3, [pc, #212]	; (19654 <adc_nrfx_read+0x1e4>)
   19580:	2201      	movs	r2, #1
   19582:	9302      	str	r3, [sp, #8]
   19584:	2300      	movs	r3, #0
   19586:	492d      	ldr	r1, [pc, #180]	; (1963c <adc_nrfx_read+0x1cc>)
   19588:	4618      	mov	r0, r3
   1958a:	e9cd 3300 	strd	r3, r3, [sp]
   1958e:	f00e fa3d 	bl	27a0c <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   19592:	f06f 040b 	mvn.w	r4, #11
   19596:	e79c      	b.n	194d2 <adc_nrfx_read+0x62>
	switch (sequence->oversampling) {
   19598:	9303      	str	r3, [sp, #12]
		LOG_ERR("Oversampling value %d is not valid",
   1959a:	4b2f      	ldr	r3, [pc, #188]	; (19658 <adc_nrfx_read+0x1e8>)
   1959c:	9302      	str	r3, [sp, #8]
   1959e:	2300      	movs	r3, #0
   195a0:	e78e      	b.n	194c0 <adc_nrfx_read+0x50>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
   195a2:	8992      	ldrh	r2, [r2, #12]
   195a4:	fb02 3303 	mla	r3, r2, r3, r3
   195a8:	e7e4      	b.n	19574 <adc_nrfx_read+0x104>
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
   195aa:	4626      	mov	r6, r4
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
   195ac:	68a2      	ldr	r2, [r4, #8]
   195ae:	4b24      	ldr	r3, [pc, #144]	; (19640 <adc_nrfx_read+0x1d0>)
   195b0:	4f2a      	ldr	r7, [pc, #168]	; (1965c <adc_nrfx_read+0x1ec>)
   195b2:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
   195b6:	f107 0574 	add.w	r5, r7, #116	; 0x74
    p_reg->RESULT.MAXCNT = size;
   195ba:	f8c3 0630 	str.w	r0, [r3, #1584]	; 0x630
   195be:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   195c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   195c2:	6833      	ldr	r3, [r6, #0]
   195c4:	463e      	mov	r6, r7
   195c6:	602b      	str	r3, [r5, #0]
	ctx->status = 0;
   195c8:	2500      	movs	r5, #0
   195ca:	673d      	str	r5, [r7, #112]	; 0x70

	if (sequence->options) {
   195cc:	6823      	ldr	r3, [r4, #0]
   195ce:	b36b      	cbz	r3, 1962c <adc_nrfx_read+0x1bc>
		ctx->options = *sequence->options;
   195d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   195d2:	f107 0488 	add.w	r4, r7, #136	; 0x88
   195d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
   195da:	677c      	str	r4, [r7, #116]	; 0x74
		ctx->sampling_index = 0U;
   195dc:	f8a7 5098 	strh.w	r5, [r7, #152]	; 0x98

		if (ctx->options.interval_us != 0U) {
   195e0:	b320      	cbz	r0, 1962c <adc_nrfx_read+0x1bc>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   195e2:	e8d6 3fef 	ldaex	r3, [r6]
   195e6:	e8c6 5fe2 	stlex	r2, r5, [r6]
   195ea:	2a00      	cmp	r2, #0
   195ec:	d1f9      	bne.n	195e2 <adc_nrfx_read+0x172>
   195ee:	491c      	ldr	r1, [pc, #112]	; (19660 <adc_nrfx_read+0x1f0>)
   195f0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   195f4:	460e      	mov	r6, r1
   195f6:	4629      	mov	r1, r5
   195f8:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
   195fc:	2300      	movs	r3, #0
   195fe:	fbe4 6100 	umlal	r6, r1, r4, r0
   19602:	4a18      	ldr	r2, [pc, #96]	; (19664 <adc_nrfx_read+0x1f4>)
   19604:	4630      	mov	r0, r6
   19606:	f7ef fc73 	bl	8ef0 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
   1960a:	2200      	movs	r2, #0
   1960c:	e9cd 0100 	strd	r0, r1, [sp]
   19610:	2300      	movs	r3, #0
   19612:	f107 0008 	add.w	r0, r7, #8
   19616:	f008 fea5 	bl	22364 <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
   1961a:	f04f 32ff 	mov.w	r2, #4294967295
   1961e:	f04f 33ff 	mov.w	r3, #4294967295
   19622:	4811      	ldr	r0, [pc, #68]	; (19668 <adc_nrfx_read+0x1f8>)
   19624:	f006 fad0 	bl	1fbc8 <z_impl_k_sem_take>
	return ctx->status;
   19628:	6f3c      	ldr	r4, [r7, #112]	; 0x70
	return error;
   1962a:	e752      	b.n	194d2 <adc_nrfx_read+0x62>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
   1962c:	480b      	ldr	r0, [pc, #44]	; (1965c <adc_nrfx_read+0x1ec>)
   1962e:	f7ff fe8d 	bl	1934c <adc_context_start_sampling>
   19632:	e7f2      	b.n	1961a <adc_nrfx_read+0x1aa>
   19634:	200081a8 	.word	0x200081a8
   19638:	0002efc3 	.word	0x0002efc3
   1963c:	0002a3c4 	.word	0x0002a3c4
   19640:	4000e000 	.word	0x4000e000
   19644:	20008208 	.word	0x20008208
   19648:	0002efe1 	.word	0x0002efe1
   1964c:	0002f020 	.word	0x0002f020
   19650:	0002effb 	.word	0x0002effb
   19654:	0002f075 	.word	0x0002f075
   19658:	0002f052 	.word	0x0002f052
   1965c:	20008168 	.word	0x20008168
   19660:	000f423f 	.word	0x000f423f
   19664:	000f4240 	.word	0x000f4240
   19668:	200081c0 	.word	0x200081c0

0001966c <init_saadc>:
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
   1966c:	b510      	push	{r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1966e:	2400      	movs	r4, #0
   19670:	4b0d      	ldr	r3, [pc, #52]	; (196a8 <init_saadc+0x3c>)
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
   19672:	200e      	movs	r0, #14
   19674:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
   19678:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   1967c:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
   19680:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    p_reg->INTENSET = mask;
   19684:	2212      	movs	r2, #18
   19686:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
   1968a:	f7f6 fbd1 	bl	fe30 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   1968e:	4622      	mov	r2, r4
   19690:	2101      	movs	r1, #1
   19692:	200e      	movs	r0, #14
   19694:	f7f6 fbfc 	bl	fe90 <z_arm_irq_priority_set>
/**
 * @internal
 */
static inline unsigned int z_impl_k_sem_count_get(struct k_sem *sem)
{
	return sem->count;
   19698:	4804      	ldr	r0, [pc, #16]	; (196ac <init_saadc+0x40>)
	if (!k_sem_count_get(&ctx->lock)) {
   1969a:	6c83      	ldr	r3, [r0, #72]	; 0x48
   1969c:	b913      	cbnz	r3, 196a4 <init_saadc+0x38>
	z_impl_k_sem_give(sem);
   1969e:	3040      	adds	r0, #64	; 0x40
   196a0:	f006 fa4e 	bl	1fb40 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
   196a4:	2000      	movs	r0, #0
   196a6:	bd10      	pop	{r4, pc}
   196a8:	4000e000 	.word	0x4000e000
   196ac:	20008168 	.word	0x20008168

000196b0 <saadc_irq_handler>:
{
   196b0:	b538      	push	{r3, r4, r5, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   196b2:	4b2d      	ldr	r3, [pc, #180]	; (19768 <saadc_irq_handler+0xb8>)
   196b4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
   196b8:	2a00      	cmp	r2, #0
   196ba:	d048      	beq.n	1974e <saadc_irq_handler+0x9e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   196bc:	2200      	movs	r2, #0
   196be:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   196c2:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   196c6:	2101      	movs	r1, #1
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
   196c8:	4c28      	ldr	r4, [pc, #160]	; (1976c <saadc_irq_handler+0xbc>)
   196ca:	6099      	str	r1, [r3, #8]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
   196cc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
   196d0:	6f63      	ldr	r3, [r4, #116]	; 0x74
   196d2:	4625      	mov	r5, r4
   196d4:	b3b3      	cbz	r3, 19744 <saadc_irq_handler+0x94>
		adc_sequence_callback callback = ctx->options.callback;
   196d6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
			action = callback(dev,
   196da:	f8b4 2098 	ldrh.w	r2, [r4, #152]	; 0x98
		if (callback) {
   196de:	b133      	cbz	r3, 196ee <saadc_irq_handler+0x3e>
			action = callback(dev,
   196e0:	f104 0174 	add.w	r1, r4, #116	; 0x74
   196e4:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
   196e6:	2801      	cmp	r0, #1
   196e8:	d014      	beq.n	19714 <saadc_irq_handler+0x64>
   196ea:	2802      	cmp	r0, #2
   196ec:	d024      	beq.n	19738 <saadc_irq_handler+0x88>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
   196ee:	f8b4 3098 	ldrh.w	r3, [r4, #152]	; 0x98
   196f2:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
   196f6:	429a      	cmp	r2, r3
   196f8:	d91e      	bls.n	19738 <saadc_irq_handler+0x88>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
   196fa:	3301      	adds	r3, #1
   196fc:	f8a4 3098 	strh.w	r3, [r4, #152]	; 0x98
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
   19700:	4b19      	ldr	r3, [pc, #100]	; (19768 <saadc_irq_handler+0xb8>)
   19702:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
   19706:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
   1970a:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
   1970c:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
   19710:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
   19714:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
   19718:	b923      	cbnz	r3, 19724 <saadc_irq_handler+0x74>
}
   1971a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				adc_context_start_sampling(ctx);
   1971e:	4813      	ldr	r0, [pc, #76]	; (1976c <saadc_irq_handler+0xbc>)
   19720:	f7ff be14 	b.w	1934c <adc_context_start_sampling>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
   19724:	e8d5 3fef 	ldaex	r3, [r5]
   19728:	1e5a      	subs	r2, r3, #1
   1972a:	e8c5 2fe1 	stlex	r1, r2, [r5]
   1972e:	2900      	cmp	r1, #0
   19730:	d1f8      	bne.n	19724 <saadc_irq_handler+0x74>
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
   19732:	2b01      	cmp	r3, #1
   19734:	dcf1      	bgt.n	1971a <saadc_irq_handler+0x6a>
   19736:	bd38      	pop	{r3, r4, r5, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
   19738:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
   1973c:	b113      	cbz	r3, 19744 <saadc_irq_handler+0x94>
	z_impl_k_timer_stop(timer);
   1973e:	480c      	ldr	r0, [pc, #48]	; (19770 <saadc_irq_handler+0xc0>)
   19740:	f00f fdf2 	bl	29328 <z_impl_k_timer_stop>
   19744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_sem_give(sem);
   19748:	480a      	ldr	r0, [pc, #40]	; (19774 <saadc_irq_handler+0xc4>)
   1974a:	f006 b9f9 	b.w	1fb40 <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1974e:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
	} else if (nrf_saadc_event_check(NRF_SAADC,
   19752:	2900      	cmp	r1, #0
   19754:	d0ef      	beq.n	19736 <saadc_irq_handler+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19756:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   1975a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1975e:	2201      	movs	r2, #1
   19760:	609a      	str	r2, [r3, #8]
   19762:	601a      	str	r2, [r3, #0]
   19764:	605a      	str	r2, [r3, #4]
}
   19766:	e7e6      	b.n	19736 <saadc_irq_handler+0x86>
   19768:	4000e000 	.word	0x4000e000
   1976c:	20008168 	.word	0x20008168
   19770:	20008170 	.word	0x20008170
   19774:	200081c0 	.word	0x200081c0

00019778 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   19778:	b537      	push	{r0, r1, r2, r4, r5, lr}
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   1977a:	2340      	movs	r3, #64	; 0x40
{
   1977c:	460c      	mov	r4, r1
	size_t offset = (size_t)(mgr - data->mgr);
   1977e:	490a      	ldr	r1, [pc, #40]	; (197a8 <onoff_start+0x30>)
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19780:	9300      	str	r3, [sp, #0]
	size_t offset = (size_t)(mgr - data->mgr);
   19782:	1a41      	subs	r1, r0, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19784:	1149      	asrs	r1, r1, #5
{
   19786:	4605      	mov	r5, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19788:	4623      	mov	r3, r4
   1978a:	4a08      	ldr	r2, [pc, #32]	; (197ac <onoff_start+0x34>)
   1978c:	4808      	ldr	r0, [pc, #32]	; (197b0 <onoff_start+0x38>)
   1978e:	f00e f973 	bl	27a78 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
   19792:	1e01      	subs	r1, r0, #0
   19794:	da05      	bge.n	197a2 <onoff_start+0x2a>
		notify(mgr, err);
   19796:	4628      	mov	r0, r5
   19798:	4623      	mov	r3, r4
	}
}
   1979a:	b003      	add	sp, #12
   1979c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		notify(mgr, err);
   197a0:	4718      	bx	r3
}
   197a2:	b003      	add	sp, #12
   197a4:	bd30      	pop	{r4, r5, pc}
   197a6:	bf00      	nop
   197a8:	200211a4 	.word	0x200211a4
   197ac:	00027ae7 	.word	0x00027ae7
   197b0:	00029e3c 	.word	0x00029e3c

000197b4 <get_status>:
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   197b4:	b2c9      	uxtb	r1, r1
   197b6:	2903      	cmp	r1, #3
{
   197b8:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   197ba:	d909      	bls.n	197d0 <get_status+0x1c>
   197bc:	4909      	ldr	r1, [pc, #36]	; (197e4 <get_status+0x30>)
   197be:	480a      	ldr	r0, [pc, #40]	; (197e8 <get_status+0x34>)
   197c0:	237a      	movs	r3, #122	; 0x7a
   197c2:	4a0a      	ldr	r2, [pc, #40]	; (197ec <get_status+0x38>)
   197c4:	f00b f921 	bl	24a0a <assert_print>
   197c8:	217a      	movs	r1, #122	; 0x7a
   197ca:	4808      	ldr	r0, [pc, #32]	; (197ec <get_status+0x38>)
   197cc:	f00b f916 	bl	249fc <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
   197d0:	220c      	movs	r2, #12
   197d2:	6903      	ldr	r3, [r0, #16]
   197d4:	fb01 3302 	mla	r3, r1, r2, r3
   197d8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
}
   197dc:	f000 0007 	and.w	r0, r0, #7
   197e0:	bd08      	pop	{r3, pc}
   197e2:	bf00      	nop
   197e4:	0002f0ef 	.word	0x0002f0ef
   197e8:	0002b3a9 	.word	0x0002b3a9
   197ec:	0002f0b2 	.word	0x0002f0b2

000197f0 <stop>:
{
   197f0:	b570      	push	{r4, r5, r6, lr}
   197f2:	b2c9      	uxtb	r1, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   197f4:	2903      	cmp	r1, #3
	struct nrf_clock_control_data *data = dev->data;
   197f6:	6903      	ldr	r3, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   197f8:	d90b      	bls.n	19812 <stop+0x22>
   197fa:	491a      	ldr	r1, [pc, #104]	; (19864 <stop+0x74>)
   197fc:	481a      	ldr	r0, [pc, #104]	; (19868 <stop+0x78>)
   197fe:	f240 135d 	movw	r3, #349	; 0x15d
   19802:	4a1a      	ldr	r2, [pc, #104]	; (1986c <stop+0x7c>)
   19804:	f00b f901 	bl	24a0a <assert_print>
   19808:	f240 115d 	movw	r1, #349	; 0x15d
   1980c:	4817      	ldr	r0, [pc, #92]	; (1986c <stop+0x7c>)
   1980e:	f00b f8f5 	bl	249fc <assert_post_action>
	__asm__ volatile(
   19812:	f04f 0420 	mov.w	r4, #32
   19816:	f3ef 8511 	mrs	r5, BASEPRI
   1981a:	f384 8812 	msr	BASEPRI_MAX, r4
   1981e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   19822:	260c      	movs	r6, #12
   19824:	fb06 3401 	mla	r4, r6, r1, r3
   19828:	f8d4 4088 	ldr.w	r4, [r4, #136]	; 0x88
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   1982c:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
   19830:	d008      	beq.n	19844 <stop+0x54>
   19832:	42a2      	cmp	r2, r4
   19834:	d006      	beq.n	19844 <stop+0x54>
	__asm__ volatile(
   19836:	f385 8811 	msr	BASEPRI, r5
   1983a:	f3bf 8f6f 	isb	sy
		err = -EPERM;
   1983e:	f04f 30ff 	mov.w	r0, #4294967295
}
   19842:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
   19844:	2201      	movs	r2, #1
   19846:	4371      	muls	r1, r6
   19848:	440b      	add	r3, r1
   1984a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
   1984e:	f385 8811 	msr	BASEPRI, r5
   19852:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
   19856:	6843      	ldr	r3, [r0, #4]
   19858:	440b      	add	r3, r1
   1985a:	685b      	ldr	r3, [r3, #4]
   1985c:	4798      	blx	r3
	return 0;
   1985e:	2000      	movs	r0, #0
   19860:	e7ef      	b.n	19842 <stop+0x52>
   19862:	bf00      	nop
   19864:	0002f0ef 	.word	0x0002f0ef
   19868:	0002b3a9 	.word	0x0002b3a9
   1986c:	0002f0b2 	.word	0x0002f0b2

00019870 <onoff_stop>:
{
   19870:	b570      	push	{r4, r5, r6, lr}
   19872:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
   19874:	4906      	ldr	r1, [pc, #24]	; (19890 <onoff_stop+0x20>)
{
   19876:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
   19878:	1a41      	subs	r1, r0, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   1987a:	1149      	asrs	r1, r1, #5
   1987c:	2240      	movs	r2, #64	; 0x40
   1987e:	4805      	ldr	r0, [pc, #20]	; (19894 <onoff_stop+0x24>)
   19880:	f7ff ffb6 	bl	197f0 <stop>
	notify(mgr, res);
   19884:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   19886:	4601      	mov	r1, r0
	notify(mgr, res);
   19888:	4620      	mov	r0, r4
}
   1988a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
   1988e:	4718      	bx	r3
   19890:	200211a4 	.word	0x200211a4
   19894:	00029e3c 	.word	0x00029e3c

00019898 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
   19898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   1989c:	2200      	movs	r2, #0
   1989e:	2101      	movs	r1, #1
{
   198a0:	4606      	mov	r6, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   198a2:	2005      	movs	r0, #5
   198a4:	f7f6 faf4 	bl	fe90 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
   198a8:	4811      	ldr	r0, [pc, #68]	; (198f0 <clk_init+0x58>)
   198aa:	f002 ff81 	bl	1c7b0 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
   198ae:	4b11      	ldr	r3, [pc, #68]	; (198f4 <clk_init+0x5c>)
   198b0:	4298      	cmp	r0, r3
   198b2:	d119      	bne.n	198e8 <clk_init+0x50>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
   198b4:	f002 ffa0 	bl	1c7f8 <nrfx_clock_enable>
   198b8:	2400      	movs	r4, #0
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   198ba:	f04f 080c 	mov.w	r8, #12
   198be:	2701      	movs	r7, #1
		err = onoff_manager_init(get_onoff_manager(dev, i),
   198c0:	f8df 9034 	ldr.w	r9, [pc, #52]	; 198f8 <clk_init+0x60>
	struct nrf_clock_control_data *data = dev->data;
   198c4:	6935      	ldr	r5, [r6, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
   198c6:	4649      	mov	r1, r9
   198c8:	eb05 1044 	add.w	r0, r5, r4, lsl #5
   198cc:	f00b f858 	bl	24980 <onoff_manager_init>
		if (err < 0) {
   198d0:	2800      	cmp	r0, #0
   198d2:	db07      	blt.n	198e4 <clk_init+0x4c>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   198d4:	fb08 5504 	mla	r5, r8, r4, r5
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   198d8:	3401      	adds	r4, #1
   198da:	2c04      	cmp	r4, #4
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   198dc:	f8c5 7088 	str.w	r7, [r5, #136]	; 0x88
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   198e0:	d1f0      	bne.n	198c4 <clk_init+0x2c>
	}

	return 0;
   198e2:	2000      	movs	r0, #0
}
   198e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
   198e8:	f06f 0004 	mvn.w	r0, #4
   198ec:	e7fa      	b.n	198e4 <clk_init+0x4c>
   198ee:	bf00      	nop
   198f0:	00019935 	.word	0x00019935
   198f4:	0bad0000 	.word	0x0bad0000
   198f8:	0002b004 	.word	0x0002b004

000198fc <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
   198fc:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
   198fe:	230c      	movs	r3, #12
	sub_data->cb = NULL;
   19900:	2200      	movs	r2, #0
static void clkstarted_handle(const struct device *dev,
   19902:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
   19904:	434b      	muls	r3, r1
   19906:	4809      	ldr	r0, [pc, #36]	; (1992c <clkstarted_handle.constprop.0+0x30>)
   19908:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
   1990a:	3388      	adds	r3, #136	; 0x88
	void *user_data = sub_data->user_data;
   1990c:	e9d4 5620 	ldrd	r5, r6, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
   19910:	4418      	add	r0, r3
	sub_data->cb = NULL;
   19912:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
   19916:	f00e f89c 	bl	27a52 <set_on_state>
	if (callback) {
   1991a:	b12d      	cbz	r5, 19928 <clkstarted_handle.constprop.0+0x2c>
		callback(dev, (clock_control_subsys_t)type, user_data);
   1991c:	4632      	mov	r2, r6
   1991e:	462b      	mov	r3, r5
}
   19920:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
   19924:	4802      	ldr	r0, [pc, #8]	; (19930 <clkstarted_handle.constprop.0+0x34>)
   19926:	4718      	bx	r3
}
   19928:	bd70      	pop	{r4, r5, r6, pc}
   1992a:	bf00      	nop
   1992c:	200211a4 	.word	0x200211a4
   19930:	00029e3c 	.word	0x00029e3c

00019934 <clock_event_handler>:
{
   19934:	b508      	push	{r3, lr}
	switch (event) {
   19936:	2805      	cmp	r0, #5
   19938:	d820      	bhi.n	1997c <clock_event_handler+0x48>
   1993a:	e8df f000 	tbb	[pc, r0]
   1993e:	1103      	.short	0x1103
   19940:	0d0f131f 	.word	0x0d0f131f
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
   19944:	4b13      	ldr	r3, [pc, #76]	; (19994 <clock_event_handler+0x60>)
   19946:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
   1994a:	f010 0007 	ands.w	r0, r0, #7
   1994e:	d11f      	bne.n	19990 <clock_event_handler+0x5c>
}
   19950:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   19954:	f7ff bfd2 	b.w	198fc <clkstarted_handle.constprop.0>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
   19958:	2002      	movs	r0, #2
   1995a:	e7f9      	b.n	19950 <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
   1995c:	2003      	movs	r0, #3
   1995e:	e7f7      	b.n	19950 <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   19960:	2001      	movs	r0, #1
   19962:	e7f5      	b.n	19950 <clock_event_handler+0x1c>
			__ASSERT_NO_MSG(false);
   19964:	490c      	ldr	r1, [pc, #48]	; (19998 <clock_event_handler+0x64>)
   19966:	f240 236e 	movw	r3, #622	; 0x26e
   1996a:	4a0c      	ldr	r2, [pc, #48]	; (1999c <clock_event_handler+0x68>)
   1996c:	480c      	ldr	r0, [pc, #48]	; (199a0 <clock_event_handler+0x6c>)
   1996e:	f00b f84c 	bl	24a0a <assert_print>
   19972:	f240 216e 	movw	r1, #622	; 0x26e
		__ASSERT_NO_MSG(0);
   19976:	4809      	ldr	r0, [pc, #36]	; (1999c <clock_event_handler+0x68>)
   19978:	f00b f840 	bl	249fc <assert_post_action>
   1997c:	4906      	ldr	r1, [pc, #24]	; (19998 <clock_event_handler+0x64>)
   1997e:	f240 2372 	movw	r3, #626	; 0x272
   19982:	4a06      	ldr	r2, [pc, #24]	; (1999c <clock_event_handler+0x68>)
   19984:	4806      	ldr	r0, [pc, #24]	; (199a0 <clock_event_handler+0x6c>)
   19986:	f00b f840 	bl	24a0a <assert_print>
   1998a:	f240 2172 	movw	r1, #626	; 0x272
   1998e:	e7f2      	b.n	19976 <clock_event_handler+0x42>
}
   19990:	bd08      	pop	{r3, pc}
   19992:	bf00      	nop
   19994:	200211a4 	.word	0x200211a4
   19998:	00030b07 	.word	0x00030b07
   1999c:	0002f0b2 	.word	0x0002f0b2
   199a0:	0002b3a9 	.word	0x0002b3a9

000199a4 <generic_hfclk_start>:
{
   199a4:	b508      	push	{r3, lr}
	__asm__ volatile(
   199a6:	f04f 0320 	mov.w	r3, #32
   199aa:	f3ef 8111 	mrs	r1, BASEPRI
   199ae:	f383 8812 	msr	BASEPRI_MAX, r3
   199b2:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
   199b6:	4a11      	ldr	r2, [pc, #68]	; (199fc <generic_hfclk_start+0x58>)
   199b8:	6813      	ldr	r3, [r2, #0]
   199ba:	f043 0002 	orr.w	r0, r3, #2
   199be:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
   199c0:	07da      	lsls	r2, r3, #31
   199c2:	d408      	bmi.n	199d6 <generic_hfclk_start+0x32>
	__asm__ volatile(
   199c4:	f381 8811 	msr	BASEPRI, r1
   199c8:	f3bf 8f6f 	isb	sy
}
   199cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   199d0:	2001      	movs	r0, #1
   199d2:	f002 bf3b 	b.w	1c84c <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   199d6:	4b0a      	ldr	r3, [pc, #40]	; (19a00 <generic_hfclk_start+0x5c>)
   199d8:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   199dc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
   199e0:	07d3      	lsls	r3, r2, #31
   199e2:	d5ef      	bpl.n	199c4 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
   199e4:	4807      	ldr	r0, [pc, #28]	; (19a04 <generic_hfclk_start+0x60>)
   199e6:	f00e f834 	bl	27a52 <set_on_state>
   199ea:	f381 8811 	msr	BASEPRI, r1
   199ee:	f3bf 8f6f 	isb	sy
}
   199f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
   199f6:	2000      	movs	r0, #0
   199f8:	f7ff bf80 	b.w	198fc <clkstarted_handle.constprop.0>
   199fc:	20021254 	.word	0x20021254
   19a00:	40005000 	.word	0x40005000
   19a04:	2002122c 	.word	0x2002122c

00019a08 <api_blocking_start>:
{
   19a08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   19a0a:	2200      	movs	r2, #0
   19a0c:	2301      	movs	r3, #1
   19a0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
   19a12:	ab04      	add	r3, sp, #16
   19a14:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   19a18:	4a09      	ldr	r2, [pc, #36]	; (19a40 <api_blocking_start+0x38>)
   19a1a:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   19a1c:	f8cd d000 	str.w	sp, [sp]
   19a20:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   19a24:	f00e f858 	bl	27ad8 <api_start>
	if (err < 0) {
   19a28:	2800      	cmp	r0, #0
   19a2a:	db05      	blt.n	19a38 <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
   19a2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   19a30:	2300      	movs	r3, #0
   19a32:	4668      	mov	r0, sp
   19a34:	f006 f8c8 	bl	1fbc8 <z_impl_k_sem_take>
}
   19a38:	b007      	add	sp, #28
   19a3a:	f85d fb04 	ldr.w	pc, [sp], #4
   19a3e:	bf00      	nop
   19a40:	00027b17 	.word	0x00027b17

00019a44 <generic_hfclk_stop>:
{
   19a44:	b510      	push	{r4, lr}
	__asm__ volatile(
   19a46:	f04f 0320 	mov.w	r3, #32
   19a4a:	f3ef 8411 	mrs	r4, BASEPRI
   19a4e:	f383 8812 	msr	BASEPRI_MAX, r3
   19a52:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
   19a56:	4a07      	ldr	r2, [pc, #28]	; (19a74 <generic_hfclk_stop+0x30>)
   19a58:	6813      	ldr	r3, [r2, #0]
   19a5a:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
   19a5e:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
   19a60:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
   19a62:	d402      	bmi.n	19a6a <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   19a64:	2001      	movs	r0, #1
   19a66:	f002 ff6f 	bl	1c948 <nrfx_clock_stop>
	__asm__ volatile(
   19a6a:	f384 8811 	msr	BASEPRI, r4
   19a6e:	f3bf 8f6f 	isb	sy
}
   19a72:	bd10      	pop	{r4, pc}
   19a74:	20021254 	.word	0x20021254

00019a78 <z_nrf_clock_control_lf_on>:
{
   19a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   19a7c:	2201      	movs	r2, #1
   19a7e:	4606      	mov	r6, r0
   19a80:	4941      	ldr	r1, [pc, #260]	; (19b88 <z_nrf_clock_control_lf_on+0x110>)
   19a82:	e8d1 3fef 	ldaex	r3, [r1]
   19a86:	e8c1 2fe0 	stlex	r0, r2, [r1]
   19a8a:	2800      	cmp	r0, #0
   19a8c:	d1f9      	bne.n	19a82 <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
   19a8e:	b9a3      	cbnz	r3, 19aba <z_nrf_clock_control_lf_on+0x42>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
   19a90:	493e      	ldr	r1, [pc, #248]	; (19b8c <z_nrf_clock_control_lf_on+0x114>)
		err = onoff_request(mgr, &cli);
   19a92:	483f      	ldr	r0, [pc, #252]	; (19b90 <z_nrf_clock_control_lf_on+0x118>)
   19a94:	604b      	str	r3, [r1, #4]
   19a96:	60cb      	str	r3, [r1, #12]
   19a98:	608a      	str	r2, [r1, #8]
   19a9a:	f7f3 fae3 	bl	d064 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
   19a9e:	2800      	cmp	r0, #0
   19aa0:	da0b      	bge.n	19aba <z_nrf_clock_control_lf_on+0x42>
   19aa2:	493c      	ldr	r1, [pc, #240]	; (19b94 <z_nrf_clock_control_lf_on+0x11c>)
   19aa4:	f44f 730c 	mov.w	r3, #560	; 0x230
   19aa8:	4a3b      	ldr	r2, [pc, #236]	; (19b98 <z_nrf_clock_control_lf_on+0x120>)
   19aaa:	483c      	ldr	r0, [pc, #240]	; (19b9c <z_nrf_clock_control_lf_on+0x124>)
   19aac:	f00a ffad 	bl	24a0a <assert_print>
   19ab0:	f44f 710c 	mov.w	r1, #560	; 0x230
		__ASSERT_NO_MSG(false);
   19ab4:	4838      	ldr	r0, [pc, #224]	; (19b98 <z_nrf_clock_control_lf_on+0x120>)
   19ab6:	f00a ffa1 	bl	249fc <assert_post_action>
	switch (start_mode) {
   19aba:	b35e      	cbz	r6, 19b14 <z_nrf_clock_control_lf_on+0x9c>
   19abc:	1e73      	subs	r3, r6, #1
   19abe:	2b01      	cmp	r3, #1
   19ac0:	d858      	bhi.n	19b74 <z_nrf_clock_control_lf_on+0xfc>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
   19ac2:	2e01      	cmp	r6, #1
   19ac4:	d106      	bne.n	19ad4 <z_nrf_clock_control_lf_on+0x5c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   19ac6:	4b36      	ldr	r3, [pc, #216]	; (19ba0 <z_nrf_clock_control_lf_on+0x128>)
   19ac8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
   19acc:	f003 0303 	and.w	r3, r3, #3
   19ad0:	2b02      	cmp	r3, #2
   19ad2:	d01f      	beq.n	19b14 <z_nrf_clock_control_lf_on+0x9c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   19ad4:	f00f fafa 	bl	290cc <k_is_in_isr>
   19ad8:	4605      	mov	r5, r0
   19ada:	b9e8      	cbnz	r0, 19b18 <z_nrf_clock_control_lf_on+0xa0>
	return !z_sys_post_kernel;
   19adc:	4b31      	ldr	r3, [pc, #196]	; (19ba4 <z_nrf_clock_control_lf_on+0x12c>)
   19ade:	781b      	ldrb	r3, [r3, #0]
   19ae0:	b1d3      	cbz	r3, 19b18 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENCLR = mask;
   19ae2:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
   19ae4:	4607      	mov	r7, r0
   19ae6:	4b2e      	ldr	r3, [pc, #184]	; (19ba0 <z_nrf_clock_control_lf_on+0x128>)
   19ae8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   19aec:	4c2c      	ldr	r4, [pc, #176]	; (19ba0 <z_nrf_clock_control_lf_on+0x128>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19aee:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 19ba8 <z_nrf_clock_control_lf_on+0x130>
   19af2:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   19af6:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
   19afa:	03d2      	lsls	r2, r2, #15
   19afc:	d516      	bpl.n	19b2c <z_nrf_clock_control_lf_on+0xb4>
	while (!(nrfx_clock_is_running(d, (void *)&type)
   19afe:	f003 0303 	and.w	r3, r3, #3
   19b02:	2b02      	cmp	r3, #2
   19b04:	d001      	beq.n	19b0a <z_nrf_clock_control_lf_on+0x92>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
   19b06:	2e01      	cmp	r6, #1
   19b08:	d110      	bne.n	19b2c <z_nrf_clock_control_lf_on+0xb4>
	if (isr_mode) {
   19b0a:	b375      	cbz	r5, 19b6a <z_nrf_clock_control_lf_on+0xf2>
   19b0c:	f387 8811 	msr	BASEPRI, r7
   19b10:	f3bf 8f6f 	isb	sy
}
   19b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
   19b18:	f04f 0320 	mov.w	r3, #32
   19b1c:	f3ef 8711 	mrs	r7, BASEPRI
   19b20:	f383 8812 	msr	BASEPRI_MAX, r3
   19b24:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   19b28:	2501      	movs	r5, #1
   19b2a:	e7df      	b.n	19aec <z_nrf_clock_control_lf_on+0x74>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
   19b2c:	b1c5      	cbz	r5, 19b60 <z_nrf_clock_control_lf_on+0xe8>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
   19b2e:	4638      	mov	r0, r7
   19b30:	f7f6 f924 	bl	fd7c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
   19b34:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
   19b38:	b2db      	uxtb	r3, r3
   19b3a:	2b01      	cmp	r3, #1
   19b3c:	d1d9      	bne.n	19af2 <z_nrf_clock_control_lf_on+0x7a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   19b3e:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
   19b42:	2a00      	cmp	r2, #0
   19b44:	d0d5      	beq.n	19af2 <z_nrf_clock_control_lf_on+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19b46:	2200      	movs	r2, #0
   19b48:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
   19b4c:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
   19b50:	2202      	movs	r2, #2
   19b52:	f8c4 2518 	str.w	r2, [r4, #1304]	; 0x518
   19b56:	2220      	movs	r2, #32
   19b58:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19b5c:	60a3      	str	r3, [r4, #8]
}
   19b5e:	e7c8      	b.n	19af2 <z_nrf_clock_control_lf_on+0x7a>
	return z_impl_k_sleep(timeout);
   19b60:	2100      	movs	r1, #0
   19b62:	2021      	movs	r0, #33	; 0x21
   19b64:	f007 fee0 	bl	21928 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   19b68:	e7e4      	b.n	19b34 <z_nrf_clock_control_lf_on+0xbc>
    p_reg->INTENSET = mask;
   19b6a:	2202      	movs	r2, #2
   19b6c:	4b0c      	ldr	r3, [pc, #48]	; (19ba0 <z_nrf_clock_control_lf_on+0x128>)
   19b6e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   19b72:	e7cf      	b.n	19b14 <z_nrf_clock_control_lf_on+0x9c>
		__ASSERT_NO_MSG(false);
   19b74:	490d      	ldr	r1, [pc, #52]	; (19bac <z_nrf_clock_control_lf_on+0x134>)
   19b76:	f240 2342 	movw	r3, #578	; 0x242
   19b7a:	4a07      	ldr	r2, [pc, #28]	; (19b98 <z_nrf_clock_control_lf_on+0x120>)
   19b7c:	4807      	ldr	r0, [pc, #28]	; (19b9c <z_nrf_clock_control_lf_on+0x124>)
   19b7e:	f00a ff44 	bl	24a0a <assert_print>
   19b82:	f240 2142 	movw	r1, #578	; 0x242
   19b86:	e795      	b.n	19ab4 <z_nrf_clock_control_lf_on+0x3c>
   19b88:	200211a0 	.word	0x200211a0
   19b8c:	20021190 	.word	0x20021190
   19b90:	200211c4 	.word	0x200211c4
   19b94:	0002c4da 	.word	0x0002c4da
   19b98:	0002f0b2 	.word	0x0002f0b2
   19b9c:	0002b3a9 	.word	0x0002b3a9
   19ba0:	40005000 	.word	0x40005000
   19ba4:	200221ee 	.word	0x200221ee
   19ba8:	e000e100 	.word	0xe000e100
   19bac:	00030b07 	.word	0x00030b07

00019bb0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
   19bb0:	b508      	push	{r3, lr}
   19bb2:	4807      	ldr	r0, [pc, #28]	; (19bd0 <uart_console_init+0x20>)
   19bb4:	f00f fa4d 	bl	29052 <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
   19bb8:	b138      	cbz	r0, 19bca <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
   19bba:	4806      	ldr	r0, [pc, #24]	; (19bd4 <uart_console_init+0x24>)
   19bbc:	f7f7 f866 	bl	10c8c <__stdout_hook_install>
	__printk_hook_install(console_out);
   19bc0:	4804      	ldr	r0, [pc, #16]	; (19bd4 <uart_console_init+0x24>)
   19bc2:	f7f2 fecd 	bl	c960 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
   19bc6:	2000      	movs	r0, #0
}
   19bc8:	bd08      	pop	{r3, pc}
		return -ENODEV;
   19bca:	f06f 0012 	mvn.w	r0, #18
   19bce:	e7fb      	b.n	19bc8 <uart_console_init+0x18>
   19bd0:	00029ecc 	.word	0x00029ecc
   19bd4:	00019bd9 	.word	0x00019bd9

00019bd8 <console_out>:
	if ('\n' == c) {
   19bd8:	280a      	cmp	r0, #10
{
   19bda:	b538      	push	{r3, r4, r5, lr}
   19bdc:	4604      	mov	r4, r0
   19bde:	4d07      	ldr	r5, [pc, #28]	; (19bfc <console_out+0x24>)
	if ('\n' == c) {
   19be0:	d104      	bne.n	19bec <console_out+0x14>
	api->poll_out(dev, out_char);
   19be2:	68ab      	ldr	r3, [r5, #8]
   19be4:	210d      	movs	r1, #13
   19be6:	4628      	mov	r0, r5
   19be8:	69db      	ldr	r3, [r3, #28]
   19bea:	4798      	blx	r3
   19bec:	68ab      	ldr	r3, [r5, #8]
   19bee:	4803      	ldr	r0, [pc, #12]	; (19bfc <console_out+0x24>)
   19bf0:	69db      	ldr	r3, [r3, #28]
   19bf2:	b2e1      	uxtb	r1, r4
   19bf4:	4798      	blx	r3
}
   19bf6:	4620      	mov	r0, r4
   19bf8:	bd38      	pop	{r3, r4, r5, pc}
   19bfa:	bf00      	nop
   19bfc:	00029ecc 	.word	0x00029ecc

00019c00 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
   19c00:	b510      	push	{r4, lr}
	return port->data;
   19c02:	6903      	ldr	r3, [r0, #16]
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
   19c04:	b961      	cbnz	r1, 19c20 <gpio_nrfx_manage_callback+0x20>
   19c06:	4920      	ldr	r1, [pc, #128]	; (19c88 <gpio_nrfx_manage_callback+0x88>)
   19c08:	232a      	movs	r3, #42	; 0x2a
   19c0a:	4a20      	ldr	r2, [pc, #128]	; (19c8c <gpio_nrfx_manage_callback+0x8c>)
   19c0c:	4820      	ldr	r0, [pc, #128]	; (19c90 <gpio_nrfx_manage_callback+0x90>)
   19c0e:	f00a fefc 	bl	24a0a <assert_print>
   19c12:	4820      	ldr	r0, [pc, #128]	; (19c94 <gpio_nrfx_manage_callback+0x94>)
   19c14:	f00a fef9 	bl	24a0a <assert_print>
   19c18:	212a      	movs	r1, #42	; 0x2a
	__ASSERT(callback->handler, "No callback handler!");
   19c1a:	481c      	ldr	r0, [pc, #112]	; (19c8c <gpio_nrfx_manage_callback+0x8c>)
   19c1c:	f00a feee 	bl	249fc <assert_post_action>
   19c20:	6848      	ldr	r0, [r1, #4]
   19c22:	b950      	cbnz	r0, 19c3a <gpio_nrfx_manage_callback+0x3a>
   19c24:	491c      	ldr	r1, [pc, #112]	; (19c98 <gpio_nrfx_manage_callback+0x98>)
   19c26:	232b      	movs	r3, #43	; 0x2b
   19c28:	4a18      	ldr	r2, [pc, #96]	; (19c8c <gpio_nrfx_manage_callback+0x8c>)
   19c2a:	4819      	ldr	r0, [pc, #100]	; (19c90 <gpio_nrfx_manage_callback+0x90>)
   19c2c:	f00a feed 	bl	24a0a <assert_print>
   19c30:	481a      	ldr	r0, [pc, #104]	; (19c9c <gpio_nrfx_manage_callback+0x9c>)
   19c32:	f00a feea 	bl	24a0a <assert_print>
   19c36:	212b      	movs	r1, #43	; 0x2b
   19c38:	e7ef      	b.n	19c1a <gpio_nrfx_manage_callback+0x1a>
	return list->head;
   19c3a:	6858      	ldr	r0, [r3, #4]

	if (!sys_slist_is_empty(callbacks)) {
   19c3c:	b1f8      	cbz	r0, 19c7e <gpio_nrfx_manage_callback+0x7e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19c3e:	4288      	cmp	r0, r1
   19c40:	d119      	bne.n	19c76 <gpio_nrfx_manage_callback+0x76>
Z_GENLIST_REMOVE(slist, snode)
   19c42:	689c      	ldr	r4, [r3, #8]
	return node->next;
   19c44:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   19c46:	42a1      	cmp	r1, r4
	list->head = node;
   19c48:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
   19c4a:	d100      	bne.n	19c4e <gpio_nrfx_manage_callback+0x4e>
	list->tail = node;
   19c4c:	6098      	str	r0, [r3, #8]
	parent->next = child;
   19c4e:	2000      	movs	r0, #0
   19c50:	6008      	str	r0, [r1, #0]
		}
	} else if (!set) {
		return -EINVAL;
	}

	if (set) {
   19c52:	b12a      	cbz	r2, 19c60 <gpio_nrfx_manage_callback+0x60>
	return list->head;
   19c54:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
   19c56:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
   19c58:	689a      	ldr	r2, [r3, #8]
	list->head = node;
   19c5a:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   19c5c:	b902      	cbnz	r2, 19c60 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
   19c5e:	6099      	str	r1, [r3, #8]
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
   19c60:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   19c62:	e010      	b.n	19c86 <gpio_nrfx_manage_callback+0x86>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19c64:	4281      	cmp	r1, r0
   19c66:	d106      	bne.n	19c76 <gpio_nrfx_manage_callback+0x76>
	return node->next;
   19c68:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
   19c6a:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
   19c6c:	6898      	ldr	r0, [r3, #8]
   19c6e:	4281      	cmp	r1, r0
   19c70:	d1ed      	bne.n	19c4e <gpio_nrfx_manage_callback+0x4e>
	list->tail = node;
   19c72:	609c      	str	r4, [r3, #8]
}
   19c74:	e7eb      	b.n	19c4e <gpio_nrfx_manage_callback+0x4e>
	return node->next;
   19c76:	4604      	mov	r4, r0
   19c78:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19c7a:	2800      	cmp	r0, #0
   19c7c:	d1f2      	bne.n	19c64 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
   19c7e:	2a00      	cmp	r2, #0
   19c80:	d1e8      	bne.n	19c54 <gpio_nrfx_manage_callback+0x54>
				return -EINVAL;
   19c82:	f06f 0015 	mvn.w	r0, #21
				     callback, set);
}
   19c86:	bd10      	pop	{r4, pc}
   19c88:	0002b9f6 	.word	0x0002b9f6
   19c8c:	0002f14d 	.word	0x0002f14d
   19c90:	0002b3a9 	.word	0x0002b3a9
   19c94:	0002f189 	.word	0x0002f189
   19c98:	0002f198 	.word	0x0002f198
   19c9c:	0002f1aa 	.word	0x0002f1aa

00019ca0 <gpio_nrfx_pin_interrupt_configure>:
{
   19ca0:	b530      	push	{r4, r5, lr}
	return port->config;
   19ca2:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   19ca4:	f001 041f 	and.w	r4, r1, #31
   19ca8:	7b05      	ldrb	r5, [r0, #12]
	if (mode == GPIO_INT_MODE_DISABLED) {
   19caa:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
   19cae:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   19cb0:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
   19cb4:	d105      	bne.n	19cc2 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
   19cb6:	4620      	mov	r0, r4
   19cb8:	f003 f990 	bl	1cfdc <nrfx_gpiote_trigger_disable>
		return 0;
   19cbc:	2000      	movs	r0, #0
}
   19cbe:	b005      	add	sp, #20
   19cc0:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
   19cc2:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
   19cc4:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
   19cc8:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
   19ccc:	d114      	bne.n	19cf8 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
   19cce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
   19cd2:	bf0c      	ite	eq
   19cd4:	2304      	moveq	r3, #4
   19cd6:	2305      	movne	r3, #5
   19cd8:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   19cdc:	2300      	movs	r3, #0
   19cde:	4620      	mov	r0, r4
   19ce0:	4619      	mov	r1, r3
   19ce2:	aa02      	add	r2, sp, #8
   19ce4:	f002 ff84 	bl	1cbf0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   19ce8:	4b2a      	ldr	r3, [pc, #168]	; (19d94 <gpio_nrfx_pin_interrupt_configure+0xf4>)
   19cea:	4298      	cmp	r0, r3
   19cec:	d14f      	bne.n	19d8e <gpio_nrfx_pin_interrupt_configure+0xee>
	nrfx_gpiote_trigger_enable(abs_pin, true);
   19cee:	2101      	movs	r1, #1
   19cf0:	4620      	mov	r0, r4
   19cf2:	f003 f909 	bl	1cf08 <nrfx_gpiote_trigger_enable>
	return 0;
   19cf6:	e7e1      	b.n	19cbc <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   19cf8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
   19cfc:	d024      	beq.n	19d48 <gpio_nrfx_pin_interrupt_configure+0xa8>
   19cfe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
   19d02:	bf14      	ite	ne
   19d04:	2301      	movne	r3, #1
   19d06:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
   19d08:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
   19d0c:	6883      	ldr	r3, [r0, #8]
   19d0e:	40cb      	lsrs	r3, r1
   19d10:	07d8      	lsls	r0, r3, #31
   19d12:	d4e3      	bmi.n	19cdc <gpio_nrfx_pin_interrupt_configure+0x3c>
   19d14:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
   19d18:	d1e0      	bne.n	19cdc <gpio_nrfx_pin_interrupt_configure+0x3c>
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
   19d1a:	0962      	lsrs	r2, r4, #5
   19d1c:	f004 031f 	and.w	r3, r4, #31
   19d20:	d014      	beq.n	19d4c <gpio_nrfx_pin_interrupt_configure+0xac>
   19d22:	2a01      	cmp	r2, #1
   19d24:	d104      	bne.n	19d30 <gpio_nrfx_pin_interrupt_configure+0x90>
#endif
    }

    pin_number &= 0x1F;

    return (mask & (1UL << pin_number)) ? true : false;
   19d26:	f64f 72ff 	movw	r2, #65535	; 0xffff
   19d2a:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   19d2c:	07d1      	lsls	r1, r2, #31
   19d2e:	d414      	bmi.n	19d5a <gpio_nrfx_pin_interrupt_configure+0xba>
   19d30:	4919      	ldr	r1, [pc, #100]	; (19d98 <gpio_nrfx_pin_interrupt_configure+0xf8>)
   19d32:	481a      	ldr	r0, [pc, #104]	; (19d9c <gpio_nrfx_pin_interrupt_configure+0xfc>)
   19d34:	f240 2347 	movw	r3, #583	; 0x247
   19d38:	4a19      	ldr	r2, [pc, #100]	; (19da0 <gpio_nrfx_pin_interrupt_configure+0x100>)
   19d3a:	f00a fe66 	bl	24a0a <assert_print>
   19d3e:	f240 2147 	movw	r1, #583	; 0x247
   19d42:	4817      	ldr	r0, [pc, #92]	; (19da0 <gpio_nrfx_pin_interrupt_configure+0x100>)
   19d44:	f00a fe5a 	bl	249fc <assert_post_action>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   19d48:	2303      	movs	r3, #3
   19d4a:	e7dd      	b.n	19d08 <gpio_nrfx_pin_interrupt_configure+0x68>
    return (mask & (1UL << pin_number)) ? true : false;
   19d4c:	f04f 32ff 	mov.w	r2, #4294967295
   19d50:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   19d52:	07d2      	lsls	r2, r2, #31
   19d54:	d5ec      	bpl.n	19d30 <gpio_nrfx_pin_interrupt_configure+0x90>
        case 0: return NRF_P0;
   19d56:	4a13      	ldr	r2, [pc, #76]	; (19da4 <gpio_nrfx_pin_interrupt_configure+0x104>)
   19d58:	e000      	b.n	19d5c <gpio_nrfx_pin_interrupt_configure+0xbc>
        case 1: return NRF_P1;
   19d5a:	4a13      	ldr	r2, [pc, #76]	; (19da8 <gpio_nrfx_pin_interrupt_configure+0x108>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
   19d5c:	3380      	adds	r3, #128	; 0x80
   19d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
   19d62:	07db      	lsls	r3, r3, #31
   19d64:	d4ba      	bmi.n	19cdc <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
   19d66:	f10d 0507 	add.w	r5, sp, #7
   19d6a:	4629      	mov	r1, r5
   19d6c:	4620      	mov	r0, r4
   19d6e:	f003 f865 	bl	1ce3c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
   19d72:	4b0e      	ldr	r3, [pc, #56]	; (19dac <gpio_nrfx_pin_interrupt_configure+0x10c>)
   19d74:	4298      	cmp	r0, r3
   19d76:	d001      	beq.n	19d7c <gpio_nrfx_pin_interrupt_configure+0xdc>
		trigger_config.p_in_channel = &ch;
   19d78:	9503      	str	r5, [sp, #12]
   19d7a:	e7af      	b.n	19cdc <gpio_nrfx_pin_interrupt_configure+0x3c>
			err = nrfx_gpiote_channel_alloc(&ch);
   19d7c:	4628      	mov	r0, r5
   19d7e:	f003 f8bd 	bl	1cefc <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
   19d82:	4b04      	ldr	r3, [pc, #16]	; (19d94 <gpio_nrfx_pin_interrupt_configure+0xf4>)
   19d84:	4298      	cmp	r0, r3
   19d86:	d0f7      	beq.n	19d78 <gpio_nrfx_pin_interrupt_configure+0xd8>
				return -ENOMEM;
   19d88:	f06f 000b 	mvn.w	r0, #11
   19d8c:	e797      	b.n	19cbe <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
   19d8e:	f06f 0015 	mvn.w	r0, #21
   19d92:	e794      	b.n	19cbe <gpio_nrfx_pin_interrupt_configure+0x1e>
   19d94:	0bad0000 	.word	0x0bad0000
   19d98:	0002f1f4 	.word	0x0002f1f4
   19d9c:	0002b3a9 	.word	0x0002b3a9
   19da0:	0002f1c1 	.word	0x0002f1c1
   19da4:	40842500 	.word	0x40842500
   19da8:	40842800 	.word	0x40842800
   19dac:	0bad0004 	.word	0x0bad0004

00019db0 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
   19db0:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
   19db2:	f003 f893 	bl	1cedc <nrfx_gpiote_is_init>
   19db6:	4604      	mov	r4, r0
   19db8:	b968      	cbnz	r0, 19dd6 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
   19dba:	f003 f867 	bl	1ce8c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
   19dbe:	4b08      	ldr	r3, [pc, #32]	; (19de0 <gpio_nrfx_init+0x30>)
   19dc0:	4298      	cmp	r0, r3
   19dc2:	d10a      	bne.n	19dda <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
   19dc4:	4621      	mov	r1, r4
   19dc6:	4807      	ldr	r0, [pc, #28]	; (19de4 <gpio_nrfx_init+0x34>)
   19dc8:	f003 f832 	bl	1ce30 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
   19dcc:	4622      	mov	r2, r4
   19dce:	2105      	movs	r1, #5
   19dd0:	202f      	movs	r0, #47	; 0x2f
   19dd2:	f7f6 f85d 	bl	fe90 <z_arm_irq_priority_set>
		return 0;
   19dd6:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
   19dd8:	bd10      	pop	{r4, pc}
		return -EIO;
   19dda:	f06f 0004 	mvn.w	r0, #4
   19dde:	e7fb      	b.n	19dd8 <gpio_nrfx_init+0x28>
   19de0:	0bad0000 	.word	0x0bad0000
   19de4:	00019de9 	.word	0x00019de9

00019de8 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19de8:	0942      	lsrs	r2, r0, #5
{
   19dea:	4603      	mov	r3, r0
   19dec:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19dee:	d002      	beq.n	19df6 <nrfx_gpio_handler+0xe>
   19df0:	2a01      	cmp	r2, #1
   19df2:	d01e      	beq.n	19e32 <nrfx_gpio_handler+0x4a>
}
   19df4:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19df6:	4e14      	ldr	r6, [pc, #80]	; (19e48 <nrfx_gpio_handler+0x60>)
	gpio_fire_callbacks(list, port, BIT(pin));
   19df8:	6932      	ldr	r2, [r6, #16]
   19dfa:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   19dfc:	2900      	cmp	r1, #0
   19dfe:	d0f9      	beq.n	19df4 <nrfx_gpio_handler+0xc>
   19e00:	2501      	movs	r5, #1
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
   19e02:	f003 031f 	and.w	r3, r3, #31
	return node->next;
   19e06:	680c      	ldr	r4, [r1, #0]
   19e08:	409d      	lsls	r5, r3
   19e0a:	2900      	cmp	r1, #0
   19e0c:	d0f2      	beq.n	19df4 <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
   19e0e:	688a      	ldr	r2, [r1, #8]
   19e10:	402a      	ands	r2, r5
   19e12:	d012      	beq.n	19e3a <nrfx_gpio_handler+0x52>
			__ASSERT(cb->handler, "No callback handler!");
   19e14:	684b      	ldr	r3, [r1, #4]
   19e16:	b973      	cbnz	r3, 19e36 <nrfx_gpio_handler+0x4e>
   19e18:	490c      	ldr	r1, [pc, #48]	; (19e4c <nrfx_gpio_handler+0x64>)
   19e1a:	234d      	movs	r3, #77	; 0x4d
   19e1c:	4a0c      	ldr	r2, [pc, #48]	; (19e50 <nrfx_gpio_handler+0x68>)
   19e1e:	480d      	ldr	r0, [pc, #52]	; (19e54 <nrfx_gpio_handler+0x6c>)
   19e20:	f00a fdf3 	bl	24a0a <assert_print>
   19e24:	480c      	ldr	r0, [pc, #48]	; (19e58 <nrfx_gpio_handler+0x70>)
   19e26:	f00a fdf0 	bl	24a0a <assert_print>
   19e2a:	214d      	movs	r1, #77	; 0x4d
   19e2c:	4808      	ldr	r0, [pc, #32]	; (19e50 <nrfx_gpio_handler+0x68>)
   19e2e:	f00a fde5 	bl	249fc <assert_post_action>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19e32:	4e0a      	ldr	r6, [pc, #40]	; (19e5c <nrfx_gpio_handler+0x74>)
   19e34:	e7e0      	b.n	19df8 <nrfx_gpio_handler+0x10>
			cb->handler(port, cb, cb->pin_mask & pins);
   19e36:	4630      	mov	r0, r6
   19e38:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   19e3a:	b11c      	cbz	r4, 19e44 <nrfx_gpio_handler+0x5c>
   19e3c:	6823      	ldr	r3, [r4, #0]
   19e3e:	4621      	mov	r1, r4
   19e40:	461c      	mov	r4, r3
   19e42:	e7e2      	b.n	19e0a <nrfx_gpio_handler+0x22>
   19e44:	4623      	mov	r3, r4
   19e46:	e7fa      	b.n	19e3e <nrfx_gpio_handler+0x56>
   19e48:	00029e6c 	.word	0x00029e6c
   19e4c:	0002ff23 	.word	0x0002ff23
   19e50:	0002f14d 	.word	0x0002f14d
   19e54:	0002b3a9 	.word	0x0002b3a9
   19e58:	0002f1aa 	.word	0x0002f1aa
   19e5c:	00029e54 	.word	0x00029e54

00019e60 <gpio_nrfx_pin_configure>:
{
   19e60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
   19e64:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   19e68:	f001 051f 	and.w	r5, r1, #31
   19e6c:	f898 300c 	ldrb.w	r3, [r8, #12]
{
   19e70:	4614      	mov	r4, r2
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   19e72:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
   19e76:	460f      	mov	r7, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
   19e78:	4628      	mov	r0, r5
   19e7a:	f10d 0103 	add.w	r1, sp, #3
   19e7e:	f002 ffdd 	bl	1ce3c <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
   19e82:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
   19e86:	4606      	mov	r6, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
   19e88:	d115      	bne.n	19eb6 <gpio_nrfx_pin_configure+0x56>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
   19e8a:	4628      	mov	r0, r5
   19e8c:	f003 f8d0 	bl	1d030 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
   19e90:	4b48      	ldr	r3, [pc, #288]	; (19fb4 <gpio_nrfx_pin_configure+0x154>)
   19e92:	429e      	cmp	r6, r3
   19e94:	d170      	bne.n	19f78 <gpio_nrfx_pin_configure+0x118>
			err = nrfx_gpiote_channel_free(ch);
   19e96:	f89d 0003 	ldrb.w	r0, [sp, #3]
   19e9a:	f003 f829 	bl	1cef0 <nrfx_gpiote_channel_free>
			__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   19e9e:	42b0      	cmp	r0, r6
   19ea0:	d06a      	beq.n	19f78 <gpio_nrfx_pin_configure+0x118>
   19ea2:	4945      	ldr	r1, [pc, #276]	; (19fb8 <gpio_nrfx_pin_configure+0x158>)
   19ea4:	236a      	movs	r3, #106	; 0x6a
   19ea6:	4a45      	ldr	r2, [pc, #276]	; (19fbc <gpio_nrfx_pin_configure+0x15c>)
   19ea8:	4845      	ldr	r0, [pc, #276]	; (19fc0 <gpio_nrfx_pin_configure+0x160>)
   19eaa:	f00a fdae 	bl	24a0a <assert_print>
   19eae:	216a      	movs	r1, #106	; 0x6a
		__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   19eb0:	4842      	ldr	r0, [pc, #264]	; (19fbc <gpio_nrfx_pin_configure+0x15c>)
   19eb2:	f00a fda3 	bl	249fc <assert_post_action>
	nrfx_gpiote_trigger_config_t trigger_config = {
   19eb6:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   19eb8:	4628      	mov	r0, r5
   19eba:	4619      	mov	r1, r3
   19ebc:	aa02      	add	r2, sp, #8
	nrfx_gpiote_trigger_config_t trigger_config = {
   19ebe:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   19ec2:	f002 fe95 	bl	1cbf0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   19ec6:	4b3b      	ldr	r3, [pc, #236]	; (19fb4 <gpio_nrfx_pin_configure+0x154>)
   19ec8:	4298      	cmp	r0, r3
   19eca:	d004      	beq.n	19ed6 <gpio_nrfx_pin_configure+0x76>
		return NRF_GPIO_PIN_PULLUP;
   19ecc:	f06f 0015 	mvn.w	r0, #21
}
   19ed0:	b004      	add	sp, #16
   19ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
   19ed6:	4286      	cmp	r6, r0
   19ed8:	d10d      	bne.n	19ef6 <gpio_nrfx_pin_configure+0x96>
		err = nrfx_gpiote_channel_free(ch);
   19eda:	f89d 0003 	ldrb.w	r0, [sp, #3]
   19ede:	f003 f807 	bl	1cef0 <nrfx_gpiote_channel_free>
		__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   19ee2:	42b0      	cmp	r0, r6
   19ee4:	d007      	beq.n	19ef6 <gpio_nrfx_pin_configure+0x96>
   19ee6:	4934      	ldr	r1, [pc, #208]	; (19fb8 <gpio_nrfx_pin_configure+0x158>)
   19ee8:	237c      	movs	r3, #124	; 0x7c
   19eea:	4a34      	ldr	r2, [pc, #208]	; (19fbc <gpio_nrfx_pin_configure+0x15c>)
   19eec:	4834      	ldr	r0, [pc, #208]	; (19fc0 <gpio_nrfx_pin_configure+0x160>)
   19eee:	f00a fd8c 	bl	24a0a <assert_print>
   19ef2:	217c      	movs	r1, #124	; 0x7c
   19ef4:	e7dc      	b.n	19eb0 <gpio_nrfx_pin_configure+0x50>
	if (flags & GPIO_OUTPUT) {
   19ef6:	03a6      	lsls	r6, r4, #14
   19ef8:	d54c      	bpl.n	19f94 <gpio_nrfx_pin_configure+0x134>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   19efa:	f240 3306 	movw	r3, #774	; 0x306
   19efe:	4023      	ands	r3, r4
   19f00:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
   19f04:	d019      	beq.n	19f3a <gpio_nrfx_pin_configure+0xda>
   19f06:	d80c      	bhi.n	19f22 <gpio_nrfx_pin_configure+0xc2>
   19f08:	2b06      	cmp	r3, #6
   19f0a:	d017      	beq.n	19f3c <gpio_nrfx_pin_configure+0xdc>
   19f0c:	d804      	bhi.n	19f18 <gpio_nrfx_pin_configure+0xb8>
   19f0e:	b1ab      	cbz	r3, 19f3c <gpio_nrfx_pin_configure+0xdc>
   19f10:	2b02      	cmp	r3, #2
   19f12:	d1db      	bne.n	19ecc <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_D0S1;
   19f14:	2304      	movs	r3, #4
   19f16:	e011      	b.n	19f3c <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   19f18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   19f1c:	d1d6      	bne.n	19ecc <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_H0S1;
   19f1e:	2301      	movs	r3, #1
   19f20:	e00c      	b.n	19f3c <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   19f22:	f240 2202 	movw	r2, #514	; 0x202
   19f26:	4293      	cmp	r3, r2
   19f28:	d028      	beq.n	19f7c <gpio_nrfx_pin_configure+0x11c>
   19f2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
   19f2e:	d027      	beq.n	19f80 <gpio_nrfx_pin_configure+0x120>
   19f30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   19f34:	d1ca      	bne.n	19ecc <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_S0H1;
   19f36:	2302      	movs	r3, #2
   19f38:	e000      	b.n	19f3c <gpio_nrfx_pin_configure+0xdc>
		*drive = NRF_GPIO_PIN_H0D1;
   19f3a:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
   19f3c:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
   19f40:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
   19f44:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
   19f48:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
   19f4a:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLUP;
   19f4e:	bf4c      	ite	mi
   19f50:	2303      	movmi	r3, #3
	} else if (flags & GPIO_PULL_DOWN) {
   19f52:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   19f56:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
   19f58:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   19f5c:	d512      	bpl.n	19f84 <gpio_nrfx_pin_configure+0x124>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
   19f5e:	2301      	movs	r3, #1
   19f60:	f8d8 2004 	ldr.w	r2, [r8, #4]
   19f64:	40bb      	lsls	r3, r7
    p_reg->OUTSET = set_mask;
   19f66:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
   19f68:	2200      	movs	r2, #0
   19f6a:	4628      	mov	r0, r5
   19f6c:	a901      	add	r1, sp, #4
   19f6e:	f002 fee7 	bl	1cd40 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   19f72:	4b10      	ldr	r3, [pc, #64]	; (19fb4 <gpio_nrfx_pin_configure+0x154>)
   19f74:	4298      	cmp	r0, r3
   19f76:	d1a9      	bne.n	19ecc <gpio_nrfx_pin_configure+0x6c>
   19f78:	2000      	movs	r0, #0
   19f7a:	e7a9      	b.n	19ed0 <gpio_nrfx_pin_configure+0x70>
		*drive = NRF_GPIO_PIN_D0H1;
   19f7c:	2305      	movs	r3, #5
   19f7e:	e7dd      	b.n	19f3c <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   19f80:	2303      	movs	r3, #3
   19f82:	e7db      	b.n	19f3c <gpio_nrfx_pin_configure+0xdc>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
   19f84:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
   19f86:	bf41      	itttt	mi
   19f88:	2301      	movmi	r3, #1
   19f8a:	f8d8 2004 	ldrmi.w	r2, [r8, #4]
   19f8e:	40bb      	lslmi	r3, r7
    p_reg->OUTCLR = clr_mask;
   19f90:	60d3      	strmi	r3, [r2, #12]
}
   19f92:	e7e9      	b.n	19f68 <gpio_nrfx_pin_configure+0x108>
	if (flags & GPIO_PULL_UP) {
   19f94:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   19f96:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
   19f9a:	bf4c      	ite	mi
   19f9c:	2403      	movmi	r4, #3
	} else if (flags & GPIO_PULL_DOWN) {
   19f9e:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   19fa2:	461a      	mov	r2, r3
   19fa4:	4628      	mov	r0, r5
   19fa6:	a901      	add	r1, sp, #4
	nrfx_gpiote_input_config_t input_config = {
   19fa8:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   19fac:	f002 fe20 	bl	1cbf0 <nrfx_gpiote_input_configure>
   19fb0:	e7df      	b.n	19f72 <gpio_nrfx_pin_configure+0x112>
   19fb2:	bf00      	nop
   19fb4:	0bad0000 	.word	0x0bad0000
   19fb8:	0002c243 	.word	0x0002c243
   19fbc:	0002f217 	.word	0x0002f217
   19fc0:	0002b3a9 	.word	0x0002b3a9

00019fc4 <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
   19fc4:	4603      	mov	r3, r0
   19fc6:	b510      	push	{r4, lr}
   19fc8:	460a      	mov	r2, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   19fca:	7919      	ldrb	r1, [r3, #4]
   19fcc:	2301      	movs	r3, #1
	return gpio_pin_set(spec->port, spec->pin, value);
   19fce:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   19fd0:	fa03 f101 	lsl.w	r1, r3, r1
   19fd4:	6843      	ldr	r3, [r0, #4]
	const struct gpio_driver_data *const data =
   19fd6:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   19fd8:	681b      	ldr	r3, [r3, #0]
   19fda:	4219      	tst	r1, r3
   19fdc:	d10e      	bne.n	19ffc <gpio_pin_set_dt.isra.0+0x38>
   19fde:	490e      	ldr	r1, [pc, #56]	; (1a018 <gpio_pin_set_dt.isra.0+0x54>)
   19fe0:	f240 533d 	movw	r3, #1341	; 0x53d
   19fe4:	4a0d      	ldr	r2, [pc, #52]	; (1a01c <gpio_pin_set_dt.isra.0+0x58>)
   19fe6:	480e      	ldr	r0, [pc, #56]	; (1a020 <gpio_pin_set_dt.isra.0+0x5c>)
   19fe8:	f00a fd0f 	bl	24a0a <assert_print>
   19fec:	480d      	ldr	r0, [pc, #52]	; (1a024 <gpio_pin_set_dt.isra.0+0x60>)
   19fee:	f00a fd0c 	bl	24a0a <assert_print>
   19ff2:	f240 513d 	movw	r1, #1341	; 0x53d
   19ff6:	4809      	ldr	r0, [pc, #36]	; (1a01c <gpio_pin_set_dt.isra.0+0x58>)
   19ff8:	f00a fd00 	bl	249fc <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   19ffc:	6823      	ldr	r3, [r4, #0]
   19ffe:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
   1a000:	bf18      	it	ne
   1a002:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
   1a006:	b122      	cbz	r2, 1a012 <gpio_pin_set_dt.isra.0+0x4e>
	return api->port_set_bits_raw(port, pins);
   1a008:	6883      	ldr	r3, [r0, #8]
   1a00a:	68db      	ldr	r3, [r3, #12]
}
   1a00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return api->port_clear_bits_raw(port, pins);
   1a010:	4718      	bx	r3
   1a012:	6883      	ldr	r3, [r0, #8]
   1a014:	691b      	ldr	r3, [r3, #16]
   1a016:	e7f9      	b.n	1a00c <gpio_pin_set_dt.isra.0+0x48>
   1a018:	0002b36b 	.word	0x0002b36b
   1a01c:	0002b33a 	.word	0x0002b33a
   1a020:	0002b3a9 	.word	0x0002b3a9
   1a024:	0002b3c6 	.word	0x0002b3c6

0001a028 <spi_nrfx_init>:
}
#endif /* CONFIG_PM_DEVICE */


static int spi_nrfx_init(const struct device *dev)
{
   1a028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct spi_nrfx_config *dev_config = dev->config;
   1a02c:	6844      	ldr	r4, [r0, #4]
{
   1a02e:	b088      	sub	sp, #32
	struct spi_nrfx_data *dev_data = dev->data;
	int err;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1a030:	6aa6      	ldr	r6, [r4, #40]	; 0x28
	struct spi_nrfx_data *dev_data = dev->data;
   1a032:	6905      	ldr	r5, [r0, #16]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
   1a034:	2100      	movs	r1, #0
   1a036:	4630      	mov	r0, r6
   1a038:	aa07      	add	r2, sp, #28
   1a03a:	f00e f8fe 	bl	2823a <pinctrl_lookup_state>
	if (ret < 0) {
   1a03e:	2800      	cmp	r0, #0
   1a040:	db2a      	blt.n	1a098 <spi_nrfx_init+0x70>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
   1a042:	9b07      	ldr	r3, [sp, #28]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1a044:	6832      	ldr	r2, [r6, #0]
   1a046:	7919      	ldrb	r1, [r3, #4]
   1a048:	6818      	ldr	r0, [r3, #0]
   1a04a:	f00e f909 	bl	28260 <pinctrl_configure_pins>
	if (err < 0) {
   1a04e:	2800      	cmp	r0, #0
   1a050:	db22      	blt.n	1a098 <spi_nrfx_init+0x70>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a052:	2601      	movs	r6, #1
		return err;
	}
#endif

	dev_config->irq_connect();
   1a054:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1a056:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a058:	68ac      	ldr	r4, [r5, #8]
   1a05a:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
   1a05e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1a062:	429c      	cmp	r4, r3
   1a064:	d304      	bcc.n	1a070 <spi_nrfx_init+0x48>
	err = spi_context_cs_configure_all(&dev_data->ctx);
	if (err < 0) {
		return err;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
   1a066:	4628      	mov	r0, r5
   1a068:	f00d fdc9 	bl	27bfe <spi_context_unlock_unconditionally>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
   1a06c:	2000      	movs	r0, #0

#ifdef CONFIG_SOC_NRF52832_ALLOW_SPIM_DESPITE_PAN_58
	return anomaly_58_workaround_init(dev);
#else
	return 0;
   1a06e:	e013      	b.n	1a098 <spi_nrfx_init+0x70>
		if (!device_is_ready(cs_gpio->port)) {
   1a070:	6820      	ldr	r0, [r4, #0]
   1a072:	f00e ffee 	bl	29052 <z_device_is_ready>
   1a076:	4603      	mov	r3, r0
   1a078:	b988      	cbnz	r0, 1a09e <spi_nrfx_init+0x76>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
   1a07a:	7922      	ldrb	r2, [r4, #4]
   1a07c:	4932      	ldr	r1, [pc, #200]	; (1a148 <spi_nrfx_init+0x120>)
   1a07e:	9204      	str	r2, [sp, #16]
   1a080:	6822      	ldr	r2, [r4, #0]
   1a082:	6812      	ldr	r2, [r2, #0]
   1a084:	9000      	str	r0, [sp, #0]
   1a086:	9203      	str	r2, [sp, #12]
   1a088:	4a30      	ldr	r2, [pc, #192]	; (1a14c <spi_nrfx_init+0x124>)
   1a08a:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1a08e:	2201      	movs	r2, #1
   1a090:	f00d fd83 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
			return -ENODEV;
   1a094:	f06f 0012 	mvn.w	r0, #18
#endif
}
   1a098:	b008      	add	sp, #32
   1a09a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return gpio_pin_configure(spec->port,
   1a09e:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
   1a0a0:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
   1a0a2:	88e3      	ldrh	r3, [r4, #6]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
   1a0a4:	f003 0230 	and.w	r2, r3, #48	; 0x30
   1a0a8:	2a30      	cmp	r2, #48	; 0x30
	struct gpio_driver_data *data =
   1a0aa:	f8d0 e010 	ldr.w	lr, [r0, #16]
	__unused const struct gpio_driver_config *const cfg =
   1a0ae:	e9d0 7801 	ldrd	r7, r8, [r0, #4]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
   1a0b2:	d10e      	bne.n	1a0d2 <spi_nrfx_init+0xaa>
   1a0b4:	4926      	ldr	r1, [pc, #152]	; (1a150 <spi_nrfx_init+0x128>)
   1a0b6:	f240 23b7 	movw	r3, #695	; 0x2b7
   1a0ba:	4a26      	ldr	r2, [pc, #152]	; (1a154 <spi_nrfx_init+0x12c>)
   1a0bc:	4826      	ldr	r0, [pc, #152]	; (1a158 <spi_nrfx_init+0x130>)
   1a0be:	f00a fca4 	bl	24a0a <assert_print>
   1a0c2:	4826      	ldr	r0, [pc, #152]	; (1a15c <spi_nrfx_init+0x134>)
   1a0c4:	f00a fca1 	bl	24a0a <assert_print>
   1a0c8:	f240 21b7 	movw	r1, #695	; 0x2b7
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
   1a0cc:	4821      	ldr	r0, [pc, #132]	; (1a154 <spi_nrfx_init+0x12c>)
   1a0ce:	f00a fc95 	bl	249fc <assert_post_action>
   1a0d2:	f003 0206 	and.w	r2, r3, #6
   1a0d6:	2a04      	cmp	r2, #4
   1a0d8:	d109      	bne.n	1a0ee <spi_nrfx_init+0xc6>
   1a0da:	4921      	ldr	r1, [pc, #132]	; (1a160 <spi_nrfx_init+0x138>)
   1a0dc:	f240 23bf 	movw	r3, #703	; 0x2bf
   1a0e0:	4a1c      	ldr	r2, [pc, #112]	; (1a154 <spi_nrfx_init+0x12c>)
   1a0e2:	481d      	ldr	r0, [pc, #116]	; (1a158 <spi_nrfx_init+0x130>)
   1a0e4:	f00a fc91 	bl	24a0a <assert_print>
   1a0e8:	f240 21bf 	movw	r1, #703	; 0x2bf
   1a0ec:	e7ee      	b.n	1a0cc <spi_nrfx_init+0xa4>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a0ee:	683f      	ldr	r7, [r7, #0]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
   1a0f0:	07da      	lsls	r2, r3, #31
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a0f2:	fa06 fc01 	lsl.w	ip, r6, r1
	return gpio_pin_configure(spec->port,
   1a0f6:	bf54      	ite	pl
   1a0f8:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
   1a0fc:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a100:	ea1c 0f07 	tst.w	ip, r7
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
   1a104:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a108:	d10c      	bne.n	1a124 <spi_nrfx_init+0xfc>
   1a10a:	4916      	ldr	r1, [pc, #88]	; (1a164 <spi_nrfx_init+0x13c>)
   1a10c:	f240 23d2 	movw	r3, #722	; 0x2d2
   1a110:	4a10      	ldr	r2, [pc, #64]	; (1a154 <spi_nrfx_init+0x12c>)
   1a112:	4811      	ldr	r0, [pc, #68]	; (1a158 <spi_nrfx_init+0x130>)
   1a114:	f00a fc79 	bl	24a0a <assert_print>
   1a118:	4813      	ldr	r0, [pc, #76]	; (1a168 <spi_nrfx_init+0x140>)
   1a11a:	f00a fc76 	bl	24a0a <assert_print>
   1a11e:	f240 21d2 	movw	r1, #722	; 0x2d2
   1a122:	e7d3      	b.n	1a0cc <spi_nrfx_init+0xa4>
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a124:	f8de 7000 	ldr.w	r7, [lr]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
   1a128:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a12a:	bf4c      	ite	mi
   1a12c:	ea4c 0707 	orrmi.w	r7, ip, r7
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   1a130:	ea27 070c 	bicpl.w	r7, r7, ip
   1a134:	f8ce 7000 	str.w	r7, [lr]
	return api->pin_configure(port, pin, flags);
   1a138:	f8d8 3000 	ldr.w	r3, [r8]
   1a13c:	4798      	blx	r3
		if (ret < 0) {
   1a13e:	2800      	cmp	r0, #0
   1a140:	dbaa      	blt.n	1a098 <spi_nrfx_init+0x70>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a142:	3408      	adds	r4, #8
   1a144:	e789      	b.n	1a05a <spi_nrfx_init+0x32>
   1a146:	bf00      	nop
   1a148:	0002a4dc 	.word	0x0002a4dc
   1a14c:	0002f25b 	.word	0x0002f25b
   1a150:	0002b642 	.word	0x0002b642
   1a154:	0002b33a 	.word	0x0002b33a
   1a158:	0002b3a9 	.word	0x0002b3a9
   1a15c:	0002b67b 	.word	0x0002b67b
   1a160:	0002b73f 	.word	0x0002b73f
   1a164:	0002b36b 	.word	0x0002b36b
   1a168:	0002b3c6 	.word	0x0002b3c6

0001a16c <transfer_next_chunk>:
{
   1a16c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   1a16e:	6904      	ldr	r4, [r0, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a170:	6846      	ldr	r6, [r0, #4]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
   1a172:	6da5      	ldr	r5, [r4, #88]	; 0x58
		return ctx->rx_len;
   1a174:	6e23      	ldr	r3, [r4, #96]	; 0x60
	if (!ctx->tx_len) {
   1a176:	b98d      	cbnz	r5, 1a19c <transfer_next_chunk+0x30>
	if (chunk_len > 0) {
   1a178:	2b00      	cmp	r3, #0
   1a17a:	d137      	bne.n	1a1ec <transfer_next_chunk+0x80>
	int error = 0;
   1a17c:	461d      	mov	r5, r3
	_spi_context_cs_control(ctx, on, false);
   1a17e:	2200      	movs	r2, #0
   1a180:	4620      	mov	r0, r4
   1a182:	4611      	mov	r1, r2
   1a184:	f00d fd19 	bl	27bba <_spi_context_cs_control>
	ctx->sync_status = status;
   1a188:	6425      	str	r5, [r4, #64]	; 0x40
	z_impl_k_sem_give(sem);
   1a18a:	f104 0028 	add.w	r0, r4, #40	; 0x28
   1a18e:	f005 fcd7 	bl	1fb40 <z_impl_k_sem_give>
	dev_data->busy = false;
   1a192:	2300      	movs	r3, #0
   1a194:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
   1a198:	b004      	add	sp, #16
   1a19a:	bd70      	pop	{r4, r5, r6, pc}
		const uint8_t *tx_buf = ctx->tx_buf;
   1a19c:	6d61      	ldr	r1, [r4, #84]	; 0x54
	} else if (!ctx->rx_len) {
   1a19e:	bb0b      	cbnz	r3, 1a1e4 <transfer_next_chunk+0x78>
	return !!(ctx->tx_buf && ctx->tx_len);
   1a1a0:	bb39      	cbnz	r1, 1a1f2 <transfer_next_chunk+0x86>
		if (chunk_len > MAX_CHUNK_LEN) {
   1a1a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1a1a6:	42aa      	cmp	r2, r5
   1a1a8:	bf28      	it	cs
   1a1aa:	462a      	movcs	r2, r5
   1a1ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
		dev_data->chunk_len = chunk_len;
   1a1ae:	66a2      	str	r2, [r4, #104]	; 0x68
		xfer.p_tx_buffer = tx_buf;
   1a1b0:	9100      	str	r1, [sp, #0]
   1a1b2:	b11b      	cbz	r3, 1a1bc <transfer_next_chunk+0x50>
   1a1b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
   1a1b6:	2b00      	cmp	r3, #0
   1a1b8:	bf18      	it	ne
   1a1ba:	4613      	movne	r3, r2
   1a1bc:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
   1a1be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   1a1c0:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
   1a1c2:	b11b      	cbz	r3, 1a1cc <transfer_next_chunk+0x60>
   1a1c4:	6e23      	ldr	r3, [r4, #96]	; 0x60
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   1a1c6:	2b00      	cmp	r3, #0
   1a1c8:	bf18      	it	ne
   1a1ca:	4613      	movne	r3, r2
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   1a1cc:	2200      	movs	r2, #0
   1a1ce:	4669      	mov	r1, sp
   1a1d0:	4630      	mov	r0, r6
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   1a1d2:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   1a1d4:	f003 fed0 	bl	1df78 <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
   1a1d8:	4b0d      	ldr	r3, [pc, #52]	; (1a210 <transfer_next_chunk+0xa4>)
   1a1da:	4298      	cmp	r0, r3
   1a1dc:	d0dc      	beq.n	1a198 <transfer_next_chunk+0x2c>
			error = -EIO;
   1a1de:	f06f 0504 	mvn.w	r5, #4
   1a1e2:	e7cc      	b.n	1a17e <transfer_next_chunk+0x12>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
   1a1e4:	429d      	cmp	r5, r3
   1a1e6:	bf28      	it	cs
   1a1e8:	461d      	movcs	r5, r3
   1a1ea:	e7d9      	b.n	1a1a0 <transfer_next_chunk+0x34>
		const uint8_t *tx_buf = ctx->tx_buf;
   1a1ec:	461d      	mov	r5, r3
   1a1ee:	6d61      	ldr	r1, [r4, #84]	; 0x54
	return !!(ctx->tx_buf && ctx->tx_len);
   1a1f0:	e7d7      	b.n	1a1a2 <transfer_next_chunk+0x36>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1a1f2:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
   1a1f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1a1fa:	d0d2      	beq.n	1a1a2 <transfer_next_chunk+0x36>
			if (chunk_len > CONFIG_SPI_NRFX_RAM_BUFFER_SIZE) {
   1a1fc:	2d08      	cmp	r5, #8
   1a1fe:	bf28      	it	cs
   1a200:	2508      	movcs	r5, #8
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1a202:	6f20      	ldr	r0, [r4, #112]	; 0x70
   1a204:	462a      	mov	r2, r5
   1a206:	f00f f966 	bl	294d6 <memcpy>
			tx_buf = dev_data->buffer;
   1a20a:	6f21      	ldr	r1, [r4, #112]	; 0x70
   1a20c:	e7c9      	b.n	1a1a2 <transfer_next_chunk+0x36>
   1a20e:	bf00      	nop
   1a210:	0bad0000 	.word	0x0bad0000

0001a214 <event_handler>:
{
   1a214:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a216:	7803      	ldrb	r3, [r0, #0]
{
   1a218:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a21a:	2b00      	cmp	r3, #0
   1a21c:	d154      	bne.n	1a2c8 <event_handler+0xb4>
	if (!ctx->tx_len) {
   1a21e:	6da2      	ldr	r2, [r4, #88]	; 0x58
		spi_context_update_tx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a220:	6e89      	ldr	r1, [r1, #104]	; 0x68
   1a222:	b152      	cbz	r2, 1a23a <event_handler+0x26>
	if (len > ctx->tx_len) {
   1a224:	4291      	cmp	r1, r2
   1a226:	d91d      	bls.n	1a264 <event_handler+0x50>
		LOG_ERR("Update exceeds current buffer");
   1a228:	4a28      	ldr	r2, [pc, #160]	; (1a2cc <event_handler+0xb8>)
   1a22a:	4618      	mov	r0, r3
   1a22c:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a230:	4927      	ldr	r1, [pc, #156]	; (1a2d0 <event_handler+0xbc>)
   1a232:	2201      	movs	r2, #1
   1a234:	9300      	str	r3, [sp, #0]
   1a236:	f00d fcb0 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
	if (!ctx->rx_len) {
   1a23a:	6e23      	ldr	r3, [r4, #96]	; 0x60
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a23c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
   1a23e:	b15b      	cbz	r3, 1a258 <event_handler+0x44>
	if (len > ctx->rx_len) {
   1a240:	429a      	cmp	r2, r3
   1a242:	d928      	bls.n	1a296 <event_handler+0x82>
		LOG_ERR("Update exceeds current buffer");
   1a244:	4b21      	ldr	r3, [pc, #132]	; (1a2cc <event_handler+0xb8>)
   1a246:	2201      	movs	r2, #1
   1a248:	9302      	str	r3, [sp, #8]
   1a24a:	2300      	movs	r3, #0
   1a24c:	4920      	ldr	r1, [pc, #128]	; (1a2d0 <event_handler+0xbc>)
   1a24e:	4618      	mov	r0, r3
   1a250:	e9cd 3300 	strd	r3, r3, [sp]
   1a254:	f00d fca1 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
   1a258:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
   1a25a:	b004      	add	sp, #16
   1a25c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
   1a260:	f7ff bf84 	b.w	1a16c <transfer_next_chunk>
	ctx->tx_len -= len;
   1a264:	1a52      	subs	r2, r2, r1
   1a266:	65a2      	str	r2, [r4, #88]	; 0x58
	if (!ctx->tx_len) {
   1a268:	b97a      	cbnz	r2, 1a28a <event_handler+0x76>
		++ctx->current_tx;
   1a26a:	6c63      	ldr	r3, [r4, #68]	; 0x44
			spi_context_get_next_buf(&ctx->current_tx,
   1a26c:	f104 0258 	add.w	r2, r4, #88	; 0x58
		++ctx->current_tx;
   1a270:	3308      	adds	r3, #8
   1a272:	6463      	str	r3, [r4, #68]	; 0x44
		--ctx->tx_count;
   1a274:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
   1a276:	f104 0148 	add.w	r1, r4, #72	; 0x48
		--ctx->tx_count;
   1a27a:	3b01      	subs	r3, #1
   1a27c:	64a3      	str	r3, [r4, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
   1a27e:	f104 0044 	add.w	r0, r4, #68	; 0x44
   1a282:	f00d fc77 	bl	27b74 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
   1a286:	6560      	str	r0, [r4, #84]	; 0x54
   1a288:	e7d7      	b.n	1a23a <event_handler+0x26>
	} else if (ctx->tx_buf) {
   1a28a:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1a28c:	2b00      	cmp	r3, #0
   1a28e:	d0d4      	beq.n	1a23a <event_handler+0x26>
		ctx->tx_buf += dfs * len;
   1a290:	440b      	add	r3, r1
   1a292:	6563      	str	r3, [r4, #84]	; 0x54
   1a294:	e7d1      	b.n	1a23a <event_handler+0x26>
	ctx->rx_len -= len;
   1a296:	1a9b      	subs	r3, r3, r2
   1a298:	6623      	str	r3, [r4, #96]	; 0x60
	if (!ctx->rx_len) {
   1a29a:	b97b      	cbnz	r3, 1a2bc <event_handler+0xa8>
		++ctx->current_rx;
   1a29c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			spi_context_get_next_buf(&ctx->current_rx,
   1a29e:	f104 0260 	add.w	r2, r4, #96	; 0x60
		++ctx->current_rx;
   1a2a2:	3308      	adds	r3, #8
   1a2a4:	64e3      	str	r3, [r4, #76]	; 0x4c
		--ctx->rx_count;
   1a2a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
   1a2a8:	f104 0150 	add.w	r1, r4, #80	; 0x50
		--ctx->rx_count;
   1a2ac:	3b01      	subs	r3, #1
   1a2ae:	6523      	str	r3, [r4, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
   1a2b0:	f104 004c 	add.w	r0, r4, #76	; 0x4c
   1a2b4:	f00d fc5e 	bl	27b74 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
   1a2b8:	65e0      	str	r0, [r4, #92]	; 0x5c
   1a2ba:	e7cd      	b.n	1a258 <event_handler+0x44>
	} else if (ctx->rx_buf) {
   1a2bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   1a2be:	2b00      	cmp	r3, #0
   1a2c0:	d0ca      	beq.n	1a258 <event_handler+0x44>
		ctx->rx_buf += dfs * len;
   1a2c2:	4413      	add	r3, r2
   1a2c4:	65e3      	str	r3, [r4, #92]	; 0x5c
   1a2c6:	e7c7      	b.n	1a258 <event_handler+0x44>
}
   1a2c8:	b004      	add	sp, #16
   1a2ca:	bd10      	pop	{r4, pc}
   1a2cc:	0002f27f 	.word	0x0002f27f
   1a2d0:	0002a4dc 	.word	0x0002a4dc

0001a2d4 <spi_nrfx_transceive>:
{
   1a2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2d8:	469b      	mov	fp, r3
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   1a2da:	888b      	ldrh	r3, [r1, #4]
   1a2dc:	460f      	mov	r7, r1
   1a2de:	0499      	lsls	r1, r3, #18
   1a2e0:	4680      	mov	r8, r0
   1a2e2:	4691      	mov	r9, r2
	struct spi_nrfx_data *dev_data = dev->data;
   1a2e4:	6904      	ldr	r4, [r0, #16]
{
   1a2e6:	b08f      	sub	sp, #60	; 0x3c
   1a2e8:	d435      	bmi.n	1a356 <spi_nrfx_transceive+0x82>
	return z_impl_k_sem_take(sem, timeout);
   1a2ea:	f04f 32ff 	mov.w	r2, #4294967295
   1a2ee:	f04f 33ff 	mov.w	r3, #4294967295
   1a2f2:	f104 0010 	add.w	r0, r4, #16
   1a2f6:	f005 fc67 	bl	1fbc8 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
   1a2fa:	6067      	str	r7, [r4, #4]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a2fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
	struct spi_nrfx_data *dev_data = dev->data;
   1a300:	f8d8 a010 	ldr.w	sl, [r8, #16]
	uint32_t max_freq = dev_config->max_freq;
   1a304:	689d      	ldr	r5, [r3, #8]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a306:	9305      	str	r3, [sp, #20]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
   1a308:	f89a 306d 	ldrb.w	r3, [sl, #109]	; 0x6d
   1a30c:	9306      	str	r3, [sp, #24]
   1a30e:	b123      	cbz	r3, 1a31a <spi_nrfx_transceive+0x46>
   1a310:	f8da 3000 	ldr.w	r3, [sl]
   1a314:	429f      	cmp	r7, r3
   1a316:	f000 80da 	beq.w	1a4ce <spi_nrfx_transceive+0x1fa>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
   1a31a:	88be      	ldrh	r6, [r7, #4]
   1a31c:	f416 6300 	ands.w	r3, r6, #2048	; 0x800
   1a320:	d020      	beq.n	1a364 <spi_nrfx_transceive+0x90>
		LOG_ERR("Half-duplex not supported");
   1a322:	4ba1      	ldr	r3, [pc, #644]	; (1a5a8 <spi_nrfx_transceive+0x2d4>)
   1a324:	2201      	movs	r2, #1
   1a326:	9302      	str	r3, [sp, #8]
   1a328:	2300      	movs	r3, #0
   1a32a:	49a0      	ldr	r1, [pc, #640]	; (1a5ac <spi_nrfx_transceive+0x2d8>)
   1a32c:	4618      	mov	r0, r3
   1a32e:	e9cd 3300 	strd	r3, r3, [sp]
   1a332:	f00d fc32 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
   1a336:	f06f 0585 	mvn.w	r5, #133	; 0x85
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
   1a33a:	6823      	ldr	r3, [r4, #0]
   1a33c:	889b      	ldrh	r3, [r3, #4]
   1a33e:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
   1a342:	d104      	bne.n	1a34e <spi_nrfx_transceive+0x7a>
		ctx->owner = NULL;
   1a344:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   1a346:	f104 0010 	add.w	r0, r4, #16
   1a34a:	f005 fbf9 	bl	1fb40 <z_impl_k_sem_give>
}
   1a34e:	4628      	mov	r0, r5
   1a350:	b00f      	add	sp, #60	; 0x3c
   1a352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   1a356:	69a3      	ldr	r3, [r4, #24]
   1a358:	2b00      	cmp	r3, #0
   1a35a:	d1c6      	bne.n	1a2ea <spi_nrfx_transceive+0x16>
		(k_sem_count_get(&ctx->lock) == 0) &&
   1a35c:	6863      	ldr	r3, [r4, #4]
   1a35e:	429f      	cmp	r7, r3
   1a360:	d1c3      	bne.n	1a2ea <spi_nrfx_transceive+0x16>
   1a362:	e7cb      	b.n	1a2fc <spi_nrfx_transceive+0x28>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
   1a364:	f016 0201 	ands.w	r2, r6, #1
   1a368:	d00e      	beq.n	1a388 <spi_nrfx_transceive+0xb4>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
   1a36a:	f8d8 2000 	ldr.w	r2, [r8]
   1a36e:	4618      	mov	r0, r3
   1a370:	9203      	str	r2, [sp, #12]
   1a372:	4a8f      	ldr	r2, [pc, #572]	; (1a5b0 <spi_nrfx_transceive+0x2dc>)
   1a374:	498d      	ldr	r1, [pc, #564]	; (1a5ac <spi_nrfx_transceive+0x2d8>)
   1a376:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a37a:	9300      	str	r3, [sp, #0]
   1a37c:	2201      	movs	r2, #1
   1a37e:	f00d fc0c 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1a382:	f06f 0515 	mvn.w	r5, #21
   1a386:	e7d8      	b.n	1a33a <spi_nrfx_transceive+0x66>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
   1a388:	f016 0308 	ands.w	r3, r6, #8
   1a38c:	d00a      	beq.n	1a3a4 <spi_nrfx_transceive+0xd0>
		LOG_ERR("Loopback mode is not supported");
   1a38e:	4b89      	ldr	r3, [pc, #548]	; (1a5b4 <spi_nrfx_transceive+0x2e0>)
   1a390:	9200      	str	r2, [sp, #0]
   1a392:	e9cd 2301 	strd	r2, r3, [sp, #4]
   1a396:	4613      	mov	r3, r2
		LOG_ERR("Word sizes other than 8 bits are not supported");
   1a398:	2201      	movs	r2, #1
   1a39a:	4618      	mov	r0, r3
   1a39c:	4983      	ldr	r1, [pc, #524]	; (1a5ac <spi_nrfx_transceive+0x2d8>)
   1a39e:	f00d fbfc 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
	if (error == 0) {
   1a3a2:	e7ee      	b.n	1a382 <spi_nrfx_transceive+0xae>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
   1a3a4:	f3c6 1245 	ubfx	r2, r6, #5, #6
   1a3a8:	2a08      	cmp	r2, #8
   1a3aa:	d004      	beq.n	1a3b6 <spi_nrfx_transceive+0xe2>
		LOG_ERR("Word sizes other than 8 bits are not supported");
   1a3ac:	4a82      	ldr	r2, [pc, #520]	; (1a5b8 <spi_nrfx_transceive+0x2e4>)
   1a3ae:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a3b2:	9300      	str	r3, [sp, #0]
   1a3b4:	e7f0      	b.n	1a398 <spi_nrfx_transceive+0xc4>
	if (spi_cfg->frequency < 125000) {
   1a3b6:	683a      	ldr	r2, [r7, #0]
   1a3b8:	9207      	str	r2, [sp, #28]
   1a3ba:	9907      	ldr	r1, [sp, #28]
   1a3bc:	4a7f      	ldr	r2, [pc, #508]	; (1a5bc <spi_nrfx_transceive+0x2e8>)
   1a3be:	4291      	cmp	r1, r2
   1a3c0:	d801      	bhi.n	1a3c6 <spi_nrfx_transceive+0xf2>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
   1a3c2:	4a7f      	ldr	r2, [pc, #508]	; (1a5c0 <spi_nrfx_transceive+0x2ec>)
   1a3c4:	e7f3      	b.n	1a3ae <spi_nrfx_transceive+0xda>
	if (max_freq > 16000000 &&
   1a3c6:	4b7f      	ldr	r3, [pc, #508]	; (1a5c4 <spi_nrfx_transceive+0x2f0>)
   1a3c8:	429d      	cmp	r5, r3
   1a3ca:	d906      	bls.n	1a3da <spi_nrfx_transceive+0x106>
                        CLOCK_HFCLKCTRL_HCLK_Msk);
}

NRF_STATIC_INLINE nrf_clock_hfclk_div_t nrf_clock_hfclk_div_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_hfclk_div_t)((p_reg->HFCLKCTRL & CLOCK_HFCLKCTRL_HCLK_Msk)
   1a3cc:	4a7e      	ldr	r2, [pc, #504]	; (1a5c8 <spi_nrfx_transceive+0x2f4>)
   1a3ce:	f8d2 2558 	ldr.w	r2, [r2, #1368]	; 0x558
		max_freq = 16000000;
   1a3d2:	f012 0f03 	tst.w	r2, #3
   1a3d6:	bf18      	it	ne
   1a3d8:	461d      	movne	r5, r3
	config = dev_config->def_config;
   1a3da:	9b05      	ldr	r3, [sp, #20]
   1a3dc:	f10d 0c20 	add.w	ip, sp, #32
   1a3e0:	f103 0e0c 	add.w	lr, r3, #12
   1a3e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   1a3e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a3ec:	9b07      	ldr	r3, [sp, #28]
	config = dev_config->def_config;
   1a3ee:	e89e 0003 	ldmia.w	lr, {r0, r1}
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a3f2:	42ab      	cmp	r3, r5
   1a3f4:	bf28      	it	cs
   1a3f6:	462b      	movcs	r3, r5
   1a3f8:	461d      	mov	r5, r3
	if (frequency < 250000) {
   1a3fa:	4b74      	ldr	r3, [pc, #464]	; (1a5cc <spi_nrfx_transceive+0x2f8>)
	config = dev_config->def_config;
   1a3fc:	e88c 0003 	stmia.w	ip, {r0, r1}
	if (frequency < 250000) {
   1a400:	429d      	cmp	r5, r3
   1a402:	d946      	bls.n	1a492 <spi_nrfx_transceive+0x1be>
	} else if (frequency < 500000) {
   1a404:	4b72      	ldr	r3, [pc, #456]	; (1a5d0 <spi_nrfx_transceive+0x2fc>)
   1a406:	429d      	cmp	r5, r3
   1a408:	d946      	bls.n	1a498 <spi_nrfx_transceive+0x1c4>
	} else if (frequency < 1000000) {
   1a40a:	4b72      	ldr	r3, [pc, #456]	; (1a5d4 <spi_nrfx_transceive+0x300>)
   1a40c:	429d      	cmp	r5, r3
   1a40e:	d946      	bls.n	1a49e <spi_nrfx_transceive+0x1ca>
	} else if (frequency < 2000000) {
   1a410:	4b71      	ldr	r3, [pc, #452]	; (1a5d8 <spi_nrfx_transceive+0x304>)
   1a412:	429d      	cmp	r5, r3
   1a414:	d946      	bls.n	1a4a4 <spi_nrfx_transceive+0x1d0>
	} else if (frequency < 4000000) {
   1a416:	4b71      	ldr	r3, [pc, #452]	; (1a5dc <spi_nrfx_transceive+0x308>)
   1a418:	429d      	cmp	r5, r3
   1a41a:	d946      	bls.n	1a4aa <spi_nrfx_transceive+0x1d6>
	} else if (frequency < 8000000) {
   1a41c:	4b70      	ldr	r3, [pc, #448]	; (1a5e0 <spi_nrfx_transceive+0x30c>)
   1a41e:	429d      	cmp	r5, r3
   1a420:	d346      	bcc.n	1a4b0 <spi_nrfx_transceive+0x1dc>
	} else if (frequency < 16000000) {
   1a422:	4b68      	ldr	r3, [pc, #416]	; (1a5c4 <spi_nrfx_transceive+0x2f0>)
   1a424:	429d      	cmp	r5, r3
   1a426:	d346      	bcc.n	1a4b6 <spi_nrfx_transceive+0x1e2>
		return NRF_SPIM_FREQ_16M;
   1a428:	4b6e      	ldr	r3, [pc, #440]	; (1a5e4 <spi_nrfx_transceive+0x310>)
   1a42a:	429d      	cmp	r5, r3
   1a42c:	bf2c      	ite	cs
   1a42e:	f04f 55a0 	movcs.w	r5, #335544320	; 0x14000000
   1a432:	f04f 6520 	movcc.w	r5, #167772160	; 0xa000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   1a436:	07b2      	lsls	r2, r6, #30
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a438:	950a      	str	r5, [sp, #40]	; 0x28
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   1a43a:	f006 0304 	and.w	r3, r6, #4
   1a43e:	d53d      	bpl.n	1a4bc <spi_nrfx_transceive+0x1e8>
			return NRF_SPIM_MODE_2;
   1a440:	2b00      	cmp	r3, #0
   1a442:	bf14      	ite	ne
   1a444:	2303      	movne	r3, #3
   1a446:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
   1a448:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	if (dev_data->initialized) {
   1a44c:	9b06      	ldr	r3, [sp, #24]
	if (operation & SPI_TRANSFER_LSB) {
   1a44e:	f3c6 1600 	ubfx	r6, r6, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
   1a452:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
	if (dev_data->initialized) {
   1a456:	b12b      	cbz	r3, 1a464 <spi_nrfx_transceive+0x190>
		nrfx_spim_uninit(&dev_config->spim);
   1a458:	9805      	ldr	r0, [sp, #20]
   1a45a:	f003 fd23 	bl	1dea4 <nrfx_spim_uninit>
		dev_data->initialized = false;
   1a45e:	2300      	movs	r3, #0
   1a460:	f88a 306d 	strb.w	r3, [sl, #109]	; 0x6d
	result = nrfx_spim_init(&dev_config->spim, &config,
   1a464:	4653      	mov	r3, sl
   1a466:	4a60      	ldr	r2, [pc, #384]	; (1a5e8 <spi_nrfx_transceive+0x314>)
   1a468:	9805      	ldr	r0, [sp, #20]
   1a46a:	a908      	add	r1, sp, #32
   1a46c:	f003 fbe8 	bl	1dc40 <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
   1a470:	4b5e      	ldr	r3, [pc, #376]	; (1a5ec <spi_nrfx_transceive+0x318>)
   1a472:	4298      	cmp	r0, r3
   1a474:	d026      	beq.n	1a4c4 <spi_nrfx_transceive+0x1f0>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
   1a476:	4b5e      	ldr	r3, [pc, #376]	; (1a5f0 <spi_nrfx_transceive+0x31c>)
   1a478:	9003      	str	r0, [sp, #12]
   1a47a:	9302      	str	r3, [sp, #8]
   1a47c:	2300      	movs	r3, #0
   1a47e:	2201      	movs	r2, #1
   1a480:	4618      	mov	r0, r3
   1a482:	e9cd 3300 	strd	r3, r3, [sp]
   1a486:	4949      	ldr	r1, [pc, #292]	; (1a5ac <spi_nrfx_transceive+0x2d8>)
   1a488:	f00d fb87 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1a48c:	f06f 0504 	mvn.w	r5, #4
   1a490:	e753      	b.n	1a33a <spi_nrfx_transceive+0x66>
		return NRF_SPIM_FREQ_125K;
   1a492:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
   1a496:	e7ce      	b.n	1a436 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_250K;
   1a498:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   1a49c:	e7cb      	b.n	1a436 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_500K;
   1a49e:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
   1a4a2:	e7c8      	b.n	1a436 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_1M;
   1a4a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1a4a8:	e7c5      	b.n	1a436 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_2M;
   1a4aa:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   1a4ae:	e7c2      	b.n	1a436 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_4M;
   1a4b0:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
   1a4b4:	e7bf      	b.n	1a436 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_8M;
   1a4b6:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   1a4ba:	e7bc      	b.n	1a436 <spi_nrfx_transceive+0x162>
		if (SPI_MODE_GET(operation) & SPI_MODE_CPHA) {
   1a4bc:	3b00      	subs	r3, #0
   1a4be:	bf18      	it	ne
   1a4c0:	2301      	movne	r3, #1
   1a4c2:	e7c1      	b.n	1a448 <spi_nrfx_transceive+0x174>
	dev_data->initialized = true;
   1a4c4:	2301      	movs	r3, #1
	ctx->config = spi_cfg;
   1a4c6:	f8ca 7000 	str.w	r7, [sl]
	dev_data->initialized = true;
   1a4ca:	f88a 306d 	strb.w	r3, [sl, #109]	; 0x6d
		dev_data->busy = true;
   1a4ce:	2301      	movs	r3, #1
   1a4d0:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1a4d4:	f1b9 0f00 	cmp.w	r9, #0
   1a4d8:	d154      	bne.n	1a584 <spi_nrfx_transceive+0x2b0>
   1a4da:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   1a4de:	2300      	movs	r3, #0
   1a4e0:	64a3      	str	r3, [r4, #72]	; 0x48
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
   1a4e2:	f104 0258 	add.w	r2, r4, #88	; 0x58
   1a4e6:	f104 0148 	add.w	r1, r4, #72	; 0x48
   1a4ea:	f104 0044 	add.w	r0, r4, #68	; 0x44
   1a4ee:	f00d fb41 	bl	27b74 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
   1a4f2:	6560      	str	r0, [r4, #84]	; 0x54
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1a4f4:	f1bb 0f00 	cmp.w	fp, #0
   1a4f8:	d14c      	bne.n	1a594 <spi_nrfx_transceive+0x2c0>
   1a4fa:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1a4fe:	2300      	movs	r3, #0
   1a500:	6523      	str	r3, [r4, #80]	; 0x50
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
   1a502:	f104 0260 	add.w	r2, r4, #96	; 0x60
   1a506:	f104 0150 	add.w	r1, r4, #80	; 0x50
   1a50a:	f104 004c 	add.w	r0, r4, #76	; 0x4c
   1a50e:	f00d fb31 	bl	27b74 <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
   1a512:	2600      	movs	r6, #0
	_spi_context_cs_control(ctx, on, false);
   1a514:	2101      	movs	r1, #1
   1a516:	4632      	mov	r2, r6
	ctx->rx_buf = (uint8_t *)
   1a518:	65e0      	str	r0, [r4, #92]	; 0x5c
	ctx->sync_status = 0;
   1a51a:	6426      	str	r6, [r4, #64]	; 0x40
	_spi_context_cs_control(ctx, on, false);
   1a51c:	4620      	mov	r0, r4
   1a51e:	f00d fb4c 	bl	27bba <_spi_context_cs_control>
		transfer_next_chunk(dev);
   1a522:	4640      	mov	r0, r8
   1a524:	f7ff fe22 	bl	1a16c <transfer_next_chunk>
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a528:	6e25      	ldr	r5, [r4, #96]	; 0x60
   1a52a:	6da3      	ldr	r3, [r4, #88]	; 0x58
			     ctx->config->frequency;
   1a52c:	4627      	mov	r7, r4
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a52e:	429d      	cmp	r5, r3
   1a530:	bf38      	it	cc
   1a532:	461d      	movcc	r5, r3
   1a534:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
   1a538:	435d      	muls	r5, r3
			     ctx->config->frequency;
   1a53a:	f857 3b28 	ldr.w	r3, [r7], #40
   1a53e:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a542:	681b      	ldr	r3, [r3, #0]
   1a544:	4631      	mov	r1, r6
   1a546:	fbb5 f5f3 	udiv	r5, r5, r3
   1a54a:	f240 30e7 	movw	r0, #999	; 0x3e7
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
   1a54e:	35c8      	adds	r5, #200	; 0xc8
   1a550:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1a554:	2300      	movs	r3, #0
   1a556:	fbe5 010c 	umlal	r0, r1, r5, ip
   1a55a:	f7ee fcc9 	bl	8ef0 <__aeabi_uldivmod>
   1a55e:	4602      	mov	r2, r0
   1a560:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
   1a562:	4638      	mov	r0, r7
   1a564:	f005 fb30 	bl	1fbc8 <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
   1a568:	b1e0      	cbz	r0, 1a5a4 <spi_nrfx_transceive+0x2d0>
		LOG_ERR("Timeout waiting for transfer complete");
   1a56a:	4b22      	ldr	r3, [pc, #136]	; (1a5f4 <spi_nrfx_transceive+0x320>)
   1a56c:	2201      	movs	r2, #1
   1a56e:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1a572:	4630      	mov	r0, r6
   1a574:	4633      	mov	r3, r6
   1a576:	490d      	ldr	r1, [pc, #52]	; (1a5ac <spi_nrfx_transceive+0x2d8>)
   1a578:	9600      	str	r6, [sp, #0]
   1a57a:	f00d fb0e 	bl	27b9a <z_log_msg_runtime_create.constprop.0>
		return -ETIMEDOUT;
   1a57e:	f06f 0573 	mvn.w	r5, #115	; 0x73
   1a582:	e6da      	b.n	1a33a <spi_nrfx_transceive+0x66>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1a584:	f8d9 3000 	ldr.w	r3, [r9]
   1a588:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   1a58a:	2b00      	cmp	r3, #0
   1a58c:	d0a7      	beq.n	1a4de <spi_nrfx_transceive+0x20a>
   1a58e:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1a592:	e7a5      	b.n	1a4e0 <spi_nrfx_transceive+0x20c>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1a594:	f8db 3000 	ldr.w	r3, [fp]
   1a598:	64e3      	str	r3, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1a59a:	2b00      	cmp	r3, #0
   1a59c:	d0af      	beq.n	1a4fe <spi_nrfx_transceive+0x22a>
   1a59e:	f8db 3004 	ldr.w	r3, [fp, #4]
   1a5a2:	e7ad      	b.n	1a500 <spi_nrfx_transceive+0x22c>
	status = ctx->sync_status;
   1a5a4:	6c25      	ldr	r5, [r4, #64]	; 0x40
	return status;
   1a5a6:	e6c8      	b.n	1a33a <spi_nrfx_transceive+0x66>
   1a5a8:	0002f29d 	.word	0x0002f29d
   1a5ac:	0002a4dc 	.word	0x0002a4dc
   1a5b0:	0002f2b7 	.word	0x0002f2b7
   1a5b4:	0002f2d9 	.word	0x0002f2d9
   1a5b8:	0002f2f8 	.word	0x0002f2f8
   1a5bc:	0001e847 	.word	0x0001e847
   1a5c0:	0002f327 	.word	0x0002f327
   1a5c4:	00f42400 	.word	0x00f42400
   1a5c8:	40005000 	.word	0x40005000
   1a5cc:	0003d08f 	.word	0x0003d08f
   1a5d0:	0007a11f 	.word	0x0007a11f
   1a5d4:	000f423f 	.word	0x000f423f
   1a5d8:	001e847f 	.word	0x001e847f
   1a5dc:	003d08ff 	.word	0x003d08ff
   1a5e0:	007a1200 	.word	0x007a1200
   1a5e4:	01e84800 	.word	0x01e84800
   1a5e8:	0001a215 	.word	0x0001a215
   1a5ec:	0bad0000 	.word	0x0bad0000
   1a5f0:	0002f358 	.word	0x0002f358
   1a5f4:	0002f37f 	.word	0x0002f37f

0001a5f8 <qspi_get_zephyr_ret_code>:
/**
 * @brief Converts NRFX return codes to the zephyr ones
 */
static inline int qspi_get_zephyr_ret_code(nrfx_err_t res)
{
	switch (res) {
   1a5f8:	f100 4074 	add.w	r0, r0, #4093640704	; 0xf4000000
   1a5fc:	f500 00a6 	add.w	r0, r0, #5439488	; 0x530000
   1a600:	280a      	cmp	r0, #10
   1a602:	bf9a      	itte	ls
   1a604:	4b02      	ldrls	r3, [pc, #8]	; (1a610 <qspi_get_zephyr_ret_code+0x18>)
   1a606:	f933 0010 	ldrshls.w	r0, [r3, r0, lsl #1]
{
   1a60a:	f06f 000f 	mvnhi.w	r0, #15
	case NRFX_ERROR_BUSY:
	case NRFX_ERROR_TIMEOUT:
	default:
		return -EBUSY;
	}
}
   1a60e:	4770      	bx	lr
   1a610:	0002b324 	.word	0x0002b324

0001a614 <qspi_nor_pages_layout>:

static void qspi_nor_pages_layout(const struct device *dev,
				  const struct flash_pages_layout **layout,
				  size_t *layout_size)
{
	*layout = &dev_layout;
   1a614:	4b02      	ldr	r3, [pc, #8]	; (1a620 <qspi_nor_pages_layout+0xc>)
   1a616:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
   1a618:	2301      	movs	r3, #1
   1a61a:	6013      	str	r3, [r2, #0]
}
   1a61c:	4770      	bx	lr
   1a61e:	bf00      	nop
   1a620:	0002b168 	.word	0x0002b168

0001a624 <qspi_flash_get_parameters>:
		.write_block_size = 4,
		.erase_value = 0xff,
	};

	return &qspi_flash_parameters;
}
   1a624:	4800      	ldr	r0, [pc, #0]	; (1a628 <qspi_flash_get_parameters+0x4>)
   1a626:	4770      	bx	lr
   1a628:	0002b0fc 	.word	0x0002b0fc

0001a62c <qspi_wait_for_completion.isra.0>:
	if (res == NRFX_SUCCESS) {
   1a62c:	4b05      	ldr	r3, [pc, #20]	; (1a644 <qspi_wait_for_completion.isra.0+0x18>)
   1a62e:	4299      	cmp	r1, r3
   1a630:	d106      	bne.n	1a640 <qspi_wait_for_completion.isra.0+0x14>
   1a632:	f04f 32ff 	mov.w	r2, #4294967295
   1a636:	f04f 33ff 	mov.w	r3, #4294967295
   1a63a:	3030      	adds	r0, #48	; 0x30
   1a63c:	f005 bac4 	b.w	1fbc8 <z_impl_k_sem_take>
}
   1a640:	4770      	bx	lr
   1a642:	bf00      	nop
   1a644:	0bad0000 	.word	0x0bad0000

0001a648 <qspi_device_init>:
{
   1a648:	b570      	push	{r4, r5, r6, lr}
	struct qspi_nor_data *dev_data = dev->data;
   1a64a:	6905      	ldr	r5, [r0, #16]
{
   1a64c:	4604      	mov	r4, r0
	if (!qspi_initialized) {
   1a64e:	4e0f      	ldr	r6, [pc, #60]	; (1a68c <qspi_device_init+0x44>)
	qspi_lock(dev);
   1a650:	4628      	mov	r0, r5
   1a652:	f00d fb0d 	bl	27c70 <qspi_lock.isra.0>
	k_sem_give(&dev_data->count);
   1a656:	f105 0048 	add.w	r0, r5, #72	; 0x48
   1a65a:	f00d faf2 	bl	27c42 <k_sem_give>
	if (!qspi_initialized) {
   1a65e:	7833      	ldrb	r3, [r6, #0]
   1a660:	b98b      	cbnz	r3, 1a686 <qspi_device_init+0x3e>
		res = nrfx_qspi_init(&dev_config->nrfx_cfg,
   1a662:	462a      	mov	r2, r5
   1a664:	490a      	ldr	r1, [pc, #40]	; (1a690 <qspi_device_init+0x48>)
   1a666:	6860      	ldr	r0, [r4, #4]
   1a668:	f003 f86a 	bl	1d740 <nrfx_qspi_init>
		ret = qspi_get_zephyr_ret_code(res);
   1a66c:	f7ff ffc4 	bl	1a5f8 <qspi_get_zephyr_ret_code>
		qspi_initialized = (ret == 0);
   1a670:	fab0 f380 	clz	r3, r0
   1a674:	4605      	mov	r5, r0
   1a676:	095b      	lsrs	r3, r3, #5
   1a678:	7033      	strb	r3, [r6, #0]
	k_sem_give(&dev_data->sem);
   1a67a:	6920      	ldr	r0, [r4, #16]
   1a67c:	3018      	adds	r0, #24
   1a67e:	f00d fae0 	bl	27c42 <k_sem_give>
}
   1a682:	4628      	mov	r0, r5
   1a684:	bd70      	pop	{r4, r5, r6, pc}
	int ret = 0;
   1a686:	2500      	movs	r5, #0
   1a688:	e7f7      	b.n	1a67a <qspi_device_init+0x32>
   1a68a:	bf00      	nop
   1a68c:	20021dc9 	.word	0x20021dc9
   1a690:	00027c47 	.word	0x00027c47

0001a694 <qspi_send_cmd>:
{
   1a694:	b570      	push	{r4, r5, r6, lr}
	if (cmd->tx_buf) {
   1a696:	684c      	ldr	r4, [r1, #4]
{
   1a698:	4605      	mov	r5, r0
   1a69a:	b088      	sub	sp, #32
	if (cmd->tx_buf) {
   1a69c:	b1ec      	cbz	r4, 1a6da <qspi_send_cmd+0x46>
		tx_buf = cmd->tx_buf->buf;
   1a69e:	e9d4 4300 	ldrd	r4, r3, [r4]
	if (cmd->rx_buf) {
   1a6a2:	6888      	ldr	r0, [r1, #8]
   1a6a4:	b1d8      	cbz	r0, 1a6de <qspi_send_cmd+0x4a>
		rx_len = cmd->rx_buf->len;
   1a6a6:	e9d0 6000 	ldrd	r6, r0, [r0]
	if ((rx_len != 0) && (tx_len != 0)) {
   1a6aa:	b1c8      	cbz	r0, 1a6e0 <qspi_send_cmd+0x4c>
   1a6ac:	b1c3      	cbz	r3, 1a6e0 <qspi_send_cmd+0x4c>
		if (rx_len != tx_len) {
   1a6ae:	4283      	cmp	r3, r0
   1a6b0:	d10f      	bne.n	1a6d2 <qspi_send_cmd+0x3e>
		xfer_len += tx_len;
   1a6b2:	3301      	adds	r3, #1
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
   1a6b4:	2b09      	cmp	r3, #9
		LOG_WRN("cinstr %02x transfer too long: %zu",
   1a6b6:	7809      	ldrb	r1, [r1, #0]
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
   1a6b8:	d915      	bls.n	1a6e6 <qspi_send_cmd+0x52>
		LOG_WRN("cinstr %02x transfer too long: %zu",
   1a6ba:	e9cd 1303 	strd	r1, r3, [sp, #12]
   1a6be:	4b1a      	ldr	r3, [pc, #104]	; (1a728 <qspi_send_cmd+0x94>)
   1a6c0:	2202      	movs	r2, #2
   1a6c2:	9302      	str	r3, [sp, #8]
   1a6c4:	2300      	movs	r3, #0
   1a6c6:	4919      	ldr	r1, [pc, #100]	; (1a72c <qspi_send_cmd+0x98>)
   1a6c8:	4618      	mov	r0, r3
   1a6ca:	e9cd 3300 	strd	r3, r3, [sp]
   1a6ce:	f00d fac0 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
}
   1a6d2:	f06f 0015 	mvn.w	r0, #21
   1a6d6:	b008      	add	sp, #32
   1a6d8:	bd70      	pop	{r4, r5, r6, pc}
	size_t tx_len = 0;
   1a6da:	4623      	mov	r3, r4
   1a6dc:	e7e1      	b.n	1a6a2 <qspi_send_cmd+0xe>
	void *rx_buf = NULL;
   1a6de:	4606      	mov	r6, r0
		xfer_len += tx_len + rx_len;
   1a6e0:	3301      	adds	r3, #1
   1a6e2:	4403      	add	r3, r0
   1a6e4:	e7e6      	b.n	1a6b4 <qspi_send_cmd+0x20>
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
   1a6e6:	f88d 3019 	strb.w	r3, [sp, #25]
   1a6ea:	f240 1301 	movw	r3, #257	; 0x101
   1a6ee:	f8ad 301a 	strh.w	r3, [sp, #26]
   1a6f2:	2300      	movs	r3, #0
	qspi_lock(dev);
   1a6f4:	6928      	ldr	r0, [r5, #16]
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
   1a6f6:	f88d 301c 	strb.w	r3, [sp, #28]
   1a6fa:	f88d 1018 	strb.w	r1, [sp, #24]
   1a6fe:	f88d 201d 	strb.w	r2, [sp, #29]
	qspi_lock(dev);
   1a702:	f00d fab5 	bl	27c70 <qspi_lock.isra.0>
	int res = nrfx_qspi_cinstr_xfer(&cinstr_cfg, tx_buf, rx_buf);
   1a706:	4621      	mov	r1, r4
   1a708:	4632      	mov	r2, r6
   1a70a:	a806      	add	r0, sp, #24
   1a70c:	f003 f90a 	bl	1d924 <nrfx_qspi_cinstr_xfer>
   1a710:	4604      	mov	r4, r0
	k_sem_give(&dev_data->sem);
   1a712:	6928      	ldr	r0, [r5, #16]
   1a714:	3018      	adds	r0, #24
   1a716:	f00d fa94 	bl	27c42 <k_sem_give>
	return qspi_get_zephyr_ret_code(res);
   1a71a:	4620      	mov	r0, r4
}
   1a71c:	b008      	add	sp, #32
   1a71e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return qspi_get_zephyr_ret_code(res);
   1a722:	f7ff bf69 	b.w	1a5f8 <qspi_get_zephyr_ret_code>
   1a726:	bf00      	nop
   1a728:	0002f3bc 	.word	0x0002f3bc
   1a72c:	0002a4cc 	.word	0x0002a4cc

0001a730 <qspi_device_uninit>:
{
   1a730:	b538      	push	{r3, r4, r5, lr}
   1a732:	4604      	mov	r4, r0
	qspi_lock(dev);
   1a734:	6900      	ldr	r0, [r0, #16]
   1a736:	f00d fa9b 	bl	27c70 <qspi_lock.isra.0>
	struct qspi_nor_data *dev_data = dev->data;
   1a73a:	6925      	ldr	r5, [r4, #16]
   1a73c:	2200      	movs	r2, #0
   1a73e:	2300      	movs	r3, #0
   1a740:	f105 0048 	add.w	r0, r5, #72	; 0x48
   1a744:	f005 fa40 	bl	1fbc8 <z_impl_k_sem_take>
	if (last) {
   1a748:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1a74a:	b94b      	cbnz	r3, 1a760 <qspi_device_uninit+0x30>
		while (nrfx_qspi_mem_busy_check() != NRFX_SUCCESS) {
   1a74c:	4d0a      	ldr	r5, [pc, #40]	; (1a778 <qspi_device_uninit+0x48>)
   1a74e:	f003 f94b 	bl	1d9e8 <nrfx_qspi_mem_busy_check>
   1a752:	42a8      	cmp	r0, r5
   1a754:	d10a      	bne.n	1a76c <qspi_device_uninit+0x3c>
		nrfx_qspi_uninit();
   1a756:	f003 f969 	bl	1da2c <nrfx_qspi_uninit>
		qspi_initialized = false;
   1a75a:	2200      	movs	r2, #0
   1a75c:	4b07      	ldr	r3, [pc, #28]	; (1a77c <qspi_device_uninit+0x4c>)
   1a75e:	701a      	strb	r2, [r3, #0]
	k_sem_give(&dev_data->sem);
   1a760:	6920      	ldr	r0, [r4, #16]
}
   1a762:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	k_sem_give(&dev_data->sem);
   1a766:	3018      	adds	r0, #24
   1a768:	f00d ba6b 	b.w	27c42 <k_sem_give>
	return z_impl_k_sleep(timeout);
   1a76c:	2100      	movs	r1, #0
   1a76e:	f240 6067 	movw	r0, #1639	; 0x667
   1a772:	f007 f8d9 	bl	21928 <z_impl_k_sleep>
   1a776:	e7ea      	b.n	1a74e <qspi_device_uninit+0x1e>
   1a778:	0bad0000 	.word	0x0bad0000
   1a77c:	20021dc9 	.word	0x20021dc9

0001a780 <qspi_nor_read>:
{
   1a780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a784:	4681      	mov	r9, r0
   1a786:	460e      	mov	r6, r1
   1a788:	461c      	mov	r4, r3
	if (!dest) {
   1a78a:	4690      	mov	r8, r2
{
   1a78c:	b08b      	sub	sp, #44	; 0x2c
	if (!dest) {
   1a78e:	b1aa      	cbz	r2, 1a7bc <qspi_nor_read+0x3c>
	if (!size) {
   1a790:	2b00      	cmp	r3, #0
   1a792:	f000 809f 	beq.w	1a8d4 <qspi_nor_read+0x154>
	if (addr < 0 ||
   1a796:	2900      	cmp	r1, #0
	const struct qspi_nor_config *params = dev->config;
   1a798:	6842      	ldr	r2, [r0, #4]
	if (addr < 0 ||
   1a79a:	db03      	blt.n	1a7a4 <qspi_nor_read+0x24>
   1a79c:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
   1a79e:	18cb      	adds	r3, r1, r3
	if (addr < 0 ||
   1a7a0:	4293      	cmp	r3, r2
   1a7a2:	d911      	bls.n	1a7c8 <qspi_nor_read+0x48>
		LOG_ERR("read error: address or size "
   1a7a4:	4b4c      	ldr	r3, [pc, #304]	; (1a8d8 <qspi_nor_read+0x158>)
   1a7a6:	2201      	movs	r2, #1
   1a7a8:	9302      	str	r3, [sp, #8]
   1a7aa:	2300      	movs	r3, #0
   1a7ac:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1a7b0:	4618      	mov	r0, r3
   1a7b2:	e9cd 3300 	strd	r3, r3, [sp]
   1a7b6:	4949      	ldr	r1, [pc, #292]	; (1a8dc <qspi_nor_read+0x15c>)
   1a7b8:	f00d fa4b 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1a7bc:	f06f 0515 	mvn.w	r5, #21
}
   1a7c0:	4628      	mov	r0, r5
   1a7c2:	b00b      	add	sp, #44	; 0x2c
   1a7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	int rc = qspi_device_init(dev);
   1a7c8:	f7ff ff3e 	bl	1a648 <qspi_device_init>
	if (rc != 0) {
   1a7cc:	4605      	mov	r5, r0
   1a7ce:	2800      	cmp	r0, #0
   1a7d0:	d17c      	bne.n	1a8cc <qspi_nor_read+0x14c>
	qspi_lock(dev);
   1a7d2:	4275      	negs	r5, r6
   1a7d4:	f005 0503 	and.w	r5, r5, #3
   1a7d8:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a7dc:	f00d fa48 	bl	27c70 <qspi_lock.isra.0>
	if (flash_prefix > size) {
   1a7e0:	42a5      	cmp	r5, r4
   1a7e2:	bf28      	it	cs
   1a7e4:	4625      	movcs	r5, r4
	off_t dest_prefix = (WORD_SIZE - (off_t)dptr % WORD_SIZE) % WORD_SIZE;
   1a7e6:	f1d8 0300 	rsbs	r3, r8, #0
   1a7ea:	f003 0303 	and.w	r3, r3, #3
   1a7ee:	f008 0703 	and.w	r7, r8, #3
   1a7f2:	bf58      	it	pl
   1a7f4:	425f      	negpl	r7, r3
   1a7f6:	427f      	negs	r7, r7
   1a7f8:	f007 0703 	and.w	r7, r7, #3
   1a7fc:	42a7      	cmp	r7, r4
   1a7fe:	bf28      	it	cs
   1a800:	4627      	movcs	r7, r4
	off_t flash_suffix = (size - flash_prefix) % WORD_SIZE;
   1a802:	1b63      	subs	r3, r4, r5
			    (size - dest_prefix) % WORD_SIZE;
   1a804:	1be4      	subs	r4, r4, r7
   1a806:	f024 0403 	bic.w	r4, r4, #3
	off_t flash_middle = size - flash_prefix - flash_suffix;
   1a80a:	f023 0a03 	bic.w	sl, r3, #3
	if (flash_middle > dest_middle) {
   1a80e:	45a2      	cmp	sl, r4
		flash_suffix = size - flash_prefix - flash_middle;
   1a810:	bfc8      	it	gt
   1a812:	46a2      	movgt	sl, r4
   1a814:	f003 0b03 	and.w	fp, r3, #3
   1a818:	bfc8      	it	gt
   1a81a:	eba3 0b04 	subgt.w	fp, r3, r4
	if (flash_middle != 0) {
   1a81e:	f1ba 0f00 	cmp.w	sl, #0
   1a822:	d019      	beq.n	1a858 <qspi_nor_read+0xd8>
		res = nrfx_qspi_read(dptr + dest_prefix, flash_middle,
   1a824:	eb08 0307 	add.w	r3, r8, r7
   1a828:	1972      	adds	r2, r6, r5
   1a82a:	4651      	mov	r1, sl
   1a82c:	4618      	mov	r0, r3
   1a82e:	9307      	str	r3, [sp, #28]
   1a830:	f00d fed9 	bl	285e6 <nrfx_qspi_read>
   1a834:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1a836:	4601      	mov	r1, r0
   1a838:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a83c:	f7ff fef6 	bl	1a62c <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1a840:	4a27      	ldr	r2, [pc, #156]	; (1a8e0 <qspi_nor_read+0x160>)
   1a842:	4294      	cmp	r4, r2
   1a844:	d139      	bne.n	1a8ba <qspi_nor_read+0x13a>
		if (flash_prefix != dest_prefix) {
   1a846:	42bd      	cmp	r5, r7
   1a848:	d006      	beq.n	1a858 <qspi_nor_read+0xd8>
__ssp_bos_icheck3(memmove, void *, const void *)
   1a84a:	9b07      	ldr	r3, [sp, #28]
   1a84c:	4652      	mov	r2, sl
   1a84e:	4619      	mov	r1, r3
   1a850:	eb08 0005 	add.w	r0, r8, r5
   1a854:	f00e fe5f 	bl	29516 <memmove>
	if (flash_prefix != 0) {
   1a858:	b1ad      	cbz	r5, 1a886 <qspi_nor_read+0x106>
				     (WORD_SIZE - flash_prefix));
   1a85a:	f1c5 0704 	rsb	r7, r5, #4
		res = nrfx_qspi_read(buf, WORD_SIZE, addr -
   1a85e:	2104      	movs	r1, #4
   1a860:	1bf2      	subs	r2, r6, r7
   1a862:	a808      	add	r0, sp, #32
   1a864:	f00d febf 	bl	285e6 <nrfx_qspi_read>
   1a868:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1a86a:	4601      	mov	r1, r0
   1a86c:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a870:	f7ff fedc 	bl	1a62c <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1a874:	4b1a      	ldr	r3, [pc, #104]	; (1a8e0 <qspi_nor_read+0x160>)
   1a876:	429c      	cmp	r4, r3
   1a878:	d11f      	bne.n	1a8ba <qspi_nor_read+0x13a>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1a87a:	ab08      	add	r3, sp, #32
   1a87c:	462a      	mov	r2, r5
   1a87e:	4640      	mov	r0, r8
   1a880:	19d9      	adds	r1, r3, r7
   1a882:	f00e fe28 	bl	294d6 <memcpy>
	if (flash_suffix != 0) {
   1a886:	f1bb 0f00 	cmp.w	fp, #0
   1a88a:	d015      	beq.n	1a8b8 <qspi_nor_read+0x138>
				     addr + flash_prefix + flash_middle);
   1a88c:	1972      	adds	r2, r6, r5
		res = nrfx_qspi_read(buf, WORD_SIZE * 2,
   1a88e:	2108      	movs	r1, #8
   1a890:	4452      	add	r2, sl
   1a892:	a808      	add	r0, sp, #32
   1a894:	f00d fea7 	bl	285e6 <nrfx_qspi_read>
   1a898:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1a89a:	4601      	mov	r1, r0
   1a89c:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a8a0:	f7ff fec4 	bl	1a62c <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1a8a4:	4b0e      	ldr	r3, [pc, #56]	; (1a8e0 <qspi_nor_read+0x160>)
   1a8a6:	429c      	cmp	r4, r3
   1a8a8:	d107      	bne.n	1a8ba <qspi_nor_read+0x13a>
		memcpy(dptr + flash_prefix + flash_middle, buf, flash_suffix);
   1a8aa:	eb0a 0005 	add.w	r0, sl, r5
   1a8ae:	465a      	mov	r2, fp
   1a8b0:	a908      	add	r1, sp, #32
   1a8b2:	4440      	add	r0, r8
   1a8b4:	f00e fe0f 	bl	294d6 <memcpy>
	return res;
   1a8b8:	4c09      	ldr	r4, [pc, #36]	; (1a8e0 <qspi_nor_read+0x160>)
	k_sem_give(&dev_data->sem);
   1a8ba:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a8be:	3018      	adds	r0, #24
   1a8c0:	f00d f9bf 	bl	27c42 <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
   1a8c4:	4620      	mov	r0, r4
   1a8c6:	f7ff fe97 	bl	1a5f8 <qspi_get_zephyr_ret_code>
   1a8ca:	4605      	mov	r5, r0
	qspi_device_uninit(dev);
   1a8cc:	4648      	mov	r0, r9
   1a8ce:	f7ff ff2f 	bl	1a730 <qspi_device_uninit>
	return rc;
   1a8d2:	e775      	b.n	1a7c0 <qspi_nor_read+0x40>
		return 0;
   1a8d4:	461d      	mov	r5, r3
   1a8d6:	e773      	b.n	1a7c0 <qspi_nor_read+0x40>
   1a8d8:	0002f3df 	.word	0x0002f3df
   1a8dc:	0002a4cc 	.word	0x0002a4cc
   1a8e0:	0bad0000 	.word	0x0bad0000

0001a8e4 <qspi_nor_init>:

#if NRF_CLOCK_HAS_HFCLK192M
NRF_STATIC_INLINE
void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) &
   1a8e4:	2202      	movs	r2, #2
{
   1a8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a8ea:	4b64      	ldr	r3, [pc, #400]	; (1aa7c <qspi_nor_init+0x198>)
   1a8ec:	b090      	sub	sp, #64	; 0x40
   1a8ee:	f8c3 25b8 	str.w	r2, [r3, #1464]	; 0x5b8
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1a8f2:	6843      	ldr	r3, [r0, #4]
{
   1a8f4:	4605      	mov	r5, r0
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1a8f6:	6a1e      	ldr	r6, [r3, #32]
	ret = pinctrl_lookup_state(config, id, &state);
   1a8f8:	2100      	movs	r1, #0
   1a8fa:	4630      	mov	r0, r6
   1a8fc:	aa0d      	add	r2, sp, #52	; 0x34
   1a8fe:	f00d fc9c 	bl	2823a <pinctrl_lookup_state>
	if (ret < 0) {
   1a902:	1e04      	subs	r4, r0, #0
   1a904:	db35      	blt.n	1a972 <qspi_nor_init+0x8e>
	return pinctrl_apply_state_direct(config, state);
   1a906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1a908:	6832      	ldr	r2, [r6, #0]
   1a90a:	7919      	ldrb	r1, [r3, #4]
   1a90c:	6818      	ldr	r0, [r3, #0]
   1a90e:	f00d fca7 	bl	28260 <pinctrl_configure_pins>
	if (ret < 0) {
   1a912:	1e04      	subs	r4, r0, #0
   1a914:	db2d      	blt.n	1a972 <qspi_nor_init+0x8e>
	IRQ_CONNECT(DT_IRQN(QSPI_NODE), DT_IRQ(QSPI_NODE, priority),
   1a916:	2200      	movs	r2, #0
   1a918:	2101      	movs	r1, #1
   1a91a:	202b      	movs	r0, #43	; 0x2b
   1a91c:	f7f5 fab8 	bl	fe90 <z_arm_irq_priority_set>
	const struct qspi_nor_config *dev_config = dev->config;
   1a920:	686e      	ldr	r6, [r5, #4]
	nrfx_err_t res = nrfx_qspi_init(&dev_config->nrfx_cfg,
   1a922:	692a      	ldr	r2, [r5, #16]
   1a924:	4630      	mov	r0, r6
   1a926:	4956      	ldr	r1, [pc, #344]	; (1aa80 <qspi_nor_init+0x19c>)
   1a928:	f002 ff0a 	bl	1d740 <nrfx_qspi_init>
	int ret = qspi_get_zephyr_ret_code(res);
   1a92c:	f7ff fe64 	bl	1a5f8 <qspi_get_zephyr_ret_code>
	if (ret < 0) {
   1a930:	1e04      	subs	r4, r0, #0
   1a932:	db1e      	blt.n	1a972 <qspi_nor_init+0x8e>
		bool qe_value = (prot_if->writeoc == NRF_QSPI_WRITEOC_PP4IO) ||
   1a934:	7af3      	ldrb	r3, [r6, #11]
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
   1a936:	3b02      	subs	r3, #2
   1a938:	2b01      	cmp	r3, #1
   1a93a:	d91e      	bls.n	1a97a <qspi_nor_init+0x96>
				(prot_if->writeoc == NRF_QSPI_WRITEOC_PP4O)  ||
   1a93c:	f896 800a 	ldrb.w	r8, [r6, #10]
   1a940:	f1a8 0803 	sub.w	r8, r8, #3
   1a944:	f1b8 0f01 	cmp.w	r8, #1
   1a948:	bf8c      	ite	hi
   1a94a:	f04f 0800 	movhi.w	r8, #0
   1a94e:	f04f 0801 	movls.w	r8, #1
		ret = qspi_rdsr(dev, sr_num);
   1a952:	4628      	mov	r0, r5
   1a954:	f00d f9ae 	bl	27cb4 <qspi_rdsr.constprop.0>
		if (ret < 0) {
   1a958:	1e04      	subs	r4, r0, #0
   1a95a:	da11      	bge.n	1a980 <qspi_nor_init+0x9c>
			LOG_ERR("RDSR failed: %d", ret);
   1a95c:	4b49      	ldr	r3, [pc, #292]	; (1aa84 <qspi_nor_init+0x1a0>)
   1a95e:	2201      	movs	r2, #1
   1a960:	9302      	str	r3, [sp, #8]
   1a962:	2300      	movs	r3, #0
   1a964:	4948      	ldr	r1, [pc, #288]	; (1aa88 <qspi_nor_init+0x1a4>)
   1a966:	4618      	mov	r0, r3
   1a968:	e9cd 3300 	strd	r3, r3, [sp]
   1a96c:	9403      	str	r4, [sp, #12]
   1a96e:	f00d f970 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
}
   1a972:	4620      	mov	r0, r4
   1a974:	b010      	add	sp, #64	; 0x40
   1a976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
   1a97a:	f04f 0801 	mov.w	r8, #1
   1a97e:	e7e8      	b.n	1a952 <qspi_nor_init+0x6e>
		uint8_t sr = (uint8_t)ret;
   1a980:	b2e2      	uxtb	r2, r4
		if (qe_state != qe_value) {
   1a982:	f3c4 1480 	ubfx	r4, r4, #6, #1
   1a986:	45a0      	cmp	r8, r4
   1a988:	ae0a      	add	r6, sp, #40	; 0x28
   1a98a:	af0b      	add	r7, sp, #44	; 0x2c
   1a98c:	d02f      	beq.n	1a9ee <qspi_nor_init+0x10a>
	uint8_t sr_array[2] = {0};
   1a98e:	2300      	movs	r3, #0
			sr ^= qe_mask;
   1a990:	f082 0240 	eor.w	r2, r2, #64	; 0x40
	uint8_t sr_array[2] = {0};
   1a994:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
		sr_array[0] = sr_val;
   1a998:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	const struct qspi_buf sr_buf = {
   1a99c:	2201      	movs	r2, #1
	ret = qspi_send_cmd(dev, &cmd, true);
   1a99e:	4628      	mov	r0, r5
   1a9a0:	a90d      	add	r1, sp, #52	; 0x34
	struct qspi_cmd cmd = {
   1a9a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
	const struct qspi_buf sr_buf = {
   1a9a6:	960b      	str	r6, [sp, #44]	; 0x2c
	struct qspi_cmd cmd = {
   1a9a8:	930f      	str	r3, [sp, #60]	; 0x3c
   1a9aa:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
   1a9ae:	970e      	str	r7, [sp, #56]	; 0x38
	ret = qspi_send_cmd(dev, &cmd, true);
   1a9b0:	f7ff fe70 	bl	1a694 <qspi_send_cmd>
	if (ret == 0) {
   1a9b4:	1e04      	subs	r4, r0, #0
   1a9b6:	d013      	beq.n	1a9e0 <qspi_nor_init+0xfc>
		if (ret < 0) {
   1a9b8:	dadb      	bge.n	1a972 <qspi_nor_init+0x8e>
			LOG_ERR("QE %s failed: %d", qe_value ? "set" : "clear",
   1a9ba:	4a34      	ldr	r2, [pc, #208]	; (1aa8c <qspi_nor_init+0x1a8>)
   1a9bc:	4b34      	ldr	r3, [pc, #208]	; (1aa90 <qspi_nor_init+0x1ac>)
   1a9be:	4932      	ldr	r1, [pc, #200]	; (1aa88 <qspi_nor_init+0x1a4>)
   1a9c0:	f1b8 0f00 	cmp.w	r8, #0
   1a9c4:	bf18      	it	ne
   1a9c6:	4613      	movne	r3, r2
   1a9c8:	e9cd 3403 	strd	r3, r4, [sp, #12]
   1a9cc:	4b31      	ldr	r3, [pc, #196]	; (1aa94 <qspi_nor_init+0x1b0>)
   1a9ce:	2201      	movs	r2, #1
   1a9d0:	9302      	str	r3, [sp, #8]
   1a9d2:	2300      	movs	r3, #0
   1a9d4:	4618      	mov	r0, r3
   1a9d6:	e9cd 3300 	strd	r3, r3, [sp]
   1a9da:	f00d f93a 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
	if (ret != 0) {
   1a9de:	e7c8      	b.n	1a972 <qspi_nor_init+0x8e>
		ret = qspi_rdsr(dev, 1);
   1a9e0:	4628      	mov	r0, r5
   1a9e2:	f00d f967 	bl	27cb4 <qspi_rdsr.constprop.0>
		 && ((ret & SPI_NOR_WIP_BIT) != 0U));
   1a9e6:	1e04      	subs	r4, r0, #0
   1a9e8:	dbe7      	blt.n	1a9ba <qspi_nor_init+0xd6>
   1a9ea:	07e3      	lsls	r3, r4, #31
   1a9ec:	d4f8      	bmi.n	1a9e0 <qspi_nor_init+0xfc>
	qspi_device_uninit(dev);
   1a9ee:	4628      	mov	r0, r5
   1a9f0:	f7ff fe9e 	bl	1a730 <qspi_device_uninit>
	const struct qspi_cmd cmd = {
   1a9f4:	2403      	movs	r4, #3
   1a9f6:	2300      	movs	r3, #0
   1a9f8:	e9cd 430c 	strd	r4, r3, [sp, #48]	; 0x30
   1a9fc:	930e      	str	r3, [sp, #56]	; 0x38
   1a9fe:	239f      	movs	r3, #159	; 0x9f
	int ret = qspi_device_init(dev);
   1aa00:	4628      	mov	r0, r5
	const struct qspi_buf rx_buf = {
   1aa02:	960b      	str	r6, [sp, #44]	; 0x2c
	const struct qspi_cmd cmd = {
   1aa04:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
   1aa08:	970f      	str	r7, [sp, #60]	; 0x3c
	int ret = qspi_device_init(dev);
   1aa0a:	f7ff fe1d 	bl	1a648 <qspi_device_init>
	if (ret == 0) {
   1aa0e:	4602      	mov	r2, r0
   1aa10:	b128      	cbz	r0, 1aa1e <qspi_nor_init+0x13a>
	qspi_device_uninit(dev);
   1aa12:	4628      	mov	r0, r5
   1aa14:	f7ff fe8c 	bl	1a730 <qspi_device_uninit>
		return -ENODEV;
   1aa18:	f06f 0412 	mvn.w	r4, #18
   1aa1c:	e7a9      	b.n	1a972 <qspi_nor_init+0x8e>
		ret = qspi_send_cmd(dev, &cmd, false);
   1aa1e:	4628      	mov	r0, r5
   1aa20:	a90d      	add	r1, sp, #52	; 0x34
   1aa22:	f7ff fe37 	bl	1a694 <qspi_send_cmd>
   1aa26:	4607      	mov	r7, r0
	qspi_device_uninit(dev);
   1aa28:	4628      	mov	r0, r5
   1aa2a:	f7ff fe81 	bl	1a730 <qspi_device_uninit>
	if (ret != 0) {
   1aa2e:	2f00      	cmp	r7, #0
   1aa30:	d1f2      	bne.n	1aa18 <qspi_nor_init+0x134>
	const struct qspi_nor_config *qnc = dev->config;
   1aa32:	686d      	ldr	r5, [r5, #4]
	if (memcmp(qnc->id, id, SPI_NOR_MAX_ID_LEN) != 0) {
   1aa34:	4622      	mov	r2, r4
   1aa36:	4631      	mov	r1, r6
   1aa38:	f105 001c 	add.w	r0, r5, #28
   1aa3c:	f00e fd3b 	bl	294b6 <memcmp>
   1aa40:	4604      	mov	r4, r0
   1aa42:	2800      	cmp	r0, #0
   1aa44:	d095      	beq.n	1a972 <qspi_nor_init+0x8e>
		LOG_ERR("JEDEC id [%02x %02x %02x] expect [%02x %02x %02x]",
   1aa46:	7fab      	ldrb	r3, [r5, #30]
   1aa48:	2201      	movs	r2, #1
   1aa4a:	9308      	str	r3, [sp, #32]
   1aa4c:	7f6b      	ldrb	r3, [r5, #29]
   1aa4e:	4638      	mov	r0, r7
   1aa50:	9307      	str	r3, [sp, #28]
   1aa52:	7f2b      	ldrb	r3, [r5, #28]
   1aa54:	490c      	ldr	r1, [pc, #48]	; (1aa88 <qspi_nor_init+0x1a4>)
   1aa56:	9306      	str	r3, [sp, #24]
   1aa58:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   1aa5c:	9700      	str	r7, [sp, #0]
   1aa5e:	9305      	str	r3, [sp, #20]
   1aa60:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
   1aa64:	9304      	str	r3, [sp, #16]
   1aa66:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   1aa6a:	9303      	str	r3, [sp, #12]
   1aa6c:	4b0a      	ldr	r3, [pc, #40]	; (1aa98 <qspi_nor_init+0x1b4>)
   1aa6e:	e9cd 7301 	strd	r7, r3, [sp, #4]
   1aa72:	463b      	mov	r3, r7
   1aa74:	f00d f8ed 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
   1aa78:	e7ce      	b.n	1aa18 <qspi_nor_init+0x134>
   1aa7a:	bf00      	nop
   1aa7c:	40005000 	.word	0x40005000
   1aa80:	00027c47 	.word	0x00027c47
   1aa84:	0002f42e 	.word	0x0002f42e
   1aa88:	0002a4cc 	.word	0x0002a4cc
   1aa8c:	0002e06f 	.word	0x0002e06f
   1aa90:	0002f428 	.word	0x0002f428
   1aa94:	0002f43e 	.word	0x0002f43e
   1aa98:	0002f44f 	.word	0x0002f44f

0001aa9c <qspi_nor_erase>:
{
   1aa9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (addr < 0 ||
   1aaa0:	2900      	cmp	r1, #0
{
   1aaa2:	4606      	mov	r6, r0
   1aaa4:	4615      	mov	r5, r2
	const struct qspi_nor_config *params = dev->config;
   1aaa6:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
   1aaaa:	b087      	sub	sp, #28
	if (addr < 0 ||
   1aaac:	db05      	blt.n	1aaba <qspi_nor_erase+0x1e>
   1aaae:	f8da 3018 	ldr.w	r3, [sl, #24]
	    (addr + size) > params->size) {
   1aab2:	188a      	adds	r2, r1, r2
	if (addr < 0 ||
   1aab4:	429a      	cmp	r2, r3
	    (addr + size) > params->size) {
   1aab6:	4688      	mov	r8, r1
	if (addr < 0 ||
   1aab8:	d911      	bls.n	1aade <qspi_nor_erase+0x42>
		LOG_ERR("erase error: address or size "
   1aaba:	4b46      	ldr	r3, [pc, #280]	; (1abd4 <qspi_nor_erase+0x138>)
   1aabc:	e9cd 1503 	strd	r1, r5, [sp, #12]
   1aac0:	9302      	str	r3, [sp, #8]
   1aac2:	2300      	movs	r3, #0
   1aac4:	2201      	movs	r2, #1
   1aac6:	4618      	mov	r0, r3
   1aac8:	e9cd 3300 	strd	r3, r3, [sp]
   1aacc:	4942      	ldr	r1, [pc, #264]	; (1abd8 <qspi_nor_erase+0x13c>)
   1aace:	f00d f8c0 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
	int rv2 = qspi_nor_write_protection_set(dev, true);
   1aad2:	f06f 0415 	mvn.w	r4, #21
}
   1aad6:	4620      	mov	r0, r4
   1aad8:	b007      	add	sp, #28
   1aada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((addr % QSPI_SECTOR_SIZE) != 0) {
   1aade:	f3c1 020b 	ubfx	r2, r1, #0, #12
	if ((size == 0) || (size % QSPI_SECTOR_SIZE) != 0) {
   1aae2:	2d00      	cmp	r5, #0
   1aae4:	d0f5      	beq.n	1aad2 <qspi_nor_erase+0x36>
   1aae6:	f3c5 030b 	ubfx	r3, r5, #0, #12
   1aaea:	4313      	orrs	r3, r2
   1aaec:	d1f1      	bne.n	1aad2 <qspi_nor_erase+0x36>
	rv = qspi_device_init(dev);
   1aaee:	f7ff fdab 	bl	1a648 <qspi_device_init>
	if (rv != 0) {
   1aaf2:	4604      	mov	r4, r0
   1aaf4:	bb68      	cbnz	r0, 1ab52 <qspi_nor_erase+0xb6>
	qspi_trans_lock(dev);
   1aaf6:	6930      	ldr	r0, [r6, #16]
   1aaf8:	f00d f8c1 	bl	27c7e <qspi_trans_lock.isra.0>
	rv = qspi_nor_write_protection_set(dev, false);
   1aafc:	4621      	mov	r1, r4
   1aafe:	4630      	mov	r0, r6
   1ab00:	f00d f8c3 	bl	27c8a <qspi_nor_write_protection_set>
	if (rv != 0) {
   1ab04:	4604      	mov	r4, r0
   1ab06:	bb08      	cbnz	r0, 1ab4c <qspi_nor_erase+0xb0>
	qspi_lock(dev);
   1ab08:	6930      	ldr	r0, [r6, #16]
   1ab0a:	f00d f8b1 	bl	27c70 <qspi_lock.isra.0>
		if (res == NRFX_SUCCESS) {
   1ab0e:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 1abdc <qspi_nor_erase+0x140>
		if (size == params->size) {
   1ab12:	f8da 3018 	ldr.w	r3, [sl, #24]
   1ab16:	42ab      	cmp	r3, r5
   1ab18:	d11f      	bne.n	1ab5a <qspi_nor_erase+0xbe>
			res = nrfx_qspi_chip_erase();
   1ab1a:	f00d fd67 	bl	285ec <nrfx_qspi_chip_erase>
   1ab1e:	46a9      	mov	r9, r5
   1ab20:	4607      	mov	r7, r0
		qspi_wait_for_completion(dev, res);
   1ab22:	4639      	mov	r1, r7
   1ab24:	6930      	ldr	r0, [r6, #16]
   1ab26:	f7ff fd81 	bl	1a62c <qspi_wait_for_completion.isra.0>
		if (res == NRFX_SUCCESS) {
   1ab2a:	455f      	cmp	r7, fp
   1ab2c:	d141      	bne.n	1abb2 <qspi_nor_erase+0x116>
	while (size > 0) {
   1ab2e:	ebb5 0509 	subs.w	r5, r5, r9
			addr += adj;
   1ab32:	44c8      	add	r8, r9
	while (size > 0) {
   1ab34:	d1ed      	bne.n	1ab12 <qspi_nor_erase+0x76>
	k_sem_give(&dev_data->sem);
   1ab36:	6930      	ldr	r0, [r6, #16]
   1ab38:	3018      	adds	r0, #24
   1ab3a:	f00d f882 	bl	27c42 <k_sem_give>
	int rv2 = qspi_nor_write_protection_set(dev, true);
   1ab3e:	2101      	movs	r1, #1
   1ab40:	4630      	mov	r0, r6
   1ab42:	f00d f8a2 	bl	27c8a <qspi_nor_write_protection_set>
   1ab46:	2c00      	cmp	r4, #0
   1ab48:	bf08      	it	eq
   1ab4a:	4604      	moveq	r4, r0
	k_sem_give(&dev_data->trans);
   1ab4c:	6930      	ldr	r0, [r6, #16]
   1ab4e:	f00d f878 	bl	27c42 <k_sem_give>
	qspi_device_uninit(dev);
   1ab52:	4630      	mov	r0, r6
   1ab54:	f7ff fdec 	bl	1a730 <qspi_device_uninit>
	return rv;
   1ab58:	e7bd      	b.n	1aad6 <qspi_nor_erase+0x3a>
		} else if ((size >= QSPI_BLOCK_SIZE) &&
   1ab5a:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
   1ab5e:	d30a      	bcc.n	1ab76 <qspi_nor_erase+0xda>
			   QSPI_IS_BLOCK_ALIGNED(addr)) {
   1ab60:	fa1f f388 	uxth.w	r3, r8
		} else if ((size >= QSPI_BLOCK_SIZE) &&
   1ab64:	b953      	cbnz	r3, 1ab7c <qspi_nor_erase+0xe0>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
   1ab66:	4641      	mov	r1, r8
   1ab68:	2001      	movs	r0, #1
   1ab6a:	f002 ffc1 	bl	1daf0 <nrfx_qspi_erase>
			adj = QSPI_BLOCK_SIZE;
   1ab6e:	f44f 3980 	mov.w	r9, #65536	; 0x10000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
   1ab72:	4607      	mov	r7, r0
			adj = QSPI_BLOCK_SIZE;
   1ab74:	e7d5      	b.n	1ab22 <qspi_nor_erase+0x86>
		} else if ((size >= QSPI_SECTOR_SIZE) &&
   1ab76:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
   1ab7a:	d309      	bcc.n	1ab90 <qspi_nor_erase+0xf4>
			   QSPI_IS_SECTOR_ALIGNED(addr)) {
   1ab7c:	f3c8 000b 	ubfx	r0, r8, #0, #12
		} else if ((size >= QSPI_SECTOR_SIZE) &&
   1ab80:	b930      	cbnz	r0, 1ab90 <qspi_nor_erase+0xf4>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
   1ab82:	4641      	mov	r1, r8
   1ab84:	f002 ffb4 	bl	1daf0 <nrfx_qspi_erase>
			adj = QSPI_SECTOR_SIZE;
   1ab88:	f44f 5980 	mov.w	r9, #4096	; 0x1000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
   1ab8c:	4607      	mov	r7, r0
			adj = QSPI_SECTOR_SIZE;
   1ab8e:	e7c8      	b.n	1ab22 <qspi_nor_erase+0x86>
			LOG_ERR("unsupported at 0x%lx size %zu", (long)addr, size);
   1ab90:	4b13      	ldr	r3, [pc, #76]	; (1abe0 <qspi_nor_erase+0x144>)
   1ab92:	2201      	movs	r2, #1
   1ab94:	9302      	str	r3, [sp, #8]
   1ab96:	2300      	movs	r3, #0
   1ab98:	490f      	ldr	r1, [pc, #60]	; (1abd8 <qspi_nor_erase+0x13c>)
   1ab9a:	4618      	mov	r0, r3
   1ab9c:	e9cd 3300 	strd	r3, r3, [sp]
   1aba0:	e9cd 8503 	strd	r8, r5, [sp, #12]
   1aba4:	f00d f855 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
		qspi_wait_for_completion(dev, res);
   1aba8:	490e      	ldr	r1, [pc, #56]	; (1abe4 <qspi_nor_erase+0x148>)
   1abaa:	6930      	ldr	r0, [r6, #16]
   1abac:	f7ff fd3e 	bl	1a62c <qspi_wait_for_completion.isra.0>
			res = NRFX_ERROR_INVALID_PARAM;
   1abb0:	4f0c      	ldr	r7, [pc, #48]	; (1abe4 <qspi_nor_erase+0x148>)
			LOG_ERR("erase error at 0x%lx size %zu", (long)addr, size);
   1abb2:	4b0d      	ldr	r3, [pc, #52]	; (1abe8 <qspi_nor_erase+0x14c>)
   1abb4:	2201      	movs	r2, #1
   1abb6:	9302      	str	r3, [sp, #8]
   1abb8:	2300      	movs	r3, #0
   1abba:	e9cd 8503 	strd	r8, r5, [sp, #12]
   1abbe:	4618      	mov	r0, r3
   1abc0:	e9cd 3300 	strd	r3, r3, [sp]
   1abc4:	4904      	ldr	r1, [pc, #16]	; (1abd8 <qspi_nor_erase+0x13c>)
   1abc6:	f00d f844 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
			rv = qspi_get_zephyr_ret_code(res);
   1abca:	4638      	mov	r0, r7
   1abcc:	f7ff fd14 	bl	1a5f8 <qspi_get_zephyr_ret_code>
   1abd0:	4604      	mov	r4, r0
			break;
   1abd2:	e7b0      	b.n	1ab36 <qspi_nor_erase+0x9a>
   1abd4:	0002f481 	.word	0x0002f481
   1abd8:	0002a4cc 	.word	0x0002a4cc
   1abdc:	0bad0000 	.word	0x0bad0000
   1abe0:	0002f4cb 	.word	0x0002f4cb
   1abe4:	0bad0004 	.word	0x0bad0004
   1abe8:	0002f4e9 	.word	0x0002f4e9

0001abec <qspi_nor_write>:
{
   1abec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1abf0:	4605      	mov	r5, r0
   1abf2:	460f      	mov	r7, r1
   1abf4:	461e      	mov	r6, r3
	if (!src) {
   1abf6:	4690      	mov	r8, r2
{
   1abf8:	b088      	sub	sp, #32
	if (!src) {
   1abfa:	b1ca      	cbz	r2, 1ac30 <qspi_nor_write+0x44>
	if ((size == 0)
   1abfc:	b1c3      	cbz	r3, 1ac30 <qspi_nor_write+0x44>
	    || ((size > 4) && ((size % 4U) != 0))) {
   1abfe:	2b04      	cmp	r3, #4
   1ac00:	d901      	bls.n	1ac06 <qspi_nor_write+0x1a>
   1ac02:	079a      	lsls	r2, r3, #30
   1ac04:	d114      	bne.n	1ac30 <qspi_nor_write+0x44>
	if ((addr % 4U) != 0) {
   1ac06:	07bb      	lsls	r3, r7, #30
   1ac08:	d112      	bne.n	1ac30 <qspi_nor_write+0x44>
	if (addr < 0 ||
   1ac0a:	2f00      	cmp	r7, #0
	const struct qspi_nor_config *params = dev->config;
   1ac0c:	686a      	ldr	r2, [r5, #4]
	if (addr < 0 ||
   1ac0e:	db03      	blt.n	1ac18 <qspi_nor_write+0x2c>
   1ac10:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
   1ac12:	19bb      	adds	r3, r7, r6
	if (addr < 0 ||
   1ac14:	4293      	cmp	r3, r2
   1ac16:	d911      	bls.n	1ac3c <qspi_nor_write+0x50>
		LOG_ERR("write error: address or size "
   1ac18:	4b40      	ldr	r3, [pc, #256]	; (1ad1c <qspi_nor_write+0x130>)
   1ac1a:	2201      	movs	r2, #1
   1ac1c:	9302      	str	r3, [sp, #8]
   1ac1e:	2300      	movs	r3, #0
   1ac20:	e9cd 7603 	strd	r7, r6, [sp, #12]
   1ac24:	4618      	mov	r0, r3
   1ac26:	e9cd 3300 	strd	r3, r3, [sp]
   1ac2a:	493d      	ldr	r1, [pc, #244]	; (1ad20 <qspi_nor_write+0x134>)
   1ac2c:	f00d f811 	bl	27c52 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1ac30:	f06f 0415 	mvn.w	r4, #21
}
   1ac34:	4620      	mov	r0, r4
   1ac36:	b008      	add	sp, #32
   1ac38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	int rc = qspi_device_init(dev);
   1ac3c:	4628      	mov	r0, r5
   1ac3e:	f7ff fd03 	bl	1a648 <qspi_device_init>
	if (rc != 0) {
   1ac42:	4604      	mov	r4, r0
   1ac44:	2800      	cmp	r0, #0
   1ac46:	d160      	bne.n	1ad0a <qspi_nor_write+0x11e>
	qspi_trans_lock(dev);
   1ac48:	6928      	ldr	r0, [r5, #16]
   1ac4a:	f00d f818 	bl	27c7e <qspi_trans_lock.isra.0>
	res = qspi_nor_write_protection_set(dev, false);
   1ac4e:	4621      	mov	r1, r4
   1ac50:	4628      	mov	r0, r5
   1ac52:	f00d f81a 	bl	27c8a <qspi_nor_write_protection_set>
   1ac56:	4604      	mov	r4, r0
	qspi_lock(dev);
   1ac58:	6928      	ldr	r0, [r5, #16]
   1ac5a:	f00d f809 	bl	27c70 <qspi_lock.isra.0>
	if (!res) {
   1ac5e:	2c00      	cmp	r4, #0
   1ac60:	d140      	bne.n	1ace4 <qspi_nor_write+0xf8>
		if (size < 4U) {
   1ac62:	2e03      	cmp	r6, #3
   1ac64:	d81c      	bhi.n	1aca0 <qspi_nor_write+0xb4>
	res = nrfx_qspi_read(buf, sizeof(buf), addr);
   1ac66:	463a      	mov	r2, r7
   1ac68:	2104      	movs	r1, #4
   1ac6a:	a807      	add	r0, sp, #28
   1ac6c:	f00d fcbb 	bl	285e6 <nrfx_qspi_read>
   1ac70:	4604      	mov	r4, r0
	qspi_wait_for_completion(dev, res);
   1ac72:	4601      	mov	r1, r0
   1ac74:	6928      	ldr	r0, [r5, #16]
   1ac76:	f7ff fcd9 	bl	1a62c <qspi_wait_for_completion.isra.0>
	if (res == NRFX_SUCCESS) {
   1ac7a:	4b2a      	ldr	r3, [pc, #168]	; (1ad24 <qspi_nor_write+0x138>)
   1ac7c:	429c      	cmp	r4, r3
   1ac7e:	d131      	bne.n	1ace4 <qspi_nor_write+0xf8>
		memcpy(buf, sptr, slen);
   1ac80:	4632      	mov	r2, r6
   1ac82:	4641      	mov	r1, r8
   1ac84:	a807      	add	r0, sp, #28
   1ac86:	f00e fc26 	bl	294d6 <memcpy>
		res = nrfx_qspi_write(buf, sizeof(buf), addr);
   1ac8a:	463a      	mov	r2, r7
   1ac8c:	2104      	movs	r1, #4
   1ac8e:	a807      	add	r0, sp, #28
			res = nrfx_qspi_write(src, size, addr);
   1ac90:	f00d fca6 	bl	285e0 <nrfx_qspi_write>
   1ac94:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
   1ac96:	4601      	mov	r1, r0
   1ac98:	6928      	ldr	r0, [r5, #16]
   1ac9a:	f7ff fcc7 	bl	1a62c <qspi_wait_for_completion.isra.0>
   1ac9e:	e021      	b.n	1ace4 <qspi_nor_write+0xf8>
   1aca0:	f008 4360 	and.w	r3, r8, #3758096384	; 0xe0000000
		} else if (!nrfx_is_in_ram(src)) {
   1aca4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1aca8:	d033      	beq.n	1ad12 <qspi_nor_write+0x126>
			if (res == NRFX_SUCCESS) {
   1acaa:	f8df a078 	ldr.w	sl, [pc, #120]	; 1ad24 <qspi_nor_write+0x138>
			size_t len = MIN(slen, sizeof(buf));
   1acae:	2e04      	cmp	r6, #4
   1acb0:	46b1      	mov	r9, r6
   1acb2:	bf28      	it	cs
   1acb4:	f04f 0904 	movcs.w	r9, #4
			memcpy(buf, sp, len);
   1acb8:	4641      	mov	r1, r8
   1acba:	464a      	mov	r2, r9
   1acbc:	a807      	add	r0, sp, #28
   1acbe:	f00e fc0a 	bl	294d6 <memcpy>
			res = nrfx_qspi_write(buf, sizeof(buf), addr);
   1acc2:	463a      	mov	r2, r7
   1acc4:	2104      	movs	r1, #4
   1acc6:	a807      	add	r0, sp, #28
   1acc8:	f00d fc8a 	bl	285e0 <nrfx_qspi_write>
   1accc:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
   1acce:	4601      	mov	r1, r0
   1acd0:	6928      	ldr	r0, [r5, #16]
   1acd2:	f7ff fcab 	bl	1a62c <qspi_wait_for_completion.isra.0>
			if (res == NRFX_SUCCESS) {
   1acd6:	4554      	cmp	r4, sl
   1acd8:	d104      	bne.n	1ace4 <qspi_nor_write+0xf8>
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
   1acda:	ebb6 0609 	subs.w	r6, r6, r9
				sp += len;
   1acde:	44c8      	add	r8, r9
				addr += len;
   1ace0:	444f      	add	r7, r9
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
   1ace2:	d1e4      	bne.n	1acae <qspi_nor_write+0xc2>
	k_sem_give(&dev_data->sem);
   1ace4:	6928      	ldr	r0, [r5, #16]
   1ace6:	3018      	adds	r0, #24
   1ace8:	f00c ffab 	bl	27c42 <k_sem_give>
	int res2 = qspi_nor_write_protection_set(dev, true);
   1acec:	2101      	movs	r1, #1
   1acee:	4628      	mov	r0, r5
   1acf0:	f00c ffcb 	bl	27c8a <qspi_nor_write_protection_set>
   1acf4:	4606      	mov	r6, r0
	k_sem_give(&dev_data->trans);
   1acf6:	6928      	ldr	r0, [r5, #16]
   1acf8:	f00c ffa3 	bl	27c42 <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
   1acfc:	2c00      	cmp	r4, #0
   1acfe:	bf14      	ite	ne
   1ad00:	4620      	movne	r0, r4
   1ad02:	4630      	moveq	r0, r6
   1ad04:	f7ff fc78 	bl	1a5f8 <qspi_get_zephyr_ret_code>
   1ad08:	4604      	mov	r4, r0
	qspi_device_uninit(dev);
   1ad0a:	4628      	mov	r0, r5
   1ad0c:	f7ff fd10 	bl	1a730 <qspi_device_uninit>
	return rc;
   1ad10:	e790      	b.n	1ac34 <qspi_nor_write+0x48>
			res = nrfx_qspi_write(src, size, addr);
   1ad12:	463a      	mov	r2, r7
   1ad14:	4631      	mov	r1, r6
   1ad16:	4640      	mov	r0, r8
   1ad18:	e7ba      	b.n	1ac90 <qspi_nor_write+0xa4>
   1ad1a:	bf00      	nop
   1ad1c:	0002f507 	.word	0x0002f507
   1ad20:	0002a4cc 	.word	0x0002a4cc
   1ad24:	0bad0000 	.word	0x0bad0000

0001ad28 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
   1ad28:	4b02      	ldr	r3, [pc, #8]	; (1ad34 <flash_nrf_pages_layout+0xc>)
   1ad2a:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
   1ad2c:	2301      	movs	r3, #1
   1ad2e:	6013      	str	r3, [r2, #0]
}
   1ad30:	4770      	bx	lr
   1ad32:	bf00      	nop
   1ad34:	20021270 	.word	0x20021270

0001ad38 <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
   1ad38:	4800      	ldr	r0, [pc, #0]	; (1ad3c <flash_nrf_get_parameters+0x4>)
   1ad3a:	4770      	bx	lr
   1ad3c:	0002b184 	.word	0x0002b184

0001ad40 <flash_nrf_read>:
{
   1ad40:	b570      	push	{r4, r5, r6, lr}
   1ad42:	460c      	mov	r4, r1
   1ad44:	b086      	sub	sp, #24
	if (is_regular_addr_valid(addr, len)) {
   1ad46:	4619      	mov	r1, r3
   1ad48:	4620      	mov	r0, r4
{
   1ad4a:	461d      	mov	r5, r3
   1ad4c:	4616      	mov	r6, r2
	if (is_regular_addr_valid(addr, len)) {
   1ad4e:	f00c ffcc 	bl	27cea <is_regular_addr_valid>
   1ad52:	4603      	mov	r3, r0
   1ad54:	b968      	cbnz	r0, 1ad72 <flash_nrf_read+0x32>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1ad56:	4a0f      	ldr	r2, [pc, #60]	; (1ad94 <flash_nrf_read+0x54>)
   1ad58:	9000      	str	r0, [sp, #0]
   1ad5a:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1ad5e:	e9cd 4503 	strd	r4, r5, [sp, #12]
   1ad62:	2201      	movs	r2, #1
   1ad64:	490c      	ldr	r1, [pc, #48]	; (1ad98 <flash_nrf_read+0x58>)
   1ad66:	f00c ffd1 	bl	27d0c <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1ad6a:	f06f 0015 	mvn.w	r0, #21
}
   1ad6e:	b006      	add	sp, #24
   1ad70:	bd70      	pop	{r4, r5, r6, pc}
	if (!len) {
   1ad72:	b165      	cbz	r5, 1ad8e <flash_nrf_read+0x4e>
	if (addr < PM_APP_ADDRESS) {
   1ad74:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
		return soc_secure_mem_read(data, (void *)addr, len);
   1ad78:	462a      	mov	r2, r5
   1ad7a:	4621      	mov	r1, r4
   1ad7c:	4630      	mov	r0, r6
	if (addr < PM_APP_ADDRESS) {
   1ad7e:	da04      	bge.n	1ad8a <flash_nrf_read+0x4a>
}
   1ad80:	b006      	add	sp, #24
   1ad82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return soc_secure_mem_read(data, (void *)addr, len);
   1ad86:	f009 be8b 	b.w	24aa0 <soc_secure_mem_read>
   1ad8a:	f00e fba4 	bl	294d6 <memcpy>
		return 0;
   1ad8e:	2000      	movs	r0, #0
   1ad90:	e7ed      	b.n	1ad6e <flash_nrf_read+0x2e>
   1ad92:	bf00      	nop
   1ad94:	0002f567 	.word	0x0002f567
   1ad98:	0002a464 	.word	0x0002a464

0001ad9c <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
   1ad9c:	b510      	push	{r4, lr}
	return z_impl_k_sem_init(sem, initial_count, limit);
   1ad9e:	2201      	movs	r2, #1
   1ada0:	4806      	ldr	r0, [pc, #24]	; (1adbc <nrf_flash_init+0x20>)
   1ada2:	4611      	mov	r1, r2
   1ada4:	f00e f9e3 	bl	2916e <z_impl_k_sem_init>
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
   1ada8:	f00d fc14 	bl	285d4 <nrfx_nvmc_flash_page_count_get>
   1adac:	4c04      	ldr	r4, [pc, #16]	; (1adc0 <nrf_flash_init+0x24>)
   1adae:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
   1adb0:	f00d fc0d 	bl	285ce <nrfx_nvmc_flash_page_size_get>
   1adb4:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
   1adb6:	2000      	movs	r0, #0
   1adb8:	bd10      	pop	{r4, pc}
   1adba:	bf00      	nop
   1adbc:	20021278 	.word	0x20021278
   1adc0:	20021270 	.word	0x20021270

0001adc4 <flash_nrf_erase>:
{
   1adc4:	b5f0      	push	{r4, r5, r6, r7, lr}
   1adc6:	b087      	sub	sp, #28
   1adc8:	460e      	mov	r6, r1
   1adca:	4614      	mov	r4, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1adcc:	f00d fbff 	bl	285ce <nrfx_nvmc_flash_page_size_get>
	if (is_regular_addr_valid(addr, size)) {
   1add0:	4621      	mov	r1, r4
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1add2:	4605      	mov	r5, r0
	if (is_regular_addr_valid(addr, size)) {
   1add4:	4630      	mov	r0, r6
   1add6:	f00c ff88 	bl	27cea <is_regular_addr_valid>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
   1adda:	4637      	mov	r7, r6
	if (is_regular_addr_valid(addr, size)) {
   1addc:	4603      	mov	r3, r0
   1adde:	b388      	cbz	r0, 1ae44 <flash_nrf_erase+0x80>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
   1ade0:	fbb6 f3f5 	udiv	r3, r6, r5
   1ade4:	fb05 6313 	mls	r3, r5, r3, r6
   1ade8:	b923      	cbnz	r3, 1adf4 <flash_nrf_erase+0x30>
   1adea:	fbb4 f3f5 	udiv	r3, r4, r5
   1adee:	fb05 4313 	mls	r3, r5, r3, r4
   1adf2:	b173      	cbz	r3, 1ae12 <flash_nrf_erase+0x4e>
			LOG_ERR("unaligned address: 0x%08lx:%zu",
   1adf4:	4b18      	ldr	r3, [pc, #96]	; (1ae58 <flash_nrf_erase+0x94>)
   1adf6:	2201      	movs	r2, #1
   1adf8:	9302      	str	r3, [sp, #8]
   1adfa:	2300      	movs	r3, #0
   1adfc:	4618      	mov	r0, r3
   1adfe:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1ae02:	e9cd 3300 	strd	r3, r3, [sp]
   1ae06:	4915      	ldr	r1, [pc, #84]	; (1ae5c <flash_nrf_erase+0x98>)
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1ae08:	f00c ff80 	bl	27d0c <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   1ae0c:	f06f 0015 	mvn.w	r0, #21
   1ae10:	e002      	b.n	1ae18 <flash_nrf_erase+0x54>
		if (!n_pages) {
   1ae12:	42a5      	cmp	r5, r4
   1ae14:	d902      	bls.n	1ae1c <flash_nrf_erase+0x58>
			return 0;
   1ae16:	2000      	movs	r0, #0
}
   1ae18:	b007      	add	sp, #28
   1ae1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return z_impl_k_sem_take(sem, timeout);
   1ae1c:	f04f 32ff 	mov.w	r2, #4294967295
   1ae20:	f04f 33ff 	mov.w	r3, #4294967295
   1ae24:	480e      	ldr	r0, [pc, #56]	; (1ae60 <flash_nrf_erase+0x9c>)
   1ae26:	f004 fecf 	bl	1fbc8 <z_impl_k_sem_take>

#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

static int erase_op(void *context)
{
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1ae2a:	f00d fbd0 	bl	285ce <nrfx_nvmc_flash_page_size_get>
   1ae2e:	4605      	mov	r5, r0
		if (nrfx_nvmc_page_partial_erase_continue()) {
			e_ctx->len -= pg_size;
			e_ctx->flash_addr += pg_size;
		}
#else
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
   1ae30:	4638      	mov	r0, r7
   1ae32:	f002 fad5 	bl	1d3e0 <nrfx_nvmc_page_erase>
			}

		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

	} while (e_ctx->len > 0);
   1ae36:	1b64      	subs	r4, r4, r5
   1ae38:	442f      	add	r7, r5
   1ae3a:	d1f9      	bne.n	1ae30 <flash_nrf_erase+0x6c>
	z_impl_k_sem_give(sem);
   1ae3c:	4808      	ldr	r0, [pc, #32]	; (1ae60 <flash_nrf_erase+0x9c>)
   1ae3e:	f004 fe7f 	bl	1fb40 <z_impl_k_sem_give>
}
   1ae42:	e7e8      	b.n	1ae16 <flash_nrf_erase+0x52>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1ae44:	4a07      	ldr	r2, [pc, #28]	; (1ae64 <flash_nrf_erase+0xa0>)
   1ae46:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1ae4a:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1ae4e:	4903      	ldr	r1, [pc, #12]	; (1ae5c <flash_nrf_erase+0x98>)
   1ae50:	2201      	movs	r2, #1
   1ae52:	9000      	str	r0, [sp, #0]
   1ae54:	e7d8      	b.n	1ae08 <flash_nrf_erase+0x44>
   1ae56:	bf00      	nop
   1ae58:	0002f584 	.word	0x0002f584
   1ae5c:	0002a464 	.word	0x0002a464
   1ae60:	20021278 	.word	0x20021278
   1ae64:	0002f567 	.word	0x0002f567

0001ae68 <flash_nrf_write>:
{
   1ae68:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ae6a:	460e      	mov	r6, r1
   1ae6c:	b087      	sub	sp, #28
	if (is_regular_addr_valid(addr, len)) {
   1ae6e:	4619      	mov	r1, r3
   1ae70:	4630      	mov	r0, r6
{
   1ae72:	461c      	mov	r4, r3
   1ae74:	4617      	mov	r7, r2
	if (is_regular_addr_valid(addr, len)) {
   1ae76:	f00c ff38 	bl	27cea <is_regular_addr_valid>
   1ae7a:	4603      	mov	r3, r0
   1ae7c:	b968      	cbnz	r0, 1ae9a <flash_nrf_write+0x32>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1ae7e:	4a1d      	ldr	r2, [pc, #116]	; (1aef4 <flash_nrf_write+0x8c>)
   1ae80:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1ae84:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1ae88:	2201      	movs	r2, #1
   1ae8a:	491b      	ldr	r1, [pc, #108]	; (1aef8 <flash_nrf_write+0x90>)
   1ae8c:	9000      	str	r0, [sp, #0]
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
   1ae8e:	f00c ff3d 	bl	27d0c <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1ae92:	f06f 0015 	mvn.w	r0, #21
}
   1ae96:	b007      	add	sp, #28
   1ae98:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!is_aligned_32(addr) || (len % sizeof(uint32_t))) {
   1ae9a:	ea46 0504 	orr.w	r5, r6, r4
   1ae9e:	f015 0503 	ands.w	r5, r5, #3
   1aea2:	d00a      	beq.n	1aeba <flash_nrf_write+0x52>
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
   1aea4:	4b15      	ldr	r3, [pc, #84]	; (1aefc <flash_nrf_write+0x94>)
   1aea6:	2201      	movs	r2, #1
   1aea8:	9302      	str	r3, [sp, #8]
   1aeaa:	2300      	movs	r3, #0
   1aeac:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1aeb0:	4618      	mov	r0, r3
   1aeb2:	e9cd 3300 	strd	r3, r3, [sp]
   1aeb6:	4910      	ldr	r1, [pc, #64]	; (1aef8 <flash_nrf_write+0x90>)
   1aeb8:	e7e9      	b.n	1ae8e <flash_nrf_write+0x26>
	if (!len) {
   1aeba:	b1a4      	cbz	r4, 1aee6 <flash_nrf_write+0x7e>
	return z_impl_k_sem_take(sem, timeout);
   1aebc:	f04f 32ff 	mov.w	r2, #4294967295
   1aec0:	f04f 33ff 	mov.w	r3, #4294967295
   1aec4:	480e      	ldr	r0, [pc, #56]	; (1af00 <flash_nrf_write+0x98>)
   1aec6:	f004 fe7f 	bl	1fbc8 <z_impl_k_sem_take>
	w_ctx->flash_addr += shift;
	w_ctx->data_addr += shift;
	w_ctx->len -= shift;
}

static int write_op(void *context)
   1aeca:	f024 0403 	bic.w	r4, r4, #3
		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	}
#endif /* CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS */
	/* Write all the 4-byte aligned data */
	while (w_ctx->len >= sizeof(uint32_t)) {
   1aece:	42a5      	cmp	r5, r4
   1aed0:	eb05 0006 	add.w	r0, r5, r6
   1aed4:	d109      	bne.n	1aeea <flash_nrf_write+0x82>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
   1aed6:	4a0b      	ldr	r2, [pc, #44]	; (1af04 <flash_nrf_write+0x9c>)
   1aed8:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
	while (!nrfx_nvmc_write_done_check()) {
   1aedc:	07db      	lsls	r3, r3, #31
   1aede:	d5fb      	bpl.n	1aed8 <flash_nrf_write+0x70>
	z_impl_k_sem_give(sem);
   1aee0:	4807      	ldr	r0, [pc, #28]	; (1af00 <flash_nrf_write+0x98>)
   1aee2:	f004 fe2d 	bl	1fb40 <z_impl_k_sem_give>
	return ret;
   1aee6:	2000      	movs	r0, #0
   1aee8:	e7d5      	b.n	1ae96 <flash_nrf_write+0x2e>
		if (SUSPEND_POFWARN()) {
			return -ECANCELED;
		}

		nrfx_nvmc_word_write(w_ctx->flash_addr,
   1aeea:	5979      	ldr	r1, [r7, r5]
   1aeec:	f002 faaa 	bl	1d444 <nrfx_nvmc_word_write>
	w_ctx->len -= shift;
   1aef0:	3504      	adds	r5, #4
}
   1aef2:	e7ec      	b.n	1aece <flash_nrf_write+0x66>
   1aef4:	0002f567 	.word	0x0002f567
   1aef8:	0002a464 	.word	0x0002a464
   1aefc:	0002f5a3 	.word	0x0002f5a3
   1af00:	20021278 	.word	0x20021278
   1af04:	40039000 	.word	0x40039000

0001af08 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   1af08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   1af0a:	ab0b      	add	r3, sp, #44	; 0x2c
   1af0c:	9305      	str	r3, [sp, #20]
   1af0e:	9303      	str	r3, [sp, #12]
   1af10:	4b05      	ldr	r3, [pc, #20]	; (1af28 <z_log_msg_runtime_create.constprop.0+0x20>)
   1af12:	2201      	movs	r2, #1
   1af14:	9302      	str	r3, [sp, #8]
   1af16:	2300      	movs	r3, #0
   1af18:	4618      	mov	r0, r3
   1af1a:	e9cd 3300 	strd	r3, r3, [sp]
   1af1e:	f7f3 f8a9 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   1af22:	b007      	add	sp, #28
   1af24:	f85d fb04 	ldr.w	pc, [sp], #4
   1af28:	0002f5e2 	.word	0x0002f5e2

0001af2c <uarte_nrfx_tx>:
}

static int uarte_nrfx_tx(const struct device *dev, const uint8_t *buf,
			 size_t len,
			 int32_t timeout)
{
   1af2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1af2e:	461d      	mov	r5, r3
	return config->uarte_regs;
   1af30:	6843      	ldr	r3, [r0, #4]
{
   1af32:	4606      	mov	r6, r0
	struct uarte_nrfx_data *data = dev->data;
   1af34:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
   1af36:	f8d3 c000 	ldr.w	ip, [r3]
   1af3a:	f04f 0320 	mov.w	r3, #32
   1af3e:	f3ef 8711 	mrs	r7, BASEPRI
   1af42:	f383 8812 	msr	BASEPRI_MAX, r3
   1af46:	f3bf 8f6f 	isb	sy
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	unsigned int key = irq_lock();

	if (data->async->tx_size) {
   1af4a:	68e3      	ldr	r3, [r4, #12]
   1af4c:	68d8      	ldr	r0, [r3, #12]
   1af4e:	b138      	cbz	r0, 1af60 <uarte_nrfx_tx+0x34>
	__asm__ volatile(
   1af50:	f387 8811 	msr	BASEPRI, r7
   1af54:	f3bf 8f6f 	isb	sy
		irq_unlock(key);
		return -EBUSY;
   1af58:	f06f 000f 	mvn.w	r0, #15
	    && timeout != SYS_FOREVER_US) {
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
			      K_NO_WAIT);
	}
	return 0;
}
   1af5c:	b003      	add	sp, #12
   1af5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	data->async->tx_size = len;
   1af60:	60da      	str	r2, [r3, #12]
	data->async->tx_buf = buf;
   1af62:	68e3      	ldr	r3, [r4, #12]
   1af64:	6099      	str	r1, [r3, #8]
    p_reg->SHORTS &= ~(mask);
}

NRF_STATIC_INLINE void nrf_uarte_int_enable(NRF_UARTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
   1af66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1af6a:	f8cc 3304 	str.w	r3, [ip, #772]	; 0x304
   1af6e:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
   1af72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1af76:	68e3      	ldr	r3, [r4, #12]
   1af78:	d111      	bne.n	1af9e <uarte_nrfx_tx+0x72>
		data->async->xfer_buf = buf;
   1af7a:	6119      	str	r1, [r3, #16]
		data->async->xfer_len = len;
   1af7c:	68e3      	ldr	r3, [r4, #12]
   1af7e:	615a      	str	r2, [r3, #20]
	start_tx_locked(dev, data);
   1af80:	4621      	mov	r1, r4
   1af82:	4630      	mov	r0, r6
   1af84:	f00d f87d 	bl	28082 <start_tx_locked>
   1af88:	f387 8811 	msr	BASEPRI, r7
   1af8c:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
   1af90:	7ae3      	ldrb	r3, [r4, #11]
   1af92:	2b01      	cmp	r3, #1
   1af94:	d101      	bne.n	1af9a <uarte_nrfx_tx+0x6e>
	    && timeout != SYS_FOREVER_US) {
   1af96:	1c6b      	adds	r3, r5, #1
   1af98:	d106      	bne.n	1afa8 <uarte_nrfx_tx+0x7c>
	return 0;
   1af9a:	2000      	movs	r0, #0
   1af9c:	e7de      	b.n	1af5c <uarte_nrfx_tx+0x30>
		data->async->tx_cache_offset = 0;
   1af9e:	61d8      	str	r0, [r3, #28]
		(void)setup_tx_cache(data);
   1afa0:	4620      	mov	r0, r4
   1afa2:	f00c ffe7 	bl	27f74 <setup_tx_cache>
   1afa6:	e7eb      	b.n	1af80 <uarte_nrfx_tx+0x54>
   1afa8:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   1afac:	2100      	movs	r1, #0
   1afae:	480a      	ldr	r0, [pc, #40]	; (1afd8 <uarte_nrfx_tx+0xac>)
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
   1afb0:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   1afb4:	2300      	movs	r3, #0
   1afb6:	fbc5 0106 	smlal	r0, r1, r5, r6
   1afba:	4a08      	ldr	r2, [pc, #32]	; (1afdc <uarte_nrfx_tx+0xb0>)
   1afbc:	f7ed ff98 	bl	8ef0 <__aeabi_uldivmod>
   1afc0:	68e4      	ldr	r4, [r4, #12]
   1afc2:	4602      	mov	r2, r0
   1afc4:	460b      	mov	r3, r1
   1afc6:	3420      	adds	r4, #32
	z_impl_k_timer_start(timer, duration, period);
   1afc8:	2000      	movs	r0, #0
   1afca:	2100      	movs	r1, #0
   1afcc:	e9cd 0100 	strd	r0, r1, [sp]
   1afd0:	4620      	mov	r0, r4
   1afd2:	f007 f9c7 	bl	22364 <z_impl_k_timer_start>
   1afd6:	e7e0      	b.n	1af9a <uarte_nrfx_tx+0x6e>
   1afd8:	000f423f 	.word	0x000f423f
   1afdc:	000f4240 	.word	0x000f4240

0001afe0 <uarte_nrfx_configure>:
{
   1afe0:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (cfg->stop_bits) {
   1afe2:	794b      	ldrb	r3, [r1, #5]
   1afe4:	2b01      	cmp	r3, #1
   1afe6:	d029      	beq.n	1b03c <uarte_nrfx_configure+0x5c>
   1afe8:	2b03      	cmp	r3, #3
   1afea:	d124      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   1afec:	2710      	movs	r7, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   1afee:	798b      	ldrb	r3, [r1, #6]
   1aff0:	2b03      	cmp	r3, #3
   1aff2:	d120      	bne.n	1b036 <uarte_nrfx_configure+0x56>
	switch (cfg->flow_ctrl) {
   1aff4:	79ce      	ldrb	r6, [r1, #7]
   1aff6:	b10e      	cbz	r6, 1affc <uarte_nrfx_configure+0x1c>
   1aff8:	2e01      	cmp	r6, #1
   1affa:	d11c      	bne.n	1b036 <uarte_nrfx_configure+0x56>
	switch (cfg->parity) {
   1affc:	790a      	ldrb	r2, [r1, #4]
   1affe:	2a01      	cmp	r2, #1
   1b000:	d01e      	beq.n	1b040 <uarte_nrfx_configure+0x60>
   1b002:	2a02      	cmp	r2, #2
   1b004:	d020      	beq.n	1b048 <uarte_nrfx_configure+0x68>
   1b006:	b9b2      	cbnz	r2, 1b036 <uarte_nrfx_configure+0x56>
   1b008:	4614      	mov	r4, r2
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   1b00a:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
   1b00c:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
   1b00e:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
   1b012:	f8d5 c000 	ldr.w	ip, [r5]
	switch (baudrate) {
   1b016:	d06e      	beq.n	1b0f6 <uarte_nrfx_configure+0x116>
   1b018:	d833      	bhi.n	1b082 <uarte_nrfx_configure+0xa2>
   1b01a:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
   1b01e:	d06d      	beq.n	1b0fc <uarte_nrfx_configure+0x11c>
   1b020:	d81c      	bhi.n	1b05c <uarte_nrfx_configure+0x7c>
   1b022:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
   1b026:	d06b      	beq.n	1b100 <uarte_nrfx_configure+0x120>
   1b028:	d810      	bhi.n	1b04c <uarte_nrfx_configure+0x6c>
   1b02a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   1b02e:	d06a      	beq.n	1b106 <uarte_nrfx_configure+0x126>
   1b030:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
   1b034:	d06a      	beq.n	1b10c <uarte_nrfx_configure+0x12c>
		return -ENOTSUP;
   1b036:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1b03a:	e05b      	b.n	1b0f4 <uarte_nrfx_configure+0x114>
	switch (cfg->stop_bits) {
   1b03c:	2700      	movs	r7, #0
   1b03e:	e7d6      	b.n	1afee <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
   1b040:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   1b044:	220e      	movs	r2, #14
   1b046:	e7e0      	b.n	1b00a <uarte_nrfx_configure+0x2a>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
   1b048:	2400      	movs	r4, #0
   1b04a:	e7fb      	b.n	1b044 <uarte_nrfx_configure+0x64>
	switch (baudrate) {
   1b04c:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
   1b050:	d05f      	beq.n	1b112 <uarte_nrfx_configure+0x132>
   1b052:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
   1b056:	d1ee      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
   1b058:	4b38      	ldr	r3, [pc, #224]	; (1b13c <uarte_nrfx_configure+0x15c>)
   1b05a:	e03c      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b05c:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
   1b060:	d05a      	beq.n	1b118 <uarte_nrfx_configure+0x138>
   1b062:	d807      	bhi.n	1b074 <uarte_nrfx_configure+0x94>
   1b064:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
   1b068:	d058      	beq.n	1b11c <uarte_nrfx_configure+0x13c>
   1b06a:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
   1b06e:	d1e2      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
   1b070:	4b33      	ldr	r3, [pc, #204]	; (1b140 <uarte_nrfx_configure+0x160>)
   1b072:	e030      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b074:	f647 2512 	movw	r5, #31250	; 0x7a12
   1b078:	42ab      	cmp	r3, r5
   1b07a:	d1dc      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
   1b07c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   1b080:	e029      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b082:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
   1b086:	d04b      	beq.n	1b120 <uarte_nrfx_configure+0x140>
   1b088:	d813      	bhi.n	1b0b2 <uarte_nrfx_configure+0xd2>
   1b08a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
   1b08e:	d04a      	beq.n	1b126 <uarte_nrfx_configure+0x146>
   1b090:	d809      	bhi.n	1b0a6 <uarte_nrfx_configure+0xc6>
   1b092:	f64d 25c0 	movw	r5, #56000	; 0xdac0
   1b096:	42ab      	cmp	r3, r5
   1b098:	d047      	beq.n	1b12a <uarte_nrfx_configure+0x14a>
   1b09a:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
   1b09e:	d1ca      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
   1b0a0:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
   1b0a4:	e017      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b0a6:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
   1b0aa:	d1c4      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
   1b0ac:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
   1b0b0:	e011      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b0b2:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
   1b0b6:	d03b      	beq.n	1b130 <uarte_nrfx_configure+0x150>
   1b0b8:	d808      	bhi.n	1b0cc <uarte_nrfx_configure+0xec>
   1b0ba:	4d22      	ldr	r5, [pc, #136]	; (1b144 <uarte_nrfx_configure+0x164>)
   1b0bc:	42ab      	cmp	r3, r5
   1b0be:	d03a      	beq.n	1b136 <uarte_nrfx_configure+0x156>
   1b0c0:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
   1b0c4:	d1b7      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
   1b0c6:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
   1b0ca:	e004      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b0cc:	4d1e      	ldr	r5, [pc, #120]	; (1b148 <uarte_nrfx_configure+0x168>)
   1b0ce:	42ab      	cmp	r3, r5
   1b0d0:	d1b1      	bne.n	1b036 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
   1b0d2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
   1b0d6:	6905      	ldr	r5, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
   1b0d8:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524
	return config->uarte_regs;
   1b0dc:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->stop
   1b0de:	433a      	orrs	r2, r7
   1b0e0:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
   1b0e2:	4334      	orrs	r4, r6
   1b0e4:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   1b0e6:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
	data->uart_config = *cfg;
   1b0ea:	1d2b      	adds	r3, r5, #4
   1b0ec:	c903      	ldmia	r1, {r0, r1}
   1b0ee:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
   1b0f2:	2000      	movs	r0, #0
}
   1b0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
   1b0f6:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
   1b0fa:	e7ec      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
   1b0fc:	4b13      	ldr	r3, [pc, #76]	; (1b14c <uarte_nrfx_configure+0x16c>)
   1b0fe:	e7ea      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
   1b100:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
   1b104:	e7e7      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = 0x00014000;
   1b106:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
   1b10a:	e7e4      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b10c:	f44f 331c 	mov.w	r3, #159744	; 0x27000
   1b110:	e7e1      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
   1b112:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
   1b116:	e7de      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
   1b118:	4b0d      	ldr	r3, [pc, #52]	; (1b150 <uarte_nrfx_configure+0x170>)
   1b11a:	e7dc      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
   1b11c:	4b0d      	ldr	r3, [pc, #52]	; (1b154 <uarte_nrfx_configure+0x174>)
   1b11e:	e7da      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
   1b120:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
   1b124:	e7d7      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
   1b126:	4b0c      	ldr	r3, [pc, #48]	; (1b158 <uarte_nrfx_configure+0x178>)
   1b128:	e7d5      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
   1b12a:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
   1b12e:	e7d2      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
   1b130:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
   1b134:	e7cf      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
   1b136:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   1b13a:	e7cc      	b.n	1b0d6 <uarte_nrfx_configure+0xf6>
   1b13c:	0013b000 	.word	0x0013b000
   1b140:	004ea000 	.word	0x004ea000
   1b144:	0003d090 	.word	0x0003d090
   1b148:	000f4240 	.word	0x000f4240
   1b14c:	00275000 	.word	0x00275000
   1b150:	0075c000 	.word	0x0075c000
   1b154:	003af000 	.word	0x003af000
   1b158:	013a9000 	.word	0x013a9000

0001b15c <uarte_instance_init.constprop.0>:
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   1b15c:	2100      	movs	r1, #0
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
   1b15e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
   1b162:	f8d0 9004 	ldr.w	r9, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
   1b166:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
   1b168:	f8d9 5000 	ldr.w	r5, [r9]
static int uarte_instance_init(const struct device *dev,
   1b16c:	b087      	sub	sp, #28
   1b16e:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
   1b172:	6030      	str	r0, [r6, #0]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
   1b174:	f8d9 800c 	ldr.w	r8, [r9, #12]
static int uarte_instance_init(const struct device *dev,
   1b178:	4607      	mov	r7, r0
	ret = pinctrl_lookup_state(config, id, &state);
   1b17a:	aa05      	add	r2, sp, #20
   1b17c:	4640      	mov	r0, r8
   1b17e:	f00d f85c 	bl	2823a <pinctrl_lookup_state>
	if (ret < 0) {
   1b182:	1e04      	subs	r4, r0, #0
   1b184:	db25      	blt.n	1b1d2 <uarte_instance_init.constprop.0+0x76>
	return pinctrl_apply_state_direct(config, state);
   1b186:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1b188:	f8d8 2000 	ldr.w	r2, [r8]
   1b18c:	7919      	ldrb	r1, [r3, #4]
   1b18e:	6818      	ldr	r0, [r3, #0]
   1b190:	f00d f866 	bl	28260 <pinctrl_configure_pins>
	if (err < 0) {
   1b194:	1e04      	subs	r4, r0, #0
   1b196:	db1c      	blt.n	1b1d2 <uarte_instance_init.constprop.0+0x76>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
   1b198:	4638      	mov	r0, r7
   1b19a:	1d31      	adds	r1, r6, #4
   1b19c:	f7ff ff20 	bl	1afe0 <uarte_nrfx_configure>
	if (err) {
   1b1a0:	4604      	mov	r4, r0
   1b1a2:	b9b0      	cbnz	r0, 1b1d2 <uarte_instance_init.constprop.0+0x76>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
   1b1a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
   1b1a8:	0799      	lsls	r1, r3, #30
   1b1aa:	d532      	bpl.n	1b212 <uarte_instance_init.constprop.0+0xb6>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
   1b1ac:	f106 001c 	add.w	r0, r6, #28
   1b1b0:	f001 fc3c 	bl	1ca2c <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
   1b1b4:	4b4f      	ldr	r3, [pc, #316]	; (1b2f4 <uarte_instance_init.constprop.0+0x198>)
   1b1b6:	4298      	cmp	r0, r3
   1b1b8:	d00f      	beq.n	1b1da <uarte_instance_init.constprop.0+0x7e>
		LOG_ERR("Failed to allocate PPI Channel");
   1b1ba:	4b4f      	ldr	r3, [pc, #316]	; (1b2f8 <uarte_instance_init.constprop.0+0x19c>)
   1b1bc:	4620      	mov	r0, r4
   1b1be:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1b1c2:	9400      	str	r4, [sp, #0]
   1b1c4:	4623      	mov	r3, r4
   1b1c6:	2201      	movs	r2, #1
   1b1c8:	494c      	ldr	r1, [pc, #304]	; (1b2fc <uarte_instance_init.constprop.0+0x1a0>)
   1b1ca:	f7ff fe9d 	bl	1af08 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1b1ce:	f06f 0404 	mvn.w	r4, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
   1b1d2:	4620      	mov	r0, r4
   1b1d4:	b007      	add	sp, #28
   1b1d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1b1da:	7f33      	ldrb	r3, [r6, #28]
    NRFX_ASSERT(tep);
   1b1dc:	f115 0f0c 	cmn.w	r5, #12
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
   1b1e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1b1e4:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
    NRFX_ASSERT(tep);
   1b1e8:	d10b      	bne.n	1b202 <uarte_instance_init.constprop.0+0xa6>
   1b1ea:	4945      	ldr	r1, [pc, #276]	; (1b300 <uarte_instance_init.constprop.0+0x1a4>)
   1b1ec:	4845      	ldr	r0, [pc, #276]	; (1b304 <uarte_instance_init.constprop.0+0x1a8>)
   1b1ee:	f240 234e 	movw	r3, #590	; 0x24e
   1b1f2:	4a45      	ldr	r2, [pc, #276]	; (1b308 <uarte_instance_init.constprop.0+0x1ac>)
   1b1f4:	f009 fc09 	bl	24a0a <assert_print>
   1b1f8:	f240 214e 	movw	r1, #590	; 0x24e
   1b1fc:	4842      	ldr	r0, [pc, #264]	; (1b308 <uarte_instance_init.constprop.0+0x1ac>)
   1b1fe:	f009 fbfd 	bl	249fc <assert_post_action>
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
   1b202:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
   1b206:	2301      	movs	r3, #1
   1b208:	7f32      	ldrb	r2, [r6, #28]
   1b20a:	4093      	lsls	r3, r2
    p_reg->CHENSET = mask;
   1b20c:	4a3f      	ldr	r2, [pc, #252]	; (1b30c <uarte_instance_init.constprop.0+0x1b0>)
   1b20e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	if (data->async) {
   1b212:	68f3      	ldr	r3, [r6, #12]
   1b214:	2b00      	cmp	r3, #0
   1b216:	d059      	beq.n	1b2cc <uarte_instance_init.constprop.0+0x170>
    p_reg->INTENSET = mask;
   1b218:	2204      	movs	r2, #4
	return config->uarte_regs;
   1b21a:	687b      	ldr	r3, [r7, #4]
	struct uarte_nrfx_data *data = dev->data;
   1b21c:	f8d7 8010 	ldr.w	r8, [r7, #16]
	return config->uarte_regs;
   1b220:	681b      	ldr	r3, [r3, #0]
   1b222:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
   1b226:	2201      	movs	r2, #1
   1b228:	f8d8 100c 	ldr.w	r1, [r8, #12]
   1b22c:	f8c1 20c0 	str.w	r2, [r1, #192]	; 0xc0
   1b230:	4937      	ldr	r1, [pc, #220]	; (1b310 <uarte_instance_init.constprop.0+0x1b4>)
   1b232:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b236:	2108      	movs	r1, #8
   1b238:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b23c:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
   1b240:	b1a1      	cbz	r1, 1b26c <uarte_instance_init.constprop.0+0x110>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b242:	605a      	str	r2, [r3, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b244:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
   1b248:	b91a      	cbnz	r2, 1b252 <uarte_instance_init.constprop.0+0xf6>
   1b24a:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
   1b24e:	2a00      	cmp	r2, #0
   1b250:	d0f8      	beq.n	1b244 <uarte_instance_init.constprop.0+0xe8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b252:	2200      	movs	r2, #0
   1b254:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
   1b258:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
   1b25c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   1b260:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
   1b264:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
   1b268:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
   1b26c:	f8d8 000c 	ldr.w	r0, [r8, #12]
   1b270:	2200      	movs	r2, #0
   1b272:	4928      	ldr	r1, [pc, #160]	; (1b314 <uarte_instance_init.constprop.0+0x1b8>)
   1b274:	3080      	adds	r0, #128	; 0x80
   1b276:	f00e f84b 	bl	29310 <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
   1b27a:	f8d8 300c 	ldr.w	r3, [r8, #12]
	timer->user_data = user_data;
   1b27e:	f8c3 80b4 	str.w	r8, [r3, #180]	; 0xb4
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
   1b282:	f8d8 000c 	ldr.w	r0, [r8, #12]
   1b286:	2200      	movs	r2, #0
   1b288:	4923      	ldr	r1, [pc, #140]	; (1b318 <uarte_instance_init.constprop.0+0x1bc>)
   1b28a:	3020      	adds	r0, #32
   1b28c:	f00e f840 	bl	29310 <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
   1b290:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1b294:	f8c3 8054 	str.w	r8, [r3, #84]	; 0x54
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
   1b298:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1b29c:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
   1b29e:	bf5c      	itt	pl
   1b2a0:	f44f 7380 	movpl.w	r3, #256	; 0x100
   1b2a4:	f8c5 3304 	strpl.w	r3, [r5, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b2a8:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1b2ac:	06db      	lsls	r3, r3, #27
   1b2ae:	bf44      	itt	mi
   1b2b0:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
   1b2b4:	f8c5 3304 	strmi.w	r3, [r5, #772]	; 0x304

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1b2b8:	6973      	ldr	r3, [r6, #20]
   1b2ba:	f8c5 3544 	str.w	r3, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1b2be:	2300      	movs	r3, #0
   1b2c0:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b2c4:	2301      	movs	r3, #1
   1b2c6:	60ab      	str	r3, [r5, #8]
   1b2c8:	60eb      	str	r3, [r5, #12]
	return 0;
   1b2ca:	e782      	b.n	1b1d2 <uarte_instance_init.constprop.0+0x76>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b2cc:	2308      	movs	r3, #8
   1b2ce:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
		if (!cfg->disable_rx) {
   1b2d2:	f899 3008 	ldrb.w	r3, [r9, #8]
   1b2d6:	2b00      	cmp	r3, #0
   1b2d8:	d1de      	bne.n	1b298 <uarte_instance_init.constprop.0+0x13c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b2da:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
   1b2de:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1b2e2:	69b3      	ldr	r3, [r6, #24]
   1b2e4:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1b2e8:	2301      	movs	r3, #1
   1b2ea:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b2ee:	602b      	str	r3, [r5, #0]
}
   1b2f0:	e7d2      	b.n	1b298 <uarte_instance_init.constprop.0+0x13c>
   1b2f2:	bf00      	nop
   1b2f4:	0bad0000 	.word	0x0bad0000
   1b2f8:	0002f5e2 	.word	0x0002f5e2
   1b2fc:	0002a4ec 	.word	0x0002a4ec
   1b300:	0002c204 	.word	0x0002c204
   1b304:	0002b3a9 	.word	0x0002b3a9
   1b308:	0002c1cc 	.word	0x0002c1cc
   1b30c:	40017000 	.word	0x40017000
   1b310:	000a0210 	.word	0x000a0210
   1b314:	000280f5 	.word	0x000280f5
   1b318:	000281c5 	.word	0x000281c5

0001b31c <uarte_nrfx_poll_out>:
{
   1b31c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1b320:	4604      	mov	r4, r0
   1b322:	460e      	mov	r6, r1
	struct uarte_nrfx_data *data = dev->data;
   1b324:	6905      	ldr	r5, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   1b326:	f00d fed1 	bl	290cc <k_is_in_isr>
   1b32a:	b9b0      	cbnz	r0, 1b35a <uarte_nrfx_poll_out+0x3e>
	return !z_sys_post_kernel;
   1b32c:	4b2a      	ldr	r3, [pc, #168]	; (1b3d8 <uarte_nrfx_poll_out+0xbc>)
   1b32e:	781b      	ldrb	r3, [r3, #0]
   1b330:	b19b      	cbz	r3, 1b35a <uarte_nrfx_poll_out+0x3e>
{
   1b332:	2764      	movs	r7, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   1b334:	6860      	ldr	r0, [r4, #4]
   1b336:	f00c fe94 	bl	28062 <is_tx_ready.isra.0>
   1b33a:	2800      	cmp	r0, #0
   1b33c:	d138      	bne.n	1b3b0 <uarte_nrfx_poll_out+0x94>
   1b33e:	2001      	movs	r0, #1
   1b340:	f00d f8c8 	bl	284d4 <nrfx_busy_wait>
   1b344:	3f01      	subs	r7, #1
   1b346:	d1f5      	bne.n	1b334 <uarte_nrfx_poll_out+0x18>
	return z_impl_k_sleep(timeout);
   1b348:	2100      	movs	r1, #0
   1b34a:	2021      	movs	r0, #33	; 0x21
   1b34c:	f006 faec 	bl	21928 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   1b350:	e7ef      	b.n	1b332 <uarte_nrfx_poll_out+0x16>
   1b352:	f381 8811 	msr	BASEPRI, r1
   1b356:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   1b35a:	f04f 0320 	mov.w	r3, #32
   1b35e:	f3ef 8111 	mrs	r1, BASEPRI
   1b362:	f383 8812 	msr	BASEPRI_MAX, r3
   1b366:	f3bf 8f6f 	isb	sy
   1b36a:	f8d4 8004 	ldr.w	r8, [r4, #4]
   1b36e:	460f      	mov	r7, r1
			if (is_tx_ready(dev)) {
   1b370:	4640      	mov	r0, r8
   1b372:	f00c fe76 	bl	28062 <is_tx_ready.isra.0>
   1b376:	2800      	cmp	r0, #0
   1b378:	d0eb      	beq.n	1b352 <uarte_nrfx_poll_out+0x36>
				if (data->async && data->async->tx_size &&
   1b37a:	68eb      	ldr	r3, [r5, #12]
   1b37c:	b15b      	cbz	r3, 1b396 <uarte_nrfx_poll_out+0x7a>
   1b37e:	68da      	ldr	r2, [r3, #12]
   1b380:	b14a      	cbz	r2, 1b396 <uarte_nrfx_poll_out+0x7a>
					data->async->tx_amount < 0) {
   1b382:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
				if (data->async && data->async->tx_size &&
   1b386:	2a00      	cmp	r2, #0
   1b388:	da05      	bge.n	1b396 <uarte_nrfx_poll_out+0x7a>
	return config->uarte_regs;
   1b38a:	f8d8 2000 	ldr.w	r2, [r8]
    return p_reg->TXD.AMOUNT;
   1b38e:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
   1b392:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	*data->char_out = c;
   1b396:	696b      	ldr	r3, [r5, #20]
	tx_start(dev, data->char_out, 1);
   1b398:	2201      	movs	r2, #1
	*data->char_out = c;
   1b39a:	701e      	strb	r6, [r3, #0]
	tx_start(dev, data->char_out, 1);
   1b39c:	4620      	mov	r0, r4
   1b39e:	6969      	ldr	r1, [r5, #20]
   1b3a0:	f00c fd08 	bl	27db4 <tx_start>
	__asm__ volatile(
   1b3a4:	f387 8811 	msr	BASEPRI, r7
   1b3a8:	f3bf 8f6f 	isb	sy
}
   1b3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
   1b3b0:	f04f 0320 	mov.w	r3, #32
   1b3b4:	f3ef 8111 	mrs	r1, BASEPRI
   1b3b8:	f383 8812 	msr	BASEPRI_MAX, r3
   1b3bc:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   1b3c0:	6860      	ldr	r0, [r4, #4]
   1b3c2:	460f      	mov	r7, r1
   1b3c4:	f00c fe4d 	bl	28062 <is_tx_ready.isra.0>
   1b3c8:	2800      	cmp	r0, #0
   1b3ca:	d1e4      	bne.n	1b396 <uarte_nrfx_poll_out+0x7a>
	__asm__ volatile(
   1b3cc:	f381 8811 	msr	BASEPRI, r1
   1b3d0:	f3bf 8f6f 	isb	sy
}
   1b3d4:	e7b8      	b.n	1b348 <uarte_nrfx_poll_out+0x2c>
   1b3d6:	bf00      	nop
   1b3d8:	200221ee 	.word	0x200221ee

0001b3dc <uarte_nrfx_rx_enable>:
{
   1b3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct uarte_nrfx_config *cfg = dev->config;
   1b3e0:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
   1b3e4:	4617      	mov	r7, r2
	if (cfg->disable_rx) {
   1b3e6:	f89a 2008 	ldrb.w	r2, [sl, #8]
{
   1b3ea:	4605      	mov	r5, r0
   1b3ec:	4688      	mov	r8, r1
	struct uarte_nrfx_data *data = dev->data;
   1b3ee:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
   1b3f0:	f8da 9000 	ldr.w	r9, [sl]
	if (cfg->disable_rx) {
   1b3f4:	b172      	cbz	r2, 1b414 <uarte_nrfx_rx_enable+0x38>
		__ASSERT(false, "TX only UARTE instance");
   1b3f6:	4944      	ldr	r1, [pc, #272]	; (1b508 <uarte_nrfx_rx_enable+0x12c>)
   1b3f8:	f240 337d 	movw	r3, #893	; 0x37d
   1b3fc:	4a43      	ldr	r2, [pc, #268]	; (1b50c <uarte_nrfx_rx_enable+0x130>)
   1b3fe:	4844      	ldr	r0, [pc, #272]	; (1b510 <uarte_nrfx_rx_enable+0x134>)
   1b400:	f009 fb03 	bl	24a0a <assert_print>
   1b404:	4843      	ldr	r0, [pc, #268]	; (1b514 <uarte_nrfx_rx_enable+0x138>)
   1b406:	f009 fb00 	bl	24a0a <assert_print>
   1b40a:	f240 317d 	movw	r1, #893	; 0x37d
   1b40e:	483f      	ldr	r0, [pc, #252]	; (1b50c <uarte_nrfx_rx_enable+0x130>)
   1b410:	f009 faf4 	bl	249fc <assert_post_action>
	if (data->async->rx_enabled) {
   1b414:	68e2      	ldr	r2, [r4, #12]
   1b416:	f892 10ca 	ldrb.w	r1, [r2, #202]	; 0xca
   1b41a:	2900      	cmp	r1, #0
   1b41c:	d170      	bne.n	1b500 <uarte_nrfx_rx_enable+0x124>
		MAX(timeout / RX_TIMEOUT_DIV,
   1b41e:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
	data->async->rx_timeout = timeout;
   1b422:	6753      	str	r3, [r2, #116]	; 0x74
		MAX(timeout / RX_TIMEOUT_DIV,
   1b424:	bfca      	itet	gt
   1b426:	2205      	movgt	r2, #5
   1b428:	235c      	movle	r3, #92	; 0x5c
   1b42a:	fb93 f3f2 	sdivgt	r3, r3, r2
	data->async->rx_timeout_slab =
   1b42e:	68e2      	ldr	r2, [r4, #12]
   1b430:	6793      	str	r3, [r2, #120]	; 0x78
	data->async->rx_buf = buf;
   1b432:	68e3      	ldr	r3, [r4, #12]
   1b434:	f8c3 8058 	str.w	r8, [r3, #88]	; 0x58
	data->async->rx_buf_len = len;
   1b438:	68e3      	ldr	r3, [r4, #12]
   1b43a:	65df      	str	r7, [r3, #92]	; 0x5c
	data->async->rx_offset = 0;
   1b43c:	2300      	movs	r3, #0
   1b43e:	68e2      	ldr	r2, [r4, #12]
   1b440:	6613      	str	r3, [r2, #96]	; 0x60
	data->async->rx_next_buf = NULL;
   1b442:	68e2      	ldr	r2, [r4, #12]
   1b444:	6653      	str	r3, [r2, #100]	; 0x64
	data->async->rx_next_buf_len = 0;
   1b446:	68e2      	ldr	r2, [r4, #12]
   1b448:	6693      	str	r3, [r2, #104]	; 0x68
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b44a:	f8da 3004 	ldr.w	r3, [sl, #4]
   1b44e:	06da      	lsls	r2, r3, #27
   1b450:	d523      	bpl.n	1b49a <uarte_nrfx_rx_enable+0xbe>
		if (data->async->rx_flush_cnt) {
   1b452:	68e1      	ldr	r1, [r4, #12]
   1b454:	f891 60c9 	ldrb.w	r6, [r1, #201]	; 0xc9
   1b458:	b1fe      	cbz	r6, 1b49a <uarte_nrfx_rx_enable+0xbe>
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
   1b45a:	42be      	cmp	r6, r7
   1b45c:	bf28      	it	cs
   1b45e:	463e      	movcs	r6, r7
   1b460:	4640      	mov	r0, r8
   1b462:	4632      	mov	r2, r6
   1b464:	31c4      	adds	r1, #196	; 0xc4
   1b466:	f00e f836 	bl	294d6 <memcpy>
			if (!len) {
   1b46a:	1bbf      	subs	r7, r7, r6
			buf += cpy_len;
   1b46c:	44b0      	add	r8, r6
			if (!len) {
   1b46e:	d114      	bne.n	1b49a <uarte_nrfx_rx_enable+0xbe>
				data->async->rx_flush_cnt -= cpy_len;
   1b470:	68e2      	ldr	r2, [r4, #12]
				notify_uart_rx_rdy(dev, cpy_len);
   1b472:	4631      	mov	r1, r6
				data->async->rx_flush_cnt -= cpy_len;
   1b474:	f892 30c9 	ldrb.w	r3, [r2, #201]	; 0xc9
				notify_uart_rx_rdy(dev, cpy_len);
   1b478:	4628      	mov	r0, r5
				data->async->rx_flush_cnt -= cpy_len;
   1b47a:	1b9b      	subs	r3, r3, r6
   1b47c:	f882 30c9 	strb.w	r3, [r2, #201]	; 0xc9
				notify_uart_rx_rdy(dev, cpy_len);
   1b480:	f00c fcc7 	bl	27e12 <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
   1b484:	68e1      	ldr	r1, [r4, #12]
   1b486:	4628      	mov	r0, r5
   1b488:	3158      	adds	r1, #88	; 0x58
   1b48a:	f00c fcdb 	bl	27e44 <rx_buf_release>
				notify_rx_disable(dev);
   1b48e:	4628      	mov	r0, r5
   1b490:	f00c fcf0 	bl	27e74 <notify_rx_disable>
	return 0;
   1b494:	2000      	movs	r0, #0
}
   1b496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b49a:	2300      	movs	r3, #0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1b49c:	f8c9 8534 	str.w	r8, [r9, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1b4a0:	f8c9 7538 	str.w	r7, [r9, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b4a4:	f8c9 3110 	str.w	r3, [r9, #272]	; 0x110
   1b4a8:	f8d9 2110 	ldr.w	r2, [r9, #272]	; 0x110
	data->async->rx_enabled = true;
   1b4ac:	2201      	movs	r2, #1
   1b4ae:	f8c9 314c 	str.w	r3, [r9, #332]	; 0x14c
   1b4b2:	f8d9 314c 	ldr.w	r3, [r9, #332]	; 0x14c
   1b4b6:	68e3      	ldr	r3, [r4, #12]
   1b4b8:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b4bc:	f8da 3004 	ldr.w	r3, [sl, #4]
   1b4c0:	06db      	lsls	r3, r3, #27
   1b4c2:	d519      	bpl.n	1b4f8 <uarte_nrfx_rx_enable+0x11c>
	__asm__ volatile(
   1b4c4:	f04f 0320 	mov.w	r3, #32
   1b4c8:	f3ef 8111 	mrs	r1, BASEPRI
   1b4cc:	f383 8812 	msr	BASEPRI_MAX, r3
   1b4d0:	f3bf 8f6f 	isb	sy
	if (data->async) {
   1b4d4:	692b      	ldr	r3, [r5, #16]
   1b4d6:	68db      	ldr	r3, [r3, #12]
   1b4d8:	b12b      	cbz	r3, 1b4e6 <uarte_nrfx_rx_enable+0x10a>
		data->async->low_power_mask |= mask;
   1b4da:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
   1b4de:	f042 0202 	orr.w	r2, r2, #2
   1b4e2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b4e6:	2208      	movs	r2, #8
	return config->uarte_regs;
   1b4e8:	686b      	ldr	r3, [r5, #4]
   1b4ea:	681b      	ldr	r3, [r3, #0]
   1b4ec:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
   1b4f0:	f381 8811 	msr	BASEPRI, r1
   1b4f4:	f3bf 8f6f 	isb	sy
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b4f8:	2301      	movs	r3, #1
   1b4fa:	f8c9 3000 	str.w	r3, [r9]
	return 0;
   1b4fe:	e7c9      	b.n	1b494 <uarte_nrfx_rx_enable+0xb8>
		return -EBUSY;
   1b500:	f06f 000f 	mvn.w	r0, #15
   1b504:	e7c7      	b.n	1b496 <uarte_nrfx_rx_enable+0xba>
   1b506:	bf00      	nop
   1b508:	00030b07 	.word	0x00030b07
   1b50c:	0002f601 	.word	0x0002f601
   1b510:	0002b3a9 	.word	0x0002b3a9
   1b514:	0002f635 	.word	0x0002f635

0001b518 <uarte_nrfx_isr_async>:
{
   1b518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
   1b51c:	6843      	ldr	r3, [r0, #4]
{
   1b51e:	4604      	mov	r4, r0
	return config->uarte_regs;
   1b520:	681d      	ldr	r5, [r3, #0]
{
   1b522:	b088      	sub	sp, #32
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b524:	f8d5 1108 	ldr.w	r1, [r5, #264]	; 0x108
	struct uarte_nrfx_data *data = dev->data;
   1b528:	6903      	ldr	r3, [r0, #16]
	if (!HW_RX_COUNTING_ENABLED(data)
   1b52a:	b169      	cbz	r1, 1b548 <uarte_nrfx_isr_async+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b52c:	2200      	movs	r2, #0
   1b52e:	f8c5 2108 	str.w	r2, [r5, #264]	; 0x108
   1b532:	f8d5 2108 	ldr.w	r2, [r5, #264]	; 0x108
		data->async->rx_cnt.cnt++;
   1b536:	68da      	ldr	r2, [r3, #12]
   1b538:	f8d2 30b8 	ldr.w	r3, [r2, #184]	; 0xb8
   1b53c:	3301      	adds	r3, #1
   1b53e:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
}
   1b542:	b008      	add	sp, #32
   1b544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b548:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
   1b54c:	b323      	cbz	r3, 1b598 <uarte_nrfx_isr_async+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b54e:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
   1b552:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	return config->uarte_regs;
   1b556:	6843      	ldr	r3, [r0, #4]
	struct uart_event evt = {
   1b558:	2214      	movs	r2, #20
	return config->uarte_regs;
   1b55a:	681b      	ldr	r3, [r3, #0]
	struct uart_event evt = {
   1b55c:	a803      	add	r0, sp, #12
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   1b55e:	f8d3 6480 	ldr.w	r6, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   1b562:	f8c3 6480 	str.w	r6, [r3, #1152]	; 0x480
   1b566:	f00d fff0 	bl	2954a <memset>
   1b56a:	2306      	movs	r3, #6
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b56c:	07f2      	lsls	r2, r6, #31
	struct uart_event evt = {
   1b56e:	f88d 300c 	strb.w	r3, [sp, #12]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b572:	f100 8103 	bmi.w	1b77c <uarte_nrfx_isr_async+0x264>
   1b576:	07b3      	lsls	r3, r6, #30
   1b578:	f100 8102 	bmi.w	1b780 <uarte_nrfx_isr_async+0x268>
   1b57c:	0777      	lsls	r7, r6, #29
   1b57e:	f100 8101 	bmi.w	1b784 <uarte_nrfx_isr_async+0x26c>
   1b582:	f006 0608 	and.w	r6, r6, #8
	user_callback(dev, &evt);
   1b586:	4620      	mov	r0, r4
   1b588:	a903      	add	r1, sp, #12
	struct uart_event evt = {
   1b58a:	f88d 6010 	strb.w	r6, [sp, #16]
	user_callback(dev, &evt);
   1b58e:	f00c fc39 	bl	27e04 <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
   1b592:	4620      	mov	r0, r4
   1b594:	f00c fccc 	bl	27f30 <uarte_nrfx_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b598:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
   1b59c:	b38b      	cbz	r3, 1b602 <uarte_nrfx_isr_async+0xea>
    return p_reg->INTENSET & mask;
   1b59e:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
   1b5a2:	06d8      	lsls	r0, r3, #27
   1b5a4:	d52d      	bpl.n	1b602 <uarte_nrfx_isr_async+0xea>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b5a6:	f04f 0800 	mov.w	r8, #0
	data->async->is_in_irq = true;
   1b5aa:	2201      	movs	r2, #1
   1b5ac:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
	struct uarte_nrfx_data *data = dev->data;
   1b5b0:	6926      	ldr	r6, [r4, #16]
   1b5b2:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	return config->uarte_regs;
   1b5b6:	6863      	ldr	r3, [r4, #4]
   1b5b8:	681f      	ldr	r7, [r3, #0]
	data->async->is_in_irq = true;
   1b5ba:	68f3      	ldr	r3, [r6, #12]
   1b5bc:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	k_timer_stop(&data->async->rx_timeout_timer);
   1b5c0:	68f0      	ldr	r0, [r6, #12]
   1b5c2:	3080      	adds	r0, #128	; 0x80
	z_impl_k_timer_stop(timer);
   1b5c4:	f00d feb0 	bl	29328 <z_impl_k_timer_stop>
				data->async->rx_flush_cnt;
   1b5c8:	68f2      	ldr	r2, [r6, #12]
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
   1b5ca:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
   1b5ce:	f892 30c9 	ldrb.w	r3, [r2, #201]	; 0xc9
	data->async->rx_flush_cnt = 0;
   1b5d2:	f882 80c9 	strb.w	r8, [r2, #201]	; 0xc9
	int rx_len = rx_amount - data->async->rx_offset;
   1b5d6:	68f2      	ldr	r2, [r6, #12]
   1b5d8:	6e10      	ldr	r0, [r2, #96]	; 0x60
   1b5da:	1a1b      	subs	r3, r3, r0
   1b5dc:	440b      	add	r3, r1
	data->async->rx_total_user_byte_cnt += rx_len;
   1b5de:	6f10      	ldr	r0, [r2, #112]	; 0x70
	if (rx_len < 0) {
   1b5e0:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
	data->async->rx_total_user_byte_cnt += rx_len;
   1b5e4:	4408      	add	r0, r1
	if (rx_len > 0) {
   1b5e6:	4543      	cmp	r3, r8
	data->async->rx_total_user_byte_cnt += rx_len;
   1b5e8:	6710      	str	r0, [r2, #112]	; 0x70
	if (rx_len > 0) {
   1b5ea:	dd02      	ble.n	1b5f2 <uarte_nrfx_isr_async+0xda>
		notify_uart_rx_rdy(dev, rx_len);
   1b5ec:	4620      	mov	r0, r4
   1b5ee:	f00c fc10 	bl	27e12 <notify_uart_rx_rdy>
	if (!data->async->rx_enabled) {
   1b5f2:	68f1      	ldr	r1, [r6, #12]
   1b5f4:	f891 30ca 	ldrb.w	r3, [r1, #202]	; 0xca
   1b5f8:	2b00      	cmp	r3, #0
   1b5fa:	f040 80c5 	bne.w	1b788 <uarte_nrfx_isr_async+0x270>
		data->async->is_in_irq = false;
   1b5fe:	f881 30cd 	strb.w	r3, [r1, #205]	; 0xcd
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b602:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
   1b606:	b383      	cbz	r3, 1b66a <uarte_nrfx_isr_async+0x152>
   1b608:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
   1b60c:	bb6e      	cbnz	r6, 1b66a <uarte_nrfx_isr_async+0x152>
	struct uart_event evt = {
   1b60e:	2214      	movs	r2, #20
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b610:	f8c5 614c 	str.w	r6, [r5, #332]	; 0x14c
   1b614:	4631      	mov	r1, r6
   1b616:	a803      	add	r0, sp, #12
   1b618:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	struct uarte_nrfx_data *data = dev->data;
   1b61c:	6927      	ldr	r7, [r4, #16]
	struct uart_event evt = {
   1b61e:	f00d ff94 	bl	2954a <memset>
   1b622:	2303      	movs	r3, #3
	user_callback(dev, &evt);
   1b624:	a903      	add	r1, sp, #12
   1b626:	4620      	mov	r0, r4
	struct uart_event evt = {
   1b628:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
   1b62c:	f00c fbea 	bl	27e04 <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
   1b630:	68fb      	ldr	r3, [r7, #12]
   1b632:	6f5a      	ldr	r2, [r3, #116]	; 0x74
   1b634:	1c51      	adds	r1, r2, #1
   1b636:	d018      	beq.n	1b66a <uarte_nrfx_isr_async+0x152>
		data->async->rx_timeout_left = data->async->rx_timeout;
   1b638:	67da      	str	r2, [r3, #124]	; 0x7c
		k_timer_start(&data->async->rx_timeout_timer,
   1b63a:	68ff      	ldr	r7, [r7, #12]
   1b63c:	498e      	ldr	r1, [pc, #568]	; (1b878 <uarte_nrfx_isr_async+0x360>)
			      K_USEC(data->async->rx_timeout_slab),
   1b63e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
   1b640:	468e      	mov	lr, r1
   1b642:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
   1b646:	4631      	mov	r1, r6
   1b648:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   1b64c:	fbcc e100 	smlal	lr, r1, ip, r0
   1b650:	2300      	movs	r3, #0
   1b652:	4670      	mov	r0, lr
   1b654:	4a89      	ldr	r2, [pc, #548]	; (1b87c <uarte_nrfx_isr_async+0x364>)
   1b656:	f7ed fc4b 	bl	8ef0 <__aeabi_uldivmod>
   1b65a:	4602      	mov	r2, r0
   1b65c:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
   1b65e:	e9cd 0100 	strd	r0, r1, [sp]
   1b662:	f107 0080 	add.w	r0, r7, #128	; 0x80
   1b666:	f006 fe7d 	bl	22364 <z_impl_k_timer_start>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b66a:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
   1b66e:	b333      	cbz	r3, 1b6be <uarte_nrfx_isr_async+0x1a6>
   1b670:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
   1b674:	bb1e      	cbnz	r6, 1b6be <uarte_nrfx_isr_async+0x1a6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b676:	f8c5 6144 	str.w	r6, [r5, #324]	; 0x144
	struct uarte_nrfx_data *data = dev->data;
   1b67a:	6927      	ldr	r7, [r4, #16]
	rx_buf_release(dev, &data->async->rx_buf);
   1b67c:	4620      	mov	r0, r4
   1b67e:	68f9      	ldr	r1, [r7, #12]
   1b680:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
   1b684:	3158      	adds	r1, #88	; 0x58
	const struct uarte_nrfx_config *config = dev->config;
   1b686:	f8d4 8004 	ldr.w	r8, [r4, #4]
	rx_buf_release(dev, &data->async->rx_buf);
   1b68a:	f00c fbdb 	bl	27e44 <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
   1b68e:	68f9      	ldr	r1, [r7, #12]
   1b690:	4620      	mov	r0, r4
   1b692:	3164      	adds	r1, #100	; 0x64
   1b694:	f00c fbd6 	bl	27e44 <rx_buf_release>
	if (data->async->rx_enabled) {
   1b698:	68fb      	ldr	r3, [r7, #12]
   1b69a:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
   1b69e:	2a00      	cmp	r2, #0
   1b6a0:	f000 80a3 	beq.w	1b7ea <uarte_nrfx_isr_async+0x2d2>
		data->async->rx_enabled = false;
   1b6a4:	f883 60ca 	strb.w	r6, [r3, #202]	; 0xca
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b6a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1b6ac:	06d8      	lsls	r0, r3, #27
   1b6ae:	d503      	bpl.n	1b6b8 <uarte_nrfx_isr_async+0x1a0>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
   1b6b0:	2102      	movs	r1, #2
   1b6b2:	4620      	mov	r0, r4
   1b6b4:	f00c fcab 	bl	2800e <async_uart_release>
	notify_rx_disable(dev);
   1b6b8:	4620      	mov	r0, r4
   1b6ba:	f00c fbdb 	bl	27e74 <notify_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b6be:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
   1b6c2:	b1db      	cbz	r3, 1b6fc <uarte_nrfx_isr_async+0x1e4>
    return p_reg->INTENSET & mask;
   1b6c4:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
   1b6c8:	05d9      	lsls	r1, r3, #23
   1b6ca:	d517      	bpl.n	1b6fc <uarte_nrfx_isr_async+0x1e4>
	return config->uarte_regs;
   1b6cc:	6863      	ldr	r3, [r4, #4]
   1b6ce:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   1b6d0:	f04f 0120 	mov.w	r1, #32
   1b6d4:	f3ef 8211 	mrs	r2, BASEPRI
   1b6d8:	f381 8812 	msr	BASEPRI_MAX, r1
   1b6dc:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b6e0:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   1b6e4:	b131      	cbz	r1, 1b6f4 <uarte_nrfx_isr_async+0x1dc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b6e6:	2100      	movs	r1, #0
   1b6e8:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   1b6ec:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b6f0:	2101      	movs	r1, #1
   1b6f2:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   1b6f4:	f382 8811 	msr	BASEPRI, r2
   1b6f8:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b6fc:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
   1b700:	2b00      	cmp	r3, #0
   1b702:	f43f af1e 	beq.w	1b542 <uarte_nrfx_isr_async+0x2a>
    return p_reg->INTENSET & mask;
   1b706:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
   1b70a:	025a      	lsls	r2, r3, #9
   1b70c:	f57f af19 	bpl.w	1b542 <uarte_nrfx_isr_async+0x2a>
	const struct uarte_nrfx_config *config = dev->config;
   1b710:	6863      	ldr	r3, [r4, #4]
	struct uarte_nrfx_data *data = dev->data;
   1b712:	6925      	ldr	r5, [r4, #16]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b714:	e9d3 7300 	ldrd	r7, r3, [r3]
   1b718:	06db      	lsls	r3, r3, #27
   1b71a:	d46b      	bmi.n	1b7f4 <uarte_nrfx_isr_async+0x2dc>
	if (!data->async->tx_buf) {
   1b71c:	68eb      	ldr	r3, [r5, #12]
   1b71e:	689b      	ldr	r3, [r3, #8]
   1b720:	2b00      	cmp	r3, #0
   1b722:	f43f af0e 	beq.w	1b542 <uarte_nrfx_isr_async+0x2a>
	__asm__ volatile(
   1b726:	f04f 0320 	mov.w	r3, #32
   1b72a:	f3ef 8211 	mrs	r2, BASEPRI
   1b72e:	f383 8812 	msr	BASEPRI_MAX, r3
   1b732:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
   1b736:	68eb      	ldr	r3, [r5, #12]
   1b738:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
   1b73c:	2900      	cmp	r1, #0
   1b73e:	bfac      	ite	ge
   1b740:	f8d3 60bc 	ldrge.w	r6, [r3, #188]	; 0xbc
    return p_reg->TXD.AMOUNT;
   1b744:	f8d7 654c 	ldrlt.w	r6, [r7, #1356]	; 0x54c
	__asm__ volatile(
   1b748:	f382 8811 	msr	BASEPRI, r2
   1b74c:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
   1b750:	68eb      	ldr	r3, [r5, #12]
   1b752:	f893 20cc 	ldrb.w	r2, [r3, #204]	; 0xcc
   1b756:	2a00      	cmp	r2, #0
   1b758:	d059      	beq.n	1b80e <uarte_nrfx_isr_async+0x2f6>
	__asm__ volatile(
   1b75a:	f04f 0320 	mov.w	r3, #32
   1b75e:	f3ef 8611 	mrs	r6, BASEPRI
   1b762:	f383 8812 	msr	BASEPRI_MAX, r3
   1b766:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
   1b76a:	4629      	mov	r1, r5
   1b76c:	4620      	mov	r0, r4
   1b76e:	f00c fc88 	bl	28082 <start_tx_locked>
	__asm__ volatile(
   1b772:	f386 8811 	msr	BASEPRI, r6
   1b776:	f3bf 8f6f 	isb	sy
				return;
   1b77a:	e6e2      	b.n	1b542 <uarte_nrfx_isr_async+0x2a>
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b77c:	2601      	movs	r6, #1
   1b77e:	e702      	b.n	1b586 <uarte_nrfx_isr_async+0x6e>
   1b780:	2602      	movs	r6, #2
   1b782:	e700      	b.n	1b586 <uarte_nrfx_isr_async+0x6e>
   1b784:	2604      	movs	r6, #4
   1b786:	e6fe      	b.n	1b586 <uarte_nrfx_isr_async+0x6e>
	rx_buf_release(dev, &data->async->rx_buf);
   1b788:	4620      	mov	r0, r4
   1b78a:	3158      	adds	r1, #88	; 0x58
   1b78c:	f00c fb5a 	bl	27e44 <rx_buf_release>
	__asm__ volatile(
   1b790:	f04f 0320 	mov.w	r3, #32
   1b794:	f3ef 8111 	mrs	r1, BASEPRI
   1b798:	f383 8812 	msr	BASEPRI_MAX, r3
   1b79c:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
   1b7a0:	68f3      	ldr	r3, [r6, #12]
   1b7a2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
   1b7a4:	b1f2      	cbz	r2, 1b7e4 <uarte_nrfx_isr_async+0x2cc>
		data->async->rx_buf = data->async->rx_next_buf;
   1b7a6:	659a      	str	r2, [r3, #88]	; 0x58
		data->async->rx_buf_len = data->async->rx_next_buf_len;
   1b7a8:	68f3      	ldr	r3, [r6, #12]
   1b7aa:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   1b7ac:	65da      	str	r2, [r3, #92]	; 0x5c
		data->async->rx_next_buf = NULL;
   1b7ae:	2300      	movs	r3, #0
   1b7b0:	68f2      	ldr	r2, [r6, #12]
   1b7b2:	6653      	str	r3, [r2, #100]	; 0x64
		data->async->rx_next_buf_len = 0;
   1b7b4:	68f2      	ldr	r2, [r6, #12]
   1b7b6:	6693      	str	r3, [r2, #104]	; 0x68
		data->async->rx_offset = 0;
   1b7b8:	68f2      	ldr	r2, [r6, #12]
   1b7ba:	6613      	str	r3, [r2, #96]	; 0x60
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b7bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
   1b7c0:	b90b      	cbnz	r3, 1b7c6 <uarte_nrfx_isr_async+0x2ae>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b7c2:	2301      	movs	r3, #1
   1b7c4:	603b      	str	r3, [r7, #0]
    p_reg->SHORTS &= ~(mask);
   1b7c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
   1b7ca:	f023 0320 	bic.w	r3, r3, #32
   1b7ce:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
	__asm__ volatile(
   1b7d2:	f381 8811 	msr	BASEPRI, r1
   1b7d6:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
   1b7da:	2200      	movs	r2, #0
   1b7dc:	68f3      	ldr	r3, [r6, #12]
   1b7de:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
   1b7e2:	e70e      	b.n	1b602 <uarte_nrfx_isr_async+0xea>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b7e4:	2301      	movs	r3, #1
   1b7e6:	607b      	str	r3, [r7, #4]
}
   1b7e8:	e7f3      	b.n	1b7d2 <uarte_nrfx_isr_async+0x2ba>
		(void)rx_flush(dev, NULL, 0);
   1b7ea:	4611      	mov	r1, r2
   1b7ec:	6860      	ldr	r0, [r4, #4]
   1b7ee:	f00c fbd9 	bl	27fa4 <rx_flush.isra.0>
   1b7f2:	e759      	b.n	1b6a8 <uarte_nrfx_isr_async+0x190>
    p_reg->INTENCLR = mask;
   1b7f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
		async_uart_release(dev, UARTE_LOW_POWER_TX);
   1b7f8:	2101      	movs	r1, #1
   1b7fa:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
   1b7fe:	4620      	mov	r0, r4
   1b800:	f00c fc05 	bl	2800e <async_uart_release>
		if (!data->async->tx_size) {
   1b804:	68eb      	ldr	r3, [r5, #12]
   1b806:	68db      	ldr	r3, [r3, #12]
   1b808:	2b00      	cmp	r3, #0
   1b80a:	d187      	bne.n	1b71c <uarte_nrfx_isr_async+0x204>
   1b80c:	e699      	b.n	1b542 <uarte_nrfx_isr_async+0x2a>
	if (data->async->tx_buf != data->async->xfer_buf) {
   1b80e:	6899      	ldr	r1, [r3, #8]
   1b810:	691a      	ldr	r2, [r3, #16]
   1b812:	4291      	cmp	r1, r2
   1b814:	d00c      	beq.n	1b830 <uarte_nrfx_isr_async+0x318>
		if (amount == data->async->xfer_len) {
   1b816:	6959      	ldr	r1, [r3, #20]
			data->async->tx_cache_offset += amount;
   1b818:	69da      	ldr	r2, [r3, #28]
		if (amount == data->async->xfer_len) {
   1b81a:	42b1      	cmp	r1, r6
			data->async->tx_cache_offset += amount;
   1b81c:	4432      	add	r2, r6
		if (amount == data->async->xfer_len) {
   1b81e:	d128      	bne.n	1b872 <uarte_nrfx_isr_async+0x35a>
			if (setup_tx_cache(data)) {
   1b820:	4628      	mov	r0, r5
			data->async->tx_cache_offset += amount;
   1b822:	61da      	str	r2, [r3, #28]
			if (setup_tx_cache(data)) {
   1b824:	f00c fba6 	bl	27f74 <setup_tx_cache>
   1b828:	2800      	cmp	r0, #0
   1b82a:	d196      	bne.n	1b75a <uarte_nrfx_isr_async+0x242>
			amount = data->async->tx_cache_offset;
   1b82c:	68eb      	ldr	r3, [r5, #12]
   1b82e:	69de      	ldr	r6, [r3, #28]
	k_timer_stop(&data->async->tx_timeout_timer);
   1b830:	68e8      	ldr	r0, [r5, #12]
   1b832:	3020      	adds	r0, #32
	z_impl_k_timer_stop(timer);
   1b834:	f00d fd78 	bl	29328 <z_impl_k_timer_stop>
	struct uart_event evt = {
   1b838:	2214      	movs	r2, #20
   1b83a:	2100      	movs	r1, #0
   1b83c:	a803      	add	r0, sp, #12
   1b83e:	f00d fe84 	bl	2954a <memset>
		.data.tx.buf = data->async->tx_buf,
   1b842:	68eb      	ldr	r3, [r5, #12]
	user_callback(dev, &evt);
   1b844:	4620      	mov	r0, r4
	struct uart_event evt = {
   1b846:	689a      	ldr	r2, [r3, #8]
	user_callback(dev, &evt);
   1b848:	a903      	add	r1, sp, #12
	struct uart_event evt = {
   1b84a:	e9cd 2604 	strd	r2, r6, [sp, #16]
	if (amount == data->async->tx_size) {
   1b84e:	68db      	ldr	r3, [r3, #12]
   1b850:	429e      	cmp	r6, r3
		evt.type = UART_TX_ABORTED;
   1b852:	bf1c      	itt	ne
   1b854:	2301      	movne	r3, #1
   1b856:	f88d 300c 	strbne.w	r3, [sp, #12]
   1b85a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1b85e:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
   1b862:	2300      	movs	r3, #0
   1b864:	68ea      	ldr	r2, [r5, #12]
   1b866:	6093      	str	r3, [r2, #8]
	data->async->tx_size = 0;
   1b868:	68ea      	ldr	r2, [r5, #12]
   1b86a:	60d3      	str	r3, [r2, #12]
	user_callback(dev, &evt);
   1b86c:	f00c faca 	bl	27e04 <user_callback>
   1b870:	e667      	b.n	1b542 <uarte_nrfx_isr_async+0x2a>
			amount += data->async->tx_cache_offset;
   1b872:	4616      	mov	r6, r2
   1b874:	e7dc      	b.n	1b830 <uarte_nrfx_isr_async+0x318>
   1b876:	bf00      	nop
   1b878:	000f423f 	.word	0x000f423f
   1b87c:	000f4240 	.word	0x000f4240

0001b880 <bt_rpmsg_send>:
		LOG_HEXDUMP_DBG(buf->data, buf->len, "RX buf payload:");
	}
}

static int bt_rpmsg_send(struct net_buf *buf)
{
   1b880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   1b882:	7e01      	ldrb	r1, [r0, #24]
   1b884:	4604      	mov	r4, r0
	int err;
	uint8_t pkt_indicator;

	LOG_DBG("buf %p type %u len %u", buf, bt_buf_get_type(buf), buf->len);

	switch (bt_buf_get_type(buf)) {
   1b886:	2902      	cmp	r1, #2
   1b888:	d014      	beq.n	1b8b4 <bt_rpmsg_send+0x34>
   1b88a:	2904      	cmp	r1, #4
   1b88c:	d011      	beq.n	1b8b2 <bt_rpmsg_send+0x32>
   1b88e:	b1f9      	cbz	r1, 1b8d0 <bt_rpmsg_send+0x50>
		break;
	case BT_BUF_ISO_OUT:
		pkt_indicator = RPMSG_ISO;
		break;
	default:
		LOG_ERR("Unknown type %u", bt_buf_get_type(buf));
   1b890:	4b10      	ldr	r3, [pc, #64]	; (1b8d4 <bt_rpmsg_send+0x54>)
	switch (bt_buf_get_type(buf)) {
   1b892:	9103      	str	r1, [sp, #12]
	net_buf_push_u8(buf, pkt_indicator);

	LOG_HEXDUMP_DBG(buf->data, buf->len, "Final HCI buffer:");
	err = ipc_service_send(&hci_ept, buf->data, buf->len);
	if (err < 0) {
		LOG_ERR("Failed to send (err %d)", err);
   1b894:	9302      	str	r3, [sp, #8]
   1b896:	2300      	movs	r3, #0
   1b898:	2201      	movs	r2, #1
   1b89a:	4618      	mov	r0, r3
   1b89c:	e9cd 3300 	strd	r3, r3, [sp]
   1b8a0:	490d      	ldr	r1, [pc, #52]	; (1b8d8 <bt_rpmsg_send+0x58>)
   1b8a2:	f00c fc93 	bl	281cc <z_log_msg_runtime_create.constprop.0>
	}

done:
	net_buf_unref(buf);
   1b8a6:	4620      	mov	r0, r4
   1b8a8:	f7fd fbec 	bl	19084 <net_buf_unref>
	return 0;
}
   1b8ac:	2000      	movs	r0, #0
   1b8ae:	b004      	add	sp, #16
   1b8b0:	bd10      	pop	{r4, pc}
		pkt_indicator = RPMSG_ISO;
   1b8b2:	2105      	movs	r1, #5
	net_buf_simple_push_u8(&buf->b, val);
   1b8b4:	f104 000c 	add.w	r0, r4, #12
   1b8b8:	f00c f87a 	bl	279b0 <net_buf_simple_push_u8>
	err = ipc_service_send(&hci_ept, buf->data, buf->len);
   1b8bc:	8a22      	ldrh	r2, [r4, #16]
   1b8be:	68e1      	ldr	r1, [r4, #12]
   1b8c0:	4806      	ldr	r0, [pc, #24]	; (1b8dc <bt_rpmsg_send+0x5c>)
   1b8c2:	f7f3 fb77 	bl	efb4 <ipc_service_send>
	if (err < 0) {
   1b8c6:	2800      	cmp	r0, #0
   1b8c8:	daed      	bge.n	1b8a6 <bt_rpmsg_send+0x26>
		LOG_ERR("Failed to send (err %d)", err);
   1b8ca:	4b05      	ldr	r3, [pc, #20]	; (1b8e0 <bt_rpmsg_send+0x60>)
   1b8cc:	9003      	str	r0, [sp, #12]
   1b8ce:	e7e1      	b.n	1b894 <bt_rpmsg_send+0x14>
	switch (bt_buf_get_type(buf)) {
   1b8d0:	2101      	movs	r1, #1
   1b8d2:	e7ef      	b.n	1b8b4 <bt_rpmsg_send+0x34>
   1b8d4:	0002f671 	.word	0x0002f671
   1b8d8:	0002a404 	.word	0x0002a404
   1b8dc:	20021290 	.word	0x20021290
   1b8e0:	0002f681 	.word	0x0002f681

0001b8e4 <bt_rpmsg_init>:
	.quirks         = BT_QUIRK_NO_AUTO_DLE,
#endif
};

static int bt_rpmsg_init(const struct device *unused)
{
   1b8e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(unused);

	int err;

	err = bt_hci_driver_register(&drv);
   1b8e6:	4809      	ldr	r0, [pc, #36]	; (1b90c <bt_rpmsg_init+0x28>)
   1b8e8:	f7f6 fdde 	bl	124a8 <bt_hci_driver_register>
	if (err < 0) {
   1b8ec:	1e04      	subs	r4, r0, #0
   1b8ee:	da0a      	bge.n	1b906 <bt_rpmsg_init+0x22>
		LOG_ERR("Failed to register BT HIC driver (err %d)", err);
   1b8f0:	4b07      	ldr	r3, [pc, #28]	; (1b910 <bt_rpmsg_init+0x2c>)
   1b8f2:	2201      	movs	r2, #1
   1b8f4:	9302      	str	r3, [sp, #8]
   1b8f6:	2300      	movs	r3, #0
   1b8f8:	4906      	ldr	r1, [pc, #24]	; (1b914 <bt_rpmsg_init+0x30>)
   1b8fa:	4618      	mov	r0, r3
   1b8fc:	e9cd 3300 	strd	r3, r3, [sp]
   1b900:	9403      	str	r4, [sp, #12]
   1b902:	f00c fc63 	bl	281cc <z_log_msg_runtime_create.constprop.0>
	}

	return err;
}
   1b906:	4620      	mov	r0, r4
   1b908:	b004      	add	sp, #16
   1b90a:	bd10      	pop	{r4, pc}
   1b90c:	0002b228 	.word	0x0002b228
   1b910:	0002f699 	.word	0x0002f699
   1b914:	0002a404 	.word	0x0002a404

0001b918 <hci_ept_bound>:
	z_impl_k_sem_give(sem);
   1b918:	4801      	ldr	r0, [pc, #4]	; (1b920 <hci_ept_bound+0x8>)
   1b91a:	f004 b911 	b.w	1fb40 <z_impl_k_sem_give>
   1b91e:	bf00      	nop
   1b920:	20008b18 	.word	0x20008b18

0001b924 <bt_rpmsg_open>:
{
   1b924:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	err = ipc_service_open_instance(hci_ipc_instance);
   1b926:	4816      	ldr	r0, [pc, #88]	; (1b980 <bt_rpmsg_open+0x5c>)
   1b928:	f7f3 fae6 	bl	eef8 <ipc_service_open_instance>
	if (err && (err != -EALREADY)) {
   1b92c:	4604      	mov	r4, r0
   1b92e:	b180      	cbz	r0, 1b952 <bt_rpmsg_open+0x2e>
   1b930:	f110 0f78 	cmn.w	r0, #120	; 0x78
   1b934:	d00d      	beq.n	1b952 <bt_rpmsg_open+0x2e>
		LOG_ERR("IPC service instance initialization failed: %d\n", err);
   1b936:	4b13      	ldr	r3, [pc, #76]	; (1b984 <bt_rpmsg_open+0x60>)
   1b938:	9003      	str	r0, [sp, #12]
		LOG_ERR("Endpoint binding failed with %d", err);
   1b93a:	9302      	str	r3, [sp, #8]
   1b93c:	2300      	movs	r3, #0
   1b93e:	2201      	movs	r2, #1
   1b940:	4618      	mov	r0, r3
   1b942:	e9cd 3300 	strd	r3, r3, [sp]
   1b946:	4910      	ldr	r1, [pc, #64]	; (1b988 <bt_rpmsg_open+0x64>)
   1b948:	f00c fc40 	bl	281cc <z_log_msg_runtime_create.constprop.0>
}
   1b94c:	4620      	mov	r0, r4
   1b94e:	b004      	add	sp, #16
   1b950:	bd10      	pop	{r4, pc}
	err = ipc_service_register_endpoint(hci_ipc_instance, &hci_ept, &hci_ept_cfg);
   1b952:	4a0e      	ldr	r2, [pc, #56]	; (1b98c <bt_rpmsg_open+0x68>)
   1b954:	490e      	ldr	r1, [pc, #56]	; (1b990 <bt_rpmsg_open+0x6c>)
   1b956:	480a      	ldr	r0, [pc, #40]	; (1b980 <bt_rpmsg_open+0x5c>)
   1b958:	f7f3 fafa 	bl	ef50 <ipc_service_register_endpoint>
	if (err) {
   1b95c:	4604      	mov	r4, r0
   1b95e:	b110      	cbz	r0, 1b966 <bt_rpmsg_open+0x42>
		LOG_ERR("Registering endpoint failed with %d", err);
   1b960:	4b0c      	ldr	r3, [pc, #48]	; (1b994 <bt_rpmsg_open+0x70>)
   1b962:	9003      	str	r0, [sp, #12]
   1b964:	e7e9      	b.n	1b93a <bt_rpmsg_open+0x16>
	return z_impl_k_sem_take(sem, timeout);
   1b966:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   1b96a:	2300      	movs	r3, #0
   1b96c:	480a      	ldr	r0, [pc, #40]	; (1b998 <bt_rpmsg_open+0x74>)
   1b96e:	f004 f92b 	bl	1fbc8 <z_impl_k_sem_take>
	if (err) {
   1b972:	4604      	mov	r4, r0
   1b974:	2800      	cmp	r0, #0
   1b976:	d0e9      	beq.n	1b94c <bt_rpmsg_open+0x28>
		LOG_ERR("Endpoint binding failed with %d", err);
   1b978:	4b08      	ldr	r3, [pc, #32]	; (1b99c <bt_rpmsg_open+0x78>)
   1b97a:	9003      	str	r0, [sp, #12]
   1b97c:	e7dd      	b.n	1b93a <bt_rpmsg_open+0x16>
   1b97e:	bf00      	nop
   1b980:	00029ee4 	.word	0x00029ee4
   1b984:	0002f6c3 	.word	0x0002f6c3
   1b988:	0002a404 	.word	0x0002a404
   1b98c:	20008664 	.word	0x20008664
   1b990:	20021290 	.word	0x20021290
   1b994:	0002f6f3 	.word	0x0002f6f3
   1b998:	20008b18 	.word	0x20008b18
   1b99c:	0002f717 	.word	0x0002f717

0001b9a0 <hci_ept_recv>:
{
   1b9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b9a4:	4606      	mov	r6, r0
	pkt_indicator = *data++;
   1b9a6:	7800      	ldrb	r0, [r0, #0]
{
   1b9a8:	460d      	mov	r5, r1
	switch (pkt_indicator) {
   1b9aa:	2804      	cmp	r0, #4
{
   1b9ac:	b089      	sub	sp, #36	; 0x24
	remaining -= sizeof(pkt_indicator);
   1b9ae:	f101 33ff 	add.w	r3, r1, #4294967295
	switch (pkt_indicator) {
   1b9b2:	d009      	beq.n	1b9c8 <hci_ept_recv+0x28>
   1b9b4:	2805      	cmp	r0, #5
   1b9b6:	f000 8099 	beq.w	1baec <hci_ept_recv+0x14c>
   1b9ba:	2802      	cmp	r0, #2
   1b9bc:	f040 80bd 	bne.w	1bb3a <hci_ept_recv+0x19a>
	if (remaining < sizeof(hdr)) {
   1b9c0:	2b03      	cmp	r3, #3
   1b9c2:	d867      	bhi.n	1ba94 <hci_ept_recv+0xf4>
		LOG_ERR("Not enough data for ACL header");
   1b9c4:	4b63      	ldr	r3, [pc, #396]	; (1bb54 <hci_ept_recv+0x1b4>)
   1b9c6:	e002      	b.n	1b9ce <hci_ept_recv+0x2e>
	if (remaining < sizeof(hdr)) {
   1b9c8:	2b01      	cmp	r3, #1
   1b9ca:	d80c      	bhi.n	1b9e6 <hci_ept_recv+0x46>
		LOG_ERR("Not enough data for event header");
   1b9cc:	4b62      	ldr	r3, [pc, #392]	; (1bb58 <hci_ept_recv+0x1b8>)
		LOG_ERR("Event payload length is not correct");
   1b9ce:	9302      	str	r3, [sp, #8]
   1b9d0:	2300      	movs	r3, #0
   1b9d2:	2201      	movs	r2, #1
   1b9d4:	4618      	mov	r0, r3
   1b9d6:	e9cd 3300 	strd	r3, r3, [sp]
   1b9da:	4960      	ldr	r1, [pc, #384]	; (1bb5c <hci_ept_recv+0x1bc>)
   1b9dc:	f00c fbf6 	bl	281cc <z_log_msg_runtime_create.constprop.0>
}
   1b9e0:	b009      	add	sp, #36	; 0x24
   1b9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (evt_type) {
   1b9e6:	7873      	ldrb	r3, [r6, #1]
   1b9e8:	2b3e      	cmp	r3, #62	; 0x3e
   1b9ea:	d136      	bne.n	1ba5a <hci_ept_recv+0xba>
		switch (subevt_type) {
   1b9ec:	78f7      	ldrb	r7, [r6, #3]
   1b9ee:	1ebb      	subs	r3, r7, #2
   1b9f0:	425f      	negs	r7, r3
   1b9f2:	415f      	adcs	r7, r3
	memcpy((void *)&hdr, data, sizeof(hdr));
   1b9f4:	f8b6 3001 	ldrh.w	r3, [r6, #1]
	remaining -= sizeof(hdr);
   1b9f8:	3d03      	subs	r5, #3
	if (remaining != hdr.len) {
   1b9fa:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
	memcpy((void *)&hdr, data, sizeof(hdr));
   1b9fe:	f8ad 301c 	strh.w	r3, [sp, #28]
	if (remaining != hdr.len) {
   1ba02:	d12f      	bne.n	1ba64 <hci_ept_recv+0xc4>
   1ba04:	b35f      	cbz	r7, 1ba5e <hci_ept_recv+0xbe>
   1ba06:	f04f 0800 	mov.w	r8, #0
   1ba0a:	f04f 0900 	mov.w	r9, #0
			LOG_WRN("Couldn't allocate a buffer after waiting 10 seconds.");
   1ba0e:	f8df b150 	ldr.w	fp, [pc, #336]	; 1bb60 <hci_ept_recv+0x1c0>
   1ba12:	f8df a148 	ldr.w	sl, [pc, #328]	; 1bb5c <hci_ept_recv+0x1bc>
		buf = bt_buf_get_evt(hdr.evt, discardable, discardable ? K_NO_WAIT : K_SECONDS(10));
   1ba16:	4642      	mov	r2, r8
   1ba18:	464b      	mov	r3, r9
   1ba1a:	4639      	mov	r1, r7
   1ba1c:	f89d 001c 	ldrb.w	r0, [sp, #28]
   1ba20:	f7f5 fb08 	bl	11034 <bt_buf_get_evt>
		if (!buf) {
   1ba24:	4604      	mov	r4, r0
   1ba26:	b1f8      	cbz	r0, 1ba68 <hci_ept_recv+0xc8>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1ba28:	f100 070c 	add.w	r7, r0, #12
   1ba2c:	2202      	movs	r2, #2
   1ba2e:	a907      	add	r1, sp, #28
   1ba30:	4638      	mov	r0, r7
   1ba32:	f00b ffd8 	bl	279e6 <net_buf_simple_add_mem>
	return net_buf_simple_tailroom(&buf->b);
   1ba36:	4638      	mov	r0, r7
   1ba38:	f00b ffcd 	bl	279d6 <net_buf_simple_tailroom>
	if (buf_tailroom < remaining) {
   1ba3c:	4285      	cmp	r5, r0
   1ba3e:	d91e      	bls.n	1ba7e <hci_ept_recv+0xde>
		LOG_ERR("Not enough space in buffer %zu/%zu", remaining, buf_tailroom);
   1ba40:	4b48      	ldr	r3, [pc, #288]	; (1bb64 <hci_ept_recv+0x1c4>)
   1ba42:	e9cd 5003 	strd	r5, r0, [sp, #12]
   1ba46:	9302      	str	r3, [sp, #8]
   1ba48:	2300      	movs	r3, #0
   1ba4a:	2201      	movs	r2, #1
   1ba4c:	4618      	mov	r0, r3
   1ba4e:	e9cd 3300 	strd	r3, r3, [sp]
   1ba52:	4942      	ldr	r1, [pc, #264]	; (1bb5c <hci_ept_recv+0x1bc>)
   1ba54:	f00c fbba 	bl	281cc <z_log_msg_runtime_create.constprop.0>
   1ba58:	e03c      	b.n	1bad4 <hci_ept_recv+0x134>
			return false;
   1ba5a:	2700      	movs	r7, #0
   1ba5c:	e7ca      	b.n	1b9f4 <hci_ept_recv+0x54>
   1ba5e:	f44f 28a0 	mov.w	r8, #327680	; 0x50000
   1ba62:	e7d2      	b.n	1ba0a <hci_ept_recv+0x6a>
		LOG_ERR("Event payload length is not correct");
   1ba64:	4b40      	ldr	r3, [pc, #256]	; (1bb68 <hci_ept_recv+0x1c8>)
   1ba66:	e7b2      	b.n	1b9ce <hci_ept_recv+0x2e>
			if (discardable) {
   1ba68:	2f00      	cmp	r7, #0
   1ba6a:	d1b9      	bne.n	1b9e0 <hci_ept_recv+0x40>
			LOG_WRN("Couldn't allocate a buffer after waiting 10 seconds.");
   1ba6c:	463b      	mov	r3, r7
   1ba6e:	2202      	movs	r2, #2
   1ba70:	4651      	mov	r1, sl
   1ba72:	e9cd 7b01 	strd	r7, fp, [sp, #4]
   1ba76:	9700      	str	r7, [sp, #0]
   1ba78:	f00c fba8 	bl	281cc <z_log_msg_runtime_create.constprop.0>
	} while (!buf);
   1ba7c:	e7cb      	b.n	1ba16 <hci_ept_recv+0x76>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1ba7e:	462a      	mov	r2, r5
   1ba80:	1cf1      	adds	r1, r6, #3
   1ba82:	4638      	mov	r0, r7
   1ba84:	f00b ffaf 	bl	279e6 <net_buf_simple_add_mem>
		bt_recv(buf);
   1ba88:	4620      	mov	r0, r4
}
   1ba8a:	b009      	add	sp, #36	; 0x24
   1ba8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		bt_recv(buf);
   1ba90:	f7f6 bcda 	b.w	12448 <bt_recv>
	buf = bt_buf_get_rx(BT_BUF_ACL_IN, K_NO_WAIT);
   1ba94:	2200      	movs	r2, #0
   1ba96:	2300      	movs	r3, #0
   1ba98:	2003      	movs	r0, #3
   1ba9a:	f7f5 fa7d 	bl	10f98 <bt_buf_get_rx>
	if (buf) {
   1ba9e:	4604      	mov	r4, r0
   1baa0:	b1e0      	cbz	r0, 1badc <hci_ept_recv+0x13c>
		memcpy((void *)&hdr, data, sizeof(hdr));
   1baa2:	f8d6 3001 	ldr.w	r3, [r6, #1]
   1baa6:	f100 070c 	add.w	r7, r0, #12
   1baaa:	2204      	movs	r2, #4
   1baac:	4638      	mov	r0, r7
   1baae:	a907      	add	r1, sp, #28
   1bab0:	9307      	str	r3, [sp, #28]
   1bab2:	f00b ff98 	bl	279e6 <net_buf_simple_add_mem>
	if (remaining != sys_le16_to_cpu(hdr.len)) {
   1bab6:	f8bd 301e 	ldrh.w	r3, [sp, #30]
		remaining -= sizeof(hdr);
   1baba:	3d05      	subs	r5, #5
	if (remaining != sys_le16_to_cpu(hdr.len)) {
   1babc:	429d      	cmp	r5, r3
   1babe:	d034      	beq.n	1bb2a <hci_ept_recv+0x18a>
		LOG_ERR("ACL payload length is not correct");
   1bac0:	4b2a      	ldr	r3, [pc, #168]	; (1bb6c <hci_ept_recv+0x1cc>)
		LOG_ERR("ISO payload length is not correct");
   1bac2:	9302      	str	r3, [sp, #8]
   1bac4:	2300      	movs	r3, #0
   1bac6:	2201      	movs	r2, #1
   1bac8:	4618      	mov	r0, r3
   1baca:	e9cd 3300 	strd	r3, r3, [sp]
   1bace:	4923      	ldr	r1, [pc, #140]	; (1bb5c <hci_ept_recv+0x1bc>)
   1bad0:	f00c fb7c 	bl	281cc <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   1bad4:	4620      	mov	r0, r4
   1bad6:	f7fd fad5 	bl	19084 <net_buf_unref>
	if (buf) {
   1bada:	e781      	b.n	1b9e0 <hci_ept_recv+0x40>
		LOG_ERR("No available ACL buffers!");
   1badc:	4b24      	ldr	r3, [pc, #144]	; (1bb70 <hci_ept_recv+0x1d0>)
		LOG_ERR("No available ISO buffers!");
   1bade:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1bae2:	2201      	movs	r2, #1
   1bae4:	4623      	mov	r3, r4
   1bae6:	491d      	ldr	r1, [pc, #116]	; (1bb5c <hci_ept_recv+0x1bc>)
   1bae8:	9400      	str	r4, [sp, #0]
   1baea:	e777      	b.n	1b9dc <hci_ept_recv+0x3c>
	if (remaining < sizeof(hdr)) {
   1baec:	2b03      	cmp	r3, #3
   1baee:	d801      	bhi.n	1baf4 <hci_ept_recv+0x154>
		LOG_ERR("Not enough data for ISO header");
   1baf0:	4b20      	ldr	r3, [pc, #128]	; (1bb74 <hci_ept_recv+0x1d4>)
   1baf2:	e76c      	b.n	1b9ce <hci_ept_recv+0x2e>
	buf = bt_buf_get_rx(BT_BUF_ISO_IN, K_NO_WAIT);
   1baf4:	2200      	movs	r2, #0
   1baf6:	2300      	movs	r3, #0
   1baf8:	f7f5 fa4e 	bl	10f98 <bt_buf_get_rx>
	if (buf) {
   1bafc:	4604      	mov	r4, r0
   1bafe:	b190      	cbz	r0, 1bb26 <hci_ept_recv+0x186>
		memcpy((void *)&hdr, data, sizeof(hdr));
   1bb00:	f8d6 3001 	ldr.w	r3, [r6, #1]
   1bb04:	f100 070c 	add.w	r7, r0, #12
   1bb08:	2204      	movs	r2, #4
   1bb0a:	4638      	mov	r0, r7
   1bb0c:	a907      	add	r1, sp, #28
   1bb0e:	9307      	str	r3, [sp, #28]
   1bb10:	f00b ff69 	bl	279e6 <net_buf_simple_add_mem>
	if (remaining != bt_iso_hdr_len(sys_le16_to_cpu(hdr.len))) {
   1bb14:	f8bd 301e 	ldrh.w	r3, [sp, #30]
		remaining -= sizeof(hdr);
   1bb18:	3d05      	subs	r5, #5
	if (remaining != bt_iso_hdr_len(sys_le16_to_cpu(hdr.len))) {
   1bb1a:	f3c3 030d 	ubfx	r3, r3, #0, #14
   1bb1e:	429d      	cmp	r5, r3
   1bb20:	d003      	beq.n	1bb2a <hci_ept_recv+0x18a>
		LOG_ERR("ISO payload length is not correct");
   1bb22:	4b15      	ldr	r3, [pc, #84]	; (1bb78 <hci_ept_recv+0x1d8>)
   1bb24:	e7cd      	b.n	1bac2 <hci_ept_recv+0x122>
		LOG_ERR("No available ISO buffers!");
   1bb26:	4b15      	ldr	r3, [pc, #84]	; (1bb7c <hci_ept_recv+0x1dc>)
   1bb28:	e7d9      	b.n	1bade <hci_ept_recv+0x13e>
	return net_buf_simple_tailroom(&buf->b);
   1bb2a:	4638      	mov	r0, r7
   1bb2c:	f00b ff53 	bl	279d6 <net_buf_simple_tailroom>
	if (buf_tailroom < remaining) {
   1bb30:	4285      	cmp	r5, r0
   1bb32:	d885      	bhi.n	1ba40 <hci_ept_recv+0xa0>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1bb34:	462a      	mov	r2, r5
   1bb36:	1d71      	adds	r1, r6, #5
   1bb38:	e7a3      	b.n	1ba82 <hci_ept_recv+0xe2>
		LOG_ERR("Unknown HCI type %u", pkt_indicator);
   1bb3a:	4b11      	ldr	r3, [pc, #68]	; (1bb80 <hci_ept_recv+0x1e0>)
	switch (pkt_indicator) {
   1bb3c:	9003      	str	r0, [sp, #12]
		LOG_ERR("Unknown HCI type %u", pkt_indicator);
   1bb3e:	9302      	str	r3, [sp, #8]
   1bb40:	2300      	movs	r3, #0
   1bb42:	2201      	movs	r2, #1
   1bb44:	4618      	mov	r0, r3
   1bb46:	e9cd 3300 	strd	r3, r3, [sp]
   1bb4a:	4904      	ldr	r1, [pc, #16]	; (1bb5c <hci_ept_recv+0x1bc>)
   1bb4c:	f00c fb3e 	bl	281cc <z_log_msg_runtime_create.constprop.0>
   1bb50:	e746      	b.n	1b9e0 <hci_ept_recv+0x40>
   1bb52:	bf00      	nop
   1bb54:	0002f7d4 	.word	0x0002f7d4
   1bb58:	0002f737 	.word	0x0002f737
   1bb5c:	0002a404 	.word	0x0002a404
   1bb60:	0002f77c 	.word	0x0002f77c
   1bb64:	0002f7b1 	.word	0x0002f7b1
   1bb68:	0002f758 	.word	0x0002f758
   1bb6c:	0002f80d 	.word	0x0002f80d
   1bb70:	0002f7f3 	.word	0x0002f7f3
   1bb74:	0002f82f 	.word	0x0002f82f
   1bb78:	0002f868 	.word	0x0002f868
   1bb7c:	0002f84e 	.word	0x0002f84e
   1bb80:	0002f88a 	.word	0x0002f88a

0001bb84 <compare_int_lock>:
#endif
}

static bool compare_int_lock(int32_t chan)
{
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   1bb84:	2301      	movs	r3, #1
   1bb86:	4083      	lsls	r3, r0
{
   1bb88:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   1bb8a:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1bb8c:	4a0b      	ldr	r2, [pc, #44]	; (1bbbc <compare_int_lock+0x38>)
   1bb8e:	e8d2 1fef 	ldaex	r1, [r2]
   1bb92:	ea01 0504 	and.w	r5, r1, r4
   1bb96:	e8c2 5fe6 	stlex	r6, r5, [r2]
   1bb9a:	2e00      	cmp	r6, #0
   1bb9c:	d1f7      	bne.n	1bb8e <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bb9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   1bba2:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
   1bba4:	4806      	ldr	r0, [pc, #24]	; (1bbc0 <compare_int_lock+0x3c>)
   1bba6:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
   1bbaa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1bbae:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
   1bbb2:	420b      	tst	r3, r1
}
   1bbb4:	bf14      	ite	ne
   1bbb6:	2001      	movne	r0, #1
   1bbb8:	2000      	moveq	r0, #0
   1bbba:	bd70      	pop	{r4, r5, r6, pc}
   1bbbc:	200212a0 	.word	0x200212a0
   1bbc0:	40015000 	.word	0x40015000

0001bbc4 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
   1bbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bbc6:	491b      	ldr	r1, [pc, #108]	; (1bc34 <sys_clock_timeout_handler+0x70>)
{
   1bbc8:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
   1bbca:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bbce:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
   1bbd0:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
   1bbd4:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bbd8:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
   1bbda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
   1bbde:	d30f      	bcc.n	1bc00 <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   1bbe0:	f006 fa24 	bl	2202c <sys_clock_announce>
    return p_reg->CC[ch];
   1bbe4:	00a3      	lsls	r3, r4, #2
   1bbe6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1bbea:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
   1bbee:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
   1bbf2:	4295      	cmp	r5, r2
   1bbf4:	d11d      	bne.n	1bc32 <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
   1bbf6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   1bbfa:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
   1bbfe:	e012      	b.n	1bc26 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
   1bc00:	4b0d      	ldr	r3, [pc, #52]	; (1bc38 <sys_clock_timeout_handler+0x74>)
   1bc02:	681b      	ldr	r3, [r3, #0]
   1bc04:	0a1a      	lsrs	r2, r3, #8
   1bc06:	061b      	lsls	r3, r3, #24
   1bc08:	195e      	adds	r6, r3, r5
   1bc0a:	4b0c      	ldr	r3, [pc, #48]	; (1bc3c <sys_clock_timeout_handler+0x78>)
   1bc0c:	f142 0700 	adc.w	r7, r2, #0
   1bc10:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   1bc14:	f006 fa0a 	bl	2202c <sys_clock_announce>
    return p_reg->CC[ch];
   1bc18:	4a09      	ldr	r2, [pc, #36]	; (1bc40 <sys_clock_timeout_handler+0x7c>)
   1bc1a:	f504 73a8 	add.w	r3, r4, #336	; 0x150
   1bc1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
   1bc22:	429d      	cmp	r5, r3
   1bc24:	d105      	bne.n	1bc32 <sys_clock_timeout_handler+0x6e>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bc26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
   1bc2a:	4a05      	ldr	r2, [pc, #20]	; (1bc40 <sys_clock_timeout_handler+0x7c>)
   1bc2c:	40a3      	lsls	r3, r4
   1bc2e:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
   1bc32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bc34:	20009b58 	.word	0x20009b58
   1bc38:	200212a4 	.word	0x200212a4
   1bc3c:	20009b60 	.word	0x20009b60
   1bc40:	40015000 	.word	0x40015000

0001bc44 <compare_int_unlock>:
	if (key) {
   1bc44:	b1d9      	cbz	r1, 1bc7e <compare_int_unlock+0x3a>
		atomic_or(&int_mask, BIT(chan));
   1bc46:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1bc48:	4a0d      	ldr	r2, [pc, #52]	; (1bc80 <compare_int_unlock+0x3c>)
   1bc4a:	4083      	lsls	r3, r0
   1bc4c:	e8d2 cfef 	ldaex	ip, [r2]
   1bc50:	ea4c 0c03 	orr.w	ip, ip, r3
   1bc54:	e8c2 cfe1 	stlex	r1, ip, [r2]
   1bc58:	2900      	cmp	r1, #0
   1bc5a:	d1f7      	bne.n	1bc4c <compare_int_unlock+0x8>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bc5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->INTENSET = mask;
   1bc60:	4a08      	ldr	r2, [pc, #32]	; (1bc84 <compare_int_unlock+0x40>)
   1bc62:	4083      	lsls	r3, r0
   1bc64:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1bc68:	4b07      	ldr	r3, [pc, #28]	; (1bc88 <compare_int_unlock+0x44>)
   1bc6a:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
   1bc6e:	40c3      	lsrs	r3, r0
   1bc70:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1bc72:	bf42      	ittt	mi
   1bc74:	f44f 1200 	movmi.w	r2, #2097152	; 0x200000
   1bc78:	4b04      	ldrmi	r3, [pc, #16]	; (1bc8c <compare_int_unlock+0x48>)
   1bc7a:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
   1bc7e:	4770      	bx	lr
   1bc80:	200212a0 	.word	0x200212a0
   1bc84:	40015000 	.word	0x40015000
   1bc88:	20021298 	.word	0x20021298
   1bc8c:	e000e100 	.word	0xe000e100

0001bc90 <z_nrf_rtc_timer_compare_evt_address_get>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bc90:	2801      	cmp	r0, #1
{
   1bc92:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bc94:	d909      	bls.n	1bcaa <z_nrf_rtc_timer_compare_evt_address_get+0x1a>
   1bc96:	4907      	ldr	r1, [pc, #28]	; (1bcb4 <z_nrf_rtc_timer_compare_evt_address_get+0x24>)
   1bc98:	4807      	ldr	r0, [pc, #28]	; (1bcb8 <z_nrf_rtc_timer_compare_evt_address_get+0x28>)
   1bc9a:	237c      	movs	r3, #124	; 0x7c
   1bc9c:	4a07      	ldr	r2, [pc, #28]	; (1bcbc <z_nrf_rtc_timer_compare_evt_address_get+0x2c>)
   1bc9e:	f008 feb4 	bl	24a0a <assert_print>
   1bca2:	217c      	movs	r1, #124	; 0x7c
   1bca4:	4805      	ldr	r0, [pc, #20]	; (1bcbc <z_nrf_rtc_timer_compare_evt_address_get+0x2c>)
   1bca6:	f008 fea9 	bl	249fc <assert_post_action>
    p_reg->EVTENCLR = mask;
}

NRF_STATIC_INLINE nrf_rtc_event_t nrf_rtc_compare_event_get(uint8_t index)
{
    return (nrf_rtc_event_t)NRFX_OFFSETOF(NRF_RTC_Type, EVENTS_COMPARE[index]);
   1bcaa:	0083      	lsls	r3, r0, #2
}
   1bcac:	4804      	ldr	r0, [pc, #16]	; (1bcc0 <z_nrf_rtc_timer_compare_evt_address_get+0x30>)
   1bcae:	4418      	add	r0, r3
   1bcb0:	bd08      	pop	{r3, pc}
   1bcb2:	bf00      	nop
   1bcb4:	0002f905 	.word	0x0002f905
   1bcb8:	0002b3a9 	.word	0x0002b3a9
   1bcbc:	0002f8d4 	.word	0x0002f8d4
   1bcc0:	40015140 	.word	0x40015140

0001bcc4 <z_nrf_rtc_timer_capture_task_address_get>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bcc4:	2801      	cmp	r0, #1
{
   1bcc6:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bcc8:	d909      	bls.n	1bcde <z_nrf_rtc_timer_capture_task_address_get+0x1a>
   1bcca:	4907      	ldr	r1, [pc, #28]	; (1bce8 <z_nrf_rtc_timer_capture_task_address_get+0x24>)
   1bccc:	4807      	ldr	r0, [pc, #28]	; (1bcec <z_nrf_rtc_timer_capture_task_address_get+0x28>)
   1bcce:	2383      	movs	r3, #131	; 0x83
   1bcd0:	4a07      	ldr	r2, [pc, #28]	; (1bcf0 <z_nrf_rtc_timer_capture_task_address_get+0x2c>)
   1bcd2:	f008 fe9a 	bl	24a0a <assert_print>
   1bcd6:	2183      	movs	r1, #131	; 0x83
   1bcd8:	4805      	ldr	r0, [pc, #20]	; (1bcf0 <z_nrf_rtc_timer_capture_task_address_get+0x2c>)
   1bcda:	f008 fe8f 	bl	249fc <assert_post_action>
	return nrf_rtc_task_address_get(RTC, task);
   1bcde:	2800      	cmp	r0, #0
}
   1bce0:	4804      	ldr	r0, [pc, #16]	; (1bcf4 <z_nrf_rtc_timer_capture_task_address_get+0x30>)
   1bce2:	bf08      	it	eq
   1bce4:	2000      	moveq	r0, #0
   1bce6:	bd08      	pop	{r3, pc}
   1bce8:	0002f905 	.word	0x0002f905
   1bcec:	0002b3a9 	.word	0x0002b3a9
   1bcf0:	0002f8d4 	.word	0x0002f8d4
   1bcf4:	40015044 	.word	0x40015044

0001bcf8 <z_nrf_rtc_timer_compare_read>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bcf8:	2801      	cmp	r0, #1
{
   1bcfa:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bcfc:	d909      	bls.n	1bd12 <z_nrf_rtc_timer_compare_read+0x1a>
   1bcfe:	4908      	ldr	r1, [pc, #32]	; (1bd20 <z_nrf_rtc_timer_compare_read+0x28>)
   1bd00:	4808      	ldr	r0, [pc, #32]	; (1bd24 <z_nrf_rtc_timer_compare_read+0x2c>)
   1bd02:	23b9      	movs	r3, #185	; 0xb9
   1bd04:	4a08      	ldr	r2, [pc, #32]	; (1bd28 <z_nrf_rtc_timer_compare_read+0x30>)
   1bd06:	f008 fe80 	bl	24a0a <assert_print>
   1bd0a:	21b9      	movs	r1, #185	; 0xb9
   1bd0c:	4806      	ldr	r0, [pc, #24]	; (1bd28 <z_nrf_rtc_timer_compare_read+0x30>)
   1bd0e:	f008 fe75 	bl	249fc <assert_post_action>
    return p_reg->CC[ch];
   1bd12:	4b06      	ldr	r3, [pc, #24]	; (1bd2c <z_nrf_rtc_timer_compare_read+0x34>)
   1bd14:	f500 70a8 	add.w	r0, r0, #336	; 0x150
   1bd18:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
   1bd1c:	bd08      	pop	{r3, pc}
   1bd1e:	bf00      	nop
   1bd20:	0002f905 	.word	0x0002f905
   1bd24:	0002b3a9 	.word	0x0002b3a9
   1bd28:	0002f8d4 	.word	0x0002f8d4
   1bd2c:	40015000 	.word	0x40015000

0001bd30 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
   1bd30:	4b0d      	ldr	r3, [pc, #52]	; (1bd68 <z_nrf_rtc_timer_read+0x38>)
   1bd32:	6818      	ldr	r0, [r3, #0]
   1bd34:	0a01      	lsrs	r1, r0, #8
   1bd36:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
   1bd38:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
   1bd3c:	4b0b      	ldr	r3, [pc, #44]	; (1bd6c <z_nrf_rtc_timer_read+0x3c>)
   1bd3e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
   1bd42:	1818      	adds	r0, r3, r0
   1bd44:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
   1bd48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   1bd4c:	d20a      	bcs.n	1bd64 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
   1bd4e:	4b08      	ldr	r3, [pc, #32]	; (1bd70 <z_nrf_rtc_timer_read+0x40>)
   1bd50:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bd54:	4290      	cmp	r0, r2
   1bd56:	eb71 0303 	sbcs.w	r3, r1, r3
   1bd5a:	d203      	bcs.n	1bd64 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
   1bd5c:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
   1bd60:	f141 0100 	adc.w	r1, r1, #0
}
   1bd64:	4770      	bx	lr
   1bd66:	bf00      	nop
   1bd68:	200212a4 	.word	0x200212a4
   1bd6c:	40015000 	.word	0x40015000
   1bd70:	20009b60 	.word	0x20009b60

0001bd74 <compare_set>:
{
   1bd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd78:	b085      	sub	sp, #20
   1bd7a:	4614      	mov	r4, r2
   1bd7c:	461d      	mov	r5, r3
   1bd7e:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
   1bd80:	f7ff ff00 	bl	1bb84 <compare_int_lock>
   1bd84:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
   1bd86:	f7ff ffd3 	bl	1bd30 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
   1bd8a:	42a0      	cmp	r0, r4
   1bd8c:	eb71 0305 	sbcs.w	r3, r1, r5
   1bd90:	f080 8086 	bcs.w	1bea0 <compare_set+0x12c>
		if (target_time - curr_time > COUNTER_SPAN) {
   1bd94:	4b49      	ldr	r3, [pc, #292]	; (1bebc <compare_set+0x148>)
   1bd96:	1a20      	subs	r0, r4, r0
   1bd98:	eb65 0101 	sbc.w	r1, r5, r1
   1bd9c:	4298      	cmp	r0, r3
   1bd9e:	f171 0100 	sbcs.w	r1, r1, #0
   1bda2:	f080 8088 	bcs.w	1beb6 <compare_set+0x142>
		if (target_time != cc_data[chan].target_time) {
   1bda6:	4b46      	ldr	r3, [pc, #280]	; (1bec0 <compare_set+0x14c>)
   1bda8:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   1bdac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
   1bdb0:	429d      	cmp	r5, r3
   1bdb2:	bf08      	it	eq
   1bdb4:	4294      	cmpeq	r4, r2
   1bdb6:	d05e      	beq.n	1be76 <compare_set+0x102>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bdb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	return absolute_time & COUNTER_MAX;
   1bdbc:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
	uint32_t cc_val = abs_val & COUNTER_MAX;
   1bdc0:	4616      	mov	r6, r2
	uint32_t tick_inc = 2;
   1bdc2:	f04f 0b02 	mov.w	fp, #2
	return (a - b) & COUNTER_MAX;
   1bdc6:	f06f 0101 	mvn.w	r1, #1
   1bdca:	ea4f 0987 	mov.w	r9, r7, lsl #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   1bdce:	f107 0850 	add.w	r8, r7, #80	; 0x50
   1bdd2:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
   1bdd6:	ea4f 0888 	mov.w	r8, r8, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bdda:	40bb      	lsls	r3, r7
   1bddc:	f509 39a8 	add.w	r9, r9, #86016	; 0x15000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1bde0:	fa1f f888 	uxth.w	r8, r8
   1bde4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
   1bde8:	9302      	str	r3, [sp, #8]
    return p_reg->CC[ch];
   1bdea:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   1bdee:	4b35      	ldr	r3, [pc, #212]	; (1bec4 <compare_set+0x150>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1bdf0:	f508 38a8 	add.w	r8, r8, #86016	; 0x15000
     return p_reg->COUNTER;
   1bdf4:	f8d3 a504 	ldr.w	sl, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
   1bdf8:	eba0 000a 	sub.w	r0, r0, sl
   1bdfc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   1be00:	f02a 4c7f 	bic.w	ip, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
   1be04:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
   1be06:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
   1be0a:	d107      	bne.n	1be1c <compare_set+0xa8>
   1be0c:	9203      	str	r2, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
   1be0e:	2013      	movs	r0, #19
   1be10:	f00d fa58 	bl	292c4 <z_impl_k_busy_wait>
   1be14:	f06f 0101 	mvn.w	r1, #1
   1be18:	4b2a      	ldr	r3, [pc, #168]	; (1bec4 <compare_set+0x150>)
   1be1a:	9a03      	ldr	r2, [sp, #12]
	return (a - b) & COUNTER_MAX;
   1be1c:	eba1 000a 	sub.w	r0, r1, sl
   1be20:	4430      	add	r0, r6
   1be22:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   1be26:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1be2a:	f04f 0000 	mov.w	r0, #0
   1be2e:	f8c8 0000 	str.w	r0, [r8]
   1be32:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
   1be36:	9802      	ldr	r0, [sp, #8]
			cc_val = now + tick_inc;
   1be38:	bf88      	it	hi
   1be3a:	eb0a 060b 	addhi.w	r6, sl, fp
   1be3e:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   1be42:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
   1be46:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   1be4a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
			tick_inc++;
   1be4e:	bf88      	it	hi
   1be50:	f10b 0b01 	addhi.w	fp, fp, #1
	} while ((now2 != now) &&
   1be54:	4582      	cmp	sl, r0
   1be56:	d006      	beq.n	1be66 <compare_set+0xf2>
	return (a - b) & COUNTER_MAX;
   1be58:	1a08      	subs	r0, r1, r0
   1be5a:	4430      	add	r0, r6
   1be5c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
   1be60:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1be64:	d81a      	bhi.n	1be9c <compare_set+0x128>
	return (a - b) & COUNTER_MAX;
   1be66:	1ab6      	subs	r6, r6, r2
   1be68:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
   1be6c:	1936      	adds	r6, r6, r4
   1be6e:	f145 0300 	adc.w	r3, r5, #0
   1be72:	4634      	mov	r4, r6
   1be74:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
   1be76:	4912      	ldr	r1, [pc, #72]	; (1bec0 <compare_set+0x14c>)
	cc_data[chan].callback = handler;
   1be78:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
   1be7a:	eb01 1207 	add.w	r2, r1, r7, lsl #4
   1be7e:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
   1be82:	2400      	movs	r4, #0
	cc_data[chan].target_time = target_time;
   1be84:	013b      	lsls	r3, r7, #4
	cc_data[chan].callback = handler;
   1be86:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
   1be88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1be8a:	6053      	str	r3, [r2, #4]
	compare_int_unlock(chan, key);
   1be8c:	4638      	mov	r0, r7
   1be8e:	9901      	ldr	r1, [sp, #4]
   1be90:	f7ff fed8 	bl	1bc44 <compare_int_unlock>
}
   1be94:	4620      	mov	r0, r4
   1be96:	b005      	add	sp, #20
   1be98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be9c:	4630      	mov	r0, r6
   1be9e:	e7a9      	b.n	1bdf4 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
   1bea0:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1bea2:	4a09      	ldr	r2, [pc, #36]	; (1bec8 <compare_set+0x154>)
   1bea4:	40bb      	lsls	r3, r7
   1bea6:	e8d2 0fef 	ldaex	r0, [r2]
   1beaa:	4318      	orrs	r0, r3
   1beac:	e8c2 0fe1 	stlex	r1, r0, [r2]
   1beb0:	2900      	cmp	r1, #0
   1beb2:	d0e0      	beq.n	1be76 <compare_set+0x102>
   1beb4:	e7f7      	b.n	1bea6 <compare_set+0x132>
			return -EINVAL;
   1beb6:	f06f 0415 	mvn.w	r4, #21
   1beba:	e7e7      	b.n	1be8c <compare_set+0x118>
   1bebc:	01000001 	.word	0x01000001
   1bec0:	20009b38 	.word	0x20009b38
   1bec4:	40015000 	.word	0x40015000
   1bec8:	20021298 	.word	0x20021298

0001becc <z_nrf_rtc_timer_set>:
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1becc:	2801      	cmp	r0, #1
{
   1bece:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1bed0:	d00b      	beq.n	1beea <z_nrf_rtc_timer_set+0x1e>
   1bed2:	4908      	ldr	r1, [pc, #32]	; (1bef4 <z_nrf_rtc_timer_set+0x28>)
   1bed4:	4808      	ldr	r0, [pc, #32]	; (1bef8 <z_nrf_rtc_timer_set+0x2c>)
   1bed6:	f240 1353 	movw	r3, #339	; 0x153
   1beda:	4a08      	ldr	r2, [pc, #32]	; (1befc <z_nrf_rtc_timer_set+0x30>)
   1bedc:	f008 fd95 	bl	24a0a <assert_print>
   1bee0:	f240 1153 	movw	r1, #339	; 0x153
   1bee4:	4805      	ldr	r0, [pc, #20]	; (1befc <z_nrf_rtc_timer_set+0x30>)
   1bee6:	f008 fd89 	bl	249fc <assert_post_action>
}
   1beea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return compare_set(chan, target_time, handler, user_data);
   1beee:	f7ff bf41 	b.w	1bd74 <compare_set>
   1bef2:	bf00      	nop
   1bef4:	0002f921 	.word	0x0002f921
   1bef8:	0002b3a9 	.word	0x0002b3a9
   1befc:	0002f8d4 	.word	0x0002f8d4

0001bf00 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
   1bf00:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENSET = mask;
   1bf02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    p_reg->PRESCALER = val;
   1bf06:	2500      	movs	r5, #0
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
   1bf08:	f04f 30ff 	mov.w	r0, #4294967295
   1bf0c:	f04f 31ff 	mov.w	r1, #4294967295
   1bf10:	4c19      	ldr	r4, [pc, #100]	; (1bf78 <sys_clock_driver_init+0x78>)
   1bf12:	4b1a      	ldr	r3, [pc, #104]	; (1bf7c <sys_clock_driver_init+0x7c>)
   1bf14:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
   1bf18:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
   1bf1c:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
   1bf20:	e9c3 0106 	strd	r0, r1, [r3, #24]
   1bf24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
   1bf28:	2602      	movs	r6, #2
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1bf2a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1bf2e:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   1bf32:	4b13      	ldr	r3, [pc, #76]	; (1bf80 <sys_clock_driver_init+0x80>)

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
   1bf34:	2101      	movs	r1, #1
   1bf36:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
   1bf3a:	2015      	movs	r0, #21
   1bf3c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   1bf40:	462a      	mov	r2, r5
   1bf42:	f7f3 ffa5 	bl	fe90 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
   1bf46:	2015      	movs	r0, #21
   1bf48:	f7f3 ff72 	bl	fe30 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
   1bf4c:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
   1bf4e:	2203      	movs	r2, #3
   1bf50:	60a3      	str	r3, [r4, #8]
   1bf52:	6023      	str	r3, [r4, #0]
   1bf54:	4b0b      	ldr	r3, [pc, #44]	; (1bf84 <sys_clock_driver_init+0x84>)
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_TICKS : (counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1bf56:	4628      	mov	r0, r5
	int_mask = BIT_MASK(CHAN_COUNT);
   1bf58:	601a      	str	r2, [r3, #0]
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
   1bf5a:	4b0b      	ldr	r3, [pc, #44]	; (1bf88 <sys_clock_driver_init+0x88>)
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1bf5c:	4a0b      	ldr	r2, [pc, #44]	; (1bf8c <sys_clock_driver_init+0x8c>)
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
   1bf5e:	601e      	str	r6, [r3, #0]
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1bf60:	4b0b      	ldr	r3, [pc, #44]	; (1bf90 <sys_clock_driver_init+0x90>)
   1bf62:	9501      	str	r5, [sp, #4]
   1bf64:	9300      	str	r3, [sp, #0]
   1bf66:	2300      	movs	r3, #0
   1bf68:	f7ff ff04 	bl	1bd74 <compare_set>

	z_nrf_clock_control_lf_on(mode);
   1bf6c:	4630      	mov	r0, r6
   1bf6e:	f7fd fd83 	bl	19a78 <z_nrf_clock_control_lf_on>

	return 0;
}
   1bf72:	4628      	mov	r0, r5
   1bf74:	b002      	add	sp, #8
   1bf76:	bd70      	pop	{r4, r5, r6, pc}
   1bf78:	40015000 	.word	0x40015000
   1bf7c:	20009b38 	.word	0x20009b38
   1bf80:	e000e100 	.word	0xe000e100
   1bf84:	200212a0 	.word	0x200212a0
   1bf88:	2002129c 	.word	0x2002129c
   1bf8c:	007fffff 	.word	0x007fffff
   1bf90:	0001bbc5 	.word	0x0001bbc5

0001bf94 <rtc_nrf_isr>:
{
   1bf94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return p_reg->INTENSET & mask;
   1bf98:	4b3f      	ldr	r3, [pc, #252]	; (1c098 <rtc_nrf_isr+0x104>)
   1bf9a:	b085      	sub	sp, #20
   1bf9c:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
   1bfa0:	0792      	lsls	r2, r2, #30
   1bfa2:	d50b      	bpl.n	1bfbc <rtc_nrf_isr+0x28>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1bfa4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   1bfa8:	b142      	cbz	r2, 1bfbc <rtc_nrf_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1bfaa:	2200      	movs	r2, #0
   1bfac:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		overflow_cnt++;
   1bfb0:	4a3a      	ldr	r2, [pc, #232]	; (1c09c <rtc_nrf_isr+0x108>)
   1bfb2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   1bfb6:	6813      	ldr	r3, [r2, #0]
   1bfb8:	3301      	adds	r3, #1
   1bfba:	6013      	str	r3, [r2, #0]
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1bfbc:	4d38      	ldr	r5, [pc, #224]	; (1c0a0 <rtc_nrf_isr+0x10c>)
   1bfbe:	2400      	movs	r4, #0
   1bfc0:	462f      	mov	r7, r5
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
   1bfc2:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    return p_reg->INTENSET & mask;
   1bfc6:	4e34      	ldr	r6, [pc, #208]	; (1c098 <rtc_nrf_isr+0x104>)
	__asm__ volatile(
   1bfc8:	f04f 0320 	mov.w	r3, #32
   1bfcc:	f3ef 8211 	mrs	r2, BASEPRI
   1bfd0:	f383 8812 	msr	BASEPRI_MAX, r3
   1bfd4:	f3bf 8f6f 	isb	sy
   1bfd8:	f8d6 3304 	ldr.w	r3, [r6, #772]	; 0x304
   1bfdc:	fa0b f904 	lsl.w	r9, fp, r4
   1bfe0:	ea19 0f03 	tst.w	r9, r3
   1bfe4:	d10a      	bne.n	1bffc <rtc_nrf_isr+0x68>
	__asm__ volatile(
   1bfe6:	f382 8811 	msr	BASEPRI, r2
   1bfea:	f3bf 8f6f 	isb	sy
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1bfee:	3510      	adds	r5, #16
   1bff0:	b114      	cbz	r4, 1bff8 <rtc_nrf_isr+0x64>
}
   1bff2:	b005      	add	sp, #20
   1bff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1bff8:	2401      	movs	r4, #1
   1bffa:	e7e5      	b.n	1bfc8 <rtc_nrf_isr+0x34>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   1bffc:	2301      	movs	r3, #1
   1bffe:	40a3      	lsls	r3, r4
   1c000:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1c002:	4928      	ldr	r1, [pc, #160]	; (1c0a4 <rtc_nrf_isr+0x110>)
   1c004:	e8d1 0fef 	ldaex	r0, [r1]
   1c008:	ea00 0c03 	and.w	ip, r0, r3
   1c00c:	e8c1 cfee 	stlex	lr, ip, [r1]
   1c010:	f1be 0f00 	cmp.w	lr, #0
   1c014:	d1f6      	bne.n	1c004 <rtc_nrf_isr+0x70>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1c016:	4b24      	ldr	r3, [pc, #144]	; (1c0a8 <rtc_nrf_isr+0x114>)
   1c018:	00a1      	lsls	r1, r4, #2
   1c01a:	b918      	cbnz	r0, 1c024 <rtc_nrf_isr+0x90>
   1c01c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   1c020:	2800      	cmp	r0, #0
   1c022:	d0e0      	beq.n	1bfe6 <rtc_nrf_isr+0x52>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c024:	f04f 0a00 	mov.w	sl, #0
   1c028:	f841 a003 	str.w	sl, [r1, r3]
   1c02c:	58cb      	ldr	r3, [r1, r3]
   1c02e:	f382 8811 	msr	BASEPRI, r2
   1c032:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
   1c036:	f7ff fe7b 	bl	1bd30 <z_nrf_rtc_timer_read>
	__asm__ volatile(
   1c03a:	f04f 0320 	mov.w	r3, #32
   1c03e:	f3ef 8c11 	mrs	ip, BASEPRI
   1c042:	f383 8812 	msr	BASEPRI_MAX, r3
   1c046:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
   1c04a:	eb07 1e04 	add.w	lr, r7, r4, lsl #4
   1c04e:	e9de 2302 	ldrd	r2, r3, [lr, #8]
		if (curr_time >= expire_time) {
   1c052:	4290      	cmp	r0, r2
   1c054:	4199      	sbcs	r1, r3
   1c056:	d204      	bcs.n	1c062 <rtc_nrf_isr+0xce>
	__asm__ volatile(
   1c058:	f38c 8811 	msr	BASEPRI, ip
   1c05c:	f3bf 8f6f 	isb	sy
		if (handler) {
   1c060:	e7c5      	b.n	1bfee <rtc_nrf_isr+0x5a>
			user_context = cc_data[chan].user_context;
   1c062:	e9d5 8100 	ldrd	r8, r1, [r5]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c066:	f04f 30ff 	mov.w	r0, #4294967295
			user_context = cc_data[chan].user_context;
   1c06a:	9103      	str	r1, [sp, #12]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c06c:	f04f 31ff 	mov.w	r1, #4294967295
			cc_data[chan].callback = NULL;
   1c070:	f8c5 a000 	str.w	sl, [r5]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c074:	e9ce 0102 	strd	r0, r1, [lr, #8]
    p_reg->EVTENCLR = mask;
   1c078:	4907      	ldr	r1, [pc, #28]	; (1c098 <rtc_nrf_isr+0x104>)
   1c07a:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
   1c07e:	f38c 8811 	msr	BASEPRI, ip
   1c082:	f3bf 8f6f 	isb	sy
		if (handler) {
   1c086:	f1b8 0f00 	cmp.w	r8, #0
   1c08a:	d0b0      	beq.n	1bfee <rtc_nrf_isr+0x5a>
			handler(chan, expire_time, user_context);
   1c08c:	9903      	ldr	r1, [sp, #12]
   1c08e:	4620      	mov	r0, r4
   1c090:	9100      	str	r1, [sp, #0]
   1c092:	47c0      	blx	r8
   1c094:	e7ab      	b.n	1bfee <rtc_nrf_isr+0x5a>
   1c096:	bf00      	nop
   1c098:	40015000 	.word	0x40015000
   1c09c:	200212a4 	.word	0x200212a4
   1c0a0:	20009b38 	.word	0x20009b38
   1c0a4:	20021298 	.word	0x20021298
   1c0a8:	40015140 	.word	0x40015140

0001c0ac <z_nrf_rtc_timer_chan_alloc>:
{
   1c0ac:	b570      	push	{r4, r5, r6, lr}
		prev = atomic_and(&alloc_mask, ~BIT(chan));
   1c0ae:	2401      	movs	r4, #1
		chan = alloc_mask ? 31 - __builtin_clz(alloc_mask) : -1;
   1c0b0:	4b0c      	ldr	r3, [pc, #48]	; (1c0e4 <z_nrf_rtc_timer_chan_alloc+0x38>)
   1c0b2:	6818      	ldr	r0, [r3, #0]
   1c0b4:	b190      	cbz	r0, 1c0dc <z_nrf_rtc_timer_chan_alloc+0x30>
   1c0b6:	fab0 f080 	clz	r0, r0
   1c0ba:	f1c0 001f 	rsb	r0, r0, #31
		prev = atomic_and(&alloc_mask, ~BIT(chan));
   1c0be:	fa04 f100 	lsl.w	r1, r4, r0
   1c0c2:	43c9      	mvns	r1, r1
   1c0c4:	e8d3 2fef 	ldaex	r2, [r3]
   1c0c8:	ea02 0501 	and.w	r5, r2, r1
   1c0cc:	e8c3 5fe6 	stlex	r6, r5, [r3]
   1c0d0:	2e00      	cmp	r6, #0
   1c0d2:	d1f7      	bne.n	1c0c4 <z_nrf_rtc_timer_chan_alloc+0x18>
	} while (!(prev & BIT(chan)));
   1c0d4:	40c2      	lsrs	r2, r0
   1c0d6:	07d2      	lsls	r2, r2, #31
   1c0d8:	d5eb      	bpl.n	1c0b2 <z_nrf_rtc_timer_chan_alloc+0x6>
}
   1c0da:	bd70      	pop	{r4, r5, r6, pc}
			return -ENOMEM;
   1c0dc:	f06f 000b 	mvn.w	r0, #11
   1c0e0:	e7fb      	b.n	1c0da <z_nrf_rtc_timer_chan_alloc+0x2e>
   1c0e2:	bf00      	nop
   1c0e4:	2002129c 	.word	0x2002129c

0001c0e8 <z_nrf_rtc_timer_chan_free>:
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c0e8:	2801      	cmp	r0, #1
{
   1c0ea:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c0ec:	d00b      	beq.n	1c106 <z_nrf_rtc_timer_chan_free+0x1e>
   1c0ee:	490b      	ldr	r1, [pc, #44]	; (1c11c <z_nrf_rtc_timer_chan_free+0x34>)
   1c0f0:	480b      	ldr	r0, [pc, #44]	; (1c120 <z_nrf_rtc_timer_chan_free+0x38>)
   1c0f2:	f240 2321 	movw	r3, #545	; 0x221
   1c0f6:	4a0b      	ldr	r2, [pc, #44]	; (1c124 <z_nrf_rtc_timer_chan_free+0x3c>)
   1c0f8:	f008 fc87 	bl	24a0a <assert_print>
   1c0fc:	f240 2121 	movw	r1, #545	; 0x221
   1c100:	4808      	ldr	r0, [pc, #32]	; (1c124 <z_nrf_rtc_timer_chan_free+0x3c>)
   1c102:	f008 fc7b 	bl	249fc <assert_post_action>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1c106:	4b08      	ldr	r3, [pc, #32]	; (1c128 <z_nrf_rtc_timer_chan_free+0x40>)
   1c108:	e8d3 1fef 	ldaex	r1, [r3]
   1c10c:	f041 0102 	orr.w	r1, r1, #2
   1c110:	e8c3 1fe2 	stlex	r2, r1, [r3]
   1c114:	2a00      	cmp	r2, #0
   1c116:	d1f7      	bne.n	1c108 <z_nrf_rtc_timer_chan_free+0x20>
}
   1c118:	bd08      	pop	{r3, pc}
   1c11a:	bf00      	nop
   1c11c:	0002f921 	.word	0x0002f921
   1c120:	0002b3a9 	.word	0x0002b3a9
   1c124:	0002f8d4 	.word	0x0002f8d4
   1c128:	2002129c 	.word	0x2002129c

0001c12c <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c12c:	1c43      	adds	r3, r0, #1
{
   1c12e:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c130:	d020      	beq.n	1c174 <sys_clock_set_timeout+0x48>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1c132:	2801      	cmp	r0, #1
   1c134:	dd20      	ble.n	1c178 <sys_clock_set_timeout+0x4c>
   1c136:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1c13a:	da1f      	bge.n	1c17c <sys_clock_set_timeout+0x50>
   1c13c:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
   1c13e:	f7ff fdf7 	bl	1bd30 <z_nrf_rtc_timer_read>
   1c142:	4b0f      	ldr	r3, [pc, #60]	; (1c180 <sys_clock_set_timeout+0x54>)
   1c144:	e9d3 1300 	ldrd	r1, r3, [r3]
   1c148:	1a42      	subs	r2, r0, r1
		ticks = 0;
   1c14a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
   1c14e:	bf28      	it	cs
   1c150:	2400      	movcs	r4, #0
	if (cyc > MAX_CYCLES) {
   1c152:	480c      	ldr	r0, [pc, #48]	; (1c184 <sys_clock_set_timeout+0x58>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
   1c154:	3201      	adds	r2, #1
   1c156:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
   1c158:	4282      	cmp	r2, r0
   1c15a:	bf28      	it	cs
   1c15c:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
   1c15e:	2000      	movs	r0, #0
   1c160:	1852      	adds	r2, r2, r1
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
   1c162:	4909      	ldr	r1, [pc, #36]	; (1c188 <sys_clock_set_timeout+0x5c>)
   1c164:	9001      	str	r0, [sp, #4]
   1c166:	9100      	str	r1, [sp, #0]
   1c168:	f143 0300 	adc.w	r3, r3, #0
   1c16c:	f7ff fe02 	bl	1bd74 <compare_set>
}
   1c170:	b002      	add	sp, #8
   1c172:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c174:	4803      	ldr	r0, [pc, #12]	; (1c184 <sys_clock_set_timeout+0x58>)
   1c176:	e7e1      	b.n	1c13c <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1c178:	2400      	movs	r4, #0
   1c17a:	e7e0      	b.n	1c13e <sys_clock_set_timeout+0x12>
   1c17c:	4c01      	ldr	r4, [pc, #4]	; (1c184 <sys_clock_set_timeout+0x58>)
   1c17e:	e7de      	b.n	1c13e <sys_clock_set_timeout+0x12>
   1c180:	20009b58 	.word	0x20009b58
   1c184:	007fffff 	.word	0x007fffff
   1c188:	0001bbc5 	.word	0x0001bbc5

0001c18c <sys_clock_elapsed>:
{
   1c18c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
   1c18e:	f7ff fdcf 	bl	1bd30 <z_nrf_rtc_timer_read>
   1c192:	4b02      	ldr	r3, [pc, #8]	; (1c19c <sys_clock_elapsed+0x10>)
   1c194:	681b      	ldr	r3, [r3, #0]
}
   1c196:	1ac0      	subs	r0, r0, r3
   1c198:	bd08      	pop	{r3, pc}
   1c19a:	bf00      	nop
   1c19c:	20009b58 	.word	0x20009b58

0001c1a0 <nrf_gpio_pin_port_decode>:
{
   1c1a0:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c1a2:	6803      	ldr	r3, [r0, #0]
    switch (port)
   1c1a4:	095a      	lsrs	r2, r3, #5
   1c1a6:	d00d      	beq.n	1c1c4 <nrf_gpio_pin_port_decode+0x24>
   1c1a8:	2a01      	cmp	r2, #1
   1c1aa:	d013      	beq.n	1c1d4 <nrf_gpio_pin_port_decode+0x34>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c1ac:	490e      	ldr	r1, [pc, #56]	; (1c1e8 <nrf_gpio_pin_port_decode+0x48>)
   1c1ae:	480f      	ldr	r0, [pc, #60]	; (1c1ec <nrf_gpio_pin_port_decode+0x4c>)
   1c1b0:	f240 2347 	movw	r3, #583	; 0x247
   1c1b4:	4a0e      	ldr	r2, [pc, #56]	; (1c1f0 <nrf_gpio_pin_port_decode+0x50>)
   1c1b6:	f008 fc28 	bl	24a0a <assert_print>
   1c1ba:	f240 2147 	movw	r1, #583	; 0x247
   1c1be:	480c      	ldr	r0, [pc, #48]	; (1c1f0 <nrf_gpio_pin_port_decode+0x50>)
   1c1c0:	f008 fc1c 	bl	249fc <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1c1c4:	f04f 32ff 	mov.w	r2, #4294967295
   1c1c8:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c1cc:	07d9      	lsls	r1, r3, #31
   1c1ce:	d5ed      	bpl.n	1c1ac <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
   1c1d0:	4808      	ldr	r0, [pc, #32]	; (1c1f4 <nrf_gpio_pin_port_decode+0x54>)
   1c1d2:	e008      	b.n	1c1e6 <nrf_gpio_pin_port_decode+0x46>
    return (mask & (1UL << pin_number)) ? true : false;
   1c1d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
   1c1d8:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1c1dc:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c1de:	07d2      	lsls	r2, r2, #31
   1c1e0:	d5e4      	bpl.n	1c1ac <nrf_gpio_pin_port_decode+0xc>
    *p_pin = pin_number & 0x1F;
   1c1e2:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
   1c1e4:	4804      	ldr	r0, [pc, #16]	; (1c1f8 <nrf_gpio_pin_port_decode+0x58>)
}
   1c1e6:	bd08      	pop	{r3, pc}
   1c1e8:	0002f1f4 	.word	0x0002f1f4
   1c1ec:	0002b3a9 	.word	0x0002b3a9
   1c1f0:	0002f1c1 	.word	0x0002f1c1
   1c1f4:	40842500 	.word	0x40842500
   1c1f8:	40842800 	.word	0x40842800

0001c1fc <mbox_nrf_init>:

	nrfx_ipc_config_load(&ch_config);
}

static int mbox_nrf_init(const struct device *dev)
{
   1c1fc:	b510      	push	{r4, lr}
   1c1fe:	4604      	mov	r4, r0
	struct mbox_nrf_data *data = dev->data;
   1c200:	6902      	ldr	r2, [r0, #16]
{
   1c202:	b0a6      	sub	sp, #152	; 0x98

	data->dev = dev;
   1c204:	f8c2 0080 	str.w	r0, [r2, #128]	; 0x80

	nrfx_ipc_init(0, mbox_dispatcher, (void *) data);
   1c208:	4924      	ldr	r1, [pc, #144]	; (1c29c <mbox_nrf_init+0xa0>)
   1c20a:	2000      	movs	r0, #0
   1c20c:	f001 f812 	bl	1d234 <nrfx_ipc_init>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   1c210:	2200      	movs	r2, #0
   1c212:	2101      	movs	r1, #1
   1c214:	202a      	movs	r0, #42	; 0x2a
   1c216:	f7f3 fe3b 	bl	fe90 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_ipc_irq_handler, 0);

	enable_dt_channels(dev);
   1c21a:	6864      	ldr	r4, [r4, #4]
	nrfx_ipc_config_t ch_config = { 0 };
   1c21c:	2284      	movs	r2, #132	; 0x84
   1c21e:	2100      	movs	r1, #0
   1c220:	a805      	add	r0, sp, #20
   1c222:	f00d f992 	bl	2954a <memset>
	if (conf->tx_mask >= BIT(IPC_CONF_NUM)) {
   1c226:	6863      	ldr	r3, [r4, #4]
   1c228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1c22c:	d309      	bcc.n	1c242 <mbox_nrf_init+0x46>
		LOG_WRN("tx_mask too big (or IPC_CONF_NUM too small)");
   1c22e:	4b1c      	ldr	r3, [pc, #112]	; (1c2a0 <mbox_nrf_init+0xa4>)
   1c230:	2202      	movs	r2, #2
   1c232:	9302      	str	r3, [sp, #8]
   1c234:	2300      	movs	r3, #0
   1c236:	491b      	ldr	r1, [pc, #108]	; (1c2a4 <mbox_nrf_init+0xa8>)
   1c238:	4618      	mov	r0, r3
   1c23a:	e9cd 3300 	strd	r3, r3, [sp]
   1c23e:	f00c f8d3 	bl	283e8 <z_log_msg_runtime_create.constprop.0>
	if (conf->rx_mask >= BIT(IPC_CONF_NUM)) {
   1c242:	6823      	ldr	r3, [r4, #0]
   1c244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1c248:	d309      	bcc.n	1c25e <mbox_nrf_init+0x62>
		LOG_WRN("rx_mask too big (or IPC_CONF_NUM too small)");
   1c24a:	4b17      	ldr	r3, [pc, #92]	; (1c2a8 <mbox_nrf_init+0xac>)
   1c24c:	2202      	movs	r2, #2
   1c24e:	9302      	str	r3, [sp, #8]
   1c250:	2300      	movs	r3, #0
   1c252:	4914      	ldr	r1, [pc, #80]	; (1c2a4 <mbox_nrf_init+0xa8>)
   1c254:	4618      	mov	r0, r3
   1c256:	e9cd 3300 	strd	r3, r3, [sp]
   1c25a:	f00c f8c5 	bl	283e8 <z_log_msg_runtime_create.constprop.0>
	ch_config.receive_events_enabled = 0;
   1c25e:	2300      	movs	r3, #0
			ch_config.send_task_config[ch] = BIT(ch);
   1c260:	2001      	movs	r0, #1
	ch_config.receive_events_enabled = 0;
   1c262:	9325      	str	r3, [sp, #148]	; 0x94
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c264:	aa05      	add	r2, sp, #20
		if (conf->tx_mask & BIT(ch)) {
   1c266:	6861      	ldr	r1, [r4, #4]
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c268:	3204      	adds	r2, #4
		if (conf->tx_mask & BIT(ch)) {
   1c26a:	40d9      	lsrs	r1, r3
   1c26c:	07c9      	lsls	r1, r1, #31
			ch_config.send_task_config[ch] = BIT(ch);
   1c26e:	bf44      	itt	mi
   1c270:	fa00 f103 	lslmi.w	r1, r0, r3
   1c274:	f842 1c04 	strmi.w	r1, [r2, #-4]
		if (conf->rx_mask & BIT(ch)) {
   1c278:	6821      	ldr	r1, [r4, #0]
   1c27a:	40d9      	lsrs	r1, r3
   1c27c:	07c9      	lsls	r1, r1, #31
			ch_config.receive_event_config[ch] = BIT(ch);
   1c27e:	bf48      	it	mi
   1c280:	fa00 f103 	lslmi.w	r1, r0, r3
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c284:	f103 0301 	add.w	r3, r3, #1
			ch_config.receive_event_config[ch] = BIT(ch);
   1c288:	bf48      	it	mi
   1c28a:	63d1      	strmi	r1, [r2, #60]	; 0x3c
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c28c:	2b10      	cmp	r3, #16
   1c28e:	d1ea      	bne.n	1c266 <mbox_nrf_init+0x6a>
	nrfx_ipc_config_load(&ch_config);
   1c290:	a805      	add	r0, sp, #20
   1c292:	f000 ffe7 	bl	1d264 <nrfx_ipc_config_load>

	return 0;
}
   1c296:	2000      	movs	r0, #0
   1c298:	b026      	add	sp, #152	; 0x98
   1c29a:	bd10      	pop	{r4, pc}
   1c29c:	0001c2fd 	.word	0x0001c2fd
   1c2a0:	0002f93c 	.word	0x0002f93c
   1c2a4:	0002a494 	.word	0x0002a494
   1c2a8:	0002f968 	.word	0x0002f968

0001c2ac <mbox_nrf_send>:
{
   1c2ac:	b530      	push	{r4, r5, lr}
   1c2ae:	4605      	mov	r5, r0
   1c2b0:	460c      	mov	r4, r1
   1c2b2:	b085      	sub	sp, #20
	if (msg) {
   1c2b4:	b14a      	cbz	r2, 1c2ca <mbox_nrf_send+0x1e>
		LOG_WRN("Sending data not supported");
   1c2b6:	4b0f      	ldr	r3, [pc, #60]	; (1c2f4 <mbox_nrf_send+0x48>)
   1c2b8:	2202      	movs	r2, #2
   1c2ba:	9302      	str	r3, [sp, #8]
   1c2bc:	2300      	movs	r3, #0
   1c2be:	490e      	ldr	r1, [pc, #56]	; (1c2f8 <mbox_nrf_send+0x4c>)
   1c2c0:	4618      	mov	r0, r3
   1c2c2:	e9cd 3300 	strd	r3, r3, [sp]
   1c2c6:	f00c f88f 	bl	283e8 <z_log_msg_runtime_create.constprop.0>
	return ((ch < IPC_CONF_NUM) && (conf->tx_mask & BIT(ch)));
   1c2ca:	2c0f      	cmp	r4, #15
   1c2cc:	d80f      	bhi.n	1c2ee <mbox_nrf_send+0x42>
   1c2ce:	686b      	ldr	r3, [r5, #4]
   1c2d0:	685b      	ldr	r3, [r3, #4]
   1c2d2:	40e3      	lsrs	r3, r4
   1c2d4:	07db      	lsls	r3, r3, #31
   1c2d6:	d50a      	bpl.n	1c2ee <mbox_nrf_send+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c2d8:	2301      	movs	r3, #1
	return 0;
   1c2da:	2000      	movs	r0, #0
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
   1c2dc:	00a4      	lsls	r4, r4, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c2de:	b2e4      	uxtb	r4, r4
   1c2e0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
   1c2e4:	f504 3428 	add.w	r4, r4, #172032	; 0x2a000
   1c2e8:	6023      	str	r3, [r4, #0]
}
   1c2ea:	b005      	add	sp, #20
   1c2ec:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   1c2ee:	f06f 0015 	mvn.w	r0, #21
   1c2f2:	e7fa      	b.n	1c2ea <mbox_nrf_send+0x3e>
   1c2f4:	0002f994 	.word	0x0002f994
   1c2f8:	0002a494 	.word	0x0002a494

0001c2fc <mbox_dispatcher>:
{
   1c2fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	const struct device *dev = data->dev;
   1c2fe:	f8d1 6080 	ldr.w	r6, [r1, #128]	; 0x80
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c302:	280f      	cmp	r0, #15
{
   1c304:	4604      	mov	r4, r0
   1c306:	460d      	mov	r5, r1
   1c308:	6873      	ldr	r3, [r6, #4]
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c30a:	d803      	bhi.n	1c314 <mbox_dispatcher+0x18>
   1c30c:	681b      	ldr	r3, [r3, #0]
   1c30e:	40c3      	lsrs	r3, r0
   1c310:	07db      	lsls	r3, r3, #31
   1c312:	d409      	bmi.n	1c328 <mbox_dispatcher+0x2c>
		LOG_WRN("RX event on illegal channel");
   1c314:	4b14      	ldr	r3, [pc, #80]	; (1c368 <mbox_dispatcher+0x6c>)
   1c316:	2202      	movs	r2, #2
   1c318:	9302      	str	r3, [sp, #8]
   1c31a:	2300      	movs	r3, #0
   1c31c:	4913      	ldr	r1, [pc, #76]	; (1c36c <mbox_dispatcher+0x70>)
   1c31e:	4618      	mov	r0, r3
   1c320:	e9cd 3300 	strd	r3, r3, [sp]
   1c324:	f00c f860 	bl	283e8 <z_log_msg_runtime_create.constprop.0>
	if (!(data->enabled_mask & BIT(channel))) {
   1c328:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c32c:	40e3      	lsrs	r3, r4
   1c32e:	f013 0301 	ands.w	r3, r3, #1
   1c332:	d108      	bne.n	1c346 <mbox_dispatcher+0x4a>
		LOG_WRN("RX event on disabled channel");
   1c334:	4a0e      	ldr	r2, [pc, #56]	; (1c370 <mbox_dispatcher+0x74>)
   1c336:	4618      	mov	r0, r3
   1c338:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1c33c:	490b      	ldr	r1, [pc, #44]	; (1c36c <mbox_dispatcher+0x70>)
   1c33e:	2202      	movs	r2, #2
   1c340:	9300      	str	r3, [sp, #0]
   1c342:	f00c f851 	bl	283e8 <z_log_msg_runtime_create.constprop.0>
	if (data->cb[channel] != NULL) {
   1c346:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   1c34a:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]
   1c34e:	b145      	cbz	r5, 1c362 <mbox_dispatcher+0x66>
		data->cb[channel](dev, channel, data->user_data[channel], NULL);
   1c350:	2300      	movs	r3, #0
   1c352:	4621      	mov	r1, r4
   1c354:	4630      	mov	r0, r6
   1c356:	46ac      	mov	ip, r5
   1c358:	6c12      	ldr	r2, [r2, #64]	; 0x40
}
   1c35a:	b004      	add	sp, #16
   1c35c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		data->cb[channel](dev, channel, data->user_data[channel], NULL);
   1c360:	4760      	bx	ip
}
   1c362:	b004      	add	sp, #16
   1c364:	bd70      	pop	{r4, r5, r6, pc}
   1c366:	bf00      	nop
   1c368:	0002f9af 	.word	0x0002f9af
   1c36c:	0002a494 	.word	0x0002a494
   1c370:	0002f9cb 	.word	0x0002f9cb

0001c374 <mbox_nrf_set_enabled>:
{
   1c374:	b530      	push	{r4, r5, lr}
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c376:	290f      	cmp	r1, #15
{
   1c378:	460c      	mov	r4, r1
	struct mbox_nrf_data *data = dev->data;
   1c37a:	6905      	ldr	r5, [r0, #16]
{
   1c37c:	b085      	sub	sp, #20
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c37e:	d841      	bhi.n	1c404 <mbox_nrf_set_enabled+0x90>
   1c380:	6843      	ldr	r3, [r0, #4]
   1c382:	681b      	ldr	r3, [r3, #0]
   1c384:	40cb      	lsrs	r3, r1
   1c386:	07db      	lsls	r3, r3, #31
   1c388:	d53c      	bpl.n	1c404 <mbox_nrf_set_enabled+0x90>
	if ((enable == 0 && (!(data->enabled_mask & BIT(channel)))) ||
   1c38a:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c38e:	40cb      	lsrs	r3, r1
   1c390:	f003 0301 	and.w	r3, r3, #1
   1c394:	b91a      	cbnz	r2, 1c39e <mbox_nrf_set_enabled+0x2a>
   1c396:	bb0b      	cbnz	r3, 1c3dc <mbox_nrf_set_enabled+0x68>
		return -EALREADY;
   1c398:	f06f 0077 	mvn.w	r0, #119	; 0x77
   1c39c:	e030      	b.n	1c400 <mbox_nrf_set_enabled+0x8c>
	    (enable != 0 &&   (data->enabled_mask & BIT(channel)))) {
   1c39e:	2b00      	cmp	r3, #0
   1c3a0:	d1fa      	bne.n	1c398 <mbox_nrf_set_enabled+0x24>
	if (enable && (data->cb[channel] == NULL)) {
   1c3a2:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
   1c3a6:	b943      	cbnz	r3, 1c3ba <mbox_nrf_set_enabled+0x46>
		LOG_WRN("Enabling channel without a registered callback\n");
   1c3a8:	4a18      	ldr	r2, [pc, #96]	; (1c40c <mbox_nrf_set_enabled+0x98>)
   1c3aa:	4618      	mov	r0, r3
   1c3ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1c3b0:	4917      	ldr	r1, [pc, #92]	; (1c410 <mbox_nrf_set_enabled+0x9c>)
   1c3b2:	2202      	movs	r2, #2
   1c3b4:	9300      	str	r3, [sp, #0]
   1c3b6:	f00c f817 	bl	283e8 <z_log_msg_runtime_create.constprop.0>
	if (enable && data->enabled_mask == 0) {
   1c3ba:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c3be:	b913      	cbnz	r3, 1c3c6 <mbox_nrf_set_enabled+0x52>
		irq_enable(DT_INST_IRQN(0));
   1c3c0:	202a      	movs	r0, #42	; 0x2a
   1c3c2:	f7f3 fd35 	bl	fe30 <arch_irq_enable>
		data->enabled_mask |= BIT(channel);
   1c3c6:	2201      	movs	r2, #1
   1c3c8:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c3cc:	40a2      	lsls	r2, r4
   1c3ce:	4313      	orrs	r3, r2
   1c3d0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
		nrfx_ipc_receive_event_enable(channel);
   1c3d4:	b2e0      	uxtb	r0, r4
   1c3d6:	f000 ff87 	bl	1d2e8 <nrfx_ipc_receive_event_enable>
   1c3da:	e00a      	b.n	1c3f2 <mbox_nrf_set_enabled+0x7e>
		nrfx_ipc_receive_event_disable(channel);
   1c3dc:	b2c8      	uxtb	r0, r1
   1c3de:	f000 ffa1 	bl	1d324 <nrfx_ipc_receive_event_disable>
		data->enabled_mask &= ~BIT(channel);
   1c3e2:	2201      	movs	r2, #1
   1c3e4:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c3e8:	40a2      	lsls	r2, r4
   1c3ea:	ea23 0302 	bic.w	r3, r3, r2
   1c3ee:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
	if (data->enabled_mask == 0) {
   1c3f2:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c3f6:	b913      	cbnz	r3, 1c3fe <mbox_nrf_set_enabled+0x8a>
		irq_disable(DT_INST_IRQN(0));
   1c3f8:	202a      	movs	r0, #42	; 0x2a
   1c3fa:	f7f3 fd27 	bl	fe4c <arch_irq_disable>
	return 0;
   1c3fe:	2000      	movs	r0, #0
}
   1c400:	b005      	add	sp, #20
   1c402:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   1c404:	f06f 0015 	mvn.w	r0, #21
   1c408:	e7fa      	b.n	1c400 <mbox_nrf_set_enabled+0x8c>
   1c40a:	bf00      	nop
   1c40c:	0002f9e8 	.word	0x0002f9e8
   1c410:	0002a494 	.word	0x0002a494

0001c414 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   1c414:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   1c416:	ab0b      	add	r3, sp, #44	; 0x2c
   1c418:	9305      	str	r3, [sp, #20]
   1c41a:	9303      	str	r3, [sp, #12]
   1c41c:	4b05      	ldr	r3, [pc, #20]	; (1c434 <z_log_msg_runtime_create.constprop.0+0x20>)
   1c41e:	2201      	movs	r2, #1
   1c420:	9302      	str	r3, [sp, #8]
   1c422:	2300      	movs	r3, #0
   1c424:	4618      	mov	r0, r3
   1c426:	e9cd 3300 	strd	r3, r3, [sp]
   1c42a:	f7f1 fe23 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   1c42e:	b007      	add	sp, #28
   1c430:	f85d fb04 	ldr.w	pc, [sp], #4
   1c434:	0002fa45 	.word	0x0002fa45

0001c438 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   1c438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
   1c43a:	2400      	movs	r4, #0
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
   1c43c:	f7f1 fd68 	bl	df10 <z_impl_log_panic>
   1c440:	4b06      	ldr	r3, [pc, #24]	; (1c45c <k_sys_fatal_error_handler+0x24>)
   1c442:	4620      	mov	r0, r4
   1c444:	9302      	str	r3, [sp, #8]
   1c446:	2201      	movs	r2, #1
   1c448:	4623      	mov	r3, r4
   1c44a:	e9cd 4400 	strd	r4, r4, [sp]
   1c44e:	4904      	ldr	r1, [pc, #16]	; (1c460 <k_sys_fatal_error_handler+0x28>)
   1c450:	f7ff ffe0 	bl	1c414 <z_log_msg_runtime_create.constprop.0>
		sys_arch_reboot(0);
   1c454:	4620      	mov	r0, r4
   1c456:	f7f4 f98b 	bl	10770 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
   1c45a:	bf00      	nop
   1c45c:	0002fa45 	.word	0x0002fa45
   1c460:	0002a45c 	.word	0x0002a45c

0001c464 <tfm_ns_interface_dispatch>:
K_MUTEX_DEFINE(tfm_mutex);

int32_t tfm_ns_interface_dispatch(veneer_fn fn,
				  uint32_t arg0, uint32_t arg1,
				  uint32_t arg2, uint32_t arg3)
{
   1c464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c468:	461f      	mov	r7, r3
	return !z_sys_post_kernel;
   1c46a:	4b15      	ldr	r3, [pc, #84]	; (1c4c0 <tfm_ns_interface_dispatch+0x5c>)
   1c46c:	4604      	mov	r4, r0
   1c46e:	f893 8000 	ldrb.w	r8, [r3]
   1c472:	460d      	mov	r5, r1
   1c474:	4616      	mov	r6, r2
   1c476:	b0a2      	sub	sp, #136	; 0x88
	int32_t result;
	bool is_pre_kernel = k_is_pre_kernel();

	if (!is_pre_kernel) {
   1c478:	f1b8 0f00 	cmp.w	r8, #0
   1c47c:	d115      	bne.n	1c4aa <tfm_ns_interface_dispatch+0x46>
#endif
	}

	struct fpu_ctx_full context_buffer;

	z_arm_save_fp_context(&context_buffer);
   1c47e:	4668      	mov	r0, sp
   1c480:	f009 fb24 	bl	25acc <z_arm_save_fp_context>

	result = fn(arg0, arg1, arg2, arg3);
   1c484:	463a      	mov	r2, r7
   1c486:	4631      	mov	r1, r6
   1c488:	4628      	mov	r0, r5
   1c48a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   1c48c:	47a0      	blx	r4
   1c48e:	4604      	mov	r4, r0

	z_arm_restore_fp_context(&context_buffer);
   1c490:	4668      	mov	r0, sp
   1c492:	f009 fb1c 	bl	25ace <z_arm_restore_fp_context>

	if (!is_pre_kernel) {
   1c496:	f1b8 0f00 	cmp.w	r8, #0
   1c49a:	d002      	beq.n	1c4a2 <tfm_ns_interface_dispatch+0x3e>
	return z_impl_k_mutex_unlock(mutex);
   1c49c:	4809      	ldr	r0, [pc, #36]	; (1c4c4 <tfm_ns_interface_dispatch+0x60>)
   1c49e:	f003 f9bd 	bl	1f81c <z_impl_k_mutex_unlock>

		k_mutex_unlock(&tfm_mutex);
	}

	return result;
}
   1c4a2:	4620      	mov	r0, r4
   1c4a4:	b022      	add	sp, #136	; 0x88
   1c4a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return z_impl_k_mutex_lock(mutex, timeout);
   1c4aa:	f04f 32ff 	mov.w	r2, #4294967295
   1c4ae:	f04f 33ff 	mov.w	r3, #4294967295
   1c4b2:	4804      	ldr	r0, [pc, #16]	; (1c4c4 <tfm_ns_interface_dispatch+0x60>)
   1c4b4:	f003 f8e2 	bl	1f67c <z_impl_k_mutex_lock>
		if (k_mutex_lock(&tfm_mutex, K_FOREVER) != 0) {
   1c4b8:	2800      	cmp	r0, #0
   1c4ba:	d0e0      	beq.n	1c47e <tfm_ns_interface_dispatch+0x1a>
			return (int32_t)TFM_ERROR_GENERIC;
   1c4bc:	241f      	movs	r4, #31
   1c4be:	e7f0      	b.n	1c4a2 <tfm_ns_interface_dispatch+0x3e>
   1c4c0:	200221ee 	.word	0x200221ee
   1c4c4:	20008abc 	.word	0x20008abc

0001c4c8 <psa_generate_random>:
    return status;
}

psa_status_t psa_generate_random(uint8_t *output,
                                 size_t output_size)
{
   1c4c8:	b530      	push	{r4, r5, lr}
   1c4ca:	b095      	sub	sp, #84	; 0x54
   1c4cc:	4605      	mov	r5, r0
   1c4ce:	460c      	mov	r4, r1
    psa_status_t status;
    struct tfm_crypto_pack_iovec iov = {
   1c4d0:	2230      	movs	r2, #48	; 0x30
   1c4d2:	2100      	movs	r1, #0
   1c4d4:	a808      	add	r0, sp, #32
   1c4d6:	f00d f838 	bl	2954a <memset>
   1c4da:	233f      	movs	r3, #63	; 0x3f
   1c4dc:	9307      	str	r3, [sp, #28]
        .srv_id = TFM_CRYPTO_GENERATE_RANDOM_SID,
    };

    psa_invec in_vec[] = {
   1c4de:	ab07      	add	r3, sp, #28
   1c4e0:	9303      	str	r3, [sp, #12]
   1c4e2:	2334      	movs	r3, #52	; 0x34
        {.base = &iov, .len = sizeof(struct tfm_crypto_pack_iovec)},
    };

    psa_outvec out_vec[] = {
   1c4e4:	9406      	str	r4, [sp, #24]
   1c4e6:	e9cd 3504 	strd	r3, r5, [sp, #16]
        {.base = output, .len = output_size},
    };

    if (output_size == 0) {
   1c4ea:	b154      	cbz	r4, 1c502 <psa_generate_random+0x3a>
        return PSA_SUCCESS;
    }

    status = API_DISPATCH(tfm_crypto_generate_random,
   1c4ec:	2301      	movs	r3, #1
   1c4ee:	aa05      	add	r2, sp, #20
   1c4f0:	9200      	str	r2, [sp, #0]
   1c4f2:	2100      	movs	r1, #0
   1c4f4:	4804      	ldr	r0, [pc, #16]	; (1c508 <psa_generate_random+0x40>)
   1c4f6:	9301      	str	r3, [sp, #4]
   1c4f8:	aa03      	add	r2, sp, #12
   1c4fa:	f000 f807 	bl	1c50c <psa_call>
                          TFM_CRYPTO_GENERATE_RANDOM);

    return status;
}
   1c4fe:	b015      	add	sp, #84	; 0x54
   1c500:	bd30      	pop	{r4, r5, pc}
        return PSA_SUCCESS;
   1c502:	4620      	mov	r0, r4
   1c504:	e7fb      	b.n	1c4fe <psa_generate_random+0x36>
   1c506:	bf00      	nop
   1c508:	40000100 	.word	0x40000100

0001c50c <psa_call>:
psa_status_t psa_call(psa_handle_t handle, int32_t type,
                      const psa_invec *in_vec,
                      size_t in_len,
                      psa_outvec *out_vec,
                      size_t out_len)
{
   1c50c:	b430      	push	{r4, r5}
    if ((type > INT16_MAX) ||
   1c50e:	f501 4500 	add.w	r5, r1, #32768	; 0x8000
   1c512:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
{
   1c516:	9c03      	ldr	r4, [sp, #12]
    if ((type > INT16_MAX) ||
   1c518:	d20d      	bcs.n	1c536 <psa_call+0x2a>
        (type < INT16_MIN) ||
   1c51a:	ea43 0504 	orr.w	r5, r3, r4
   1c51e:	2dff      	cmp	r5, #255	; 0xff
   1c520:	d809      	bhi.n	1c536 <psa_call+0x2a>
    }

    return tfm_ns_interface_dispatch(
                                (veneer_fn)tfm_psa_call_veneer,
                                (uint32_t)handle,
                                PARAM_PACK(type, in_len, out_len),
   1c522:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
    return tfm_ns_interface_dispatch(
   1c526:	4613      	mov	r3, r2
   1c528:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   1c52c:	4601      	mov	r1, r0
                                (uint32_t)in_vec,
                                (uint32_t)out_vec);
}
   1c52e:	bc30      	pop	{r4, r5}
    return tfm_ns_interface_dispatch(
   1c530:	4803      	ldr	r0, [pc, #12]	; (1c540 <psa_call+0x34>)
   1c532:	f7ff bf97 	b.w	1c464 <tfm_ns_interface_dispatch>
}
   1c536:	f06f 0080 	mvn.w	r0, #128	; 0x80
   1c53a:	bc30      	pop	{r4, r5}
   1c53c:	4770      	bx	lr
   1c53e:	bf00      	nop
   1c540:	00007c21 	.word	0x00007c21

0001c544 <psa_connect>:

/* Following veneers are only needed by connection-based services */
#if CONFIG_TFM_CONNECTION_BASED_SERVICE_API == 1
psa_handle_t psa_connect(uint32_t sid, uint32_t version)
{
    return tfm_ns_interface_dispatch(
   1c544:	2300      	movs	r3, #0
{
   1c546:	b507      	push	{r0, r1, r2, lr}
   1c548:	460a      	mov	r2, r1
    return tfm_ns_interface_dispatch(
   1c54a:	9300      	str	r3, [sp, #0]
   1c54c:	4601      	mov	r1, r0
   1c54e:	4803      	ldr	r0, [pc, #12]	; (1c55c <psa_connect+0x18>)
   1c550:	f7ff ff88 	bl	1c464 <tfm_ns_interface_dispatch>
                                (veneer_fn)tfm_psa_connect_veneer,
                                sid,
                                version,
                                0,
                                0);
}
   1c554:	b003      	add	sp, #12
   1c556:	f85d fb04 	ldr.w	pc, [sp], #4
   1c55a:	bf00      	nop
   1c55c:	00007c19 	.word	0x00007c19

0001c560 <psa_close>:

void psa_close(psa_handle_t handle)
{
    (void)tfm_ns_interface_dispatch(
   1c560:	2300      	movs	r3, #0
{
   1c562:	b507      	push	{r0, r1, r2, lr}
   1c564:	4601      	mov	r1, r0
    (void)tfm_ns_interface_dispatch(
   1c566:	461a      	mov	r2, r3
   1c568:	9300      	str	r3, [sp, #0]
   1c56a:	4803      	ldr	r0, [pc, #12]	; (1c578 <psa_close+0x18>)
   1c56c:	f7ff ff7a 	bl	1c464 <tfm_ns_interface_dispatch>
                         (veneer_fn)tfm_psa_close_veneer,
                         (uint32_t)handle,
                         0,
                         0,
                         0);
}
   1c570:	b003      	add	sp, #12
   1c572:	f85d fb04 	ldr.w	pc, [sp], #4
   1c576:	bf00      	nop
   1c578:	00007c11 	.word	0x00007c11

0001c57c <SystemCoreClockUpdate>:
#endif

void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
   1c57c:	4b04      	ldr	r3, [pc, #16]	; (1c590 <SystemCoreClockUpdate+0x14>)
   1c57e:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
   1c582:	4b04      	ldr	r3, [pc, #16]	; (1c594 <SystemCoreClockUpdate+0x18>)
   1c584:	f002 0203 	and.w	r2, r2, #3
   1c588:	40d3      	lsrs	r3, r2
   1c58a:	4a03      	ldr	r2, [pc, #12]	; (1c598 <SystemCoreClockUpdate+0x1c>)
   1c58c:	6013      	str	r3, [r2, #0]
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#endif
}
   1c58e:	4770      	bx	lr
   1c590:	40005000 	.word	0x40005000
   1c594:	07a12000 	.word	0x07a12000
   1c598:	20008684 	.word	0x20008684

0001c59c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
   1c59c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
   1c59e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
   1c5a0:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
   1c5a2:	fab2 f382 	clz	r3, r2
   1c5a6:	f1c3 031f 	rsb	r3, r3, #31
   1c5aa:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
   1c5ac:	fa05 f403 	lsl.w	r4, r5, r3
   1c5b0:	ea22 0404 	bic.w	r4, r2, r4
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   1c5b4:	e8d0 6fef 	ldaex	r6, [r0]
   1c5b8:	4296      	cmp	r6, r2
   1c5ba:	d104      	bne.n	1c5c6 <nrfx_flag32_alloc+0x2a>
   1c5bc:	e8c0 4fec 	stlex	ip, r4, [r0]
   1c5c0:	f1bc 0f00 	cmp.w	ip, #0
   1c5c4:	d1f6      	bne.n	1c5b4 <nrfx_flag32_alloc+0x18>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1c5c6:	d1eb      	bne.n	1c5a0 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
   1c5c8:	4801      	ldr	r0, [pc, #4]	; (1c5d0 <nrfx_flag32_alloc+0x34>)
    *p_flag = idx;
   1c5ca:	700b      	strb	r3, [r1, #0]
}
   1c5cc:	bd70      	pop	{r4, r5, r6, pc}
   1c5ce:	bf00      	nop
   1c5d0:	0bad0000 	.word	0x0bad0000

0001c5d4 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
   1c5d4:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
   1c5d6:	6803      	ldr	r3, [r0, #0]
   1c5d8:	40cb      	lsrs	r3, r1
   1c5da:	07db      	lsls	r3, r3, #31
   1c5dc:	d410      	bmi.n	1c600 <nrfx_flag32_free+0x2c>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
   1c5de:	2301      	movs	r3, #1
   1c5e0:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
   1c5e2:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
   1c5e4:	ea43 0102 	orr.w	r1, r3, r2
   1c5e8:	e8d0 4fef 	ldaex	r4, [r0]
   1c5ec:	4294      	cmp	r4, r2
   1c5ee:	d104      	bne.n	1c5fa <nrfx_flag32_free+0x26>
   1c5f0:	e8c0 1fec 	stlex	ip, r1, [r0]
   1c5f4:	f1bc 0f00 	cmp.w	ip, #0
   1c5f8:	d1f6      	bne.n	1c5e8 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1c5fa:	d1f2      	bne.n	1c5e2 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
   1c5fc:	4801      	ldr	r0, [pc, #4]	; (1c604 <nrfx_flag32_free+0x30>)
}
   1c5fe:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1c600:	4801      	ldr	r0, [pc, #4]	; (1c608 <nrfx_flag32_free+0x34>)
   1c602:	e7fc      	b.n	1c5fe <nrfx_flag32_free+0x2a>
   1c604:	0bad0000 	.word	0x0bad0000
   1c608:	0bad0004 	.word	0x0bad0004

0001c60c <clock_stop>:
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    switch (domain)
   1c60c:	2200      	movs	r2, #0
{
   1c60e:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1c610:	4b62      	ldr	r3, [pc, #392]	; (1c79c <clock_stop+0x190>)
    switch (domain)
   1c612:	2803      	cmp	r0, #3
   1c614:	d838      	bhi.n	1c688 <clock_stop+0x7c>
   1c616:	e8df f000 	tbb	[pc, r0]
   1c61a:	0d02      	.short	0x0d02
   1c61c:	2c21      	.short	0x2c21
    p_reg->INTENCLR = mask;
   1c61e:	2102      	movs	r1, #2
   1c620:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c624:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1c628:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c62c:	2201      	movs	r2, #1
   1c62e:	60da      	str	r2, [r3, #12]
            return;
    }

    bool stopped;
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1c630:	2400      	movs	r4, #0
   1c632:	e009      	b.n	1c648 <clock_stop+0x3c>
    p_reg->INTENCLR = mask;
   1c634:	2101      	movs	r1, #1
   1c636:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c63a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1c63e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   1c642:	f10d 0407 	add.w	r4, sp, #7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c646:	6059      	str	r1, [r3, #4]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
   1c648:	2301      	movs	r3, #1
   1c64a:	f88d 3007 	strb.w	r3, [sp, #7]
    switch (domain)
   1c64e:	2803      	cmp	r0, #3
   1c650:	f200 8093 	bhi.w	1c77a <clock_stop+0x16e>
   1c654:	e8df f000 	tbb	[pc, r0]
   1c658:	83634322 	.word	0x83634322
    p_reg->INTENCLR = mask;
   1c65c:	f44f 7100 	mov.w	r1, #512	; 0x200
   1c660:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c664:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1c668:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c66c:	2201      	movs	r2, #1
   1c66e:	625a      	str	r2, [r3, #36]	; 0x24
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1c670:	e7de      	b.n	1c630 <clock_stop+0x24>
    p_reg->INTENCLR = mask;
   1c672:	f44f 7180 	mov.w	r1, #256	; 0x100
   1c676:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c67a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1c67e:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c682:	2201      	movs	r2, #1
   1c684:	61da      	str	r2, [r3, #28]
   1c686:	e7d3      	b.n	1c630 <clock_stop+0x24>
            NRFX_ASSERT(0);
   1c688:	4945      	ldr	r1, [pc, #276]	; (1c7a0 <clock_stop+0x194>)
   1c68a:	4846      	ldr	r0, [pc, #280]	; (1c7a4 <clock_stop+0x198>)
   1c68c:	23d8      	movs	r3, #216	; 0xd8
   1c68e:	4a46      	ldr	r2, [pc, #280]	; (1c7a8 <clock_stop+0x19c>)
   1c690:	f008 f9bb 	bl	24a0a <assert_print>
   1c694:	21d8      	movs	r1, #216	; 0xd8
   1c696:	4844      	ldr	r0, [pc, #272]	; (1c7a8 <clock_stop+0x19c>)
            NRFX_ASSERT(0);
   1c698:	f008 f9b0 	bl	249fc <assert_post_action>
    switch (domain)
   1c69c:	f242 7510 	movw	r5, #10000	; 0x2710
   1c6a0:	4e3e      	ldr	r6, [pc, #248]	; (1c79c <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c6a2:	b194      	cbz	r4, 1c6ca <clock_stop+0xbe>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1c6a4:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c6a8:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
   1c6ac:	7023      	strb	r3, [r4, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1c6ae:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c6b2:	03d9      	lsls	r1, r3, #15
   1c6b4:	d507      	bpl.n	1c6c6 <clock_stop+0xba>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1c6b6:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c6ba:	2801      	cmp	r0, #1
   1c6bc:	d103      	bne.n	1c6c6 <clock_stop+0xba>
   1c6be:	f00b ff09 	bl	284d4 <nrfx_busy_wait>
   1c6c2:	3d01      	subs	r5, #1
   1c6c4:	d1ed      	bne.n	1c6a2 <clock_stop+0x96>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
   1c6c6:	b002      	add	sp, #8
   1c6c8:	bd70      	pop	{r4, r5, r6, pc}
   1c6ca:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c6ce:	03da      	lsls	r2, r3, #15
   1c6d0:	d5f9      	bpl.n	1c6c6 <clock_stop+0xba>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1c6d2:	2001      	movs	r0, #1
   1c6d4:	f00b fefe 	bl	284d4 <nrfx_busy_wait>
   1c6d8:	3d01      	subs	r5, #1
   1c6da:	d1f6      	bne.n	1c6ca <clock_stop+0xbe>
   1c6dc:	e7f3      	b.n	1c6c6 <clock_stop+0xba>
    switch (domain)
   1c6de:	f242 7510 	movw	r5, #10000	; 0x2710
   1c6e2:	4e2e      	ldr	r6, [pc, #184]	; (1c79c <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c6e4:	b18c      	cbz	r4, 1c70a <clock_stop+0xfe>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   1c6e6:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c6ea:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1c6ee:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   1c6f0:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c6f4:	03db      	lsls	r3, r3, #15
   1c6f6:	d5e6      	bpl.n	1c6c6 <clock_stop+0xba>
   1c6f8:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c6fc:	2801      	cmp	r0, #1
   1c6fe:	d1e2      	bne.n	1c6c6 <clock_stop+0xba>
   1c700:	f00b fee8 	bl	284d4 <nrfx_busy_wait>
   1c704:	3d01      	subs	r5, #1
   1c706:	d1ed      	bne.n	1c6e4 <clock_stop+0xd8>
   1c708:	e7dd      	b.n	1c6c6 <clock_stop+0xba>
   1c70a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c70e:	03d8      	lsls	r0, r3, #15
   1c710:	d5d9      	bpl.n	1c6c6 <clock_stop+0xba>
   1c712:	2001      	movs	r0, #1
   1c714:	f00b fede 	bl	284d4 <nrfx_busy_wait>
   1c718:	3d01      	subs	r5, #1
   1c71a:	d1f6      	bne.n	1c70a <clock_stop+0xfe>
   1c71c:	e7d3      	b.n	1c6c6 <clock_stop+0xba>
    switch (domain)
   1c71e:	f242 7510 	movw	r5, #10000	; 0x2710
   1c722:	4e1e      	ldr	r6, [pc, #120]	; (1c79c <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c724:	b18c      	cbz	r4, 1c74a <clock_stop+0x13e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
   1c726:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1c72a:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1c72e:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
   1c730:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1c734:	03d9      	lsls	r1, r3, #15
   1c736:	d5c6      	bpl.n	1c6c6 <clock_stop+0xba>
   1c738:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c73c:	2801      	cmp	r0, #1
   1c73e:	d1c2      	bne.n	1c6c6 <clock_stop+0xba>
   1c740:	f00b fec8 	bl	284d4 <nrfx_busy_wait>
   1c744:	3d01      	subs	r5, #1
   1c746:	d1ed      	bne.n	1c724 <clock_stop+0x118>
   1c748:	e7bd      	b.n	1c6c6 <clock_stop+0xba>
   1c74a:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1c74e:	03da      	lsls	r2, r3, #15
   1c750:	d5b9      	bpl.n	1c6c6 <clock_stop+0xba>
   1c752:	2001      	movs	r0, #1
   1c754:	f00b febe 	bl	284d4 <nrfx_busy_wait>
   1c758:	3d01      	subs	r5, #1
   1c75a:	d1f6      	bne.n	1c74a <clock_stop+0x13e>
   1c75c:	e7b3      	b.n	1c6c6 <clock_stop+0xba>
    switch (domain)
   1c75e:	f242 7510 	movw	r5, #10000	; 0x2710
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
   1c762:	4e0e      	ldr	r6, [pc, #56]	; (1c79c <clock_stop+0x190>)
   1c764:	f8d6 3454 	ldr.w	r3, [r6, #1108]	; 0x454
   1c768:	03db      	lsls	r3, r3, #15
   1c76a:	d5ac      	bpl.n	1c6c6 <clock_stop+0xba>
   1c76c:	b984      	cbnz	r4, 1c790 <clock_stop+0x184>
   1c76e:	2001      	movs	r0, #1
   1c770:	f00b feb0 	bl	284d4 <nrfx_busy_wait>
   1c774:	3d01      	subs	r5, #1
   1c776:	d1f5      	bne.n	1c764 <clock_stop+0x158>
   1c778:	e7a5      	b.n	1c6c6 <clock_stop+0xba>
            NRFX_ASSERT(0);
   1c77a:	4909      	ldr	r1, [pc, #36]	; (1c7a0 <clock_stop+0x194>)
   1c77c:	4809      	ldr	r0, [pc, #36]	; (1c7a4 <clock_stop+0x198>)
   1c77e:	f240 3347 	movw	r3, #839	; 0x347
   1c782:	4a0a      	ldr	r2, [pc, #40]	; (1c7ac <clock_stop+0x1a0>)
   1c784:	f008 f941 	bl	24a0a <assert_print>
   1c788:	f240 3147 	movw	r1, #839	; 0x347
   1c78c:	4807      	ldr	r0, [pc, #28]	; (1c7ac <clock_stop+0x1a0>)
   1c78e:	e783      	b.n	1c698 <clock_stop+0x8c>
   1c790:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c794:	2801      	cmp	r0, #1
   1c796:	d0eb      	beq.n	1c770 <clock_stop+0x164>
   1c798:	e795      	b.n	1c6c6 <clock_stop+0xba>
   1c79a:	bf00      	nop
   1c79c:	40005000 	.word	0x40005000
   1c7a0:	00030b07 	.word	0x00030b07
   1c7a4:	0002b3a9 	.word	0x0002b3a9
   1c7a8:	0002fa62 	.word	0x0002fa62
   1c7ac:	0002fa9f 	.word	0x0002fa9f

0001c7b0 <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
   1c7b0:	b508      	push	{r3, lr}
    NRFX_ASSERT(event_handler);
   1c7b2:	b958      	cbnz	r0, 1c7cc <nrfx_clock_init+0x1c>
   1c7b4:	490a      	ldr	r1, [pc, #40]	; (1c7e0 <nrfx_clock_init+0x30>)
   1c7b6:	480b      	ldr	r0, [pc, #44]	; (1c7e4 <nrfx_clock_init+0x34>)
   1c7b8:	f240 1315 	movw	r3, #277	; 0x115
   1c7bc:	4a0a      	ldr	r2, [pc, #40]	; (1c7e8 <nrfx_clock_init+0x38>)
   1c7be:	f008 f924 	bl	24a0a <assert_print>
   1c7c2:	f240 1115 	movw	r1, #277	; 0x115
   1c7c6:	4808      	ldr	r0, [pc, #32]	; (1c7e8 <nrfx_clock_init+0x38>)
   1c7c8:	f008 f918 	bl	249fc <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
   1c7cc:	4b07      	ldr	r3, [pc, #28]	; (1c7ec <nrfx_clock_init+0x3c>)
   1c7ce:	791a      	ldrb	r2, [r3, #4]
   1c7d0:	b922      	cbnz	r2, 1c7dc <nrfx_clock_init+0x2c>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
   1c7d2:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
   1c7d4:	6018      	str	r0, [r3, #0]
    nrfx_err_t err_code = NRFX_SUCCESS;
   1c7d6:	4806      	ldr	r0, [pc, #24]	; (1c7f0 <nrfx_clock_init+0x40>)
        m_clock_cb.module_initialized = true;
   1c7d8:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
   1c7da:	bd08      	pop	{r3, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
   1c7dc:	4805      	ldr	r0, [pc, #20]	; (1c7f4 <nrfx_clock_init+0x44>)
    return err_code;
   1c7de:	e7fc      	b.n	1c7da <nrfx_clock_init+0x2a>
   1c7e0:	0002fad3 	.word	0x0002fad3
   1c7e4:	0002b3a9 	.word	0x0002b3a9
   1c7e8:	0002fa62 	.word	0x0002fa62
   1c7ec:	20021330 	.word	0x20021330
   1c7f0:	0bad0000 	.word	0x0bad0000
   1c7f4:	0bad000c 	.word	0x0bad000c

0001c7f8 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
   1c7f8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1c7fa:	4b0f      	ldr	r3, [pc, #60]	; (1c838 <nrfx_clock_enable+0x40>)
   1c7fc:	791b      	ldrb	r3, [r3, #4]
   1c7fe:	b95b      	cbnz	r3, 1c818 <nrfx_clock_enable+0x20>
   1c800:	490e      	ldr	r1, [pc, #56]	; (1c83c <nrfx_clock_enable+0x44>)
   1c802:	480f      	ldr	r0, [pc, #60]	; (1c840 <nrfx_clock_enable+0x48>)
   1c804:	f44f 7397 	mov.w	r3, #302	; 0x12e
   1c808:	4a0e      	ldr	r2, [pc, #56]	; (1c844 <nrfx_clock_enable+0x4c>)
   1c80a:	f008 f8fe 	bl	24a0a <assert_print>
   1c80e:	f44f 7197 	mov.w	r1, #302	; 0x12e
   1c812:	480c      	ldr	r0, [pc, #48]	; (1c844 <nrfx_clock_enable+0x4c>)
   1c814:	f008 f8f2 	bl	249fc <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   1c818:	2005      	movs	r0, #5
   1c81a:	f7f3 fb2b 	bl	fe74 <arch_irq_is_enabled>
   1c81e:	b910      	cbnz	r0, 1c826 <nrfx_clock_enable+0x2e>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   1c820:	2005      	movs	r0, #5
   1c822:	f7f3 fb05 	bl	fe30 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1c826:	2201      	movs	r2, #1
   1c828:	4b07      	ldr	r3, [pc, #28]	; (1c848 <nrfx_clock_enable+0x50>)
   1c82a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->HFCLKSRC = (uint32_t)(source);
   1c82e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
   1c832:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
   1c836:	bd08      	pop	{r3, pc}
   1c838:	20021330 	.word	0x20021330
   1c83c:	0002fae1 	.word	0x0002fae1
   1c840:	0002b3a9 	.word	0x0002b3a9
   1c844:	0002fa62 	.word	0x0002fa62
   1c848:	40005000 	.word	0x40005000

0001c84c <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
   1c84c:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1c84e:	4b38      	ldr	r3, [pc, #224]	; (1c930 <nrfx_clock_start+0xe4>)
   1c850:	791b      	ldrb	r3, [r3, #4]
   1c852:	b95b      	cbnz	r3, 1c86c <nrfx_clock_start+0x20>
   1c854:	4937      	ldr	r1, [pc, #220]	; (1c934 <nrfx_clock_start+0xe8>)
   1c856:	f44f 73b4 	mov.w	r3, #360	; 0x168
   1c85a:	4a37      	ldr	r2, [pc, #220]	; (1c938 <nrfx_clock_start+0xec>)
   1c85c:	4837      	ldr	r0, [pc, #220]	; (1c93c <nrfx_clock_start+0xf0>)
   1c85e:	f008 f8d4 	bl	24a0a <assert_print>
   1c862:	f44f 71b4 	mov.w	r1, #360	; 0x168
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
   1c866:	4834      	ldr	r0, [pc, #208]	; (1c938 <nrfx_clock_start+0xec>)
   1c868:	f008 f8c8 	bl	249fc <assert_post_action>
    switch (domain)
   1c86c:	4b34      	ldr	r3, [pc, #208]	; (1c940 <nrfx_clock_start+0xf4>)
   1c86e:	2803      	cmp	r0, #3
   1c870:	d853      	bhi.n	1c91a <nrfx_clock_start+0xce>
   1c872:	e8df f000 	tbb	[pc, r0]
   1c876:	3002      	.short	0x3002
   1c878:	463a      	.short	0x463a
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1c87a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1c87e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
   1c882:	03c9      	lsls	r1, r1, #15
   1c884:	d511      	bpl.n	1c8aa <nrfx_clock_start+0x5e>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1c886:	f002 0303 	and.w	r3, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1c88a:	2b02      	cmp	r3, #2
   1c88c:	d11c      	bne.n	1c8c8 <nrfx_clock_start+0x7c>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1c88e:	4a2c      	ldr	r2, [pc, #176]	; (1c940 <nrfx_clock_start+0xf4>)
   1c890:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c894:	2300      	movs	r3, #0
   1c896:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
   1c89a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
   1c89e:	2302      	movs	r3, #2
   1c8a0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c8a4:	2301      	movs	r3, #1
   1c8a6:	6093      	str	r3, [r2, #8]
}
   1c8a8:	e00d      	b.n	1c8c6 <nrfx_clock_start+0x7a>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
   1c8aa:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
   1c8ae:	07d2      	lsls	r2, r2, #31
   1c8b0:	d50f      	bpl.n	1c8d2 <nrfx_clock_start+0x86>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   1c8b2:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
   1c8b6:	f002 0203 	and.w	r2, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1c8ba:	3a01      	subs	r2, #1
   1c8bc:	2a01      	cmp	r2, #1
   1c8be:	d805      	bhi.n	1c8cc <nrfx_clock_start+0x80>
    p_reg->INTENSET = mask;
   1c8c0:	2202      	movs	r2, #2
   1c8c2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
            break;
    }
}
   1c8c6:	bd08      	pop	{r3, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1c8c8:	2b01      	cmp	r3, #1
   1c8ca:	d002      	beq.n	1c8d2 <nrfx_clock_start+0x86>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1c8cc:	2000      	movs	r0, #0
   1c8ce:	f7ff fe9d 	bl	1c60c <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
   1c8d2:	2301      	movs	r3, #1
   1c8d4:	e7db      	b.n	1c88e <nrfx_clock_start+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c8d6:	2200      	movs	r2, #0
   1c8d8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1c8dc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
   1c8e0:	2201      	movs	r2, #1
   1c8e2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c8e6:	601a      	str	r2, [r3, #0]
}
   1c8e8:	e7ed      	b.n	1c8c6 <nrfx_clock_start+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c8ea:	2200      	movs	r2, #0
   1c8ec:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1c8f0:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
   1c8f4:	f44f 7200 	mov.w	r2, #512	; 0x200
   1c8f8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c8fc:	2201      	movs	r2, #1
   1c8fe:	621a      	str	r2, [r3, #32]
}
   1c900:	e7e1      	b.n	1c8c6 <nrfx_clock_start+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c902:	2200      	movs	r2, #0
   1c904:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1c908:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
   1c90c:	f44f 7280 	mov.w	r2, #256	; 0x100
   1c910:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c914:	2201      	movs	r2, #1
   1c916:	619a      	str	r2, [r3, #24]
}
   1c918:	e7d5      	b.n	1c8c6 <nrfx_clock_start+0x7a>
            NRFX_ASSERT(0);
   1c91a:	490a      	ldr	r1, [pc, #40]	; (1c944 <nrfx_clock_start+0xf8>)
   1c91c:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
   1c920:	4a05      	ldr	r2, [pc, #20]	; (1c938 <nrfx_clock_start+0xec>)
   1c922:	4806      	ldr	r0, [pc, #24]	; (1c93c <nrfx_clock_start+0xf0>)
   1c924:	f008 f871 	bl	24a0a <assert_print>
   1c928:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
   1c92c:	e79b      	b.n	1c866 <nrfx_clock_start+0x1a>
   1c92e:	bf00      	nop
   1c930:	20021330 	.word	0x20021330
   1c934:	0002fae1 	.word	0x0002fae1
   1c938:	0002fa62 	.word	0x0002fa62
   1c93c:	0002b3a9 	.word	0x0002b3a9
   1c940:	40005000 	.word	0x40005000
   1c944:	00030b07 	.word	0x00030b07

0001c948 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
   1c948:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1c94a:	4b09      	ldr	r3, [pc, #36]	; (1c970 <nrfx_clock_stop+0x28>)
   1c94c:	791b      	ldrb	r3, [r3, #4]
   1c94e:	b95b      	cbnz	r3, 1c968 <nrfx_clock_stop+0x20>
   1c950:	4908      	ldr	r1, [pc, #32]	; (1c974 <nrfx_clock_stop+0x2c>)
   1c952:	4809      	ldr	r0, [pc, #36]	; (1c978 <nrfx_clock_stop+0x30>)
   1c954:	f240 13ad 	movw	r3, #429	; 0x1ad
   1c958:	4a08      	ldr	r2, [pc, #32]	; (1c97c <nrfx_clock_stop+0x34>)
   1c95a:	f008 f856 	bl	24a0a <assert_print>
   1c95e:	f240 11ad 	movw	r1, #429	; 0x1ad
   1c962:	4806      	ldr	r0, [pc, #24]	; (1c97c <nrfx_clock_stop+0x34>)
   1c964:	f008 f84a 	bl	249fc <assert_post_action>
    clock_stop(domain);
}
   1c968:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    clock_stop(domain);
   1c96c:	f7ff be4e 	b.w	1c60c <clock_stop>
   1c970:	20021330 	.word	0x20021330
   1c974:	0002fae1 	.word	0x0002fae1
   1c978:	0002b3a9 	.word	0x0002b3a9
   1c97c:	0002fa62 	.word	0x0002fa62

0001c980 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
   1c980:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1c982:	4b28      	ldr	r3, [pc, #160]	; (1ca24 <nrfx_power_clock_irq_handler+0xa4>)
   1c984:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
   1c988:	b152      	cbz	r2, 1c9a0 <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c98a:	2000      	movs	r0, #0
   1c98c:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   1c990:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
   1c994:	2201      	movs	r2, #1
   1c996:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   1c99a:	4b23      	ldr	r3, [pc, #140]	; (1ca28 <nrfx_power_clock_irq_handler+0xa8>)
   1c99c:	681b      	ldr	r3, [r3, #0]
   1c99e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1c9a0:	4b20      	ldr	r3, [pc, #128]	; (1ca24 <nrfx_power_clock_irq_handler+0xa4>)
   1c9a2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
   1c9a6:	b18a      	cbz	r2, 1c9cc <nrfx_power_clock_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c9a8:	2200      	movs	r2, #0
   1c9aa:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1c9ae:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1c9b2:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1c9b6:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
   1c9ba:	f002 0203 	and.w	r2, r2, #3
   1c9be:	2a01      	cmp	r2, #1
   1c9c0:	f04f 0102 	mov.w	r1, #2
   1c9c4:	d126      	bne.n	1ca14 <nrfx_power_clock_irq_handler+0x94>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1c9c6:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c9ca:	609a      	str	r2, [r3, #8]
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1c9cc:	4b15      	ldr	r3, [pc, #84]	; (1ca24 <nrfx_power_clock_irq_handler+0xa4>)
   1c9ce:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
   1c9d2:	b162      	cbz	r2, 1c9ee <nrfx_power_clock_irq_handler+0x6e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c9d4:	2200      	movs	r2, #0
   1c9d6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1c9da:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
   1c9de:	f44f 7280 	mov.w	r2, #256	; 0x100
   1c9e2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
   1c9e6:	4b10      	ldr	r3, [pc, #64]	; (1ca28 <nrfx_power_clock_irq_handler+0xa8>)
   1c9e8:	2004      	movs	r0, #4
   1c9ea:	681b      	ldr	r3, [r3, #0]
   1c9ec:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1c9ee:	4b0d      	ldr	r3, [pc, #52]	; (1ca24 <nrfx_power_clock_irq_handler+0xa4>)
   1c9f0:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
   1c9f4:	b1aa      	cbz	r2, 1ca22 <nrfx_power_clock_irq_handler+0xa2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c9f6:	2200      	movs	r2, #0
   1c9f8:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1c9fc:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
   1ca00:	f44f 7200 	mov.w	r2, #512	; 0x200
   1ca04:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
   1ca08:	4b07      	ldr	r3, [pc, #28]	; (1ca28 <nrfx_power_clock_irq_handler+0xa8>)
   1ca0a:	2005      	movs	r0, #5
    }
#endif
}
   1ca0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
   1ca10:	681b      	ldr	r3, [r3, #0]
   1ca12:	4718      	bx	r3
   1ca14:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   1ca18:	4b03      	ldr	r3, [pc, #12]	; (1ca28 <nrfx_power_clock_irq_handler+0xa8>)
   1ca1a:	2001      	movs	r0, #1
   1ca1c:	681b      	ldr	r3, [r3, #0]
   1ca1e:	4798      	blx	r3
   1ca20:	e7d4      	b.n	1c9cc <nrfx_power_clock_irq_handler+0x4c>
}
   1ca22:	bd10      	pop	{r4, pc}
   1ca24:	40005000 	.word	0x40005000
   1ca28:	20021330 	.word	0x20021330

0001ca2c <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
   1ca2c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
   1ca2e:	4801      	ldr	r0, [pc, #4]	; (1ca34 <nrfx_dppi_channel_alloc+0x8>)
   1ca30:	f7ff bdb4 	b.w	1c59c <nrfx_flag32_alloc>
   1ca34:	20008688 	.word	0x20008688

0001ca38 <nrfx_dppi_channel_free>:
}

nrfx_err_t nrfx_dppi_channel_free(uint8_t channel)
{
    nrf_dppi_channels_disable(NRF_DPPIC, NRFX_BIT(channel));
   1ca38:	2301      	movs	r3, #1
    p_reg->CHENCLR = mask;
   1ca3a:	4a04      	ldr	r2, [pc, #16]	; (1ca4c <nrfx_dppi_channel_free+0x14>)
   1ca3c:	4083      	lsls	r3, r0
{
   1ca3e:	4601      	mov	r1, r0
   1ca40:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    return nrfx_flag32_free(&m_allocated_channels, channel);
   1ca44:	4802      	ldr	r0, [pc, #8]	; (1ca50 <nrfx_dppi_channel_free+0x18>)
   1ca46:	f7ff bdc5 	b.w	1c5d4 <nrfx_flag32_free>
   1ca4a:	bf00      	nop
   1ca4c:	40017000 	.word	0x40017000
   1ca50:	20008688 	.word	0x20008688

0001ca54 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
   1ca54:	4b03      	ldr	r3, [pc, #12]	; (1ca64 <pin_in_use_by_te+0x10>)
   1ca56:	3008      	adds	r0, #8
   1ca58:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1ca5c:	f3c0 1040 	ubfx	r0, r0, #5, #1
   1ca60:	4770      	bx	lr
   1ca62:	bf00      	nop
   1ca64:	2000868c 	.word	0x2000868c

0001ca68 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
   1ca68:	4b04      	ldr	r3, [pc, #16]	; (1ca7c <pin_has_trigger+0x14>)
   1ca6a:	3008      	adds	r0, #8
   1ca6c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1ca70:	f010 001c 	ands.w	r0, r0, #28
   1ca74:	bf18      	it	ne
   1ca76:	2001      	movne	r0, #1
   1ca78:	4770      	bx	lr
   1ca7a:	bf00      	nop
   1ca7c:	2000868c 	.word	0x2000868c

0001ca80 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   1ca80:	4b03      	ldr	r3, [pc, #12]	; (1ca90 <pin_is_output+0x10>)
   1ca82:	3008      	adds	r0, #8
   1ca84:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1ca88:	f3c0 0040 	ubfx	r0, r0, #1, #1
   1ca8c:	4770      	bx	lr
   1ca8e:	bf00      	nop
   1ca90:	2000868c 	.word	0x2000868c

0001ca94 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
   1ca94:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1ca96:	4c0d      	ldr	r4, [pc, #52]	; (1cacc <call_handler+0x38>)
   1ca98:	f100 0308 	add.w	r3, r0, #8
   1ca9c:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
{
   1caa0:	4605      	mov	r5, r0
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1caa2:	05da      	lsls	r2, r3, #23
{
   1caa4:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1caa6:	d507      	bpl.n	1cab8 <call_handler+0x24>
   1caa8:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
   1caac:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
   1cab0:	6852      	ldr	r2, [r2, #4]
   1cab2:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
   1cab6:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
   1cab8:	68a3      	ldr	r3, [r4, #8]
   1caba:	b12b      	cbz	r3, 1cac8 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1cabc:	4631      	mov	r1, r6
   1cabe:	4628      	mov	r0, r5
   1cac0:	68e2      	ldr	r2, [r4, #12]
    }
}
   1cac2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1cac6:	4718      	bx	r3
}
   1cac8:	bd70      	pop	{r4, r5, r6, pc}
   1caca:	bf00      	nop
   1cacc:	2000868c 	.word	0x2000868c

0001cad0 <release_handler>:
{
   1cad0:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cad2:	4a18      	ldr	r2, [pc, #96]	; (1cb34 <release_handler+0x64>)
   1cad4:	3008      	adds	r0, #8
   1cad6:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
   1cada:	05d9      	lsls	r1, r3, #23
   1cadc:	d51d      	bpl.n	1cb1a <release_handler+0x4a>
   1cade:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
   1cae2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1cae6:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1caea:	2000      	movs	r0, #0
   1caec:	f102 040e 	add.w	r4, r2, #14
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
   1caf0:	f834 3f02 	ldrh.w	r3, [r4, #2]!
   1caf4:	f413 7f80 	tst.w	r3, #256	; 0x100
   1caf8:	d003      	beq.n	1cb02 <release_handler+0x32>
   1cafa:	f3c3 2343 	ubfx	r3, r3, #9, #4
   1cafe:	4299      	cmp	r1, r3
   1cb00:	d00b      	beq.n	1cb1a <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1cb02:	3001      	adds	r0, #1
   1cb04:	2830      	cmp	r0, #48	; 0x30
   1cb06:	d1f3      	bne.n	1caf0 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
   1cb08:	2300      	movs	r3, #0
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   1cb0a:	480b      	ldr	r0, [pc, #44]	; (1cb38 <release_handler+0x68>)
        m_cb.handlers[handler_id].handler = NULL;
   1cb0c:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   1cb10:	f7ff fd60 	bl	1c5d4 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
   1cb14:	4b09      	ldr	r3, [pc, #36]	; (1cb3c <release_handler+0x6c>)
   1cb16:	4298      	cmp	r0, r3
   1cb18:	d100      	bne.n	1cb1c <release_handler+0x4c>
}
   1cb1a:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
   1cb1c:	4908      	ldr	r1, [pc, #32]	; (1cb40 <release_handler+0x70>)
   1cb1e:	4809      	ldr	r0, [pc, #36]	; (1cb44 <release_handler+0x74>)
   1cb20:	f44f 7399 	mov.w	r3, #306	; 0x132
   1cb24:	4a08      	ldr	r2, [pc, #32]	; (1cb48 <release_handler+0x78>)
   1cb26:	f007 ff70 	bl	24a0a <assert_print>
   1cb2a:	f44f 7199 	mov.w	r1, #306	; 0x132
   1cb2e:	4806      	ldr	r0, [pc, #24]	; (1cb48 <release_handler+0x78>)
   1cb30:	f007 ff64 	bl	249fc <assert_post_action>
   1cb34:	2000868c 	.word	0x2000868c
   1cb38:	20008700 	.word	0x20008700
   1cb3c:	0bad0000 	.word	0x0bad0000
   1cb40:	0002c243 	.word	0x0002c243
   1cb44:	0002b3a9 	.word	0x0002b3a9
   1cb48:	0002fb14 	.word	0x0002fb14

0001cb4c <pin_handler_trigger_uninit>:
{
   1cb4c:	b538      	push	{r3, r4, r5, lr}
   1cb4e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
   1cb50:	f7ff ff80 	bl	1ca54 <pin_in_use_by_te>
   1cb54:	4c0b      	ldr	r4, [pc, #44]	; (1cb84 <pin_handler_trigger_uninit+0x38>)
   1cb56:	f102 0508 	add.w	r5, r2, #8
   1cb5a:	b160      	cbz	r0, 1cb76 <pin_handler_trigger_uninit+0x2a>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
   1cb5c:	2100      	movs	r1, #0
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1cb5e:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
   1cb62:	0b5b      	lsrs	r3, r3, #13
   1cb64:	009b      	lsls	r3, r3, #2
   1cb66:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1cb6a:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1cb6e:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
   1cb72:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    release_handler(pin);
   1cb76:	4610      	mov	r0, r2
   1cb78:	f7ff ffaa 	bl	1cad0 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
   1cb7c:	2300      	movs	r3, #0
   1cb7e:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
   1cb82:	bd38      	pop	{r3, r4, r5, pc}
   1cb84:	2000868c 	.word	0x2000868c

0001cb88 <nrf_gpio_pin_port_decode>:
{
   1cb88:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1cb8a:	6802      	ldr	r2, [r0, #0]
{
   1cb8c:	4601      	mov	r1, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1cb8e:	4610      	mov	r0, r2
   1cb90:	f00b fca2 	bl	284d8 <nrf_gpio_pin_present_check>
   1cb94:	b958      	cbnz	r0, 1cbae <nrf_gpio_pin_port_decode+0x26>
   1cb96:	4910      	ldr	r1, [pc, #64]	; (1cbd8 <nrf_gpio_pin_port_decode+0x50>)
   1cb98:	f240 2347 	movw	r3, #583	; 0x247
   1cb9c:	4a0f      	ldr	r2, [pc, #60]	; (1cbdc <nrf_gpio_pin_port_decode+0x54>)
   1cb9e:	4810      	ldr	r0, [pc, #64]	; (1cbe0 <nrf_gpio_pin_port_decode+0x58>)
   1cba0:	f007 ff33 	bl	24a0a <assert_print>
   1cba4:	f240 2147 	movw	r1, #583	; 0x247
            NRFX_ASSERT(0);
   1cba8:	480c      	ldr	r0, [pc, #48]	; (1cbdc <nrf_gpio_pin_port_decode+0x54>)
   1cbaa:	f007 ff27 	bl	249fc <assert_post_action>
    *p_pin = pin_number & 0x1F;
   1cbae:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1cbb2:	0952      	lsrs	r2, r2, #5
    *p_pin = pin_number & 0x1F;
   1cbb4:	600b      	str	r3, [r1, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1cbb6:	d00b      	beq.n	1cbd0 <nrf_gpio_pin_port_decode+0x48>
   1cbb8:	2a01      	cmp	r2, #1
   1cbba:	d00b      	beq.n	1cbd4 <nrf_gpio_pin_port_decode+0x4c>
            NRFX_ASSERT(0);
   1cbbc:	4909      	ldr	r1, [pc, #36]	; (1cbe4 <nrf_gpio_pin_port_decode+0x5c>)
   1cbbe:	f44f 7313 	mov.w	r3, #588	; 0x24c
   1cbc2:	4a06      	ldr	r2, [pc, #24]	; (1cbdc <nrf_gpio_pin_port_decode+0x54>)
   1cbc4:	4806      	ldr	r0, [pc, #24]	; (1cbe0 <nrf_gpio_pin_port_decode+0x58>)
   1cbc6:	f007 ff20 	bl	24a0a <assert_print>
   1cbca:	f44f 7113 	mov.w	r1, #588	; 0x24c
   1cbce:	e7eb      	b.n	1cba8 <nrf_gpio_pin_port_decode+0x20>
        case 0: return NRF_P0;
   1cbd0:	4805      	ldr	r0, [pc, #20]	; (1cbe8 <nrf_gpio_pin_port_decode+0x60>)
}
   1cbd2:	bd08      	pop	{r3, pc}
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1cbd4:	4805      	ldr	r0, [pc, #20]	; (1cbec <nrf_gpio_pin_port_decode+0x64>)
   1cbd6:	e7fc      	b.n	1cbd2 <nrf_gpio_pin_port_decode+0x4a>
   1cbd8:	0002f1f4 	.word	0x0002f1f4
   1cbdc:	0002f1c1 	.word	0x0002f1c1
   1cbe0:	0002b3a9 	.word	0x0002b3a9
   1cbe4:	00030b07 	.word	0x00030b07
   1cbe8:	40842500 	.word	0x40842500
   1cbec:	40842800 	.word	0x40842800

0001cbf0 <nrfx_gpiote_input_configure>:
{
   1cbf0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1cbf2:	4604      	mov	r4, r0
   1cbf4:	4617      	mov	r7, r2
   1cbf6:	461d      	mov	r5, r3
   1cbf8:	b085      	sub	sp, #20
    if (p_input_config)
   1cbfa:	b1d9      	cbz	r1, 1cc34 <nrfx_gpiote_input_configure+0x44>
        if (pin_is_task_output(pin))
   1cbfc:	f00b fc7d 	bl	284fa <pin_is_task_output>
   1cc00:	bb00      	cbnz	r0, 1cc44 <nrfx_gpiote_input_configure+0x54>
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   1cc02:	460b      	mov	r3, r1
   1cc04:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
   1cc08:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
   1cc0c:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   1cc10:	f10d 020f 	add.w	r2, sp, #15
   1cc14:	f10d 010e 	add.w	r1, sp, #14
   1cc18:	4620      	mov	r0, r4
   1cc1a:	f00b fc79 	bl	28510 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1cc1e:	4a44      	ldr	r2, [pc, #272]	; (1cd30 <nrfx_gpiote_input_configure+0x140>)
   1cc20:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
   1cc24:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cc28:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1cc2c:	f043 0301 	orr.w	r3, r3, #1
   1cc30:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
   1cc34:	b36f      	cbz	r7, 1cc92 <nrfx_gpiote_input_configure+0xa2>
        if (pin_is_output(pin))
   1cc36:	4620      	mov	r0, r4
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
   1cc38:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
   1cc3a:	687a      	ldr	r2, [r7, #4]
        if (pin_is_output(pin))
   1cc3c:	f7ff ff20 	bl	1ca80 <pin_is_output>
   1cc40:	b110      	cbz	r0, 1cc48 <nrfx_gpiote_input_configure+0x58>
            if (use_evt)
   1cc42:	b1da      	cbz	r2, 1cc7c <nrfx_gpiote_input_configure+0x8c>
            return NRFX_ERROR_INVALID_PARAM;
   1cc44:	483b      	ldr	r0, [pc, #236]	; (1cd34 <nrfx_gpiote_input_configure+0x144>)
   1cc46:	e026      	b.n	1cc96 <nrfx_gpiote_input_configure+0xa6>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
   1cc48:	4839      	ldr	r0, [pc, #228]	; (1cd30 <nrfx_gpiote_input_configure+0x140>)
   1cc4a:	f104 0c08 	add.w	ip, r4, #8
   1cc4e:	f830 101c 	ldrh.w	r1, [r0, ip, lsl #1]
   1cc52:	f021 0120 	bic.w	r1, r1, #32
   1cc56:	04c9      	lsls	r1, r1, #19
   1cc58:	0cc9      	lsrs	r1, r1, #19
   1cc5a:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]
            if (use_evt)
   1cc5e:	b16a      	cbz	r2, 1cc7c <nrfx_gpiote_input_configure+0x8c>
                if (!edge)
   1cc60:	2e03      	cmp	r6, #3
   1cc62:	d8ef      	bhi.n	1cc44 <nrfx_gpiote_input_configure+0x54>
                uint8_t ch = *p_trigger_config->p_in_channel;
   1cc64:	687b      	ldr	r3, [r7, #4]
   1cc66:	781f      	ldrb	r7, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
   1cc68:	00ba      	lsls	r2, r7, #2
   1cc6a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   1cc6e:	f502 323c 	add.w	r2, r2, #192512	; 0x2f000
   1cc72:	b996      	cbnz	r6, 1cc9a <nrfx_gpiote_input_configure+0xaa>
    p_reg->CONFIG[idx] = 0;
   1cc74:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
    p_reg->CONFIG[idx] = 0;
   1cc78:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1cc7c:	4a2c      	ldr	r2, [pc, #176]	; (1cd30 <nrfx_gpiote_input_configure+0x140>)
   1cc7e:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
   1cc82:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cc86:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1cc8a:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
   1cc8e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
   1cc92:	bb15      	cbnz	r5, 1ccda <nrfx_gpiote_input_configure+0xea>
        err = NRFX_SUCCESS;
   1cc94:	4828      	ldr	r0, [pc, #160]	; (1cd38 <nrfx_gpiote_input_configure+0x148>)
}
   1cc96:	b005      	add	sp, #20
   1cc98:	bdf0      	pop	{r4, r5, r6, r7, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1cc9a:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   1cc9e:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
   1cca2:	f023 0303 	bic.w	r3, r3, #3
   1cca6:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
   1ccaa:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
   1ccae:	f041 0120 	orr.w	r1, r1, #32
   1ccb2:	f423 334f 	bic.w	r3, r3, #211968	; 0x33c00
   1ccb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
   1ccba:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1ccbe:	0223      	lsls	r3, r4, #8
   1ccc0:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
   1ccc4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   1ccc8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
   1cccc:	ea43 030e 	orr.w	r3, r3, lr
   1ccd0:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
   1ccd4:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]
   1ccd8:	e7d0      	b.n	1cc7c <nrfx_gpiote_input_configure+0x8c>
    release_handler(pin);
   1ccda:	4620      	mov	r0, r4
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
   1ccdc:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
   1cce0:	f7ff fef6 	bl	1cad0 <release_handler>
    if (!handler)
   1cce4:	2e00      	cmp	r6, #0
   1cce6:	d0d5      	beq.n	1cc94 <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1cce8:	4d11      	ldr	r5, [pc, #68]	; (1cd30 <nrfx_gpiote_input_configure+0x140>)
   1ccea:	e9d5 2300 	ldrd	r2, r3, [r5]
   1ccee:	4296      	cmp	r6, r2
   1ccf0:	d101      	bne.n	1ccf6 <nrfx_gpiote_input_configure+0x106>
   1ccf2:	429f      	cmp	r7, r3
   1ccf4:	d019      	beq.n	1cd2a <nrfx_gpiote_input_configure+0x13a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
   1ccf6:	4811      	ldr	r0, [pc, #68]	; (1cd3c <nrfx_gpiote_input_configure+0x14c>)
   1ccf8:	f10d 010f 	add.w	r1, sp, #15
   1ccfc:	f7ff fc4e 	bl	1c59c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
   1cd00:	4b0d      	ldr	r3, [pc, #52]	; (1cd38 <nrfx_gpiote_input_configure+0x148>)
   1cd02:	4298      	cmp	r0, r3
   1cd04:	d1c7      	bne.n	1cc96 <nrfx_gpiote_input_configure+0xa6>
        handler_id = (int32_t)id;
   1cd06:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].p_context = p_context;
   1cd0a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cd0e:	f104 0008 	add.w	r0, r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
   1cd12:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cd14:	f835 3010 	ldrh.w	r3, [r5, r0, lsl #1]
    m_cb.handlers[handler_id].handler = handler;
   1cd18:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cd1c:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
   1cd20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1cd24:	f825 3010 	strh.w	r3, [r5, r0, lsl #1]
    return NRFX_SUCCESS;
   1cd28:	e7b4      	b.n	1cc94 <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1cd2a:	2200      	movs	r2, #0
   1cd2c:	e7ed      	b.n	1cd0a <nrfx_gpiote_input_configure+0x11a>
   1cd2e:	bf00      	nop
   1cd30:	2000868c 	.word	0x2000868c
   1cd34:	0bad0004 	.word	0x0bad0004
   1cd38:	0bad0000 	.word	0x0bad0000
   1cd3c:	20008700 	.word	0x20008700

0001cd40 <nrfx_gpiote_output_configure>:
{
   1cd40:	b5f0      	push	{r4, r5, r6, r7, lr}
   1cd42:	4604      	mov	r4, r0
   1cd44:	4615      	mov	r5, r2
   1cd46:	b085      	sub	sp, #20
    if (p_config)
   1cd48:	b321      	cbz	r1, 1cd94 <nrfx_gpiote_output_configure+0x54>
    return !pin_is_output(pin);
   1cd4a:	f7ff fe99 	bl	1ca80 <pin_is_output>
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
   1cd4e:	b920      	cbnz	r0, 1cd5a <nrfx_gpiote_output_configure+0x1a>
   1cd50:	4620      	mov	r0, r4
   1cd52:	f7ff fe7f 	bl	1ca54 <pin_in_use_by_te>
   1cd56:	2800      	cmp	r0, #0
   1cd58:	d161      	bne.n	1ce1e <nrfx_gpiote_output_configure+0xde>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
   1cd5a:	4620      	mov	r0, r4
   1cd5c:	f7ff fe84 	bl	1ca68 <pin_has_trigger>
   1cd60:	b110      	cbz	r0, 1cd68 <nrfx_gpiote_output_configure+0x28>
   1cd62:	784b      	ldrb	r3, [r1, #1]
   1cd64:	2b01      	cmp	r3, #1
   1cd66:	d05a      	beq.n	1ce1e <nrfx_gpiote_output_configure+0xde>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
   1cd68:	2301      	movs	r3, #1
   1cd6a:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
   1cd6e:	2300      	movs	r3, #0
   1cd70:	1c4a      	adds	r2, r1, #1
   1cd72:	e9cd 1300 	strd	r1, r3, [sp]
   1cd76:	4620      	mov	r0, r4
   1cd78:	1c8b      	adds	r3, r1, #2
   1cd7a:	f10d 010f 	add.w	r1, sp, #15
   1cd7e:	f00b fbc7 	bl	28510 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
   1cd82:	4a28      	ldr	r2, [pc, #160]	; (1ce24 <nrfx_gpiote_output_configure+0xe4>)
   1cd84:	f104 0108 	add.w	r1, r4, #8
   1cd88:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cd8c:	f043 0303 	orr.w	r3, r3, #3
   1cd90:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
   1cd94:	b915      	cbnz	r5, 1cd9c <nrfx_gpiote_output_configure+0x5c>
    return NRFX_SUCCESS;
   1cd96:	4824      	ldr	r0, [pc, #144]	; (1ce28 <nrfx_gpiote_output_configure+0xe8>)
}
   1cd98:	b005      	add	sp, #20
   1cd9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return !pin_is_output(pin);
   1cd9c:	4620      	mov	r0, r4
   1cd9e:	f7ff fe6f 	bl	1ca80 <pin_is_output>
        if (pin_is_input(pin))
   1cda2:	2800      	cmp	r0, #0
   1cda4:	d03b      	beq.n	1ce1e <nrfx_gpiote_output_configure+0xde>
        uint32_t ch = p_task_config->task_ch;
   1cda6:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
   1cdaa:	2300      	movs	r3, #0
   1cdac:	4661      	mov	r1, ip
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
   1cdae:	4e1d      	ldr	r6, [pc, #116]	; (1ce24 <nrfx_gpiote_output_configure+0xe4>)
   1cdb0:	f104 0708 	add.w	r7, r4, #8
   1cdb4:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
   1cdb8:	0089      	lsls	r1, r1, #2
   1cdba:	f020 0020 	bic.w	r0, r0, #32
   1cdbe:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
   1cdc2:	04c0      	lsls	r0, r0, #19
   1cdc4:	f501 313c 	add.w	r1, r1, #192512	; 0x2f000
   1cdc8:	0cc0      	lsrs	r0, r0, #19
   1cdca:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   1cdce:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
   1cdd2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
   1cdd6:	786a      	ldrb	r2, [r5, #1]
   1cdd8:	2a00      	cmp	r2, #0
   1cdda:	d0dc      	beq.n	1cd96 <nrfx_gpiote_output_configure+0x56>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
   1cddc:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
   1cde0:	78ad      	ldrb	r5, [r5, #2]
   1cde2:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
   1cde6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1cdea:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1cdee:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
   1cdf2:	0223      	lsls	r3, r4, #8
   1cdf4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
   1cdf8:	0412      	lsls	r2, r2, #16
   1cdfa:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1cdfe:	ea43 030e 	orr.w	r3, r3, lr
   1ce02:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
   1ce04:	052a      	lsls	r2, r5, #20
   1ce06:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   1ce0a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1ce0e:	4313      	orrs	r3, r2
   1ce10:	f040 0020 	orr.w	r0, r0, #32
   1ce14:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   1ce18:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
   1ce1c:	e7bb      	b.n	1cd96 <nrfx_gpiote_output_configure+0x56>
{
   1ce1e:	4803      	ldr	r0, [pc, #12]	; (1ce2c <nrfx_gpiote_output_configure+0xec>)
   1ce20:	e7ba      	b.n	1cd98 <nrfx_gpiote_output_configure+0x58>
   1ce22:	bf00      	nop
   1ce24:	2000868c 	.word	0x2000868c
   1ce28:	0bad0000 	.word	0x0bad0000
   1ce2c:	0bad0004 	.word	0x0bad0004

0001ce30 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
   1ce30:	4b01      	ldr	r3, [pc, #4]	; (1ce38 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
   1ce32:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
   1ce36:	4770      	bx	lr
   1ce38:	2000868c 	.word	0x2000868c

0001ce3c <nrfx_gpiote_channel_get>:
{
   1ce3c:	4602      	mov	r2, r0
   1ce3e:	b508      	push	{r3, lr}
    NRFX_ASSERT(p_channel);
   1ce40:	b959      	cbnz	r1, 1ce5a <nrfx_gpiote_channel_get+0x1e>
   1ce42:	490c      	ldr	r1, [pc, #48]	; (1ce74 <nrfx_gpiote_channel_get+0x38>)
   1ce44:	480c      	ldr	r0, [pc, #48]	; (1ce78 <nrfx_gpiote_channel_get+0x3c>)
   1ce46:	f240 2335 	movw	r3, #565	; 0x235
   1ce4a:	4a0c      	ldr	r2, [pc, #48]	; (1ce7c <nrfx_gpiote_channel_get+0x40>)
   1ce4c:	f007 fddd 	bl	24a0a <assert_print>
   1ce50:	f240 2135 	movw	r1, #565	; 0x235
   1ce54:	4809      	ldr	r0, [pc, #36]	; (1ce7c <nrfx_gpiote_channel_get+0x40>)
   1ce56:	f007 fdd1 	bl	249fc <assert_post_action>
    if (pin_in_use_by_te(pin))
   1ce5a:	f7ff fdfb 	bl	1ca54 <pin_in_use_by_te>
   1ce5e:	b138      	cbz	r0, 1ce70 <nrfx_gpiote_channel_get+0x34>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1ce60:	4b07      	ldr	r3, [pc, #28]	; (1ce80 <nrfx_gpiote_channel_get+0x44>)
   1ce62:	3208      	adds	r2, #8
   1ce64:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        return NRFX_SUCCESS;
   1ce68:	4806      	ldr	r0, [pc, #24]	; (1ce84 <nrfx_gpiote_channel_get+0x48>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1ce6a:	0b5b      	lsrs	r3, r3, #13
   1ce6c:	700b      	strb	r3, [r1, #0]
}
   1ce6e:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1ce70:	4805      	ldr	r0, [pc, #20]	; (1ce88 <nrfx_gpiote_channel_get+0x4c>)
   1ce72:	e7fc      	b.n	1ce6e <nrfx_gpiote_channel_get+0x32>
   1ce74:	0002fb52 	.word	0x0002fb52
   1ce78:	0002b3a9 	.word	0x0002b3a9
   1ce7c:	0002fb14 	.word	0x0002fb14
   1ce80:	2000868c 	.word	0x2000868c
   1ce84:	0bad0000 	.word	0x0bad0000
   1ce88:	0bad0004 	.word	0x0bad0004

0001ce8c <nrfx_gpiote_init>:
{
   1ce8c:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1ce8e:	4c0f      	ldr	r4, [pc, #60]	; (1cecc <nrfx_gpiote_init+0x40>)
   1ce90:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
   1ce94:	b9bd      	cbnz	r5, 1cec6 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
   1ce96:	2260      	movs	r2, #96	; 0x60
   1ce98:	4629      	mov	r1, r5
   1ce9a:	f104 0010 	add.w	r0, r4, #16
   1ce9e:	f00c fb54 	bl	2954a <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
   1cea2:	202f      	movs	r0, #47	; 0x2f
   1cea4:	f7f2 ffc4 	bl	fe30 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1cea8:	4b09      	ldr	r3, [pc, #36]	; (1ced0 <nrfx_gpiote_init+0x44>)
    return err_code;
   1ceaa:	480a      	ldr	r0, [pc, #40]	; (1ced4 <nrfx_gpiote_init+0x48>)
   1ceac:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
   1ceb0:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
   1ceb4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   1ceb8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1cebc:	2301      	movs	r3, #1
   1cebe:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
   1cec2:	6763      	str	r3, [r4, #116]	; 0x74
}
   1cec4:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
   1cec6:	4804      	ldr	r0, [pc, #16]	; (1ced8 <nrfx_gpiote_init+0x4c>)
   1cec8:	e7fc      	b.n	1cec4 <nrfx_gpiote_init+0x38>
   1ceca:	bf00      	nop
   1cecc:	2000868c 	.word	0x2000868c
   1ced0:	4002f000 	.word	0x4002f000
   1ced4:	0bad0000 	.word	0x0bad0000
   1ced8:	0bad0005 	.word	0x0bad0005

0001cedc <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
   1cedc:	4b03      	ldr	r3, [pc, #12]	; (1ceec <nrfx_gpiote_is_init+0x10>)
   1cede:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
   1cee2:	3800      	subs	r0, #0
   1cee4:	bf18      	it	ne
   1cee6:	2001      	movne	r0, #1
   1cee8:	4770      	bx	lr
   1ceea:	bf00      	nop
   1ceec:	2000868c 	.word	0x2000868c

0001cef0 <nrfx_gpiote_channel_free>:
{
   1cef0:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
   1cef2:	4801      	ldr	r0, [pc, #4]	; (1cef8 <nrfx_gpiote_channel_free+0x8>)
   1cef4:	f7ff bb6e 	b.w	1c5d4 <nrfx_flag32_free>
   1cef8:	200086fc 	.word	0x200086fc

0001cefc <nrfx_gpiote_channel_alloc>:
{
   1cefc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
   1cefe:	4801      	ldr	r0, [pc, #4]	; (1cf04 <nrfx_gpiote_channel_alloc+0x8>)
   1cf00:	f7ff bb4c 	b.w	1c59c <nrfx_flag32_alloc>
   1cf04:	200086fc 	.word	0x200086fc

0001cf08 <nrfx_gpiote_trigger_enable>:
{
   1cf08:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1cf0a:	4604      	mov	r4, r0
    NRFX_ASSERT(pin_has_trigger(pin));
   1cf0c:	f7ff fdac 	bl	1ca68 <pin_has_trigger>
   1cf10:	b958      	cbnz	r0, 1cf2a <nrfx_gpiote_trigger_enable+0x22>
   1cf12:	492b      	ldr	r1, [pc, #172]	; (1cfc0 <nrfx_gpiote_trigger_enable+0xb8>)
   1cf14:	f240 33df 	movw	r3, #991	; 0x3df
   1cf18:	4a2a      	ldr	r2, [pc, #168]	; (1cfc4 <nrfx_gpiote_trigger_enable+0xbc>)
   1cf1a:	482b      	ldr	r0, [pc, #172]	; (1cfc8 <nrfx_gpiote_trigger_enable+0xc0>)
   1cf1c:	f007 fd75 	bl	24a0a <assert_print>
   1cf20:	f240 31df 	movw	r1, #991	; 0x3df
        NRFX_ASSERT(int_enable);
   1cf24:	4827      	ldr	r0, [pc, #156]	; (1cfc4 <nrfx_gpiote_trigger_enable+0xbc>)
   1cf26:	f007 fd69 	bl	249fc <assert_post_action>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1cf2a:	4620      	mov	r0, r4
   1cf2c:	f7ff fd92 	bl	1ca54 <pin_in_use_by_te>
   1cf30:	4a26      	ldr	r2, [pc, #152]	; (1cfcc <nrfx_gpiote_trigger_enable+0xc4>)
   1cf32:	f104 0508 	add.w	r5, r4, #8
   1cf36:	b1e0      	cbz	r0, 1cf72 <nrfx_gpiote_trigger_enable+0x6a>
    return !pin_is_output(pin);
   1cf38:	4620      	mov	r0, r4
   1cf3a:	f7ff fda1 	bl	1ca80 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1cf3e:	b9c0      	cbnz	r0, 1cf72 <nrfx_gpiote_trigger_enable+0x6a>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1cf40:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
    return ((uint32_t)p_reg + event);
   1cf44:	4c22      	ldr	r4, [pc, #136]	; (1cfd0 <nrfx_gpiote_trigger_enable+0xc8>)
   1cf46:	0b52      	lsrs	r2, r2, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
   1cf48:	0093      	lsls	r3, r2, #2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1cf4a:	50e0      	str	r0, [r4, r3]
   1cf4c:	58e0      	ldr	r0, [r4, r3]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
   1cf4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1cf52:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1cf56:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
   1cf5a:	f040 0001 	orr.w	r0, r0, #1
   1cf5e:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
        if (int_enable)
   1cf62:	b121      	cbz	r1, 1cf6e <nrfx_gpiote_trigger_enable+0x66>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
   1cf64:	2301      	movs	r3, #1
   1cf66:	4093      	lsls	r3, r2
    p_reg->INTENSET = mask;
   1cf68:	4a1a      	ldr	r2, [pc, #104]	; (1cfd4 <nrfx_gpiote_trigger_enable+0xcc>)
   1cf6a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1cf6e:	b003      	add	sp, #12
   1cf70:	bd30      	pop	{r4, r5, pc}
        NRFX_ASSERT(int_enable);
   1cf72:	b949      	cbnz	r1, 1cf88 <nrfx_gpiote_trigger_enable+0x80>
   1cf74:	4918      	ldr	r1, [pc, #96]	; (1cfd8 <nrfx_gpiote_trigger_enable+0xd0>)
   1cf76:	f240 33ee 	movw	r3, #1006	; 0x3ee
   1cf7a:	4a12      	ldr	r2, [pc, #72]	; (1cfc4 <nrfx_gpiote_trigger_enable+0xbc>)
   1cf7c:	4812      	ldr	r0, [pc, #72]	; (1cfc8 <nrfx_gpiote_trigger_enable+0xc0>)
   1cf7e:	f007 fd44 	bl	24a0a <assert_print>
   1cf82:	f240 31ee 	movw	r1, #1006	; 0x3ee
   1cf86:	e7cd      	b.n	1cf24 <nrfx_gpiote_trigger_enable+0x1c>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1cf88:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
   1cf8c:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
   1cf90:	2b04      	cmp	r3, #4
   1cf92:	d011      	beq.n	1cfb8 <nrfx_gpiote_trigger_enable+0xb0>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
   1cf94:	2b05      	cmp	r3, #5
   1cf96:	d011      	beq.n	1cfbc <nrfx_gpiote_trigger_enable+0xb4>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1cf98:	a801      	add	r0, sp, #4
   1cf9a:	9401      	str	r4, [sp, #4]
   1cf9c:	f7ff fdf4 	bl	1cb88 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1cfa0:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
   1cfa2:	6901      	ldr	r1, [r0, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1cfa4:	40d9      	lsrs	r1, r3
   1cfa6:	f001 0101 	and.w	r1, r1, #1
   1cfaa:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   1cfac:	4620      	mov	r0, r4
}
   1cfae:	b003      	add	sp, #12
   1cfb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   1cfb4:	f00b baf9 	b.w	285aa <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
   1cfb8:	2103      	movs	r1, #3
   1cfba:	e7f7      	b.n	1cfac <nrfx_gpiote_trigger_enable+0xa4>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
   1cfbc:	2102      	movs	r1, #2
   1cfbe:	e7f5      	b.n	1cfac <nrfx_gpiote_trigger_enable+0xa4>
   1cfc0:	0002fb5c 	.word	0x0002fb5c
   1cfc4:	0002fb14 	.word	0x0002fb14
   1cfc8:	0002b3a9 	.word	0x0002b3a9
   1cfcc:	2000868c 	.word	0x2000868c
   1cfd0:	4002f100 	.word	0x4002f100
   1cfd4:	4002f000 	.word	0x4002f000
   1cfd8:	0002fb71 	.word	0x0002fb71

0001cfdc <nrfx_gpiote_trigger_disable>:
{
   1cfdc:	b508      	push	{r3, lr}
   1cfde:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1cfe0:	f7ff fd38 	bl	1ca54 <pin_in_use_by_te>
   1cfe4:	b1c8      	cbz	r0, 1d01a <nrfx_gpiote_trigger_disable+0x3e>
    return !pin_is_output(pin);
   1cfe6:	4610      	mov	r0, r2
   1cfe8:	f7ff fd4a 	bl	1ca80 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1cfec:	b9a8      	cbnz	r0, 1d01a <nrfx_gpiote_trigger_disable+0x3e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1cfee:	4b0e      	ldr	r3, [pc, #56]	; (1d028 <nrfx_gpiote_trigger_disable+0x4c>)
   1cff0:	3208      	adds	r2, #8
   1cff2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   1cff6:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1cff8:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   1cffa:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
   1cffc:	490b      	ldr	r1, [pc, #44]	; (1d02c <nrfx_gpiote_trigger_disable+0x50>)
   1cffe:	009b      	lsls	r3, r3, #2
   1d000:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d004:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1d008:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1d00c:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
   1d010:	f022 0203 	bic.w	r2, r2, #3
   1d014:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
   1d018:	bd08      	pop	{r3, pc}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d01a:	2100      	movs	r1, #0
}
   1d01c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d020:	4610      	mov	r0, r2
   1d022:	f00b bac2 	b.w	285aa <nrf_gpio_cfg_sense_set>
   1d026:	bf00      	nop
   1d028:	2000868c 	.word	0x2000868c
   1d02c:	4002f000 	.word	0x4002f000

0001d030 <nrfx_gpiote_pin_uninit>:
{
   1d030:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
   1d032:	4b10      	ldr	r3, [pc, #64]	; (1d074 <nrfx_gpiote_pin_uninit+0x44>)
   1d034:	f100 0208 	add.w	r2, r0, #8
   1d038:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
{
   1d03c:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
   1d03e:	07db      	lsls	r3, r3, #31
   1d040:	d516      	bpl.n	1d070 <nrfx_gpiote_pin_uninit+0x40>
    nrfx_gpiote_trigger_disable(pin);
   1d042:	f7ff ffcb 	bl	1cfdc <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
   1d046:	4620      	mov	r0, r4
   1d048:	f7ff fd80 	bl	1cb4c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d04c:	a801      	add	r0, sp, #4
   1d04e:	9401      	str	r4, [sp, #4]
   1d050:	f7ff fd9a 	bl	1cb88 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   1d054:	9b01      	ldr	r3, [sp, #4]
   1d056:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1d05a:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1d05e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   1d062:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
   1d066:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_gpio_cfg(
   1d06a:	4803      	ldr	r0, [pc, #12]	; (1d078 <nrfx_gpiote_pin_uninit+0x48>)
}
   1d06c:	b002      	add	sp, #8
   1d06e:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1d070:	4802      	ldr	r0, [pc, #8]	; (1d07c <nrfx_gpiote_pin_uninit+0x4c>)
   1d072:	e7fb      	b.n	1d06c <nrfx_gpiote_pin_uninit+0x3c>
   1d074:	2000868c 	.word	0x2000868c
   1d078:	0bad0000 	.word	0x0bad0000
   1d07c:	0bad0004 	.word	0x0bad0004

0001d080 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
   1d080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t status = 0;
   1d084:	2600      	movs	r6, #0
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
   1d086:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d088:	4634      	mov	r4, r6
{
   1d08a:	4b64      	ldr	r3, [pc, #400]	; (1d21c <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
   1d08c:	4864      	ldr	r0, [pc, #400]	; (1d220 <nrfx_gpiote_irq_handler+0x1a0>)

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d08e:	4965      	ldr	r1, [pc, #404]	; (1d224 <nrfx_gpiote_irq_handler+0x1a4>)
{
   1d090:	b087      	sub	sp, #28
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d092:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
   1d094:	b135      	cbz	r5, 1d0a4 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
   1d096:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
   1d09a:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d09c:	bf1e      	ittt	ne
   1d09e:	601c      	strne	r4, [r3, #0]
   1d0a0:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
   1d0a2:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d0a4:	3304      	adds	r3, #4
   1d0a6:	428b      	cmp	r3, r1
        }
        mask <<= 1;
   1d0a8:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d0ac:	d1f1      	bne.n	1d092 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d0ae:	f8df a170 	ldr.w	sl, [pc, #368]	; 1d220 <nrfx_gpiote_irq_handler+0x1a0>
   1d0b2:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
   1d0b6:	2b00      	cmp	r3, #0
   1d0b8:	f000 8093 	beq.w	1d1e2 <nrfx_gpiote_irq_handler+0x162>
        *p_masks = gpio_regs[i]->LATCH;
   1d0bc:	f8df 8168 	ldr.w	r8, [pc, #360]	; 1d228 <nrfx_gpiote_irq_handler+0x1a8>
   1d0c0:	f8d8 3020 	ldr.w	r3, [r8, #32]
   1d0c4:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   1d0c6:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
   1d0ca:	4b58      	ldr	r3, [pc, #352]	; (1d22c <nrfx_gpiote_irq_handler+0x1ac>)
   1d0cc:	6a1a      	ldr	r2, [r3, #32]
   1d0ce:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   1d0d0:	621a      	str	r2, [r3, #32]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   1d0d2:	f04f 0900 	mov.w	r9, #0
            while (latch[i])
   1d0d6:	f10d 0b10 	add.w	fp, sp, #16
   1d0da:	ea4f 1349 	mov.w	r3, r9, lsl #5
   1d0de:	9300      	str	r3, [sp, #0]
   1d0e0:	e04a      	b.n	1d178 <nrfx_gpiote_irq_handler+0xf8>
                uint32_t pin = NRF_CTZ(latch[i]);
   1d0e2:	fa94 f4a4 	rbit	r4, r4
   1d0e6:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
   1d0ea:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d0ec:	4a50      	ldr	r2, [pc, #320]	; (1d230 <nrfx_gpiote_irq_handler+0x1b0>)
                pin += 32 * i;
   1d0ee:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d0f0:	f104 0308 	add.w	r3, r4, #8
   1d0f4:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
   1d0f8:	2301      	movs	r3, #1
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   1d0fa:	08e0      	lsrs	r0, r4, #3
    bit = BITMASK_RELBIT_GET(bit);
   1d0fc:	f004 0107 	and.w	r1, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
   1d100:	fa03 f101 	lsl.w	r1, r3, r1
   1d104:	f81b 3000 	ldrb.w	r3, [fp, r0]
   1d108:	08ba      	lsrs	r2, r7, #2
   1d10a:	ea23 0301 	bic.w	r3, r3, r1
   1d10e:	f80b 3000 	strb.w	r3, [fp, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d112:	a803      	add	r0, sp, #12
   1d114:	9201      	str	r2, [sp, #4]
   1d116:	9403      	str	r4, [sp, #12]
   1d118:	f7ff fd36 	bl	1cb88 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d11c:	9b03      	ldr	r3, [sp, #12]
    if (is_level(trigger))
   1d11e:	9a01      	ldr	r2, [sp, #4]
   1d120:	3380      	adds	r3, #128	; 0x80
   1d122:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d126:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
   1d12a:	0752      	lsls	r2, r2, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d12c:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   1d12e:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
   1d132:	d52b      	bpl.n	1d18c <nrfx_gpiote_irq_handler+0x10c>
        call_handler(pin, trigger);
   1d134:	4639      	mov	r1, r7
   1d136:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d138:	b2dd      	uxtb	r5, r3
   1d13a:	f7ff fcab 	bl	1ca94 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d13e:	a803      	add	r0, sp, #12
   1d140:	9403      	str	r4, [sp, #12]
   1d142:	f7ff fd21 	bl	1cb88 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d146:	9b03      	ldr	r3, [sp, #12]
   1d148:	3380      	adds	r3, #128	; 0x80
   1d14a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
   1d14e:	f3c3 4301 	ubfx	r3, r3, #16, #2
   1d152:	429d      	cmp	r5, r3
   1d154:	d107      	bne.n	1d166 <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d156:	2100      	movs	r1, #0
   1d158:	4620      	mov	r0, r4
   1d15a:	f00b fa26 	bl	285aa <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
   1d15e:	4629      	mov	r1, r5
   1d160:	4620      	mov	r0, r4
   1d162:	f00b fa22 	bl	285aa <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d166:	a803      	add	r0, sp, #12
   1d168:	9403      	str	r4, [sp, #12]
   1d16a:	f7ff fd0d 	bl	1cb88 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
   1d16e:	2201      	movs	r2, #1
   1d170:	9b03      	ldr	r3, [sp, #12]
   1d172:	fa02 f303 	lsl.w	r3, r2, r3
   1d176:	6203      	str	r3, [r0, #32]
            while (latch[i])
   1d178:	f85b 4029 	ldr.w	r4, [fp, r9, lsl #2]
   1d17c:	2c00      	cmp	r4, #0
   1d17e:	d1b0      	bne.n	1d0e2 <nrfx_gpiote_irq_handler+0x62>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   1d180:	f1b9 0f00 	cmp.w	r9, #0
   1d184:	d11d      	bne.n	1d1c2 <nrfx_gpiote_irq_handler+0x142>
   1d186:	f04f 0901 	mov.w	r9, #1
   1d18a:	e7a6      	b.n	1d0da <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   1d18c:	2b02      	cmp	r3, #2
   1d18e:	d10c      	bne.n	1d1aa <nrfx_gpiote_irq_handler+0x12a>
        nrf_gpio_cfg_sense_set(pin, next_sense);
   1d190:	2103      	movs	r1, #3
   1d192:	4620      	mov	r0, r4
   1d194:	f00b fa09 	bl	285aa <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   1d198:	f005 0305 	and.w	r3, r5, #5
   1d19c:	2b01      	cmp	r3, #1
   1d19e:	d1e2      	bne.n	1d166 <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
   1d1a0:	4639      	mov	r1, r7
   1d1a2:	4620      	mov	r0, r4
   1d1a4:	f7ff fc76 	bl	1ca94 <call_handler>
   1d1a8:	e7dd      	b.n	1d166 <nrfx_gpiote_irq_handler+0xe6>
        nrf_gpio_cfg_sense_set(pin, next_sense);
   1d1aa:	2102      	movs	r1, #2
   1d1ac:	4620      	mov	r0, r4
   1d1ae:	9301      	str	r3, [sp, #4]
   1d1b0:	f00b f9fb 	bl	285aa <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   1d1b4:	2d03      	cmp	r5, #3
   1d1b6:	d0f3      	beq.n	1d1a0 <nrfx_gpiote_irq_handler+0x120>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   1d1b8:	9b01      	ldr	r3, [sp, #4]
   1d1ba:	2b03      	cmp	r3, #3
   1d1bc:	d1d3      	bne.n	1d166 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
   1d1be:	2d02      	cmp	r5, #2
   1d1c0:	e7ed      	b.n	1d19e <nrfx_gpiote_irq_handler+0x11e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d1c2:	f8ca 417c 	str.w	r4, [sl, #380]	; 0x17c
   1d1c6:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
   1d1ca:	f8d8 3020 	ldr.w	r3, [r8, #32]
   1d1ce:	4917      	ldr	r1, [pc, #92]	; (1d22c <nrfx_gpiote_irq_handler+0x1ac>)
   1d1d0:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   1d1d2:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
   1d1d6:	6a0a      	ldr	r2, [r1, #32]
        if (latch[port_idx])
   1d1d8:	4313      	orrs	r3, r2
   1d1da:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   1d1dc:	620a      	str	r2, [r1, #32]
   1d1de:	f47f af78 	bne.w	1d0d2 <nrfx_gpiote_irq_handler+0x52>
        mask &= ~NRFX_BIT(ch);
   1d1e2:	2401      	movs	r4, #1
    while (mask)
   1d1e4:	b916      	cbnz	r6, 1d1ec <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
   1d1e6:	b007      	add	sp, #28
   1d1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
   1d1ec:	fa96 f3a6 	rbit	r3, r6
   1d1f0:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
   1d1f4:	fa04 f203 	lsl.w	r2, r4, r3
   1d1f8:	009b      	lsls	r3, r3, #2
   1d1fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d1fe:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
   1d202:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
   1d206:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   1d20a:	f3c0 2005 	ubfx	r0, r0, #8, #6
   1d20e:	f3c1 4101 	ubfx	r1, r1, #16, #2
        mask &= ~NRFX_BIT(ch);
   1d212:	ea26 0602 	bic.w	r6, r6, r2
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   1d216:	f7ff fc3d 	bl	1ca94 <call_handler>
   1d21a:	e7e3      	b.n	1d1e4 <nrfx_gpiote_irq_handler+0x164>
   1d21c:	4002f100 	.word	0x4002f100
   1d220:	4002f000 	.word	0x4002f000
   1d224:	4002f120 	.word	0x4002f120
   1d228:	40842500 	.word	0x40842500
   1d22c:	40842800 	.word	0x40842800
   1d230:	2000868c 	.word	0x2000868c

0001d234 <nrfx_ipc_init>:
} ipc_control_block_t;

static ipc_control_block_t m_ipc_cb;

nrfx_err_t nrfx_ipc_init(uint8_t irq_priority, nrfx_ipc_handler_t handler, void * p_context)
{
   1d234:	b570      	push	{r4, r5, r6, lr}
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d236:	4c08      	ldr	r4, [pc, #32]	; (1d258 <nrfx_ipc_init+0x24>)
{
   1d238:	460e      	mov	r6, r1
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d23a:	7923      	ldrb	r3, [r4, #4]
{
   1d23c:	4615      	mov	r5, r2
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d23e:	b943      	cbnz	r3, 1d252 <nrfx_ipc_init+0x1e>
    {
        return NRFX_ERROR_ALREADY_INITIALIZED;
    }

    NRFX_IRQ_PRIORITY_SET(IPC_IRQn, irq_priority);
    NRFX_IRQ_ENABLE(IPC_IRQn);
   1d240:	202a      	movs	r0, #42	; 0x2a
   1d242:	f7f2 fdf5 	bl	fe30 <arch_irq_enable>

    m_ipc_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d246:	2301      	movs	r3, #1
    m_ipc_cb.handler = handler;
    m_ipc_cb.p_context = p_context;

    return NRFX_SUCCESS;
   1d248:	4804      	ldr	r0, [pc, #16]	; (1d25c <nrfx_ipc_init+0x28>)
    m_ipc_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d24a:	7123      	strb	r3, [r4, #4]
    m_ipc_cb.handler = handler;
   1d24c:	6026      	str	r6, [r4, #0]
    m_ipc_cb.p_context = p_context;
   1d24e:	60a5      	str	r5, [r4, #8]
}
   1d250:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
   1d252:	4803      	ldr	r0, [pc, #12]	; (1d260 <nrfx_ipc_init+0x2c>)
   1d254:	e7fc      	b.n	1d250 <nrfx_ipc_init+0x1c>
   1d256:	bf00      	nop
   1d258:	20021338 	.word	0x20021338
   1d25c:	0bad0000 	.word	0x0bad0000
   1d260:	0bad000c 	.word	0x0bad000c

0001d264 <nrfx_ipc_config_load>:

void nrfx_ipc_config_load(const nrfx_ipc_config_t * p_config)
{
   1d264:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(p_config);
   1d266:	b948      	cbnz	r0, 1d27c <nrfx_ipc_config_load+0x18>
   1d268:	4919      	ldr	r1, [pc, #100]	; (1d2d0 <nrfx_ipc_config_load+0x6c>)
   1d26a:	2345      	movs	r3, #69	; 0x45
   1d26c:	4a19      	ldr	r2, [pc, #100]	; (1d2d4 <nrfx_ipc_config_load+0x70>)
   1d26e:	481a      	ldr	r0, [pc, #104]	; (1d2d8 <nrfx_ipc_config_load+0x74>)
   1d270:	f007 fbcb 	bl	24a0a <assert_print>
   1d274:	2145      	movs	r1, #69	; 0x45
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d276:	4817      	ldr	r0, [pc, #92]	; (1d2d4 <nrfx_ipc_config_load+0x70>)
   1d278:	f007 fbc0 	bl	249fc <assert_post_action>
   1d27c:	4b17      	ldr	r3, [pc, #92]	; (1d2dc <nrfx_ipc_config_load+0x78>)
   1d27e:	791b      	ldrb	r3, [r3, #4]
   1d280:	2b01      	cmp	r3, #1
   1d282:	d007      	beq.n	1d294 <nrfx_ipc_config_load+0x30>
   1d284:	4916      	ldr	r1, [pc, #88]	; (1d2e0 <nrfx_ipc_config_load+0x7c>)
   1d286:	2346      	movs	r3, #70	; 0x46
   1d288:	4a12      	ldr	r2, [pc, #72]	; (1d2d4 <nrfx_ipc_config_load+0x70>)
   1d28a:	4813      	ldr	r0, [pc, #76]	; (1d2d8 <nrfx_ipc_config_load+0x74>)
   1d28c:	f007 fbbd 	bl	24a0a <assert_print>
   1d290:	2146      	movs	r1, #70	; 0x46
   1d292:	e7f0      	b.n	1d276 <nrfx_ipc_config_load+0x12>

    uint32_t i;
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d294:	2300      	movs	r3, #0
    p_reg->SEND_CNF[index] = channels_mask;
   1d296:	4a13      	ldr	r2, [pc, #76]	; (1d2e4 <nrfx_ipc_config_load+0x80>)
    {
        nrf_ipc_send_config_set(NRF_IPC, i, p_config->send_task_config[i]);
   1d298:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   1d29c:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d2a0:	3301      	adds	r3, #1
   1d2a2:	2b10      	cmp	r3, #16
   1d2a4:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   1d2a8:	d1f6      	bne.n	1d298 <nrfx_ipc_config_load+0x34>
    }

    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d2aa:	2300      	movs	r3, #0
    p_reg->RECEIVE_CNF[index] = channels_mask;
   1d2ac:	4a0d      	ldr	r2, [pc, #52]	; (1d2e4 <nrfx_ipc_config_load+0x80>)
   1d2ae:	f100 013c 	add.w	r1, r0, #60	; 0x3c
   1d2b2:	f503 74b2 	add.w	r4, r3, #356	; 0x164
    {
        nrf_ipc_receive_config_set(NRF_IPC, i, p_config->receive_event_config[i]);
   1d2b6:	f851 5f04 	ldr.w	r5, [r1, #4]!
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d2ba:	3301      	adds	r3, #1
   1d2bc:	2b10      	cmp	r3, #16
   1d2be:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
   1d2c2:	d1f6      	bne.n	1d2b2 <nrfx_ipc_config_load+0x4e>
    }

    nrf_ipc_int_enable(NRF_IPC, p_config->receive_events_enabled);
   1d2c4:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
    p_reg->INTENSET = mask;
   1d2c8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d2cc:	bd38      	pop	{r3, r4, r5, pc}
   1d2ce:	bf00      	nop
   1d2d0:	0002fbc3 	.word	0x0002fbc3
   1d2d4:	0002fb88 	.word	0x0002fb88
   1d2d8:	0002b3a9 	.word	0x0002b3a9
   1d2dc:	20021338 	.word	0x20021338
   1d2e0:	0002fbcc 	.word	0x0002fbcc
   1d2e4:	4002a000 	.word	0x4002a000

0001d2e8 <nrfx_ipc_receive_event_enable>:
    nrf_ipc_int_disable(NRF_IPC, 0xFFFFFFFF);
    m_ipc_cb.state = NRFX_DRV_STATE_UNINITIALIZED;
}

void nrfx_ipc_receive_event_enable(uint8_t event_index)
{
   1d2e8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d2ea:	4b09      	ldr	r3, [pc, #36]	; (1d310 <nrfx_ipc_receive_event_enable+0x28>)
   1d2ec:	791b      	ldrb	r3, [r3, #4]
   1d2ee:	2b01      	cmp	r3, #1
   1d2f0:	d009      	beq.n	1d306 <nrfx_ipc_receive_event_enable+0x1e>
   1d2f2:	4908      	ldr	r1, [pc, #32]	; (1d314 <nrfx_ipc_receive_event_enable+0x2c>)
   1d2f4:	4808      	ldr	r0, [pc, #32]	; (1d318 <nrfx_ipc_receive_event_enable+0x30>)
   1d2f6:	236b      	movs	r3, #107	; 0x6b
   1d2f8:	4a08      	ldr	r2, [pc, #32]	; (1d31c <nrfx_ipc_receive_event_enable+0x34>)
   1d2fa:	f007 fb86 	bl	24a0a <assert_print>
   1d2fe:	216b      	movs	r1, #107	; 0x6b
   1d300:	4806      	ldr	r0, [pc, #24]	; (1d31c <nrfx_ipc_receive_event_enable+0x34>)
   1d302:	f007 fb7b 	bl	249fc <assert_post_action>
   1d306:	4a06      	ldr	r2, [pc, #24]	; (1d320 <nrfx_ipc_receive_event_enable+0x38>)
    nrf_ipc_int_enable(NRF_IPC, (1UL << event_index));
   1d308:	4083      	lsls	r3, r0
   1d30a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d30e:	bd08      	pop	{r3, pc}
   1d310:	20021338 	.word	0x20021338
   1d314:	0002fbcc 	.word	0x0002fbcc
   1d318:	0002b3a9 	.word	0x0002b3a9
   1d31c:	0002fb88 	.word	0x0002fb88
   1d320:	4002a000 	.word	0x4002a000

0001d324 <nrfx_ipc_receive_event_disable>:

void nrfx_ipc_receive_event_disable(uint8_t event_index)
{
   1d324:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d326:	4b09      	ldr	r3, [pc, #36]	; (1d34c <nrfx_ipc_receive_event_disable+0x28>)
   1d328:	791b      	ldrb	r3, [r3, #4]
   1d32a:	2b01      	cmp	r3, #1
   1d32c:	d009      	beq.n	1d342 <nrfx_ipc_receive_event_disable+0x1e>
   1d32e:	4908      	ldr	r1, [pc, #32]	; (1d350 <nrfx_ipc_receive_event_disable+0x2c>)
   1d330:	4808      	ldr	r0, [pc, #32]	; (1d354 <nrfx_ipc_receive_event_disable+0x30>)
   1d332:	2371      	movs	r3, #113	; 0x71
   1d334:	4a08      	ldr	r2, [pc, #32]	; (1d358 <nrfx_ipc_receive_event_disable+0x34>)
   1d336:	f007 fb68 	bl	24a0a <assert_print>
   1d33a:	2171      	movs	r1, #113	; 0x71
   1d33c:	4806      	ldr	r0, [pc, #24]	; (1d358 <nrfx_ipc_receive_event_disable+0x34>)
   1d33e:	f007 fb5d 	bl	249fc <assert_post_action>
    p_reg->INTENCLR = mask;
   1d342:	4a06      	ldr	r2, [pc, #24]	; (1d35c <nrfx_ipc_receive_event_disable+0x38>)
    nrf_ipc_int_disable(NRF_IPC, (1UL << event_index));
   1d344:	4083      	lsls	r3, r0
   1d346:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
   1d34a:	bd08      	pop	{r3, pc}
   1d34c:	20021338 	.word	0x20021338
   1d350:	0002fbcc 	.word	0x0002fbcc
   1d354:	0002b3a9 	.word	0x0002b3a9
   1d358:	0002fb88 	.word	0x0002fb88
   1d35c:	4002a000 	.word	0x4002a000

0001d360 <nrfx_ipc_irq_handler>:
    channel_bitmask |= nrf_ipc_send_config_get(NRF_IPC, send_index);
    nrf_ipc_send_config_set(NRF_IPC, send_index, channel_bitmask);
}

void nrfx_ipc_irq_handler(void)
{
   1d360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t bitmask = events_map;

    while (bitmask)
    {
        uint8_t event_idx = NRF_CTZ(bitmask);
        bitmask &= ~(1UL << event_idx);
   1d362:	2601      	movs	r6, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d364:	2700      	movs	r7, #0
    return p_reg->INTPEND;
   1d366:	4b12      	ldr	r3, [pc, #72]	; (1d3b0 <nrfx_ipc_irq_handler+0x50>)
        nrf_ipc_event_clear(NRF_IPC, nrf_ipc_receive_event_get(event_idx));
#if NRFX_CHECK(NRFX_CONFIG_API_VER_2_10)
        if (m_ipc_cb.handler)
   1d368:	4d12      	ldr	r5, [pc, #72]	; (1d3b4 <nrfx_ipc_irq_handler+0x54>)
   1d36a:	f8d3 430c 	ldr.w	r4, [r3, #780]	; 0x30c
    while (bitmask)
   1d36e:	b904      	cbnz	r4, 1d372 <nrfx_ipc_irq_handler+0x12>
    if (m_ipc_cb.handler)
    {
        m_ipc_cb.handler(events_map, m_ipc_cb.p_context);
#endif
    }
}
   1d370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t event_idx = NRF_CTZ(bitmask);
   1d372:	fa94 f0a4 	rbit	r0, r4
   1d376:	fab0 f080 	clz	r0, r0
        bitmask &= ~(1UL << event_idx);
   1d37a:	fa06 f300 	lsl.w	r3, r6, r0
    NRFX_ASSERT(index < IPC_CH_NUM);
   1d37e:	280f      	cmp	r0, #15
   1d380:	ea24 0403 	bic.w	r4, r4, r3
   1d384:	dd0b      	ble.n	1d39e <nrfx_ipc_irq_handler+0x3e>
   1d386:	490c      	ldr	r1, [pc, #48]	; (1d3b8 <nrfx_ipc_irq_handler+0x58>)
   1d388:	480c      	ldr	r0, [pc, #48]	; (1d3bc <nrfx_ipc_irq_handler+0x5c>)
   1d38a:	f240 13e7 	movw	r3, #487	; 0x1e7
   1d38e:	4a0c      	ldr	r2, [pc, #48]	; (1d3c0 <nrfx_ipc_irq_handler+0x60>)
   1d390:	f007 fb3b 	bl	24a0a <assert_print>
   1d394:	f240 11e7 	movw	r1, #487	; 0x1e7
   1d398:	4809      	ldr	r0, [pc, #36]	; (1d3c0 <nrfx_ipc_irq_handler+0x60>)
   1d39a:	f007 fb2f 	bl	249fc <assert_post_action>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d39e:	4b09      	ldr	r3, [pc, #36]	; (1d3c4 <nrfx_ipc_irq_handler+0x64>)
    return (nrf_ipc_event_t)(NRFX_OFFSETOF(NRF_IPC_Type, EVENTS_RECEIVE[index]));
   1d3a0:	0082      	lsls	r2, r0, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d3a2:	509f      	str	r7, [r3, r2]
        if (m_ipc_cb.handler)
   1d3a4:	682b      	ldr	r3, [r5, #0]
   1d3a6:	2b00      	cmp	r3, #0
   1d3a8:	d0e1      	beq.n	1d36e <nrfx_ipc_irq_handler+0xe>
            m_ipc_cb.handler(event_idx, m_ipc_cb.p_context);
   1d3aa:	68a9      	ldr	r1, [r5, #8]
   1d3ac:	4798      	blx	r3
   1d3ae:	e7de      	b.n	1d36e <nrfx_ipc_irq_handler+0xe>
   1d3b0:	4002a000 	.word	0x4002a000
   1d3b4:	20021338 	.word	0x20021338
   1d3b8:	0002c1c1 	.word	0x0002c1c1
   1d3bc:	0002b3a9 	.word	0x0002b3a9
   1d3c0:	0002c18f 	.word	0x0002c18f
   1d3c4:	4002a100 	.word	0x4002a100

0001d3c8 <nvmc_word_write>:
   1d3c8:	4a04      	ldr	r2, [pc, #16]	; (1d3dc <nvmc_word_write+0x14>)
   1d3ca:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    {}
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
   1d3ce:	07db      	lsls	r3, r3, #31
   1d3d0:	d5fb      	bpl.n	1d3ca <nvmc_word_write+0x2>
    {}
#endif

    *(volatile uint32_t *)addr = value;
   1d3d2:	6001      	str	r1, [r0, #0]
   1d3d4:	f3bf 8f5f 	dmb	sy
    __DMB();
}
   1d3d8:	4770      	bx	lr
   1d3da:	bf00      	nop
   1d3dc:	40039000 	.word	0x40039000

0001d3e0 <nrfx_nvmc_page_erase>:
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d3e0:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
   1d3e4:	b508      	push	{r3, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d3e6:	d30b      	bcc.n	1d400 <nrfx_nvmc_page_erase+0x20>
    NRFX_ASSERT(is_valid_address(addr, false));
   1d3e8:	4910      	ldr	r1, [pc, #64]	; (1d42c <nrfx_nvmc_page_erase+0x4c>)
   1d3ea:	4811      	ldr	r0, [pc, #68]	; (1d430 <nrfx_nvmc_page_erase+0x50>)
   1d3ec:	f44f 7383 	mov.w	r3, #262	; 0x106
   1d3f0:	4a10      	ldr	r2, [pc, #64]	; (1d434 <nrfx_nvmc_page_erase+0x54>)
   1d3f2:	f007 fb0a 	bl	24a0a <assert_print>
   1d3f6:	f44f 7183 	mov.w	r1, #262	; 0x106
   1d3fa:	480e      	ldr	r0, [pc, #56]	; (1d434 <nrfx_nvmc_page_erase+0x54>)
   1d3fc:	f007 fafe 	bl	249fc <assert_post_action>
    return !(addr % flash_page_size_get());
   1d400:	f3c0 030b 	ubfx	r3, r0, #0, #12

    if (!is_page_aligned_check(addr))
   1d404:	b97b      	cbnz	r3, 1d426 <nrfx_nvmc_page_erase+0x46>

#if defined(NVMC_CONFIGNS_WEN_Msk)
NRF_STATIC_INLINE void nrf_nvmc_nonsecure_mode_set(NRF_NVMC_Type *    p_reg,
                                                   nrf_nvmc_ns_mode_t mode)
{
    p_reg->CONFIGNS = (uint32_t)mode;
   1d406:	2202      	movs	r2, #2
   1d408:	4b0b      	ldr	r3, [pc, #44]	; (1d438 <nrfx_nvmc_page_erase+0x58>)
   1d40a:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
   1d40e:	f04f 32ff 	mov.w	r2, #4294967295
   1d412:	6002      	str	r2, [r0, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
   1d414:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        return NRFX_ERROR_INVALID_ADDR;
    }

    nvmc_erase_mode_set();
    nrf_nvmc_page_erase_start(NRF_NVMC, addr);
    while (!nrf_nvmc_ready_check(NRF_NVMC))
   1d418:	07d2      	lsls	r2, r2, #31
   1d41a:	d5fb      	bpl.n	1d414 <nrfx_nvmc_page_erase+0x34>
    p_reg->CONFIGNS = (uint32_t)mode;
   1d41c:	2200      	movs	r2, #0
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
   1d41e:	4807      	ldr	r0, [pc, #28]	; (1d43c <nrfx_nvmc_page_erase+0x5c>)
   1d420:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
}
   1d424:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_ADDR;
   1d426:	4806      	ldr	r0, [pc, #24]	; (1d440 <nrfx_nvmc_page_erase+0x60>)
   1d428:	e7fc      	b.n	1d424 <nrfx_nvmc_page_erase+0x44>
   1d42a:	bf00      	nop
   1d42c:	0002fc55 	.word	0x0002fc55
   1d430:	0002b3a9 	.word	0x0002b3a9
   1d434:	0002fbf9 	.word	0x0002fbf9
   1d438:	40039000 	.word	0x40039000
   1d43c:	0bad0000 	.word	0x0bad0000
   1d440:	0bad000a 	.word	0x0bad000a

0001d444 <nrfx_nvmc_word_write>:
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d444:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, (const uint8_t *)&value, 2));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
   1d448:	b538      	push	{r3, r4, r5, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d44a:	d30b      	bcc.n	1d464 <nrfx_nvmc_word_write+0x20>
    NRFX_ASSERT(is_valid_address(addr, true));
   1d44c:	4910      	ldr	r1, [pc, #64]	; (1d490 <nrfx_nvmc_word_write+0x4c>)
   1d44e:	f44f 73ca 	mov.w	r3, #404	; 0x194
   1d452:	4a10      	ldr	r2, [pc, #64]	; (1d494 <nrfx_nvmc_word_write+0x50>)
   1d454:	4810      	ldr	r0, [pc, #64]	; (1d498 <nrfx_nvmc_word_write+0x54>)
   1d456:	f007 fad8 	bl	24a0a <assert_print>
   1d45a:	f44f 71ca 	mov.w	r1, #404	; 0x194
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));
   1d45e:	480d      	ldr	r0, [pc, #52]	; (1d494 <nrfx_nvmc_word_write+0x50>)
   1d460:	f007 facc 	bl	249fc <assert_post_action>
   1d464:	f010 0403 	ands.w	r4, r0, #3
   1d468:	d009      	beq.n	1d47e <nrfx_nvmc_word_write+0x3a>
   1d46a:	490c      	ldr	r1, [pc, #48]	; (1d49c <nrfx_nvmc_word_write+0x58>)
   1d46c:	f240 1395 	movw	r3, #405	; 0x195
   1d470:	4a08      	ldr	r2, [pc, #32]	; (1d494 <nrfx_nvmc_word_write+0x50>)
   1d472:	4809      	ldr	r0, [pc, #36]	; (1d498 <nrfx_nvmc_word_write+0x54>)
   1d474:	f007 fac9 	bl	24a0a <assert_print>
   1d478:	f240 1195 	movw	r1, #405	; 0x195
   1d47c:	e7ef      	b.n	1d45e <nrfx_nvmc_word_write+0x1a>
   1d47e:	2301      	movs	r3, #1
   1d480:	4d07      	ldr	r5, [pc, #28]	; (1d4a0 <nrfx_nvmc_word_write+0x5c>)
   1d482:	f8c5 3584 	str.w	r3, [r5, #1412]	; 0x584

    nvmc_write_mode_set();

    nvmc_word_write(addr, value);
   1d486:	f7ff ff9f 	bl	1d3c8 <nvmc_word_write>
   1d48a:	f8c5 4584 	str.w	r4, [r5, #1412]	; 0x584

    nvmc_readonly_mode_set();
}
   1d48e:	bd38      	pop	{r3, r4, r5, pc}
   1d490:	0002fc6f 	.word	0x0002fc6f
   1d494:	0002fbf9 	.word	0x0002fbf9
   1d498:	0002b3a9 	.word	0x0002b3a9
   1d49c:	0002fc89 	.word	0x0002fc89
   1d4a0:	40039000 	.word	0x40039000

0001d4a4 <qspi_xfer>:

static nrfx_err_t qspi_xfer(void *            p_buffer,
                            size_t            length,
                            uint32_t          address,
                            nrfx_qspi_state_t desired_state)
{
   1d4a4:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1d4a6:	4d43      	ldr	r5, [pc, #268]	; (1d5b4 <qspi_xfer+0x110>)
   1d4a8:	f895 4030 	ldrb.w	r4, [r5, #48]	; 0x30
   1d4ac:	b94c      	cbnz	r4, 1d4c2 <qspi_xfer+0x1e>
   1d4ae:	4942      	ldr	r1, [pc, #264]	; (1d5b8 <qspi_xfer+0x114>)
   1d4b0:	2368      	movs	r3, #104	; 0x68
   1d4b2:	4a42      	ldr	r2, [pc, #264]	; (1d5bc <qspi_xfer+0x118>)
   1d4b4:	4842      	ldr	r0, [pc, #264]	; (1d5c0 <qspi_xfer+0x11c>)
   1d4b6:	f007 faa8 	bl	24a0a <assert_print>
   1d4ba:	2168      	movs	r1, #104	; 0x68
    NRFX_ASSERT(p_buffer != NULL);
   1d4bc:	483f      	ldr	r0, [pc, #252]	; (1d5bc <qspi_xfer+0x118>)
   1d4be:	f007 fa9d 	bl	249fc <assert_post_action>
   1d4c2:	b938      	cbnz	r0, 1d4d4 <qspi_xfer+0x30>
   1d4c4:	493f      	ldr	r1, [pc, #252]	; (1d5c4 <qspi_xfer+0x120>)
   1d4c6:	2369      	movs	r3, #105	; 0x69
   1d4c8:	4a3c      	ldr	r2, [pc, #240]	; (1d5bc <qspi_xfer+0x118>)
   1d4ca:	483d      	ldr	r0, [pc, #244]	; (1d5c0 <qspi_xfer+0x11c>)
   1d4cc:	f007 fa9d 	bl	24a0a <assert_print>
   1d4d0:	2169      	movs	r1, #105	; 0x69
   1d4d2:	e7f3      	b.n	1d4bc <qspi_xfer+0x18>
   1d4d4:	f000 4660 	and.w	r6, r0, #3758096384	; 0xe0000000

    if (!nrfx_is_in_ram(p_buffer) || !nrfx_is_word_aligned(p_buffer))
   1d4d8:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
   1d4dc:	d165      	bne.n	1d5aa <qspi_xfer+0x106>
   1d4de:	0786      	lsls	r6, r0, #30
   1d4e0:	d163      	bne.n	1d5aa <qspi_xfer+0x106>
    {
        return NRFX_ERROR_INVALID_ADDR;
    }

    if ((m_cb.state != NRFX_QSPI_STATE_IDLE) &&
   1d4e2:	2c01      	cmp	r4, #1
   1d4e4:	d001      	beq.n	1d4ea <qspi_xfer+0x46>
   1d4e6:	429c      	cmp	r4, r3
   1d4e8:	d161      	bne.n	1d5ae <qspi_xfer+0x10a>
    {
        return NRFX_ERROR_BUSY;
    }

    bool is_first_buffer = false;
    if (m_cb.handler)
   1d4ea:	682c      	ldr	r4, [r5, #0]
   1d4ec:	bb04      	cbnz	r4, 1d530 <qspi_xfer+0x8c>
            is_first_buffer = true;
        }
    }

    nrf_qspi_task_t task;
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d4ee:	2b02      	cmp	r3, #2
   1d4f0:	4b35      	ldr	r3, [pc, #212]	; (1d5c8 <qspi_xfer+0x124>)
NRF_STATIC_INLINE void nrf_qspi_write_buffer_set(NRF_QSPI_Type * p_reg,
                                                 void const    * p_buffer,
                                                 uint32_t        length,
                                                 uint32_t        dest_addr)
{
    p_reg->WRITE.DST = dest_addr;
   1d4f2:	bf0b      	itete	eq
   1d4f4:	f8c3 2510 	streq.w	r2, [r3, #1296]	; 0x510
NRF_STATIC_INLINE void nrf_qspi_read_buffer_set(NRF_QSPI_Type * p_reg,
                                                void          * p_buffer,
                                                uint32_t        length,
                                                uint32_t        src_addr)
{
    p_reg->READ.SRC = src_addr;
   1d4f8:	f8c3 2504 	strne.w	r2, [r3, #1284]	; 0x504
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d4fc:	f8c3 0514 	streq.w	r0, [r3, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d500:	f8c3 0508 	strne.w	r0, [r3, #1288]	; 0x508
    p_reg->WRITE.CNT = length;
   1d504:	bf0b      	itete	eq
   1d506:	f8c3 1518 	streq.w	r1, [r3, #1304]	; 0x518
    p_reg->READ.CNT = length;
   1d50a:	f8c3 150c 	strne.w	r1, [r3, #1292]	; 0x50c
    {
        nrf_qspi_write_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_WRITESTART;
   1d50e:	2208      	moveq	r2, #8
    }
    else
    {
        nrf_qspi_read_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_READSTART;
   1d510:	2204      	movne	r2, #4
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d512:	2100      	movs	r1, #0
   1d514:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d518:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
   1d51c:	2201      	movs	r2, #1
   1d51e:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
   1d522:	601a      	str	r2, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d524:	4a28      	ldr	r2, [pc, #160]	; (1d5c8 <qspi_xfer+0x124>)
   1d526:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100

    if (!m_cb.handler)
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_task_trigger(NRF_QSPI, task);
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1d52a:	2b00      	cmp	r3, #0
   1d52c:	d0fb      	beq.n	1d526 <qspi_xfer+0x82>
   1d52e:	e00d      	b.n	1d54c <qspi_xfer+0xa8>
        if (m_cb.p_buffer_primary)
   1d530:	68ae      	ldr	r6, [r5, #8]
   1d532:	4c25      	ldr	r4, [pc, #148]	; (1d5c8 <qspi_xfer+0x124>)
   1d534:	b166      	cbz	r6, 1d550 <qspi_xfer+0xac>
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d536:	2b02      	cmp	r3, #2
            m_cb.p_buffer_secondary = p_buffer;
   1d538:	60e8      	str	r0, [r5, #12]
            m_cb.size_secondary     = length;
   1d53a:	6169      	str	r1, [r5, #20]
            m_cb.addr_secondary     = address;
   1d53c:	61ea      	str	r2, [r5, #28]
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d53e:	d12d      	bne.n	1d59c <qspi_xfer+0xf8>
    p_reg->WRITE.DST = dest_addr;
   1d540:	f8c4 2510 	str.w	r2, [r4, #1296]	; 0x510
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d544:	f8c4 0514 	str.w	r0, [r4, #1300]	; 0x514
    p_reg->WRITE.CNT = length;
   1d548:	f8c4 1518 	str.w	r1, [r4, #1304]	; 0x518
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_int_enable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
        nrf_qspi_task_trigger(NRF_QSPI, task);
    }

    return NRFX_SUCCESS;
   1d54c:	481f      	ldr	r0, [pc, #124]	; (1d5cc <qspi_xfer+0x128>)
}
   1d54e:	bd70      	pop	{r4, r5, r6, pc}
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d550:	2b02      	cmp	r3, #2
            m_cb.state = desired_state;
   1d552:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
            m_cb.size_primary     = length;
   1d556:	6129      	str	r1, [r5, #16]
            m_cb.addr_primary     = address;
   1d558:	61aa      	str	r2, [r5, #24]
            m_cb.p_buffer_primary = p_buffer;
   1d55a:	60a8      	str	r0, [r5, #8]
    p_reg->WRITE.DST = dest_addr;
   1d55c:	bf0c      	ite	eq
   1d55e:	f8c4 2510 	streq.w	r2, [r4, #1296]	; 0x510
    p_reg->READ.SRC = src_addr;
   1d562:	f8c4 2504 	strne.w	r2, [r4, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d566:	f04f 0200 	mov.w	r2, #0
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d56a:	bf0b      	itete	eq
   1d56c:	f8c4 0514 	streq.w	r0, [r4, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d570:	f8c4 0508 	strne.w	r0, [r4, #1288]	; 0x508
    p_reg->WRITE.CNT = length;
   1d574:	f8c4 1518 	streq.w	r1, [r4, #1304]	; 0x518
    p_reg->READ.CNT = length;
   1d578:	f8c4 150c 	strne.w	r1, [r4, #1292]	; 0x50c
        task = NRF_QSPI_TASK_WRITESTART;
   1d57c:	bf08      	it	eq
   1d57e:	2308      	moveq	r3, #8
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d580:	4911      	ldr	r1, [pc, #68]	; (1d5c8 <qspi_xfer+0x124>)
        task = NRF_QSPI_TASK_READSTART;
   1d582:	bf18      	it	ne
   1d584:	2304      	movne	r3, #4
   1d586:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
    p_reg->INTENSET = mask;
   1d58a:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d58c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d590:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
    p_reg->INTENSET = mask;
   1d594:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d598:	601a      	str	r2, [r3, #0]
}
   1d59a:	e7d7      	b.n	1d54c <qspi_xfer+0xa8>
    p_reg->READ.SRC = src_addr;
   1d59c:	f8c4 2504 	str.w	r2, [r4, #1284]	; 0x504
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d5a0:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
    p_reg->READ.CNT = length;
   1d5a4:	f8c4 150c 	str.w	r1, [r4, #1292]	; 0x50c
    else if (is_first_buffer)
   1d5a8:	e7d0      	b.n	1d54c <qspi_xfer+0xa8>
        return NRFX_ERROR_INVALID_ADDR;
   1d5aa:	4809      	ldr	r0, [pc, #36]	; (1d5d0 <qspi_xfer+0x12c>)
   1d5ac:	e7cf      	b.n	1d54e <qspi_xfer+0xaa>
        return NRFX_ERROR_BUSY;
   1d5ae:	4809      	ldr	r0, [pc, #36]	; (1d5d4 <qspi_xfer+0x130>)
   1d5b0:	e7cd      	b.n	1d54e <qspi_xfer+0xaa>
   1d5b2:	bf00      	nop
   1d5b4:	20021344 	.word	0x20021344
   1d5b8:	0002fcee 	.word	0x0002fcee
   1d5bc:	0002fcb2 	.word	0x0002fcb2
   1d5c0:	0002b3a9 	.word	0x0002b3a9
   1d5c4:	0002fd1a 	.word	0x0002fd1a
   1d5c8:	4002b000 	.word	0x4002b000
   1d5cc:	0bad0000 	.word	0x0bad0000
   1d5d0:	0bad000a 	.word	0x0bad000a
   1d5d4:	0bad000b 	.word	0x0bad000b

0001d5d8 <qspi_ready_wait>:
        nrf_gpio_cfg_default(pins.io3_pin);
    }
}

static nrfx_err_t qspi_ready_wait(void)
{
   1d5d8:	b538      	push	{r3, r4, r5, lr}
   1d5da:	2464      	movs	r4, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d5dc:	4d06      	ldr	r5, [pc, #24]	; (1d5f8 <qspi_ready_wait+0x20>)
   1d5de:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
    bool result;
    NRFX_WAIT_FOR(nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY),
   1d5e2:	b933      	cbnz	r3, 1d5f2 <qspi_ready_wait+0x1a>
   1d5e4:	200a      	movs	r0, #10
   1d5e6:	f00a ff75 	bl	284d4 <nrfx_busy_wait>
   1d5ea:	3c01      	subs	r4, #1
   1d5ec:	d1f7      	bne.n	1d5de <qspi_ready_wait+0x6>
                                       QSPI_DEF_WAIT_ATTEMPTS,
                                       QSPI_DEF_WAIT_TIME_US,
                                       result);
    if (!result)
    {
        return NRFX_ERROR_TIMEOUT;
   1d5ee:	4803      	ldr	r0, [pc, #12]	; (1d5fc <qspi_ready_wait+0x24>)
    }

    return NRFX_SUCCESS;
}
   1d5f0:	bd38      	pop	{r3, r4, r5, pc}
    return NRFX_SUCCESS;
   1d5f2:	4803      	ldr	r0, [pc, #12]	; (1d600 <qspi_ready_wait+0x28>)
   1d5f4:	e7fc      	b.n	1d5f0 <qspi_ready_wait+0x18>
   1d5f6:	bf00      	nop
   1d5f8:	4002b000 	.word	0x4002b000
   1d5fc:	0bad0007 	.word	0x0bad0007
   1d600:	0bad0000 	.word	0x0bad0000

0001d604 <qspi_event_xfer_handle.constprop.0>:
}
#endif

static void qspi_event_xfer_handle(nrfx_qspi_evt_ext_xfer_t * p_xfer)
{
    p_xfer->p_buffer = (uint8_t *)m_cb.p_buffer_primary;
   1d604:	4b08      	ldr	r3, [pc, #32]	; (1d628 <qspi_event_xfer_handle.constprop.0+0x24>)
   1d606:	689a      	ldr	r2, [r3, #8]
   1d608:	625a      	str	r2, [r3, #36]	; 0x24
    p_xfer->size     = m_cb.size_primary;
   1d60a:	691a      	ldr	r2, [r3, #16]
   1d60c:	629a      	str	r2, [r3, #40]	; 0x28
    p_xfer->addr     = m_cb.addr_primary;
   1d60e:	699a      	ldr	r2, [r3, #24]
   1d610:	62da      	str	r2, [r3, #44]	; 0x2c
    if (m_cb.p_buffer_secondary)
   1d612:	68da      	ldr	r2, [r3, #12]
    {
        m_cb.p_buffer_primary = m_cb.p_buffer_secondary;
   1d614:	609a      	str	r2, [r3, #8]
    if (m_cb.p_buffer_secondary)
   1d616:	b132      	cbz	r2, 1d626 <qspi_event_xfer_handle.constprop.0+0x22>
        m_cb.size_primary     = m_cb.size_secondary;
   1d618:	695a      	ldr	r2, [r3, #20]
   1d61a:	611a      	str	r2, [r3, #16]
        m_cb.addr_primary     = m_cb.addr_secondary;
   1d61c:	69da      	ldr	r2, [r3, #28]
   1d61e:	619a      	str	r2, [r3, #24]

        m_cb.p_buffer_secondary = NULL;
   1d620:	2200      	movs	r2, #0
   1d622:	60da      	str	r2, [r3, #12]
   1d624:	4770      	bx	lr
    }
    else
    {
        m_cb.p_buffer_primary = NULL;
    }
}
   1d626:	4770      	bx	lr
   1d628:	20021344 	.word	0x20021344

0001d62c <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
   1d62c:	b508      	push	{r3, lr}
    switch (port)
   1d62e:	0943      	lsrs	r3, r0, #5
   1d630:	d00d      	beq.n	1d64e <nrf_gpio_cfg.constprop.0+0x22>
   1d632:	2b01      	cmp	r3, #1
   1d634:	d01e      	beq.n	1d674 <nrf_gpio_cfg.constprop.0+0x48>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d636:	4914      	ldr	r1, [pc, #80]	; (1d688 <nrf_gpio_cfg.constprop.0+0x5c>)
   1d638:	4814      	ldr	r0, [pc, #80]	; (1d68c <nrf_gpio_cfg.constprop.0+0x60>)
   1d63a:	f240 2347 	movw	r3, #583	; 0x247
   1d63e:	4a14      	ldr	r2, [pc, #80]	; (1d690 <nrf_gpio_cfg.constprop.0+0x64>)
   1d640:	f007 f9e3 	bl	24a0a <assert_print>
   1d644:	f240 2147 	movw	r1, #583	; 0x247
   1d648:	4811      	ldr	r0, [pc, #68]	; (1d690 <nrf_gpio_cfg.constprop.0+0x64>)
   1d64a:	f007 f9d7 	bl	249fc <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1d64e:	f04f 33ff 	mov.w	r3, #4294967295
   1d652:	40c3      	lsrs	r3, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d654:	07da      	lsls	r2, r3, #31
   1d656:	d5ee      	bpl.n	1d636 <nrf_gpio_cfg.constprop.0+0xa>
        case 0: return NRF_P0;
   1d658:	4a0e      	ldr	r2, [pc, #56]	; (1d694 <nrf_gpio_cfg.constprop.0+0x68>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   1d65a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
   1d65e:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   1d662:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
   1d666:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   1d66a:	f041 0102 	orr.w	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
   1d66e:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
}
   1d672:	bd08      	pop	{r3, pc}
    return (mask & (1UL << pin_number)) ? true : false;
   1d674:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
   1d678:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1d67c:	40c3      	lsrs	r3, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d67e:	07db      	lsls	r3, r3, #31
   1d680:	d5d9      	bpl.n	1d636 <nrf_gpio_cfg.constprop.0+0xa>
        case 1: return NRF_P1;
   1d682:	4a05      	ldr	r2, [pc, #20]	; (1d698 <nrf_gpio_cfg.constprop.0+0x6c>)
   1d684:	e7e9      	b.n	1d65a <nrf_gpio_cfg.constprop.0+0x2e>
   1d686:	bf00      	nop
   1d688:	0002f1f4 	.word	0x0002f1f4
   1d68c:	0002b3a9 	.word	0x0002b3a9
   1d690:	0002f1c1 	.word	0x0002f1c1
   1d694:	40842500 	.word	0x40842500
   1d698:	40842800 	.word	0x40842800

0001d69c <nrf_qspi_cinstrdata_get.constprop.0>:
        default:
            break;
    }
}

NRF_STATIC_INLINE void nrf_qspi_cinstrdata_get(NRF_QSPI_Type const * p_reg,
   1d69c:	b510      	push	{r4, lr}
                                               nrf_qspi_cinstr_len_t length,
                                               void *                p_rx_data)
{
    uint8_t *p_rx_data_8 = (uint8_t *) p_rx_data;

    uint32_t reg1 = p_reg->CINSTRDAT1;
   1d69e:	4b0e      	ldr	r3, [pc, #56]	; (1d6d8 <nrf_qspi_cinstrdata_get.constprop.0+0x3c>)
    uint32_t reg0 = p_reg->CINSTRDAT0;
    switch (length)
   1d6a0:	3802      	subs	r0, #2
    uint32_t reg1 = p_reg->CINSTRDAT1;
   1d6a2:	f8d3 263c 	ldr.w	r2, [r3, #1596]	; 0x63c
    uint32_t reg0 = p_reg->CINSTRDAT0;
   1d6a6:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
    switch (length)
   1d6aa:	2807      	cmp	r0, #7
   1d6ac:	d813      	bhi.n	1d6d6 <nrf_qspi_cinstrdata_get.constprop.0+0x3a>
   1d6ae:	e8df f000 	tbb	[pc, r0]
   1d6b2:	0f11      	.short	0x0f11
   1d6b4:	080a0b0d 	.word	0x080a0b0d
   1d6b8:	0406      	.short	0x0406
    {
        case NRF_QSPI_CINSTR_LEN_9B:
            p_rx_data_8[7] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE7_Pos);
   1d6ba:	0e10      	lsrs	r0, r2, #24
   1d6bc:	71c8      	strb	r0, [r1, #7]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_8B:
            p_rx_data_8[6] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE6_Pos);
   1d6be:	0c10      	lsrs	r0, r2, #16
   1d6c0:	7188      	strb	r0, [r1, #6]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_7B:
            p_rx_data_8[5] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE5_Pos);
   1d6c2:	0a10      	lsrs	r0, r2, #8
   1d6c4:	7148      	strb	r0, [r1, #5]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_6B:
            p_rx_data_8[4] = (uint8_t)(reg1);
   1d6c6:	710a      	strb	r2, [r1, #4]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_5B:
            p_rx_data_8[3] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE3_Pos);
   1d6c8:	0e1a      	lsrs	r2, r3, #24
   1d6ca:	70ca      	strb	r2, [r1, #3]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_4B:
            p_rx_data_8[2] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE2_Pos);
   1d6cc:	0c1a      	lsrs	r2, r3, #16
   1d6ce:	708a      	strb	r2, [r1, #2]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_3B:
            p_rx_data_8[1] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE1_Pos);
   1d6d0:	0a1a      	lsrs	r2, r3, #8
   1d6d2:	704a      	strb	r2, [r1, #1]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_2B:
            p_rx_data_8[0] = (uint8_t)(reg0);
   1d6d4:	700b      	strb	r3, [r1, #0]
            /* Send only opcode. Case to avoid compiler warnings. */
            break;
        default:
            break;
    }
}
   1d6d6:	bd10      	pop	{r4, pc}
   1d6d8:	4002b000 	.word	0x4002b000

0001d6dc <nrf_qspi_cinstrdata_set.constprop.0>:
    switch (length)
   1d6dc:	3802      	subs	r0, #2
   1d6de:	2807      	cmp	r0, #7
   1d6e0:	d81f      	bhi.n	1d722 <nrf_qspi_cinstrdata_set.constprop.0+0x46>
   1d6e2:	e8df f000 	tbb	[pc, r0]
   1d6e6:	2729      	.short	0x2729
   1d6e8:	21231125 	.word	0x21231125
   1d6ec:	041f      	.short	0x041f
            reg |= ((uint32_t)p_tx_data_8[7]) << QSPI_CINSTRDAT1_BYTE7_Pos;
   1d6ee:	79cb      	ldrb	r3, [r1, #7]
   1d6f0:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[6]) << QSPI_CINSTRDAT1_BYTE6_Pos;
   1d6f2:	798a      	ldrb	r2, [r1, #6]
   1d6f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[5]) << QSPI_CINSTRDAT1_BYTE5_Pos;
   1d6f8:	794a      	ldrb	r2, [r1, #5]
   1d6fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[4]);
   1d6fe:	790a      	ldrb	r2, [r1, #4]
   1d700:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT1 = reg;
   1d702:	4a0e      	ldr	r2, [pc, #56]	; (1d73c <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
   1d704:	f8c2 363c 	str.w	r3, [r2, #1596]	; 0x63c
            reg |= ((uint32_t)p_tx_data_8[3]) << QSPI_CINSTRDAT0_BYTE3_Pos;
   1d708:	78cb      	ldrb	r3, [r1, #3]
   1d70a:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[2]) << QSPI_CINSTRDAT0_BYTE2_Pos;
   1d70c:	788a      	ldrb	r2, [r1, #2]
   1d70e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[1]) << QSPI_CINSTRDAT0_BYTE1_Pos;
   1d712:	784a      	ldrb	r2, [r1, #1]
   1d714:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[0]);
   1d718:	780a      	ldrb	r2, [r1, #0]
   1d71a:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT0 = reg;
   1d71c:	4a07      	ldr	r2, [pc, #28]	; (1d73c <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
   1d71e:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
}
   1d722:	4770      	bx	lr
    switch (length)
   1d724:	2300      	movs	r3, #0
   1d726:	e7e4      	b.n	1d6f2 <nrf_qspi_cinstrdata_set.constprop.0+0x16>
   1d728:	2300      	movs	r3, #0
   1d72a:	e7e5      	b.n	1d6f8 <nrf_qspi_cinstrdata_set.constprop.0+0x1c>
   1d72c:	2300      	movs	r3, #0
   1d72e:	e7e6      	b.n	1d6fe <nrf_qspi_cinstrdata_set.constprop.0+0x22>
   1d730:	2300      	movs	r3, #0
   1d732:	e7eb      	b.n	1d70c <nrf_qspi_cinstrdata_set.constprop.0+0x30>
   1d734:	2300      	movs	r3, #0
   1d736:	e7ec      	b.n	1d712 <nrf_qspi_cinstrdata_set.constprop.0+0x36>
   1d738:	2300      	movs	r3, #0
   1d73a:	e7ed      	b.n	1d718 <nrf_qspi_cinstrdata_set.constprop.0+0x3c>
   1d73c:	4002b000 	.word	0x4002b000

0001d740 <nrfx_qspi_init>:
{
   1d740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d742:	460d      	mov	r5, r1
   1d744:	4616      	mov	r6, r2
    NRFX_ASSERT(p_config);
   1d746:	4604      	mov	r4, r0
   1d748:	b958      	cbnz	r0, 1d762 <nrfx_qspi_init+0x22>
   1d74a:	496e      	ldr	r1, [pc, #440]	; (1d904 <nrfx_qspi_init+0x1c4>)
   1d74c:	486e      	ldr	r0, [pc, #440]	; (1d908 <nrfx_qspi_init+0x1c8>)
   1d74e:	f44f 7388 	mov.w	r3, #272	; 0x110
   1d752:	4a6e      	ldr	r2, [pc, #440]	; (1d90c <nrfx_qspi_init+0x1cc>)
   1d754:	f007 f959 	bl	24a0a <assert_print>
   1d758:	f44f 7188 	mov.w	r1, #272	; 0x110
   1d75c:	486b      	ldr	r0, [pc, #428]	; (1d90c <nrfx_qspi_init+0x1cc>)
   1d75e:	f007 f94d 	bl	249fc <assert_post_action>
    if (m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED)
   1d762:	4f6b      	ldr	r7, [pc, #428]	; (1d910 <nrfx_qspi_init+0x1d0>)
   1d764:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
   1d768:	2b00      	cmp	r3, #0
   1d76a:	f040 80c6 	bne.w	1d8fa <nrfx_qspi_init+0x1ba>
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
   1d76e:	7cc2      	ldrb	r2, [r0, #19]
   1d770:	b112      	cbz	r2, 1d778 <nrfx_qspi_init+0x38>
   1d772:	7d03      	ldrb	r3, [r0, #20]
   1d774:	2b00      	cmp	r3, #0
   1d776:	d170      	bne.n	1d85a <nrfx_qspi_init+0x11a>
    if ((p_config->pins.sck_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1d778:	7920      	ldrb	r0, [r4, #4]
   1d77a:	28ff      	cmp	r0, #255	; 0xff
   1d77c:	f000 80bf 	beq.w	1d8fe <nrfx_qspi_init+0x1be>
   1d780:	7963      	ldrb	r3, [r4, #5]
   1d782:	2bff      	cmp	r3, #255	; 0xff
   1d784:	f000 80bb 	beq.w	1d8fe <nrfx_qspi_init+0x1be>
        (p_config->pins.csn_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1d788:	79a3      	ldrb	r3, [r4, #6]
   1d78a:	2bff      	cmp	r3, #255	; 0xff
   1d78c:	f000 80b7 	beq.w	1d8fe <nrfx_qspi_init+0x1be>
        (p_config->pins.io1_pin == NRF_QSPI_PIN_NOT_CONNECTED))
   1d790:	79e1      	ldrb	r1, [r4, #7]
        (p_config->pins.io0_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1d792:	29ff      	cmp	r1, #255	; 0xff
   1d794:	f000 80b3 	beq.w	1d8fe <nrfx_qspi_init+0x1be>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
   1d798:	6863      	ldr	r3, [r4, #4]
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
   1d79a:	f8df c178 	ldr.w	ip, [pc, #376]	; 1d914 <nrfx_qspi_init+0x1d4>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
   1d79e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
   1d7a2:	4563      	cmp	r3, ip
   1d7a4:	f040 80ab 	bne.w	1d8fe <nrfx_qspi_init+0x1be>
        (p_config->pins.io0_pin != QSPI_IO0_DEDICATED) ||
   1d7a8:	290e      	cmp	r1, #14
   1d7aa:	f040 80a8 	bne.w	1d8fe <nrfx_qspi_init+0x1be>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d7ae:	7a23      	ldrb	r3, [r4, #8]
        (p_config->pins.io1_pin != QSPI_IO1_DEDICATED) ||
   1d7b0:	2bff      	cmp	r3, #255	; 0xff
   1d7b2:	d002      	beq.n	1d7ba <nrfx_qspi_init+0x7a>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d7b4:	2b0f      	cmp	r3, #15
   1d7b6:	f040 80a2 	bne.w	1d8fe <nrfx_qspi_init+0x1be>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d7ba:	7a63      	ldrb	r3, [r4, #9]
         p_config->pins.io2_pin != QSPI_IO2_DEDICATED) ||
   1d7bc:	2bff      	cmp	r3, #255	; 0xff
   1d7be:	d002      	beq.n	1d7c6 <nrfx_qspi_init+0x86>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d7c0:	2b10      	cmp	r3, #16
   1d7c2:	f040 809c 	bne.w	1d8fe <nrfx_qspi_init+0x1be>
    if (!p_config->skip_gpio_cfg)
   1d7c6:	b9d2      	cbnz	r2, 1d7fe <nrfx_qspi_init+0xbe>
        QSPI_PIN_INIT(p_config->pins.sck_pin);
   1d7c8:	2103      	movs	r1, #3
   1d7ca:	f7ff ff2f 	bl	1d62c <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.csn_pin);
   1d7ce:	2103      	movs	r1, #3
   1d7d0:	7960      	ldrb	r0, [r4, #5]
   1d7d2:	f7ff ff2b 	bl	1d62c <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io0_pin);
   1d7d6:	2103      	movs	r1, #3
   1d7d8:	79a0      	ldrb	r0, [r4, #6]
   1d7da:	f7ff ff27 	bl	1d62c <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io1_pin);
   1d7de:	79e0      	ldrb	r0, [r4, #7]
   1d7e0:	2103      	movs	r1, #3
   1d7e2:	f7ff ff23 	bl	1d62c <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1d7e6:	7a20      	ldrb	r0, [r4, #8]
   1d7e8:	28ff      	cmp	r0, #255	; 0xff
   1d7ea:	d002      	beq.n	1d7f2 <nrfx_qspi_init+0xb2>
            QSPI_PIN_INIT(p_config->pins.io2_pin);
   1d7ec:	2103      	movs	r1, #3
   1d7ee:	f7ff ff1d 	bl	1d62c <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1d7f2:	7a60      	ldrb	r0, [r4, #9]
   1d7f4:	28ff      	cmp	r0, #255	; 0xff
   1d7f6:	d002      	beq.n	1d7fe <nrfx_qspi_init+0xbe>
            QSPI_PIN_INIT(p_config->pins.io3_pin);
   1d7f8:	2103      	movs	r1, #3
   1d7fa:	f7ff ff17 	bl	1d62c <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
   1d7fe:	7d23      	ldrb	r3, [r4, #20]
   1d800:	bb5b      	cbnz	r3, 1d85a <nrfx_qspi_init+0x11a>
    p_reg->PSEL.SCK = NRF_QSPI_PIN_VAL(p_pins->sck_pin);
   1d802:	7923      	ldrb	r3, [r4, #4]
   1d804:	2bff      	cmp	r3, #255	; 0xff
   1d806:	bf14      	ite	ne
   1d808:	461a      	movne	r2, r3
   1d80a:	f04f 32ff 	moveq.w	r2, #4294967295
   1d80e:	4b42      	ldr	r3, [pc, #264]	; (1d918 <nrfx_qspi_init+0x1d8>)
   1d810:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    p_reg->PSEL.CSN = NRF_QSPI_PIN_VAL(p_pins->csn_pin);
   1d814:	7962      	ldrb	r2, [r4, #5]
   1d816:	2aff      	cmp	r2, #255	; 0xff
   1d818:	bf08      	it	eq
   1d81a:	f04f 32ff 	moveq.w	r2, #4294967295
   1d81e:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
    p_reg->PSEL.IO0 = NRF_QSPI_PIN_VAL(p_pins->io0_pin);
   1d822:	79a2      	ldrb	r2, [r4, #6]
   1d824:	2aff      	cmp	r2, #255	; 0xff
   1d826:	bf08      	it	eq
   1d828:	f04f 32ff 	moveq.w	r2, #4294967295
   1d82c:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
    p_reg->PSEL.IO1 = NRF_QSPI_PIN_VAL(p_pins->io1_pin);
   1d830:	79e2      	ldrb	r2, [r4, #7]
   1d832:	2aff      	cmp	r2, #255	; 0xff
   1d834:	bf08      	it	eq
   1d836:	f04f 32ff 	moveq.w	r2, #4294967295
   1d83a:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->PSEL.IO2 = NRF_QSPI_PIN_VAL(p_pins->io2_pin);
   1d83e:	7a22      	ldrb	r2, [r4, #8]
   1d840:	2aff      	cmp	r2, #255	; 0xff
   1d842:	bf08      	it	eq
   1d844:	f04f 32ff 	moveq.w	r2, #4294967295
   1d848:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->PSEL.IO3 = NRF_QSPI_PIN_VAL(p_pins->io3_pin);
   1d84c:	7a62      	ldrb	r2, [r4, #9]
   1d84e:	2aff      	cmp	r2, #255	; 0xff
   1d850:	bf08      	it	eq
   1d852:	f04f 32ff 	moveq.w	r2, #4294967295
   1d856:	f8c3 253c 	str.w	r2, [r3, #1340]	; 0x53c
    nrf_qspi_xip_offset_set(NRF_QSPI, p_config->xip_offset);
   1d85a:	6823      	ldr	r3, [r4, #0]
    p_reg->XIPOFFSET = xip_offset;
   1d85c:	4a2e      	ldr	r2, [pc, #184]	; (1d918 <nrfx_qspi_init+0x1d8>)
   1d85e:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
   1d862:	7b23      	ldrb	r3, [r4, #12]
    config |= ((uint32_t)p_config->writeoc)    << QSPI_IFCONFIG0_WRITEOC_Pos;
   1d864:	7ae0      	ldrb	r0, [r4, #11]
    uint32_t config = p_config->readoc;
   1d866:	7aa1      	ldrb	r1, [r4, #10]
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
   1d868:	019b      	lsls	r3, r3, #6
   1d86a:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
   1d86e:	430b      	orrs	r3, r1
    config |= (p_config->dpmconfig ? 1U : 0U ) << QSPI_IFCONFIG0_DPMENABLE_Pos;
   1d870:	7b61      	ldrb	r1, [r4, #13]
   1d872:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
    p_reg->IFCONFIG0 = config;
   1d876:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    if (p_config->phy_if.sck_freq == NRF_QSPI_FREQ_DIV1)
   1d87a:	7c61      	ldrb	r1, [r4, #17]
    return p_reg->IFCONFIG0;
   1d87c:	f8d2 3544 	ldr.w	r3, [r2, #1348]	; 0x544
   1d880:	bbb1      	cbnz	r1, 1d8f0 <nrfx_qspi_init+0x1b0>
        regval |= ((1 << 16) | (1 << 17));
   1d882:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    p_reg->IFCONFIG0 = regval;
   1d886:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
}
#endif

NRF_STATIC_INLINE void nrf_qspi_iftiming_set(NRF_QSPI_Type * p_reg, uint8_t rxdelay)
{
    p_reg->IFTIMING = ((uint32_t)rxdelay << QSPI_IFTIMING_RXDELAY_Pos) & QSPI_IFTIMING_RXDELAY_Msk;
   1d88a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   1d88e:	f8c2 3640 	str.w	r3, [r2, #1600]	; 0x640
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
   1d892:	f8d2 1600 	ldr.w	r1, [r2, #1536]	; 0x600
    config |= p_config->sck_delay;
   1d896:	7ba3      	ldrb	r3, [r4, #14]
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
   1d898:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   1d89c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    config |= p_config->sck_delay;
   1d8a0:	430b      	orrs	r3, r1
    config |= (p_config->dpmen ? 1U : 0U)      << QSPI_IFCONFIG1_DPMEN_Pos;
   1d8a2:	7be1      	ldrb	r1, [r4, #15]
   1d8a4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    config |= ((uint32_t)(p_config->spi_mode)) << QSPI_IFCONFIG1_SPIMODE_Pos;
   1d8a8:	7c21      	ldrb	r1, [r4, #16]
   1d8aa:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
    config |= ((uint32_t)(p_config->sck_freq)) << QSPI_IFCONFIG1_SCKFREQ_Pos;
   1d8ae:	7c61      	ldrb	r1, [r4, #17]
   1d8b0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
    p_reg->IFCONFIG1 = config;
   1d8b4:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
   1d8b8:	7ce3      	ldrb	r3, [r4, #19]
    m_cb.p_context = p_context;
   1d8ba:	e9c7 5600 	strd	r5, r6, [r7]
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
   1d8be:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    p_reg->INTENCLR = mask;
   1d8c2:	2301      	movs	r3, #1
   1d8c4:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    if (handler)
   1d8c8:	b115      	cbz	r5, 1d8d0 <nrfx_qspi_init+0x190>
        NRFX_IRQ_ENABLE(QSPI_IRQn);
   1d8ca:	202b      	movs	r0, #43	; 0x2b
   1d8cc:	f7f2 fab0 	bl	fe30 <arch_irq_enable>
    m_cb.p_buffer_primary = NULL;
   1d8d0:	2100      	movs	r1, #0
    m_cb.state = NRFX_QSPI_STATE_IDLE;
   1d8d2:	2201      	movs	r2, #1
    m_cb.p_buffer_secondary = NULL;
   1d8d4:	e9c7 1102 	strd	r1, r1, [r7, #8]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Enabled << QSPI_ENABLE_ENABLE_Pos);
   1d8d8:	4b0f      	ldr	r3, [pc, #60]	; (1d918 <nrfx_qspi_init+0x1d8>)
    m_cb.state = NRFX_QSPI_STATE_IDLE;
   1d8da:	f887 2030 	strb.w	r2, [r7, #48]	; 0x30
   1d8de:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d8e2:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d8e6:	601a      	str	r2, [r3, #0]
}
   1d8e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    return qspi_ready_wait();
   1d8ec:	f7ff be74 	b.w	1d5d8 <qspi_ready_wait>
        regval &= ~(1 << 17);
   1d8f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
        regval |=  (1 << 16);
   1d8f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   1d8f8:	e7c5      	b.n	1d886 <nrfx_qspi_init+0x146>
        return NRFX_ERROR_INVALID_STATE;
   1d8fa:	4808      	ldr	r0, [pc, #32]	; (1d91c <nrfx_qspi_init+0x1dc>)
}
   1d8fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1d8fe:	4808      	ldr	r0, [pc, #32]	; (1d920 <nrfx_qspi_init+0x1e0>)
   1d900:	e7fc      	b.n	1d8fc <nrfx_qspi_init+0x1bc>
   1d902:	bf00      	nop
   1d904:	0002fbc3 	.word	0x0002fbc3
   1d908:	0002b3a9 	.word	0x0002b3a9
   1d90c:	0002fcb2 	.word	0x0002fcb2
   1d910:	20021344 	.word	0x20021344
   1d914:	000d1211 	.word	0x000d1211
   1d918:	4002b000 	.word	0x4002b000
   1d91c:	0bad0005 	.word	0x0bad0005
   1d920:	0bad0004 	.word	0x0bad0004

0001d924 <nrfx_qspi_cinstr_xfer>:
{
   1d924:	b570      	push	{r4, r5, r6, lr}
   1d926:	4614      	mov	r4, r2
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1d928:	4a26      	ldr	r2, [pc, #152]	; (1d9c4 <nrfx_qspi_cinstr_xfer+0xa0>)
{
   1d92a:	4605      	mov	r5, r0
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1d92c:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
   1d930:	b95a      	cbnz	r2, 1d94a <nrfx_qspi_cinstr_xfer+0x26>
   1d932:	4925      	ldr	r1, [pc, #148]	; (1d9c8 <nrfx_qspi_cinstr_xfer+0xa4>)
   1d934:	f44f 73a7 	mov.w	r3, #334	; 0x14e
   1d938:	4a24      	ldr	r2, [pc, #144]	; (1d9cc <nrfx_qspi_cinstr_xfer+0xa8>)
   1d93a:	4825      	ldr	r0, [pc, #148]	; (1d9d0 <nrfx_qspi_cinstr_xfer+0xac>)
   1d93c:	f007 f865 	bl	24a0a <assert_print>
   1d940:	f44f 71a7 	mov.w	r1, #334	; 0x14e
        NRFX_ASSERT(p_config->wipwait);
   1d944:	4821      	ldr	r0, [pc, #132]	; (1d9cc <nrfx_qspi_cinstr_xfer+0xa8>)
   1d946:	f007 f859 	bl	249fc <assert_post_action>
    if (m_cb.state != NRFX_QSPI_STATE_IDLE)
   1d94a:	2a01      	cmp	r2, #1
   1d94c:	d137      	bne.n	1d9be <nrfx_qspi_cinstr_xfer+0x9a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d94e:	2200      	movs	r2, #0
   1d950:	4e20      	ldr	r6, [pc, #128]	; (1d9d4 <nrfx_qspi_cinstr_xfer+0xb0>)
   1d952:	f8c6 2100 	str.w	r2, [r6, #256]	; 0x100
    if (p_tx_buffer)
   1d956:	b111      	cbz	r1, 1d95e <nrfx_qspi_cinstr_xfer+0x3a>
        nrf_qspi_cinstrdata_set(NRF_QSPI, p_config->length, p_tx_buffer);
   1d958:	7840      	ldrb	r0, [r0, #1]
   1d95a:	f7ff febf 	bl	1d6dc <nrf_qspi_cinstrdata_set.constprop.0>
    p_reg->INTENCLR = mask;
   1d95e:	2301      	movs	r3, #1
   1d960:	f8c6 3308 	str.w	r3, [r6, #776]	; 0x308
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1d964:	78ab      	ldrb	r3, [r5, #2]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1d966:	786a      	ldrb	r2, [r5, #1]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1d968:	031b      	lsls	r3, r3, #12
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1d96a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
   1d96e:	782a      	ldrb	r2, [r5, #0]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1d970:	4313      	orrs	r3, r2
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
   1d972:	78ea      	ldrb	r2, [r5, #3]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1d974:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
   1d978:	792a      	ldrb	r2, [r5, #4]
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
   1d97a:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
                         ((uint32_t)p_config->wren      << QSPI_CINSTRCONF_WREN_Pos));
   1d97e:	796a      	ldrb	r2, [r5, #5]
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
   1d980:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
   1d984:	f8c6 3634 	str.w	r3, [r6, #1588]	; 0x634
    if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
   1d988:	f7ff fe26 	bl	1d5d8 <qspi_ready_wait>
   1d98c:	4b12      	ldr	r3, [pc, #72]	; (1d9d8 <nrfx_qspi_cinstr_xfer+0xb4>)
   1d98e:	4298      	cmp	r0, r3
   1d990:	d10b      	bne.n	1d9aa <nrfx_qspi_cinstr_xfer+0x86>
        NRFX_ASSERT(p_config->wipwait);
   1d992:	792b      	ldrb	r3, [r5, #4]
   1d994:	b993      	cbnz	r3, 1d9bc <nrfx_qspi_cinstr_xfer+0x98>
   1d996:	4911      	ldr	r1, [pc, #68]	; (1d9dc <nrfx_qspi_cinstr_xfer+0xb8>)
   1d998:	f240 136b 	movw	r3, #363	; 0x16b
   1d99c:	4a0b      	ldr	r2, [pc, #44]	; (1d9cc <nrfx_qspi_cinstr_xfer+0xa8>)
   1d99e:	480c      	ldr	r0, [pc, #48]	; (1d9d0 <nrfx_qspi_cinstr_xfer+0xac>)
   1d9a0:	f007 f833 	bl	24a0a <assert_print>
   1d9a4:	f240 116b 	movw	r1, #363	; 0x16b
   1d9a8:	e7cc      	b.n	1d944 <nrfx_qspi_cinstr_xfer+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d9aa:	2300      	movs	r3, #0
   1d9ac:	f8c6 3100 	str.w	r3, [r6, #256]	; 0x100
    if (p_rx_buffer)
   1d9b0:	b11c      	cbz	r4, 1d9ba <nrfx_qspi_cinstr_xfer+0x96>
        nrf_qspi_cinstrdata_get(NRF_QSPI, p_config->length, p_rx_buffer);
   1d9b2:	4621      	mov	r1, r4
   1d9b4:	7868      	ldrb	r0, [r5, #1]
   1d9b6:	f7ff fe71 	bl	1d69c <nrf_qspi_cinstrdata_get.constprop.0>
    return NRFX_SUCCESS;
   1d9ba:	4809      	ldr	r0, [pc, #36]	; (1d9e0 <nrfx_qspi_cinstr_xfer+0xbc>)
}
   1d9bc:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_BUSY;
   1d9be:	4809      	ldr	r0, [pc, #36]	; (1d9e4 <nrfx_qspi_cinstr_xfer+0xc0>)
   1d9c0:	e7fc      	b.n	1d9bc <nrfx_qspi_cinstr_xfer+0x98>
   1d9c2:	bf00      	nop
   1d9c4:	20021344 	.word	0x20021344
   1d9c8:	0002fcee 	.word	0x0002fcee
   1d9cc:	0002fcb2 	.word	0x0002fcb2
   1d9d0:	0002b3a9 	.word	0x0002b3a9
   1d9d4:	4002b000 	.word	0x4002b000
   1d9d8:	0bad0007 	.word	0x0bad0007
   1d9dc:	0002fd32 	.word	0x0002fd32
   1d9e0:	0bad0000 	.word	0x0bad0000
   1d9e4:	0bad000b 	.word	0x0bad000b

0001d9e8 <nrfx_qspi_mem_busy_check>:
{
   1d9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t status_value = 0;
   1d9ea:	2300      	movs	r3, #0
    nrf_qspi_cinstr_conf_t const config = {
   1d9ec:	4a0c      	ldr	r2, [pc, #48]	; (1da20 <nrfx_qspi_mem_busy_check+0x38>)
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1d9ee:	a802      	add	r0, sp, #8
    nrf_qspi_cinstr_conf_t const config = {
   1d9f0:	9202      	str	r2, [sp, #8]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1d9f2:	f10d 0207 	add.w	r2, sp, #7
   1d9f6:	4611      	mov	r1, r2
    uint8_t status_value = 0;
   1d9f8:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_qspi_cinstr_conf_t const config = {
   1d9fc:	f8ad 300c 	strh.w	r3, [sp, #12]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1da00:	f7ff ff90 	bl	1d924 <nrfx_qspi_cinstr_xfer>
    if (ret_code != NRFX_SUCCESS)
   1da04:	4b07      	ldr	r3, [pc, #28]	; (1da24 <nrfx_qspi_mem_busy_check+0x3c>)
   1da06:	4298      	cmp	r0, r3
   1da08:	d106      	bne.n	1da18 <nrfx_qspi_mem_busy_check+0x30>
    if ((status_value & QSPI_MEM_STATUSREG_WIP_Pos) != 0x00)
   1da0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
        return NRFX_ERROR_BUSY;
   1da0e:	f013 0f01 	tst.w	r3, #1
   1da12:	4b05      	ldr	r3, [pc, #20]	; (1da28 <nrfx_qspi_mem_busy_check+0x40>)
   1da14:	bf18      	it	ne
   1da16:	4618      	movne	r0, r3
}
   1da18:	b005      	add	sp, #20
   1da1a:	f85d fb04 	ldr.w	pc, [sp], #4
   1da1e:	bf00      	nop
   1da20:	01000205 	.word	0x01000205
   1da24:	0bad0000 	.word	0x0bad0000
   1da28:	0bad000b 	.word	0x0bad000b

0001da2c <nrfx_qspi_uninit>:
{
   1da2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1da30:	4e29      	ldr	r6, [pc, #164]	; (1dad8 <nrfx_qspi_uninit+0xac>)
   1da32:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
   1da36:	b95b      	cbnz	r3, 1da50 <nrfx_qspi_uninit+0x24>
   1da38:	4928      	ldr	r1, [pc, #160]	; (1dadc <nrfx_qspi_uninit+0xb0>)
   1da3a:	4829      	ldr	r0, [pc, #164]	; (1dae0 <nrfx_qspi_uninit+0xb4>)
   1da3c:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
   1da40:	4a28      	ldr	r2, [pc, #160]	; (1dae4 <nrfx_qspi_uninit+0xb8>)
   1da42:	f006 ffe2 	bl	24a0a <assert_print>
   1da46:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
   1da4a:	4826      	ldr	r0, [pc, #152]	; (1dae4 <nrfx_qspi_uninit+0xb8>)
   1da4c:	f006 ffd6 	bl	249fc <assert_post_action>
    NRFX_IRQ_DISABLE(QSPI_IRQn);
   1da50:	202b      	movs	r0, #43	; 0x2b
   1da52:	f7f2 f9fb 	bl	fe4c <arch_irq_disable>
    return (bool)((p_reg->CINSTRCONF & (QSPI_CINSTRCONF_LFEN_Msk | QSPI_CINSTRCONF_LFSTOP_Msk))
   1da56:	4b24      	ldr	r3, [pc, #144]	; (1dae8 <nrfx_qspi_uninit+0xbc>)
   1da58:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
   1da5c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
    if (nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI))
   1da60:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    p_reg->CINSTRCONF = mask;
   1da64:	bf04      	itt	eq
   1da66:	4a21      	ldreq	r2, [pc, #132]	; (1daec <nrfx_qspi_uninit+0xc0>)
   1da68:	f8c3 2634 	streq.w	r2, [r3, #1588]	; 0x634
    p_reg->INTENCLR = mask;
   1da6c:	2201      	movs	r2, #1
   1da6e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1da72:	611a      	str	r2, [r3, #16]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Disabled << QSPI_ENABLE_ENABLE_Pos);
   1da74:	2200      	movs	r2, #0
   1da76:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1da7a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    if (!m_cb.skip_gpio_cfg)
   1da7e:	f896 2031 	ldrb.w	r2, [r6, #49]	; 0x31
   1da82:	bb22      	cbnz	r2, 1dace <nrfx_qspi_uninit+0xa2>
    p_pins->sck_pin = (uint8_t)p_reg->PSEL.SCK;
   1da84:	f8d3 0524 	ldr.w	r0, [r3, #1316]	; 0x524
    p_pins->csn_pin = (uint8_t)p_reg->PSEL.CSN;
   1da88:	f8d3 9528 	ldr.w	r9, [r3, #1320]	; 0x528
    nrf_gpio_cfg_default(pins.sck_pin);
   1da8c:	b2c0      	uxtb	r0, r0
    p_pins->io0_pin = (uint8_t)p_reg->PSEL.IO0;
   1da8e:	f8d3 8530 	ldr.w	r8, [r3, #1328]	; 0x530
    p_pins->io1_pin = (uint8_t)p_reg->PSEL.IO1;
   1da92:	f8d3 7534 	ldr.w	r7, [r3, #1332]	; 0x534
    p_pins->io2_pin = (uint8_t)p_reg->PSEL.IO2;
   1da96:	f8d3 5538 	ldr.w	r5, [r3, #1336]	; 0x538
    p_pins->io3_pin = (uint8_t)p_reg->PSEL.IO3;
   1da9a:	f8d3 453c 	ldr.w	r4, [r3, #1340]	; 0x53c
   1da9e:	f00a fd9c 	bl	285da <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.csn_pin);
   1daa2:	fa5f f089 	uxtb.w	r0, r9
   1daa6:	f00a fd98 	bl	285da <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io0_pin);
   1daaa:	fa5f f088 	uxtb.w	r0, r8
   1daae:	f00a fd94 	bl	285da <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io1_pin);
   1dab2:	b2f8      	uxtb	r0, r7
   1dab4:	f00a fd91 	bl	285da <nrf_gpio_cfg_default>
    if (pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dab8:	b2e8      	uxtb	r0, r5
   1daba:	28ff      	cmp	r0, #255	; 0xff
   1dabc:	b2e4      	uxtb	r4, r4
   1dabe:	d001      	beq.n	1dac4 <nrfx_qspi_uninit+0x98>
        nrf_gpio_cfg_default(pins.io2_pin);
   1dac0:	f00a fd8b 	bl	285da <nrf_gpio_cfg_default>
    if (pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dac4:	2cff      	cmp	r4, #255	; 0xff
   1dac6:	d002      	beq.n	1dace <nrfx_qspi_uninit+0xa2>
        nrf_gpio_cfg_default(pins.io3_pin);
   1dac8:	4620      	mov	r0, r4
   1daca:	f00a fd86 	bl	285da <nrf_gpio_cfg_default>
    m_cb.state = NRFX_QSPI_STATE_UNINITIALIZED;
   1dace:	2300      	movs	r3, #0
   1dad0:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
}
   1dad4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1dad8:	20021344 	.word	0x20021344
   1dadc:	0002fcee 	.word	0x0002fcee
   1dae0:	0002b3a9 	.word	0x0002b3a9
   1dae4:	0002fcb2 	.word	0x0002fcb2
   1dae8:	4002b000 	.word	0x4002b000
   1daec:	00030100 	.word	0x00030100

0001daf0 <nrfx_qspi_erase>:
{
   1daf0:	b510      	push	{r4, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1daf2:	4a1a      	ldr	r2, [pc, #104]	; (1db5c <nrfx_qspi_erase+0x6c>)
   1daf4:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
   1daf8:	b95b      	cbnz	r3, 1db12 <nrfx_qspi_erase+0x22>
   1dafa:	4919      	ldr	r1, [pc, #100]	; (1db60 <nrfx_qspi_erase+0x70>)
   1dafc:	4819      	ldr	r0, [pc, #100]	; (1db64 <nrfx_qspi_erase+0x74>)
   1dafe:	f44f 730a 	mov.w	r3, #552	; 0x228
   1db02:	4a19      	ldr	r2, [pc, #100]	; (1db68 <nrfx_qspi_erase+0x78>)
   1db04:	f006 ff81 	bl	24a0a <assert_print>
   1db08:	f44f 710a 	mov.w	r1, #552	; 0x228
   1db0c:	4816      	ldr	r0, [pc, #88]	; (1db68 <nrfx_qspi_erase+0x78>)
   1db0e:	f006 ff75 	bl	249fc <assert_post_action>
    if (!nrfx_is_word_aligned((void const *)start_address))
   1db12:	078c      	lsls	r4, r1, #30
   1db14:	d11e      	bne.n	1db54 <nrfx_qspi_erase+0x64>
    if (m_cb.handler && m_cb.state != NRFX_QSPI_STATE_IDLE)
   1db16:	6814      	ldr	r4, [r2, #0]
   1db18:	b10c      	cbz	r4, 1db1e <nrfx_qspi_erase+0x2e>
   1db1a:	2b01      	cmp	r3, #1
   1db1c:	d11c      	bne.n	1db58 <nrfx_qspi_erase+0x68>
    m_cb.state = NRFX_QSPI_STATE_ERASE;
   1db1e:	2304      	movs	r3, #4
   1db20:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    p_reg->ERASE.PTR = erase_addr;
   1db24:	4b11      	ldr	r3, [pc, #68]	; (1db6c <nrfx_qspi_erase+0x7c>)
   1db26:	f8c3 151c 	str.w	r1, [r3, #1308]	; 0x51c
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1db2a:	2100      	movs	r1, #0
    p_reg->ERASE.LEN = len;
   1db2c:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1db30:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1db34:	2101      	movs	r1, #1
   1db36:	60d9      	str	r1, [r3, #12]
    if (!m_cb.handler)
   1db38:	6810      	ldr	r0, [r2, #0]
   1db3a:	b940      	cbnz	r0, 1db4e <nrfx_qspi_erase+0x5e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1db3c:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1db40:	2900      	cmp	r1, #0
   1db42:	d0fb      	beq.n	1db3c <nrfx_qspi_erase+0x4c>
        m_cb.state = NRFX_QSPI_STATE_IDLE;
   1db44:	2301      	movs	r3, #1
   1db46:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
        return NRFX_ERROR_BUSY;
   1db4a:	4809      	ldr	r0, [pc, #36]	; (1db70 <nrfx_qspi_erase+0x80>)
}
   1db4c:	bd10      	pop	{r4, pc}
    p_reg->INTENSET = mask;
   1db4e:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
}
   1db52:	e7fa      	b.n	1db4a <nrfx_qspi_erase+0x5a>
        return NRFX_ERROR_INVALID_ADDR;
   1db54:	4807      	ldr	r0, [pc, #28]	; (1db74 <nrfx_qspi_erase+0x84>)
   1db56:	e7f9      	b.n	1db4c <nrfx_qspi_erase+0x5c>
        return NRFX_ERROR_BUSY;
   1db58:	4807      	ldr	r0, [pc, #28]	; (1db78 <nrfx_qspi_erase+0x88>)
   1db5a:	e7f7      	b.n	1db4c <nrfx_qspi_erase+0x5c>
   1db5c:	20021344 	.word	0x20021344
   1db60:	0002fcee 	.word	0x0002fcee
   1db64:	0002b3a9 	.word	0x0002b3a9
   1db68:	0002fcb2 	.word	0x0002fcb2
   1db6c:	4002b000 	.word	0x4002b000
   1db70:	0bad0000 	.word	0x0bad0000
   1db74:	0bad000a 	.word	0x0bad000a
   1db78:	0bad000b 	.word	0x0bad000b

0001db7c <nrfx_qspi_irq_handler>:
            break;
    }
}

void nrfx_qspi_irq_handler(void)
{
   1db7c:	b510      	push	{r4, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1db7e:	4b17      	ldr	r3, [pc, #92]	; (1dbdc <nrfx_qspi_irq_handler+0x60>)
   1db80:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    // Catch Event ready interrupts
    if (nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1db84:	b1e2      	cbz	r2, 1dbc0 <nrfx_qspi_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1db86:	2200      	movs	r2, #0
    switch (m_cb.state)
   1db88:	4c15      	ldr	r4, [pc, #84]	; (1dbe0 <nrfx_qspi_irq_handler+0x64>)
   1db8a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1db8e:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
   1db92:	2a03      	cmp	r2, #3
   1db94:	d015      	beq.n	1dbc2 <nrfx_qspi_irq_handler+0x46>
   1db96:	2a04      	cmp	r2, #4
   1db98:	d015      	beq.n	1dbc6 <nrfx_qspi_irq_handler+0x4a>
   1db9a:	2a02      	cmp	r2, #2
   1db9c:	d104      	bne.n	1dba8 <nrfx_qspi_irq_handler+0x2c>
            p_event->type = NRFX_QSPI_EVENT_WRITE_DONE;
   1db9e:	2301      	movs	r3, #1
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
   1dba0:	f884 3020 	strb.w	r3, [r4, #32]
            qspi_event_xfer_handle(&p_event->data.xfer);
   1dba4:	f7ff fd2e 	bl	1d604 <qspi_event_xfer_handle.constprop.0>
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);

        qspi_extended_event_process(&m_cb.evt_ext);
        if (!m_cb.p_buffer_primary)
   1dba8:	68a3      	ldr	r3, [r4, #8]
   1dbaa:	b913      	cbnz	r3, 1dbb2 <nrfx_qspi_irq_handler+0x36>
        {
            m_cb.state = NRFX_QSPI_STATE_IDLE;
   1dbac:	2301      	movs	r3, #1
   1dbae:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        }

        m_cb.handler(NRFX_QSPI_EVENT_DONE, m_cb.p_context);
   1dbb2:	e9d4 3100 	ldrd	r3, r1, [r4]
   1dbb6:	2000      	movs	r0, #0
   1dbb8:	4798      	blx	r3
        m_cb.evt_ext.type = NRFX_QSPI_EVENT_NONE;
   1dbba:	2300      	movs	r3, #0
   1dbbc:	f884 3020 	strb.w	r3, [r4, #32]
    }
}
   1dbc0:	bd10      	pop	{r4, pc}
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
   1dbc2:	2302      	movs	r3, #2
   1dbc4:	e7ec      	b.n	1dba0 <nrfx_qspi_irq_handler+0x24>
            p_event->type = NRFX_QSPI_EVENT_ERASE_DONE;
   1dbc6:	2203      	movs	r2, #3
   1dbc8:	f884 2020 	strb.w	r2, [r4, #32]
    return p_reg->ERASE.PTR;
   1dbcc:	f8d3 251c 	ldr.w	r2, [r3, #1308]	; 0x51c
    p_erase->addr = nrf_qspi_erase_ptr_get(NRF_QSPI);
   1dbd0:	6262      	str	r2, [r4, #36]	; 0x24
    return (nrf_qspi_erase_len_t)p_reg->ERASE.LEN;
   1dbd2:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
   1dbd6:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
   1dbda:	e7e5      	b.n	1dba8 <nrfx_qspi_irq_handler+0x2c>
   1dbdc:	4002b000 	.word	0x4002b000
   1dbe0:	20021344 	.word	0x20021344

0001dbe4 <nrf_gpio_pin_port_decode>:
{
   1dbe4:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dbe6:	6803      	ldr	r3, [r0, #0]
    switch (port)
   1dbe8:	095a      	lsrs	r2, r3, #5
   1dbea:	d00d      	beq.n	1dc08 <nrf_gpio_pin_port_decode+0x24>
   1dbec:	2a01      	cmp	r2, #1
   1dbee:	d013      	beq.n	1dc18 <nrf_gpio_pin_port_decode+0x34>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dbf0:	490e      	ldr	r1, [pc, #56]	; (1dc2c <nrf_gpio_pin_port_decode+0x48>)
   1dbf2:	480f      	ldr	r0, [pc, #60]	; (1dc30 <nrf_gpio_pin_port_decode+0x4c>)
   1dbf4:	f240 2347 	movw	r3, #583	; 0x247
   1dbf8:	4a0e      	ldr	r2, [pc, #56]	; (1dc34 <nrf_gpio_pin_port_decode+0x50>)
   1dbfa:	f006 ff06 	bl	24a0a <assert_print>
   1dbfe:	f240 2147 	movw	r1, #583	; 0x247
   1dc02:	480c      	ldr	r0, [pc, #48]	; (1dc34 <nrf_gpio_pin_port_decode+0x50>)
   1dc04:	f006 fefa 	bl	249fc <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1dc08:	f04f 32ff 	mov.w	r2, #4294967295
   1dc0c:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dc10:	07d9      	lsls	r1, r3, #31
   1dc12:	d5ed      	bpl.n	1dbf0 <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
   1dc14:	4808      	ldr	r0, [pc, #32]	; (1dc38 <nrf_gpio_pin_port_decode+0x54>)
   1dc16:	e008      	b.n	1dc2a <nrf_gpio_pin_port_decode+0x46>
    return (mask & (1UL << pin_number)) ? true : false;
   1dc18:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
   1dc1c:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1dc20:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dc22:	07d2      	lsls	r2, r2, #31
   1dc24:	d5e4      	bpl.n	1dbf0 <nrf_gpio_pin_port_decode+0xc>
    *p_pin = pin_number & 0x1F;
   1dc26:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
   1dc28:	4804      	ldr	r0, [pc, #16]	; (1dc3c <nrf_gpio_pin_port_decode+0x58>)
}
   1dc2a:	bd08      	pop	{r3, pc}
   1dc2c:	0002f1f4 	.word	0x0002f1f4
   1dc30:	0002b3a9 	.word	0x0002b3a9
   1dc34:	0002f1c1 	.word	0x0002f1c1
   1dc38:	40842500 	.word	0x40842500
   1dc3c:	40842800 	.word	0x40842800

0001dc40 <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
   1dc40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1dc44:	4680      	mov	r8, r0
    NRFX_ASSERT(p_config);
   1dc46:	460c      	mov	r4, r1
   1dc48:	b959      	cbnz	r1, 1dc62 <nrfx_spim_init+0x22>
   1dc4a:	498d      	ldr	r1, [pc, #564]	; (1de80 <nrfx_spim_init+0x240>)
   1dc4c:	488d      	ldr	r0, [pc, #564]	; (1de84 <nrfx_spim_init+0x244>)
   1dc4e:	f44f 73bf 	mov.w	r3, #382	; 0x17e
   1dc52:	4a8d      	ldr	r2, [pc, #564]	; (1de88 <nrfx_spim_init+0x248>)
   1dc54:	f006 fed9 	bl	24a0a <assert_print>
   1dc58:	f44f 71bf 	mov.w	r1, #382	; 0x17e
   1dc5c:	488a      	ldr	r0, [pc, #552]	; (1de88 <nrfx_spim_init+0x248>)
   1dc5e:	f006 fecd 	bl	249fc <assert_post_action>
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1dc62:	7907      	ldrb	r7, [r0, #4]
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   1dc64:	4d89      	ldr	r5, [pc, #548]	; (1de8c <nrfx_spim_init+0x24c>)
   1dc66:	eb05 1147 	add.w	r1, r5, r7, lsl #5
   1dc6a:	7f09      	ldrb	r1, [r1, #28]
   1dc6c:	2900      	cmp	r1, #0
   1dc6e:	f040 8100 	bne.w	1de72 <nrfx_spim_init+0x232>
        return err_code;
    }

#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    // Check if SPIM instance supports the extended features.
    if (
   1dc72:	2f00      	cmp	r7, #0
   1dc74:	f040 80ff 	bne.w	1de76 <nrfx_spim_init+0x236>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   1dc78:	f8d0 9000 	ldr.w	r9, [r0]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1dc7c:	68a0      	ldr	r0, [r4, #8]
        ((p_config->use_hw_ss) &&
         !SPIM_HW_CSN_PRESENT_VALIDATE(p_instance->drv_inst_idx)) ||
        ((p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED) &&
   1dc7e:	7be6      	ldrb	r6, [r4, #15]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1dc80:	f1b0 6f20 	cmp.w	r0, #167772160	; 0xa000000

#if NRF_SPIM_HAS_32_MHZ_FREQ && defined(NRF5340_XXAA_APPLICATION)
    // Check if dedicated SPIM pins are used, unless both GPIO configuration
    // and pin selection are to be skipped (pin numbers may be not specified
    // in such case).
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1dc84:	7ce1      	ldrb	r1, [r4, #19]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1dc86:	d027      	beq.n	1dcd8 <nrfx_spim_init+0x98>
   1dc88:	f1b0 5fa0 	cmp.w	r0, #335544320	; 0x14000000
   1dc8c:	d124      	bne.n	1dcd8 <nrfx_spim_init+0x98>
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1dc8e:	b119      	cbz	r1, 1dc98 <nrfx_spim_init+0x58>
   1dc90:	7d20      	ldrb	r0, [r4, #20]
   1dc92:	2800      	cmp	r0, #0
   1dc94:	f040 80d5 	bne.w	1de42 <nrfx_spim_init+0x202>
   1dc98:	487d      	ldr	r0, [pc, #500]	; (1de90 <nrfx_spim_init+0x250>)
   1dc9a:	4581      	cmp	r9, r0
   1dc9c:	d11c      	bne.n	1dcd8 <nrfx_spim_init+0x98>
            SPIM_MISO_DEDICATED = NRF_GPIO_PIN_MAP(0, 10),
            SPIM_CSN_DEDICATED  = NRF_GPIO_PIN_MAP(0, 11),
            SPIM_DCX_DEDICATED  = NRF_GPIO_PIN_MAP(0, 12),
        };

        if (!SPIM_DEDICATED_PIN_VALIDATE(p_config->sck_pin, SPIM_SCK_DEDICATED) ||
   1dc9e:	7820      	ldrb	r0, [r4, #0]
   1dca0:	28ff      	cmp	r0, #255	; 0xff
   1dca2:	d002      	beq.n	1dcaa <nrfx_spim_init+0x6a>
   1dca4:	2808      	cmp	r0, #8
   1dca6:	f040 80e8 	bne.w	1de7a <nrfx_spim_init+0x23a>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->ss_pin,  SPIM_CSN_DEDICATED) ||
   1dcaa:	78e0      	ldrb	r0, [r4, #3]
        if (!SPIM_DEDICATED_PIN_VALIDATE(p_config->sck_pin, SPIM_SCK_DEDICATED) ||
   1dcac:	28ff      	cmp	r0, #255	; 0xff
   1dcae:	d002      	beq.n	1dcb6 <nrfx_spim_init+0x76>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->ss_pin,  SPIM_CSN_DEDICATED) ||
   1dcb0:	280b      	cmp	r0, #11
   1dcb2:	f040 80e2 	bne.w	1de7a <nrfx_spim_init+0x23a>
   1dcb6:	2eff      	cmp	r6, #255	; 0xff
   1dcb8:	d002      	beq.n	1dcc0 <nrfx_spim_init+0x80>
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->dcx_pin, SPIM_DCX_DEDICATED) ||
   1dcba:	2e0c      	cmp	r6, #12
   1dcbc:	f040 80dd 	bne.w	1de7a <nrfx_spim_init+0x23a>
#endif
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1dcc0:	7860      	ldrb	r0, [r4, #1]
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->dcx_pin, SPIM_DCX_DEDICATED) ||
   1dcc2:	28ff      	cmp	r0, #255	; 0xff
   1dcc4:	d002      	beq.n	1dccc <nrfx_spim_init+0x8c>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1dcc6:	2809      	cmp	r0, #9
   1dcc8:	f040 80d7 	bne.w	1de7a <nrfx_spim_init+0x23a>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->miso_pin, SPIM_MISO_DEDICATED))
   1dccc:	78a0      	ldrb	r0, [r4, #2]
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1dcce:	28ff      	cmp	r0, #255	; 0xff
   1dcd0:	d002      	beq.n	1dcd8 <nrfx_spim_init+0x98>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->miso_pin, SPIM_MISO_DEDICATED))
   1dcd2:	280a      	cmp	r0, #10
   1dcd4:	f040 80d1 	bne.w	1de7a <nrfx_spim_init+0x23a>
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    p_cb->p_context = p_context;
   1dcd8:	e9c5 2300 	strd	r2, r3, [r5]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
   1dcdc:	7fab      	ldrb	r3, [r5, #30]
   1dcde:	f361 0300 	bfi	r3, r1, #0, #1
   1dce2:	77ab      	strb	r3, [r5, #30]
    p_cb->ss_active_high = p_config->ss_active_high;
   1dce4:	7922      	ldrb	r2, [r4, #4]
   1dce6:	b2db      	uxtb	r3, r3
   1dce8:	f362 0341 	bfi	r3, r2, #1, #1
   1dcec:	77ab      	strb	r3, [r5, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
   1dcee:	7c62      	ldrb	r2, [r4, #17]
   1dcf0:	b2db      	uxtb	r3, r3
   1dcf2:	f362 0382 	bfi	r3, r2, #2, #1
   1dcf6:	77ab      	strb	r3, [r5, #30]
#endif
    p_cb->ss_pin = p_config->ss_pin;
   1dcf8:	78e3      	ldrb	r3, [r4, #3]
   1dcfa:	77eb      	strb	r3, [r5, #31]
    if (!p_config->skip_gpio_cfg)
   1dcfc:	7ce3      	ldrb	r3, [r4, #19]
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   1dcfe:	f8d8 6000 	ldr.w	r6, [r8]
    if (!p_config->skip_gpio_cfg)
   1dd02:	2b00      	cmp	r3, #0
   1dd04:	d142      	bne.n	1dd8c <nrfx_spim_init+0x14c>
                    : NRF_GPIO_PIN_S0S1;
   1dd06:	68a3      	ldr	r3, [r4, #8]
        nrf_gpio_pin_write(p_config->sck_pin,
   1dd08:	7820      	ldrb	r0, [r4, #0]
                    : NRF_GPIO_PIN_S0S1;
   1dd0a:	f1b3 5fa0 	cmp.w	r3, #335544320	; 0x14000000
    if (value == 0)
   1dd0e:	7b23      	ldrb	r3, [r4, #12]
   1dd10:	bf08      	it	eq
   1dd12:	2703      	moveq	r7, #3
   1dd14:	2b01      	cmp	r3, #1
   1dd16:	f200 8096 	bhi.w	1de46 <nrfx_spim_init+0x206>
        nrf_gpio_pin_clear(pin_number);
   1dd1a:	f00a fc6b 	bl	285f4 <nrf_gpio_pin_clear>
        nrf_gpio_cfg(p_config->sck_pin,
   1dd1e:	2300      	movs	r3, #0
   1dd20:	9700      	str	r7, [sp, #0]
   1dd22:	7820      	ldrb	r0, [r4, #0]
   1dd24:	461a      	mov	r2, r3
   1dd26:	2101      	movs	r1, #1
   1dd28:	f00a fc8c 	bl	28644 <nrf_gpio_cfg.constprop.0>
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   1dd2c:	7860      	ldrb	r0, [r4, #1]
   1dd2e:	28ff      	cmp	r0, #255	; 0xff
   1dd30:	d008      	beq.n	1dd44 <nrfx_spim_init+0x104>
   1dd32:	f00a fc5f 	bl	285f4 <nrf_gpio_pin_clear>
            nrf_gpio_cfg(p_config->mosi_pin,
   1dd36:	2201      	movs	r2, #1
   1dd38:	9700      	str	r7, [sp, #0]
   1dd3a:	2300      	movs	r3, #0
   1dd3c:	4611      	mov	r1, r2
   1dd3e:	7860      	ldrb	r0, [r4, #1]
   1dd40:	f00a fc80 	bl	28644 <nrf_gpio_cfg.constprop.0>
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   1dd44:	78a0      	ldrb	r0, [r4, #2]
   1dd46:	28ff      	cmp	r0, #255	; 0xff
   1dd48:	d005      	beq.n	1dd56 <nrfx_spim_init+0x116>
            nrf_gpio_cfg(p_config->miso_pin,
   1dd4a:	2200      	movs	r2, #0
   1dd4c:	9700      	str	r7, [sp, #0]
   1dd4e:	4611      	mov	r1, r2
   1dd50:	7ba3      	ldrb	r3, [r4, #14]
   1dd52:	f00a fc77 	bl	28644 <nrf_gpio_cfg.constprop.0>
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1dd56:	78e0      	ldrb	r0, [r4, #3]
   1dd58:	28ff      	cmp	r0, #255	; 0xff
   1dd5a:	d00b      	beq.n	1dd74 <nrfx_spim_init+0x134>
    if (value == 0)
   1dd5c:	7923      	ldrb	r3, [r4, #4]
   1dd5e:	2b00      	cmp	r3, #0
   1dd60:	d074      	beq.n	1de4c <nrfx_spim_init+0x20c>
        nrf_gpio_pin_clear(pin_number);
   1dd62:	f00a fc47 	bl	285f4 <nrf_gpio_pin_clear>
            nrf_gpio_cfg(p_config->ss_pin,
   1dd66:	2201      	movs	r2, #1
   1dd68:	9700      	str	r7, [sp, #0]
   1dd6a:	2300      	movs	r3, #0
   1dd6c:	4611      	mov	r1, r2
   1dd6e:	78e0      	ldrb	r0, [r4, #3]
   1dd70:	f00a fc68 	bl	28644 <nrf_gpio_cfg.constprop.0>
        if (p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED)
   1dd74:	7be0      	ldrb	r0, [r4, #15]
   1dd76:	28ff      	cmp	r0, #255	; 0xff
   1dd78:	d008      	beq.n	1dd8c <nrfx_spim_init+0x14c>
        nrf_gpio_pin_set(pin_number);
   1dd7a:	f00a fc47 	bl	2860c <nrf_gpio_pin_set>
            nrf_gpio_cfg(p_config->dcx_pin,
   1dd7e:	2201      	movs	r2, #1
   1dd80:	9700      	str	r7, [sp, #0]
   1dd82:	2300      	movs	r3, #0
   1dd84:	4611      	mov	r1, r2
   1dd86:	7be0      	ldrb	r0, [r4, #15]
   1dd88:	f00a fc5c 	bl	28644 <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
   1dd8c:	7d23      	ldrb	r3, [r4, #20]
   1dd8e:	bb6b      	cbnz	r3, 1ddec <nrfx_spim_init+0x1ac>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   1dd90:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
   1dd92:	7821      	ldrb	r1, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1dd94:	2bff      	cmp	r3, #255	; 0xff
   1dd96:	bf18      	it	ne
   1dd98:	461a      	movne	r2, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   1dd9a:	78a3      	ldrb	r3, [r4, #2]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1dd9c:	bf08      	it	eq
   1dd9e:	f04f 32ff 	moveq.w	r2, #4294967295
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1dda2:	2bff      	cmp	r3, #255	; 0xff
   1dda4:	bf08      	it	eq
   1dda6:	f04f 33ff 	moveq.w	r3, #4294967295
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
   1ddaa:	f8c6 1508 	str.w	r1, [r6, #1288]	; 0x508
    p_reg->PSEL.MOSI = mosi_pin;
   1ddae:	f8c6 250c 	str.w	r2, [r6, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
   1ddb2:	f8c6 3510 	str.w	r3, [r6, #1296]	; 0x510
        if (SPIM_HW_CSN_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1ddb6:	f898 3004 	ldrb.w	r3, [r8, #4]
   1ddba:	b9bb      	cbnz	r3, 1ddec <nrfx_spim_init+0x1ac>
            if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED &&
   1ddbc:	78e3      	ldrb	r3, [r4, #3]
   1ddbe:	2bff      	cmp	r3, #255	; 0xff
   1ddc0:	d047      	beq.n	1de52 <nrfx_spim_init+0x212>
   1ddc2:	7c62      	ldrb	r2, [r4, #17]
   1ddc4:	2a00      	cmp	r2, #0
   1ddc6:	d044      	beq.n	1de52 <nrfx_spim_init+0x212>
                                    (p_config->ss_active_high == true
   1ddc8:	7921      	ldrb	r1, [r4, #4]
                nrf_spim_csn_configure(p_spim,
   1ddca:	7ca2      	ldrb	r2, [r4, #18]
NRF_STATIC_INLINE void nrf_spim_csn_configure(NRF_SPIM_Type *    p_reg,
                                              uint32_t           pin,
                                              nrf_spim_csn_pol_t polarity,
                                              uint32_t           duration)
{
    p_reg->PSEL.CSN = pin;
   1ddcc:	f8c6 3514 	str.w	r3, [r6, #1300]	; 0x514
    p_reg->CSNPOL = polarity;
   1ddd0:	f8c6 1568 	str.w	r1, [r6, #1384]	; 0x568
    p_reg->IFTIMING.CSNDUR = duration;
   1ddd4:	f8c6 2564 	str.w	r2, [r6, #1380]	; 0x564
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1ddd8:	f898 3004 	ldrb.w	r3, [r8, #4]
   1dddc:	b933      	cbnz	r3, 1ddec <nrfx_spim_init+0x1ac>
            uint32_t dcx_pin = (p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED)
   1ddde:	7be3      	ldrb	r3, [r4, #15]
                               : NRF_SPIM_PIN_NOT_CONNECTED;
   1dde0:	2bff      	cmp	r3, #255	; 0xff
   1dde2:	bf08      	it	eq
   1dde4:	f04f 33ff 	moveq.w	r3, #4294967295

#if NRF_SPIM_DCX_PRESENT
NRF_STATIC_INLINE void nrf_spim_dcx_pin_set(NRF_SPIM_Type * p_reg,
                                            uint32_t        dcx_pin)
{
    p_reg->PSELDCX = dcx_pin;
   1dde8:	f8c6 356c 	str.w	r3, [r6, #1388]	; 0x56c

    configure_pins(p_instance, p_config);

#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
   1ddec:	7c23      	ldrb	r3, [r4, #16]

#if NRF_SPIM_RXDELAY_PRESENT
NRF_STATIC_INLINE void nrf_spim_iftiming_set(NRF_SPIM_Type * p_reg,
                                             uint32_t        rxdelay)
{
    p_reg->IFTIMING.RXDELAY = rxdelay;
   1ddee:	f8c9 3560 	str.w	r3, [r9, #1376]	; 0x560
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
   1ddf2:	68a3      	ldr	r3, [r4, #8]
   1ddf4:	f8c9 3524 	str.w	r3, [r9, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
   1ddf8:	7b63      	ldrb	r3, [r4, #13]
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
   1ddfa:	7b22      	ldrb	r2, [r4, #12]
   1ddfc:	3b00      	subs	r3, #0
   1ddfe:	bf18      	it	ne
   1de00:	2301      	movne	r3, #1
    switch (spi_mode)
   1de02:	2a02      	cmp	r2, #2
   1de04:	d02f      	beq.n	1de66 <nrfx_spim_init+0x226>
   1de06:	2a03      	cmp	r2, #3
   1de08:	d030      	beq.n	1de6c <nrfx_spim_init+0x22c>
   1de0a:	2a01      	cmp	r2, #1
   1de0c:	d101      	bne.n	1de12 <nrfx_spim_init+0x1d2>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
   1de0e:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
   1de12:	f8c9 3554 	str.w	r3, [r9, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
   1de16:	79a3      	ldrb	r3, [r4, #6]
   1de18:	f8c9 35c0 	str.w	r3, [r9, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
   1de1c:	2307      	movs	r3, #7
   1de1e:	f8c9 3500 	str.w	r3, [r9, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
   1de22:	682b      	ldr	r3, [r5, #0]
   1de24:	b12b      	cbz	r3, 1de32 <nrfx_spim_init+0x1f2>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
   1de26:	f8d8 0000 	ldr.w	r0, [r8]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
   1de2a:	f340 3007 	sbfx	r0, r0, #12, #8
   1de2e:	f7f1 ffff 	bl	fe30 <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
   1de32:	2300      	movs	r3, #0
   1de34:	776b      	strb	r3, [r5, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1de36:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
   1de38:	4816      	ldr	r0, [pc, #88]	; (1de94 <nrfx_spim_init+0x254>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1de3a:	772b      	strb	r3, [r5, #28]
}
   1de3c:	b003      	add	sp, #12
   1de3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1de42:	4601      	mov	r1, r0
   1de44:	e748      	b.n	1dcd8 <nrfx_spim_init+0x98>
   1de46:	f00a fbe1 	bl	2860c <nrf_gpio_pin_set>
   1de4a:	e768      	b.n	1dd1e <nrfx_spim_init+0xde>
   1de4c:	f00a fbde 	bl	2860c <nrf_gpio_pin_set>
   1de50:	e789      	b.n	1dd66 <nrfx_spim_init+0x126>
    p_reg->PSEL.CSN = pin;
   1de52:	f04f 33ff 	mov.w	r3, #4294967295
   1de56:	f8c6 3514 	str.w	r3, [r6, #1300]	; 0x514
    p_reg->CSNPOL = polarity;
   1de5a:	2300      	movs	r3, #0
   1de5c:	f8c6 3568 	str.w	r3, [r6, #1384]	; 0x568
    p_reg->IFTIMING.CSNDUR = duration;
   1de60:	f8c6 3564 	str.w	r3, [r6, #1380]	; 0x564
}
   1de64:	e7b8      	b.n	1ddd8 <nrfx_spim_init+0x198>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1de66:	f043 0304 	orr.w	r3, r3, #4
        break;
   1de6a:	e7d2      	b.n	1de12 <nrfx_spim_init+0x1d2>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1de6c:	f043 0306 	orr.w	r3, r3, #6
        break;
   1de70:	e7cf      	b.n	1de12 <nrfx_spim_init+0x1d2>
        return err_code;
   1de72:	4809      	ldr	r0, [pc, #36]	; (1de98 <nrfx_spim_init+0x258>)
   1de74:	e7e2      	b.n	1de3c <nrfx_spim_init+0x1fc>
        return err_code;
   1de76:	4809      	ldr	r0, [pc, #36]	; (1de9c <nrfx_spim_init+0x25c>)
   1de78:	e7e0      	b.n	1de3c <nrfx_spim_init+0x1fc>
            return err_code;
   1de7a:	4809      	ldr	r0, [pc, #36]	; (1dea0 <nrfx_spim_init+0x260>)
   1de7c:	e7de      	b.n	1de3c <nrfx_spim_init+0x1fc>
   1de7e:	bf00      	nop
   1de80:	0002fbc3 	.word	0x0002fbc3
   1de84:	0002b3a9 	.word	0x0002b3a9
   1de88:	0002fd44 	.word	0x0002fd44
   1de8c:	20021378 	.word	0x20021378
   1de90:	4000a000 	.word	0x4000a000
   1de94:	0bad0000 	.word	0x0bad0000
   1de98:	0bad0005 	.word	0x0bad0005
   1de9c:	0bad0003 	.word	0x0bad0003
   1dea0:	0bad0004 	.word	0x0bad0004

0001dea4 <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
   1dea4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1dea8:	4d2e      	ldr	r5, [pc, #184]	; (1df64 <nrfx_spim_uninit+0xc0>)
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1deaa:	f890 8004 	ldrb.w	r8, [r0, #4]
{
   1deae:	4607      	mov	r7, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1deb0:	ea4f 1648 	mov.w	r6, r8, lsl #5
   1deb4:	eb05 1848 	add.w	r8, r5, r8, lsl #5
   1deb8:	f898 301c 	ldrb.w	r3, [r8, #28]
   1debc:	b95b      	cbnz	r3, 1ded6 <nrfx_spim_uninit+0x32>
   1debe:	492a      	ldr	r1, [pc, #168]	; (1df68 <nrfx_spim_uninit+0xc4>)
   1dec0:	482a      	ldr	r0, [pc, #168]	; (1df6c <nrfx_spim_uninit+0xc8>)
   1dec2:	f240 230f 	movw	r3, #527	; 0x20f
   1dec6:	4a2a      	ldr	r2, [pc, #168]	; (1df70 <nrfx_spim_uninit+0xcc>)
   1dec8:	f006 fd9f 	bl	24a0a <assert_print>
   1decc:	f240 210f 	movw	r1, #527	; 0x20f
   1ded0:	4827      	ldr	r0, [pc, #156]	; (1df70 <nrfx_spim_uninit+0xcc>)
   1ded2:	f006 fd93 	bl	249fc <assert_post_action>
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
   1ded6:	59ab      	ldr	r3, [r5, r6]
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
   1ded8:	6804      	ldr	r4, [r0, #0]
    if (p_cb->handler)
   1deda:	b1cb      	cbz	r3, 1df10 <nrfx_spim_uninit+0x6c>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
   1dedc:	f344 3007 	sbfx	r0, r4, #12, #8
   1dee0:	f7f1 ffb4 	bl	fe4c <arch_irq_disable>
    p_reg->INTENCLR = mask;
   1dee4:	4b23      	ldr	r3, [pc, #140]	; (1df74 <nrfx_spim_uninit+0xd0>)
   1dee6:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
   1deea:	f898 301d 	ldrb.w	r3, [r8, #29]
   1deee:	b17b      	cbz	r3, 1df10 <nrfx_spim_uninit+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1def0:	2301      	movs	r3, #1
   1def2:	f04f 0864 	mov.w	r8, #100	; 0x64
   1def6:	6163      	str	r3, [r4, #20]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1def8:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
   1defc:	b92b      	cbnz	r3, 1df0a <nrfx_spim_uninit+0x66>
   1defe:	2001      	movs	r0, #1
   1df00:	f00a fae8 	bl	284d4 <nrfx_busy_wait>
   1df04:	f1b8 0801 	subs.w	r8, r8, #1
   1df08:	d1f6      	bne.n	1def8 <nrfx_spim_uninit+0x54>
    p_cb->transfer_in_progress = false;
   1df0a:	2200      	movs	r2, #0
   1df0c:	19ab      	adds	r3, r5, r6
   1df0e:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
   1df10:	2300      	movs	r3, #0
   1df12:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
   1df16:	19ab      	adds	r3, r5, r6
   1df18:	7f9b      	ldrb	r3, [r3, #30]
   1df1a:	07db      	lsls	r3, r3, #31
   1df1c:	d41b      	bmi.n	1df56 <nrfx_spim_uninit+0xb2>
    return p_reg->PSEL.SCK;
   1df1e:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
    {
        spim_pin_uninit(nrf_spim_sck_pin_get(p_spim));
   1df22:	f00a fbae 	bl	28682 <spim_pin_uninit>
    return p_reg->PSEL.MISO;
   1df26:	f8d4 0510 	ldr.w	r0, [r4, #1296]	; 0x510
        spim_pin_uninit(nrf_spim_miso_pin_get(p_spim));
   1df2a:	f00a fbaa 	bl	28682 <spim_pin_uninit>
    return p_reg->PSEL.MOSI;
   1df2e:	f8d4 050c 	ldr.w	r0, [r4, #1292]	; 0x50c
        spim_pin_uninit(nrf_spim_mosi_pin_get(p_spim));
   1df32:	f00a fba6 	bl	28682 <spim_pin_uninit>
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1df36:	793b      	ldrb	r3, [r7, #4]
   1df38:	b91b      	cbnz	r3, 1df42 <nrfx_spim_uninit+0x9e>
    return p_reg->PSELDCX;
   1df3a:	f8d4 056c 	ldr.w	r0, [r4, #1388]	; 0x56c
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
   1df3e:	f00a fba0 	bl	28682 <spim_pin_uninit>
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1df42:	19ab      	adds	r3, r5, r6
   1df44:	7fd8      	ldrb	r0, [r3, #31]
   1df46:	28ff      	cmp	r0, #255	; 0xff
   1df48:	d005      	beq.n	1df56 <nrfx_spim_uninit+0xb2>
    nrf_gpio_cfg(
   1df4a:	2300      	movs	r3, #0
   1df4c:	2201      	movs	r2, #1
   1df4e:	4619      	mov	r1, r3
   1df50:	9300      	str	r3, [sp, #0]
   1df52:	f00a fb77 	bl	28644 <nrf_gpio_cfg.constprop.0>

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
   1df56:	2300      	movs	r3, #0
   1df58:	4435      	add	r5, r6
   1df5a:	772b      	strb	r3, [r5, #28]
}
   1df5c:	b002      	add	sp, #8
   1df5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1df62:	bf00      	nop
   1df64:	20021378 	.word	0x20021378
   1df68:	0002fd80 	.word	0x0002fd80
   1df6c:	0002b3a9 	.word	0x0002b3a9
   1df70:	0002fd44 	.word	0x0002fd44
   1df74:	00080152 	.word	0x00080152

0001df78 <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
   1df78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1df7c:	4e60      	ldr	r6, [pc, #384]	; (1e100 <nrfx_spim_xfer+0x188>)
   1df7e:	7903      	ldrb	r3, [r0, #4]
{
   1df80:	4615      	mov	r5, r2
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1df82:	eb06 1843 	add.w	r8, r6, r3, lsl #5
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1df86:	f898 201c 	ldrb.w	r2, [r8, #28]
{
   1df8a:	4607      	mov	r7, r0
   1df8c:	460c      	mov	r4, r1
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1df8e:	b95a      	cbnz	r2, 1dfa8 <nrfx_spim_xfer+0x30>
   1df90:	495c      	ldr	r1, [pc, #368]	; (1e104 <nrfx_spim_xfer+0x18c>)
   1df92:	f240 23de 	movw	r3, #734	; 0x2de
   1df96:	4a5c      	ldr	r2, [pc, #368]	; (1e108 <nrfx_spim_xfer+0x190>)
   1df98:	485c      	ldr	r0, [pc, #368]	; (1e10c <nrfx_spim_xfer+0x194>)
   1df9a:	f006 fd36 	bl	24a0a <assert_print>
   1df9e:	f240 21de 	movw	r1, #734	; 0x2de
    NRFX_ASSERT(p_xfer_desc->p_tx_buffer != NULL || p_xfer_desc->tx_length == 0);
   1dfa2:	4859      	ldr	r0, [pc, #356]	; (1e108 <nrfx_spim_xfer+0x190>)
   1dfa4:	f006 fd2a 	bl	249fc <assert_post_action>
   1dfa8:	680a      	ldr	r2, [r1, #0]
   1dfaa:	b95a      	cbnz	r2, 1dfc4 <nrfx_spim_xfer+0x4c>
   1dfac:	684a      	ldr	r2, [r1, #4]
   1dfae:	b14a      	cbz	r2, 1dfc4 <nrfx_spim_xfer+0x4c>
   1dfb0:	4957      	ldr	r1, [pc, #348]	; (1e110 <nrfx_spim_xfer+0x198>)
   1dfb2:	f240 23df 	movw	r3, #735	; 0x2df
   1dfb6:	4a54      	ldr	r2, [pc, #336]	; (1e108 <nrfx_spim_xfer+0x190>)
   1dfb8:	4854      	ldr	r0, [pc, #336]	; (1e10c <nrfx_spim_xfer+0x194>)
   1dfba:	f006 fd26 	bl	24a0a <assert_print>
   1dfbe:	f240 21df 	movw	r1, #735	; 0x2df
   1dfc2:	e7ee      	b.n	1dfa2 <nrfx_spim_xfer+0x2a>
    NRFX_ASSERT(p_xfer_desc->p_rx_buffer != NULL || p_xfer_desc->rx_length == 0);
   1dfc4:	68a2      	ldr	r2, [r4, #8]
   1dfc6:	b96a      	cbnz	r2, 1dfe4 <nrfx_spim_xfer+0x6c>
   1dfc8:	68e2      	ldr	r2, [r4, #12]
   1dfca:	2a00      	cmp	r2, #0
   1dfcc:	f000 8094 	beq.w	1e0f8 <nrfx_spim_xfer+0x180>
   1dfd0:	4950      	ldr	r1, [pc, #320]	; (1e114 <nrfx_spim_xfer+0x19c>)
   1dfd2:	f44f 7338 	mov.w	r3, #736	; 0x2e0
   1dfd6:	4a4c      	ldr	r2, [pc, #304]	; (1e108 <nrfx_spim_xfer+0x190>)
   1dfd8:	484c      	ldr	r0, [pc, #304]	; (1e10c <nrfx_spim_xfer+0x194>)
   1dfda:	f006 fd16 	bl	24a0a <assert_print>
   1dfde:	f44f 7138 	mov.w	r1, #736	; 0x2e0
   1dfe2:	e7de      	b.n	1dfa2 <nrfx_spim_xfer+0x2a>
    NRFX_ASSERT(SPIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
   1dfe4:	b93b      	cbnz	r3, 1dff6 <nrfx_spim_xfer+0x7e>
   1dfe6:	68e3      	ldr	r3, [r4, #12]
   1dfe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1dfec:	d203      	bcs.n	1dff6 <nrfx_spim_xfer+0x7e>
   1dfee:	6863      	ldr	r3, [r4, #4]
   1dff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1dff4:	d309      	bcc.n	1e00a <nrfx_spim_xfer+0x92>
   1dff6:	4948      	ldr	r1, [pc, #288]	; (1e118 <nrfx_spim_xfer+0x1a0>)
   1dff8:	f240 23e1 	movw	r3, #737	; 0x2e1
   1dffc:	4a42      	ldr	r2, [pc, #264]	; (1e108 <nrfx_spim_xfer+0x190>)
   1dffe:	4843      	ldr	r0, [pc, #268]	; (1e10c <nrfx_spim_xfer+0x194>)
   1e000:	f006 fd03 	bl	24a0a <assert_print>
   1e004:	f240 21e1 	movw	r1, #737	; 0x2e1
   1e008:	e7cb      	b.n	1dfa2 <nrfx_spim_xfer+0x2a>
                                     p_xfer_desc->rx_length,
                                     p_xfer_desc->tx_length));
    NRFX_ASSERT(!(flags & NRFX_SPIM_FLAG_HOLD_XFER) ||
   1e00a:	f015 0908 	ands.w	r9, r5, #8
   1e00e:	d00f      	beq.n	1e030 <nrfx_spim_xfer+0xb8>
   1e010:	7fb3      	ldrb	r3, [r6, #30]
   1e012:	075b      	lsls	r3, r3, #29
   1e014:	d40c      	bmi.n	1e030 <nrfx_spim_xfer+0xb8>
   1e016:	7ff3      	ldrb	r3, [r6, #31]
   1e018:	2bff      	cmp	r3, #255	; 0xff
   1e01a:	d009      	beq.n	1e030 <nrfx_spim_xfer+0xb8>
   1e01c:	493f      	ldr	r1, [pc, #252]	; (1e11c <nrfx_spim_xfer+0x1a4>)
   1e01e:	f44f 7339 	mov.w	r3, #740	; 0x2e4
   1e022:	4a39      	ldr	r2, [pc, #228]	; (1e108 <nrfx_spim_xfer+0x190>)
   1e024:	4839      	ldr	r0, [pc, #228]	; (1e10c <nrfx_spim_xfer+0x194>)
   1e026:	f006 fcf0 	bl	24a0a <assert_print>
   1e02a:	f44f 7139 	mov.w	r1, #740	; 0x2e4
   1e02e:	e7b8      	b.n	1dfa2 <nrfx_spim_xfer+0x2a>
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
   1e030:	7f73      	ldrb	r3, [r6, #29]
   1e032:	2b00      	cmp	r3, #0
   1e034:	d15e      	bne.n	1e0f4 <nrfx_spim_xfer+0x17c>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
   1e036:	6833      	ldr	r3, [r6, #0]
   1e038:	b123      	cbz	r3, 1e044 <nrfx_spim_xfer+0xcc>
   1e03a:	f015 0f14 	tst.w	r5, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
   1e03e:	bf04      	itt	eq
   1e040:	2301      	moveq	r3, #1
   1e042:	7773      	strbeq	r3, [r6, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
   1e044:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 1e120 <nrfx_spim_xfer+0x1a8>
   1e048:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1e04c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
   1e050:	2101      	movs	r1, #1
   1e052:	4640      	mov	r0, r8
   1e054:	f00a fae6 	bl	28624 <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e058:	6821      	ldr	r1, [r4, #0]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
   1e05a:	683b      	ldr	r3, [r7, #0]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e05c:	b121      	cbz	r1, 1e068 <nrfx_spim_xfer+0xf0>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1e05e:	f001 4260 	and.w	r2, r1, #3758096384	; 0xe0000000
   1e062:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1e066:	d106      	bne.n	1e076 <nrfx_spim_xfer+0xfe>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1e068:	68a2      	ldr	r2, [r4, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e06a:	b14a      	cbz	r2, 1e080 <nrfx_spim_xfer+0x108>
   1e06c:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1e070:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1e074:	d004      	beq.n	1e080 <nrfx_spim_xfer+0x108>
        p_cb->transfer_in_progress = false;
   1e076:	2300      	movs	r3, #0
        return err_code;
   1e078:	482a      	ldr	r0, [pc, #168]	; (1e124 <nrfx_spim_xfer+0x1ac>)
        p_cb->transfer_in_progress = false;
   1e07a:	7773      	strb	r3, [r6, #29]
}
   1e07c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
   1e080:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1e082:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1e086:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1e08a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
   1e08e:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1e092:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1e096:	2200      	movs	r2, #0
   1e098:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   1e09c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
   1e0a0:	f015 0201 	ands.w	r2, r5, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
   1e0a4:	bf18      	it	ne
   1e0a6:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
   1e0a8:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
   1e0ac:	f015 0202 	ands.w	r2, r5, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
   1e0b0:	bf18      	it	ne
   1e0b2:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
   1e0b4:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!p_cb->handler)
   1e0b8:	6832      	ldr	r2, [r6, #0]
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
   1e0ba:	f1b9 0f00 	cmp.w	r9, #0
   1e0be:	d006      	beq.n	1e0ce <nrfx_spim_xfer+0x156>
    if (!p_cb->handler)
   1e0c0:	b96a      	cbnz	r2, 1e0de <nrfx_spim_xfer+0x166>
        set_ss_pin_state(p_cb, false);
   1e0c2:	2100      	movs	r1, #0
   1e0c4:	4640      	mov	r0, r8
   1e0c6:	f00a faad 	bl	28624 <set_ss_pin_state>
    return err_code;
   1e0ca:	4817      	ldr	r0, [pc, #92]	; (1e128 <nrfx_spim_xfer+0x1b0>)
   1e0cc:	e7d6      	b.n	1e07c <nrfx_spim_xfer+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1e0ce:	2101      	movs	r1, #1
   1e0d0:	6119      	str	r1, [r3, #16]
    if (!p_cb->handler)
   1e0d2:	b922      	cbnz	r2, 1e0de <nrfx_spim_xfer+0x166>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e0d4:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
            while (!nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   1e0d8:	2a00      	cmp	r2, #0
   1e0da:	d0fb      	beq.n	1e0d4 <nrfx_spim_xfer+0x15c>
   1e0dc:	e7f1      	b.n	1e0c2 <nrfx_spim_xfer+0x14a>
    if (!enable)
   1e0de:	f015 0f04 	tst.w	r5, #4
   1e0e2:	f04f 0240 	mov.w	r2, #64	; 0x40
   1e0e6:	d002      	beq.n	1e0ee <nrfx_spim_xfer+0x176>
    p_reg->INTENCLR = mask;
   1e0e8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   1e0ec:	e7ed      	b.n	1e0ca <nrfx_spim_xfer+0x152>
    p_reg->INTENSET = mask;
   1e0ee:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   1e0f2:	e7ea      	b.n	1e0ca <nrfx_spim_xfer+0x152>
        return err_code;
   1e0f4:	480d      	ldr	r0, [pc, #52]	; (1e12c <nrfx_spim_xfer+0x1b4>)
   1e0f6:	e7c1      	b.n	1e07c <nrfx_spim_xfer+0x104>
    NRFX_ASSERT(SPIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
   1e0f8:	2b00      	cmp	r3, #0
   1e0fa:	f43f af78 	beq.w	1dfee <nrfx_spim_xfer+0x76>
   1e0fe:	e77a      	b.n	1dff6 <nrfx_spim_xfer+0x7e>
   1e100:	20021378 	.word	0x20021378
   1e104:	0002fd80 	.word	0x0002fd80
   1e108:	0002fd44 	.word	0x0002fd44
   1e10c:	0002b3a9 	.word	0x0002b3a9
   1e110:	0002fdac 	.word	0x0002fdac
   1e114:	0002fdf3 	.word	0x0002fdf3
   1e118:	0002fe3a 	.word	0x0002fe3a
   1e11c:	0002fede 	.word	0x0002fede
   1e120:	20021384 	.word	0x20021384
   1e124:	0bad000a 	.word	0x0bad000a
   1e128:	0bad0000 	.word	0x0bad0000
   1e12c:	0bad000b 	.word	0x0bad000b

0001e130 <nrfx_spim_4_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_SPIM4_ENABLED)
void nrfx_spim_4_irq_handler(void)
{
   1e130:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e132:	4b13      	ldr	r3, [pc, #76]	; (1e180 <nrfx_spim_4_irq_handler+0x50>)
   1e134:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   1e138:	b302      	cbz	r2, 1e17c <nrfx_spim_4_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1e13a:	2500      	movs	r5, #0
        NRFX_ASSERT(p_cb->handler);
   1e13c:	4c11      	ldr	r4, [pc, #68]	; (1e184 <nrfx_spim_4_irq_handler+0x54>)
   1e13e:	f8c3 5118 	str.w	r5, [r3, #280]	; 0x118
   1e142:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
   1e146:	6823      	ldr	r3, [r4, #0]
   1e148:	b95b      	cbnz	r3, 1e162 <nrfx_spim_4_irq_handler+0x32>
   1e14a:	490f      	ldr	r1, [pc, #60]	; (1e188 <nrfx_spim_4_irq_handler+0x58>)
   1e14c:	480f      	ldr	r0, [pc, #60]	; (1e18c <nrfx_spim_4_irq_handler+0x5c>)
   1e14e:	f240 333b 	movw	r3, #827	; 0x33b
   1e152:	4a0f      	ldr	r2, [pc, #60]	; (1e190 <nrfx_spim_4_irq_handler+0x60>)
   1e154:	f006 fc59 	bl	24a0a <assert_print>
   1e158:	f240 313b 	movw	r1, #827	; 0x33b
   1e15c:	480c      	ldr	r0, [pc, #48]	; (1e190 <nrfx_spim_4_irq_handler+0x60>)
   1e15e:	f006 fc4d 	bl	249fc <assert_post_action>
    set_ss_pin_state(p_cb, false);
   1e162:	4629      	mov	r1, r5
   1e164:	4620      	mov	r0, r4
   1e166:	f00a fa5d 	bl	28624 <set_ss_pin_state>
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e16a:	e9d4 3100 	ldrd	r3, r1, [r4]
    p_cb->transfer_in_progress = false;
   1e16e:	7765      	strb	r5, [r4, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
   1e170:	7225      	strb	r5, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e172:	f104 0008 	add.w	r0, r4, #8
    irq_handler(NRF_SPIM4, &m_cb[NRFX_SPIM4_INST_IDX]);
}
   1e176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e17a:	4718      	bx	r3
}
   1e17c:	bd70      	pop	{r4, r5, r6, pc}
   1e17e:	bf00      	nop
   1e180:	4000a000 	.word	0x4000a000
   1e184:	20021378 	.word	0x20021378
   1e188:	0002ff21 	.word	0x0002ff21
   1e18c:	0002b3a9 	.word	0x0002b3a9
   1e190:	0002fd44 	.word	0x0002fd44

0001e194 <metal_generic_dev_open>:
	return 0;
}

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
   1e194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e198:	460e      	mov	r6, r1
   1e19a:	4617      	mov	r7, r2
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
   1e19c:	4d0c      	ldr	r5, [pc, #48]	; (1e1d0 <metal_generic_dev_open+0x3c>)
   1e19e:	f855 4f18 	ldr.w	r4, [r5, #24]!
   1e1a2:	42ac      	cmp	r4, r5
   1e1a4:	d103      	bne.n	1e1ae <metal_generic_dev_open+0x1a>
			return metal_generic_dev_sys_open(dev);
		}
	}

	return -ENODEV;
}
   1e1a6:	f06f 0012 	mvn.w	r0, #18
   1e1aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strcmp(dev->name, dev_name) == 0) {
   1e1ae:	4631      	mov	r1, r6
   1e1b0:	f854 0c44 	ldr.w	r0, [r4, #-68]
		dev = metal_container_of(node, struct metal_device, node);
   1e1b4:	f1a4 0844 	sub.w	r8, r4, #68	; 0x44
		if (strcmp(dev->name, dev_name) == 0) {
   1e1b8:	f7eb f8c8 	bl	934c <strcmp>
   1e1bc:	b930      	cbnz	r0, 1e1cc <metal_generic_dev_open+0x38>
			*device = dev;
   1e1be:	f8c7 8000 	str.w	r8, [r7]
			return metal_generic_dev_sys_open(dev);
   1e1c2:	4640      	mov	r0, r8
}
   1e1c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			return metal_generic_dev_sys_open(dev);
   1e1c8:	f00a bb60 	b.w	2888c <metal_generic_dev_sys_open>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
   1e1cc:	6824      	ldr	r4, [r4, #0]
   1e1ce:	e7e8      	b.n	1e1a2 <metal_generic_dev_open+0xe>
   1e1d0:	20021398 	.word	0x20021398

0001e1d4 <metal_bus_unregister>:
{
   1e1d4:	b510      	push	{r4, lr}
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
	node->next->prev = node->prev;
   1e1d6:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
   1e1da:	604a      	str	r2, [r1, #4]
	node->prev->next = node->next;
   1e1dc:	6a41      	ldr	r1, [r0, #36]	; 0x24
	metal_list_del(&bus->node);
   1e1de:	f100 0324 	add.w	r3, r0, #36	; 0x24
   1e1e2:	6011      	str	r1, [r2, #0]
	node->prev = node;
	node->next = node;
   1e1e4:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	if (bus->ops.bus_close)
   1e1e8:	6843      	ldr	r3, [r0, #4]
{
   1e1ea:	4604      	mov	r4, r0
	if (bus->ops.bus_close)
   1e1ec:	b103      	cbz	r3, 1e1f0 <metal_bus_unregister+0x1c>
		bus->ops.bus_close(bus);
   1e1ee:	4798      	blx	r3
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
   1e1f0:	4b05      	ldr	r3, [pc, #20]	; (1e208 <metal_bus_unregister+0x34>)
   1e1f2:	781a      	ldrb	r2, [r3, #0]
   1e1f4:	2a06      	cmp	r2, #6
   1e1f6:	d905      	bls.n	1e204 <metal_bus_unregister+0x30>
   1e1f8:	685b      	ldr	r3, [r3, #4]
   1e1fa:	b11b      	cbz	r3, 1e204 <metal_bus_unregister+0x30>
   1e1fc:	2007      	movs	r0, #7
   1e1fe:	6822      	ldr	r2, [r4, #0]
   1e200:	4902      	ldr	r1, [pc, #8]	; (1e20c <metal_bus_unregister+0x38>)
   1e202:	4798      	blx	r3
}
   1e204:	2000      	movs	r0, #0
   1e206:	bd10      	pop	{r4, pc}
   1e208:	20021398 	.word	0x20021398
   1e20c:	0002ff44 	.word	0x0002ff44

0001e210 <metal_bus_find>:
{
   1e210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e214:	4607      	mov	r7, r0
   1e216:	460d      	mov	r5, r1
	metal_list_for_each(&_metal.common.bus_list, node) {
   1e218:	4e0b      	ldr	r6, [pc, #44]	; (1e248 <metal_bus_find+0x38>)
   1e21a:	f856 4f08 	ldr.w	r4, [r6, #8]!
   1e21e:	42b4      	cmp	r4, r6
   1e220:	d102      	bne.n	1e228 <metal_bus_find+0x18>
	return -ENOENT;
   1e222:	f06f 0001 	mvn.w	r0, #1
   1e226:	e00a      	b.n	1e23e <metal_bus_find+0x2e>
		if (strcmp(bus->name, name) == 0 && result) {
   1e228:	4639      	mov	r1, r7
   1e22a:	f854 0c24 	ldr.w	r0, [r4, #-36]
		bus = metal_container_of(node, struct metal_bus, node);
   1e22e:	f1a4 0824 	sub.w	r8, r4, #36	; 0x24
		if (strcmp(bus->name, name) == 0 && result) {
   1e232:	f7eb f88b 	bl	934c <strcmp>
   1e236:	b920      	cbnz	r0, 1e242 <metal_bus_find+0x32>
   1e238:	b11d      	cbz	r5, 1e242 <metal_bus_find+0x32>
			*result = bus;
   1e23a:	f8c5 8000 	str.w	r8, [r5]
}
   1e23e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	metal_list_for_each(&_metal.common.bus_list, node) {
   1e242:	6824      	ldr	r4, [r4, #0]
   1e244:	e7eb      	b.n	1e21e <metal_bus_find+0xe>
   1e246:	bf00      	nop
   1e248:	20021398 	.word	0x20021398

0001e24c <metal_bus_register>:
{
   1e24c:	b510      	push	{r4, lr}
	if (!bus || !bus->name || !strlen(bus->name))
   1e24e:	4604      	mov	r4, r0
   1e250:	b910      	cbnz	r0, 1e258 <metal_bus_register+0xc>
		return -EINVAL;
   1e252:	f06f 0015 	mvn.w	r0, #21
}
   1e256:	bd10      	pop	{r4, pc}
	if (!bus || !bus->name || !strlen(bus->name))
   1e258:	6800      	ldr	r0, [r0, #0]
   1e25a:	2800      	cmp	r0, #0
   1e25c:	d0f9      	beq.n	1e252 <metal_bus_register+0x6>
   1e25e:	f7eb f87f 	bl	9360 <strlen>
   1e262:	2800      	cmp	r0, #0
   1e264:	d0f5      	beq.n	1e252 <metal_bus_register+0x6>
	if (metal_bus_find(bus->name, NULL) == 0)
   1e266:	2100      	movs	r1, #0
   1e268:	6820      	ldr	r0, [r4, #0]
   1e26a:	f7ff ffd1 	bl	1e210 <metal_bus_find>
   1e26e:	b1c8      	cbz	r0, 1e2a4 <metal_bus_register+0x58>
	metal_list_init(&bus->devices);
   1e270:	f104 031c 	add.w	r3, r4, #28
	list->next = list;
   1e274:	e9c4 3307 	strd	r3, r3, [r4, #28]
	new_node->prev = node->prev;
   1e278:	4b0c      	ldr	r3, [pc, #48]	; (1e2ac <metal_bus_register+0x60>)
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
   1e27a:	f104 0224 	add.w	r2, r4, #36	; 0x24
   1e27e:	68d9      	ldr	r1, [r3, #12]
	new_node->next = node;
   1e280:	f103 0008 	add.w	r0, r3, #8
	new_node->next->prev = new_node;
   1e284:	60da      	str	r2, [r3, #12]
	new_node->prev = node->prev;
   1e286:	62a1      	str	r1, [r4, #40]	; 0x28
	new_node->next = node;
   1e288:	6260      	str	r0, [r4, #36]	; 0x24
	new_node->prev->next = new_node;
   1e28a:	600a      	str	r2, [r1, #0]
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
   1e28c:	781a      	ldrb	r2, [r3, #0]
   1e28e:	2a06      	cmp	r2, #6
   1e290:	d901      	bls.n	1e296 <metal_bus_register+0x4a>
   1e292:	685b      	ldr	r3, [r3, #4]
   1e294:	b90b      	cbnz	r3, 1e29a <metal_bus_register+0x4e>
	return 0;
   1e296:	2000      	movs	r0, #0
   1e298:	e7dd      	b.n	1e256 <metal_bus_register+0xa>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
   1e29a:	2007      	movs	r0, #7
   1e29c:	6822      	ldr	r2, [r4, #0]
   1e29e:	4904      	ldr	r1, [pc, #16]	; (1e2b0 <metal_bus_register+0x64>)
   1e2a0:	4798      	blx	r3
   1e2a2:	e7f8      	b.n	1e296 <metal_bus_register+0x4a>
		return -EEXIST;
   1e2a4:	f06f 0010 	mvn.w	r0, #16
   1e2a8:	e7d5      	b.n	1e256 <metal_bus_register+0xa>
   1e2aa:	bf00      	nop
   1e2ac:	20021398 	.word	0x20021398
   1e2b0:	0002ff46 	.word	0x0002ff46

0001e2b4 <metal_device_close>:
	metal_assert(device && device->bus);
   1e2b4:	4601      	mov	r1, r0
{
   1e2b6:	b510      	push	{r4, lr}
	metal_assert(device && device->bus);
   1e2b8:	b108      	cbz	r0, 1e2be <metal_device_close+0xa>
   1e2ba:	6840      	ldr	r0, [r0, #4]
   1e2bc:	b948      	cbnz	r0, 1e2d2 <metal_device_close+0x1e>
   1e2be:	4908      	ldr	r1, [pc, #32]	; (1e2e0 <metal_device_close+0x2c>)
   1e2c0:	4808      	ldr	r0, [pc, #32]	; (1e2e4 <metal_device_close+0x30>)
   1e2c2:	2351      	movs	r3, #81	; 0x51
   1e2c4:	4a08      	ldr	r2, [pc, #32]	; (1e2e8 <metal_device_close+0x34>)
   1e2c6:	f006 fba0 	bl	24a0a <assert_print>
   1e2ca:	2151      	movs	r1, #81	; 0x51
   1e2cc:	4806      	ldr	r0, [pc, #24]	; (1e2e8 <metal_device_close+0x34>)
   1e2ce:	f006 fb95 	bl	249fc <assert_post_action>
	if (device->bus->ops.dev_close)
   1e2d2:	68c3      	ldr	r3, [r0, #12]
   1e2d4:	b113      	cbz	r3, 1e2dc <metal_device_close+0x28>
}
   1e2d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->bus->ops.dev_close(device->bus, device);
   1e2da:	4718      	bx	r3
}
   1e2dc:	bd10      	pop	{r4, pc}
   1e2de:	bf00      	nop
   1e2e0:	0002ff90 	.word	0x0002ff90
   1e2e4:	0002b3a9 	.word	0x0002b3a9
   1e2e8:	0002ff59 	.word	0x0002ff59

0001e2ec <metal_register_generic_device>:
{
   1e2ec:	b510      	push	{r4, lr}
   1e2ee:	4604      	mov	r4, r0
	if (!device->name || !strlen(device->name) ||
   1e2f0:	6800      	ldr	r0, [r0, #0]
   1e2f2:	b910      	cbnz	r0, 1e2fa <metal_register_generic_device+0xe>
		return -EINVAL;
   1e2f4:	f06f 0015 	mvn.w	r0, #21
}
   1e2f8:	bd10      	pop	{r4, pc}
	if (!device->name || !strlen(device->name) ||
   1e2fa:	f7eb f831 	bl	9360 <strlen>
   1e2fe:	2800      	cmp	r0, #0
   1e300:	d0f8      	beq.n	1e2f4 <metal_register_generic_device+0x8>
   1e302:	68a3      	ldr	r3, [r4, #8]
   1e304:	2b01      	cmp	r3, #1
   1e306:	d8f5      	bhi.n	1e2f4 <metal_register_generic_device+0x8>
	device->bus = &metal_generic_bus;
   1e308:	4b06      	ldr	r3, [pc, #24]	; (1e324 <metal_register_generic_device+0x38>)
	metal_list_add_tail(&_metal.common.generic_device_list,
   1e30a:	f104 0144 	add.w	r1, r4, #68	; 0x44
	device->bus = &metal_generic_bus;
   1e30e:	6063      	str	r3, [r4, #4]
	new_node->prev = node->prev;
   1e310:	4b05      	ldr	r3, [pc, #20]	; (1e328 <metal_register_generic_device+0x3c>)
   1e312:	69da      	ldr	r2, [r3, #28]
	new_node->next = node;
   1e314:	f103 0018 	add.w	r0, r3, #24
   1e318:	6460      	str	r0, [r4, #68]	; 0x44
	new_node->prev = node->prev;
   1e31a:	64a2      	str	r2, [r4, #72]	; 0x48
	new_node->next->prev = new_node;
   1e31c:	61d9      	str	r1, [r3, #28]
	return 0;
   1e31e:	2000      	movs	r0, #0
	new_node->prev->next = new_node;
   1e320:	6011      	str	r1, [r2, #0]
}
   1e322:	e7e9      	b.n	1e2f8 <metal_register_generic_device+0xc>
   1e324:	20008708 	.word	0x20008708
   1e328:	20021398 	.word	0x20021398

0001e32c <metal_init>:

int metal_init(const struct metal_init_params *params)
{
	int error = 0;

	memset(&_metal, 0, sizeof(_metal));
   1e32c:	4b0e      	ldr	r3, [pc, #56]	; (1e368 <metal_init+0x3c>)
{
   1e32e:	b510      	push	{r4, lr}
   1e330:	4604      	mov	r4, r0
	memset(&_metal, 0, sizeof(_metal));
   1e332:	2220      	movs	r2, #32
   1e334:	2100      	movs	r1, #0
   1e336:	4618      	mov	r0, r3
   1e338:	f00b f907 	bl	2954a <memset>

	_metal.common.log_handler   = params->log_handler;
   1e33c:	6822      	ldr	r2, [r4, #0]
   1e33e:	6042      	str	r2, [r0, #4]
	_metal.common.log_level     = params->log_level;
   1e340:	4602      	mov	r2, r0
   1e342:	7921      	ldrb	r1, [r4, #4]
   1e344:	f802 1b08 	strb.w	r1, [r2], #8
	list->next = list;
   1e348:	e9c0 2202 	strd	r2, r2, [r0, #8]
	list->prev = list;
   1e34c:	f100 0210 	add.w	r2, r0, #16
	list->next = list;
   1e350:	e9c0 2204 	strd	r2, r2, [r0, #16]
	list->prev = list;
   1e354:	f100 0218 	add.w	r2, r0, #24
	list->next = list;
   1e358:	e9c0 2206 	strd	r2, r2, [r0, #24]

	metal_list_init(&_metal.common.bus_list);
	metal_list_init(&_metal.common.generic_shmem_list);
	metal_list_init(&_metal.common.generic_device_list);

	error = metal_sys_init(params);
   1e35c:	4620      	mov	r0, r4
	if (error)
		return error;

	return error;
}
   1e35e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	error = metal_sys_init(params);
   1e362:	f000 b80f 	b.w	1e384 <metal_sys_init>
   1e366:	bf00      	nop
   1e368:	20021398 	.word	0x20021398

0001e36c <metal_finish>:

void metal_finish(void)
{
   1e36c:	b508      	push	{r3, lr}
	metal_sys_finish();
   1e36e:	f000 f811 	bl	1e394 <metal_sys_finish>
	memset(&_metal, 0, sizeof(_metal));
}
   1e372:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(&_metal, 0, sizeof(_metal));
   1e376:	2220      	movs	r2, #32
   1e378:	2100      	movs	r1, #0
   1e37a:	4801      	ldr	r0, [pc, #4]	; (1e380 <metal_finish+0x14>)
   1e37c:	f00b b8e5 	b.w	2954a <memset>
   1e380:	20021398 	.word	0x20021398

0001e384 <metal_sys_init>:
#include <metal/utilities.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
   1e384:	b508      	push	{r3, lr}
	metal_bus_register(&metal_generic_bus);
   1e386:	4802      	ldr	r0, [pc, #8]	; (1e390 <metal_sys_init+0xc>)
   1e388:	f7ff ff60 	bl	1e24c <metal_bus_register>
	return 0;
}
   1e38c:	2000      	movs	r0, #0
   1e38e:	bd08      	pop	{r3, pc}
   1e390:	20008708 	.word	0x20008708

0001e394 <metal_sys_finish>:

void metal_sys_finish(void)
{
	metal_bus_unregister(&metal_generic_bus);
   1e394:	4801      	ldr	r0, [pc, #4]	; (1e39c <metal_sys_finish+0x8>)
   1e396:	f7ff bf1d 	b.w	1e1d4 <metal_bus_unregister>
   1e39a:	bf00      	nop
   1e39c:	20008708 	.word	0x20008708

0001e3a0 <metal_zephyr_log_handler>:
	"metal: debug:     ",
};

void metal_zephyr_log_handler(enum metal_log_level level,
			      const char *format, ...)
{
   1e3a0:	b40e      	push	{r1, r2, r3}
	va_list args;

	if (level <= METAL_LOG_EMERGENCY || level > METAL_LOG_DEBUG)
   1e3a2:	1e43      	subs	r3, r0, #1
		level = METAL_LOG_EMERGENCY;
   1e3a4:	2b06      	cmp	r3, #6
{
   1e3a6:	b533      	push	{r0, r1, r4, r5, lr}
		level = METAL_LOG_EMERGENCY;
   1e3a8:	bf88      	it	hi
   1e3aa:	2000      	movhi	r0, #0
	printk("%s", level_strs[level]);
   1e3ac:	4b09      	ldr	r3, [pc, #36]	; (1e3d4 <metal_zephyr_log_handler+0x34>)
{
   1e3ae:	ac05      	add	r4, sp, #20
   1e3b0:	f854 5b04 	ldr.w	r5, [r4], #4
	printk("%s", level_strs[level]);
   1e3b4:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
   1e3b8:	4807      	ldr	r0, [pc, #28]	; (1e3d8 <metal_zephyr_log_handler+0x38>)
   1e3ba:	f006 f964 	bl	24686 <printk>

	va_start(args, format);
	vprintk(format, args);
   1e3be:	4621      	mov	r1, r4
   1e3c0:	4628      	mov	r0, r5
	va_start(args, format);
   1e3c2:	9401      	str	r4, [sp, #4]
	vprintk(format, args);
   1e3c4:	f7ee fad2 	bl	c96c <vprintk>
	va_end(args);
}
   1e3c8:	b002      	add	sp, #8
   1e3ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1e3ce:	b003      	add	sp, #12
   1e3d0:	4770      	bx	lr
   1e3d2:	bf00      	nop
   1e3d4:	0002b264 	.word	0x0002b264
   1e3d8:	0002b55c 	.word	0x0002b55c

0001e3dc <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
   1e3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e3e0:	469a      	mov	sl, r3
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
	if (nvqs > num_vrings)
   1e3e2:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
   1e3e4:	4606      	mov	r6, r0
	if (nvqs > num_vrings)
   1e3e6:	4293      	cmp	r3, r2
{
   1e3e8:	4617      	mov	r7, r2
   1e3ea:	b087      	sub	sp, #28
	if (nvqs > num_vrings)
   1e3ec:	d341      	bcc.n	1e472 <virtio_create_virtqueues+0x96>
		return ERROR_VQUEUE_INVLD_PARAM;
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
   1e3ee:	2500      	movs	r5, #0
		vring_info = &vdev->vrings_info[i];
   1e3f0:	f04f 0b18 	mov.w	fp, #24
	for (i = 0; i < nvqs; i++) {
   1e3f4:	42bd      	cmp	r5, r7
   1e3f6:	d103      	bne.n	1e400 <virtio_create_virtqueues+0x24>
				       callbacks[i], vdev->func->notify,
				       vring_info->vq);
		if (ret)
			return ret;
	}
	return 0;
   1e3f8:	2000      	movs	r0, #0
}
   1e3fa:	b007      	add	sp, #28
   1e3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		vring_info = &vdev->vrings_info[i];
   1e400:	fb0b f805 	mul.w	r8, fp, r5
   1e404:	f8d6 902c 	ldr.w	r9, [r6, #44]	; 0x2c
		if (vdev->role == VIRTIO_DEV_DRIVER) {
   1e408:	69b2      	ldr	r2, [r6, #24]
		vring_info = &vdev->vrings_info[i];
   1e40a:	eb09 0408 	add.w	r4, r9, r8
		vring_alloc = &vring_info->info;
   1e40e:	1d23      	adds	r3, r4, #4
   1e410:	9305      	str	r3, [sp, #20]
		if (vdev->role == VIRTIO_DEV_DRIVER) {
   1e412:	b9ca      	cbnz	r2, 1e448 <virtio_create_virtqueues+0x6c>
			struct metal_io_region *io = vring_info->io;
   1e414:	6960      	ldr	r0, [r4, #20]
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   1e416:	6861      	ldr	r1, [r4, #4]
   1e418:	6803      	ldr	r3, [r0, #0]
			metal_io_block_set(io, offset, 0,
   1e41a:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
   1e41e:	1ac9      	subs	r1, r1, r3
						      vring_alloc->align));
   1e420:	68a3      	ldr	r3, [r4, #8]
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
   1e422:	f10c 0e03 	add.w	lr, ip, #3
	size = (size + align - 1) & ~(align - 1);
   1e426:	1e5c      	subs	r4, r3, #1
   1e428:	eb04 140c 	add.w	r4, r4, ip, lsl #4
   1e42c:	425b      	negs	r3, r3
   1e42e:	eb04 044e 	add.w	r4, r4, lr, lsl #1
   1e432:	401c      	ands	r4, r3
	size += sizeof(struct vring_used) +
   1e434:	eb04 03cc 	add.w	r3, r4, ip, lsl #3
			metal_io_block_set(io, offset, 0,
   1e438:	6884      	ldr	r4, [r0, #8]
   1e43a:	3306      	adds	r3, #6
   1e43c:	42a1      	cmp	r1, r4
   1e43e:	bf28      	it	cs
   1e440:	f04f 31ff 	movcs.w	r1, #4294967295
   1e444:	f00a f9ee 	bl	28824 <metal_io_block_set>
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
   1e448:	f859 3008 	ldr.w	r3, [r9, r8]
   1e44c:	4630      	mov	r0, r6
   1e44e:	9302      	str	r3, [sp, #8]
				       callbacks[i], vdev->func->notify,
   1e450:	6a33      	ldr	r3, [r6, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
   1e452:	b2a9      	uxth	r1, r5
   1e454:	6a1b      	ldr	r3, [r3, #32]
   1e456:	9301      	str	r3, [sp, #4]
   1e458:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1e45a:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
   1e45e:	9300      	str	r3, [sp, #0]
   1e460:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
   1e464:	9b05      	ldr	r3, [sp, #20]
   1e466:	f00a fa56 	bl	28916 <virtqueue_create>
		if (ret)
   1e46a:	2800      	cmp	r0, #0
   1e46c:	d1c5      	bne.n	1e3fa <virtio_create_virtqueues+0x1e>
	for (i = 0; i < nvqs; i++) {
   1e46e:	3501      	adds	r5, #1
   1e470:	e7c0      	b.n	1e3f4 <virtio_create_virtqueues+0x18>
		return ERROR_VQUEUE_INVLD_PARAM;
   1e472:	4801      	ldr	r0, [pc, #4]	; (1e478 <virtio_create_virtqueues+0x9c>)
   1e474:	e7c1      	b.n	1e3fa <virtio_create_virtqueues+0x1e>
   1e476:	bf00      	nop
   1e478:	fffff440 	.word	0xfffff440

0001e47c <virtqueue_free>:
 *
 * @param vq        - Pointer to VirtIO queue control block
 *
 */
void virtqueue_free(struct virtqueue *vq)
{
   1e47c:	b510      	push	{r4, lr}
	if (vq) {
   1e47e:	4604      	mov	r4, r0
   1e480:	b190      	cbz	r0, 1e4a8 <virtqueue_free+0x2c>
		if (vq->vq_free_cnt != vq->vq_nentries) {
   1e482:	8c82      	ldrh	r2, [r0, #36]	; 0x24
   1e484:	8943      	ldrh	r3, [r0, #10]
   1e486:	429a      	cmp	r2, r3
   1e488:	d009      	beq.n	1e49e <virtqueue_free+0x22>
			metal_log(METAL_LOG_WARNING,
   1e48a:	4b08      	ldr	r3, [pc, #32]	; (1e4ac <virtqueue_free+0x30>)
   1e48c:	781a      	ldrb	r2, [r3, #0]
   1e48e:	2a03      	cmp	r2, #3
   1e490:	d905      	bls.n	1e49e <virtqueue_free+0x22>
   1e492:	685b      	ldr	r3, [r3, #4]
   1e494:	b11b      	cbz	r3, 1e49e <virtqueue_free+0x22>
   1e496:	6842      	ldr	r2, [r0, #4]
   1e498:	4905      	ldr	r1, [pc, #20]	; (1e4b0 <virtqueue_free+0x34>)
   1e49a:	2004      	movs	r0, #4
   1e49c:	4798      	blx	r3
	return k_malloc(size);
}

static inline void metal_free_memory(void *ptr)
{
	k_free(ptr);
   1e49e:	4620      	mov	r0, r4
				  vq->vq_name);
		}

		metal_free_memory(vq);
	}
}
   1e4a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1e4a4:	f00a bffb 	b.w	2949e <k_free>
   1e4a8:	bd10      	pop	{r4, pc}
   1e4aa:	bf00      	nop
   1e4ac:	20021398 	.word	0x20021398
   1e4b0:	0003003e 	.word	0x0003003e

0001e4b4 <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
   1e4b4:	b530      	push	{r4, r5, lr}
	struct vring_used_elem *used_desc = NULL;
	uint16_t used_idx;

	if (head_idx >= vq->vq_nentries) {
   1e4b6:	8944      	ldrh	r4, [r0, #10]
   1e4b8:	428c      	cmp	r4, r1
   1e4ba:	d912      	bls.n	1e4e2 <virtqueue_add_consumed_buffer+0x2e>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by driver, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
   1e4bc:	6a03      	ldr	r3, [r0, #32]
   1e4be:	3c01      	subs	r4, #1
   1e4c0:	885d      	ldrh	r5, [r3, #2]
   1e4c2:	402c      	ands	r4, r5
   1e4c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
	used_desc = &vq->vq_ring.used->ring[used_idx];
	used_desc->id = head_idx;
   1e4c8:	6059      	str	r1, [r3, #4]
	used_desc->len = len;
   1e4ca:	609a      	str	r2, [r3, #8]

	/* We still need to flush it because this is read by driver */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
   1e4cc:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
   1e4d0:	6a02      	ldr	r2, [r0, #32]
   1e4d2:	8853      	ldrh	r3, [r2, #2]
   1e4d4:	3301      	adds	r3, #1
   1e4d6:	8053      	strh	r3, [r2, #2]

	/* Used.idx is read by driver, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
   1e4d8:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
   1e4da:	3301      	adds	r3, #1
   1e4dc:	84c3      	strh	r3, [r0, #38]	; 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
   1e4de:	2000      	movs	r0, #0
}
   1e4e0:	bd30      	pop	{r4, r5, pc}
		return ERROR_VRING_NO_BUFF;
   1e4e2:	4801      	ldr	r0, [pc, #4]	; (1e4e8 <virtqueue_add_consumed_buffer+0x34>)
   1e4e4:	e7fc      	b.n	1e4e0 <virtqueue_add_consumed_buffer+0x2c>
   1e4e6:	bf00      	nop
   1e4e8:	fffff441 	.word	0xfffff441

0001e4ec <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int len,
			      int wait)
{
   1e4ec:	b470      	push	{r4, r5, r6}
   1e4ee:	9e03      	ldr	r6, [sp, #12]
   1e4f0:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY || len < 0)
   1e4f2:	b158      	cbz	r0, 1e50c <rpmsg_send_offchannel_raw+0x20>
   1e4f4:	6a00      	ldr	r0, [r0, #32]
   1e4f6:	b148      	cbz	r0, 1e50c <rpmsg_send_offchannel_raw+0x20>
   1e4f8:	b143      	cbz	r3, 1e50c <rpmsg_send_offchannel_raw+0x20>
   1e4fa:	3401      	adds	r4, #1
   1e4fc:	d006      	beq.n	1e50c <rpmsg_send_offchannel_raw+0x20>
   1e4fe:	2e00      	cmp	r6, #0
   1e500:	db04      	blt.n	1e50c <rpmsg_send_offchannel_raw+0x20>
		return RPMSG_ERR_PARAM;

	rdev = ept->rdev;

	if (rdev->ops.send_offchannel_raw)
   1e502:	6f84      	ldr	r4, [r0, #120]	; 0x78
   1e504:	b114      	cbz	r4, 1e50c <rpmsg_send_offchannel_raw+0x20>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
   1e506:	46a4      	mov	ip, r4
						     len, wait);

	return RPMSG_ERR_PARAM;
}
   1e508:	bc70      	pop	{r4, r5, r6}
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
   1e50a:	4760      	bx	ip
		return RPMSG_ERR_PARAM;
   1e50c:	4801      	ldr	r0, [pc, #4]	; (1e514 <rpmsg_send_offchannel_raw+0x28>)
}
   1e50e:	bc70      	pop	{r4, r5, r6}
   1e510:	4770      	bx	lr
   1e512:	bf00      	nop
   1e514:	fffff82d 	.word	0xfffff82d

0001e518 <rpmsg_send_offchannel_nocopy>:
	return NULL;
}

int rpmsg_send_offchannel_nocopy(struct rpmsg_endpoint *ept, uint32_t src,
				 uint32_t dst, const void *data, int len)
{
   1e518:	b470      	push	{r4, r5, r6}
   1e51a:	9e03      	ldr	r6, [sp, #12]
   1e51c:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY || len < 0)
   1e51e:	b160      	cbz	r0, 1e53a <rpmsg_send_offchannel_nocopy+0x22>
   1e520:	6a00      	ldr	r0, [r0, #32]
   1e522:	b150      	cbz	r0, 1e53a <rpmsg_send_offchannel_nocopy+0x22>
   1e524:	b14b      	cbz	r3, 1e53a <rpmsg_send_offchannel_nocopy+0x22>
   1e526:	3401      	adds	r4, #1
   1e528:	d007      	beq.n	1e53a <rpmsg_send_offchannel_nocopy+0x22>
   1e52a:	2e00      	cmp	r6, #0
   1e52c:	db05      	blt.n	1e53a <rpmsg_send_offchannel_nocopy+0x22>
		return RPMSG_ERR_PARAM;

	rdev = ept->rdev;

	if (rdev->ops.send_offchannel_nocopy)
   1e52e:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
   1e532:	b114      	cbz	r4, 1e53a <rpmsg_send_offchannel_nocopy+0x22>
		return rdev->ops.send_offchannel_nocopy(rdev, src, dst,
   1e534:	46a4      	mov	ip, r4
							data, len);

	return RPMSG_ERR_PARAM;
}
   1e536:	bc70      	pop	{r4, r5, r6}
		return rdev->ops.send_offchannel_nocopy(rdev, src, dst,
   1e538:	4760      	bx	ip
		return RPMSG_ERR_PARAM;
   1e53a:	4801      	ldr	r0, [pc, #4]	; (1e540 <rpmsg_send_offchannel_nocopy+0x28>)
}
   1e53c:	bc70      	pop	{r4, r5, r6}
   1e53e:	4770      	bx	lr
   1e540:	fffff82d 	.word	0xfffff82d

0001e544 <rpmsg_register_endpoint>:
			     struct rpmsg_endpoint *ept,
			     const char *name,
			     uint32_t src, uint32_t dest,
			     rpmsg_ept_cb cb,
			     rpmsg_ns_unbind_cb ns_unbind_cb)
{
   1e544:	b570      	push	{r4, r5, r6, lr}
   1e546:	460c      	mov	r4, r1
   1e548:	4611      	mov	r1, r2
   1e54a:	4605      	mov	r5, r0
   1e54c:	461e      	mov	r6, r3
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   1e54e:	4b0c      	ldr	r3, [pc, #48]	; (1e580 <rpmsg_register_endpoint+0x3c>)
   1e550:	2220      	movs	r2, #32
   1e552:	2900      	cmp	r1, #0
   1e554:	bf08      	it	eq
   1e556:	4619      	moveq	r1, r3
   1e558:	4620      	mov	r0, r4
   1e55a:	f00b f938 	bl	297ce <strncpy>
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
	ept->addr = src;
	ept->dest_addr = dest;
   1e55e:	9b04      	ldr	r3, [sp, #16]
	ept->addr = src;
   1e560:	6266      	str	r6, [r4, #36]	; 0x24
	ept->dest_addr = dest;
   1e562:	62a3      	str	r3, [r4, #40]	; 0x28
	ept->cb = cb;
   1e564:	9b05      	ldr	r3, [sp, #20]
	ept->ns_unbind_cb = ns_unbind_cb;
	ept->rdev = rdev;
   1e566:	6225      	str	r5, [r4, #32]
	ept->cb = cb;
   1e568:	62e3      	str	r3, [r4, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
   1e56a:	9b06      	ldr	r3, [sp, #24]
   1e56c:	6323      	str	r3, [r4, #48]	; 0x30
	new_node->prev = node->prev;
   1e56e:	686a      	ldr	r2, [r5, #4]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
   1e570:	f104 0334 	add.w	r3, r4, #52	; 0x34
	new_node->next = node;
   1e574:	e9c4 520d 	strd	r5, r2, [r4, #52]	; 0x34
	new_node->next->prev = new_node;
   1e578:	606b      	str	r3, [r5, #4]
	new_node->prev->next = new_node;
   1e57a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   1e57c:	6013      	str	r3, [r2, #0]
}
   1e57e:	bd70      	pop	{r4, r5, r6, pc}
   1e580:	0002eeac 	.word	0x0002eeac

0001e584 <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
   1e584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1e588:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
   1e58c:	460d      	mov	r5, r1
   1e58e:	4692      	mov	sl, r2
   1e590:	461f      	mov	r7, r3
	int status = RPMSG_SUCCESS;
	uint32_t addr = src;

	if (!ept || !rdev || !cb)
   1e592:	4606      	mov	r6, r0
   1e594:	2800      	cmp	r0, #0
   1e596:	d06c      	beq.n	1e672 <rpmsg_create_ept+0xee>
   1e598:	2900      	cmp	r1, #0
   1e59a:	d06a      	beq.n	1e672 <rpmsg_create_ept+0xee>
   1e59c:	f1b9 0f00 	cmp.w	r9, #0
   1e5a0:	d067      	beq.n	1e672 <rpmsg_create_ept+0xee>
		return RPMSG_ERR_PARAM;

	metal_mutex_acquire(&rdev->lock);
   1e5a2:	f101 0858 	add.w	r8, r1, #88	; 0x58
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
	__metal_mutex_acquire(mutex);
   1e5a6:	4640      	mov	r0, r8
   1e5a8:	f00a fb1e 	bl	28be8 <__metal_mutex_acquire>
	if (src == RPMSG_ADDR_ANY) {
   1e5ac:	1c78      	adds	r0, r7, #1
   1e5ae:	d140      	bne.n	1e632 <rpmsg_create_ept+0xae>
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
   1e5b0:	6cac      	ldr	r4, [r5, #72]	; 0x48
   1e5b2:	f105 0348 	add.w	r3, r5, #72	; 0x48
			    unsigned int max)
{
	unsigned int bit;

	for (bit = start;
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e5b6:	f014 0401 	ands.w	r4, r4, #1
   1e5ba:	d00b      	beq.n	1e5d4 <rpmsg_create_ept+0x50>
	for (bit = start;
   1e5bc:	2400      	movs	r4, #0
	     bit++)
   1e5be:	3401      	adds	r4, #1
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e5c0:	2c80      	cmp	r4, #128	; 0x80
   1e5c2:	d054      	beq.n	1e66e <rpmsg_create_ept+0xea>
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
   1e5c4:	0962      	lsrs	r2, r4, #5
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
   1e5c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   1e5ca:	f004 011f 	and.w	r1, r4, #31
   1e5ce:	40ca      	lsrs	r2, r1
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e5d0:	07d1      	lsls	r1, r2, #31
   1e5d2:	d4f4      	bmi.n	1e5be <rpmsg_create_ept+0x3a>
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e5d4:	2101      	movs	r1, #1
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e5d6:	0960      	lsrs	r0, r4, #5
   1e5d8:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
		addr = RPMSG_RESERVED_ADDRESSES + nextbit;
   1e5dc:	f504 6780 	add.w	r7, r4, #1024	; 0x400
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e5e0:	f004 041f 	and.w	r4, r4, #31
   1e5e4:	40a1      	lsls	r1, r4
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e5e6:	430a      	orrs	r2, r1
   1e5e8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
		 * 1.Trust the author of predefined service
		 * 2.Simplify the tracking implementation
		 */
	}

	rpmsg_register_endpoint(rdev, ept, name, addr, dest, cb, unbind_cb);
   1e5ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1e5ee:	4652      	mov	r2, sl
   1e5f0:	e9cd 9301 	strd	r9, r3, [sp, #4]
   1e5f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1e5f6:	4631      	mov	r1, r6
   1e5f8:	9300      	str	r3, [sp, #0]
   1e5fa:	4628      	mov	r0, r5
   1e5fc:	463b      	mov	r3, r7
   1e5fe:	f7ff ffa1 	bl	1e544 <rpmsg_register_endpoint>
	z_impl_k_sem_give(sem);
   1e602:	4640      	mov	r0, r8
   1e604:	f001 fa9c 	bl	1fb40 <z_impl_k_sem_give>
	metal_mutex_release(&rdev->lock);

	/* Send NS announcement to remote processor */
	if (ept->name[0] && rdev->support_ns &&
   1e608:	7834      	ldrb	r4, [r6, #0]
   1e60a:	b174      	cbz	r4, 1e62a <rpmsg_create_ept+0xa6>
   1e60c:	f895 4090 	ldrb.w	r4, [r5, #144]	; 0x90
   1e610:	b15c      	cbz	r4, 1e62a <rpmsg_create_ept+0xa6>
   1e612:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   1e614:	3301      	adds	r3, #1
   1e616:	d12e      	bne.n	1e676 <rpmsg_create_ept+0xf2>
	    ept->dest_addr == RPMSG_ADDR_ANY)
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
   1e618:	2100      	movs	r1, #0
   1e61a:	4630      	mov	r0, r6
   1e61c:	f00a fb13 	bl	28c46 <rpmsg_send_ns_message>

	if (status)
   1e620:	4604      	mov	r4, r0
   1e622:	b110      	cbz	r0, 1e62a <rpmsg_create_ept+0xa6>
		rpmsg_unregister_endpoint(ept);
   1e624:	4630      	mov	r0, r6
   1e626:	f00a fae5 	bl	28bf4 <rpmsg_unregister_endpoint>
	return status;

ret_status:
	metal_mutex_release(&rdev->lock);
	return status;
}
   1e62a:	4620      	mov	r0, r4
   1e62c:	b004      	add	sp, #16
   1e62e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (src >= RPMSG_RESERVED_ADDRESSES) {
   1e632:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
   1e636:	d3d9      	bcc.n	1e5ec <rpmsg_create_ept+0x68>
	addr -= RPMSG_RESERVED_ADDRESSES;
   1e638:	f5a7 6380 	sub.w	r3, r7, #1024	; 0x400
	if (addr >= 0 && addr < size)
   1e63c:	2b7f      	cmp	r3, #127	; 0x7f
		status = rpmsg_is_address_set(rdev->bitmap,
   1e63e:	f105 0148 	add.w	r1, r5, #72	; 0x48
	if (addr >= 0 && addr < size)
   1e642:	d80f      	bhi.n	1e664 <rpmsg_create_ept+0xe0>
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
   1e644:	0958      	lsrs	r0, r3, #5
   1e646:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
   1e64a:	f003 031f 	and.w	r3, r3, #31
   1e64e:	fa24 f203 	lsr.w	r2, r4, r3
		if (!status) {
   1e652:	07d2      	lsls	r2, r2, #31
   1e654:	d40b      	bmi.n	1e66e <rpmsg_create_ept+0xea>
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e656:	2201      	movs	r2, #1
   1e658:	fa02 f303 	lsl.w	r3, r2, r3
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e65c:	4323      	orrs	r3, r4
   1e65e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
}
   1e662:	e7c3      	b.n	1e5ec <rpmsg_create_ept+0x68>
   1e664:	4c05      	ldr	r4, [pc, #20]	; (1e67c <rpmsg_create_ept+0xf8>)
   1e666:	4640      	mov	r0, r8
   1e668:	f001 fa6a 	bl	1fb40 <z_impl_k_sem_give>
}
   1e66c:	e7dd      	b.n	1e62a <rpmsg_create_ept+0xa6>
			status = RPMSG_ERR_ADDR;
   1e66e:	4c04      	ldr	r4, [pc, #16]	; (1e680 <rpmsg_create_ept+0xfc>)
   1e670:	e7f9      	b.n	1e666 <rpmsg_create_ept+0xe2>
		return RPMSG_ERR_PARAM;
   1e672:	4c02      	ldr	r4, [pc, #8]	; (1e67c <rpmsg_create_ept+0xf8>)
   1e674:	e7d9      	b.n	1e62a <rpmsg_create_ept+0xa6>
   1e676:	2400      	movs	r4, #0
   1e678:	e7d7      	b.n	1e62a <rpmsg_create_ept+0xa6>
   1e67a:	bf00      	nop
   1e67c:	fffff82d 	.word	0xfffff82d
   1e680:	fffff829 	.word	0xfffff829

0001e684 <rpmsg_virtio_send_offchannel_nocopy>:
}

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
   1e684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);

	hdr = RPMSG_LOCATE_HDR(data);
   1e688:	f1a3 0810 	sub.w	r8, r3, #16
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
   1e68c:	f853 7c08 	ldr.w	r7, [r3, #-8]

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
	rp_hdr.src = src;
	rp_hdr.len = len;
	rp_hdr.reserved = 0;
   1e690:	2300      	movs	r3, #0
{
   1e692:	b088      	sub	sp, #32
	rp_hdr.reserved = 0;
   1e694:	9306      	str	r3, [sp, #24]
	rp_hdr.flags = 0;
   1e696:	f8ad 301e 	strh.w	r3, [sp, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
   1e69a:	2310      	movs	r3, #16
	rp_hdr.src = src;
   1e69c:	e9cd 1204 	strd	r1, r2, [sp, #16]
{
   1e6a0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   1e6a2:	4604      	mov	r4, r0
	io = rvdev->shbuf_io;
   1e6a4:	f8d0 00ac 	ldr.w	r0, [r0, #172]	; 0xac
	rp_hdr.len = len;
   1e6a8:	f8ad 501c 	strh.w	r5, [sp, #28]
   1e6ac:	6801      	ldr	r1, [r0, #0]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   1e6ae:	6886      	ldr	r6, [r0, #8]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   1e6b0:	eba8 0101 	sub.w	r1, r8, r1
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
   1e6b4:	42b1      	cmp	r1, r6
   1e6b6:	bf28      	it	cs
   1e6b8:	f04f 31ff 	movcs.w	r1, #4294967295
   1e6bc:	eb0d 0203 	add.w	r2, sp, r3
   1e6c0:	f00a f876 	bl	287b0 <metal_io_block_write>
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
   1e6c4:	2810      	cmp	r0, #16
	idx = hdr->reserved;
   1e6c6:	b2bf      	uxth	r7, r7
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
   1e6c8:	d00b      	beq.n	1e6e2 <rpmsg_virtio_send_offchannel_nocopy+0x5e>
   1e6ca:	4924      	ldr	r1, [pc, #144]	; (1e75c <rpmsg_virtio_send_offchannel_nocopy+0xd8>)
   1e6cc:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
   1e6d0:	4a23      	ldr	r2, [pc, #140]	; (1e760 <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e6d2:	4824      	ldr	r0, [pc, #144]	; (1e764 <rpmsg_virtio_send_offchannel_nocopy+0xe0>)
   1e6d4:	f006 f999 	bl	24a0a <assert_print>
   1e6d8:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
#endif /*!VIRTIO_DEVICE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
   1e6dc:	4820      	ldr	r0, [pc, #128]	; (1e760 <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e6de:	f006 f98d 	bl	249fc <assert_post_action>
	metal_mutex_acquire(&rdev->lock);
   1e6e2:	f104 0658 	add.w	r6, r4, #88	; 0x58
   1e6e6:	4630      	mov	r0, r6
   1e6e8:	f00a fb3d 	bl	28d66 <__metal_mutex_acquire>
}

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
	return rvdev->vdev->role;
   1e6ec:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_HOST)
   1e6f0:	699b      	ldr	r3, [r3, #24]
   1e6f2:	b9d3      	cbnz	r3, 1e72a <rpmsg_virtio_send_offchannel_nocopy+0xa6>
		buff_len = rvdev->config.h2r_buf_size;
   1e6f4:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
   1e6f8:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
   1e6fc:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e700:	699b      	ldr	r3, [r3, #24]
	if (role == RPMSG_HOST) {
   1e702:	b9cb      	cbnz	r3, 1e738 <rpmsg_virtio_send_offchannel_nocopy+0xb4>
		vqbuf.len = len;
   1e704:	e9cd 8202 	strd	r8, r2, [sp, #8]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
   1e708:	f8cd 8000 	str.w	r8, [sp]
   1e70c:	2201      	movs	r2, #1
   1e70e:	a902      	add	r1, sp, #8
   1e710:	f00a f92e 	bl	28970 <virtqueue_add_buffer>
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
   1e714:	b1b0      	cbz	r0, 1e744 <rpmsg_virtio_send_offchannel_nocopy+0xc0>
   1e716:	4914      	ldr	r1, [pc, #80]	; (1e768 <rpmsg_virtio_send_offchannel_nocopy+0xe4>)
   1e718:	f240 13b9 	movw	r3, #441	; 0x1b9
   1e71c:	4a10      	ldr	r2, [pc, #64]	; (1e760 <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e71e:	4811      	ldr	r0, [pc, #68]	; (1e764 <rpmsg_virtio_send_offchannel_nocopy+0xe0>)
   1e720:	f006 f973 	bl	24a0a <assert_print>
   1e724:	f240 11b9 	movw	r1, #441	; 0x1b9
   1e728:	e7d8      	b.n	1e6dc <rpmsg_virtio_send_offchannel_nocopy+0x58>
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
   1e72a:	4639      	mov	r1, r7
   1e72c:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e730:	f00a f9b4 	bl	28a9c <virtqueue_get_buffer_length>
   1e734:	4602      	mov	r2, r0
   1e736:	e7df      	b.n	1e6f8 <rpmsg_virtio_send_offchannel_nocopy+0x74>
	if (role == RPMSG_REMOTE) {
   1e738:	2b01      	cmp	r3, #1
   1e73a:	d103      	bne.n	1e744 <rpmsg_virtio_send_offchannel_nocopy+0xc0>
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
   1e73c:	4639      	mov	r1, r7
   1e73e:	f7ff feb9 	bl	1e4b4 <virtqueue_add_consumed_buffer>
   1e742:	e7e7      	b.n	1e714 <rpmsg_virtio_send_offchannel_nocopy+0x90>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
   1e744:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e748:	f00a f9ff 	bl	28b4a <virtqueue_kick>
	k_sem_take(m, K_FOREVER);
}

static inline void __metal_mutex_release(metal_mutex_t *m)
{
	k_sem_give(m);
   1e74c:	4630      	mov	r0, r6
   1e74e:	f00a fb08 	bl	28d62 <k_sem_give>

	metal_mutex_release(&rdev->lock);

	return len;
}
   1e752:	4628      	mov	r0, r5
   1e754:	b008      	add	sp, #32
   1e756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e75a:	bf00      	nop
   1e75c:	000300a3 	.word	0x000300a3
   1e760:	00030060 	.word	0x00030060
   1e764:	0002b3a9 	.word	0x0002b3a9
   1e768:	000300bc 	.word	0x000300bc

0001e76c <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
   1e76c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct virtio_device *vdev = vq->vq_dev;
	struct rpmsg_virtio_device *rvdev = vdev->priv;
   1e770:	6803      	ldr	r3, [r0, #0]
   1e772:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
   1e774:	f107 0658 	add.w	r6, r7, #88	; 0x58
   1e778:	4630      	mov	r0, r6
   1e77a:	f00a faf4 	bl	28d66 <__metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
   1e77e:	4638      	mov	r0, r7
   1e780:	f10d 020a 	add.w	r2, sp, #10
   1e784:	a903      	add	r1, sp, #12
   1e786:	f00a fb61 	bl	28e4c <rpmsg_virtio_get_rx_buffer>
   1e78a:	4604      	mov	r4, r0
   1e78c:	4630      	mov	r0, r6
   1e78e:	f00a fae8 	bl	28d62 <k_sem_give>

	metal_mutex_release(&rdev->lock);

	while (rp_hdr) {
   1e792:	2c00      	cmp	r4, #0
   1e794:	d04f      	beq.n	1e836 <rpmsg_virtio_rx_callback+0xca>
		rp_hdr->reserved = idx;
   1e796:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1e79a:	4630      	mov	r0, r6
   1e79c:	60a3      	str	r3, [r4, #8]
   1e79e:	f00a fae2 	bl	28d66 <__metal_mutex_acquire>
			     rpmsg_ns_unbind_cb ns_unbind_cb);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
   1e7a2:	f04f 33ff 	mov.w	r3, #4294967295
   1e7a6:	2100      	movs	r1, #0
   1e7a8:	4638      	mov	r0, r7
   1e7aa:	6862      	ldr	r2, [r4, #4]
   1e7ac:	f00a fa7f 	bl	28cae <rpmsg_get_endpoint>
   1e7b0:	4605      	mov	r5, r0
   1e7b2:	4630      	mov	r0, r6
   1e7b4:	f00a fad5 	bl	28d62 <k_sem_give>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
		metal_mutex_release(&rdev->lock);

		if (ept) {
   1e7b8:	b1ed      	cbz	r5, 1e7f6 <rpmsg_virtio_rx_callback+0x8a>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
   1e7ba:	6aab      	ldr	r3, [r5, #40]	; 0x28
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1e7bc:	6be9      	ldr	r1, [r5, #60]	; 0x3c
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
   1e7be:	3301      	adds	r3, #1
				ept->dest_addr = rp_hdr->src;
   1e7c0:	bf08      	it	eq
   1e7c2:	6823      	ldreq	r3, [r4, #0]
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1e7c4:	4628      	mov	r0, r5
				ept->dest_addr = rp_hdr->src;
   1e7c6:	bf08      	it	eq
   1e7c8:	62ab      	streq	r3, [r5, #40]	; 0x28
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1e7ca:	6823      	ldr	r3, [r4, #0]
   1e7cc:	89a2      	ldrh	r2, [r4, #12]
   1e7ce:	9100      	str	r1, [sp, #0]
   1e7d0:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
   1e7d4:	f104 0110 	add.w	r1, r4, #16
   1e7d8:	47c0      	blx	r8
					 rp_hdr->len, rp_hdr->src, ept->priv);

			RPMSG_ASSERT(status >= 0,
   1e7da:	2800      	cmp	r0, #0
   1e7dc:	da0b      	bge.n	1e7f6 <rpmsg_virtio_rx_callback+0x8a>
   1e7de:	4917      	ldr	r1, [pc, #92]	; (1e83c <rpmsg_virtio_rx_callback+0xd0>)
   1e7e0:	4817      	ldr	r0, [pc, #92]	; (1e840 <rpmsg_virtio_rx_callback+0xd4>)
   1e7e2:	f240 2343 	movw	r3, #579	; 0x243
   1e7e6:	4a17      	ldr	r2, [pc, #92]	; (1e844 <rpmsg_virtio_rx_callback+0xd8>)
   1e7e8:	f006 f90f 	bl	24a0a <assert_print>
   1e7ec:	f240 2143 	movw	r1, #579	; 0x243
   1e7f0:	4814      	ldr	r0, [pc, #80]	; (1e844 <rpmsg_virtio_rx_callback+0xd8>)
   1e7f2:	f006 f903 	bl	249fc <assert_post_action>
   1e7f6:	4630      	mov	r0, r6
   1e7f8:	f00a fab5 	bl	28d66 <__metal_mutex_acquire>
		}

		metal_mutex_acquire(&rdev->lock);

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
   1e7fc:	68a3      	ldr	r3, [r4, #8]
   1e7fe:	2b00      	cmp	r3, #0
   1e800:	db06      	blt.n	1e810 <rpmsg_virtio_rx_callback+0xa4>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   1e802:	4621      	mov	r1, r4
   1e804:	4638      	mov	r0, r7
   1e806:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1e80a:	9a03      	ldr	r2, [sp, #12]
   1e80c:	f00a fb35 	bl	28e7a <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
   1e810:	4638      	mov	r0, r7
   1e812:	f10d 020a 	add.w	r2, sp, #10
   1e816:	a903      	add	r1, sp, #12
   1e818:	f00a fb18 	bl	28e4c <rpmsg_virtio_get_rx_buffer>
		if (!rp_hdr) {
   1e81c:	4604      	mov	r4, r0
   1e81e:	b118      	cbz	r0, 1e828 <rpmsg_virtio_rx_callback+0xbc>
   1e820:	4630      	mov	r0, r6
   1e822:	f00a fa9e 	bl	28d62 <k_sem_give>
	while (rp_hdr) {
   1e826:	e7b6      	b.n	1e796 <rpmsg_virtio_rx_callback+0x2a>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
   1e828:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
   1e82c:	f00a f98d 	bl	28b4a <virtqueue_kick>
   1e830:	4630      	mov	r0, r6
   1e832:	f00a fa96 	bl	28d62 <k_sem_give>
		}
		metal_mutex_release(&rdev->lock);
	}
}
   1e836:	b004      	add	sp, #16
   1e838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e83c:	000300c8 	.word	0x000300c8
   1e840:	0002b3a9 	.word	0x0002b3a9
   1e844:	00030060 	.word	0x00030060

0001e848 <rpmsg_virtio_send_offchannel_raw>:
{
   1e848:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1e84c:	b085      	sub	sp, #20
   1e84e:	460f      	mov	r7, r1
   1e850:	4690      	mov	r8, r2
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
   1e852:	a903      	add	r1, sp, #12
   1e854:	9a0d      	ldr	r2, [sp, #52]	; 0x34
{
   1e856:	4606      	mov	r6, r0
   1e858:	4699      	mov	r9, r3
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
   1e85a:	f00a fb59 	bl	28f10 <rpmsg_virtio_get_tx_payload_buffer>
	if (!buffer)
   1e85e:	4604      	mov	r4, r0
   1e860:	b350      	cbz	r0, 1e8b8 <rpmsg_virtio_send_offchannel_raw+0x70>
	if (len > (int)buff_len)
   1e862:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   1e864:	9b03      	ldr	r3, [sp, #12]
	io = rvdev->shbuf_io;
   1e866:	f8d6 00ac 	ldr.w	r0, [r6, #172]	; 0xac
   1e86a:	429d      	cmp	r5, r3
   1e86c:	bfa8      	it	ge
   1e86e:	461d      	movge	r5, r3
   1e870:	6801      	ldr	r1, [r0, #0]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
   1e872:	f8d0 c008 	ldr.w	ip, [r0, #8]
   1e876:	1a61      	subs	r1, r4, r1
   1e878:	4561      	cmp	r1, ip
   1e87a:	bf28      	it	cs
   1e87c:	f04f 31ff 	movcs.w	r1, #4294967295
   1e880:	462b      	mov	r3, r5
   1e882:	464a      	mov	r2, r9
   1e884:	f009 ff94 	bl	287b0 <metal_io_block_write>
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
   1e888:	4285      	cmp	r5, r0
   1e88a:	d00b      	beq.n	1e8a4 <rpmsg_virtio_send_offchannel_raw+0x5c>
   1e88c:	490b      	ldr	r1, [pc, #44]	; (1e8bc <rpmsg_virtio_send_offchannel_raw+0x74>)
   1e88e:	480c      	ldr	r0, [pc, #48]	; (1e8c0 <rpmsg_virtio_send_offchannel_raw+0x78>)
   1e890:	f240 2303 	movw	r3, #515	; 0x203
   1e894:	4a0b      	ldr	r2, [pc, #44]	; (1e8c4 <rpmsg_virtio_send_offchannel_raw+0x7c>)
   1e896:	f006 f8b8 	bl	24a0a <assert_print>
   1e89a:	f240 2103 	movw	r1, #515	; 0x203
   1e89e:	4809      	ldr	r0, [pc, #36]	; (1e8c4 <rpmsg_virtio_send_offchannel_raw+0x7c>)
   1e8a0:	f006 f8ac 	bl	249fc <assert_post_action>
	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
   1e8a4:	4623      	mov	r3, r4
   1e8a6:	4642      	mov	r2, r8
   1e8a8:	4639      	mov	r1, r7
   1e8aa:	4630      	mov	r0, r6
   1e8ac:	9500      	str	r5, [sp, #0]
   1e8ae:	f7ff fee9 	bl	1e684 <rpmsg_virtio_send_offchannel_nocopy>
}
   1e8b2:	b005      	add	sp, #20
   1e8b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return RPMSG_ERR_NO_BUFF;
   1e8b8:	4803      	ldr	r0, [pc, #12]	; (1e8c8 <rpmsg_virtio_send_offchannel_raw+0x80>)
   1e8ba:	e7fa      	b.n	1e8b2 <rpmsg_virtio_send_offchannel_raw+0x6a>
   1e8bc:	000300d4 	.word	0x000300d4
   1e8c0:	0002b3a9 	.word	0x0002b3a9
   1e8c4:	00030060 	.word	0x00030060
   1e8c8:	fffff82e 	.word	0xfffff82e

0001e8cc <rpmsg_virtio_get_buffer_size>:

	return RPMSG_SUCCESS;
}

int rpmsg_virtio_get_buffer_size(struct rpmsg_device *rdev)
{
   1e8cc:	b538      	push	{r3, r4, r5, lr}
	int size;
	struct rpmsg_virtio_device *rvdev;

	if (!rdev)
   1e8ce:	4604      	mov	r4, r0
   1e8d0:	b1e0      	cbz	r0, 1e90c <rpmsg_virtio_get_buffer_size+0x40>
		return RPMSG_ERR_PARAM;
	metal_mutex_acquire(&rdev->lock);
   1e8d2:	f100 0558 	add.w	r5, r0, #88	; 0x58
   1e8d6:	4628      	mov	r0, r5
   1e8d8:	f00a fa45 	bl	28d66 <__metal_mutex_acquire>
   1e8dc:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
   1e8e0:	699b      	ldr	r3, [r3, #24]
	if (role == RPMSG_HOST) {
   1e8e2:	b953      	cbnz	r3, 1e8fa <rpmsg_virtio_get_buffer_size+0x2e>
		length = rvdev->config.h2r_buf_size - sizeof(struct rpmsg_hdr);
   1e8e4:	f8d4 4094 	ldr.w	r4, [r4, #148]	; 0x94
   1e8e8:	3c10      	subs	r4, #16
	if (length <= 0) {
   1e8ea:	2c00      	cmp	r4, #0
   1e8ec:	dc00      	bgt.n	1e8f0 <rpmsg_virtio_get_buffer_size+0x24>
		length = RPMSG_ERR_NO_BUFF;
   1e8ee:	4c08      	ldr	r4, [pc, #32]	; (1e910 <rpmsg_virtio_get_buffer_size+0x44>)
   1e8f0:	4628      	mov	r0, r5
   1e8f2:	f00a fa36 	bl	28d62 <k_sem_give>
	rvdev = (struct rpmsg_virtio_device *)rdev;
	size = _rpmsg_virtio_get_buffer_size(rvdev);
	metal_mutex_release(&rdev->lock);
	return size;
}
   1e8f6:	4620      	mov	r0, r4
   1e8f8:	bd38      	pop	{r3, r4, r5, pc}
	if (role == RPMSG_REMOTE) {
   1e8fa:	2b01      	cmp	r3, #1
   1e8fc:	d1f7      	bne.n	1e8ee <rpmsg_virtio_get_buffer_size+0x22>
		    (int)virtqueue_get_desc_size(rvdev->svq) -
   1e8fe:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e902:	f00a f959 	bl	28bb8 <virtqueue_get_desc_size>
   1e906:	f1a0 0410 	sub.w	r4, r0, #16
   1e90a:	e7ee      	b.n	1e8ea <rpmsg_virtio_get_buffer_size+0x1e>
		return RPMSG_ERR_PARAM;
   1e90c:	4c01      	ldr	r4, [pc, #4]	; (1e914 <rpmsg_virtio_get_buffer_size+0x48>)
   1e90e:	e7f2      	b.n	1e8f6 <rpmsg_virtio_get_buffer_size+0x2a>
   1e910:	fffff82e 	.word	0xfffff82e
   1e914:	fffff82d 	.word	0xfffff82d

0001e918 <rpmsg_init_vdev_with_config>:
				struct virtio_device *vdev,
				rpmsg_ns_bind_cb ns_bind_cb,
				struct metal_io_region *shm_io,
				struct rpmsg_virtio_shm_pool *shpool,
				const struct rpmsg_virtio_config *config)
{
   1e918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1e91c:	b08a      	sub	sp, #40	; 0x28
   1e91e:	460d      	mov	r5, r1
   1e920:	e9dd 9712 	ldrd	r9, r7, [sp, #72]	; 0x48
   1e924:	4690      	mov	r8, r2
   1e926:	461e      	mov	r6, r3
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	if (!rvdev || !vdev || !shm_io)
   1e928:	4604      	mov	r4, r0
   1e92a:	b920      	cbnz	r0, 1e936 <rpmsg_init_vdev_with_config+0x1e>
		return RPMSG_ERR_PARAM;
   1e92c:	4f81      	ldr	r7, [pc, #516]	; (1eb34 <rpmsg_init_vdev_with_config+0x21c>)
	if (role == RPMSG_HOST)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_DEVICE_ONLY*/

	return status;
}
   1e92e:	4638      	mov	r0, r7
   1e930:	b00a      	add	sp, #40	; 0x28
   1e932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!rvdev || !vdev || !shm_io)
   1e936:	2900      	cmp	r1, #0
   1e938:	d0f8      	beq.n	1e92c <rpmsg_init_vdev_with_config+0x14>
   1e93a:	2b00      	cmp	r3, #0
   1e93c:	d0f6      	beq.n	1e92c <rpmsg_init_vdev_with_config+0x14>
__ssp_bos_icheck3(memset, void *, int)
   1e93e:	2294      	movs	r2, #148	; 0x94
   1e940:	2100      	movs	r1, #0
   1e942:	f00a fe02 	bl	2954a <memset>
	return z_impl_k_sem_init(sem, initial_count, limit);
   1e946:	2201      	movs	r2, #1
   1e948:	f104 0058 	add.w	r0, r4, #88	; 0x58
   1e94c:	4611      	mov	r1, r2
   1e94e:	f00a fc0e 	bl	2916e <z_impl_k_sem_init>
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
   1e952:	4b79      	ldr	r3, [pc, #484]	; (1eb38 <rpmsg_init_vdev_with_config+0x220>)
	rvdev->vdev = vdev;
   1e954:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	rdev->ns_bind_cb = ns_bind_cb;
   1e958:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	vdev->priv = rvdev;
   1e95c:	626c      	str	r4, [r5, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
   1e95e:	67a3      	str	r3, [r4, #120]	; 0x78
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
   1e960:	4b76      	ldr	r3, [pc, #472]	; (1eb3c <rpmsg_init_vdev_with_config+0x224>)
   1e962:	67e3      	str	r3, [r4, #124]	; 0x7c
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
   1e964:	4b76      	ldr	r3, [pc, #472]	; (1eb40 <rpmsg_init_vdev_with_config+0x228>)
   1e966:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
   1e96a:	4b76      	ldr	r3, [pc, #472]	; (1eb44 <rpmsg_init_vdev_with_config+0x22c>)
   1e96c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
   1e970:	4b75      	ldr	r3, [pc, #468]	; (1eb48 <rpmsg_init_vdev_with_config+0x230>)
   1e972:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	rdev->ops.release_tx_buffer = rpmsg_virtio_release_tx_buffer;
   1e976:	4b75      	ldr	r3, [pc, #468]	; (1eb4c <rpmsg_init_vdev_with_config+0x234>)
   1e978:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
   1e97c:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
   1e980:	f8d3 8018 	ldr.w	r8, [r3, #24]
	if (role == RPMSG_HOST) {
   1e984:	f1b8 0f00 	cmp.w	r8, #0
   1e988:	d16e      	bne.n	1ea68 <rpmsg_init_vdev_with_config+0x150>
		if (config == NULL) {
   1e98a:	2f00      	cmp	r7, #0
   1e98c:	d0ce      	beq.n	1e92c <rpmsg_init_vdev_with_config+0x14>
		rvdev->config = *config;
   1e98e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
   1e992:	f104 0394 	add.w	r3, r4, #148	; 0x94
   1e996:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	vdev->features = rpmsg_virtio_get_features(rvdev);
   1e99a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
}

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
	return rvdev->vdev->func->get_features(rvdev->vdev);
   1e99e:	6a03      	ldr	r3, [r0, #32]
   1e9a0:	689b      	ldr	r3, [r3, #8]
   1e9a2:	4798      	blx	r3
   1e9a4:	2300      	movs	r3, #0
   1e9a6:	6128      	str	r0, [r5, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
   1e9a8:	f000 0001 	and.w	r0, r0, #1
	vdev->features = rpmsg_virtio_get_features(rvdev);
   1e9ac:	616b      	str	r3, [r5, #20]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
   1e9ae:	f884 0090 	strb.w	r0, [r4, #144]	; 0x90
	if (role == RPMSG_HOST) {
   1e9b2:	f1b8 0f00 	cmp.w	r8, #0
   1e9b6:	d16d      	bne.n	1ea94 <rpmsg_init_vdev_with_config+0x17c>
		rvdev->shpool = config->split_shpool ? shpool + 1 : shpool;
   1e9b8:	7a3b      	ldrb	r3, [r7, #8]
   1e9ba:	2b00      	cmp	r3, #0
   1e9bc:	d068      	beq.n	1ea90 <rpmsg_init_vdev_with_config+0x178>
   1e9be:	f109 030c 	add.w	r3, r9, #12
   1e9c2:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
		if (!shpool)
   1e9c6:	f1b9 0f00 	cmp.w	r9, #0
   1e9ca:	d0af      	beq.n	1e92c <rpmsg_init_vdev_with_config+0x14>
		if (!shpool->size || !rvdev->shpool->size)
   1e9cc:	f8d9 2008 	ldr.w	r2, [r9, #8]
   1e9d0:	2a00      	cmp	r2, #0
   1e9d2:	f000 80ad 	beq.w	1eb30 <rpmsg_init_vdev_with_config+0x218>
   1e9d6:	689b      	ldr	r3, [r3, #8]
   1e9d8:	2b00      	cmp	r3, #0
   1e9da:	f000 80a9 	beq.w	1eb30 <rpmsg_init_vdev_with_config+0x218>
		vq_names[0] = "rx_vq";
   1e9de:	4b5c      	ldr	r3, [pc, #368]	; (1eb50 <rpmsg_init_vdev_with_config+0x238>)
   1e9e0:	9304      	str	r3, [sp, #16]
		vq_names[1] = "tx_vq";
   1e9e2:	4b5c      	ldr	r3, [pc, #368]	; (1eb54 <rpmsg_init_vdev_with_config+0x23c>)
   1e9e4:	9305      	str	r3, [sp, #20]
		callback[0] = rpmsg_virtio_rx_callback;
   1e9e6:	4b5c      	ldr	r3, [pc, #368]	; (1eb58 <rpmsg_init_vdev_with_config+0x240>)
   1e9e8:	9306      	str	r3, [sp, #24]
		callback[1] = rpmsg_virtio_tx_callback;
   1e9ea:	4b5c      	ldr	r3, [pc, #368]	; (1eb5c <rpmsg_init_vdev_with_config+0x244>)
   1e9ec:	9307      	str	r3, [sp, #28]
		rvdev->rvq  = vdev->vrings_info[0].vq;
   1e9ee:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1e9f0:	681b      	ldr	r3, [r3, #0]
   1e9f2:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		rvdev->svq  = vdev->vrings_info[1].vq;
   1e9f6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1e9f8:	699b      	ldr	r3, [r3, #24]
		rvdev->svq  = vdev->vrings_info[0].vq;
   1e9fa:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	metal_list_init(&rvdev->reclaimer);
   1e9fe:	f104 03b4 	add.w	r3, r4, #180	; 0xb4
	list->next = list;
   1ea02:	e9c4 332d 	strd	r3, r3, [r4, #180]	; 0xb4
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
   1ea06:	ab06      	add	r3, sp, #24
	rvdev->shbuf_io = shm_io;
   1ea08:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
   1ea0c:	9300      	str	r3, [sp, #0]
   1ea0e:	2202      	movs	r2, #2
   1ea10:	2100      	movs	r1, #0
   1ea12:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
   1ea16:	ab04      	add	r3, sp, #16
   1ea18:	f7ff fce0 	bl	1e3dc <virtio_create_virtqueues>
	if (status != RPMSG_SUCCESS)
   1ea1c:	4607      	mov	r7, r0
   1ea1e:	2800      	cmp	r0, #0
   1ea20:	d185      	bne.n	1e92e <rpmsg_init_vdev_with_config+0x16>
	virtqueue_disable_cb(rvdev->svq);
   1ea22:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1ea26:	f00a f862 	bl	28aee <virtqueue_disable_cb>
		vq = vdev->vrings_info[i].vq;
   1ea2a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ea2c:	681b      	ldr	r3, [r3, #0]
		vq->shm_io = shm_io;
   1ea2e:	629e      	str	r6, [r3, #40]	; 0x28
		vq = vdev->vrings_info[i].vq;
   1ea30:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ea32:	699b      	ldr	r3, [r3, #24]
		vq->shm_io = shm_io;
   1ea34:	629e      	str	r6, [r3, #40]	; 0x28
	if (role == RPMSG_HOST) {
   1ea36:	f1b8 0f00 	cmp.w	r8, #0
   1ea3a:	d161      	bne.n	1eb00 <rpmsg_init_vdev_with_config+0x1e8>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1ea3c:	46c2      	mov	sl, r8
		vqbuf.len = rvdev->config.r2h_buf_size;
   1ea3e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1ea42:	9309      	str	r3, [sp, #36]	; 0x24
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1ea44:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
   1ea48:	895b      	ldrh	r3, [r3, #10]
   1ea4a:	4553      	cmp	r3, sl
   1ea4c:	d834      	bhi.n	1eab8 <rpmsg_init_vdev_with_config+0x1a0>
	if (rdev->support_ns) {
   1ea4e:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
   1ea52:	e9c4 4400 	strd	r4, r4, [r4]
   1ea56:	2b00      	cmp	r3, #0
   1ea58:	d159      	bne.n	1eb0e <rpmsg_init_vdev_with_config+0x1f6>
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
   1ea5a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	rvdev->vdev->func->set_status(rvdev->vdev, status);
   1ea5e:	2104      	movs	r1, #4
   1ea60:	6a03      	ldr	r3, [r0, #32]
   1ea62:	685b      	ldr	r3, [r3, #4]
   1ea64:	4798      	blx	r3
}
   1ea66:	e762      	b.n	1e92e <rpmsg_init_vdev_with_config+0x16>
	if (role == RPMSG_REMOTE) {
   1ea68:	f1b8 0f01 	cmp.w	r8, #1
   1ea6c:	d195      	bne.n	1e99a <rpmsg_init_vdev_with_config+0x82>
		status = rpmsg_virtio_get_status(rvdev);
   1ea6e:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	return rvdev->vdev->func->get_status(rvdev->vdev);
   1ea72:	6a03      	ldr	r3, [r0, #32]
   1ea74:	681b      	ldr	r3, [r3, #0]
   1ea76:	4798      	blx	r3
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
   1ea78:	0642      	lsls	r2, r0, #25
   1ea7a:	d506      	bpl.n	1ea8a <rpmsg_init_vdev_with_config+0x172>
			rpmsg_virtio_set_status(rvdev, 0);
   1ea7c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	rvdev->vdev->func->set_status(rvdev->vdev, status);
   1ea80:	2100      	movs	r1, #0
   1ea82:	6a03      	ldr	r3, [r0, #32]
   1ea84:	685b      	ldr	r3, [r3, #4]
   1ea86:	4798      	blx	r3
}
   1ea88:	e7f1      	b.n	1ea6e <rpmsg_init_vdev_with_config+0x156>
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
   1ea8a:	0743      	lsls	r3, r0, #29
   1ea8c:	d5ef      	bpl.n	1ea6e <rpmsg_init_vdev_with_config+0x156>
   1ea8e:	e784      	b.n	1e99a <rpmsg_init_vdev_with_config+0x82>
   1ea90:	464b      	mov	r3, r9
   1ea92:	e796      	b.n	1e9c2 <rpmsg_init_vdev_with_config+0xaa>
	if (role == RPMSG_REMOTE) {
   1ea94:	f1b8 0f01 	cmp.w	r8, #1
   1ea98:	d1b1      	bne.n	1e9fe <rpmsg_init_vdev_with_config+0xe6>
		vq_names[0] = "tx_vq";
   1ea9a:	4b2e      	ldr	r3, [pc, #184]	; (1eb54 <rpmsg_init_vdev_with_config+0x23c>)
   1ea9c:	9304      	str	r3, [sp, #16]
		vq_names[1] = "rx_vq";
   1ea9e:	4b2c      	ldr	r3, [pc, #176]	; (1eb50 <rpmsg_init_vdev_with_config+0x238>)
   1eaa0:	9305      	str	r3, [sp, #20]
		callback[0] = rpmsg_virtio_tx_callback;
   1eaa2:	4b2e      	ldr	r3, [pc, #184]	; (1eb5c <rpmsg_init_vdev_with_config+0x244>)
   1eaa4:	9306      	str	r3, [sp, #24]
		callback[1] = rpmsg_virtio_rx_callback;
   1eaa6:	4b2c      	ldr	r3, [pc, #176]	; (1eb58 <rpmsg_init_vdev_with_config+0x240>)
   1eaa8:	9307      	str	r3, [sp, #28]
		rvdev->rvq  = vdev->vrings_info[1].vq;
   1eaaa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1eaac:	699b      	ldr	r3, [r3, #24]
   1eaae:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		rvdev->svq  = vdev->vrings_info[0].vq;
   1eab2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1eab4:	681b      	ldr	r3, [r3, #0]
   1eab6:	e7a0      	b.n	1e9fa <rpmsg_init_vdev_with_config+0xe2>
			buffer = rpmsg_virtio_shm_pool_get_buffer(shpool,
   1eab8:	4648      	mov	r0, r9
   1eaba:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
   1eabe:	f00a fa18 	bl	28ef2 <rpmsg_virtio_shm_pool_get_buffer>
			if (!buffer) {
   1eac2:	4605      	mov	r5, r0
   1eac4:	b1c8      	cbz	r0, 1eafa <rpmsg_init_vdev_with_config+0x1e2>
   1eac6:	6831      	ldr	r1, [r6, #0]
			vqbuf.buf = buffer;
   1eac8:	9008      	str	r0, [sp, #32]
   1eaca:	1a41      	subs	r1, r0, r1
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   1eacc:	68b0      	ldr	r0, [r6, #8]
			metal_io_block_set(shm_io,
   1eace:	2200      	movs	r2, #0
   1ead0:	4281      	cmp	r1, r0
   1ead2:	bf28      	it	cs
   1ead4:	f04f 31ff 	movcs.w	r1, #4294967295
   1ead8:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1eadc:	4630      	mov	r0, r6
   1eade:	f009 fea1 	bl	28824 <metal_io_block_set>
				virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1,
   1eae2:	9500      	str	r5, [sp, #0]
   1eae4:	2301      	movs	r3, #1
   1eae6:	2200      	movs	r2, #0
   1eae8:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   1eaec:	a908      	add	r1, sp, #32
   1eaee:	f009 ff3f 	bl	28970 <virtqueue_add_buffer>
			if (status != RPMSG_SUCCESS) {
   1eaf2:	b918      	cbnz	r0, 1eafc <rpmsg_init_vdev_with_config+0x1e4>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1eaf4:	f10a 0a01 	add.w	sl, sl, #1
   1eaf8:	e7a4      	b.n	1ea44 <rpmsg_init_vdev_with_config+0x12c>
				return RPMSG_ERR_NO_BUFF;
   1eafa:	4819      	ldr	r0, [pc, #100]	; (1eb60 <rpmsg_init_vdev_with_config+0x248>)
   1eafc:	4607      	mov	r7, r0
   1eafe:	e716      	b.n	1e92e <rpmsg_init_vdev_with_config+0x16>
	if (rdev->support_ns) {
   1eb00:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
   1eb04:	e9c4 4400 	strd	r4, r4, [r4]
   1eb08:	2b00      	cmp	r3, #0
   1eb0a:	f43f af10 	beq.w	1e92e <rpmsg_init_vdev_with_config+0x16>
		rpmsg_register_endpoint(rdev, &rdev->ns_ept, "NS",
   1eb0e:	2300      	movs	r3, #0
   1eb10:	9302      	str	r3, [sp, #8]
   1eb12:	4b14      	ldr	r3, [pc, #80]	; (1eb64 <rpmsg_init_vdev_with_config+0x24c>)
   1eb14:	4620      	mov	r0, r4
   1eb16:	9301      	str	r3, [sp, #4]
   1eb18:	2335      	movs	r3, #53	; 0x35
   1eb1a:	4a13      	ldr	r2, [pc, #76]	; (1eb68 <rpmsg_init_vdev_with_config+0x250>)
   1eb1c:	9300      	str	r3, [sp, #0]
   1eb1e:	f104 0108 	add.w	r1, r4, #8
   1eb22:	f7ff fd0f 	bl	1e544 <rpmsg_register_endpoint>
	if (role == RPMSG_HOST)
   1eb26:	f1b8 0f00 	cmp.w	r8, #0
   1eb2a:	f47f af00 	bne.w	1e92e <rpmsg_init_vdev_with_config+0x16>
   1eb2e:	e794      	b.n	1ea5a <rpmsg_init_vdev_with_config+0x142>
			return RPMSG_ERR_NO_BUFF;
   1eb30:	4f0b      	ldr	r7, [pc, #44]	; (1eb60 <rpmsg_init_vdev_with_config+0x248>)
   1eb32:	e6fc      	b.n	1e92e <rpmsg_init_vdev_with_config+0x16>
   1eb34:	fffff82d 	.word	0xfffff82d
   1eb38:	0001e849 	.word	0x0001e849
   1eb3c:	00028d53 	.word	0x00028d53
   1eb40:	00028eb3 	.word	0x00028eb3
   1eb44:	00028f11 	.word	0x00028f11
   1eb48:	0001e685 	.word	0x0001e685
   1eb4c:	00028d73 	.word	0x00028d73
   1eb50:	000300e2 	.word	0x000300e2
   1eb54:	000300e8 	.word	0x000300e8
   1eb58:	0001e76d 	.word	0x0001e76d
   1eb5c:	00028d61 	.word	0x00028d61
   1eb60:	fffff82e 	.word	0xfffff82e
   1eb64:	00028db5 	.word	0x00028db5
   1eb68:	000300ee 	.word	0x000300ee

0001eb6c <rpmsg_init_vdev>:
{
   1eb6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1eb6e:	4605      	mov	r5, r0
   1eb70:	460e      	mov	r6, r1
   1eb72:	4617      	mov	r7, r2
   1eb74:	b087      	sub	sp, #28
			   shpool, RPMSG_VIRTIO_DEFAULT_CONFIG);
   1eb76:	4a07      	ldr	r2, [pc, #28]	; (1eb94 <rpmsg_init_vdev+0x28>)
   1eb78:	ac03      	add	r4, sp, #12
   1eb7a:	ca07      	ldmia	r2, {r0, r1, r2}
   1eb7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	return rpmsg_init_vdev_with_config(rvdev, vdev, ns_bind_cb, shm_io,
   1eb80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1eb82:	4631      	mov	r1, r6
   1eb84:	9200      	str	r2, [sp, #0]
   1eb86:	4628      	mov	r0, r5
   1eb88:	463a      	mov	r2, r7
   1eb8a:	9401      	str	r4, [sp, #4]
   1eb8c:	f7ff fec4 	bl	1e918 <rpmsg_init_vdev_with_config>
}
   1eb90:	b007      	add	sp, #28
   1eb92:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1eb94:	0002a558 	.word	0x0002a558

0001eb98 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1eb98:	2203      	movs	r2, #3
   1eb9a:	4b11      	ldr	r3, [pc, #68]	; (1ebe0 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
   1eb9c:	4911      	ldr	r1, [pc, #68]	; (1ebe4 <_DoInit+0x4c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1eb9e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   1eba0:	615a      	str	r2, [r3, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1eba2:	4a11      	ldr	r2, [pc, #68]	; (1ebe8 <_DoInit+0x50>)
  p->aUp[0].sName         = "Terminal";
   1eba4:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1eba6:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
   1eba8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1ebac:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
   1ebae:	2200      	movs	r2, #0
   1ebb0:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   1ebb2:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1ebb4:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
   1ebb6:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
   1ebb8:	490c      	ldr	r1, [pc, #48]	; (1ebec <_DoInit+0x54>)
   1ebba:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
   1ebbc:	2110      	movs	r1, #16
   1ebbe:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
   1ebc0:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
   1ebc2:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1ebc4:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
   1ebc6:	4a0a      	ldr	r2, [pc, #40]	; (1ebf0 <_DoInit+0x58>)
   1ebc8:	6812      	ldr	r2, [r2, #0]
   1ebca:	f8c3 2007 	str.w	r2, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
   1ebce:	4a09      	ldr	r2, [pc, #36]	; (1ebf4 <_DoInit+0x5c>)
   1ebd0:	6810      	ldr	r0, [r2, #0]
   1ebd2:	8892      	ldrh	r2, [r2, #4]
   1ebd4:	6018      	str	r0, [r3, #0]
   1ebd6:	809a      	strh	r2, [r3, #4]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
   1ebd8:	2220      	movs	r2, #32
   1ebda:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
   1ebdc:	4770      	bx	lr
   1ebde:	bf00      	nop
   1ebe0:	200213b8 	.word	0x200213b8
   1ebe4:	000300f1 	.word	0x000300f1
   1ebe8:	20021dee 	.word	0x20021dee
   1ebec:	20021dde 	.word	0x20021dde
   1ebf0:	000300fa 	.word	0x000300fa
   1ebf4:	000300fe 	.word	0x000300fe

0001ebf8 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1ebf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
   1ebfc:	f04f 0b18 	mov.w	fp, #24
   1ec00:	4f20      	ldr	r7, [pc, #128]	; (1ec84 <SEGGER_RTT_WriteSkipNoLock+0x8c>)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1ec02:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
   1ec04:	fb0b 7200 	mla	r2, fp, r0, r7
   1ec08:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
   1ec0a:	6a55      	ldr	r5, [r2, #36]	; 0x24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1ec0c:	4606      	mov	r6, r0
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
   1ec0e:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1ec10:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
   1ec12:	d831      	bhi.n	1ec78 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
   1ec14:	f8d2 a020 	ldr.w	sl, [r2, #32]
   1ec18:	ebaa 0905 	sub.w	r9, sl, r5
   1ec1c:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
   1ec20:	4294      	cmp	r4, r2
   1ec22:	d811      	bhi.n	1ec48 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1ec24:	2318      	movs	r3, #24
   1ec26:	fb06 3303 	mla	r3, r6, r3, r3
   1ec2a:	443b      	add	r3, r7
   1ec2c:	6858      	ldr	r0, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1ec2e:	4622      	mov	r2, r4
   1ec30:	4641      	mov	r1, r8
   1ec32:	4428      	add	r0, r5
   1ec34:	f00a fc4f 	bl	294d6 <memcpy>
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
   1ec38:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
   1ec3a:	2318      	movs	r3, #24
      return 1;
   1ec3c:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
   1ec3e:	fb03 7306 	mla	r3, r3, r6, r7
   1ec42:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
   1ec44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
   1ec48:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
   1ec4a:	429c      	cmp	r4, r3
   1ec4c:	d818      	bhi.n	1ec80 <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1ec4e:	fb00 bb0b 	mla	fp, r0, fp, fp
   1ec52:	44bb      	add	fp, r7
   1ec54:	f8db 0004 	ldr.w	r0, [fp, #4]
   1ec58:	464a      	mov	r2, r9
   1ec5a:	4428      	add	r0, r5
   1ec5c:	442c      	add	r4, r5
   1ec5e:	f00a fc3a 	bl	294d6 <memcpy>
      if (NumBytes) {
   1ec62:	ebb4 040a 	subs.w	r4, r4, sl
   1ec66:	d0e8      	beq.n	1ec3a <SEGGER_RTT_WriteSkipNoLock+0x42>
   1ec68:	4622      	mov	r2, r4
   1ec6a:	f8db 0004 	ldr.w	r0, [fp, #4]
   1ec6e:	eb08 0109 	add.w	r1, r8, r9
   1ec72:	f00a fc30 	bl	294d6 <memcpy>
      return 1;
   1ec76:	e7e0      	b.n	1ec3a <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
   1ec78:	3b01      	subs	r3, #1
   1ec7a:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
   1ec7c:	42a3      	cmp	r3, r4
   1ec7e:	d2d1      	bcs.n	1ec24 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
   1ec80:	2000      	movs	r0, #0
   1ec82:	e7df      	b.n	1ec44 <SEGGER_RTT_WriteSkipNoLock+0x4c>
   1ec84:	200213b8 	.word	0x200213b8

0001ec88 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
   1ec88:	2218      	movs	r2, #24
   1ec8a:	4b03      	ldr	r3, [pc, #12]	; (1ec98 <SEGGER_RTT_HasDataUp+0x10>)
   1ec8c:	fb02 3300 	mla	r3, r2, r0, r3
   1ec90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
   1ec92:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
   1ec94:	1a80      	subs	r0, r0, r2
   1ec96:	4770      	bx	lr
   1ec98:	200213b8 	.word	0x200213b8

0001ec9c <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   1ec9c:	4b01      	ldr	r3, [pc, #4]	; (1eca4 <z_impl_z_errno+0x8>)
   1ec9e:	6898      	ldr	r0, [r3, #8]
}
   1eca0:	3064      	adds	r0, #100	; 0x64
   1eca2:	4770      	bx	lr
   1eca4:	20021460 	.word	0x20021460

0001eca8 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   1eca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1ecac:	4605      	mov	r5, r0
   1ecae:	b086      	sub	sp, #24
   1ecb0:	460f      	mov	r7, r1
	__asm__ volatile(
   1ecb2:	f04f 0320 	mov.w	r3, #32
   1ecb6:	f3ef 8811 	mrs	r8, BASEPRI
   1ecba:	f383 8812 	msr	BASEPRI_MAX, r3
   1ecbe:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   1ecc2:	f002 fe65 	bl	21990 <z_impl_z_current_get>
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
   1ecc6:	2400      	movs	r4, #0
   1ecc8:	2d04      	cmp	r5, #4
   1ecca:	bf96      	itet	ls
   1eccc:	4b28      	ldrls	r3, [pc, #160]	; (1ed70 <z_fatal_error+0xc8>)
   1ecce:	4b29      	ldrhi	r3, [pc, #164]	; (1ed74 <z_fatal_error+0xcc>)
   1ecd0:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
   1ecd4:	4606      	mov	r6, r0
   1ecd6:	e9cd 3404 	strd	r3, r4, [sp, #16]
   1ecda:	4b27      	ldr	r3, [pc, #156]	; (1ed78 <z_fatal_error+0xd0>)
   1ecdc:	2201      	movs	r2, #1
   1ecde:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1ece2:	4620      	mov	r0, r4
   1ece4:	4623      	mov	r3, r4
   1ece6:	4925      	ldr	r1, [pc, #148]	; (1ed7c <z_fatal_error+0xd4>)
   1ece8:	9503      	str	r5, [sp, #12]
   1ecea:	9400      	str	r4, [sp, #0]
   1ecec:	f00a f9bc 	bl	29068 <z_log_msg_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
   1ecf0:	b16f      	cbz	r7, 1ed0e <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
   1ecf2:	69fb      	ldr	r3, [r7, #28]
   1ecf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
   1ecf8:	b14b      	cbz	r3, 1ed0e <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
   1ecfa:	4b21      	ldr	r3, [pc, #132]	; (1ed80 <z_fatal_error+0xd8>)
   1ecfc:	2201      	movs	r2, #1
   1ecfe:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1ed02:	4620      	mov	r0, r4
   1ed04:	4623      	mov	r3, r4
   1ed06:	491d      	ldr	r1, [pc, #116]	; (1ed7c <z_fatal_error+0xd4>)
   1ed08:	9400      	str	r4, [sp, #0]
   1ed0a:	f00a f9ad 	bl	29068 <z_log_msg_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
   1ed0e:	b12e      	cbz	r6, 1ed1c <z_fatal_error+0x74>
   1ed10:	4630      	mov	r0, r6
   1ed12:	f00a f9e4 	bl	290de <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
   1ed16:	b108      	cbz	r0, 1ed1c <z_fatal_error+0x74>
   1ed18:	7803      	ldrb	r3, [r0, #0]
   1ed1a:	b903      	cbnz	r3, 1ed1e <z_fatal_error+0x76>
		thread_name = "unknown";
   1ed1c:	4819      	ldr	r0, [pc, #100]	; (1ed84 <z_fatal_error+0xdc>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
   1ed1e:	4b1a      	ldr	r3, [pc, #104]	; (1ed88 <z_fatal_error+0xe0>)
   1ed20:	2201      	movs	r2, #1
   1ed22:	9302      	str	r3, [sp, #8]
   1ed24:	2300      	movs	r3, #0
   1ed26:	e9cd 6003 	strd	r6, r0, [sp, #12]
   1ed2a:	e9cd 3300 	strd	r3, r3, [sp]
   1ed2e:	4618      	mov	r0, r3
   1ed30:	4912      	ldr	r1, [pc, #72]	; (1ed7c <z_fatal_error+0xd4>)
   1ed32:	f00a f999 	bl	29068 <z_log_msg_runtime_create.constprop.0>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
   1ed36:	4639      	mov	r1, r7
   1ed38:	4628      	mov	r0, r5
   1ed3a:	f7fd fb7d 	bl	1c438 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
   1ed3e:	2d04      	cmp	r5, #4
   1ed40:	d10c      	bne.n	1ed5c <z_fatal_error+0xb4>
   1ed42:	4912      	ldr	r1, [pc, #72]	; (1ed8c <z_fatal_error+0xe4>)
   1ed44:	2393      	movs	r3, #147	; 0x93
   1ed46:	4a12      	ldr	r2, [pc, #72]	; (1ed90 <z_fatal_error+0xe8>)
   1ed48:	4812      	ldr	r0, [pc, #72]	; (1ed94 <z_fatal_error+0xec>)
   1ed4a:	f005 fe5e 	bl	24a0a <assert_print>
   1ed4e:	4812      	ldr	r0, [pc, #72]	; (1ed98 <z_fatal_error+0xf0>)
   1ed50:	f005 fe5b 	bl	24a0a <assert_print>
   1ed54:	2193      	movs	r1, #147	; 0x93
   1ed56:	480e      	ldr	r0, [pc, #56]	; (1ed90 <z_fatal_error+0xe8>)
   1ed58:	f005 fe50 	bl	249fc <assert_post_action>
	__asm__ volatile(
   1ed5c:	f388 8811 	msr	BASEPRI, r8
   1ed60:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   1ed64:	4630      	mov	r0, r6
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   1ed66:	b006      	add	sp, #24
   1ed68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1ed6c:	f7f1 bd4a 	b.w	10804 <z_impl_k_thread_abort>
   1ed70:	0002b288 	.word	0x0002b288
   1ed74:	00030105 	.word	0x00030105
   1ed78:	0003011b 	.word	0x0003011b
   1ed7c:	0002a4b4 	.word	0x0002a4b4
   1ed80:	00030143 	.word	0x00030143
   1ed84:	00030113 	.word	0x00030113
   1ed88:	00030164 	.word	0x00030164
   1ed8c:	0003019e 	.word	0x0003019e
   1ed90:	0003017c 	.word	0x0003017c
   1ed94:	0002b3a9 	.word	0x0002b3a9
   1ed98:	000301bb 	.word	0x000301bb

0001ed9c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1ed9c:	4b0f      	ldr	r3, [pc, #60]	; (1eddc <z_sys_init_run_level+0x40>)
{
   1ed9e:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1eda0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
   1eda4:	3001      	adds	r0, #1
   1eda6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
   1edaa:	42a6      	cmp	r6, r4
   1edac:	d800      	bhi.n	1edb0 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
   1edae:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
   1edb0:	e9d4 3500 	ldrd	r3, r5, [r4]
   1edb4:	4628      	mov	r0, r5
   1edb6:	4798      	blx	r3
		if (dev != NULL) {
   1edb8:	b16d      	cbz	r5, 1edd6 <z_sys_init_run_level+0x3a>
			if (rc != 0) {
   1edba:	b138      	cbz	r0, 1edcc <z_sys_init_run_level+0x30>
				if (rc < 0) {
   1edbc:	2800      	cmp	r0, #0
   1edbe:	bfb8      	it	lt
   1edc0:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
   1edc2:	28ff      	cmp	r0, #255	; 0xff
   1edc4:	bfa8      	it	ge
   1edc6:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
   1edc8:	68eb      	ldr	r3, [r5, #12]
   1edca:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
   1edcc:	68ea      	ldr	r2, [r5, #12]
   1edce:	7853      	ldrb	r3, [r2, #1]
   1edd0:	f043 0301 	orr.w	r3, r3, #1
   1edd4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1edd6:	3408      	adds	r4, #8
   1edd8:	e7e7      	b.n	1edaa <z_sys_init_run_level+0xe>
   1edda:	bf00      	nop
   1eddc:	0002b29c 	.word	0x0002b29c

0001ede0 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
   1ede0:	2201      	movs	r2, #1
{
   1ede2:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
   1ede4:	4b09      	ldr	r3, [pc, #36]	; (1ee0c <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
   1ede6:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
   1ede8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
   1edea:	f7ff ffd7 	bl	1ed9c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
   1edee:	f003 fed7 	bl	22ba0 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
   1edf2:	2004      	movs	r0, #4
   1edf4:	f7ff ffd2 	bl	1ed9c <z_sys_init_run_level>

	z_init_static_threads();
   1edf8:	f000 fb66 	bl	1f4c8 <z_init_static_threads>
	extern int main(void);
#else
	extern void main(void);
#endif

	(void)main();
   1edfc:	f7ec fd3c 	bl	b878 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
   1ee00:	4a03      	ldr	r2, [pc, #12]	; (1ee10 <bg_thread_main+0x30>)
   1ee02:	7b13      	ldrb	r3, [r2, #12]
   1ee04:	f023 0301 	bic.w	r3, r3, #1
   1ee08:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
   1ee0a:	bd08      	pop	{r3, pc}
   1ee0c:	200221ee 	.word	0x200221ee
   1ee10:	20009bf0 	.word	0x20009bf0

0001ee14 <z_bss_zero>:
{
   1ee14:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
   1ee16:	4803      	ldr	r0, [pc, #12]	; (1ee24 <z_bss_zero+0x10>)
   1ee18:	4a03      	ldr	r2, [pc, #12]	; (1ee28 <z_bss_zero+0x14>)
   1ee1a:	2100      	movs	r1, #0
   1ee1c:	1a12      	subs	r2, r2, r0
   1ee1e:	f00a f933 	bl	29088 <z_early_memset>
}
   1ee22:	bd08      	pop	{r3, pc}
   1ee24:	20008d58 	.word	0x20008d58
   1ee28:	200221f0 	.word	0x200221f0

0001ee2c <z_init_cpu>:

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
	struct k_thread *thread = &z_idle_threads[i];
   1ee2c:	2388      	movs	r3, #136	; 0x88
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
   1ee2e:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
   1ee30:	4e13      	ldr	r6, [pc, #76]	; (1ee80 <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
   1ee32:	2201      	movs	r2, #1
	struct k_thread *thread = &z_idle_threads[i];
   1ee34:	fb03 6600 	mla	r6, r3, r0, r6
	z_setup_new_thread(thread, stack,
   1ee38:	2300      	movs	r3, #0
{
   1ee3a:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
   1ee3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1ee40:	220f      	movs	r2, #15
   1ee42:	9301      	str	r3, [sp, #4]
   1ee44:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1ee48:	2318      	movs	r3, #24
	z_setup_new_thread(thread, stack,
   1ee4a:	f44f 72a0 	mov.w	r2, #320	; 0x140
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1ee4e:	4d0d      	ldr	r5, [pc, #52]	; (1ee84 <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
   1ee50:	490d      	ldr	r1, [pc, #52]	; (1ee88 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1ee52:	fb03 5500 	mla	r5, r3, r0, r5
{
   1ee56:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
   1ee58:	fb02 1100 	mla	r1, r2, r0, r1
   1ee5c:	4b0b      	ldr	r3, [pc, #44]	; (1ee8c <z_init_cpu+0x60>)
   1ee5e:	4630      	mov	r0, r6
   1ee60:	9500      	str	r5, [sp, #0]
   1ee62:	f000 fa97 	bl	1f394 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
   1ee66:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
   1ee68:	752c      	strb	r4, [r5, #20]
   1ee6a:	f023 0304 	bic.w	r3, r3, #4
   1ee6e:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
   1ee70:	4b07      	ldr	r3, [pc, #28]	; (1ee90 <z_init_cpu+0x64>)
   1ee72:	3401      	adds	r4, #1
   1ee74:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
   1ee78:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
   1ee7a:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
   1ee7c:	b006      	add	sp, #24
   1ee7e:	bd70      	pop	{r4, r5, r6, pc}
   1ee80:	20009b68 	.word	0x20009b68
   1ee84:	20021460 	.word	0x20021460
   1ee88:	20032b10 	.word	0x20032b10
   1ee8c:	0001f619 	.word	0x0001f619
   1ee90:	20032310 	.word	0x20032310

0001ee94 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
   1ee94:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
   1ee96:	2000      	movs	r0, #0
{
   1ee98:	b0a8      	sub	sp, #160	; 0xa0
	z_sys_init_run_level(INIT_LEVEL_EARLY);
   1ee9a:	f7ff ff7f 	bl	1ed9c <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
   1ee9e:	4b2f      	ldr	r3, [pc, #188]	; (1ef5c <z_cstart+0xc8>)
	uint32_t msp =
   1eea0:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
   1eea4:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
   1eea8:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1eeac:	2400      	movs	r4, #0
   1eeae:	23e0      	movs	r3, #224	; 0xe0
   1eeb0:	4d2b      	ldr	r5, [pc, #172]	; (1ef60 <z_cstart+0xcc>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
   1eeb2:	4e2c      	ldr	r6, [pc, #176]	; (1ef64 <z_cstart+0xd0>)
   1eeb4:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
   1eeb8:	77ec      	strb	r4, [r5, #31]
   1eeba:	762c      	strb	r4, [r5, #24]
   1eebc:	766c      	strb	r4, [r5, #25]
   1eebe:	76ac      	strb	r4, [r5, #26]
   1eec0:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
   1eec4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1eec6:	4f28      	ldr	r7, [pc, #160]	; (1ef68 <z_cstart+0xd4>)
   1eec8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
   1eecc:	626b      	str	r3, [r5, #36]	; 0x24
   1eece:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
   1eed2:	f7f1 fbfb 	bl	106cc <z_arm_fault_init>
	z_arm_cpu_idle_init();
   1eed6:	f7f0 ff3d 	bl	fd54 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
   1eeda:	f04f 33ff 	mov.w	r3, #4294967295
   1eede:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
   1eee0:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
   1eee2:	f7f1 fe5d 	bl	10ba0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
   1eee6:	f7f1 fca3 	bl	10830 <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
   1eeea:	f7ef f801 	bl	def0 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
   1eeee:	f240 1301 	movw	r3, #257	; 0x101
	k_thread_system_pool_assign(dummy_thread);
   1eef2:	ad06      	add	r5, sp, #24
   1eef4:	4628      	mov	r0, r5
	dummy_thread->base.user_options = K_ESSENTIAL;
   1eef6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	dummy_thread->stack_info.size = 0U;
   1eefa:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	k_thread_system_pool_assign(dummy_thread);
   1eefe:	f003 fe31 	bl	22b64 <k_thread_system_pool_assign>
	_current_cpu->current = dummy_thread;
   1ef02:	60b5      	str	r5, [r6, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
   1ef04:	f00a f8a4 	bl	29050 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
   1ef08:	2001      	movs	r0, #1
   1ef0a:	f7ff ff47 	bl	1ed9c <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
   1ef0e:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
   1ef10:	4d16      	ldr	r5, [pc, #88]	; (1ef6c <z_cstart+0xd8>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
   1ef12:	f7ff ff43 	bl	1ed9c <z_sys_init_run_level>
	z_sched_init();
   1ef16:	f002 fbc1 	bl	2169c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1ef1a:	4b15      	ldr	r3, [pc, #84]	; (1ef70 <z_cstart+0xdc>)
	_kernel.ready_q.cache = &z_main_thread;
   1ef1c:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1ef1e:	9305      	str	r3, [sp, #20]
   1ef20:	2301      	movs	r3, #1
   1ef22:	4914      	ldr	r1, [pc, #80]	; (1ef74 <z_cstart+0xe0>)
   1ef24:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1ef28:	e9cd 4303 	strd	r4, r3, [sp, #12]
   1ef2c:	4628      	mov	r0, r5
   1ef2e:	463b      	mov	r3, r7
   1ef30:	e9cd 4401 	strd	r4, r4, [sp, #4]
   1ef34:	9400      	str	r4, [sp, #0]
   1ef36:	f000 fa2d 	bl	1f394 <z_setup_new_thread>
   1ef3a:	4606      	mov	r6, r0
   1ef3c:	7b6a      	ldrb	r2, [r5, #13]
	z_ready_thread(&z_main_thread);
   1ef3e:	4628      	mov	r0, r5
   1ef40:	f022 0204 	bic.w	r2, r2, #4
   1ef44:	736a      	strb	r2, [r5, #13]
   1ef46:	f001 fd81 	bl	20a4c <z_ready_thread>
	z_init_cpu(0);
   1ef4a:	4620      	mov	r0, r4
   1ef4c:	f7ff ff6e 	bl	1ee2c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   1ef50:	463a      	mov	r2, r7
   1ef52:	4631      	mov	r1, r6
   1ef54:	4628      	mov	r0, r5
   1ef56:	f7f1 f867 	bl	10028 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
   1ef5a:	bf00      	nop
   1ef5c:	20032310 	.word	0x20032310
   1ef60:	e000ed00 	.word	0xe000ed00
   1ef64:	20021460 	.word	0x20021460
   1ef68:	0001ede1 	.word	0x0001ede1
   1ef6c:	20009bf0 	.word	0x20009bf0
   1ef70:	0003023a 	.word	0x0003023a
   1ef74:	20032c50 	.word	0x20032c50

0001ef78 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   1ef78:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1ef7a:	4c0d      	ldr	r4, [pc, #52]	; (1efb0 <statics_init+0x38>)
   1ef7c:	4d0d      	ldr	r5, [pc, #52]	; (1efb4 <statics_init+0x3c>)
   1ef7e:	42ac      	cmp	r4, r5
   1ef80:	d913      	bls.n	1efaa <statics_init+0x32>
   1ef82:	490d      	ldr	r1, [pc, #52]	; (1efb8 <statics_init+0x40>)
   1ef84:	2318      	movs	r3, #24
   1ef86:	4a0d      	ldr	r2, [pc, #52]	; (1efbc <statics_init+0x44>)
   1ef88:	480d      	ldr	r0, [pc, #52]	; (1efc0 <statics_init+0x48>)
   1ef8a:	f005 fd3e 	bl	24a0a <assert_print>
   1ef8e:	480d      	ldr	r0, [pc, #52]	; (1efc4 <statics_init+0x4c>)
   1ef90:	f005 fd3b 	bl	24a0a <assert_print>
   1ef94:	2118      	movs	r1, #24
   1ef96:	4809      	ldr	r0, [pc, #36]	; (1efbc <statics_init+0x44>)
   1ef98:	f005 fd30 	bl	249fc <assert_post_action>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   1ef9c:	4620      	mov	r0, r4
   1ef9e:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
   1efa2:	f00a f875 	bl	29090 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1efa6:	3418      	adds	r4, #24
   1efa8:	e7e9      	b.n	1ef7e <statics_init+0x6>
   1efaa:	d3f7      	bcc.n	1ef9c <statics_init+0x24>
		}
	}
	return 0;
}
   1efac:	2000      	movs	r0, #0
   1efae:	bd38      	pop	{r3, r4, r5, pc}
   1efb0:	20008a68 	.word	0x20008a68
   1efb4:	20008a80 	.word	0x20008a80
   1efb8:	00030264 	.word	0x00030264
   1efbc:	00030242 	.word	0x00030242
   1efc0:	0002b3a9 	.word	0x0002b3a9
   1efc4:	0002c375 	.word	0x0002c375

0001efc8 <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
   1efc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efcc:	b085      	sub	sp, #20
   1efce:	e9dd 9b0e 	ldrd	r9, fp, [sp, #56]	; 0x38
   1efd2:	4680      	mov	r8, r0
   1efd4:	9103      	str	r1, [sp, #12]
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1efd6:	4648      	mov	r0, r9
   1efd8:	4659      	mov	r1, fp
{
   1efda:	4692      	mov	sl, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1efdc:	f00a f976 	bl	292cc <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
   1efe0:	f1bb 3fff 	cmp.w	fp, #4294967295
   1efe4:	bf08      	it	eq
   1efe6:	f1b9 3fff 	cmpeq.w	r9, #4294967295
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1efea:	4606      	mov	r6, r0
   1efec:	460f      	mov	r7, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
   1efee:	bf04      	itt	eq
   1eff0:	f04f 36ff 	moveq.w	r6, #4294967295
   1eff4:	f06f 4700 	mvneq.w	r7, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1eff8:	f108 0414 	add.w	r4, r8, #20
	__asm__ volatile(
   1effc:	f04f 0320 	mov.w	r3, #32
   1f000:	f3ef 8511 	mrs	r5, BASEPRI
   1f004:	f383 8812 	msr	BASEPRI_MAX, r3
   1f008:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f00c:	4620      	mov	r0, r4
   1f00e:	f000 fadf 	bl	1f5d0 <z_spin_lock_valid>
   1f012:	b960      	cbnz	r0, 1f02e <k_heap_aligned_alloc+0x66>
   1f014:	2394      	movs	r3, #148	; 0x94
   1f016:	4a33      	ldr	r2, [pc, #204]	; (1f0e4 <k_heap_aligned_alloc+0x11c>)
   1f018:	4933      	ldr	r1, [pc, #204]	; (1f0e8 <k_heap_aligned_alloc+0x120>)
   1f01a:	4834      	ldr	r0, [pc, #208]	; (1f0ec <k_heap_aligned_alloc+0x124>)
   1f01c:	f005 fcf5 	bl	24a0a <assert_print>
   1f020:	4621      	mov	r1, r4
   1f022:	4833      	ldr	r0, [pc, #204]	; (1f0f0 <k_heap_aligned_alloc+0x128>)
   1f024:	f005 fcf1 	bl	24a0a <assert_print>
   1f028:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f02a:	482e      	ldr	r0, [pc, #184]	; (1f0e4 <k_heap_aligned_alloc+0x11c>)
   1f02c:	e031      	b.n	1f092 <k_heap_aligned_alloc+0xca>
	z_spin_lock_set_owner(l);
   1f02e:	4620      	mov	r0, r4
   1f030:	f000 faea 	bl	1f608 <z_spin_lock_set_owner>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1f034:	f3ef 8305 	mrs	r3, IPSR

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap, aligned_alloc, h, timeout);

	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
   1f038:	b113      	cbz	r3, 1f040 <k_heap_aligned_alloc+0x78>
   1f03a:	ea5b 0909 	orrs.w	r9, fp, r9
   1f03e:	d11d      	bne.n	1f07c <k_heap_aligned_alloc+0xb4>
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1f040:	f108 0b0c 	add.w	fp, r8, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
   1f044:	4652      	mov	r2, sl
   1f046:	4640      	mov	r0, r8
   1f048:	9903      	ldr	r1, [sp, #12]
   1f04a:	f7ed fcf9 	bl	ca40 <sys_heap_aligned_alloc>
   1f04e:	4681      	mov	r9, r0
		now = sys_clock_tick_get();
   1f050:	f003 f88c 	bl	2216c <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
   1f054:	f1b9 0f00 	cmp.w	r9, #0
   1f058:	d01d      	beq.n	1f096 <k_heap_aligned_alloc+0xce>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f05a:	4620      	mov	r0, r4
   1f05c:	f000 fac6 	bl	1f5ec <z_spin_unlock_valid>
   1f060:	2800      	cmp	r0, #0
   1f062:	d137      	bne.n	1f0d4 <k_heap_aligned_alloc+0x10c>
   1f064:	23c2      	movs	r3, #194	; 0xc2
   1f066:	4a1f      	ldr	r2, [pc, #124]	; (1f0e4 <k_heap_aligned_alloc+0x11c>)
   1f068:	4922      	ldr	r1, [pc, #136]	; (1f0f4 <k_heap_aligned_alloc+0x12c>)
   1f06a:	4820      	ldr	r0, [pc, #128]	; (1f0ec <k_heap_aligned_alloc+0x124>)
   1f06c:	f005 fccd 	bl	24a0a <assert_print>
   1f070:	4621      	mov	r1, r4
   1f072:	4821      	ldr	r0, [pc, #132]	; (1f0f8 <k_heap_aligned_alloc+0x130>)
   1f074:	f005 fcc9 	bl	24a0a <assert_print>
   1f078:	21c2      	movs	r1, #194	; 0xc2
   1f07a:	e7d6      	b.n	1f02a <k_heap_aligned_alloc+0x62>
	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
   1f07c:	491f      	ldr	r1, [pc, #124]	; (1f0fc <k_heap_aligned_alloc+0x134>)
   1f07e:	234c      	movs	r3, #76	; 0x4c
   1f080:	4a1f      	ldr	r2, [pc, #124]	; (1f100 <k_heap_aligned_alloc+0x138>)
   1f082:	481a      	ldr	r0, [pc, #104]	; (1f0ec <k_heap_aligned_alloc+0x124>)
   1f084:	f005 fcc1 	bl	24a0a <assert_print>
   1f088:	481e      	ldr	r0, [pc, #120]	; (1f104 <k_heap_aligned_alloc+0x13c>)
   1f08a:	f005 fcbe 	bl	24a0a <assert_print>
   1f08e:	214c      	movs	r1, #76	; 0x4c
   1f090:	481b      	ldr	r0, [pc, #108]	; (1f100 <k_heap_aligned_alloc+0x138>)
   1f092:	f005 fcb3 	bl	249fc <assert_post_action>
		    (ret != NULL) || ((end - now) <= 0)) {
   1f096:	1a30      	subs	r0, r6, r0
   1f098:	eb67 0101 	sbc.w	r1, r7, r1
   1f09c:	2801      	cmp	r0, #1
   1f09e:	f171 0300 	sbcs.w	r3, r1, #0
   1f0a2:	dbda      	blt.n	1f05a <k_heap_aligned_alloc+0x92>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1f0a4:	e9cd 0100 	strd	r0, r1, [sp]
   1f0a8:	465a      	mov	r2, fp
   1f0aa:	4629      	mov	r1, r5
   1f0ac:	4620      	mov	r0, r4
   1f0ae:	f002 f827 	bl	21100 <z_pend_curr>
   1f0b2:	f04f 0320 	mov.w	r3, #32
   1f0b6:	f3ef 8511 	mrs	r5, BASEPRI
   1f0ba:	f383 8812 	msr	BASEPRI_MAX, r3
   1f0be:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f0c2:	4620      	mov	r0, r4
   1f0c4:	f000 fa84 	bl	1f5d0 <z_spin_lock_valid>
   1f0c8:	2800      	cmp	r0, #0
   1f0ca:	d0a3      	beq.n	1f014 <k_heap_aligned_alloc+0x4c>
	z_spin_lock_set_owner(l);
   1f0cc:	4620      	mov	r0, r4
   1f0ce:	f000 fa9b 	bl	1f608 <z_spin_lock_set_owner>
	return k;
   1f0d2:	e7b7      	b.n	1f044 <k_heap_aligned_alloc+0x7c>
	__asm__ volatile(
   1f0d4:	f385 8811 	msr	BASEPRI, r5
   1f0d8:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
   1f0dc:	4648      	mov	r0, r9
   1f0de:	b005      	add	sp, #20
   1f0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0e4:	0002c0a4 	.word	0x0002c0a4
   1f0e8:	0002c0fd 	.word	0x0002c0fd
   1f0ec:	0002b3a9 	.word	0x0002b3a9
   1f0f0:	0002c112 	.word	0x0002c112
   1f0f4:	0002c0d1 	.word	0x0002c0d1
   1f0f8:	0002c0e8 	.word	0x0002c0e8
   1f0fc:	0003027a 	.word	0x0003027a
   1f100:	00030242 	.word	0x00030242
   1f104:	0002eeaa 	.word	0x0002eeaa

0001f108 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
   1f108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1f10a:	4605      	mov	r5, r0
   1f10c:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1f10e:	f100 0414 	add.w	r4, r0, #20
	__asm__ volatile(
   1f112:	f04f 0320 	mov.w	r3, #32
   1f116:	f3ef 8711 	mrs	r7, BASEPRI
   1f11a:	f383 8812 	msr	BASEPRI_MAX, r3
   1f11e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f122:	4620      	mov	r0, r4
   1f124:	f000 fa54 	bl	1f5d0 <z_spin_lock_valid>
   1f128:	b968      	cbnz	r0, 1f146 <k_heap_free+0x3e>
   1f12a:	2394      	movs	r3, #148	; 0x94
   1f12c:	4a19      	ldr	r2, [pc, #100]	; (1f194 <k_heap_free+0x8c>)
   1f12e:	491a      	ldr	r1, [pc, #104]	; (1f198 <k_heap_free+0x90>)
   1f130:	481a      	ldr	r0, [pc, #104]	; (1f19c <k_heap_free+0x94>)
   1f132:	f005 fc6a 	bl	24a0a <assert_print>
   1f136:	4621      	mov	r1, r4
   1f138:	4819      	ldr	r0, [pc, #100]	; (1f1a0 <k_heap_free+0x98>)
   1f13a:	f005 fc66 	bl	24a0a <assert_print>
   1f13e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f140:	4814      	ldr	r0, [pc, #80]	; (1f194 <k_heap_free+0x8c>)
   1f142:	f005 fc5b 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1f146:	4620      	mov	r0, r4
   1f148:	f000 fa5e 	bl	1f608 <z_spin_lock_set_owner>

	sys_heap_free(&h->heap, mem);
   1f14c:	4628      	mov	r0, r5
   1f14e:	4631      	mov	r1, r6
   1f150:	f7ed fc30 	bl	c9b4 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
   1f154:	f105 000c 	add.w	r0, r5, #12
   1f158:	f00a f89e 	bl	29298 <z_unpend_all>
   1f15c:	b128      	cbz	r0, 1f16a <k_heap_free+0x62>
		z_reschedule(&h->lock, key);
   1f15e:	4639      	mov	r1, r7
   1f160:	4620      	mov	r0, r4
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
   1f162:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		z_reschedule(&h->lock, key);
   1f166:	f001 bcfd 	b.w	20b64 <z_reschedule>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f16a:	4620      	mov	r0, r4
   1f16c:	f000 fa3e 	bl	1f5ec <z_spin_unlock_valid>
   1f170:	b958      	cbnz	r0, 1f18a <k_heap_free+0x82>
   1f172:	23c2      	movs	r3, #194	; 0xc2
   1f174:	4a07      	ldr	r2, [pc, #28]	; (1f194 <k_heap_free+0x8c>)
   1f176:	490b      	ldr	r1, [pc, #44]	; (1f1a4 <k_heap_free+0x9c>)
   1f178:	4808      	ldr	r0, [pc, #32]	; (1f19c <k_heap_free+0x94>)
   1f17a:	f005 fc46 	bl	24a0a <assert_print>
   1f17e:	4621      	mov	r1, r4
   1f180:	4809      	ldr	r0, [pc, #36]	; (1f1a8 <k_heap_free+0xa0>)
   1f182:	f005 fc42 	bl	24a0a <assert_print>
   1f186:	21c2      	movs	r1, #194	; 0xc2
   1f188:	e7da      	b.n	1f140 <k_heap_free+0x38>
	__asm__ volatile(
   1f18a:	f387 8811 	msr	BASEPRI, r7
   1f18e:	f3bf 8f6f 	isb	sy
}
   1f192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1f194:	0002c0a4 	.word	0x0002c0a4
   1f198:	0002c0fd 	.word	0x0002c0fd
   1f19c:	0002b3a9 	.word	0x0002b3a9
   1f1a0:	0002c112 	.word	0x0002c112
   1f1a4:	0002c0d1 	.word	0x0002c0d1
   1f1a8:	0002c0e8 	.word	0x0002c0e8

0001f1ac <init_mem_slab_module>:
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
	int rc = 0;
   1f1ac:	2000      	movs	r0, #0
{
   1f1ae:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   1f1b0:	4c0c      	ldr	r4, [pc, #48]	; (1f1e4 <init_mem_slab_module+0x38>)
   1f1b2:	4d0d      	ldr	r5, [pc, #52]	; (1f1e8 <init_mem_slab_module+0x3c>)
   1f1b4:	42ac      	cmp	r4, r5
   1f1b6:	d913      	bls.n	1f1e0 <init_mem_slab_module+0x34>
   1f1b8:	490c      	ldr	r1, [pc, #48]	; (1f1ec <init_mem_slab_module+0x40>)
   1f1ba:	233d      	movs	r3, #61	; 0x3d
   1f1bc:	4a0c      	ldr	r2, [pc, #48]	; (1f1f0 <init_mem_slab_module+0x44>)
   1f1be:	480d      	ldr	r0, [pc, #52]	; (1f1f4 <init_mem_slab_module+0x48>)
   1f1c0:	f005 fc23 	bl	24a0a <assert_print>
   1f1c4:	480c      	ldr	r0, [pc, #48]	; (1f1f8 <init_mem_slab_module+0x4c>)
   1f1c6:	f005 fc20 	bl	24a0a <assert_print>
   1f1ca:	213d      	movs	r1, #61	; 0x3d
   1f1cc:	4808      	ldr	r0, [pc, #32]	; (1f1f0 <init_mem_slab_module+0x44>)
   1f1ce:	f005 fc15 	bl	249fc <assert_post_action>
		rc = create_free_list(slab);
   1f1d2:	4620      	mov	r0, r4
   1f1d4:	f009 ff64 	bl	290a0 <create_free_list>
		if (rc < 0) {
   1f1d8:	2800      	cmp	r0, #0
   1f1da:	db02      	blt.n	1f1e2 <init_mem_slab_module+0x36>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   1f1dc:	3420      	adds	r4, #32
   1f1de:	e7e9      	b.n	1f1b4 <init_mem_slab_module+0x8>
   1f1e0:	d3f7      	bcc.n	1f1d2 <init_mem_slab_module+0x26>
		z_object_init(slab);
	}

out:
	return rc;
}
   1f1e2:	bd38      	pop	{r3, r4, r5, pc}
   1f1e4:	20008a08 	.word	0x20008a08
   1f1e8:	20008a68 	.word	0x20008a68
   1f1ec:	000302e5 	.word	0x000302e5
   1f1f0:	000302c0 	.word	0x000302c0
   1f1f4:	0002b3a9 	.word	0x0002b3a9
   1f1f8:	0002c375 	.word	0x0002c375

0001f1fc <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
   1f1fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1f200:	4604      	mov	r4, r0
   1f202:	460e      	mov	r6, r1
   1f204:	4690      	mov	r8, r2
   1f206:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   1f208:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f20c:	f04f 0320 	mov.w	r3, #32
   1f210:	f3ef 8911 	mrs	r9, BASEPRI
   1f214:	f383 8812 	msr	BASEPRI_MAX, r3
   1f218:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f21c:	4628      	mov	r0, r5
   1f21e:	f000 f9d7 	bl	1f5d0 <z_spin_lock_valid>
   1f222:	b968      	cbnz	r0, 1f240 <k_mem_slab_alloc+0x44>
   1f224:	2394      	movs	r3, #148	; 0x94
   1f226:	4a23      	ldr	r2, [pc, #140]	; (1f2b4 <k_mem_slab_alloc+0xb8>)
   1f228:	4923      	ldr	r1, [pc, #140]	; (1f2b8 <k_mem_slab_alloc+0xbc>)
   1f22a:	4824      	ldr	r0, [pc, #144]	; (1f2bc <k_mem_slab_alloc+0xc0>)
   1f22c:	f005 fbed 	bl	24a0a <assert_print>
   1f230:	4629      	mov	r1, r5
   1f232:	4823      	ldr	r0, [pc, #140]	; (1f2c0 <k_mem_slab_alloc+0xc4>)
   1f234:	f005 fbe9 	bl	24a0a <assert_print>
   1f238:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f23a:	481e      	ldr	r0, [pc, #120]	; (1f2b4 <k_mem_slab_alloc+0xb8>)
   1f23c:	f005 fbde 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1f240:	4628      	mov	r0, r5
   1f242:	f000 f9e1 	bl	1f608 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
   1f246:	69a3      	ldr	r3, [r4, #24]
   1f248:	b1b3      	cbz	r3, 1f278 <k_mem_slab_alloc+0x7c>
		/* take a free block */
		*mem = slab->free_list;
   1f24a:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
   1f24c:	681b      	ldr	r3, [r3, #0]
   1f24e:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
   1f250:	69e3      	ldr	r3, [r4, #28]
   1f252:	3301      	adds	r3, #1
   1f254:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
   1f256:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f258:	4628      	mov	r0, r5
   1f25a:	f000 f9c7 	bl	1f5ec <z_spin_unlock_valid>
   1f25e:	bb18      	cbnz	r0, 1f2a8 <k_mem_slab_alloc+0xac>
   1f260:	23c2      	movs	r3, #194	; 0xc2
   1f262:	4a14      	ldr	r2, [pc, #80]	; (1f2b4 <k_mem_slab_alloc+0xb8>)
   1f264:	4917      	ldr	r1, [pc, #92]	; (1f2c4 <k_mem_slab_alloc+0xc8>)
   1f266:	4815      	ldr	r0, [pc, #84]	; (1f2bc <k_mem_slab_alloc+0xc0>)
   1f268:	f005 fbcf 	bl	24a0a <assert_print>
   1f26c:	4629      	mov	r1, r5
   1f26e:	4816      	ldr	r0, [pc, #88]	; (1f2c8 <k_mem_slab_alloc+0xcc>)
   1f270:	f005 fbcb 	bl	24a0a <assert_print>
   1f274:	21c2      	movs	r1, #194	; 0xc2
   1f276:	e7e0      	b.n	1f23a <k_mem_slab_alloc+0x3e>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
   1f278:	ea58 0207 	orrs.w	r2, r8, r7
   1f27c:	d103      	bne.n	1f286 <k_mem_slab_alloc+0x8a>
		   !IS_ENABLED(CONFIG_MULTITHREADING)) {
		/* don't wait for a free block to become available */
		*mem = NULL;
		result = -ENOMEM;
   1f27e:	f06f 040b 	mvn.w	r4, #11
		*mem = NULL;
   1f282:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
   1f284:	e7e8      	b.n	1f258 <k_mem_slab_alloc+0x5c>
	} else {
		SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_mem_slab, alloc, slab, timeout);

		/* wait for a free block or timeout */
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
   1f286:	4622      	mov	r2, r4
   1f288:	4649      	mov	r1, r9
   1f28a:	4628      	mov	r0, r5
   1f28c:	e9cd 8700 	strd	r8, r7, [sp]
   1f290:	f001 ff36 	bl	21100 <z_pend_curr>
		if (result == 0) {
   1f294:	4604      	mov	r4, r0
   1f296:	b918      	cbnz	r0, 1f2a0 <k_mem_slab_alloc+0xa4>
			*mem = _current->base.swap_data;
   1f298:	4b0c      	ldr	r3, [pc, #48]	; (1f2cc <k_mem_slab_alloc+0xd0>)
   1f29a:	689b      	ldr	r3, [r3, #8]
   1f29c:	695b      	ldr	r3, [r3, #20]
   1f29e:	6033      	str	r3, [r6, #0]
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
   1f2a0:	4620      	mov	r0, r4
   1f2a2:	b003      	add	sp, #12
   1f2a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	__asm__ volatile(
   1f2a8:	f389 8811 	msr	BASEPRI, r9
   1f2ac:	f3bf 8f6f 	isb	sy
	return result;
   1f2b0:	e7f6      	b.n	1f2a0 <k_mem_slab_alloc+0xa4>
   1f2b2:	bf00      	nop
   1f2b4:	0002c0a4 	.word	0x0002c0a4
   1f2b8:	0002c0fd 	.word	0x0002c0fd
   1f2bc:	0002b3a9 	.word	0x0002b3a9
   1f2c0:	0002c112 	.word	0x0002c112
   1f2c4:	0002c0d1 	.word	0x0002c0d1
   1f2c8:	0002c0e8 	.word	0x0002c0e8
   1f2cc:	20021460 	.word	0x20021460

0001f2d0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   1f2d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1f2d4:	4604      	mov	r4, r0
   1f2d6:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   1f2d8:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f2dc:	f04f 0320 	mov.w	r3, #32
   1f2e0:	f3ef 8711 	mrs	r7, BASEPRI
   1f2e4:	f383 8812 	msr	BASEPRI_MAX, r3
   1f2e8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f2ec:	4628      	mov	r0, r5
   1f2ee:	f000 f96f 	bl	1f5d0 <z_spin_lock_valid>
   1f2f2:	b968      	cbnz	r0, 1f310 <k_mem_slab_free+0x40>
   1f2f4:	2394      	movs	r3, #148	; 0x94
   1f2f6:	4a21      	ldr	r2, [pc, #132]	; (1f37c <k_mem_slab_free+0xac>)
   1f2f8:	4921      	ldr	r1, [pc, #132]	; (1f380 <k_mem_slab_free+0xb0>)
   1f2fa:	4822      	ldr	r0, [pc, #136]	; (1f384 <k_mem_slab_free+0xb4>)
   1f2fc:	f005 fb85 	bl	24a0a <assert_print>
   1f300:	4629      	mov	r1, r5
   1f302:	4821      	ldr	r0, [pc, #132]	; (1f388 <k_mem_slab_free+0xb8>)
   1f304:	f005 fb81 	bl	24a0a <assert_print>
   1f308:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f30a:	481c      	ldr	r0, [pc, #112]	; (1f37c <k_mem_slab_free+0xac>)
   1f30c:	f005 fb76 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1f310:	4628      	mov	r0, r5
   1f312:	f000 f979 	bl	1f608 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   1f316:	f8d4 8018 	ldr.w	r8, [r4, #24]
   1f31a:	f1b8 0f00 	cmp.w	r8, #0
   1f31e:	d10f      	bne.n	1f340 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   1f320:	4620      	mov	r0, r4
   1f322:	f002 f96b 	bl	215fc <z_unpend_first_thread>

		if (pending_thread != NULL) {
   1f326:	b158      	cbz	r0, 1f340 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   1f328:	6832      	ldr	r2, [r6, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
   1f32a:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   1f32e:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   1f330:	f001 fb8c 	bl	20a4c <z_ready_thread>
			z_reschedule(&slab->lock, key);
   1f334:	4639      	mov	r1, r7
   1f336:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   1f338:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
   1f33c:	f001 bc12 	b.w	20b64 <z_reschedule>
	**(char ***) mem = slab->free_list;
   1f340:	6833      	ldr	r3, [r6, #0]
   1f342:	69a2      	ldr	r2, [r4, #24]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f344:	4628      	mov	r0, r5
   1f346:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   1f348:	6833      	ldr	r3, [r6, #0]
   1f34a:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   1f34c:	69e3      	ldr	r3, [r4, #28]
   1f34e:	3b01      	subs	r3, #1
   1f350:	61e3      	str	r3, [r4, #28]
   1f352:	f000 f94b 	bl	1f5ec <z_spin_unlock_valid>
   1f356:	b958      	cbnz	r0, 1f370 <k_mem_slab_free+0xa0>
   1f358:	23c2      	movs	r3, #194	; 0xc2
   1f35a:	4a08      	ldr	r2, [pc, #32]	; (1f37c <k_mem_slab_free+0xac>)
   1f35c:	490b      	ldr	r1, [pc, #44]	; (1f38c <k_mem_slab_free+0xbc>)
   1f35e:	4809      	ldr	r0, [pc, #36]	; (1f384 <k_mem_slab_free+0xb4>)
   1f360:	f005 fb53 	bl	24a0a <assert_print>
   1f364:	4629      	mov	r1, r5
   1f366:	480a      	ldr	r0, [pc, #40]	; (1f390 <k_mem_slab_free+0xc0>)
   1f368:	f005 fb4f 	bl	24a0a <assert_print>
   1f36c:	21c2      	movs	r1, #194	; 0xc2
   1f36e:	e7cc      	b.n	1f30a <k_mem_slab_free+0x3a>
	__asm__ volatile(
   1f370:	f387 8811 	msr	BASEPRI, r7
   1f374:	f3bf 8f6f 	isb	sy
}
   1f378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1f37c:	0002c0a4 	.word	0x0002c0a4
   1f380:	0002c0fd 	.word	0x0002c0fd
   1f384:	0002b3a9 	.word	0x0002b3a9
   1f388:	0002c112 	.word	0x0002c112
   1f38c:	0002c0d1 	.word	0x0002c0d1
   1f390:	0002c0e8 	.word	0x0002c0e8

0001f394 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
   1f394:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1f396:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1f398:	4604      	mov	r4, r0
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
   1f39a:	2e0f      	cmp	r6, #15
   1f39c:	d12a      	bne.n	1f3f4 <z_setup_new_thread+0x60>
   1f39e:	4821      	ldr	r0, [pc, #132]	; (1f424 <z_setup_new_thread+0x90>)
   1f3a0:	4283      	cmp	r3, r0
   1f3a2:	d12b      	bne.n	1f3fc <z_setup_new_thread+0x68>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
   1f3a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
   1f3a8:	e9c4 0016 	strd	r0, r0, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
   1f3ac:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
   1f3ae:	2500      	movs	r5, #0
	thread_base->user_options = (uint8_t)options;
   1f3b0:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   1f3b2:	2004      	movs	r0, #4
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   1f3b4:	3207      	adds	r2, #7
   1f3b6:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.size = stack_buf_size;
   1f3ba:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68

	thread_base->prio = priority;
   1f3be:	73a6      	strb	r6, [r4, #14]
	stack_ptr = (char *)stack + stack_obj_size;
   1f3c0:	188e      	adds	r6, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1f3c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->thread_state = (uint8_t)initial_state;
   1f3c4:	7360      	strb	r0, [r4, #13]
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
   1f3c6:	e9c4 5506 	strd	r5, r5, [r4, #24]
	thread_base->pended_on = NULL;
   1f3ca:	60a5      	str	r5, [r4, #8]

	thread_base->sched_locked = 0U;
   1f3cc:	73e5      	strb	r5, [r4, #15]
	new_thread->stack_info.delta = delta;
   1f3ce:	6725      	str	r5, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1f3d0:	9202      	str	r2, [sp, #8]
   1f3d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1f3d4:	4620      	mov	r0, r4
   1f3d6:	9201      	str	r2, [sp, #4]
   1f3d8:	9a08      	ldr	r2, [sp, #32]
   1f3da:	9200      	str	r2, [sp, #0]
   1f3dc:	4632      	mov	r2, r6
   1f3de:	f7f0 fe03 	bl	ffe8 <arch_new_thread>
	if (!_current) {
   1f3e2:	4b11      	ldr	r3, [pc, #68]	; (1f428 <z_setup_new_thread+0x94>)
	new_thread->init_data = NULL;
   1f3e4:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
   1f3e6:	689b      	ldr	r3, [r3, #8]
   1f3e8:	b103      	cbz	r3, 1f3ec <z_setup_new_thread+0x58>
	new_thread->resource_pool = _current->resource_pool;
   1f3ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
   1f3ec:	4630      	mov	r0, r6
   1f3ee:	6763      	str	r3, [r4, #116]	; 0x74
   1f3f0:	b004      	add	sp, #16
   1f3f2:	bd70      	pop	{r4, r5, r6, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
   1f3f4:	f106 0010 	add.w	r0, r6, #16
   1f3f8:	281e      	cmp	r0, #30
   1f3fa:	d9d3      	bls.n	1f3a4 <z_setup_new_thread+0x10>
   1f3fc:	f44f 7306 	mov.w	r3, #536	; 0x218
   1f400:	4a0a      	ldr	r2, [pc, #40]	; (1f42c <z_setup_new_thread+0x98>)
   1f402:	490b      	ldr	r1, [pc, #44]	; (1f430 <z_setup_new_thread+0x9c>)
   1f404:	480b      	ldr	r0, [pc, #44]	; (1f434 <z_setup_new_thread+0xa0>)
   1f406:	f005 fb00 	bl	24a0a <assert_print>
   1f40a:	4631      	mov	r1, r6
   1f40c:	480a      	ldr	r0, [pc, #40]	; (1f438 <z_setup_new_thread+0xa4>)
   1f40e:	f06f 030f 	mvn.w	r3, #15
   1f412:	220e      	movs	r2, #14
   1f414:	f005 faf9 	bl	24a0a <assert_print>
   1f418:	f44f 7106 	mov.w	r1, #536	; 0x218
   1f41c:	4803      	ldr	r0, [pc, #12]	; (1f42c <z_setup_new_thread+0x98>)
   1f41e:	f005 faed 	bl	249fc <assert_post_action>
   1f422:	bf00      	nop
   1f424:	0001f619 	.word	0x0001f619
   1f428:	20021460 	.word	0x20021460
   1f42c:	00030302 	.word	0x00030302
   1f430:	00030325 	.word	0x00030325
   1f434:	0002b3a9 	.word	0x0002b3a9
   1f438:	000303a5 	.word	0x000303a5

0001f43c <z_impl_k_thread_create>:
{
   1f43c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1f43e:	b087      	sub	sp, #28
   1f440:	4604      	mov	r4, r0
   1f442:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
   1f446:	f3ef 8505 	mrs	r5, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
   1f44a:	b175      	cbz	r5, 1f46a <z_impl_k_thread_create+0x2e>
   1f44c:	4919      	ldr	r1, [pc, #100]	; (1f4b4 <z_impl_k_thread_create+0x78>)
   1f44e:	f240 2387 	movw	r3, #647	; 0x287
   1f452:	4a19      	ldr	r2, [pc, #100]	; (1f4b8 <z_impl_k_thread_create+0x7c>)
   1f454:	4819      	ldr	r0, [pc, #100]	; (1f4bc <z_impl_k_thread_create+0x80>)
   1f456:	f005 fad8 	bl	24a0a <assert_print>
   1f45a:	4819      	ldr	r0, [pc, #100]	; (1f4c0 <z_impl_k_thread_create+0x84>)
   1f45c:	f005 fad5 	bl	24a0a <assert_print>
   1f460:	f240 2187 	movw	r1, #647	; 0x287
   1f464:	4814      	ldr	r0, [pc, #80]	; (1f4b8 <z_impl_k_thread_create+0x7c>)
   1f466:	f005 fac9 	bl	249fc <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   1f46a:	9505      	str	r5, [sp, #20]
   1f46c:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1f46e:	9504      	str	r5, [sp, #16]
   1f470:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1f472:	9503      	str	r5, [sp, #12]
   1f474:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   1f476:	9502      	str	r5, [sp, #8]
   1f478:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   1f47a:	9501      	str	r5, [sp, #4]
   1f47c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   1f47e:	9500      	str	r5, [sp, #0]
   1f480:	f7ff ff88 	bl	1f394 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
   1f484:	f1b6 3fff 	cmp.w	r6, #4294967295
   1f488:	bf08      	it	eq
   1f48a:	f1b7 3fff 	cmpeq.w	r7, #4294967295
   1f48e:	d005      	beq.n	1f49c <z_impl_k_thread_create+0x60>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f490:	ea56 0307 	orrs.w	r3, r6, r7
   1f494:	d105      	bne.n	1f4a2 <z_impl_k_thread_create+0x66>
	z_sched_start(thread);
   1f496:	4620      	mov	r0, r4
   1f498:	f001 fba6 	bl	20be8 <z_sched_start>
}
   1f49c:	4620      	mov	r0, r4
   1f49e:	b007      	add	sp, #28
   1f4a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   1f4a2:	463a      	mov	r2, r7
   1f4a4:	4633      	mov	r3, r6
   1f4a6:	4907      	ldr	r1, [pc, #28]	; (1f4c4 <z_impl_k_thread_create+0x88>)
   1f4a8:	f104 0018 	add.w	r0, r4, #24
   1f4ac:	f002 fc16 	bl	21cdc <z_add_timeout>
   1f4b0:	e7f4      	b.n	1f49c <z_impl_k_thread_create+0x60>
   1f4b2:	bf00      	nop
   1f4b4:	000303d6 	.word	0x000303d6
   1f4b8:	00030302 	.word	0x00030302
   1f4bc:	0002b3a9 	.word	0x0002b3a9
   1f4c0:	000303e8 	.word	0x000303e8
   1f4c4:	000214b5 	.word	0x000214b5

0001f4c8 <z_init_static_threads>:
{
   1f4c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1f4cc:	4c39      	ldr	r4, [pc, #228]	; (1f5b4 <z_init_static_threads+0xec>)
	_FOREACH_STATIC_THREAD(thread_data) {
   1f4ce:	4d3a      	ldr	r5, [pc, #232]	; (1f5b8 <z_init_static_threads+0xf0>)
{
   1f4d0:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
   1f4d2:	42ac      	cmp	r4, r5
   1f4d4:	4626      	mov	r6, r4
   1f4d6:	d92a      	bls.n	1f52e <z_init_static_threads+0x66>
   1f4d8:	4938      	ldr	r1, [pc, #224]	; (1f5bc <z_init_static_threads+0xf4>)
   1f4da:	f240 23ee 	movw	r3, #750	; 0x2ee
   1f4de:	4a38      	ldr	r2, [pc, #224]	; (1f5c0 <z_init_static_threads+0xf8>)
   1f4e0:	4838      	ldr	r0, [pc, #224]	; (1f5c4 <z_init_static_threads+0xfc>)
   1f4e2:	f005 fa92 	bl	24a0a <assert_print>
   1f4e6:	4838      	ldr	r0, [pc, #224]	; (1f5c8 <z_init_static_threads+0x100>)
   1f4e8:	f005 fa8f 	bl	24a0a <assert_print>
   1f4ec:	f240 21ee 	movw	r1, #750	; 0x2ee
	_FOREACH_STATIC_THREAD(thread_data) {
   1f4f0:	4833      	ldr	r0, [pc, #204]	; (1f5c0 <z_init_static_threads+0xf8>)
   1f4f2:	f005 fa83 	bl	249fc <assert_post_action>
		z_setup_new_thread(
   1f4f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   1f4fa:	9305      	str	r3, [sp, #20]
   1f4fc:	f854 3c10 	ldr.w	r3, [r4, #-16]
   1f500:	9304      	str	r3, [sp, #16]
   1f502:	f854 3c14 	ldr.w	r3, [r4, #-20]
   1f506:	9303      	str	r3, [sp, #12]
   1f508:	f854 3c18 	ldr.w	r3, [r4, #-24]
   1f50c:	9302      	str	r3, [sp, #8]
   1f50e:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   1f512:	9301      	str	r3, [sp, #4]
   1f514:	f854 3c20 	ldr.w	r3, [r4, #-32]
   1f518:	9300      	str	r3, [sp, #0]
   1f51a:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
   1f51e:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
   1f522:	f7ff ff37 	bl	1f394 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
   1f526:	f854 3c30 	ldr.w	r3, [r4, #-48]
   1f52a:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
   1f52c:	e7d1      	b.n	1f4d2 <z_init_static_threads+0xa>
   1f52e:	42ae      	cmp	r6, r5
   1f530:	f104 0430 	add.w	r4, r4, #48	; 0x30
   1f534:	d3df      	bcc.n	1f4f6 <z_init_static_threads+0x2e>
	k_sched_lock();
   1f536:	f001 fba9 	bl	20c8c <k_sched_lock>
   1f53a:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   1f53e:	f240 37e7 	movw	r7, #999	; 0x3e7
	_FOREACH_STATIC_THREAD(thread_data) {
   1f542:	4c1c      	ldr	r4, [pc, #112]	; (1f5b4 <z_init_static_threads+0xec>)
   1f544:	f8df 9084 	ldr.w	r9, [pc, #132]	; 1f5cc <z_init_static_threads+0x104>
   1f548:	42ac      	cmp	r4, r5
   1f54a:	d92c      	bls.n	1f5a6 <z_init_static_threads+0xde>
   1f54c:	491b      	ldr	r1, [pc, #108]	; (1f5bc <z_init_static_threads+0xf4>)
   1f54e:	f240 330d 	movw	r3, #781	; 0x30d
   1f552:	4a1b      	ldr	r2, [pc, #108]	; (1f5c0 <z_init_static_threads+0xf8>)
   1f554:	481b      	ldr	r0, [pc, #108]	; (1f5c4 <z_init_static_threads+0xfc>)
   1f556:	f005 fa58 	bl	24a0a <assert_print>
   1f55a:	481b      	ldr	r0, [pc, #108]	; (1f5c8 <z_init_static_threads+0x100>)
   1f55c:	f005 fa55 	bl	24a0a <assert_print>
   1f560:	f240 310d 	movw	r1, #781	; 0x30d
   1f564:	e7c4      	b.n	1f4f0 <z_init_static_threads+0x28>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
   1f566:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1f568:	1c5a      	adds	r2, r3, #1
   1f56a:	d00d      	beq.n	1f588 <z_init_static_threads+0xc0>
   1f56c:	2100      	movs	r1, #0
   1f56e:	4638      	mov	r0, r7
					    K_MSEC(thread_data->init_delay));
   1f570:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   1f574:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f578:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
   1f57c:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f580:	d104      	bne.n	1f58c <z_init_static_threads+0xc4>
	z_sched_start(thread);
   1f582:	4640      	mov	r0, r8
   1f584:	f001 fb30 	bl	20be8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
   1f588:	3430      	adds	r4, #48	; 0x30
   1f58a:	e7dd      	b.n	1f548 <z_init_static_threads+0x80>
   1f58c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1f590:	2300      	movs	r3, #0
   1f592:	f7e9 fcad 	bl	8ef0 <__aeabi_uldivmod>
   1f596:	4602      	mov	r2, r0
   1f598:	460b      	mov	r3, r1
   1f59a:	f108 0018 	add.w	r0, r8, #24
   1f59e:	4649      	mov	r1, r9
   1f5a0:	f002 fb9c 	bl	21cdc <z_add_timeout>
   1f5a4:	e7f0      	b.n	1f588 <z_init_static_threads+0xc0>
   1f5a6:	d3de      	bcc.n	1f566 <z_init_static_threads+0x9e>
}
   1f5a8:	b007      	add	sp, #28
   1f5aa:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
   1f5ae:	f001 bbd9 	b.w	20d64 <k_sched_unlock>
   1f5b2:	bf00      	nop
   1f5b4:	0002a19c 	.word	0x0002a19c
   1f5b8:	0002a2ec 	.word	0x0002a2ec
   1f5bc:	0003040d 	.word	0x0003040d
   1f5c0:	00030302 	.word	0x00030302
   1f5c4:	0002b3a9 	.word	0x0002b3a9
   1f5c8:	0002c375 	.word	0x0002c375
   1f5cc:	000214b5 	.word	0x000214b5

0001f5d0 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
   1f5d0:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
   1f5d2:	b138      	cbz	r0, 1f5e4 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
   1f5d4:	4b04      	ldr	r3, [pc, #16]	; (1f5e8 <z_spin_lock_valid+0x18>)
   1f5d6:	f000 0003 	and.w	r0, r0, #3
   1f5da:	7d1b      	ldrb	r3, [r3, #20]
   1f5dc:	1ac0      	subs	r0, r0, r3
   1f5de:	bf18      	it	ne
   1f5e0:	2001      	movne	r0, #1
   1f5e2:	4770      	bx	lr
			return false;
		}
	}
	return true;
   1f5e4:	2001      	movs	r0, #1
}
   1f5e6:	4770      	bx	lr
   1f5e8:	20021460 	.word	0x20021460

0001f5ec <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   1f5ec:	4a05      	ldr	r2, [pc, #20]	; (1f604 <z_spin_unlock_valid+0x18>)
{
   1f5ee:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   1f5f0:	7d11      	ldrb	r1, [r2, #20]
   1f5f2:	6892      	ldr	r2, [r2, #8]
   1f5f4:	430a      	orrs	r2, r1
   1f5f6:	6801      	ldr	r1, [r0, #0]
   1f5f8:	2000      	movs	r0, #0
   1f5fa:	4291      	cmp	r1, r2
		return false;
	}
	l->thread_cpu = 0;
   1f5fc:	bf04      	itt	eq
   1f5fe:	6018      	streq	r0, [r3, #0]
	return true;
   1f600:	2001      	moveq	r0, #1
}
   1f602:	4770      	bx	lr
   1f604:	20021460 	.word	0x20021460

0001f608 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
   1f608:	4b02      	ldr	r3, [pc, #8]	; (1f614 <z_spin_lock_set_owner+0xc>)
   1f60a:	7d1a      	ldrb	r2, [r3, #20]
   1f60c:	689b      	ldr	r3, [r3, #8]
   1f60e:	4313      	orrs	r3, r2
   1f610:	6003      	str	r3, [r0, #0]
}
   1f612:	4770      	bx	lr
   1f614:	20021460 	.word	0x20021460

0001f618 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
   1f618:	b508      	push	{r3, lr}
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
   1f61a:	4c13      	ldr	r4, [pc, #76]	; (1f668 <idle+0x50>)
   1f61c:	68a3      	ldr	r3, [r4, #8]
   1f61e:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1f622:	2b00      	cmp	r3, #0
   1f624:	db10      	blt.n	1f648 <idle+0x30>
   1f626:	4d11      	ldr	r5, [pc, #68]	; (1f66c <idle+0x54>)
	__asm__ volatile(
   1f628:	f04f 0220 	mov.w	r2, #32
   1f62c:	f3ef 8311 	mrs	r3, BASEPRI
   1f630:	f382 8812 	msr	BASEPRI_MAX, r2
   1f634:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
   1f638:	f002 fc62 	bl	21f00 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f63c:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
   1f63e:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f640:	b963      	cbnz	r3, 1f65c <idle+0x44>
	arch_cpu_idle();
   1f642:	f7f0 fb8d 	bl	fd60 <arch_cpu_idle>
}
   1f646:	e7ef      	b.n	1f628 <idle+0x10>
	__ASSERT_NO_MSG(_current->base.prio >= 0);
   1f648:	4909      	ldr	r1, [pc, #36]	; (1f670 <idle+0x58>)
   1f64a:	480a      	ldr	r0, [pc, #40]	; (1f674 <idle+0x5c>)
   1f64c:	2327      	movs	r3, #39	; 0x27
   1f64e:	4a0a      	ldr	r2, [pc, #40]	; (1f678 <idle+0x60>)
   1f650:	f005 f9db 	bl	24a0a <assert_print>
   1f654:	2127      	movs	r1, #39	; 0x27
   1f656:	4808      	ldr	r0, [pc, #32]	; (1f678 <idle+0x60>)
   1f658:	f005 f9d0 	bl	249fc <assert_post_action>
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f65c:	f7f0 f8b8 	bl	f7d0 <pm_system_suspend>
   1f660:	2800      	cmp	r0, #0
   1f662:	d1e1      	bne.n	1f628 <idle+0x10>
   1f664:	e7ed      	b.n	1f642 <idle+0x2a>
   1f666:	bf00      	nop
   1f668:	20021460 	.word	0x20021460
   1f66c:	200221ee 	.word	0x200221ee
   1f670:	0003045b 	.word	0x0003045b
   1f674:	0002b3a9 	.word	0x0002b3a9
   1f678:	0003043a 	.word	0x0003043a

0001f67c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
   1f67c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   1f680:	4604      	mov	r4, r0
   1f682:	4617      	mov	r7, r2
   1f684:	461e      	mov	r6, r3
   1f686:	f3ef 8505 	mrs	r5, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   1f68a:	b165      	cbz	r5, 1f6a6 <z_impl_k_mutex_lock+0x2a>
   1f68c:	4958      	ldr	r1, [pc, #352]	; (1f7f0 <z_impl_k_mutex_lock+0x174>)
   1f68e:	2365      	movs	r3, #101	; 0x65
   1f690:	4a58      	ldr	r2, [pc, #352]	; (1f7f4 <z_impl_k_mutex_lock+0x178>)
   1f692:	4859      	ldr	r0, [pc, #356]	; (1f7f8 <z_impl_k_mutex_lock+0x17c>)
   1f694:	f005 f9b9 	bl	24a0a <assert_print>
   1f698:	4858      	ldr	r0, [pc, #352]	; (1f7fc <z_impl_k_mutex_lock+0x180>)
   1f69a:	f005 f9b6 	bl	24a0a <assert_print>
   1f69e:	2165      	movs	r1, #101	; 0x65
   1f6a0:	4854      	ldr	r0, [pc, #336]	; (1f7f4 <z_impl_k_mutex_lock+0x178>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f6a2:	f005 f9ab 	bl	249fc <assert_post_action>
   1f6a6:	f04f 0320 	mov.w	r3, #32
   1f6aa:	f3ef 8811 	mrs	r8, BASEPRI
   1f6ae:	f383 8812 	msr	BASEPRI_MAX, r3
   1f6b2:	f3bf 8f6f 	isb	sy
   1f6b6:	4852      	ldr	r0, [pc, #328]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f6b8:	f7ff ff8a 	bl	1f5d0 <z_spin_lock_valid>
   1f6bc:	b960      	cbnz	r0, 1f6d8 <z_impl_k_mutex_lock+0x5c>
   1f6be:	2394      	movs	r3, #148	; 0x94
   1f6c0:	4a50      	ldr	r2, [pc, #320]	; (1f804 <z_impl_k_mutex_lock+0x188>)
   1f6c2:	4951      	ldr	r1, [pc, #324]	; (1f808 <z_impl_k_mutex_lock+0x18c>)
   1f6c4:	484c      	ldr	r0, [pc, #304]	; (1f7f8 <z_impl_k_mutex_lock+0x17c>)
   1f6c6:	f005 f9a0 	bl	24a0a <assert_print>
   1f6ca:	494d      	ldr	r1, [pc, #308]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f6cc:	484f      	ldr	r0, [pc, #316]	; (1f80c <z_impl_k_mutex_lock+0x190>)
   1f6ce:	f005 f99c 	bl	24a0a <assert_print>
   1f6d2:	2194      	movs	r1, #148	; 0x94
   1f6d4:	484b      	ldr	r0, [pc, #300]	; (1f804 <z_impl_k_mutex_lock+0x188>)
   1f6d6:	e7e4      	b.n	1f6a2 <z_impl_k_mutex_lock+0x26>
	z_spin_lock_set_owner(l);
   1f6d8:	4849      	ldr	r0, [pc, #292]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f6da:	f7ff ff95 	bl	1f608 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   1f6de:	68e3      	ldr	r3, [r4, #12]
   1f6e0:	4a4b      	ldr	r2, [pc, #300]	; (1f810 <z_impl_k_mutex_lock+0x194>)
   1f6e2:	b19b      	cbz	r3, 1f70c <z_impl_k_mutex_lock+0x90>
   1f6e4:	68a0      	ldr	r0, [r4, #8]
   1f6e6:	6891      	ldr	r1, [r2, #8]
   1f6e8:	4288      	cmp	r0, r1
   1f6ea:	d027      	beq.n	1f73c <z_impl_k_mutex_lock+0xc0>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
   1f6ec:	ea57 0306 	orrs.w	r3, r7, r6
   1f6f0:	d12c      	bne.n	1f74c <z_impl_k_mutex_lock+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f6f2:	4843      	ldr	r0, [pc, #268]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f6f4:	f7ff ff7a 	bl	1f5ec <z_spin_unlock_valid>
   1f6f8:	b1a0      	cbz	r0, 1f724 <z_impl_k_mutex_lock+0xa8>
	__asm__ volatile(
   1f6fa:	f388 8811 	msr	BASEPRI, r8
   1f6fe:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
   1f702:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
   1f706:	b002      	add	sp, #8
   1f708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
   1f70c:	6891      	ldr	r1, [r2, #8]
   1f70e:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
   1f712:	3301      	adds	r3, #1
   1f714:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
   1f716:	6893      	ldr	r3, [r2, #8]
   1f718:	4839      	ldr	r0, [pc, #228]	; (1f800 <z_impl_k_mutex_lock+0x184>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
   1f71a:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
   1f71c:	60a3      	str	r3, [r4, #8]
   1f71e:	f7ff ff65 	bl	1f5ec <z_spin_unlock_valid>
   1f722:	b968      	cbnz	r0, 1f740 <z_impl_k_mutex_lock+0xc4>
   1f724:	23c2      	movs	r3, #194	; 0xc2
   1f726:	4a37      	ldr	r2, [pc, #220]	; (1f804 <z_impl_k_mutex_lock+0x188>)
   1f728:	493a      	ldr	r1, [pc, #232]	; (1f814 <z_impl_k_mutex_lock+0x198>)
   1f72a:	4833      	ldr	r0, [pc, #204]	; (1f7f8 <z_impl_k_mutex_lock+0x17c>)
   1f72c:	f005 f96d 	bl	24a0a <assert_print>
   1f730:	4933      	ldr	r1, [pc, #204]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f732:	4839      	ldr	r0, [pc, #228]	; (1f818 <z_impl_k_mutex_lock+0x19c>)
   1f734:	f005 f969 	bl	24a0a <assert_print>
   1f738:	21c2      	movs	r1, #194	; 0xc2
   1f73a:	e7cb      	b.n	1f6d4 <z_impl_k_mutex_lock+0x58>
					_current->base.prio :
   1f73c:	6921      	ldr	r1, [r4, #16]
   1f73e:	e7e8      	b.n	1f712 <z_impl_k_mutex_lock+0x96>
   1f740:	f388 8811 	msr	BASEPRI, r8
   1f744:	f3bf 8f6f 	isb	sy
		return 0;
   1f748:	2000      	movs	r0, #0
   1f74a:	e7dc      	b.n	1f706 <z_impl_k_mutex_lock+0x8a>
	new_prio = new_prio_for_inheritance(_current->base.prio,
   1f74c:	f991 100e 	ldrsb.w	r1, [r1, #14]
   1f750:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   1f754:	f06f 027e 	mvn.w	r2, #126	; 0x7e
   1f758:	4299      	cmp	r1, r3
   1f75a:	bfa8      	it	ge
   1f75c:	4619      	movge	r1, r3
   1f75e:	4291      	cmp	r1, r2
   1f760:	bfb8      	it	lt
   1f762:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
   1f764:	428b      	cmp	r3, r1
   1f766:	dd02      	ble.n	1f76e <z_impl_k_mutex_lock+0xf2>
		resched = adjust_owner_prio(mutex, new_prio);
   1f768:	f009 fcc4 	bl	290f4 <adjust_owner_prio.isra.0>
   1f76c:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
   1f76e:	4622      	mov	r2, r4
   1f770:	4641      	mov	r1, r8
   1f772:	e9cd 7600 	strd	r7, r6, [sp]
   1f776:	4822      	ldr	r0, [pc, #136]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f778:	f001 fcc2 	bl	21100 <z_pend_curr>
	if (got_mutex == 0) {
   1f77c:	2800      	cmp	r0, #0
   1f77e:	d0e3      	beq.n	1f748 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
   1f780:	f04f 0320 	mov.w	r3, #32
   1f784:	f3ef 8611 	mrs	r6, BASEPRI
   1f788:	f383 8812 	msr	BASEPRI_MAX, r3
   1f78c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f790:	481b      	ldr	r0, [pc, #108]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f792:	f7ff ff1d 	bl	1f5d0 <z_spin_lock_valid>
   1f796:	2800      	cmp	r0, #0
   1f798:	d091      	beq.n	1f6be <z_impl_k_mutex_lock+0x42>
	z_spin_lock_set_owner(l);
   1f79a:	4819      	ldr	r0, [pc, #100]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f79c:	f7ff ff34 	bl	1f608 <z_spin_lock_set_owner>
	if (likely(mutex->owner != NULL)) {
   1f7a0:	68a0      	ldr	r0, [r4, #8]
   1f7a2:	b1c0      	cbz	r0, 1f7d6 <z_impl_k_mutex_lock+0x15a>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
   1f7a4:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   1f7a6:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1f7a8:	429c      	cmp	r4, r3
   1f7aa:	d00a      	beq.n	1f7c2 <z_impl_k_mutex_lock+0x146>
   1f7ac:	b14b      	cbz	r3, 1f7c2 <z_impl_k_mutex_lock+0x146>
   1f7ae:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1f7b2:	4299      	cmp	r1, r3
   1f7b4:	bfa8      	it	ge
   1f7b6:	4619      	movge	r1, r3
   1f7b8:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   1f7bc:	4299      	cmp	r1, r3
   1f7be:	bfb8      	it	lt
   1f7c0:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
   1f7c2:	f009 fc97 	bl	290f4 <adjust_owner_prio.isra.0>
   1f7c6:	b130      	cbz	r0, 1f7d6 <z_impl_k_mutex_lock+0x15a>
		z_reschedule(&lock, key);
   1f7c8:	4631      	mov	r1, r6
   1f7ca:	480d      	ldr	r0, [pc, #52]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f7cc:	f001 f9ca 	bl	20b64 <z_reschedule>
	return -EAGAIN;
   1f7d0:	f06f 000a 	mvn.w	r0, #10
   1f7d4:	e797      	b.n	1f706 <z_impl_k_mutex_lock+0x8a>
	if (resched) {
   1f7d6:	2d00      	cmp	r5, #0
   1f7d8:	d1f6      	bne.n	1f7c8 <z_impl_k_mutex_lock+0x14c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f7da:	4809      	ldr	r0, [pc, #36]	; (1f800 <z_impl_k_mutex_lock+0x184>)
   1f7dc:	f7ff ff06 	bl	1f5ec <z_spin_unlock_valid>
   1f7e0:	2800      	cmp	r0, #0
   1f7e2:	d09f      	beq.n	1f724 <z_impl_k_mutex_lock+0xa8>
	__asm__ volatile(
   1f7e4:	f386 8811 	msr	BASEPRI, r6
   1f7e8:	f3bf 8f6f 	isb	sy
   1f7ec:	e7f0      	b.n	1f7d0 <z_impl_k_mutex_lock+0x154>
   1f7ee:	bf00      	nop
   1f7f0:	000303d6 	.word	0x000303d6
   1f7f4:	00030483 	.word	0x00030483
   1f7f8:	0002b3a9 	.word	0x0002b3a9
   1f7fc:	000304a5 	.word	0x000304a5
   1f800:	20021488 	.word	0x20021488
   1f804:	0002c0a4 	.word	0x0002c0a4
   1f808:	0002c0fd 	.word	0x0002c0fd
   1f80c:	0002c112 	.word	0x0002c112
   1f810:	20021460 	.word	0x20021460
   1f814:	0002c0d1 	.word	0x0002c0d1
   1f818:	0002c0e8 	.word	0x0002c0e8

0001f81c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
   1f81c:	b570      	push	{r4, r5, r6, lr}
   1f81e:	4604      	mov	r4, r0
   1f820:	f3ef 8605 	mrs	r6, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   1f824:	b166      	cbz	r6, 1f840 <z_impl_k_mutex_unlock+0x24>
   1f826:	4938      	ldr	r1, [pc, #224]	; (1f908 <z_impl_k_mutex_unlock+0xec>)
   1f828:	23cd      	movs	r3, #205	; 0xcd
   1f82a:	4a38      	ldr	r2, [pc, #224]	; (1f90c <z_impl_k_mutex_unlock+0xf0>)
   1f82c:	4838      	ldr	r0, [pc, #224]	; (1f910 <z_impl_k_mutex_unlock+0xf4>)
   1f82e:	f005 f8ec 	bl	24a0a <assert_print>
   1f832:	4838      	ldr	r0, [pc, #224]	; (1f914 <z_impl_k_mutex_unlock+0xf8>)
   1f834:	f005 f8e9 	bl	24a0a <assert_print>
   1f838:	21cd      	movs	r1, #205	; 0xcd
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   1f83a:	4834      	ldr	r0, [pc, #208]	; (1f90c <z_impl_k_mutex_unlock+0xf0>)
   1f83c:	f005 f8de 	bl	249fc <assert_post_action>
	CHECKIF(mutex->owner == NULL) {
   1f840:	6883      	ldr	r3, [r0, #8]
   1f842:	2b00      	cmp	r3, #0
   1f844:	d059      	beq.n	1f8fa <z_impl_k_mutex_unlock+0xde>
	CHECKIF(mutex->owner != _current) {
   1f846:	4a34      	ldr	r2, [pc, #208]	; (1f918 <z_impl_k_mutex_unlock+0xfc>)
   1f848:	6892      	ldr	r2, [r2, #8]
   1f84a:	4293      	cmp	r3, r2
   1f84c:	d158      	bne.n	1f900 <z_impl_k_mutex_unlock+0xe4>
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   1f84e:	68c3      	ldr	r3, [r0, #12]
   1f850:	b93b      	cbnz	r3, 1f862 <z_impl_k_mutex_unlock+0x46>
   1f852:	4932      	ldr	r1, [pc, #200]	; (1f91c <z_impl_k_mutex_unlock+0x100>)
   1f854:	23e5      	movs	r3, #229	; 0xe5
   1f856:	4a2d      	ldr	r2, [pc, #180]	; (1f90c <z_impl_k_mutex_unlock+0xf0>)
   1f858:	482d      	ldr	r0, [pc, #180]	; (1f910 <z_impl_k_mutex_unlock+0xf4>)
   1f85a:	f005 f8d6 	bl	24a0a <assert_print>
   1f85e:	21e5      	movs	r1, #229	; 0xe5
   1f860:	e7eb      	b.n	1f83a <z_impl_k_mutex_unlock+0x1e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
   1f862:	2b01      	cmp	r3, #1
   1f864:	d003      	beq.n	1f86e <z_impl_k_mutex_unlock+0x52>
		mutex->lock_count--;
   1f866:	3b01      	subs	r3, #1
   1f868:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
   1f86a:	2000      	movs	r0, #0
}
   1f86c:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   1f86e:	f04f 0320 	mov.w	r3, #32
   1f872:	f3ef 8511 	mrs	r5, BASEPRI
   1f876:	f383 8812 	msr	BASEPRI_MAX, r3
   1f87a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f87e:	4828      	ldr	r0, [pc, #160]	; (1f920 <z_impl_k_mutex_unlock+0x104>)
   1f880:	f7ff fea6 	bl	1f5d0 <z_spin_lock_valid>
   1f884:	b960      	cbnz	r0, 1f8a0 <z_impl_k_mutex_unlock+0x84>
   1f886:	2394      	movs	r3, #148	; 0x94
   1f888:	4a26      	ldr	r2, [pc, #152]	; (1f924 <z_impl_k_mutex_unlock+0x108>)
   1f88a:	4927      	ldr	r1, [pc, #156]	; (1f928 <z_impl_k_mutex_unlock+0x10c>)
   1f88c:	4820      	ldr	r0, [pc, #128]	; (1f910 <z_impl_k_mutex_unlock+0xf4>)
   1f88e:	f005 f8bc 	bl	24a0a <assert_print>
   1f892:	4923      	ldr	r1, [pc, #140]	; (1f920 <z_impl_k_mutex_unlock+0x104>)
   1f894:	4825      	ldr	r0, [pc, #148]	; (1f92c <z_impl_k_mutex_unlock+0x110>)
   1f896:	f005 f8b8 	bl	24a0a <assert_print>
   1f89a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f89c:	4821      	ldr	r0, [pc, #132]	; (1f924 <z_impl_k_mutex_unlock+0x108>)
   1f89e:	e7cd      	b.n	1f83c <z_impl_k_mutex_unlock+0x20>
	z_spin_lock_set_owner(l);
   1f8a0:	481f      	ldr	r0, [pc, #124]	; (1f920 <z_impl_k_mutex_unlock+0x104>)
   1f8a2:	f7ff feb1 	bl	1f608 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
   1f8a6:	6921      	ldr	r1, [r4, #16]
   1f8a8:	68a0      	ldr	r0, [r4, #8]
   1f8aa:	f009 fc23 	bl	290f4 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
   1f8ae:	4620      	mov	r0, r4
   1f8b0:	f001 fea4 	bl	215fc <z_unpend_first_thread>
	mutex->owner = new_owner;
   1f8b4:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
   1f8b6:	b150      	cbz	r0, 1f8ce <z_impl_k_mutex_unlock+0xb2>
		mutex->owner_orig_prio = new_owner->base.prio;
   1f8b8:	f990 200e 	ldrsb.w	r2, [r0, #14]
   1f8bc:	6122      	str	r2, [r4, #16]
   1f8be:	67c6      	str	r6, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
   1f8c0:	f001 f8c4 	bl	20a4c <z_ready_thread>
		z_reschedule(&lock, key);
   1f8c4:	4629      	mov	r1, r5
   1f8c6:	4816      	ldr	r0, [pc, #88]	; (1f920 <z_impl_k_mutex_unlock+0x104>)
   1f8c8:	f001 f94c 	bl	20b64 <z_reschedule>
   1f8cc:	e7cd      	b.n	1f86a <z_impl_k_mutex_unlock+0x4e>
		mutex->lock_count = 0U;
   1f8ce:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f8d0:	4813      	ldr	r0, [pc, #76]	; (1f920 <z_impl_k_mutex_unlock+0x104>)
   1f8d2:	f7ff fe8b 	bl	1f5ec <z_spin_unlock_valid>
   1f8d6:	b958      	cbnz	r0, 1f8f0 <z_impl_k_mutex_unlock+0xd4>
   1f8d8:	23c2      	movs	r3, #194	; 0xc2
   1f8da:	4a12      	ldr	r2, [pc, #72]	; (1f924 <z_impl_k_mutex_unlock+0x108>)
   1f8dc:	4914      	ldr	r1, [pc, #80]	; (1f930 <z_impl_k_mutex_unlock+0x114>)
   1f8de:	480c      	ldr	r0, [pc, #48]	; (1f910 <z_impl_k_mutex_unlock+0xf4>)
   1f8e0:	f005 f893 	bl	24a0a <assert_print>
   1f8e4:	490e      	ldr	r1, [pc, #56]	; (1f920 <z_impl_k_mutex_unlock+0x104>)
   1f8e6:	4813      	ldr	r0, [pc, #76]	; (1f934 <z_impl_k_mutex_unlock+0x118>)
   1f8e8:	f005 f88f 	bl	24a0a <assert_print>
   1f8ec:	21c2      	movs	r1, #194	; 0xc2
   1f8ee:	e7d5      	b.n	1f89c <z_impl_k_mutex_unlock+0x80>
	__asm__ volatile(
   1f8f0:	f385 8811 	msr	BASEPRI, r5
   1f8f4:	f3bf 8f6f 	isb	sy
   1f8f8:	e7b7      	b.n	1f86a <z_impl_k_mutex_unlock+0x4e>
		return -EINVAL;
   1f8fa:	f06f 0015 	mvn.w	r0, #21
   1f8fe:	e7b5      	b.n	1f86c <z_impl_k_mutex_unlock+0x50>
		return -EPERM;
   1f900:	f04f 30ff 	mov.w	r0, #4294967295
   1f904:	e7b2      	b.n	1f86c <z_impl_k_mutex_unlock+0x50>
   1f906:	bf00      	nop
   1f908:	000303d6 	.word	0x000303d6
   1f90c:	00030483 	.word	0x00030483
   1f910:	0002b3a9 	.word	0x0002b3a9
   1f914:	000304a5 	.word	0x000304a5
   1f918:	20021460 	.word	0x20021460
   1f91c:	000304ca 	.word	0x000304ca
   1f920:	20021488 	.word	0x20021488
   1f924:	0002c0a4 	.word	0x0002c0a4
   1f928:	0002c0fd 	.word	0x0002c0fd
   1f92c:	0002c112 	.word	0x0002c112
   1f930:	0002c0d1 	.word	0x0002c0d1
   1f934:	0002c0e8 	.word	0x0002c0e8

0001f938 <queue_insert>:
#include <syscalls/k_queue_cancel_wait_mrsh.c>
#endif

static int32_t queue_insert(struct k_queue *queue, void *prev, void *data,
			    bool alloc, bool is_append)
{
   1f938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1f93c:	4604      	mov	r4, r0
   1f93e:	460e      	mov	r6, r1
   1f940:	4690      	mov	r8, r2
   1f942:	4699      	mov	r9, r3
   1f944:	f89d a020 	ldrb.w	sl, [sp, #32]
	struct k_thread *first_pending_thread;
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1f948:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f94c:	f04f 0320 	mov.w	r3, #32
   1f950:	f3ef 8711 	mrs	r7, BASEPRI
   1f954:	f383 8812 	msr	BASEPRI_MAX, r3
   1f958:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f95c:	4628      	mov	r0, r5
   1f95e:	f7ff fe37 	bl	1f5d0 <z_spin_lock_valid>
   1f962:	b968      	cbnz	r0, 1f980 <queue_insert+0x48>
   1f964:	2394      	movs	r3, #148	; 0x94
   1f966:	4a3b      	ldr	r2, [pc, #236]	; (1fa54 <queue_insert+0x11c>)
   1f968:	493b      	ldr	r1, [pc, #236]	; (1fa58 <queue_insert+0x120>)
   1f96a:	483c      	ldr	r0, [pc, #240]	; (1fa5c <queue_insert+0x124>)
   1f96c:	f005 f84d 	bl	24a0a <assert_print>
   1f970:	4629      	mov	r1, r5
   1f972:	483b      	ldr	r0, [pc, #236]	; (1fa60 <queue_insert+0x128>)
   1f974:	f005 f849 	bl	24a0a <assert_print>
   1f978:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f97a:	4836      	ldr	r0, [pc, #216]	; (1fa54 <queue_insert+0x11c>)
   1f97c:	f005 f83e 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1f980:	4628      	mov	r0, r5
   1f982:	f7ff fe41 	bl	1f608 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, queue_insert, queue, alloc);

	if (is_append) {
   1f986:	f1ba 0f00 	cmp.w	sl, #0
   1f98a:	d000      	beq.n	1f98e <queue_insert+0x56>
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_tail(sys_sflist_t *list)
{
	return list->tail;
   1f98c:	6866      	ldr	r6, [r4, #4]
		prev = sys_sflist_peek_tail(&queue->data_q);
	}
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
   1f98e:	f104 000c 	add.w	r0, r4, #12
   1f992:	f001 fe33 	bl	215fc <z_unpend_first_thread>

	if (first_pending_thread != NULL) {
   1f996:	b158      	cbz	r0, 1f9b0 <queue_insert+0x78>
   1f998:	2300      	movs	r3, #0
   1f99a:	f8c0 8014 	str.w	r8, [r0, #20]
   1f99e:	67c3      	str	r3, [r0, #124]	; 0x7c
	z_ready_thread(thread);
   1f9a0:	f001 f854 	bl	20a4c <z_ready_thread>

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, queue_insert, queue, alloc, K_FOREVER);

	sys_sflist_insert(&queue->data_q, prev, data);
	handle_poll_events(queue, K_POLL_STATE_DATA_AVAILABLE);
	z_reschedule(&queue->lock, key);
   1f9a4:	4628      	mov	r0, r5
   1f9a6:	4639      	mov	r1, r7
   1f9a8:	f001 f8dc 	bl	20b64 <z_reschedule>
		return 0;
   1f9ac:	2000      	movs	r0, #0
   1f9ae:	e01c      	b.n	1f9ea <queue_insert+0xb2>
	if (alloc) {
   1f9b0:	f1b9 0f00 	cmp.w	r9, #0
   1f9b4:	d02b      	beq.n	1fa0e <queue_insert+0xd6>
	return z_thread_aligned_alloc(0, size);
   1f9b6:	2108      	movs	r1, #8
   1f9b8:	f003 f8da 	bl	22b70 <z_thread_aligned_alloc>
		if (anode == NULL) {
   1f9bc:	b9b8      	cbnz	r0, 1f9ee <queue_insert+0xb6>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f9be:	4628      	mov	r0, r5
   1f9c0:	f7ff fe14 	bl	1f5ec <z_spin_unlock_valid>
   1f9c4:	b958      	cbnz	r0, 1f9de <queue_insert+0xa6>
   1f9c6:	23c2      	movs	r3, #194	; 0xc2
   1f9c8:	4a22      	ldr	r2, [pc, #136]	; (1fa54 <queue_insert+0x11c>)
   1f9ca:	4926      	ldr	r1, [pc, #152]	; (1fa64 <queue_insert+0x12c>)
   1f9cc:	4823      	ldr	r0, [pc, #140]	; (1fa5c <queue_insert+0x124>)
   1f9ce:	f005 f81c 	bl	24a0a <assert_print>
   1f9d2:	4629      	mov	r1, r5
   1f9d4:	4824      	ldr	r0, [pc, #144]	; (1fa68 <queue_insert+0x130>)
   1f9d6:	f005 f818 	bl	24a0a <assert_print>
   1f9da:	21c2      	movs	r1, #194	; 0xc2
   1f9dc:	e7cd      	b.n	1f97a <queue_insert+0x42>
	__asm__ volatile(
   1f9de:	f387 8811 	msr	BASEPRI, r7
   1f9e2:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
   1f9e6:	f06f 000b 	mvn.w	r0, #11

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, queue_insert, queue, alloc, 0);

	return 0;
}
   1f9ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param flags A value between 0 and 3 to set the flags value
 */
static inline void sys_sfnode_init(sys_sfnode_t *node, uint8_t flags)
{
	__ASSERT((flags & ~SYS_SFLIST_FLAGS_MASK) == 0UL, "flags too large");
	node->next_and_flags = flags;
   1f9ee:	2201      	movs	r2, #1
		anode->data = data;
   1f9f0:	f8c0 8004 	str.w	r8, [r0, #4]
   1f9f4:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1f9f6:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1f9f8:	f001 0103 	and.w	r1, r1, #3
 */
static inline void sys_sflist_insert(sys_sflist_t *list,
				     sys_sfnode_t *prev,
				     sys_sfnode_t *node);

Z_GENLIST_INSERT(sflist, sfnode)
   1f9fc:	b95e      	cbnz	r6, 1fa16 <queue_insert+0xde>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1f9fe:	6822      	ldr	r2, [r4, #0]
   1fa00:	430a      	orrs	r2, r1
   1fa02:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1fa04:	6862      	ldr	r2, [r4, #4]
	list->head = node;
   1fa06:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1fa08:	b96a      	cbnz	r2, 1fa26 <queue_insert+0xee>
	list->tail = node;
   1fa0a:	6060      	str	r0, [r4, #4]
}
   1fa0c:	e00b      	b.n	1fa26 <queue_insert+0xee>
}
   1fa0e:	4640      	mov	r0, r8
	node->next_and_flags = flags;
   1fa10:	f8c8 9000 	str.w	r9, [r8]
}
   1fa14:	e7ef      	b.n	1f9f6 <queue_insert+0xbe>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fa16:	6832      	ldr	r2, [r6, #0]
Z_GENLIST_INSERT(sflist, sfnode)
   1fa18:	2a03      	cmp	r2, #3
   1fa1a:	d810      	bhi.n	1fa3e <queue_insert+0x106>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fa1c:	6001      	str	r1, [r0, #0]
	return list->tail;
   1fa1e:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
   1fa20:	b939      	cbnz	r1, 1fa32 <queue_insert+0xfa>
	list->head = node;
   1fa22:	e9c4 0000 	strd	r0, r0, [r4]
	z_handle_obj_poll_events(&queue->poll_events, state);
   1fa26:	2104      	movs	r1, #4
   1fa28:	f104 0014 	add.w	r0, r4, #20
   1fa2c:	f009 fd24 	bl	29478 <z_handle_obj_poll_events>
   1fa30:	e7b8      	b.n	1f9a4 <queue_insert+0x6c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fa32:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fa34:	f002 0203 	and.w	r2, r2, #3
   1fa38:	4302      	orrs	r2, r0
   1fa3a:	600a      	str	r2, [r1, #0]
   1fa3c:	e7e5      	b.n	1fa0a <queue_insert+0xd2>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fa3e:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fa42:	430a      	orrs	r2, r1
   1fa44:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fa46:	6832      	ldr	r2, [r6, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fa48:	f002 0203 	and.w	r2, r2, #3
   1fa4c:	ea40 0302 	orr.w	r3, r0, r2
   1fa50:	6033      	str	r3, [r6, #0]
}
   1fa52:	e7e8      	b.n	1fa26 <queue_insert+0xee>
   1fa54:	0002c0a4 	.word	0x0002c0a4
   1fa58:	0002c0fd 	.word	0x0002c0fd
   1fa5c:	0002b3a9 	.word	0x0002b3a9
   1fa60:	0002c112 	.word	0x0002c112
   1fa64:	0002c0d1 	.word	0x0002c0d1
   1fa68:	0002c0e8 	.word	0x0002c0e8

0001fa6c <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
   1fa6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1fa70:	4606      	mov	r6, r0
   1fa72:	4691      	mov	r9, r2
   1fa74:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1fa76:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1fa7a:	f04f 0320 	mov.w	r3, #32
   1fa7e:	f3ef 8811 	mrs	r8, BASEPRI
   1fa82:	f383 8812 	msr	BASEPRI_MAX, r3
   1fa86:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fa8a:	4628      	mov	r0, r5
   1fa8c:	f7ff fda0 	bl	1f5d0 <z_spin_lock_valid>
   1fa90:	b968      	cbnz	r0, 1faae <z_impl_k_queue_get+0x42>
   1fa92:	2394      	movs	r3, #148	; 0x94
   1fa94:	4a23      	ldr	r2, [pc, #140]	; (1fb24 <z_impl_k_queue_get+0xb8>)
   1fa96:	4924      	ldr	r1, [pc, #144]	; (1fb28 <z_impl_k_queue_get+0xbc>)
   1fa98:	4824      	ldr	r0, [pc, #144]	; (1fb2c <z_impl_k_queue_get+0xc0>)
   1fa9a:	f004 ffb6 	bl	24a0a <assert_print>
   1fa9e:	4629      	mov	r1, r5
   1faa0:	4823      	ldr	r0, [pc, #140]	; (1fb30 <z_impl_k_queue_get+0xc4>)
   1faa2:	f004 ffb2 	bl	24a0a <assert_print>
   1faa6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1faa8:	481e      	ldr	r0, [pc, #120]	; (1fb24 <z_impl_k_queue_get+0xb8>)
   1faaa:	f004 ffa7 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1faae:	4628      	mov	r0, r5
   1fab0:	f7ff fdaa 	bl	1f608 <z_spin_lock_set_owner>
	return list->head;
   1fab4:	6834      	ldr	r4, [r6, #0]
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
   1fab6:	b1ec      	cbz	r4, 1faf4 <z_impl_k_queue_get+0x88>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fab8:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1faba:	6872      	ldr	r2, [r6, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fabc:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1fac0:	4294      	cmp	r4, r2
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
   1fac2:	4620      	mov	r0, r4
   1fac4:	f04f 0101 	mov.w	r1, #1
	list->head = node;
   1fac8:	6033      	str	r3, [r6, #0]
	list->tail = node;
   1faca:	bf08      	it	eq
   1facc:	6073      	streq	r3, [r6, #4]
   1face:	f009 fb20 	bl	29112 <z_queue_node_peek>
   1fad2:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fad4:	4628      	mov	r0, r5
   1fad6:	f7ff fd89 	bl	1f5ec <z_spin_unlock_valid>
   1fada:	b9d8      	cbnz	r0, 1fb14 <z_impl_k_queue_get+0xa8>
   1fadc:	23c2      	movs	r3, #194	; 0xc2
   1fade:	4a11      	ldr	r2, [pc, #68]	; (1fb24 <z_impl_k_queue_get+0xb8>)
   1fae0:	4914      	ldr	r1, [pc, #80]	; (1fb34 <z_impl_k_queue_get+0xc8>)
   1fae2:	4812      	ldr	r0, [pc, #72]	; (1fb2c <z_impl_k_queue_get+0xc0>)
   1fae4:	f004 ff91 	bl	24a0a <assert_print>
   1fae8:	4629      	mov	r1, r5
   1faea:	4813      	ldr	r0, [pc, #76]	; (1fb38 <z_impl_k_queue_get+0xcc>)
   1faec:	f004 ff8d 	bl	24a0a <assert_print>
   1faf0:	21c2      	movs	r1, #194	; 0xc2
   1faf2:	e7d9      	b.n	1faa8 <z_impl_k_queue_get+0x3c>
		return data;
	}

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, get, queue, timeout);

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1faf4:	ea59 0307 	orrs.w	r3, r9, r7
   1faf8:	d0ec      	beq.n	1fad4 <z_impl_k_queue_get+0x68>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout, NULL);

		return NULL;
	}

	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
   1fafa:	4641      	mov	r1, r8
   1fafc:	4628      	mov	r0, r5
   1fafe:	e9cd 9700 	strd	r9, r7, [sp]
   1fb02:	f106 020c 	add.w	r2, r6, #12
   1fb06:	f001 fafb 	bl	21100 <z_pend_curr>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
   1fb0a:	b938      	cbnz	r0, 1fb1c <z_impl_k_queue_get+0xb0>
   1fb0c:	4b0b      	ldr	r3, [pc, #44]	; (1fb3c <z_impl_k_queue_get+0xd0>)
   1fb0e:	689b      	ldr	r3, [r3, #8]
   1fb10:	695c      	ldr	r4, [r3, #20]
   1fb12:	e003      	b.n	1fb1c <z_impl_k_queue_get+0xb0>
	__asm__ volatile(
   1fb14:	f388 8811 	msr	BASEPRI, r8
   1fb18:	f3bf 8f6f 	isb	sy
}
   1fb1c:	4620      	mov	r0, r4
   1fb1e:	b003      	add	sp, #12
   1fb20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1fb24:	0002c0a4 	.word	0x0002c0a4
   1fb28:	0002c0fd 	.word	0x0002c0fd
   1fb2c:	0002b3a9 	.word	0x0002b3a9
   1fb30:	0002c112 	.word	0x0002c112
   1fb34:	0002c0d1 	.word	0x0002c0d1
   1fb38:	0002c0e8 	.word	0x0002c0e8
   1fb3c:	20021460 	.word	0x20021460

0001fb40 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
   1fb40:	b538      	push	{r3, r4, r5, lr}
   1fb42:	4604      	mov	r4, r0
	__asm__ volatile(
   1fb44:	f04f 0320 	mov.w	r3, #32
   1fb48:	f3ef 8511 	mrs	r5, BASEPRI
   1fb4c:	f383 8812 	msr	BASEPRI_MAX, r3
   1fb50:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fb54:	4817      	ldr	r0, [pc, #92]	; (1fbb4 <z_impl_k_sem_give+0x74>)
   1fb56:	f7ff fd3b 	bl	1f5d0 <z_spin_lock_valid>
   1fb5a:	b968      	cbnz	r0, 1fb78 <z_impl_k_sem_give+0x38>
   1fb5c:	2394      	movs	r3, #148	; 0x94
   1fb5e:	4a16      	ldr	r2, [pc, #88]	; (1fbb8 <z_impl_k_sem_give+0x78>)
   1fb60:	4916      	ldr	r1, [pc, #88]	; (1fbbc <z_impl_k_sem_give+0x7c>)
   1fb62:	4817      	ldr	r0, [pc, #92]	; (1fbc0 <z_impl_k_sem_give+0x80>)
   1fb64:	f004 ff51 	bl	24a0a <assert_print>
   1fb68:	4912      	ldr	r1, [pc, #72]	; (1fbb4 <z_impl_k_sem_give+0x74>)
   1fb6a:	4816      	ldr	r0, [pc, #88]	; (1fbc4 <z_impl_k_sem_give+0x84>)
   1fb6c:	f004 ff4d 	bl	24a0a <assert_print>
   1fb70:	2194      	movs	r1, #148	; 0x94
   1fb72:	4811      	ldr	r0, [pc, #68]	; (1fbb8 <z_impl_k_sem_give+0x78>)
   1fb74:	f004 ff42 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1fb78:	480e      	ldr	r0, [pc, #56]	; (1fbb4 <z_impl_k_sem_give+0x74>)
   1fb7a:	f7ff fd45 	bl	1f608 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
   1fb7e:	4620      	mov	r0, r4
   1fb80:	f001 fd3c 	bl	215fc <z_unpend_first_thread>

	if (thread != NULL) {
   1fb84:	b148      	cbz	r0, 1fb9a <z_impl_k_sem_give+0x5a>
   1fb86:	2200      	movs	r2, #0
   1fb88:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
   1fb8a:	f000 ff5f 	bl	20a4c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
   1fb8e:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
   1fb90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
   1fb94:	4807      	ldr	r0, [pc, #28]	; (1fbb4 <z_impl_k_sem_give+0x74>)
   1fb96:	f000 bfe5 	b.w	20b64 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1fb9a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   1fb9e:	429a      	cmp	r2, r3
   1fba0:	bf18      	it	ne
   1fba2:	3301      	addne	r3, #1
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   1fba4:	2102      	movs	r1, #2
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1fba6:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   1fba8:	f104 0010 	add.w	r0, r4, #16
   1fbac:	f009 fc64 	bl	29478 <z_handle_obj_poll_events>
}
   1fbb0:	e7ed      	b.n	1fb8e <z_impl_k_sem_give+0x4e>
   1fbb2:	bf00      	nop
   1fbb4:	2002148c 	.word	0x2002148c
   1fbb8:	0002c0a4 	.word	0x0002c0a4
   1fbbc:	0002c0fd 	.word	0x0002c0fd
   1fbc0:	0002b3a9 	.word	0x0002b3a9
   1fbc4:	0002c112 	.word	0x0002c112

0001fbc8 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
   1fbc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1fbca:	4604      	mov	r4, r0
   1fbcc:	4616      	mov	r6, r2
   1fbce:	461d      	mov	r5, r3
   1fbd0:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
   1fbd4:	b17b      	cbz	r3, 1fbf6 <z_impl_k_sem_take+0x2e>
   1fbd6:	ea52 0305 	orrs.w	r3, r2, r5
   1fbda:	d00c      	beq.n	1fbf6 <z_impl_k_sem_take+0x2e>
   1fbdc:	492d      	ldr	r1, [pc, #180]	; (1fc94 <z_impl_k_sem_take+0xcc>)
   1fbde:	2379      	movs	r3, #121	; 0x79
   1fbe0:	4a2d      	ldr	r2, [pc, #180]	; (1fc98 <z_impl_k_sem_take+0xd0>)
   1fbe2:	482e      	ldr	r0, [pc, #184]	; (1fc9c <z_impl_k_sem_take+0xd4>)
   1fbe4:	f004 ff11 	bl	24a0a <assert_print>
   1fbe8:	482d      	ldr	r0, [pc, #180]	; (1fca0 <z_impl_k_sem_take+0xd8>)
   1fbea:	f004 ff0e 	bl	24a0a <assert_print>
   1fbee:	2179      	movs	r1, #121	; 0x79
   1fbf0:	4829      	ldr	r0, [pc, #164]	; (1fc98 <z_impl_k_sem_take+0xd0>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fbf2:	f004 ff03 	bl	249fc <assert_post_action>
   1fbf6:	f04f 0320 	mov.w	r3, #32
   1fbfa:	f3ef 8711 	mrs	r7, BASEPRI
   1fbfe:	f383 8812 	msr	BASEPRI_MAX, r3
   1fc02:	f3bf 8f6f 	isb	sy
   1fc06:	4827      	ldr	r0, [pc, #156]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc08:	f7ff fce2 	bl	1f5d0 <z_spin_lock_valid>
   1fc0c:	b960      	cbnz	r0, 1fc28 <z_impl_k_sem_take+0x60>
   1fc0e:	2394      	movs	r3, #148	; 0x94
   1fc10:	4a25      	ldr	r2, [pc, #148]	; (1fca8 <z_impl_k_sem_take+0xe0>)
   1fc12:	4926      	ldr	r1, [pc, #152]	; (1fcac <z_impl_k_sem_take+0xe4>)
   1fc14:	4821      	ldr	r0, [pc, #132]	; (1fc9c <z_impl_k_sem_take+0xd4>)
   1fc16:	f004 fef8 	bl	24a0a <assert_print>
   1fc1a:	4922      	ldr	r1, [pc, #136]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc1c:	4824      	ldr	r0, [pc, #144]	; (1fcb0 <z_impl_k_sem_take+0xe8>)
   1fc1e:	f004 fef4 	bl	24a0a <assert_print>
   1fc22:	2194      	movs	r1, #148	; 0x94
   1fc24:	4820      	ldr	r0, [pc, #128]	; (1fca8 <z_impl_k_sem_take+0xe0>)
   1fc26:	e7e4      	b.n	1fbf2 <z_impl_k_sem_take+0x2a>
	z_spin_lock_set_owner(l);
   1fc28:	481e      	ldr	r0, [pc, #120]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc2a:	f7ff fced 	bl	1f608 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
   1fc2e:	68a3      	ldr	r3, [r4, #8]
   1fc30:	b1c3      	cbz	r3, 1fc64 <z_impl_k_sem_take+0x9c>
		sem->count--;
   1fc32:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fc34:	481b      	ldr	r0, [pc, #108]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc36:	60a3      	str	r3, [r4, #8]
   1fc38:	f7ff fcd8 	bl	1f5ec <z_spin_unlock_valid>
   1fc3c:	b958      	cbnz	r0, 1fc56 <z_impl_k_sem_take+0x8e>
   1fc3e:	23c2      	movs	r3, #194	; 0xc2
   1fc40:	4a19      	ldr	r2, [pc, #100]	; (1fca8 <z_impl_k_sem_take+0xe0>)
   1fc42:	491c      	ldr	r1, [pc, #112]	; (1fcb4 <z_impl_k_sem_take+0xec>)
   1fc44:	4815      	ldr	r0, [pc, #84]	; (1fc9c <z_impl_k_sem_take+0xd4>)
   1fc46:	f004 fee0 	bl	24a0a <assert_print>
   1fc4a:	4916      	ldr	r1, [pc, #88]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc4c:	481a      	ldr	r0, [pc, #104]	; (1fcb8 <z_impl_k_sem_take+0xf0>)
   1fc4e:	f004 fedc 	bl	24a0a <assert_print>
   1fc52:	21c2      	movs	r1, #194	; 0xc2
   1fc54:	e7e6      	b.n	1fc24 <z_impl_k_sem_take+0x5c>
	__asm__ volatile(
   1fc56:	f387 8811 	msr	BASEPRI, r7
   1fc5a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
   1fc5e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
   1fc60:	b003      	add	sp, #12
   1fc62:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1fc64:	ea56 0305 	orrs.w	r3, r6, r5
   1fc68:	d10b      	bne.n	1fc82 <z_impl_k_sem_take+0xba>
   1fc6a:	480e      	ldr	r0, [pc, #56]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc6c:	f7ff fcbe 	bl	1f5ec <z_spin_unlock_valid>
   1fc70:	2800      	cmp	r0, #0
   1fc72:	d0e4      	beq.n	1fc3e <z_impl_k_sem_take+0x76>
   1fc74:	f387 8811 	msr	BASEPRI, r7
   1fc78:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
   1fc7c:	f06f 000f 	mvn.w	r0, #15
   1fc80:	e7ee      	b.n	1fc60 <z_impl_k_sem_take+0x98>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
   1fc82:	4622      	mov	r2, r4
   1fc84:	4639      	mov	r1, r7
   1fc86:	e9cd 6500 	strd	r6, r5, [sp]
   1fc8a:	4806      	ldr	r0, [pc, #24]	; (1fca4 <z_impl_k_sem_take+0xdc>)
   1fc8c:	f001 fa38 	bl	21100 <z_pend_curr>
	return ret;
   1fc90:	e7e6      	b.n	1fc60 <z_impl_k_sem_take+0x98>
   1fc92:	bf00      	nop
   1fc94:	00030501 	.word	0x00030501
   1fc98:	000304e1 	.word	0x000304e1
   1fc9c:	0002b3a9 	.word	0x0002b3a9
   1fca0:	0002eeaa 	.word	0x0002eeaa
   1fca4:	2002148c 	.word	0x2002148c
   1fca8:	0002c0a4 	.word	0x0002c0a4
   1fcac:	0002c0fd 	.word	0x0002c0fd
   1fcb0:	0002c112 	.word	0x0002c112
   1fcb4:	0002c0d1 	.word	0x0002c0d1
   1fcb8:	0002c0e8 	.word	0x0002c0e8

0001fcbc <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
   1fcbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
   1fcbe:	2400      	movs	r4, #0
   1fcc0:	4b08      	ldr	r3, [pc, #32]	; (1fce4 <k_sys_work_q_init+0x28>)
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
   1fcc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
	struct k_work_queue_config cfg = {
   1fcc6:	9302      	str	r3, [sp, #8]
	k_work_queue_start(&k_sys_work_q,
   1fcc8:	ab02      	add	r3, sp, #8
   1fcca:	9300      	str	r3, [sp, #0]
   1fccc:	4906      	ldr	r1, [pc, #24]	; (1fce8 <k_sys_work_q_init+0x2c>)
   1fcce:	f04f 33ff 	mov.w	r3, #4294967295
   1fcd2:	4806      	ldr	r0, [pc, #24]	; (1fcec <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
   1fcd4:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
   1fcd8:	f000 fac0 	bl	2025c <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
   1fcdc:	4620      	mov	r0, r4
   1fcde:	b004      	add	sp, #16
   1fce0:	bd10      	pop	{r4, pc}
   1fce2:	bf00      	nop
   1fce4:	0003054f 	.word	0x0003054f
   1fce8:	20033050 	.word	0x20033050
   1fcec:	20009c78 	.word	0x20009c78

0001fcf0 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
   1fcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fcf4:	4604      	mov	r4, r0
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fcf6:	4e6e      	ldr	r6, [pc, #440]	; (1feb0 <work_queue_main+0x1c0>)
	return list->head;
   1fcf8:	4f6e      	ldr	r7, [pc, #440]	; (1feb4 <work_queue_main+0x1c4>)
   1fcfa:	b085      	sub	sp, #20
	__asm__ volatile(
   1fcfc:	f04f 0320 	mov.w	r3, #32
   1fd00:	f3ef 8811 	mrs	r8, BASEPRI
   1fd04:	f383 8812 	msr	BASEPRI_MAX, r3
   1fd08:	f3bf 8f6f 	isb	sy
   1fd0c:	4630      	mov	r0, r6
   1fd0e:	f7ff fc5f 	bl	1f5d0 <z_spin_lock_valid>
   1fd12:	b968      	cbnz	r0, 1fd30 <work_queue_main+0x40>
   1fd14:	2394      	movs	r3, #148	; 0x94
   1fd16:	4a68      	ldr	r2, [pc, #416]	; (1feb8 <work_queue_main+0x1c8>)
   1fd18:	4968      	ldr	r1, [pc, #416]	; (1febc <work_queue_main+0x1cc>)
   1fd1a:	4869      	ldr	r0, [pc, #420]	; (1fec0 <work_queue_main+0x1d0>)
   1fd1c:	f004 fe75 	bl	24a0a <assert_print>
   1fd20:	4963      	ldr	r1, [pc, #396]	; (1feb0 <work_queue_main+0x1c0>)
   1fd22:	4868      	ldr	r0, [pc, #416]	; (1fec4 <work_queue_main+0x1d4>)
   1fd24:	f004 fe71 	bl	24a0a <assert_print>
   1fd28:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fd2a:	4863      	ldr	r0, [pc, #396]	; (1feb8 <work_queue_main+0x1c8>)
   1fd2c:	f004 fe66 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   1fd30:	4630      	mov	r0, r6
   1fd32:	f7ff fc69 	bl	1f608 <z_spin_lock_set_owner>
   1fd36:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
Z_GENLIST_GET(slist, snode)
   1fd3a:	b9ad      	cbnz	r5, 1fd68 <work_queue_main+0x78>
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
   1fd3c:	2102      	movs	r1, #2
   1fd3e:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
   1fd42:	f009 fa24 	bl	2918e <flag_test_and_clear>
   1fd46:	2800      	cmp	r0, #0
   1fd48:	d135      	bne.n	1fdb6 <work_queue_main+0xc6>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
   1fd4a:	2300      	movs	r3, #0
   1fd4c:	f04f 32ff 	mov.w	r2, #4294967295
   1fd50:	9302      	str	r3, [sp, #8]
   1fd52:	f04f 33ff 	mov.w	r3, #4294967295
   1fd56:	4641      	mov	r1, r8
   1fd58:	e9cd 2300 	strd	r2, r3, [sp]
   1fd5c:	4630      	mov	r0, r6
   1fd5e:	f104 0290 	add.w	r2, r4, #144	; 0x90
   1fd62:	f001 ff41 	bl	21be8 <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
   1fd66:	e7c9      	b.n	1fcfc <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1fd68:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
	return node->next;
   1fd6c:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1fd6e:	4295      	cmp	r5, r2
	list->tail = node;
   1fd70:	bf08      	it	eq
   1fd72:	f8c4 308c 	streq.w	r3, [r4, #140]	; 0x8c
	list->head = node;
   1fd76:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	*flagp |= BIT(bit);
   1fd7a:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fd7e:	4630      	mov	r0, r6
   1fd80:	f043 0302 	orr.w	r3, r3, #2
   1fd84:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	*flagp &= ~BIT(bit);
   1fd88:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
   1fd8a:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
   1fd8e:	f023 0304 	bic.w	r3, r3, #4
   1fd92:	f043 0301 	orr.w	r3, r3, #1
   1fd96:	60eb      	str	r3, [r5, #12]
   1fd98:	f7ff fc28 	bl	1f5ec <z_spin_unlock_valid>
   1fd9c:	b9a8      	cbnz	r0, 1fdca <work_queue_main+0xda>
   1fd9e:	23c2      	movs	r3, #194	; 0xc2
   1fda0:	4a45      	ldr	r2, [pc, #276]	; (1feb8 <work_queue_main+0x1c8>)
   1fda2:	4949      	ldr	r1, [pc, #292]	; (1fec8 <work_queue_main+0x1d8>)
   1fda4:	4846      	ldr	r0, [pc, #280]	; (1fec0 <work_queue_main+0x1d0>)
   1fda6:	f004 fe30 	bl	24a0a <assert_print>
   1fdaa:	4941      	ldr	r1, [pc, #260]	; (1feb0 <work_queue_main+0x1c0>)
   1fdac:	4847      	ldr	r0, [pc, #284]	; (1fecc <work_queue_main+0x1dc>)
   1fdae:	f004 fe2c 	bl	24a0a <assert_print>
   1fdb2:	21c2      	movs	r1, #194	; 0xc2
   1fdb4:	e7b9      	b.n	1fd2a <work_queue_main+0x3a>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
   1fdb6:	f104 0598 	add.w	r5, r4, #152	; 0x98
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
   1fdba:	2200      	movs	r2, #0
   1fdbc:	2101      	movs	r1, #1
   1fdbe:	4628      	mov	r0, r5
   1fdc0:	f001 feb4 	bl	21b2c <z_sched_wake>
   1fdc4:	2800      	cmp	r0, #0
   1fdc6:	d1f8      	bne.n	1fdba <work_queue_main+0xca>
   1fdc8:	e7bf      	b.n	1fd4a <work_queue_main+0x5a>
	__asm__ volatile(
   1fdca:	f388 8811 	msr	BASEPRI, r8
   1fdce:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
   1fdd2:	f1b9 0f00 	cmp.w	r9, #0
   1fdd6:	d10a      	bne.n	1fdee <work_queue_main+0xfe>
   1fdd8:	493d      	ldr	r1, [pc, #244]	; (1fed0 <work_queue_main+0x1e0>)
   1fdda:	4839      	ldr	r0, [pc, #228]	; (1fec0 <work_queue_main+0x1d0>)
   1fddc:	f240 239b 	movw	r3, #667	; 0x29b
   1fde0:	4a3c      	ldr	r2, [pc, #240]	; (1fed4 <work_queue_main+0x1e4>)
   1fde2:	f004 fe12 	bl	24a0a <assert_print>
   1fde6:	f240 219b 	movw	r1, #667	; 0x29b
   1fdea:	483a      	ldr	r0, [pc, #232]	; (1fed4 <work_queue_main+0x1e4>)
   1fdec:	e79e      	b.n	1fd2c <work_queue_main+0x3c>
		handler(work);
   1fdee:	4628      	mov	r0, r5
   1fdf0:	47c8      	blx	r9
	__asm__ volatile(
   1fdf2:	f04f 0320 	mov.w	r3, #32
   1fdf6:	f3ef 8a11 	mrs	sl, BASEPRI
   1fdfa:	f383 8812 	msr	BASEPRI_MAX, r3
   1fdfe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fe02:	4630      	mov	r0, r6
   1fe04:	f7ff fbe4 	bl	1f5d0 <z_spin_lock_valid>
   1fe08:	2800      	cmp	r0, #0
   1fe0a:	d083      	beq.n	1fd14 <work_queue_main+0x24>
	z_spin_lock_set_owner(l);
   1fe0c:	4630      	mov	r0, r6
   1fe0e:	f7ff fbfb 	bl	1f608 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
   1fe12:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1fe14:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
   1fe16:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1fe1a:	d417      	bmi.n	1fe4c <work_queue_main+0x15c>
	*flagp &= ~BIT(bit);
   1fe1c:	60ea      	str	r2, [r5, #12]
   1fe1e:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fe22:	4630      	mov	r0, r6
   1fe24:	f023 0302 	bic.w	r3, r3, #2
   1fe28:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	return (*flagp & BIT(bit)) != 0U;
   1fe2c:	f3c3 2500 	ubfx	r5, r3, #8, #1
   1fe30:	f7ff fbdc 	bl	1f5ec <z_spin_unlock_valid>
   1fe34:	2800      	cmp	r0, #0
   1fe36:	d0b2      	beq.n	1fd9e <work_queue_main+0xae>
	__asm__ volatile(
   1fe38:	f38a 8811 	msr	BASEPRI, sl
   1fe3c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
   1fe40:	2d00      	cmp	r5, #0
   1fe42:	f47f af5b 	bne.w	1fcfc <work_queue_main+0xc>
	z_impl_k_yield();
   1fe46:	f001 fc35 	bl	216b4 <z_impl_k_yield>
}
   1fe4a:	e757      	b.n	1fcfc <work_queue_main+0xc>
	return list->head;
   1fe4c:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
   1fe4e:	f023 0303 	bic.w	r3, r3, #3
   1fe52:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   1fe54:	2800      	cmp	r0, #0
   1fe56:	d0e2      	beq.n	1fe1e <work_queue_main+0x12e>
	return node->next;
   1fe58:	f04f 0800 	mov.w	r8, #0
	parent->next = child;
   1fe5c:	46c3      	mov	fp, r8
	return node->next;
   1fe5e:	f8d0 9000 	ldr.w	r9, [r0]
   1fe62:	2800      	cmp	r0, #0
   1fe64:	d0db      	beq.n	1fe1e <work_queue_main+0x12e>
		if (wc->work == work) {
   1fe66:	6843      	ldr	r3, [r0, #4]
			sys_slist_remove(&pending_cancels, prev, &wc->node);
   1fe68:	4602      	mov	r2, r0
		if (wc->work == work) {
   1fe6a:	429d      	cmp	r5, r3
   1fe6c:	d10d      	bne.n	1fe8a <work_queue_main+0x19a>
   1fe6e:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   1fe70:	f1b8 0f00 	cmp.w	r8, #0
   1fe74:	d112      	bne.n	1fe9c <work_queue_main+0x1ac>
   1fe76:	687b      	ldr	r3, [r7, #4]
	list->head = node;
   1fe78:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
   1fe7a:	4283      	cmp	r3, r0
   1fe7c:	d100      	bne.n	1fe80 <work_queue_main+0x190>
	list->tail = node;
   1fe7e:	607a      	str	r2, [r7, #4]
	parent->next = child;
   1fe80:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
   1fe84:	f7ff fe5c 	bl	1fb40 <z_impl_k_sem_give>
}
   1fe88:	4642      	mov	r2, r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   1fe8a:	f1b9 0f00 	cmp.w	r9, #0
   1fe8e:	d00d      	beq.n	1feac <work_queue_main+0x1bc>
	return node->next;
   1fe90:	f8d9 3000 	ldr.w	r3, [r9]
   1fe94:	4648      	mov	r0, r9
   1fe96:	4690      	mov	r8, r2
   1fe98:	4699      	mov	r9, r3
   1fe9a:	e7e2      	b.n	1fe62 <work_queue_main+0x172>
	parent->next = child;
   1fe9c:	f8c8 2000 	str.w	r2, [r8]
Z_GENLIST_REMOVE(slist, snode)
   1fea0:	687b      	ldr	r3, [r7, #4]
   1fea2:	4283      	cmp	r3, r0
	list->tail = node;
   1fea4:	bf08      	it	eq
   1fea6:	f8c7 8004 	streq.w	r8, [r7, #4]
}
   1feaa:	e7e9      	b.n	1fe80 <work_queue_main+0x190>
   1feac:	464b      	mov	r3, r9
   1feae:	e7f1      	b.n	1fe94 <work_queue_main+0x1a4>
   1feb0:	20021498 	.word	0x20021498
   1feb4:	20021490 	.word	0x20021490
   1feb8:	0002c0a4 	.word	0x0002c0a4
   1febc:	0002c0fd 	.word	0x0002c0fd
   1fec0:	0002b3a9 	.word	0x0002b3a9
   1fec4:	0002c112 	.word	0x0002c112
   1fec8:	0002c0d1 	.word	0x0002c0d1
   1fecc:	0002c0e8 	.word	0x0002c0e8
   1fed0:	00030579 	.word	0x00030579
   1fed4:	00030558 	.word	0x00030558

0001fed8 <cancel_sync_locked>:
{
   1fed8:	b570      	push	{r4, r5, r6, lr}
	return (*flagp & BIT(bit)) != 0U;
   1feda:	68c3      	ldr	r3, [r0, #12]
{
   1fedc:	4605      	mov	r5, r0
	return (*flagp & BIT(bit)) != 0U;
   1fede:	f3c3 0640 	ubfx	r6, r3, #1, #1
	if (ret) {
   1fee2:	079b      	lsls	r3, r3, #30
{
   1fee4:	460c      	mov	r4, r1
	if (ret) {
   1fee6:	d50d      	bpl.n	1ff04 <cancel_sync_locked+0x2c>
	return z_impl_k_sem_init(sem, initial_count, limit);
   1fee8:	2201      	movs	r2, #1
   1feea:	2100      	movs	r1, #0
   1feec:	f104 0008 	add.w	r0, r4, #8
   1fef0:	f009 f93d 	bl	2916e <z_impl_k_sem_init>
	parent->next = child;
   1fef4:	2300      	movs	r3, #0
   1fef6:	6023      	str	r3, [r4, #0]
	return list->tail;
   1fef8:	4b05      	ldr	r3, [pc, #20]	; (1ff10 <cancel_sync_locked+0x38>)
	canceler->work = work;
   1fefa:	6065      	str	r5, [r4, #4]
   1fefc:	685a      	ldr	r2, [r3, #4]
Z_GENLIST_APPEND(slist, snode)
   1fefe:	b91a      	cbnz	r2, 1ff08 <cancel_sync_locked+0x30>
	list->head = node;
   1ff00:	e9c3 4400 	strd	r4, r4, [r3]
}
   1ff04:	4630      	mov	r0, r6
   1ff06:	bd70      	pop	{r4, r5, r6, pc}
	parent->next = child;
   1ff08:	6014      	str	r4, [r2, #0]
	list->tail = node;
   1ff0a:	605c      	str	r4, [r3, #4]
}
   1ff0c:	e7fa      	b.n	1ff04 <cancel_sync_locked+0x2c>
   1ff0e:	bf00      	nop
   1ff10:	20021490 	.word	0x20021490

0001ff14 <submit_to_queue_locked>:
{
   1ff14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
   1ff16:	68c3      	ldr	r3, [r0, #12]
{
   1ff18:	4604      	mov	r4, r0
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1ff1a:	079a      	lsls	r2, r3, #30
{
   1ff1c:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1ff1e:	f3c3 0640 	ubfx	r6, r3, #1, #1
   1ff22:	d439      	bmi.n	1ff98 <submit_to_queue_locked+0x84>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
   1ff24:	075b      	lsls	r3, r3, #29
   1ff26:	d425      	bmi.n	1ff74 <submit_to_queue_locked+0x60>
		if (*queuep == NULL) {
   1ff28:	680b      	ldr	r3, [r1, #0]
   1ff2a:	b90b      	cbnz	r3, 1ff30 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
   1ff2c:	6883      	ldr	r3, [r0, #8]
   1ff2e:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
   1ff30:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
   1ff32:	07dd      	lsls	r5, r3, #31
   1ff34:	d521      	bpl.n	1ff7a <submit_to_queue_locked+0x66>
			__ASSERT_NO_MSG(work->queue != NULL);
   1ff36:	68a3      	ldr	r3, [r4, #8]
   1ff38:	b95b      	cbnz	r3, 1ff52 <submit_to_queue_locked+0x3e>
   1ff3a:	4928      	ldr	r1, [pc, #160]	; (1ffdc <submit_to_queue_locked+0xc8>)
   1ff3c:	4828      	ldr	r0, [pc, #160]	; (1ffe0 <submit_to_queue_locked+0xcc>)
   1ff3e:	f44f 73a7 	mov.w	r3, #334	; 0x14e
   1ff42:	4a28      	ldr	r2, [pc, #160]	; (1ffe4 <submit_to_queue_locked+0xd0>)
   1ff44:	f004 fd61 	bl	24a0a <assert_print>
   1ff48:	f44f 71a7 	mov.w	r1, #334	; 0x14e
   1ff4c:	4825      	ldr	r0, [pc, #148]	; (1ffe4 <submit_to_queue_locked+0xd0>)
   1ff4e:	f004 fd55 	bl	249fc <assert_post_action>
			ret = 2;
   1ff52:	2602      	movs	r6, #2
			*queuep = work->queue;
   1ff54:	603b      	str	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
   1ff56:	683d      	ldr	r5, [r7, #0]
	if (queue == NULL) {
   1ff58:	2d00      	cmp	r5, #0
   1ff5a:	d03c      	beq.n	1ffd6 <submit_to_queue_locked+0xc2>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   1ff5c:	4b22      	ldr	r3, [pc, #136]	; (1ffe8 <submit_to_queue_locked+0xd4>)
   1ff5e:	689b      	ldr	r3, [r3, #8]
   1ff60:	42ab      	cmp	r3, r5
   1ff62:	d00c      	beq.n	1ff7e <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
   1ff64:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   1ff68:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   1ff6a:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   1ff6e:	d416      	bmi.n	1ff9e <submit_to_queue_locked+0x8a>
		ret = -EBUSY;
   1ff70:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
   1ff74:	2300      	movs	r3, #0
   1ff76:	603b      	str	r3, [r7, #0]
	return ret;
   1ff78:	e027      	b.n	1ffca <submit_to_queue_locked+0xb6>
		ret = 1;
   1ff7a:	2601      	movs	r6, #1
   1ff7c:	e7eb      	b.n	1ff56 <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   1ff7e:	f009 f8a5 	bl	290cc <k_is_in_isr>
   1ff82:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
   1ff86:	2800      	cmp	r0, #0
   1ff88:	d1ee      	bne.n	1ff68 <submit_to_queue_locked+0x54>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   1ff8a:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   1ff8c:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   1ff90:	d5ee      	bpl.n	1ff70 <submit_to_queue_locked+0x5c>
	} else if (plugged && !draining) {
   1ff92:	b152      	cbz	r2, 1ffaa <submit_to_queue_locked+0x96>
   1ff94:	075b      	lsls	r3, r3, #29
   1ff96:	d408      	bmi.n	1ffaa <submit_to_queue_locked+0x96>
		ret = -EBUSY;
   1ff98:	f06f 060f 	mvn.w	r6, #15
   1ff9c:	e7ea      	b.n	1ff74 <submit_to_queue_locked+0x60>
	} else if (draining && !chained) {
   1ff9e:	2a00      	cmp	r2, #0
   1ffa0:	d1fa      	bne.n	1ff98 <submit_to_queue_locked+0x84>
	return (*flagp & BIT(bit)) != 0U;
   1ffa2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
   1ffa6:	2b00      	cmp	r3, #0
   1ffa8:	d1f6      	bne.n	1ff98 <submit_to_queue_locked+0x84>
	parent->next = child;
   1ffaa:	2300      	movs	r3, #0
   1ffac:	6023      	str	r3, [r4, #0]
	return list->tail;
   1ffae:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
Z_GENLIST_APPEND(slist, snode)
   1ffb2:	b963      	cbnz	r3, 1ffce <submit_to_queue_locked+0xba>
	list->head = node;
   1ffb4:	e9c5 4422 	strd	r4, r4, [r5, #136]	; 0x88
		(void)notify_queue_locked(queue);
   1ffb8:	4628      	mov	r0, r5
   1ffba:	f009 f901 	bl	291c0 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
   1ffbe:	68e3      	ldr	r3, [r4, #12]
   1ffc0:	f043 0304 	orr.w	r3, r3, #4
   1ffc4:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
   1ffc6:	683b      	ldr	r3, [r7, #0]
   1ffc8:	60a3      	str	r3, [r4, #8]
}
   1ffca:	4630      	mov	r0, r6
   1ffcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
   1ffce:	601c      	str	r4, [r3, #0]
	list->tail = node;
   1ffd0:	f8c5 408c 	str.w	r4, [r5, #140]	; 0x8c
}
   1ffd4:	e7f0      	b.n	1ffb8 <submit_to_queue_locked+0xa4>
		return -EINVAL;
   1ffd6:	f06f 0615 	mvn.w	r6, #21
   1ffda:	e7cb      	b.n	1ff74 <submit_to_queue_locked+0x60>
   1ffdc:	00030590 	.word	0x00030590
   1ffe0:	0002b3a9 	.word	0x0002b3a9
   1ffe4:	00030558 	.word	0x00030558
   1ffe8:	20021460 	.word	0x20021460

0001ffec <work_timeout>:
 * Invoked by timeout infrastructure.
 * Takes and releases work lock.
 * Conditionally reschedules.
 */
static void work_timeout(struct _timeout *to)
{
   1ffec:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1ffee:	4604      	mov	r4, r0
	__asm__ volatile(
   1fff0:	f04f 0320 	mov.w	r3, #32
   1fff4:	f3ef 8511 	mrs	r5, BASEPRI
   1fff8:	f383 8812 	msr	BASEPRI_MAX, r3
   1fffc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20000:	481c      	ldr	r0, [pc, #112]	; (20074 <work_timeout+0x88>)
   20002:	f7ff fae5 	bl	1f5d0 <z_spin_lock_valid>
   20006:	b968      	cbnz	r0, 20024 <work_timeout+0x38>
   20008:	2394      	movs	r3, #148	; 0x94
   2000a:	4a1b      	ldr	r2, [pc, #108]	; (20078 <work_timeout+0x8c>)
   2000c:	491b      	ldr	r1, [pc, #108]	; (2007c <work_timeout+0x90>)
   2000e:	481c      	ldr	r0, [pc, #112]	; (20080 <work_timeout+0x94>)
   20010:	f004 fcfb 	bl	24a0a <assert_print>
   20014:	4917      	ldr	r1, [pc, #92]	; (20074 <work_timeout+0x88>)
   20016:	481b      	ldr	r0, [pc, #108]	; (20084 <work_timeout+0x98>)
   20018:	f004 fcf7 	bl	24a0a <assert_print>
   2001c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2001e:	4816      	ldr	r0, [pc, #88]	; (20078 <work_timeout+0x8c>)
   20020:	f004 fcec 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   20024:	4813      	ldr	r0, [pc, #76]	; (20074 <work_timeout+0x88>)
   20026:	f7ff faef 	bl	1f608 <z_spin_lock_set_owner>
	struct k_work_delayable *dw
		= CONTAINER_OF(to, struct k_work_delayable, timeout);
	struct k_work *wp = &dw->work;
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_work_q *queue = NULL;
   2002a:	2300      	movs	r3, #0
	 * notified of new work at the next reschedule point.
	 *
	 * If not successful there is no notification that the work has been
	 * abandoned.  Sorry.
	 */
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   2002c:	2103      	movs	r1, #3
   2002e:	1f20      	subs	r0, r4, #4
	struct k_work_q *queue = NULL;
   20030:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   20032:	f1a4 0610 	sub.w	r6, r4, #16
   20036:	f009 f8aa 	bl	2918e <flag_test_and_clear>
   2003a:	b128      	cbz	r0, 20048 <work_timeout+0x5c>
		queue = dw->queue;
   2003c:	69a3      	ldr	r3, [r4, #24]
		(void)submit_to_queue_locked(wp, &queue);
   2003e:	4630      	mov	r0, r6
   20040:	a901      	add	r1, sp, #4
		queue = dw->queue;
   20042:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
   20044:	f7ff ff66 	bl	1ff14 <submit_to_queue_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20048:	480a      	ldr	r0, [pc, #40]	; (20074 <work_timeout+0x88>)
   2004a:	f7ff facf 	bl	1f5ec <z_spin_unlock_valid>
   2004e:	b958      	cbnz	r0, 20068 <work_timeout+0x7c>
   20050:	23c2      	movs	r3, #194	; 0xc2
   20052:	4a09      	ldr	r2, [pc, #36]	; (20078 <work_timeout+0x8c>)
   20054:	490c      	ldr	r1, [pc, #48]	; (20088 <work_timeout+0x9c>)
   20056:	480a      	ldr	r0, [pc, #40]	; (20080 <work_timeout+0x94>)
   20058:	f004 fcd7 	bl	24a0a <assert_print>
   2005c:	4905      	ldr	r1, [pc, #20]	; (20074 <work_timeout+0x88>)
   2005e:	480b      	ldr	r0, [pc, #44]	; (2008c <work_timeout+0xa0>)
   20060:	f004 fcd3 	bl	24a0a <assert_print>
   20064:	21c2      	movs	r1, #194	; 0xc2
   20066:	e7da      	b.n	2001e <work_timeout+0x32>
	__asm__ volatile(
   20068:	f385 8811 	msr	BASEPRI, r5
   2006c:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);
}
   20070:	b002      	add	sp, #8
   20072:	bd70      	pop	{r4, r5, r6, pc}
   20074:	20021498 	.word	0x20021498
   20078:	0002c0a4 	.word	0x0002c0a4
   2007c:	0002c0fd 	.word	0x0002c0fd
   20080:	0002b3a9 	.word	0x0002b3a9
   20084:	0002c112 	.word	0x0002c112
   20088:	0002c0d1 	.word	0x0002c0d1
   2008c:	0002c0e8 	.word	0x0002c0e8

00020090 <k_work_init>:
{
   20090:	b538      	push	{r3, r4, r5, lr}
   20092:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(work != NULL);
   20094:	4604      	mov	r4, r0
   20096:	b948      	cbnz	r0, 200ac <k_work_init+0x1c>
   20098:	490c      	ldr	r1, [pc, #48]	; (200cc <k_work_init+0x3c>)
   2009a:	2389      	movs	r3, #137	; 0x89
   2009c:	4a0c      	ldr	r2, [pc, #48]	; (200d0 <k_work_init+0x40>)
   2009e:	480d      	ldr	r0, [pc, #52]	; (200d4 <k_work_init+0x44>)
   200a0:	f004 fcb3 	bl	24a0a <assert_print>
   200a4:	2189      	movs	r1, #137	; 0x89
	__ASSERT_NO_MSG(handler != NULL);
   200a6:	480a      	ldr	r0, [pc, #40]	; (200d0 <k_work_init+0x40>)
   200a8:	f004 fca8 	bl	249fc <assert_post_action>
   200ac:	b939      	cbnz	r1, 200be <k_work_init+0x2e>
   200ae:	490a      	ldr	r1, [pc, #40]	; (200d8 <k_work_init+0x48>)
   200b0:	238a      	movs	r3, #138	; 0x8a
   200b2:	4a07      	ldr	r2, [pc, #28]	; (200d0 <k_work_init+0x40>)
   200b4:	4807      	ldr	r0, [pc, #28]	; (200d4 <k_work_init+0x44>)
   200b6:	f004 fca8 	bl	24a0a <assert_print>
   200ba:	218a      	movs	r1, #138	; 0x8a
   200bc:	e7f3      	b.n	200a6 <k_work_init+0x16>
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
   200be:	2210      	movs	r2, #16
   200c0:	2100      	movs	r1, #0
   200c2:	f009 fa42 	bl	2954a <memset>
   200c6:	6065      	str	r5, [r4, #4]
}
   200c8:	bd38      	pop	{r3, r4, r5, pc}
   200ca:	bf00      	nop
   200cc:	0003062f 	.word	0x0003062f
   200d0:	00030558 	.word	0x00030558
   200d4:	0002b3a9 	.word	0x0002b3a9
   200d8:	00030579 	.word	0x00030579

000200dc <k_work_busy_get>:
{
   200dc:	b538      	push	{r3, r4, r5, lr}
   200de:	4604      	mov	r4, r0
	__asm__ volatile(
   200e0:	f04f 0320 	mov.w	r3, #32
   200e4:	f3ef 8511 	mrs	r5, BASEPRI
   200e8:	f383 8812 	msr	BASEPRI_MAX, r3
   200ec:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   200f0:	4816      	ldr	r0, [pc, #88]	; (2014c <k_work_busy_get+0x70>)
   200f2:	f7ff fa6d 	bl	1f5d0 <z_spin_lock_valid>
   200f6:	b968      	cbnz	r0, 20114 <k_work_busy_get+0x38>
   200f8:	2394      	movs	r3, #148	; 0x94
   200fa:	4a15      	ldr	r2, [pc, #84]	; (20150 <k_work_busy_get+0x74>)
   200fc:	4915      	ldr	r1, [pc, #84]	; (20154 <k_work_busy_get+0x78>)
   200fe:	4816      	ldr	r0, [pc, #88]	; (20158 <k_work_busy_get+0x7c>)
   20100:	f004 fc83 	bl	24a0a <assert_print>
   20104:	4911      	ldr	r1, [pc, #68]	; (2014c <k_work_busy_get+0x70>)
   20106:	4815      	ldr	r0, [pc, #84]	; (2015c <k_work_busy_get+0x80>)
   20108:	f004 fc7f 	bl	24a0a <assert_print>
   2010c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2010e:	4810      	ldr	r0, [pc, #64]	; (20150 <k_work_busy_get+0x74>)
   20110:	f004 fc74 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   20114:	480d      	ldr	r0, [pc, #52]	; (2014c <k_work_busy_get+0x70>)
   20116:	f7ff fa77 	bl	1f608 <z_spin_lock_set_owner>
	return flags_get(&work->flags) & K_WORK_MASK;
   2011a:	68e4      	ldr	r4, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2011c:	480b      	ldr	r0, [pc, #44]	; (2014c <k_work_busy_get+0x70>)
   2011e:	f004 040f 	and.w	r4, r4, #15
   20122:	f7ff fa63 	bl	1f5ec <z_spin_unlock_valid>
   20126:	b958      	cbnz	r0, 20140 <k_work_busy_get+0x64>
   20128:	23c2      	movs	r3, #194	; 0xc2
   2012a:	4a09      	ldr	r2, [pc, #36]	; (20150 <k_work_busy_get+0x74>)
   2012c:	490c      	ldr	r1, [pc, #48]	; (20160 <k_work_busy_get+0x84>)
   2012e:	480a      	ldr	r0, [pc, #40]	; (20158 <k_work_busy_get+0x7c>)
   20130:	f004 fc6b 	bl	24a0a <assert_print>
   20134:	4905      	ldr	r1, [pc, #20]	; (2014c <k_work_busy_get+0x70>)
   20136:	480b      	ldr	r0, [pc, #44]	; (20164 <k_work_busy_get+0x88>)
   20138:	f004 fc67 	bl	24a0a <assert_print>
   2013c:	21c2      	movs	r1, #194	; 0xc2
   2013e:	e7e6      	b.n	2010e <k_work_busy_get+0x32>
	__asm__ volatile(
   20140:	f385 8811 	msr	BASEPRI, r5
   20144:	f3bf 8f6f 	isb	sy
}
   20148:	4620      	mov	r0, r4
   2014a:	bd38      	pop	{r3, r4, r5, pc}
   2014c:	20021498 	.word	0x20021498
   20150:	0002c0a4 	.word	0x0002c0a4
   20154:	0002c0fd 	.word	0x0002c0fd
   20158:	0002b3a9 	.word	0x0002b3a9
   2015c:	0002c112 	.word	0x0002c112
   20160:	0002c0d1 	.word	0x0002c0d1
   20164:	0002c0e8 	.word	0x0002c0e8

00020168 <z_work_submit_to_queue>:
{
   20168:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
   2016a:	460c      	mov	r4, r1
{
   2016c:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
   2016e:	b959      	cbnz	r1, 20188 <z_work_submit_to_queue+0x20>
   20170:	4921      	ldr	r1, [pc, #132]	; (201f8 <z_work_submit_to_queue+0x90>)
   20172:	4822      	ldr	r0, [pc, #136]	; (201fc <z_work_submit_to_queue+0x94>)
   20174:	f44f 73ba 	mov.w	r3, #372	; 0x174
   20178:	4a21      	ldr	r2, [pc, #132]	; (20200 <z_work_submit_to_queue+0x98>)
   2017a:	f004 fc46 	bl	24a0a <assert_print>
   2017e:	f44f 71ba 	mov.w	r1, #372	; 0x174
   20182:	481f      	ldr	r0, [pc, #124]	; (20200 <z_work_submit_to_queue+0x98>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20184:	f004 fc3a 	bl	249fc <assert_post_action>
	__asm__ volatile(
   20188:	f04f 0320 	mov.w	r3, #32
   2018c:	f3ef 8511 	mrs	r5, BASEPRI
   20190:	f383 8812 	msr	BASEPRI_MAX, r3
   20194:	f3bf 8f6f 	isb	sy
   20198:	481a      	ldr	r0, [pc, #104]	; (20204 <z_work_submit_to_queue+0x9c>)
   2019a:	f7ff fa19 	bl	1f5d0 <z_spin_lock_valid>
   2019e:	b960      	cbnz	r0, 201ba <z_work_submit_to_queue+0x52>
   201a0:	2394      	movs	r3, #148	; 0x94
   201a2:	4a19      	ldr	r2, [pc, #100]	; (20208 <z_work_submit_to_queue+0xa0>)
   201a4:	4919      	ldr	r1, [pc, #100]	; (2020c <z_work_submit_to_queue+0xa4>)
   201a6:	4815      	ldr	r0, [pc, #84]	; (201fc <z_work_submit_to_queue+0x94>)
   201a8:	f004 fc2f 	bl	24a0a <assert_print>
   201ac:	4915      	ldr	r1, [pc, #84]	; (20204 <z_work_submit_to_queue+0x9c>)
   201ae:	4818      	ldr	r0, [pc, #96]	; (20210 <z_work_submit_to_queue+0xa8>)
   201b0:	f004 fc2b 	bl	24a0a <assert_print>
   201b4:	2194      	movs	r1, #148	; 0x94
   201b6:	4814      	ldr	r0, [pc, #80]	; (20208 <z_work_submit_to_queue+0xa0>)
   201b8:	e7e4      	b.n	20184 <z_work_submit_to_queue+0x1c>
	z_spin_lock_set_owner(l);
   201ba:	4812      	ldr	r0, [pc, #72]	; (20204 <z_work_submit_to_queue+0x9c>)
   201bc:	f7ff fa24 	bl	1f608 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
   201c0:	4620      	mov	r0, r4
   201c2:	a901      	add	r1, sp, #4
   201c4:	f7ff fea6 	bl	1ff14 <submit_to_queue_locked>
   201c8:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   201ca:	480e      	ldr	r0, [pc, #56]	; (20204 <z_work_submit_to_queue+0x9c>)
   201cc:	f7ff fa0e 	bl	1f5ec <z_spin_unlock_valid>
   201d0:	b958      	cbnz	r0, 201ea <z_work_submit_to_queue+0x82>
   201d2:	23c2      	movs	r3, #194	; 0xc2
   201d4:	4a0c      	ldr	r2, [pc, #48]	; (20208 <z_work_submit_to_queue+0xa0>)
   201d6:	490f      	ldr	r1, [pc, #60]	; (20214 <z_work_submit_to_queue+0xac>)
   201d8:	4808      	ldr	r0, [pc, #32]	; (201fc <z_work_submit_to_queue+0x94>)
   201da:	f004 fc16 	bl	24a0a <assert_print>
   201de:	4909      	ldr	r1, [pc, #36]	; (20204 <z_work_submit_to_queue+0x9c>)
   201e0:	480d      	ldr	r0, [pc, #52]	; (20218 <z_work_submit_to_queue+0xb0>)
   201e2:	f004 fc12 	bl	24a0a <assert_print>
   201e6:	21c2      	movs	r1, #194	; 0xc2
   201e8:	e7e5      	b.n	201b6 <z_work_submit_to_queue+0x4e>
	__asm__ volatile(
   201ea:	f385 8811 	msr	BASEPRI, r5
   201ee:	f3bf 8f6f 	isb	sy
}
   201f2:	4620      	mov	r0, r4
   201f4:	b003      	add	sp, #12
   201f6:	bd30      	pop	{r4, r5, pc}
   201f8:	0003062f 	.word	0x0003062f
   201fc:	0002b3a9 	.word	0x0002b3a9
   20200:	00030558 	.word	0x00030558
   20204:	20021498 	.word	0x20021498
   20208:	0002c0a4 	.word	0x0002c0a4
   2020c:	0002c0fd 	.word	0x0002c0fd
   20210:	0002c112 	.word	0x0002c112
   20214:	0002c0d1 	.word	0x0002c0d1
   20218:	0002c0e8 	.word	0x0002c0e8

0002021c <k_work_submit>:
{
   2021c:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
   2021e:	4801      	ldr	r0, [pc, #4]	; (20224 <k_work_submit+0x8>)
   20220:	f009 b808 	b.w	29234 <k_work_submit_to_queue>
   20224:	20009c78 	.word	0x20009c78

00020228 <k_work_queue_init>:
{
   20228:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(queue != NULL);
   2022a:	b958      	cbnz	r0, 20244 <k_work_queue_init+0x1c>
   2022c:	4908      	ldr	r1, [pc, #32]	; (20250 <k_work_queue_init+0x28>)
   2022e:	4809      	ldr	r0, [pc, #36]	; (20254 <k_work_queue_init+0x2c>)
   20230:	f240 23b9 	movw	r3, #697	; 0x2b9
   20234:	4a08      	ldr	r2, [pc, #32]	; (20258 <k_work_queue_init+0x30>)
   20236:	f004 fbe8 	bl	24a0a <assert_print>
   2023a:	f240 21b9 	movw	r1, #697	; 0x2b9
   2023e:	4806      	ldr	r0, [pc, #24]	; (20258 <k_work_queue_init+0x30>)
   20240:	f004 fbdc 	bl	249fc <assert_post_action>
	*queue = (struct k_work_q) {
   20244:	22a8      	movs	r2, #168	; 0xa8
   20246:	2100      	movs	r1, #0
   20248:	f009 f97f 	bl	2954a <memset>
}
   2024c:	bd08      	pop	{r3, pc}
   2024e:	bf00      	nop
   20250:	00030596 	.word	0x00030596
   20254:	0002b3a9 	.word	0x0002b3a9
   20258:	00030558 	.word	0x00030558

0002025c <k_work_queue_start>:
{
   2025c:	b5f0      	push	{r4, r5, r6, r7, lr}
   2025e:	b089      	sub	sp, #36	; 0x24
	__ASSERT_NO_MSG(queue);
   20260:	4604      	mov	r4, r0
{
   20262:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	__ASSERT_NO_MSG(queue);
   20264:	b958      	cbnz	r0, 2027e <k_work_queue_start+0x22>
   20266:	492b      	ldr	r1, [pc, #172]	; (20314 <k_work_queue_start+0xb8>)
   20268:	f44f 7332 	mov.w	r3, #712	; 0x2c8
   2026c:	4a2a      	ldr	r2, [pc, #168]	; (20318 <k_work_queue_start+0xbc>)
   2026e:	482b      	ldr	r0, [pc, #172]	; (2031c <k_work_queue_start+0xc0>)
   20270:	f004 fbcb 	bl	24a0a <assert_print>
   20274:	f44f 7132 	mov.w	r1, #712	; 0x2c8
	__ASSERT_NO_MSG(stack);
   20278:	4827      	ldr	r0, [pc, #156]	; (20318 <k_work_queue_start+0xbc>)
   2027a:	f004 fbbf 	bl	249fc <assert_post_action>
   2027e:	b949      	cbnz	r1, 20294 <k_work_queue_start+0x38>
   20280:	4927      	ldr	r1, [pc, #156]	; (20320 <k_work_queue_start+0xc4>)
   20282:	f240 23c9 	movw	r3, #713	; 0x2c9
   20286:	4a24      	ldr	r2, [pc, #144]	; (20318 <k_work_queue_start+0xbc>)
   20288:	4824      	ldr	r0, [pc, #144]	; (2031c <k_work_queue_start+0xc0>)
   2028a:	f004 fbbe 	bl	24a0a <assert_print>
   2028e:	f240 21c9 	movw	r1, #713	; 0x2c9
   20292:	e7f1      	b.n	20278 <k_work_queue_start+0x1c>
	return (*flagp & BIT(bit)) != 0U;
   20294:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
   20298:	f010 0001 	ands.w	r0, r0, #1
   2029c:	d009      	beq.n	202b2 <k_work_queue_start+0x56>
   2029e:	4921      	ldr	r1, [pc, #132]	; (20324 <k_work_queue_start+0xc8>)
   202a0:	f240 23ca 	movw	r3, #714	; 0x2ca
   202a4:	4a1c      	ldr	r2, [pc, #112]	; (20318 <k_work_queue_start+0xbc>)
   202a6:	481d      	ldr	r0, [pc, #116]	; (2031c <k_work_queue_start+0xc0>)
   202a8:	f004 fbaf 	bl	24a0a <assert_print>
   202ac:	f240 21ca 	movw	r1, #714	; 0x2ca
   202b0:	e7e2      	b.n	20278 <k_work_queue_start+0x1c>
	list->tail = NULL;
   202b2:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
   202b6:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->tail = (sys_dnode_t *)list;
   202ba:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90
   202be:	f104 0098 	add.w	r0, r4, #152	; 0x98
   202c2:	e9c4 0026 	strd	r0, r0, [r4, #152]	; 0x98
	if ((cfg != NULL) && cfg->no_yield) {
   202c6:	b31d      	cbz	r5, 20310 <k_work_queue_start+0xb4>
   202c8:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
   202ca:	2800      	cmp	r0, #0
   202cc:	f240 1001 	movw	r0, #257	; 0x101
   202d0:	bf08      	it	eq
   202d2:	2001      	moveq	r0, #1
	*flagp = flags;
   202d4:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   202d8:	2000      	movs	r0, #0
   202da:	f04f 36ff 	mov.w	r6, #4294967295
   202de:	f04f 37ff 	mov.w	r7, #4294967295
   202e2:	e9cd 3003 	strd	r3, r0, [sp, #12]
   202e6:	e9cd 0001 	strd	r0, r0, [sp, #4]
   202ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
   202ee:	4620      	mov	r0, r4
   202f0:	4b0d      	ldr	r3, [pc, #52]	; (20328 <k_work_queue_start+0xcc>)
   202f2:	9400      	str	r4, [sp, #0]
   202f4:	f7ff f8a2 	bl	1f43c <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
   202f8:	b125      	cbz	r5, 20304 <k_work_queue_start+0xa8>
   202fa:	6829      	ldr	r1, [r5, #0]
   202fc:	b111      	cbz	r1, 20304 <k_work_queue_start+0xa8>
	return z_impl_k_thread_name_set(thread, str);
   202fe:	4620      	mov	r0, r4
   20300:	f008 feea 	bl	290d8 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
   20304:	4620      	mov	r0, r4
}
   20306:	b009      	add	sp, #36	; 0x24
   20308:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   2030c:	f008 bee9 	b.w	290e2 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
   20310:	2001      	movs	r0, #1
   20312:	e7df      	b.n	202d4 <k_work_queue_start+0x78>
   20314:	000305ee 	.word	0x000305ee
   20318:	00030558 	.word	0x00030558
   2031c:	0002b3a9 	.word	0x0002b3a9
   20320:	000305f4 	.word	0x000305f4
   20324:	000305fa 	.word	0x000305fa
   20328:	0001fcf1 	.word	0x0001fcf1

0002032c <k_work_queue_drain>:
{
   2032c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   2032e:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(queue);
   20330:	4604      	mov	r4, r0
   20332:	b958      	cbnz	r0, 2034c <k_work_queue_drain+0x20>
   20334:	493a      	ldr	r1, [pc, #232]	; (20420 <k_work_queue_drain+0xf4>)
   20336:	f240 23ed 	movw	r3, #749	; 0x2ed
   2033a:	4a3a      	ldr	r2, [pc, #232]	; (20424 <k_work_queue_drain+0xf8>)
   2033c:	483a      	ldr	r0, [pc, #232]	; (20428 <k_work_queue_drain+0xfc>)
   2033e:	f004 fb64 	bl	24a0a <assert_print>
   20342:	f240 21ed 	movw	r1, #749	; 0x2ed
	__ASSERT_NO_MSG(!k_is_in_isr());
   20346:	4837      	ldr	r0, [pc, #220]	; (20424 <k_work_queue_drain+0xf8>)
   20348:	f004 fb58 	bl	249fc <assert_post_action>
   2034c:	f008 febe 	bl	290cc <k_is_in_isr>
   20350:	b148      	cbz	r0, 20366 <k_work_queue_drain+0x3a>
   20352:	4936      	ldr	r1, [pc, #216]	; (2042c <k_work_queue_drain+0x100>)
   20354:	f240 23ee 	movw	r3, #750	; 0x2ee
   20358:	4a32      	ldr	r2, [pc, #200]	; (20424 <k_work_queue_drain+0xf8>)
   2035a:	4833      	ldr	r0, [pc, #204]	; (20428 <k_work_queue_drain+0xfc>)
   2035c:	f004 fb55 	bl	24a0a <assert_print>
   20360:	f240 21ee 	movw	r1, #750	; 0x2ee
   20364:	e7ef      	b.n	20346 <k_work_queue_drain+0x1a>
	__asm__ volatile(
   20366:	f04f 0320 	mov.w	r3, #32
   2036a:	f3ef 8611 	mrs	r6, BASEPRI
   2036e:	f383 8812 	msr	BASEPRI_MAX, r3
   20372:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20376:	482e      	ldr	r0, [pc, #184]	; (20430 <k_work_queue_drain+0x104>)
   20378:	f7ff f92a 	bl	1f5d0 <z_spin_lock_valid>
   2037c:	b960      	cbnz	r0, 20398 <k_work_queue_drain+0x6c>
   2037e:	2394      	movs	r3, #148	; 0x94
   20380:	4a2c      	ldr	r2, [pc, #176]	; (20434 <k_work_queue_drain+0x108>)
   20382:	492d      	ldr	r1, [pc, #180]	; (20438 <k_work_queue_drain+0x10c>)
   20384:	4828      	ldr	r0, [pc, #160]	; (20428 <k_work_queue_drain+0xfc>)
   20386:	f004 fb40 	bl	24a0a <assert_print>
   2038a:	4929      	ldr	r1, [pc, #164]	; (20430 <k_work_queue_drain+0x104>)
   2038c:	482b      	ldr	r0, [pc, #172]	; (2043c <k_work_queue_drain+0x110>)
   2038e:	f004 fb3c 	bl	24a0a <assert_print>
   20392:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20394:	4827      	ldr	r0, [pc, #156]	; (20434 <k_work_queue_drain+0x108>)
   20396:	e7d7      	b.n	20348 <k_work_queue_drain+0x1c>
	z_spin_lock_set_owner(l);
   20398:	4825      	ldr	r0, [pc, #148]	; (20430 <k_work_queue_drain+0x104>)
   2039a:	f7ff f935 	bl	1f608 <z_spin_lock_set_owner>
	return *flagp;
   2039e:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	if (((flags_get(&queue->flags)
   203a2:	f013 0f06 	tst.w	r3, #6
   203a6:	d11d      	bne.n	203e4 <k_work_queue_drain+0xb8>
	    || plug
   203a8:	b1b5      	cbz	r5, 203d8 <k_work_queue_drain+0xac>
	*flagp |= BIT(bit);
   203aa:	f043 030c 	orr.w	r3, r3, #12
   203ae:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		notify_queue_locked(queue);
   203b2:	4620      	mov	r0, r4
   203b4:	f008 ff04 	bl	291c0 <notify_queue_locked.isra.0>
		ret = z_sched_wait(&lock, key, &queue->drainq,
   203b8:	2300      	movs	r3, #0
   203ba:	f04f 32ff 	mov.w	r2, #4294967295
   203be:	9302      	str	r3, [sp, #8]
   203c0:	f04f 33ff 	mov.w	r3, #4294967295
   203c4:	4631      	mov	r1, r6
   203c6:	e9cd 2300 	strd	r2, r3, [sp]
   203ca:	4819      	ldr	r0, [pc, #100]	; (20430 <k_work_queue_drain+0x104>)
   203cc:	f104 0298 	add.w	r2, r4, #152	; 0x98
   203d0:	f001 fc0a 	bl	21be8 <z_sched_wait>
}
   203d4:	b004      	add	sp, #16
   203d6:	bd70      	pop	{r4, r5, r6, pc}
	    || !sys_slist_is_empty(&queue->pending)) {
   203d8:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
   203dc:	b14d      	cbz	r5, 203f2 <k_work_queue_drain+0xc6>
	*flagp |= BIT(bit);
   203de:	f043 0304 	orr.w	r3, r3, #4
   203e2:	e7e4      	b.n	203ae <k_work_queue_drain+0x82>
   203e4:	f043 0204 	orr.w	r2, r3, #4
   203e8:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		if (plug) {
   203ec:	2d00      	cmp	r5, #0
   203ee:	d0e0      	beq.n	203b2 <k_work_queue_drain+0x86>
   203f0:	e7db      	b.n	203aa <k_work_queue_drain+0x7e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   203f2:	480f      	ldr	r0, [pc, #60]	; (20430 <k_work_queue_drain+0x104>)
   203f4:	f7ff f8fa 	bl	1f5ec <z_spin_unlock_valid>
   203f8:	b958      	cbnz	r0, 20412 <k_work_queue_drain+0xe6>
   203fa:	23c2      	movs	r3, #194	; 0xc2
   203fc:	4a0d      	ldr	r2, [pc, #52]	; (20434 <k_work_queue_drain+0x108>)
   203fe:	4910      	ldr	r1, [pc, #64]	; (20440 <k_work_queue_drain+0x114>)
   20400:	4809      	ldr	r0, [pc, #36]	; (20428 <k_work_queue_drain+0xfc>)
   20402:	f004 fb02 	bl	24a0a <assert_print>
   20406:	490a      	ldr	r1, [pc, #40]	; (20430 <k_work_queue_drain+0x104>)
   20408:	480e      	ldr	r0, [pc, #56]	; (20444 <k_work_queue_drain+0x118>)
   2040a:	f004 fafe 	bl	24a0a <assert_print>
   2040e:	21c2      	movs	r1, #194	; 0xc2
   20410:	e7c0      	b.n	20394 <k_work_queue_drain+0x68>
	__asm__ volatile(
   20412:	f386 8811 	msr	BASEPRI, r6
   20416:	f3bf 8f6f 	isb	sy
	int ret = 0;
   2041a:	4628      	mov	r0, r5
	return ret;
   2041c:	e7da      	b.n	203d4 <k_work_queue_drain+0xa8>
   2041e:	bf00      	nop
   20420:	000305ee 	.word	0x000305ee
   20424:	00030558 	.word	0x00030558
   20428:	0002b3a9 	.word	0x0002b3a9
   2042c:	0002e156 	.word	0x0002e156
   20430:	20021498 	.word	0x20021498
   20434:	0002c0a4 	.word	0x0002c0a4
   20438:	0002c0fd 	.word	0x0002c0fd
   2043c:	0002c112 	.word	0x0002c112
   20440:	0002c0d1 	.word	0x0002c0d1
   20444:	0002c0e8 	.word	0x0002c0e8

00020448 <k_work_init_delayable>:

void k_work_init_delayable(struct k_work_delayable *dwork,
			    k_work_handler_t handler)
{
   20448:	b538      	push	{r3, r4, r5, lr}
   2044a:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(dwork != NULL);
   2044c:	4604      	mov	r4, r0
   2044e:	b958      	cbnz	r0, 20468 <k_work_init_delayable+0x20>
   20450:	490f      	ldr	r1, [pc, #60]	; (20490 <k_work_init_delayable+0x48>)
   20452:	f44f 7350 	mov.w	r3, #832	; 0x340
   20456:	4a0f      	ldr	r2, [pc, #60]	; (20494 <k_work_init_delayable+0x4c>)
   20458:	480f      	ldr	r0, [pc, #60]	; (20498 <k_work_init_delayable+0x50>)
   2045a:	f004 fad6 	bl	24a0a <assert_print>
   2045e:	f44f 7150 	mov.w	r1, #832	; 0x340
	__ASSERT_NO_MSG(handler != NULL);
   20462:	480c      	ldr	r0, [pc, #48]	; (20494 <k_work_init_delayable+0x4c>)
   20464:	f004 faca 	bl	249fc <assert_post_action>
   20468:	b949      	cbnz	r1, 2047e <k_work_init_delayable+0x36>
   2046a:	490c      	ldr	r1, [pc, #48]	; (2049c <k_work_init_delayable+0x54>)
   2046c:	f240 3341 	movw	r3, #833	; 0x341
   20470:	4a08      	ldr	r2, [pc, #32]	; (20494 <k_work_init_delayable+0x4c>)
   20472:	4809      	ldr	r0, [pc, #36]	; (20498 <k_work_init_delayable+0x50>)
   20474:	f004 fac9 	bl	24a0a <assert_print>
   20478:	f240 3141 	movw	r1, #833	; 0x341
   2047c:	e7f1      	b.n	20462 <k_work_init_delayable+0x1a>

	*dwork = (struct k_work_delayable){
   2047e:	2230      	movs	r2, #48	; 0x30
   20480:	2100      	movs	r1, #0
   20482:	f009 f862 	bl	2954a <memset>
   20486:	f44f 7380 	mov.w	r3, #256	; 0x100
   2048a:	6065      	str	r5, [r4, #4]
   2048c:	60e3      	str	r3, [r4, #12]
		},
	};
	z_init_timeout(&dwork->timeout);

	SYS_PORT_TRACING_OBJ_INIT(k_work_delayable, dwork);
}
   2048e:	bd38      	pop	{r3, r4, r5, pc}
   20490:	0003062e 	.word	0x0003062e
   20494:	00030558 	.word	0x00030558
   20498:	0002b3a9 	.word	0x0002b3a9
   2049c:	00030579 	.word	0x00030579

000204a0 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
   204a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   204a2:	4616      	mov	r6, r2
   204a4:	461d      	mov	r5, r3
	__ASSERT_NO_MSG(dwork != NULL);
   204a6:	460c      	mov	r4, r1
{
   204a8:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(dwork != NULL);
   204aa:	b959      	cbnz	r1, 204c4 <k_work_schedule_for_queue+0x24>
   204ac:	492d      	ldr	r1, [pc, #180]	; (20564 <k_work_schedule_for_queue+0xc4>)
   204ae:	482e      	ldr	r0, [pc, #184]	; (20568 <k_work_schedule_for_queue+0xc8>)
   204b0:	f240 33b7 	movw	r3, #951	; 0x3b7
   204b4:	4a2d      	ldr	r2, [pc, #180]	; (2056c <k_work_schedule_for_queue+0xcc>)
   204b6:	f004 faa8 	bl	24a0a <assert_print>
   204ba:	f240 31b7 	movw	r1, #951	; 0x3b7
   204be:	482b      	ldr	r0, [pc, #172]	; (2056c <k_work_schedule_for_queue+0xcc>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   204c0:	f004 fa9c 	bl	249fc <assert_post_action>
	__asm__ volatile(
   204c4:	f04f 0320 	mov.w	r3, #32
   204c8:	f3ef 8711 	mrs	r7, BASEPRI
   204cc:	f383 8812 	msr	BASEPRI_MAX, r3
   204d0:	f3bf 8f6f 	isb	sy
   204d4:	4826      	ldr	r0, [pc, #152]	; (20570 <k_work_schedule_for_queue+0xd0>)
   204d6:	f7ff f87b 	bl	1f5d0 <z_spin_lock_valid>
   204da:	b960      	cbnz	r0, 204f6 <k_work_schedule_for_queue+0x56>
   204dc:	2394      	movs	r3, #148	; 0x94
   204de:	4a25      	ldr	r2, [pc, #148]	; (20574 <k_work_schedule_for_queue+0xd4>)
   204e0:	4925      	ldr	r1, [pc, #148]	; (20578 <k_work_schedule_for_queue+0xd8>)
   204e2:	4821      	ldr	r0, [pc, #132]	; (20568 <k_work_schedule_for_queue+0xc8>)
   204e4:	f004 fa91 	bl	24a0a <assert_print>
   204e8:	4921      	ldr	r1, [pc, #132]	; (20570 <k_work_schedule_for_queue+0xd0>)
   204ea:	4824      	ldr	r0, [pc, #144]	; (2057c <k_work_schedule_for_queue+0xdc>)
   204ec:	f004 fa8d 	bl	24a0a <assert_print>
   204f0:	2194      	movs	r1, #148	; 0x94
   204f2:	4820      	ldr	r0, [pc, #128]	; (20574 <k_work_schedule_for_queue+0xd4>)
   204f4:	e7e4      	b.n	204c0 <k_work_schedule_for_queue+0x20>
	z_spin_lock_set_owner(l);
   204f6:	481e      	ldr	r0, [pc, #120]	; (20570 <k_work_schedule_for_queue+0xd0>)
   204f8:	f7ff f886 	bl	1f608 <z_spin_lock_set_owner>
	return *flagp;
   204fc:	68e3      	ldr	r3, [r4, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
   204fe:	f013 0f0e 	tst.w	r3, #14
   20502:	d125      	bne.n	20550 <k_work_schedule_for_queue+0xb0>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   20504:	ea55 0206 	orrs.w	r2, r5, r6
   20508:	d114      	bne.n	20534 <k_work_schedule_for_queue+0x94>
		return submit_to_queue_locked(work, queuep);
   2050a:	4620      	mov	r0, r4
   2050c:	a901      	add	r1, sp, #4
   2050e:	f7ff fd01 	bl	1ff14 <submit_to_queue_locked>
   20512:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20514:	4816      	ldr	r0, [pc, #88]	; (20570 <k_work_schedule_for_queue+0xd0>)
   20516:	f7ff f869 	bl	1f5ec <z_spin_unlock_valid>
   2051a:	b9d8      	cbnz	r0, 20554 <k_work_schedule_for_queue+0xb4>
   2051c:	23c2      	movs	r3, #194	; 0xc2
   2051e:	4a15      	ldr	r2, [pc, #84]	; (20574 <k_work_schedule_for_queue+0xd4>)
   20520:	4917      	ldr	r1, [pc, #92]	; (20580 <k_work_schedule_for_queue+0xe0>)
   20522:	4811      	ldr	r0, [pc, #68]	; (20568 <k_work_schedule_for_queue+0xc8>)
   20524:	f004 fa71 	bl	24a0a <assert_print>
   20528:	4911      	ldr	r1, [pc, #68]	; (20570 <k_work_schedule_for_queue+0xd0>)
   2052a:	4816      	ldr	r0, [pc, #88]	; (20584 <k_work_schedule_for_queue+0xe4>)
   2052c:	f004 fa6d 	bl	24a0a <assert_print>
   20530:	21c2      	movs	r1, #194	; 0xc2
   20532:	e7de      	b.n	204f2 <k_work_schedule_for_queue+0x52>
	*flagp |= BIT(bit);
   20534:	f043 0308 	orr.w	r3, r3, #8
   20538:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
   2053a:	9b01      	ldr	r3, [sp, #4]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   2053c:	f104 0010 	add.w	r0, r4, #16
	dwork->queue = *queuep;
   20540:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   20542:	4632      	mov	r2, r6
   20544:	462b      	mov	r3, r5
   20546:	4910      	ldr	r1, [pc, #64]	; (20588 <k_work_schedule_for_queue+0xe8>)
   20548:	f001 fbc8 	bl	21cdc <z_add_timeout>
	return ret;
   2054c:	2401      	movs	r4, #1
   2054e:	e7e1      	b.n	20514 <k_work_schedule_for_queue+0x74>
	int ret = 0;
   20550:	2400      	movs	r4, #0
   20552:	e7df      	b.n	20514 <k_work_schedule_for_queue+0x74>
	__asm__ volatile(
   20554:	f387 8811 	msr	BASEPRI, r7
   20558:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   2055c:	4620      	mov	r0, r4
   2055e:	b003      	add	sp, #12
   20560:	bdf0      	pop	{r4, r5, r6, r7, pc}
   20562:	bf00      	nop
   20564:	0003062e 	.word	0x0003062e
   20568:	0002b3a9 	.word	0x0002b3a9
   2056c:	00030558 	.word	0x00030558
   20570:	20021498 	.word	0x20021498
   20574:	0002c0a4 	.word	0x0002c0a4
   20578:	0002c0fd 	.word	0x0002c0fd
   2057c:	0002c112 	.word	0x0002c112
   20580:	0002c0d1 	.word	0x0002c0d1
   20584:	0002c0e8 	.word	0x0002c0e8
   20588:	0001ffed 	.word	0x0001ffed

0002058c <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
   2058c:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
   2058e:	4801      	ldr	r0, [pc, #4]	; (20594 <k_work_schedule+0x8>)
   20590:	f7ff bf86 	b.w	204a0 <k_work_schedule_for_queue>
   20594:	20009c78 	.word	0x20009c78

00020598 <k_work_reschedule_for_queue>:
}

int k_work_reschedule_for_queue(struct k_work_q *queue,
				 struct k_work_delayable *dwork,
				 k_timeout_t delay)
{
   20598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2059a:	4616      	mov	r6, r2
   2059c:	461d      	mov	r5, r3
	__ASSERT_NO_MSG(dwork != NULL);
   2059e:	460c      	mov	r4, r1
{
   205a0:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(dwork != NULL);
   205a2:	b959      	cbnz	r1, 205bc <k_work_reschedule_for_queue+0x24>
   205a4:	492c      	ldr	r1, [pc, #176]	; (20658 <k_work_reschedule_for_queue+0xc0>)
   205a6:	482d      	ldr	r0, [pc, #180]	; (2065c <k_work_reschedule_for_queue+0xc4>)
   205a8:	f240 33db 	movw	r3, #987	; 0x3db
   205ac:	4a2c      	ldr	r2, [pc, #176]	; (20660 <k_work_reschedule_for_queue+0xc8>)
   205ae:	f004 fa2c 	bl	24a0a <assert_print>
   205b2:	f240 31db 	movw	r1, #987	; 0x3db
   205b6:	482a      	ldr	r0, [pc, #168]	; (20660 <k_work_reschedule_for_queue+0xc8>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   205b8:	f004 fa20 	bl	249fc <assert_post_action>
	__asm__ volatile(
   205bc:	f04f 0320 	mov.w	r3, #32
   205c0:	f3ef 8711 	mrs	r7, BASEPRI
   205c4:	f383 8812 	msr	BASEPRI_MAX, r3
   205c8:	f3bf 8f6f 	isb	sy
   205cc:	4825      	ldr	r0, [pc, #148]	; (20664 <k_work_reschedule_for_queue+0xcc>)
   205ce:	f7fe ffff 	bl	1f5d0 <z_spin_lock_valid>
   205d2:	b960      	cbnz	r0, 205ee <k_work_reschedule_for_queue+0x56>
   205d4:	2394      	movs	r3, #148	; 0x94
   205d6:	4a24      	ldr	r2, [pc, #144]	; (20668 <k_work_reschedule_for_queue+0xd0>)
   205d8:	4924      	ldr	r1, [pc, #144]	; (2066c <k_work_reschedule_for_queue+0xd4>)
   205da:	4820      	ldr	r0, [pc, #128]	; (2065c <k_work_reschedule_for_queue+0xc4>)
   205dc:	f004 fa15 	bl	24a0a <assert_print>
   205e0:	4920      	ldr	r1, [pc, #128]	; (20664 <k_work_reschedule_for_queue+0xcc>)
   205e2:	4823      	ldr	r0, [pc, #140]	; (20670 <k_work_reschedule_for_queue+0xd8>)
   205e4:	f004 fa11 	bl	24a0a <assert_print>
   205e8:	2194      	movs	r1, #148	; 0x94
   205ea:	481f      	ldr	r0, [pc, #124]	; (20668 <k_work_reschedule_for_queue+0xd0>)
   205ec:	e7e4      	b.n	205b8 <k_work_reschedule_for_queue+0x20>
	z_spin_lock_set_owner(l);
   205ee:	481d      	ldr	r0, [pc, #116]	; (20664 <k_work_reschedule_for_queue+0xcc>)
   205f0:	f7ff f80a 	bl	1f608 <z_spin_lock_set_owner>

	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Remove any active scheduling. */
	(void)unschedule_locked(dwork);
   205f4:	4620      	mov	r0, r4
   205f6:	f008 fdd5 	bl	291a4 <unschedule_locked>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   205fa:	ea55 0306 	orrs.w	r3, r5, r6
   205fe:	d114      	bne.n	2062a <k_work_reschedule_for_queue+0x92>
		return submit_to_queue_locked(work, queuep);
   20600:	4620      	mov	r0, r4
   20602:	a901      	add	r1, sp, #4
   20604:	f7ff fc86 	bl	1ff14 <submit_to_queue_locked>
   20608:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2060a:	4816      	ldr	r0, [pc, #88]	; (20664 <k_work_reschedule_for_queue+0xcc>)
   2060c:	f7fe ffee 	bl	1f5ec <z_spin_unlock_valid>
   20610:	b9d0      	cbnz	r0, 20648 <k_work_reschedule_for_queue+0xb0>
   20612:	23c2      	movs	r3, #194	; 0xc2
   20614:	4a14      	ldr	r2, [pc, #80]	; (20668 <k_work_reschedule_for_queue+0xd0>)
   20616:	4917      	ldr	r1, [pc, #92]	; (20674 <k_work_reschedule_for_queue+0xdc>)
   20618:	4810      	ldr	r0, [pc, #64]	; (2065c <k_work_reschedule_for_queue+0xc4>)
   2061a:	f004 f9f6 	bl	24a0a <assert_print>
   2061e:	4911      	ldr	r1, [pc, #68]	; (20664 <k_work_reschedule_for_queue+0xcc>)
   20620:	4815      	ldr	r0, [pc, #84]	; (20678 <k_work_reschedule_for_queue+0xe0>)
   20622:	f004 f9f2 	bl	24a0a <assert_print>
   20626:	21c2      	movs	r1, #194	; 0xc2
   20628:	e7df      	b.n	205ea <k_work_reschedule_for_queue+0x52>
	*flagp |= BIT(bit);
   2062a:	68e3      	ldr	r3, [r4, #12]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   2062c:	f104 0010 	add.w	r0, r4, #16
	*flagp |= BIT(bit);
   20630:	f043 0308 	orr.w	r3, r3, #8
   20634:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
   20636:	9b01      	ldr	r3, [sp, #4]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   20638:	4632      	mov	r2, r6
	dwork->queue = *queuep;
   2063a:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   2063c:	490f      	ldr	r1, [pc, #60]	; (2067c <k_work_reschedule_for_queue+0xe4>)
   2063e:	462b      	mov	r3, r5
   20640:	f001 fb4c 	bl	21cdc <z_add_timeout>
	return ret;
   20644:	2401      	movs	r4, #1
   20646:	e7e0      	b.n	2060a <k_work_reschedule_for_queue+0x72>
	__asm__ volatile(
   20648:	f387 8811 	msr	BASEPRI, r7
   2064c:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, reschedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   20650:	4620      	mov	r0, r4
   20652:	b003      	add	sp, #12
   20654:	bdf0      	pop	{r4, r5, r6, r7, pc}
   20656:	bf00      	nop
   20658:	0003062e 	.word	0x0003062e
   2065c:	0002b3a9 	.word	0x0002b3a9
   20660:	00030558 	.word	0x00030558
   20664:	20021498 	.word	0x20021498
   20668:	0002c0a4 	.word	0x0002c0a4
   2066c:	0002c0fd 	.word	0x0002c0fd
   20670:	0002c112 	.word	0x0002c112
   20674:	0002c0d1 	.word	0x0002c0d1
   20678:	0002c0e8 	.word	0x0002c0e8
   2067c:	0001ffed 	.word	0x0001ffed

00020680 <k_work_reschedule>:

int k_work_reschedule(struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
   20680:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, reschedule, dwork, delay);

	int ret = k_work_reschedule_for_queue(&k_sys_work_q, dwork, delay);
   20682:	4801      	ldr	r0, [pc, #4]	; (20688 <k_work_reschedule+0x8>)
   20684:	f7ff bf88 	b.w	20598 <k_work_reschedule_for_queue>
   20688:	20009c78 	.word	0x20009c78

0002068c <k_work_cancel_delayable>:

	return ret;
}

int k_work_cancel_delayable(struct k_work_delayable *dwork)
{
   2068c:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(dwork != NULL);
   2068e:	4604      	mov	r4, r0
   20690:	b958      	cbnz	r0, 206aa <k_work_cancel_delayable+0x1e>
   20692:	4922      	ldr	r1, [pc, #136]	; (2071c <k_work_cancel_delayable+0x90>)
   20694:	4822      	ldr	r0, [pc, #136]	; (20720 <k_work_cancel_delayable+0x94>)
   20696:	f240 33fd 	movw	r3, #1021	; 0x3fd
   2069a:	4a22      	ldr	r2, [pc, #136]	; (20724 <k_work_cancel_delayable+0x98>)
   2069c:	f004 f9b5 	bl	24a0a <assert_print>
   206a0:	f240 31fd 	movw	r1, #1021	; 0x3fd
   206a4:	481f      	ldr	r0, [pc, #124]	; (20724 <k_work_cancel_delayable+0x98>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   206a6:	f004 f9a9 	bl	249fc <assert_post_action>
	__asm__ volatile(
   206aa:	f04f 0320 	mov.w	r3, #32
   206ae:	f3ef 8511 	mrs	r5, BASEPRI
   206b2:	f383 8812 	msr	BASEPRI_MAX, r3
   206b6:	f3bf 8f6f 	isb	sy
   206ba:	481b      	ldr	r0, [pc, #108]	; (20728 <k_work_cancel_delayable+0x9c>)
   206bc:	f7fe ff88 	bl	1f5d0 <z_spin_lock_valid>
   206c0:	b960      	cbnz	r0, 206dc <k_work_cancel_delayable+0x50>
   206c2:	2394      	movs	r3, #148	; 0x94
   206c4:	4a19      	ldr	r2, [pc, #100]	; (2072c <k_work_cancel_delayable+0xa0>)
   206c6:	491a      	ldr	r1, [pc, #104]	; (20730 <k_work_cancel_delayable+0xa4>)
   206c8:	4815      	ldr	r0, [pc, #84]	; (20720 <k_work_cancel_delayable+0x94>)
   206ca:	f004 f99e 	bl	24a0a <assert_print>
   206ce:	4916      	ldr	r1, [pc, #88]	; (20728 <k_work_cancel_delayable+0x9c>)
   206d0:	4818      	ldr	r0, [pc, #96]	; (20734 <k_work_cancel_delayable+0xa8>)
   206d2:	f004 f99a 	bl	24a0a <assert_print>
   206d6:	2194      	movs	r1, #148	; 0x94
   206d8:	4814      	ldr	r0, [pc, #80]	; (2072c <k_work_cancel_delayable+0xa0>)
   206da:	e7e4      	b.n	206a6 <k_work_cancel_delayable+0x1a>
	z_spin_lock_set_owner(l);
   206dc:	4812      	ldr	r0, [pc, #72]	; (20728 <k_work_cancel_delayable+0x9c>)
   206de:	f7fe ff93 	bl	1f608 <z_spin_lock_set_owner>
	(void)unschedule_locked(dwork);
   206e2:	4620      	mov	r0, r4
   206e4:	f008 fd5e 	bl	291a4 <unschedule_locked>
	return cancel_async_locked(&dwork->work);
   206e8:	4620      	mov	r0, r4
   206ea:	f008 fd70 	bl	291ce <cancel_async_locked>
   206ee:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   206f0:	480d      	ldr	r0, [pc, #52]	; (20728 <k_work_cancel_delayable+0x9c>)
   206f2:	f7fe ff7b 	bl	1f5ec <z_spin_unlock_valid>
   206f6:	b958      	cbnz	r0, 20710 <k_work_cancel_delayable+0x84>
   206f8:	23c2      	movs	r3, #194	; 0xc2
   206fa:	4a0c      	ldr	r2, [pc, #48]	; (2072c <k_work_cancel_delayable+0xa0>)
   206fc:	490e      	ldr	r1, [pc, #56]	; (20738 <k_work_cancel_delayable+0xac>)
   206fe:	4808      	ldr	r0, [pc, #32]	; (20720 <k_work_cancel_delayable+0x94>)
   20700:	f004 f983 	bl	24a0a <assert_print>
   20704:	4908      	ldr	r1, [pc, #32]	; (20728 <k_work_cancel_delayable+0x9c>)
   20706:	480d      	ldr	r0, [pc, #52]	; (2073c <k_work_cancel_delayable+0xb0>)
   20708:	f004 f97f 	bl	24a0a <assert_print>
   2070c:	21c2      	movs	r1, #194	; 0xc2
   2070e:	e7e3      	b.n	206d8 <k_work_cancel_delayable+0x4c>
	__asm__ volatile(
   20710:	f385 8811 	msr	BASEPRI, r5
   20714:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable, dwork, ret);

	return ret;
}
   20718:	4620      	mov	r0, r4
   2071a:	bd38      	pop	{r3, r4, r5, pc}
   2071c:	0003062e 	.word	0x0003062e
   20720:	0002b3a9 	.word	0x0002b3a9
   20724:	00030558 	.word	0x00030558
   20728:	20021498 	.word	0x20021498
   2072c:	0002c0a4 	.word	0x0002c0a4
   20730:	0002c0fd 	.word	0x0002c0fd
   20734:	0002c112 	.word	0x0002c112
   20738:	0002c0d1 	.word	0x0002c0d1
   2073c:	0002c0e8 	.word	0x0002c0e8

00020740 <k_work_cancel_delayable_sync>:

bool k_work_cancel_delayable_sync(struct k_work_delayable *dwork,
				  struct k_work_sync *sync)
{
   20740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   20744:	460e      	mov	r6, r1
	__ASSERT_NO_MSG(dwork != NULL);
   20746:	4605      	mov	r5, r0
   20748:	b958      	cbnz	r0, 20762 <k_work_cancel_delayable_sync+0x22>
   2074a:	493a      	ldr	r1, [pc, #232]	; (20834 <k_work_cancel_delayable_sync+0xf4>)
   2074c:	f240 430e 	movw	r3, #1038	; 0x40e
   20750:	4a39      	ldr	r2, [pc, #228]	; (20838 <k_work_cancel_delayable_sync+0xf8>)
   20752:	483a      	ldr	r0, [pc, #232]	; (2083c <k_work_cancel_delayable_sync+0xfc>)
   20754:	f004 f959 	bl	24a0a <assert_print>
   20758:	f240 410e 	movw	r1, #1038	; 0x40e
	__ASSERT_NO_MSG(sync != NULL);
   2075c:	4836      	ldr	r0, [pc, #216]	; (20838 <k_work_cancel_delayable_sync+0xf8>)
   2075e:	f004 f94d 	bl	249fc <assert_post_action>
   20762:	b949      	cbnz	r1, 20778 <k_work_cancel_delayable_sync+0x38>
   20764:	4936      	ldr	r1, [pc, #216]	; (20840 <k_work_cancel_delayable_sync+0x100>)
   20766:	f240 430f 	movw	r3, #1039	; 0x40f
   2076a:	4a33      	ldr	r2, [pc, #204]	; (20838 <k_work_cancel_delayable_sync+0xf8>)
   2076c:	4833      	ldr	r0, [pc, #204]	; (2083c <k_work_cancel_delayable_sync+0xfc>)
   2076e:	f004 f94c 	bl	24a0a <assert_print>
   20772:	f240 410f 	movw	r1, #1039	; 0x40f
   20776:	e7f1      	b.n	2075c <k_work_cancel_delayable_sync+0x1c>
	__ASSERT_NO_MSG(!k_is_in_isr());
   20778:	f008 fca8 	bl	290cc <k_is_in_isr>
   2077c:	4604      	mov	r4, r0
   2077e:	b148      	cbz	r0, 20794 <k_work_cancel_delayable_sync+0x54>
   20780:	4930      	ldr	r1, [pc, #192]	; (20844 <k_work_cancel_delayable_sync+0x104>)
   20782:	f44f 6382 	mov.w	r3, #1040	; 0x410
   20786:	4a2c      	ldr	r2, [pc, #176]	; (20838 <k_work_cancel_delayable_sync+0xf8>)
   20788:	482c      	ldr	r0, [pc, #176]	; (2083c <k_work_cancel_delayable_sync+0xfc>)
   2078a:	f004 f93e 	bl	24a0a <assert_print>
   2078e:	f44f 6182 	mov.w	r1, #1040	; 0x410
   20792:	e7e3      	b.n	2075c <k_work_cancel_delayable_sync+0x1c>
	__asm__ volatile(
   20794:	f04f 0320 	mov.w	r3, #32
   20798:	f3ef 8811 	mrs	r8, BASEPRI
   2079c:	f383 8812 	msr	BASEPRI_MAX, r3
   207a0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   207a4:	4828      	ldr	r0, [pc, #160]	; (20848 <k_work_cancel_delayable_sync+0x108>)
   207a6:	f7fe ff13 	bl	1f5d0 <z_spin_lock_valid>
   207aa:	b960      	cbnz	r0, 207c6 <k_work_cancel_delayable_sync+0x86>
   207ac:	2394      	movs	r3, #148	; 0x94
   207ae:	4a27      	ldr	r2, [pc, #156]	; (2084c <k_work_cancel_delayable_sync+0x10c>)
   207b0:	4927      	ldr	r1, [pc, #156]	; (20850 <k_work_cancel_delayable_sync+0x110>)
   207b2:	4822      	ldr	r0, [pc, #136]	; (2083c <k_work_cancel_delayable_sync+0xfc>)
   207b4:	f004 f929 	bl	24a0a <assert_print>
   207b8:	4923      	ldr	r1, [pc, #140]	; (20848 <k_work_cancel_delayable_sync+0x108>)
   207ba:	4826      	ldr	r0, [pc, #152]	; (20854 <k_work_cancel_delayable_sync+0x114>)
   207bc:	f004 f925 	bl	24a0a <assert_print>
   207c0:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   207c2:	4822      	ldr	r0, [pc, #136]	; (2084c <k_work_cancel_delayable_sync+0x10c>)
   207c4:	e7cb      	b.n	2075e <k_work_cancel_delayable_sync+0x1e>
	z_spin_lock_set_owner(l);
   207c6:	4820      	ldr	r0, [pc, #128]	; (20848 <k_work_cancel_delayable_sync+0x108>)
   207c8:	f7fe ff1e 	bl	1f608 <z_spin_lock_set_owner>
	return *flagp;
   207cc:	68eb      	ldr	r3, [r5, #12]
   207ce:	f003 030f 	and.w	r3, r3, #15

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, cancel_delayable_sync, dwork, sync);

	struct z_work_canceller *canceller = &sync->canceller;
	k_spinlock_key_t key = k_spin_lock(&lock);
	bool pending = (work_delayable_busy_get_locked(dwork) != 0U);
   207d2:	2b00      	cmp	r3, #0
   207d4:	bf14      	ite	ne
   207d6:	2701      	movne	r7, #1
   207d8:	2700      	moveq	r7, #0
	bool need_wait = false;

	if (pending) {
   207da:	d00a      	beq.n	207f2 <k_work_cancel_delayable_sync+0xb2>
	(void)unschedule_locked(dwork);
   207dc:	4628      	mov	r0, r5
   207de:	f008 fce1 	bl	291a4 <unschedule_locked>
	return cancel_async_locked(&dwork->work);
   207e2:	4628      	mov	r0, r5
   207e4:	f008 fcf3 	bl	291ce <cancel_async_locked>
		(void)cancel_delayable_async_locked(dwork);
		need_wait = cancel_sync_locked(&dwork->work, canceller);
   207e8:	4631      	mov	r1, r6
   207ea:	4628      	mov	r0, r5
   207ec:	f7ff fb74 	bl	1fed8 <cancel_sync_locked>
   207f0:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   207f2:	4815      	ldr	r0, [pc, #84]	; (20848 <k_work_cancel_delayable_sync+0x108>)
   207f4:	f7fe fefa 	bl	1f5ec <z_spin_unlock_valid>
   207f8:	b958      	cbnz	r0, 20812 <k_work_cancel_delayable_sync+0xd2>
   207fa:	23c2      	movs	r3, #194	; 0xc2
   207fc:	4a13      	ldr	r2, [pc, #76]	; (2084c <k_work_cancel_delayable_sync+0x10c>)
   207fe:	4916      	ldr	r1, [pc, #88]	; (20858 <k_work_cancel_delayable_sync+0x118>)
   20800:	480e      	ldr	r0, [pc, #56]	; (2083c <k_work_cancel_delayable_sync+0xfc>)
   20802:	f004 f902 	bl	24a0a <assert_print>
   20806:	4910      	ldr	r1, [pc, #64]	; (20848 <k_work_cancel_delayable_sync+0x108>)
   20808:	4814      	ldr	r0, [pc, #80]	; (2085c <k_work_cancel_delayable_sync+0x11c>)
   2080a:	f004 f8fe 	bl	24a0a <assert_print>
   2080e:	21c2      	movs	r1, #194	; 0xc2
   20810:	e7d7      	b.n	207c2 <k_work_cancel_delayable_sync+0x82>
	__asm__ volatile(
   20812:	f388 8811 	msr	BASEPRI, r8
   20816:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);

	if (need_wait) {
   2081a:	b13c      	cbz	r4, 2082c <k_work_cancel_delayable_sync+0xec>
	return z_impl_k_sem_take(sem, timeout);
   2081c:	f04f 32ff 	mov.w	r2, #4294967295
   20820:	f04f 33ff 	mov.w	r3, #4294967295
   20824:	f106 0008 	add.w	r0, r6, #8
   20828:	f7ff f9ce 	bl	1fbc8 <z_impl_k_sem_take>
		k_sem_take(&canceller->sem, K_FOREVER);
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable_sync, dwork, sync, pending);
	return pending;
}
   2082c:	4638      	mov	r0, r7
   2082e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20832:	bf00      	nop
   20834:	0003062e 	.word	0x0003062e
   20838:	00030558 	.word	0x00030558
   2083c:	0002b3a9 	.word	0x0002b3a9
   20840:	000305da 	.word	0x000305da
   20844:	0002e156 	.word	0x0002e156
   20848:	20021498 	.word	0x20021498
   2084c:	0002c0a4 	.word	0x0002c0a4
   20850:	0002c0fd 	.word	0x0002c0fd
   20854:	0002c112 	.word	0x0002c112
   20858:	0002c0d1 	.word	0x0002c0d1
   2085c:	0002c0e8 	.word	0x0002c0e8

00020860 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
   20860:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
   20862:	4d07      	ldr	r5, [pc, #28]	; (20880 <z_reset_time_slice+0x20>)
   20864:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
   20866:	b154      	cbz	r4, 2087e <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
   20868:	f7fb fc90 	bl	1c18c <sys_clock_elapsed>
   2086c:	4b05      	ldr	r3, [pc, #20]	; (20884 <z_reset_time_slice+0x24>)
   2086e:	4404      	add	r4, r0
   20870:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
   20872:	6828      	ldr	r0, [r5, #0]
   20874:	2100      	movs	r1, #0
	}
}
   20876:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
   2087a:	f001 bb87 	b.w	21f8c <z_set_timeout_expiry>
}
   2087e:	bd38      	pop	{r3, r4, r5, pc}
   20880:	200214a4 	.word	0x200214a4
   20884:	20021460 	.word	0x20021460

00020888 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
   20888:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
   2088a:	4d14      	ldr	r5, [pc, #80]	; (208dc <update_cache+0x54>)
   2088c:	462b      	mov	r3, r5
   2088e:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   20892:	429c      	cmp	r4, r3
   20894:	d000      	beq.n	20898 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   20896:	b904      	cbnz	r4, 2089a <update_cache+0x12>
   20898:	68ec      	ldr	r4, [r5, #12]
	__ASSERT(_current != NULL, "");
   2089a:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
   2089c:	b9a8      	cbnz	r0, 208ca <update_cache+0x42>
	__ASSERT(_current != NULL, "");
   2089e:	b963      	cbnz	r3, 208ba <update_cache+0x32>
   208a0:	490f      	ldr	r1, [pc, #60]	; (208e0 <update_cache+0x58>)
   208a2:	2389      	movs	r3, #137	; 0x89
   208a4:	4a0f      	ldr	r2, [pc, #60]	; (208e4 <update_cache+0x5c>)
   208a6:	4810      	ldr	r0, [pc, #64]	; (208e8 <update_cache+0x60>)
   208a8:	f004 f8af 	bl	24a0a <assert_print>
   208ac:	480f      	ldr	r0, [pc, #60]	; (208ec <update_cache+0x64>)
   208ae:	f004 f8ac 	bl	24a0a <assert_print>
   208b2:	2189      	movs	r1, #137	; 0x89
   208b4:	480b      	ldr	r0, [pc, #44]	; (208e4 <update_cache+0x5c>)
   208b6:	f004 f8a1 	bl	249fc <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
   208ba:	7b5a      	ldrb	r2, [r3, #13]
   208bc:	06d2      	lsls	r2, r2, #27
   208be:	d104      	bne.n	208ca <update_cache+0x42>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
   208c0:	69a2      	ldr	r2, [r4, #24]
   208c2:	b912      	cbnz	r2, 208ca <update_cache+0x42>
	if (is_preempt(_current) || is_metairq(thread)) {
   208c4:	89da      	ldrh	r2, [r3, #14]
   208c6:	2a7f      	cmp	r2, #127	; 0x7f
   208c8:	d805      	bhi.n	208d6 <update_cache+0x4e>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
   208ca:	429c      	cmp	r4, r3
   208cc:	d002      	beq.n	208d4 <update_cache+0x4c>
			z_reset_time_slice(thread);
   208ce:	4620      	mov	r0, r4
   208d0:	f7ff ffc6 	bl	20860 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
   208d4:	4623      	mov	r3, r4
   208d6:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
   208d8:	bd38      	pop	{r3, r4, r5, pc}
   208da:	bf00      	nop
   208dc:	20021460 	.word	0x20021460
   208e0:	00030665 	.word	0x00030665
   208e4:	00030643 	.word	0x00030643
   208e8:	0002b3a9 	.word	0x0002b3a9
   208ec:	0002eeaa 	.word	0x0002eeaa

000208f0 <ready_thread>:
	}
#endif
}

static void ready_thread(struct k_thread *thread)
{
   208f0:	b570      	push	{r4, r5, r6, lr}
#endif

	/* If thread is queued already, do not try and added it to the
	 * run queue again
	 */
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   208f2:	f990 300d 	ldrsb.w	r3, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
   208f6:	7b42      	ldrb	r2, [r0, #13]
   208f8:	2b00      	cmp	r3, #0
   208fa:	db38      	blt.n	2096e <ready_thread+0x7e>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   208fc:	06d3      	lsls	r3, r2, #27
   208fe:	d136      	bne.n	2096e <ready_thread+0x7e>
	return node->next != NULL;
   20900:	6983      	ldr	r3, [r0, #24]
   20902:	2b00      	cmp	r3, #0
   20904:	d133      	bne.n	2096e <ready_thread+0x7e>
	thread->base.thread_state |= _THREAD_QUEUED;
   20906:	f062 027f 	orn	r2, r2, #127	; 0x7f
   2090a:	7342      	strb	r2, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   2090c:	4a18      	ldr	r2, [pc, #96]	; (20970 <ready_thread+0x80>)
   2090e:	4290      	cmp	r0, r2
   20910:	d109      	bne.n	20926 <ready_thread+0x36>
   20912:	4918      	ldr	r1, [pc, #96]	; (20974 <ready_thread+0x84>)
   20914:	4818      	ldr	r0, [pc, #96]	; (20978 <ready_thread+0x88>)
   20916:	23ba      	movs	r3, #186	; 0xba
   20918:	4a18      	ldr	r2, [pc, #96]	; (2097c <ready_thread+0x8c>)
   2091a:	f004 f876 	bl	24a0a <assert_print>
   2091e:	21ba      	movs	r1, #186	; 0xba
   20920:	4816      	ldr	r0, [pc, #88]	; (2097c <ready_thread+0x8c>)
   20922:	f004 f86b 	bl	249fc <assert_post_action>
	return list->head == list;
   20926:	4916      	ldr	r1, [pc, #88]	; (20980 <ready_thread+0x90>)
   20928:	460a      	mov	r2, r1
   2092a:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2092e:	4294      	cmp	r4, r2
   20930:	bf18      	it	ne
   20932:	4623      	movne	r3, r4
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
   20934:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   20936:	b923      	cbnz	r3, 20942 <ready_thread+0x52>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
   20938:	e9c0 2400 	strd	r2, r4, [r0]

	tail->next = node;
   2093c:	6020      	str	r0, [r4, #0]
	list->tail = node;
   2093e:	6248      	str	r0, [r1, #36]	; 0x24
}
   20940:	e00c      	b.n	2095c <ready_thread+0x6c>
	int32_t b1 = thread_1->base.prio;
   20942:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   20946:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
   2094a:	42b5      	cmp	r5, r6
   2094c:	d00b      	beq.n	20966 <ready_thread+0x76>
		if (z_sched_prio_cmp(thread, t) > 0) {
   2094e:	42ae      	cmp	r6, r5
   20950:	dd09      	ble.n	20966 <ready_thread+0x76>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
   20952:	685a      	ldr	r2, [r3, #4]

	node->prev = prev;
	node->next = successor;
   20954:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
   20958:	6010      	str	r0, [r2, #0]
	successor->prev = node;
   2095a:	6058      	str	r0, [r3, #4]
		SYS_PORT_TRACING_OBJ_FUNC(k_thread, sched_ready, thread);

		queue_thread(thread);
		update_cache(0);
   2095c:	2000      	movs	r0, #0
		flag_ipi();
	}
}
   2095e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
   20962:	f7ff bf91 	b.w	20888 <update_cache>
	return (node == list->tail) ? NULL : node->next;
   20966:	42a3      	cmp	r3, r4
   20968:	d0e6      	beq.n	20938 <ready_thread+0x48>
   2096a:	681b      	ldr	r3, [r3, #0]
   2096c:	e7e3      	b.n	20936 <ready_thread+0x46>
}
   2096e:	bd70      	pop	{r4, r5, r6, pc}
   20970:	20009b68 	.word	0x20009b68
   20974:	0003068c 	.word	0x0003068c
   20978:	0002b3a9 	.word	0x0002b3a9
   2097c:	00030643 	.word	0x00030643
   20980:	20021460 	.word	0x20021460

00020984 <k_sched_time_slice_set>:
{
   20984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   20986:	4604      	mov	r4, r0
   20988:	460d      	mov	r5, r1
	__asm__ volatile(
   2098a:	f04f 0320 	mov.w	r3, #32
   2098e:	f3ef 8711 	mrs	r7, BASEPRI
   20992:	f383 8812 	msr	BASEPRI_MAX, r3
   20996:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2099a:	4822      	ldr	r0, [pc, #136]	; (20a24 <k_sched_time_slice_set+0xa0>)
   2099c:	f7fe fe18 	bl	1f5d0 <z_spin_lock_valid>
   209a0:	b968      	cbnz	r0, 209be <k_sched_time_slice_set+0x3a>
   209a2:	2394      	movs	r3, #148	; 0x94
   209a4:	4a20      	ldr	r2, [pc, #128]	; (20a28 <k_sched_time_slice_set+0xa4>)
   209a6:	4921      	ldr	r1, [pc, #132]	; (20a2c <k_sched_time_slice_set+0xa8>)
   209a8:	4821      	ldr	r0, [pc, #132]	; (20a30 <k_sched_time_slice_set+0xac>)
   209aa:	f004 f82e 	bl	24a0a <assert_print>
   209ae:	491d      	ldr	r1, [pc, #116]	; (20a24 <k_sched_time_slice_set+0xa0>)
   209b0:	4820      	ldr	r0, [pc, #128]	; (20a34 <k_sched_time_slice_set+0xb0>)
   209b2:	f004 f82a 	bl	24a0a <assert_print>
   209b6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   209b8:	481b      	ldr	r0, [pc, #108]	; (20a28 <k_sched_time_slice_set+0xa4>)
   209ba:	f004 f81f 	bl	249fc <assert_post_action>
			return (uint32_t)((t * to_hz + off) / from_hz);
   209be:	2600      	movs	r6, #0
	z_spin_lock_set_owner(l);
   209c0:	4818      	ldr	r0, [pc, #96]	; (20a24 <k_sched_time_slice_set+0xa0>)
   209c2:	f7fe fe21 	bl	1f608 <z_spin_lock_set_owner>
   209c6:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
   209ca:	f240 30e7 	movw	r0, #999	; 0x3e7
   209ce:	4631      	mov	r1, r6
   209d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   209d4:	2300      	movs	r3, #0
   209d6:	fbe4 010c 	umlal	r0, r1, r4, ip
   209da:	f7e8 fa89 	bl	8ef0 <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
   209de:	42b4      	cmp	r4, r6
   209e0:	dd02      	ble.n	209e8 <k_sched_time_slice_set+0x64>
			slice_ticks = MAX(2, slice_ticks);
   209e2:	2802      	cmp	r0, #2
   209e4:	bfb8      	it	lt
   209e6:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   209e8:	4a13      	ldr	r2, [pc, #76]	; (20a38 <k_sched_time_slice_set+0xb4>)
		_current_cpu->slice_ticks = 0;
   209ea:	4b14      	ldr	r3, [pc, #80]	; (20a3c <k_sched_time_slice_set+0xb8>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   209ec:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
   209ee:	4a14      	ldr	r2, [pc, #80]	; (20a40 <k_sched_time_slice_set+0xbc>)
		z_reset_time_slice(_current);
   209f0:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
   209f2:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
   209f4:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
   209f6:	f7ff ff33 	bl	20860 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   209fa:	480a      	ldr	r0, [pc, #40]	; (20a24 <k_sched_time_slice_set+0xa0>)
   209fc:	f7fe fdf6 	bl	1f5ec <z_spin_unlock_valid>
   20a00:	b958      	cbnz	r0, 20a1a <k_sched_time_slice_set+0x96>
   20a02:	23c2      	movs	r3, #194	; 0xc2
   20a04:	4a08      	ldr	r2, [pc, #32]	; (20a28 <k_sched_time_slice_set+0xa4>)
   20a06:	490f      	ldr	r1, [pc, #60]	; (20a44 <k_sched_time_slice_set+0xc0>)
   20a08:	4809      	ldr	r0, [pc, #36]	; (20a30 <k_sched_time_slice_set+0xac>)
   20a0a:	f003 fffe 	bl	24a0a <assert_print>
   20a0e:	4905      	ldr	r1, [pc, #20]	; (20a24 <k_sched_time_slice_set+0xa0>)
   20a10:	480d      	ldr	r0, [pc, #52]	; (20a48 <k_sched_time_slice_set+0xc4>)
   20a12:	f003 fffa 	bl	24a0a <assert_print>
   20a16:	21c2      	movs	r1, #194	; 0xc2
   20a18:	e7ce      	b.n	209b8 <k_sched_time_slice_set+0x34>
	__asm__ volatile(
   20a1a:	f387 8811 	msr	BASEPRI, r7
   20a1e:	f3bf 8f6f 	isb	sy
}
   20a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   20a24:	200214a8 	.word	0x200214a8
   20a28:	0002c0a4 	.word	0x0002c0a4
   20a2c:	0002c0fd 	.word	0x0002c0fd
   20a30:	0002b3a9 	.word	0x0002b3a9
   20a34:	0002c112 	.word	0x0002c112
   20a38:	200214a4 	.word	0x200214a4
   20a3c:	20021460 	.word	0x20021460
   20a40:	200214a0 	.word	0x200214a0
   20a44:	0002c0d1 	.word	0x0002c0d1
   20a48:	0002c0e8 	.word	0x0002c0e8

00020a4c <z_ready_thread>:

void z_ready_thread(struct k_thread *thread)
{
   20a4c:	b538      	push	{r3, r4, r5, lr}
   20a4e:	4604      	mov	r4, r0
	__asm__ volatile(
   20a50:	f04f 0320 	mov.w	r3, #32
   20a54:	f3ef 8511 	mrs	r5, BASEPRI
   20a58:	f383 8812 	msr	BASEPRI_MAX, r3
   20a5c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20a60:	4816      	ldr	r0, [pc, #88]	; (20abc <z_ready_thread+0x70>)
   20a62:	f7fe fdb5 	bl	1f5d0 <z_spin_lock_valid>
   20a66:	b968      	cbnz	r0, 20a84 <z_ready_thread+0x38>
   20a68:	2394      	movs	r3, #148	; 0x94
   20a6a:	4a15      	ldr	r2, [pc, #84]	; (20ac0 <z_ready_thread+0x74>)
   20a6c:	4915      	ldr	r1, [pc, #84]	; (20ac4 <z_ready_thread+0x78>)
   20a6e:	4816      	ldr	r0, [pc, #88]	; (20ac8 <z_ready_thread+0x7c>)
   20a70:	f003 ffcb 	bl	24a0a <assert_print>
   20a74:	4911      	ldr	r1, [pc, #68]	; (20abc <z_ready_thread+0x70>)
   20a76:	4815      	ldr	r0, [pc, #84]	; (20acc <z_ready_thread+0x80>)
   20a78:	f003 ffc7 	bl	24a0a <assert_print>
   20a7c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20a7e:	4810      	ldr	r0, [pc, #64]	; (20ac0 <z_ready_thread+0x74>)
   20a80:	f003 ffbc 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   20a84:	480d      	ldr	r0, [pc, #52]	; (20abc <z_ready_thread+0x70>)
   20a86:	f7fe fdbf 	bl	1f608 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		if (!thread_active_elsewhere(thread)) {
			ready_thread(thread);
   20a8a:	4620      	mov	r0, r4
   20a8c:	f7ff ff30 	bl	208f0 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20a90:	480a      	ldr	r0, [pc, #40]	; (20abc <z_ready_thread+0x70>)
   20a92:	f7fe fdab 	bl	1f5ec <z_spin_unlock_valid>
   20a96:	b958      	cbnz	r0, 20ab0 <z_ready_thread+0x64>
   20a98:	23c2      	movs	r3, #194	; 0xc2
   20a9a:	4a09      	ldr	r2, [pc, #36]	; (20ac0 <z_ready_thread+0x74>)
   20a9c:	490c      	ldr	r1, [pc, #48]	; (20ad0 <z_ready_thread+0x84>)
   20a9e:	480a      	ldr	r0, [pc, #40]	; (20ac8 <z_ready_thread+0x7c>)
   20aa0:	f003 ffb3 	bl	24a0a <assert_print>
   20aa4:	4905      	ldr	r1, [pc, #20]	; (20abc <z_ready_thread+0x70>)
   20aa6:	480b      	ldr	r0, [pc, #44]	; (20ad4 <z_ready_thread+0x88>)
   20aa8:	f003 ffaf 	bl	24a0a <assert_print>
   20aac:	21c2      	movs	r1, #194	; 0xc2
   20aae:	e7e6      	b.n	20a7e <z_ready_thread+0x32>
	__asm__ volatile(
   20ab0:	f385 8811 	msr	BASEPRI, r5
   20ab4:	f3bf 8f6f 	isb	sy
		}
	}
}
   20ab8:	bd38      	pop	{r3, r4, r5, pc}
   20aba:	bf00      	nop
   20abc:	200214a8 	.word	0x200214a8
   20ac0:	0002c0a4 	.word	0x0002c0a4
   20ac4:	0002c0fd 	.word	0x0002c0fd
   20ac8:	0002b3a9 	.word	0x0002b3a9
   20acc:	0002c112 	.word	0x0002c112
   20ad0:	0002c0d1 	.word	0x0002c0d1
   20ad4:	0002c0e8 	.word	0x0002c0e8

00020ad8 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
   20ad8:	b538      	push	{r3, r4, r5, lr}
   20ada:	4604      	mov	r4, r0
	__asm__ volatile(
   20adc:	f04f 0320 	mov.w	r3, #32
   20ae0:	f3ef 8511 	mrs	r5, BASEPRI
   20ae4:	f383 8812 	msr	BASEPRI_MAX, r3
   20ae8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20aec:	4816      	ldr	r0, [pc, #88]	; (20b48 <z_unpend_thread_no_timeout+0x70>)
   20aee:	f7fe fd6f 	bl	1f5d0 <z_spin_lock_valid>
   20af2:	b968      	cbnz	r0, 20b10 <z_unpend_thread_no_timeout+0x38>
   20af4:	2394      	movs	r3, #148	; 0x94
   20af6:	4a15      	ldr	r2, [pc, #84]	; (20b4c <z_unpend_thread_no_timeout+0x74>)
   20af8:	4915      	ldr	r1, [pc, #84]	; (20b50 <z_unpend_thread_no_timeout+0x78>)
   20afa:	4816      	ldr	r0, [pc, #88]	; (20b54 <z_unpend_thread_no_timeout+0x7c>)
   20afc:	f003 ff85 	bl	24a0a <assert_print>
   20b00:	4911      	ldr	r1, [pc, #68]	; (20b48 <z_unpend_thread_no_timeout+0x70>)
   20b02:	4815      	ldr	r0, [pc, #84]	; (20b58 <z_unpend_thread_no_timeout+0x80>)
   20b04:	f003 ff81 	bl	24a0a <assert_print>
   20b08:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20b0a:	4810      	ldr	r0, [pc, #64]	; (20b4c <z_unpend_thread_no_timeout+0x74>)
   20b0c:	f003 ff76 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   20b10:	480d      	ldr	r0, [pc, #52]	; (20b48 <z_unpend_thread_no_timeout+0x70>)
   20b12:	f7fe fd79 	bl	1f608 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
   20b16:	4620      	mov	r0, r4
   20b18:	f000 fc62 	bl	213e0 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20b1c:	480a      	ldr	r0, [pc, #40]	; (20b48 <z_unpend_thread_no_timeout+0x70>)
   20b1e:	f7fe fd65 	bl	1f5ec <z_spin_unlock_valid>
   20b22:	b958      	cbnz	r0, 20b3c <z_unpend_thread_no_timeout+0x64>
   20b24:	23c2      	movs	r3, #194	; 0xc2
   20b26:	4a09      	ldr	r2, [pc, #36]	; (20b4c <z_unpend_thread_no_timeout+0x74>)
   20b28:	490c      	ldr	r1, [pc, #48]	; (20b5c <z_unpend_thread_no_timeout+0x84>)
   20b2a:	480a      	ldr	r0, [pc, #40]	; (20b54 <z_unpend_thread_no_timeout+0x7c>)
   20b2c:	f003 ff6d 	bl	24a0a <assert_print>
   20b30:	4905      	ldr	r1, [pc, #20]	; (20b48 <z_unpend_thread_no_timeout+0x70>)
   20b32:	480b      	ldr	r0, [pc, #44]	; (20b60 <z_unpend_thread_no_timeout+0x88>)
   20b34:	f003 ff69 	bl	24a0a <assert_print>
   20b38:	21c2      	movs	r1, #194	; 0xc2
   20b3a:	e7e6      	b.n	20b0a <z_unpend_thread_no_timeout+0x32>
	__asm__ volatile(
   20b3c:	f385 8811 	msr	BASEPRI, r5
   20b40:	f3bf 8f6f 	isb	sy
	}
}
   20b44:	bd38      	pop	{r3, r4, r5, pc}
   20b46:	bf00      	nop
   20b48:	200214a8 	.word	0x200214a8
   20b4c:	0002c0a4 	.word	0x0002c0a4
   20b50:	0002c0fd 	.word	0x0002c0fd
   20b54:	0002b3a9 	.word	0x0002b3a9
   20b58:	0002c112 	.word	0x0002c112
   20b5c:	0002c0d1 	.word	0x0002c0d1
   20b60:	0002c0e8 	.word	0x0002c0e8

00020b64 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
   20b64:	b570      	push	{r4, r5, r6, lr}
   20b66:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   20b68:	460d      	mov	r5, r1
   20b6a:	b9e9      	cbnz	r1, 20ba8 <z_reschedule+0x44>
   20b6c:	f3ef 8605 	mrs	r6, IPSR
   20b70:	b9d6      	cbnz	r6, 20ba8 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
   20b72:	4b18      	ldr	r3, [pc, #96]	; (20bd4 <z_reschedule+0x70>)
	if (resched(key.key) && need_swap()) {
   20b74:	69da      	ldr	r2, [r3, #28]
   20b76:	689b      	ldr	r3, [r3, #8]
   20b78:	429a      	cmp	r2, r3
   20b7a:	d015      	beq.n	20ba8 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20b7c:	f7fe fd36 	bl	1f5ec <z_spin_unlock_valid>
   20b80:	b968      	cbnz	r0, 20b9e <z_reschedule+0x3a>
   20b82:	23e1      	movs	r3, #225	; 0xe1
   20b84:	4a14      	ldr	r2, [pc, #80]	; (20bd8 <z_reschedule+0x74>)
   20b86:	4915      	ldr	r1, [pc, #84]	; (20bdc <z_reschedule+0x78>)
   20b88:	4815      	ldr	r0, [pc, #84]	; (20be0 <z_reschedule+0x7c>)
   20b8a:	f003 ff3e 	bl	24a0a <assert_print>
   20b8e:	4621      	mov	r1, r4
   20b90:	4814      	ldr	r0, [pc, #80]	; (20be4 <z_reschedule+0x80>)
   20b92:	f003 ff3a 	bl	24a0a <assert_print>
   20b96:	21e1      	movs	r1, #225	; 0xe1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20b98:	480f      	ldr	r0, [pc, #60]	; (20bd8 <z_reschedule+0x74>)
   20b9a:	f003 ff2f 	bl	249fc <assert_post_action>
	ret = arch_swap(key);
   20b9e:	4630      	mov	r0, r6
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
   20ba0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   20ba4:	f7ef b9c6 	b.w	ff34 <arch_swap>
   20ba8:	4620      	mov	r0, r4
   20baa:	f7fe fd1f 	bl	1f5ec <z_spin_unlock_valid>
   20bae:	b958      	cbnz	r0, 20bc8 <z_reschedule+0x64>
   20bb0:	23c2      	movs	r3, #194	; 0xc2
   20bb2:	4a09      	ldr	r2, [pc, #36]	; (20bd8 <z_reschedule+0x74>)
   20bb4:	4909      	ldr	r1, [pc, #36]	; (20bdc <z_reschedule+0x78>)
   20bb6:	480a      	ldr	r0, [pc, #40]	; (20be0 <z_reschedule+0x7c>)
   20bb8:	f003 ff27 	bl	24a0a <assert_print>
   20bbc:	4621      	mov	r1, r4
   20bbe:	4809      	ldr	r0, [pc, #36]	; (20be4 <z_reschedule+0x80>)
   20bc0:	f003 ff23 	bl	24a0a <assert_print>
   20bc4:	21c2      	movs	r1, #194	; 0xc2
   20bc6:	e7e7      	b.n	20b98 <z_reschedule+0x34>
   20bc8:	f385 8811 	msr	BASEPRI, r5
   20bcc:	f3bf 8f6f 	isb	sy
   20bd0:	bd70      	pop	{r4, r5, r6, pc}
   20bd2:	bf00      	nop
   20bd4:	20021460 	.word	0x20021460
   20bd8:	0002c0a4 	.word	0x0002c0a4
   20bdc:	0002c0d1 	.word	0x0002c0d1
   20be0:	0002b3a9 	.word	0x0002b3a9
   20be4:	0002c0e8 	.word	0x0002c0e8

00020be8 <z_sched_start>:
{
   20be8:	b538      	push	{r3, r4, r5, lr}
   20bea:	4604      	mov	r4, r0
	__asm__ volatile(
   20bec:	f04f 0320 	mov.w	r3, #32
   20bf0:	f3ef 8511 	mrs	r5, BASEPRI
   20bf4:	f383 8812 	msr	BASEPRI_MAX, r3
   20bf8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20bfc:	481c      	ldr	r0, [pc, #112]	; (20c70 <z_sched_start+0x88>)
   20bfe:	f7fe fce7 	bl	1f5d0 <z_spin_lock_valid>
   20c02:	b968      	cbnz	r0, 20c20 <z_sched_start+0x38>
   20c04:	2394      	movs	r3, #148	; 0x94
   20c06:	4a1b      	ldr	r2, [pc, #108]	; (20c74 <z_sched_start+0x8c>)
   20c08:	491b      	ldr	r1, [pc, #108]	; (20c78 <z_sched_start+0x90>)
   20c0a:	481c      	ldr	r0, [pc, #112]	; (20c7c <z_sched_start+0x94>)
   20c0c:	f003 fefd 	bl	24a0a <assert_print>
   20c10:	4917      	ldr	r1, [pc, #92]	; (20c70 <z_sched_start+0x88>)
   20c12:	481b      	ldr	r0, [pc, #108]	; (20c80 <z_sched_start+0x98>)
   20c14:	f003 fef9 	bl	24a0a <assert_print>
   20c18:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20c1a:	4816      	ldr	r0, [pc, #88]	; (20c74 <z_sched_start+0x8c>)
   20c1c:	f003 feee 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   20c20:	4813      	ldr	r0, [pc, #76]	; (20c70 <z_sched_start+0x88>)
   20c22:	f7fe fcf1 	bl	1f608 <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
   20c26:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
   20c28:	075a      	lsls	r2, r3, #29
   20c2a:	d414      	bmi.n	20c56 <z_sched_start+0x6e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20c2c:	4810      	ldr	r0, [pc, #64]	; (20c70 <z_sched_start+0x88>)
   20c2e:	f7fe fcdd 	bl	1f5ec <z_spin_unlock_valid>
   20c32:	b958      	cbnz	r0, 20c4c <z_sched_start+0x64>
   20c34:	23c2      	movs	r3, #194	; 0xc2
   20c36:	4a0f      	ldr	r2, [pc, #60]	; (20c74 <z_sched_start+0x8c>)
   20c38:	4912      	ldr	r1, [pc, #72]	; (20c84 <z_sched_start+0x9c>)
   20c3a:	4810      	ldr	r0, [pc, #64]	; (20c7c <z_sched_start+0x94>)
   20c3c:	f003 fee5 	bl	24a0a <assert_print>
   20c40:	490b      	ldr	r1, [pc, #44]	; (20c70 <z_sched_start+0x88>)
   20c42:	4811      	ldr	r0, [pc, #68]	; (20c88 <z_sched_start+0xa0>)
   20c44:	f003 fee1 	bl	24a0a <assert_print>
   20c48:	21c2      	movs	r1, #194	; 0xc2
   20c4a:	e7e6      	b.n	20c1a <z_sched_start+0x32>
	__asm__ volatile(
   20c4c:	f385 8811 	msr	BASEPRI, r5
   20c50:	f3bf 8f6f 	isb	sy
}
   20c54:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
   20c56:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
   20c5a:	4620      	mov	r0, r4
   20c5c:	7363      	strb	r3, [r4, #13]
   20c5e:	f7ff fe47 	bl	208f0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
   20c62:	4629      	mov	r1, r5
}
   20c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
   20c68:	4801      	ldr	r0, [pc, #4]	; (20c70 <z_sched_start+0x88>)
   20c6a:	f7ff bf7b 	b.w	20b64 <z_reschedule>
   20c6e:	bf00      	nop
   20c70:	200214a8 	.word	0x200214a8
   20c74:	0002c0a4 	.word	0x0002c0a4
   20c78:	0002c0fd 	.word	0x0002c0fd
   20c7c:	0002b3a9 	.word	0x0002b3a9
   20c80:	0002c112 	.word	0x0002c112
   20c84:	0002c0d1 	.word	0x0002c0d1
   20c88:	0002c0e8 	.word	0x0002c0e8

00020c8c <k_sched_lock>:
		signal_pending_ipi();
	}
}

void k_sched_lock(void)
{
   20c8c:	b510      	push	{r4, lr}
	__asm__ volatile(
   20c8e:	f04f 0320 	mov.w	r3, #32
   20c92:	f3ef 8411 	mrs	r4, BASEPRI
   20c96:	f383 8812 	msr	BASEPRI_MAX, r3
   20c9a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20c9e:	4825      	ldr	r0, [pc, #148]	; (20d34 <k_sched_lock+0xa8>)
   20ca0:	f7fe fc96 	bl	1f5d0 <z_spin_lock_valid>
   20ca4:	b960      	cbnz	r0, 20cc0 <k_sched_lock+0x34>
   20ca6:	2394      	movs	r3, #148	; 0x94
   20ca8:	4a23      	ldr	r2, [pc, #140]	; (20d38 <k_sched_lock+0xac>)
   20caa:	4924      	ldr	r1, [pc, #144]	; (20d3c <k_sched_lock+0xb0>)
   20cac:	4824      	ldr	r0, [pc, #144]	; (20d40 <k_sched_lock+0xb4>)
   20cae:	f003 feac 	bl	24a0a <assert_print>
   20cb2:	4920      	ldr	r1, [pc, #128]	; (20d34 <k_sched_lock+0xa8>)
   20cb4:	4823      	ldr	r0, [pc, #140]	; (20d44 <k_sched_lock+0xb8>)
   20cb6:	f003 fea8 	bl	24a0a <assert_print>
   20cba:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20cbc:	481e      	ldr	r0, [pc, #120]	; (20d38 <k_sched_lock+0xac>)
   20cbe:	e010      	b.n	20ce2 <k_sched_lock+0x56>
	z_spin_lock_set_owner(l);
   20cc0:	481c      	ldr	r0, [pc, #112]	; (20d34 <k_sched_lock+0xa8>)
   20cc2:	f7fe fca1 	bl	1f608 <z_spin_lock_set_owner>
   20cc6:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   20cca:	b163      	cbz	r3, 20ce6 <k_sched_lock+0x5a>
   20ccc:	491e      	ldr	r1, [pc, #120]	; (20d48 <k_sched_lock+0xbc>)
   20cce:	23fd      	movs	r3, #253	; 0xfd
   20cd0:	4a1e      	ldr	r2, [pc, #120]	; (20d4c <k_sched_lock+0xc0>)
   20cd2:	481b      	ldr	r0, [pc, #108]	; (20d40 <k_sched_lock+0xb4>)
   20cd4:	f003 fe99 	bl	24a0a <assert_print>
   20cd8:	481d      	ldr	r0, [pc, #116]	; (20d50 <k_sched_lock+0xc4>)
   20cda:	f003 fe96 	bl	24a0a <assert_print>
   20cde:	21fd      	movs	r1, #253	; 0xfd
   20ce0:	481a      	ldr	r0, [pc, #104]	; (20d4c <k_sched_lock+0xc0>)
   20ce2:	f003 fe8b 	bl	249fc <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
   20ce6:	4b1b      	ldr	r3, [pc, #108]	; (20d54 <k_sched_lock+0xc8>)
   20ce8:	689a      	ldr	r2, [r3, #8]
   20cea:	7bd3      	ldrb	r3, [r2, #15]
   20cec:	2b01      	cmp	r3, #1
   20cee:	d10a      	bne.n	20d06 <k_sched_lock+0x7a>
   20cf0:	4919      	ldr	r1, [pc, #100]	; (20d58 <k_sched_lock+0xcc>)
   20cf2:	23fe      	movs	r3, #254	; 0xfe
   20cf4:	4a15      	ldr	r2, [pc, #84]	; (20d4c <k_sched_lock+0xc0>)
   20cf6:	4812      	ldr	r0, [pc, #72]	; (20d40 <k_sched_lock+0xb4>)
   20cf8:	f003 fe87 	bl	24a0a <assert_print>
   20cfc:	4814      	ldr	r0, [pc, #80]	; (20d50 <k_sched_lock+0xc4>)
   20cfe:	f003 fe84 	bl	24a0a <assert_print>
   20d02:	21fe      	movs	r1, #254	; 0xfe
   20d04:	e7ec      	b.n	20ce0 <k_sched_lock+0x54>
	--_current->base.sched_locked;
   20d06:	3b01      	subs	r3, #1
   20d08:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20d0a:	480a      	ldr	r0, [pc, #40]	; (20d34 <k_sched_lock+0xa8>)
   20d0c:	f7fe fc6e 	bl	1f5ec <z_spin_unlock_valid>
   20d10:	b958      	cbnz	r0, 20d2a <k_sched_lock+0x9e>
   20d12:	23c2      	movs	r3, #194	; 0xc2
   20d14:	4a08      	ldr	r2, [pc, #32]	; (20d38 <k_sched_lock+0xac>)
   20d16:	4911      	ldr	r1, [pc, #68]	; (20d5c <k_sched_lock+0xd0>)
   20d18:	4809      	ldr	r0, [pc, #36]	; (20d40 <k_sched_lock+0xb4>)
   20d1a:	f003 fe76 	bl	24a0a <assert_print>
   20d1e:	4905      	ldr	r1, [pc, #20]	; (20d34 <k_sched_lock+0xa8>)
   20d20:	480f      	ldr	r0, [pc, #60]	; (20d60 <k_sched_lock+0xd4>)
   20d22:	f003 fe72 	bl	24a0a <assert_print>
   20d26:	21c2      	movs	r1, #194	; 0xc2
   20d28:	e7c8      	b.n	20cbc <k_sched_lock+0x30>
	__asm__ volatile(
   20d2a:	f384 8811 	msr	BASEPRI, r4
   20d2e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
   20d32:	bd10      	pop	{r4, pc}
   20d34:	200214a8 	.word	0x200214a8
   20d38:	0002c0a4 	.word	0x0002c0a4
   20d3c:	0002c0fd 	.word	0x0002c0fd
   20d40:	0002b3a9 	.word	0x0002b3a9
   20d44:	0002c112 	.word	0x0002c112
   20d48:	000303d6 	.word	0x000303d6
   20d4c:	000306ad 	.word	0x000306ad
   20d50:	0002eeaa 	.word	0x0002eeaa
   20d54:	20021460 	.word	0x20021460
   20d58:	000306d8 	.word	0x000306d8
   20d5c:	0002c0d1 	.word	0x0002c0d1
   20d60:	0002c0e8 	.word	0x0002c0e8

00020d64 <k_sched_unlock>:

void k_sched_unlock(void)
{
   20d64:	b510      	push	{r4, lr}
	__asm__ volatile(
   20d66:	f04f 0320 	mov.w	r3, #32
   20d6a:	f3ef 8411 	mrs	r4, BASEPRI
   20d6e:	f383 8812 	msr	BASEPRI_MAX, r3
   20d72:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20d76:	4829      	ldr	r0, [pc, #164]	; (20e1c <k_sched_unlock+0xb8>)
   20d78:	f7fe fc2a 	bl	1f5d0 <z_spin_lock_valid>
   20d7c:	b960      	cbnz	r0, 20d98 <k_sched_unlock+0x34>
   20d7e:	2394      	movs	r3, #148	; 0x94
   20d80:	4a27      	ldr	r2, [pc, #156]	; (20e20 <k_sched_unlock+0xbc>)
   20d82:	4928      	ldr	r1, [pc, #160]	; (20e24 <k_sched_unlock+0xc0>)
   20d84:	4828      	ldr	r0, [pc, #160]	; (20e28 <k_sched_unlock+0xc4>)
   20d86:	f003 fe40 	bl	24a0a <assert_print>
   20d8a:	4924      	ldr	r1, [pc, #144]	; (20e1c <k_sched_unlock+0xb8>)
   20d8c:	4827      	ldr	r0, [pc, #156]	; (20e2c <k_sched_unlock+0xc8>)
   20d8e:	f003 fe3c 	bl	24a0a <assert_print>
   20d92:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20d94:	4822      	ldr	r0, [pc, #136]	; (20e20 <k_sched_unlock+0xbc>)
   20d96:	e013      	b.n	20dc0 <k_sched_unlock+0x5c>
	z_spin_lock_set_owner(l);
   20d98:	4820      	ldr	r0, [pc, #128]	; (20e1c <k_sched_unlock+0xb8>)
   20d9a:	f7fe fc35 	bl	1f608 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		__ASSERT(_current->base.sched_locked != 0U, "");
   20d9e:	4b24      	ldr	r3, [pc, #144]	; (20e30 <k_sched_unlock+0xcc>)
   20da0:	689a      	ldr	r2, [r3, #8]
   20da2:	7bd3      	ldrb	r3, [r2, #15]
   20da4:	b973      	cbnz	r3, 20dc4 <k_sched_unlock+0x60>
   20da6:	4923      	ldr	r1, [pc, #140]	; (20e34 <k_sched_unlock+0xd0>)
   20da8:	f240 33e7 	movw	r3, #999	; 0x3e7
   20dac:	4a22      	ldr	r2, [pc, #136]	; (20e38 <k_sched_unlock+0xd4>)
   20dae:	481e      	ldr	r0, [pc, #120]	; (20e28 <k_sched_unlock+0xc4>)
   20db0:	f003 fe2b 	bl	24a0a <assert_print>
   20db4:	4821      	ldr	r0, [pc, #132]	; (20e3c <k_sched_unlock+0xd8>)
   20db6:	f003 fe28 	bl	24a0a <assert_print>
   20dba:	f240 31e7 	movw	r1, #999	; 0x3e7
   20dbe:	481e      	ldr	r0, [pc, #120]	; (20e38 <k_sched_unlock+0xd4>)
   20dc0:	f003 fe1c 	bl	249fc <assert_post_action>
   20dc4:	f3ef 8005 	mrs	r0, IPSR
		__ASSERT(!arch_is_in_isr(), "");
   20dc8:	b160      	cbz	r0, 20de4 <k_sched_unlock+0x80>
   20dca:	491d      	ldr	r1, [pc, #116]	; (20e40 <k_sched_unlock+0xdc>)
   20dcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   20dd0:	4a19      	ldr	r2, [pc, #100]	; (20e38 <k_sched_unlock+0xd4>)
   20dd2:	4815      	ldr	r0, [pc, #84]	; (20e28 <k_sched_unlock+0xc4>)
   20dd4:	f003 fe19 	bl	24a0a <assert_print>
   20dd8:	4818      	ldr	r0, [pc, #96]	; (20e3c <k_sched_unlock+0xd8>)
   20dda:	f003 fe16 	bl	24a0a <assert_print>
   20dde:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   20de2:	e7ec      	b.n	20dbe <k_sched_unlock+0x5a>

		++_current->base.sched_locked;
   20de4:	3301      	adds	r3, #1
   20de6:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
   20de8:	f7ff fd4e 	bl	20888 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20dec:	480b      	ldr	r0, [pc, #44]	; (20e1c <k_sched_unlock+0xb8>)
   20dee:	f7fe fbfd 	bl	1f5ec <z_spin_unlock_valid>
   20df2:	b958      	cbnz	r0, 20e0c <k_sched_unlock+0xa8>
   20df4:	23c2      	movs	r3, #194	; 0xc2
   20df6:	4a0a      	ldr	r2, [pc, #40]	; (20e20 <k_sched_unlock+0xbc>)
   20df8:	4912      	ldr	r1, [pc, #72]	; (20e44 <k_sched_unlock+0xe0>)
   20dfa:	480b      	ldr	r0, [pc, #44]	; (20e28 <k_sched_unlock+0xc4>)
   20dfc:	f003 fe05 	bl	24a0a <assert_print>
   20e00:	4906      	ldr	r1, [pc, #24]	; (20e1c <k_sched_unlock+0xb8>)
   20e02:	4811      	ldr	r0, [pc, #68]	; (20e48 <k_sched_unlock+0xe4>)
   20e04:	f003 fe01 	bl	24a0a <assert_print>
   20e08:	21c2      	movs	r1, #194	; 0xc2
   20e0a:	e7c3      	b.n	20d94 <k_sched_unlock+0x30>
	__asm__ volatile(
   20e0c:	f384 8811 	msr	BASEPRI, r4
   20e10:	f3bf 8f6f 	isb	sy
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
   20e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
   20e18:	f008 ba34 	b.w	29284 <z_reschedule_unlocked>
   20e1c:	200214a8 	.word	0x200214a8
   20e20:	0002c0a4 	.word	0x0002c0a4
   20e24:	0002c0fd 	.word	0x0002c0fd
   20e28:	0002b3a9 	.word	0x0002b3a9
   20e2c:	0002c112 	.word	0x0002c112
   20e30:	20021460 	.word	0x20021460
   20e34:	00030709 	.word	0x00030709
   20e38:	00030643 	.word	0x00030643
   20e3c:	0002eeaa 	.word	0x0002eeaa
   20e40:	000303d6 	.word	0x000303d6
   20e44:	0002c0d1 	.word	0x0002c0d1
   20e48:	0002c0e8 	.word	0x0002c0e8

00020e4c <z_priq_dumb_remove>:
#endif
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
   20e4c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   20e4e:	4b0b      	ldr	r3, [pc, #44]	; (20e7c <z_priq_dumb_remove+0x30>)
   20e50:	4299      	cmp	r1, r3
   20e52:	d10b      	bne.n	20e6c <z_priq_dumb_remove+0x20>
   20e54:	490a      	ldr	r1, [pc, #40]	; (20e80 <z_priq_dumb_remove+0x34>)
   20e56:	480b      	ldr	r0, [pc, #44]	; (20e84 <z_priq_dumb_remove+0x38>)
   20e58:	f240 4373 	movw	r3, #1139	; 0x473
   20e5c:	4a0a      	ldr	r2, [pc, #40]	; (20e88 <z_priq_dumb_remove+0x3c>)
   20e5e:	f003 fdd4 	bl	24a0a <assert_print>
   20e62:	f240 4173 	movw	r1, #1139	; 0x473
   20e66:	4808      	ldr	r0, [pc, #32]	; (20e88 <z_priq_dumb_remove+0x3c>)
   20e68:	f003 fdc8 	bl	249fc <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
   20e6c:	e9d1 3200 	ldrd	r3, r2, [r1]

	prev->next = next;
   20e70:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   20e72:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   20e74:	2300      	movs	r3, #0
	node->prev = NULL;
   20e76:	e9c1 3300 	strd	r3, r3, [r1]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
   20e7a:	bd08      	pop	{r3, pc}
   20e7c:	20009b68 	.word	0x20009b68
   20e80:	0003068c 	.word	0x0003068c
   20e84:	0002b3a9 	.word	0x0002b3a9
   20e88:	00030643 	.word	0x00030643

00020e8c <move_thread_to_end_of_prio_q>:
{
   20e8c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
   20e8e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   20e92:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   20e94:	2a00      	cmp	r2, #0
	return (thread->base.thread_state & state) != 0U;
   20e96:	7b43      	ldrb	r3, [r0, #13]
   20e98:	da06      	bge.n	20ea8 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   20e9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   20e9e:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   20ea0:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   20ea2:	481d      	ldr	r0, [pc, #116]	; (20f18 <move_thread_to_end_of_prio_q+0x8c>)
   20ea4:	f7ff ffd2 	bl	20e4c <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   20ea8:	7b63      	ldrb	r3, [r4, #13]
   20eaa:	f063 037f 	orn	r3, r3, #127	; 0x7f
   20eae:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   20eb0:	4b1a      	ldr	r3, [pc, #104]	; (20f1c <move_thread_to_end_of_prio_q+0x90>)
   20eb2:	429c      	cmp	r4, r3
   20eb4:	d109      	bne.n	20eca <move_thread_to_end_of_prio_q+0x3e>
   20eb6:	491a      	ldr	r1, [pc, #104]	; (20f20 <move_thread_to_end_of_prio_q+0x94>)
   20eb8:	481a      	ldr	r0, [pc, #104]	; (20f24 <move_thread_to_end_of_prio_q+0x98>)
   20eba:	23ba      	movs	r3, #186	; 0xba
   20ebc:	4a1a      	ldr	r2, [pc, #104]	; (20f28 <move_thread_to_end_of_prio_q+0x9c>)
   20ebe:	f003 fda4 	bl	24a0a <assert_print>
   20ec2:	21ba      	movs	r1, #186	; 0xba
   20ec4:	4818      	ldr	r0, [pc, #96]	; (20f28 <move_thread_to_end_of_prio_q+0x9c>)
   20ec6:	f003 fd99 	bl	249fc <assert_post_action>
	return list->head == list;
   20eca:	4a18      	ldr	r2, [pc, #96]	; (20f2c <move_thread_to_end_of_prio_q+0xa0>)
   20ecc:	4611      	mov	r1, r2
   20ece:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return (node == list->tail) ? NULL : node->next;
   20ed2:	6a50      	ldr	r0, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   20ed4:	428b      	cmp	r3, r1
   20ed6:	bf08      	it	eq
   20ed8:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   20eda:	b923      	cbnz	r3, 20ee6 <move_thread_to_end_of_prio_q+0x5a>
	node->prev = tail;
   20edc:	e9c4 1000 	strd	r1, r0, [r4]
	tail->next = node;
   20ee0:	6004      	str	r4, [r0, #0]
	list->tail = node;
   20ee2:	6254      	str	r4, [r2, #36]	; 0x24
}
   20ee4:	e00c      	b.n	20f00 <move_thread_to_end_of_prio_q+0x74>
	int32_t b1 = thread_1->base.prio;
   20ee6:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   20eea:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
   20eee:	42b5      	cmp	r5, r6
   20ef0:	d00e      	beq.n	20f10 <move_thread_to_end_of_prio_q+0x84>
		if (z_sched_prio_cmp(thread, t) > 0) {
   20ef2:	42ae      	cmp	r6, r5
   20ef4:	dd0c      	ble.n	20f10 <move_thread_to_end_of_prio_q+0x84>
	sys_dnode_t *const prev = successor->prev;
   20ef6:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
   20ef8:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
   20efc:	600c      	str	r4, [r1, #0]
	successor->prev = node;
   20efe:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
   20f00:	6890      	ldr	r0, [r2, #8]
   20f02:	1b03      	subs	r3, r0, r4
   20f04:	4258      	negs	r0, r3
   20f06:	4158      	adcs	r0, r3
}
   20f08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
   20f0c:	f7ff bcbc 	b.w	20888 <update_cache>
	return (node == list->tail) ? NULL : node->next;
   20f10:	4298      	cmp	r0, r3
   20f12:	d0e3      	beq.n	20edc <move_thread_to_end_of_prio_q+0x50>
   20f14:	681b      	ldr	r3, [r3, #0]
   20f16:	e7e0      	b.n	20eda <move_thread_to_end_of_prio_q+0x4e>
   20f18:	20021480 	.word	0x20021480
   20f1c:	20009b68 	.word	0x20009b68
   20f20:	0003068c 	.word	0x0003068c
   20f24:	0002b3a9 	.word	0x0002b3a9
   20f28:	00030643 	.word	0x00030643
   20f2c:	20021460 	.word	0x20021460

00020f30 <z_time_slice>:
{
   20f30:	b570      	push	{r4, r5, r6, lr}
   20f32:	4605      	mov	r5, r0
	__asm__ volatile(
   20f34:	f04f 0320 	mov.w	r3, #32
   20f38:	f3ef 8611 	mrs	r6, BASEPRI
   20f3c:	f383 8812 	msr	BASEPRI_MAX, r3
   20f40:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20f44:	4829      	ldr	r0, [pc, #164]	; (20fec <z_time_slice+0xbc>)
   20f46:	f7fe fb43 	bl	1f5d0 <z_spin_lock_valid>
   20f4a:	b968      	cbnz	r0, 20f68 <z_time_slice+0x38>
   20f4c:	2394      	movs	r3, #148	; 0x94
   20f4e:	4a28      	ldr	r2, [pc, #160]	; (20ff0 <z_time_slice+0xc0>)
   20f50:	4928      	ldr	r1, [pc, #160]	; (20ff4 <z_time_slice+0xc4>)
   20f52:	4829      	ldr	r0, [pc, #164]	; (20ff8 <z_time_slice+0xc8>)
   20f54:	f003 fd59 	bl	24a0a <assert_print>
   20f58:	4924      	ldr	r1, [pc, #144]	; (20fec <z_time_slice+0xbc>)
   20f5a:	4828      	ldr	r0, [pc, #160]	; (20ffc <z_time_slice+0xcc>)
   20f5c:	f003 fd55 	bl	24a0a <assert_print>
   20f60:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20f62:	4823      	ldr	r0, [pc, #140]	; (20ff0 <z_time_slice+0xc0>)
   20f64:	f003 fd4a 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   20f68:	4820      	ldr	r0, [pc, #128]	; (20fec <z_time_slice+0xbc>)
   20f6a:	f7fe fb4d 	bl	1f608 <z_spin_lock_set_owner>
	if (pending_current == _current) {
   20f6e:	4b24      	ldr	r3, [pc, #144]	; (21000 <z_time_slice+0xd0>)
   20f70:	4a24      	ldr	r2, [pc, #144]	; (21004 <z_time_slice+0xd4>)
   20f72:	689c      	ldr	r4, [r3, #8]
   20f74:	6811      	ldr	r1, [r2, #0]
   20f76:	428c      	cmp	r4, r1
   20f78:	d112      	bne.n	20fa0 <z_time_slice+0x70>
		z_reset_time_slice(_current);
   20f7a:	4620      	mov	r0, r4
   20f7c:	f7ff fc70 	bl	20860 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20f80:	481a      	ldr	r0, [pc, #104]	; (20fec <z_time_slice+0xbc>)
   20f82:	f7fe fb33 	bl	1f5ec <z_spin_unlock_valid>
   20f86:	bb58      	cbnz	r0, 20fe0 <z_time_slice+0xb0>
   20f88:	23c2      	movs	r3, #194	; 0xc2
   20f8a:	4a19      	ldr	r2, [pc, #100]	; (20ff0 <z_time_slice+0xc0>)
   20f8c:	491e      	ldr	r1, [pc, #120]	; (21008 <z_time_slice+0xd8>)
   20f8e:	481a      	ldr	r0, [pc, #104]	; (20ff8 <z_time_slice+0xc8>)
   20f90:	f003 fd3b 	bl	24a0a <assert_print>
   20f94:	4915      	ldr	r1, [pc, #84]	; (20fec <z_time_slice+0xbc>)
   20f96:	481d      	ldr	r0, [pc, #116]	; (2100c <z_time_slice+0xdc>)
   20f98:	f003 fd37 	bl	24a0a <assert_print>
   20f9c:	21c2      	movs	r1, #194	; 0xc2
   20f9e:	e7e0      	b.n	20f62 <z_time_slice+0x32>
	pending_current = NULL;
   20fa0:	2100      	movs	r1, #0
   20fa2:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
   20fa4:	4a1a      	ldr	r2, [pc, #104]	; (21010 <z_time_slice+0xe0>)
	if (slice_time(_current) && sliceable(_current)) {
   20fa6:	6812      	ldr	r2, [r2, #0]
   20fa8:	b1c2      	cbz	r2, 20fdc <z_time_slice+0xac>
		&& !z_is_idle_thread_object(thread);
   20faa:	89e2      	ldrh	r2, [r4, #14]
   20fac:	2a7f      	cmp	r2, #127	; 0x7f
   20fae:	d815      	bhi.n	20fdc <z_time_slice+0xac>
		&& !z_is_thread_prevented_from_running(thread)
   20fb0:	7b62      	ldrb	r2, [r4, #13]
   20fb2:	06d2      	lsls	r2, r2, #27
   20fb4:	d112      	bne.n	20fdc <z_time_slice+0xac>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
   20fb6:	4a17      	ldr	r2, [pc, #92]	; (21014 <z_time_slice+0xe4>)
   20fb8:	f994 100e 	ldrsb.w	r1, [r4, #14]
   20fbc:	6812      	ldr	r2, [r2, #0]
   20fbe:	4291      	cmp	r1, r2
   20fc0:	db0c      	blt.n	20fdc <z_time_slice+0xac>
		&& !z_is_idle_thread_object(thread);
   20fc2:	4a15      	ldr	r2, [pc, #84]	; (21018 <z_time_slice+0xe8>)
   20fc4:	4294      	cmp	r4, r2
   20fc6:	d009      	beq.n	20fdc <z_time_slice+0xac>
		if (ticks >= _current_cpu->slice_ticks) {
   20fc8:	691a      	ldr	r2, [r3, #16]
   20fca:	42aa      	cmp	r2, r5
   20fcc:	dc03      	bgt.n	20fd6 <z_time_slice+0xa6>
		move_thread_to_end_of_prio_q(curr);
   20fce:	4620      	mov	r0, r4
   20fd0:	f7ff ff5c 	bl	20e8c <move_thread_to_end_of_prio_q>
	z_reset_time_slice(curr);
   20fd4:	e7d1      	b.n	20f7a <z_time_slice+0x4a>
			_current_cpu->slice_ticks -= ticks;
   20fd6:	1b52      	subs	r2, r2, r5
		_current_cpu->slice_ticks = 0;
   20fd8:	611a      	str	r2, [r3, #16]
   20fda:	e7d1      	b.n	20f80 <z_time_slice+0x50>
   20fdc:	2200      	movs	r2, #0
   20fde:	e7fb      	b.n	20fd8 <z_time_slice+0xa8>
	__asm__ volatile(
   20fe0:	f386 8811 	msr	BASEPRI, r6
   20fe4:	f3bf 8f6f 	isb	sy
}
   20fe8:	bd70      	pop	{r4, r5, r6, pc}
   20fea:	bf00      	nop
   20fec:	200214a8 	.word	0x200214a8
   20ff0:	0002c0a4 	.word	0x0002c0a4
   20ff4:	0002c0fd 	.word	0x0002c0fd
   20ff8:	0002b3a9 	.word	0x0002b3a9
   20ffc:	0002c112 	.word	0x0002c112
   21000:	20021460 	.word	0x20021460
   21004:	2002149c 	.word	0x2002149c
   21008:	0002c0d1 	.word	0x0002c0d1
   2100c:	0002c0e8 	.word	0x0002c0e8
   21010:	200214a4 	.word	0x200214a4
   21014:	200214a0 	.word	0x200214a0
   21018:	20009b68 	.word	0x20009b68

0002101c <unready_thread>:
{
   2101c:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
   2101e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   21022:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   21024:	2a00      	cmp	r2, #0
   21026:	7b43      	ldrb	r3, [r0, #13]
   21028:	da06      	bge.n	21038 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2102a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   2102e:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21030:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21032:	4806      	ldr	r0, [pc, #24]	; (2104c <unready_thread+0x30>)
   21034:	f7ff ff0a 	bl	20e4c <z_priq_dumb_remove>
	update_cache(thread == _current);
   21038:	4b05      	ldr	r3, [pc, #20]	; (21050 <unready_thread+0x34>)
   2103a:	6898      	ldr	r0, [r3, #8]
   2103c:	1b03      	subs	r3, r0, r4
   2103e:	4258      	negs	r0, r3
   21040:	4158      	adcs	r0, r3
}
   21042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
   21046:	f7ff bc1f 	b.w	20888 <update_cache>
   2104a:	bf00      	nop
   2104c:	20021480 	.word	0x20021480
   21050:	20021460 	.word	0x20021460

00021054 <add_to_waitq_locked>:
{
   21054:	b538      	push	{r3, r4, r5, lr}
   21056:	4604      	mov	r4, r0
   21058:	460d      	mov	r5, r1
	unready_thread(thread);
   2105a:	f7ff ffdf 	bl	2101c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   2105e:	7b63      	ldrb	r3, [r4, #13]
   21060:	f043 0302 	orr.w	r3, r3, #2
   21064:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
   21066:	b34d      	cbz	r5, 210bc <add_to_waitq_locked+0x68>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21068:	4b15      	ldr	r3, [pc, #84]	; (210c0 <add_to_waitq_locked+0x6c>)
		thread->base.pended_on = wait_q;
   2106a:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   2106c:	429c      	cmp	r4, r3
   2106e:	d109      	bne.n	21084 <add_to_waitq_locked+0x30>
   21070:	4914      	ldr	r1, [pc, #80]	; (210c4 <add_to_waitq_locked+0x70>)
   21072:	4815      	ldr	r0, [pc, #84]	; (210c8 <add_to_waitq_locked+0x74>)
   21074:	23ba      	movs	r3, #186	; 0xba
   21076:	4a15      	ldr	r2, [pc, #84]	; (210cc <add_to_waitq_locked+0x78>)
   21078:	f003 fcc7 	bl	24a0a <assert_print>
   2107c:	21ba      	movs	r1, #186	; 0xba
   2107e:	4813      	ldr	r0, [pc, #76]	; (210cc <add_to_waitq_locked+0x78>)
   21080:	f003 fcbc 	bl	249fc <assert_post_action>
	return list->head == list;
   21084:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21086:	429d      	cmp	r5, r3
   21088:	d109      	bne.n	2109e <add_to_waitq_locked+0x4a>
	sys_dnode_t *const tail = list->tail;
   2108a:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
   2108c:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
   21090:	601c      	str	r4, [r3, #0]
	list->tail = node;
   21092:	606c      	str	r4, [r5, #4]
}
   21094:	e012      	b.n	210bc <add_to_waitq_locked+0x68>
	return (node == list->tail) ? NULL : node->next;
   21096:	686a      	ldr	r2, [r5, #4]
   21098:	4293      	cmp	r3, r2
   2109a:	d0f6      	beq.n	2108a <add_to_waitq_locked+0x36>
   2109c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   2109e:	2b00      	cmp	r3, #0
   210a0:	d0f3      	beq.n	2108a <add_to_waitq_locked+0x36>
	int32_t b1 = thread_1->base.prio;
   210a2:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   210a6:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
   210aa:	428a      	cmp	r2, r1
   210ac:	d0f3      	beq.n	21096 <add_to_waitq_locked+0x42>
		if (z_sched_prio_cmp(thread, t) > 0) {
   210ae:	4291      	cmp	r1, r2
   210b0:	ddf1      	ble.n	21096 <add_to_waitq_locked+0x42>
	sys_dnode_t *const prev = successor->prev;
   210b2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   210b4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   210b8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   210ba:	605c      	str	r4, [r3, #4]
}
   210bc:	bd38      	pop	{r3, r4, r5, pc}
   210be:	bf00      	nop
   210c0:	20009b68 	.word	0x20009b68
   210c4:	0003068c 	.word	0x0003068c
   210c8:	0002b3a9 	.word	0x0002b3a9
   210cc:	00030643 	.word	0x00030643

000210d0 <pend_locked>:
{
   210d0:	b570      	push	{r4, r5, r6, lr}
   210d2:	4615      	mov	r5, r2
   210d4:	461c      	mov	r4, r3
   210d6:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
   210d8:	f7ff ffbc 	bl	21054 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   210dc:	f1b4 3fff 	cmp.w	r4, #4294967295
   210e0:	bf08      	it	eq
   210e2:	f1b5 3fff 	cmpeq.w	r5, #4294967295
   210e6:	d008      	beq.n	210fa <pend_locked+0x2a>
   210e8:	462a      	mov	r2, r5
   210ea:	4623      	mov	r3, r4
   210ec:	f106 0018 	add.w	r0, r6, #24
   210f0:	4902      	ldr	r1, [pc, #8]	; (210fc <pend_locked+0x2c>)
}
   210f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   210f6:	f000 bdf1 	b.w	21cdc <z_add_timeout>
   210fa:	bd70      	pop	{r4, r5, r6, pc}
   210fc:	000214b5 	.word	0x000214b5

00021100 <z_pend_curr>:
{
   21100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   21104:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
	pending_current = _current;
   21108:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 211c0 <z_pend_curr+0xc0>
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   2110c:	4c2d      	ldr	r4, [pc, #180]	; (211c4 <z_pend_curr+0xc4>)
{
   2110e:	4617      	mov	r7, r2
	pending_current = _current;
   21110:	4b2d      	ldr	r3, [pc, #180]	; (211c8 <z_pend_curr+0xc8>)
   21112:	f8da 2008 	ldr.w	r2, [sl, #8]
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   21116:	42a0      	cmp	r0, r4
{
   21118:	4605      	mov	r5, r0
   2111a:	460e      	mov	r6, r1
	pending_current = _current;
   2111c:	601a      	str	r2, [r3, #0]
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   2111e:	d10b      	bne.n	21138 <z_pend_curr+0x38>
   21120:	492a      	ldr	r1, [pc, #168]	; (211cc <z_pend_curr+0xcc>)
   21122:	482b      	ldr	r0, [pc, #172]	; (211d0 <z_pend_curr+0xd0>)
   21124:	f240 334e 	movw	r3, #846	; 0x34e
   21128:	4a2a      	ldr	r2, [pc, #168]	; (211d4 <z_pend_curr+0xd4>)
   2112a:	f003 fc6e 	bl	24a0a <assert_print>
   2112e:	f240 314e 	movw	r1, #846	; 0x34e
   21132:	4828      	ldr	r0, [pc, #160]	; (211d4 <z_pend_curr+0xd4>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21134:	f003 fc62 	bl	249fc <assert_post_action>
	__asm__ volatile(
   21138:	f04f 0220 	mov.w	r2, #32
   2113c:	f3ef 8311 	mrs	r3, BASEPRI
   21140:	f382 8812 	msr	BASEPRI_MAX, r2
   21144:	f3bf 8f6f 	isb	sy
   21148:	4620      	mov	r0, r4
   2114a:	f7fe fa41 	bl	1f5d0 <z_spin_lock_valid>
   2114e:	b960      	cbnz	r0, 2116a <z_pend_curr+0x6a>
   21150:	2394      	movs	r3, #148	; 0x94
   21152:	4a21      	ldr	r2, [pc, #132]	; (211d8 <z_pend_curr+0xd8>)
   21154:	4921      	ldr	r1, [pc, #132]	; (211dc <z_pend_curr+0xdc>)
   21156:	481e      	ldr	r0, [pc, #120]	; (211d0 <z_pend_curr+0xd0>)
   21158:	f003 fc57 	bl	24a0a <assert_print>
   2115c:	4621      	mov	r1, r4
   2115e:	4820      	ldr	r0, [pc, #128]	; (211e0 <z_pend_curr+0xe0>)
   21160:	f003 fc53 	bl	24a0a <assert_print>
   21164:	2194      	movs	r1, #148	; 0x94
   21166:	481c      	ldr	r0, [pc, #112]	; (211d8 <z_pend_curr+0xd8>)
   21168:	e7e4      	b.n	21134 <z_pend_curr+0x34>
	z_spin_lock_set_owner(l);
   2116a:	4620      	mov	r0, r4
   2116c:	f7fe fa4c 	bl	1f608 <z_spin_lock_set_owner>
	pend_locked(_current, wait_q, timeout);
   21170:	f8da 0008 	ldr.w	r0, [sl, #8]
   21174:	4642      	mov	r2, r8
   21176:	464b      	mov	r3, r9
   21178:	4639      	mov	r1, r7
   2117a:	f7ff ffa9 	bl	210d0 <pend_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2117e:	4628      	mov	r0, r5
   21180:	f7fe fa34 	bl	1f5ec <z_spin_unlock_valid>
   21184:	b958      	cbnz	r0, 2119e <z_pend_curr+0x9e>
   21186:	4917      	ldr	r1, [pc, #92]	; (211e4 <z_pend_curr+0xe4>)
   21188:	23e1      	movs	r3, #225	; 0xe1
   2118a:	4a13      	ldr	r2, [pc, #76]	; (211d8 <z_pend_curr+0xd8>)
   2118c:	4810      	ldr	r0, [pc, #64]	; (211d0 <z_pend_curr+0xd0>)
   2118e:	f003 fc3c 	bl	24a0a <assert_print>
   21192:	4629      	mov	r1, r5
   21194:	4814      	ldr	r0, [pc, #80]	; (211e8 <z_pend_curr+0xe8>)
   21196:	f003 fc38 	bl	24a0a <assert_print>
   2119a:	21e1      	movs	r1, #225	; 0xe1
   2119c:	e7e3      	b.n	21166 <z_pend_curr+0x66>
   2119e:	4620      	mov	r0, r4
   211a0:	f7fe fa24 	bl	1f5ec <z_spin_unlock_valid>
   211a4:	b938      	cbnz	r0, 211b6 <z_pend_curr+0xb6>
   211a6:	490f      	ldr	r1, [pc, #60]	; (211e4 <z_pend_curr+0xe4>)
   211a8:	23e1      	movs	r3, #225	; 0xe1
   211aa:	4a0b      	ldr	r2, [pc, #44]	; (211d8 <z_pend_curr+0xd8>)
   211ac:	4808      	ldr	r0, [pc, #32]	; (211d0 <z_pend_curr+0xd0>)
   211ae:	f003 fc2c 	bl	24a0a <assert_print>
   211b2:	4621      	mov	r1, r4
   211b4:	e7ee      	b.n	21194 <z_pend_curr+0x94>
   211b6:	4630      	mov	r0, r6
}
   211b8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   211bc:	f7ee beba 	b.w	ff34 <arch_swap>
   211c0:	20021460 	.word	0x20021460
   211c4:	200214a8 	.word	0x200214a8
   211c8:	2002149c 	.word	0x2002149c
   211cc:	0003073a 	.word	0x0003073a
   211d0:	0002b3a9 	.word	0x0002b3a9
   211d4:	00030643 	.word	0x00030643
   211d8:	0002c0a4 	.word	0x0002c0a4
   211dc:	0002c0fd 	.word	0x0002c0fd
   211e0:	0002c112 	.word	0x0002c112
   211e4:	0002c0d1 	.word	0x0002c0d1
   211e8:	0002c0e8 	.word	0x0002c0e8

000211ec <z_set_prio>:
{
   211ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   211f0:	4604      	mov	r4, r0
   211f2:	460e      	mov	r6, r1
   211f4:	f04f 0320 	mov.w	r3, #32
   211f8:	f3ef 8911 	mrs	r9, BASEPRI
   211fc:	f383 8812 	msr	BASEPRI_MAX, r3
   21200:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21204:	4837      	ldr	r0, [pc, #220]	; (212e4 <z_set_prio+0xf8>)
   21206:	f7fe f9e3 	bl	1f5d0 <z_spin_lock_valid>
   2120a:	4607      	mov	r7, r0
   2120c:	b960      	cbnz	r0, 21228 <z_set_prio+0x3c>
   2120e:	2394      	movs	r3, #148	; 0x94
   21210:	4a35      	ldr	r2, [pc, #212]	; (212e8 <z_set_prio+0xfc>)
   21212:	4936      	ldr	r1, [pc, #216]	; (212ec <z_set_prio+0x100>)
   21214:	4836      	ldr	r0, [pc, #216]	; (212f0 <z_set_prio+0x104>)
   21216:	f003 fbf8 	bl	24a0a <assert_print>
   2121a:	4932      	ldr	r1, [pc, #200]	; (212e4 <z_set_prio+0xf8>)
   2121c:	4835      	ldr	r0, [pc, #212]	; (212f4 <z_set_prio+0x108>)
   2121e:	f003 fbf4 	bl	24a0a <assert_print>
   21222:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21224:	4830      	ldr	r0, [pc, #192]	; (212e8 <z_set_prio+0xfc>)
   21226:	e021      	b.n	2126c <z_set_prio+0x80>
	z_spin_lock_set_owner(l);
   21228:	482e      	ldr	r0, [pc, #184]	; (212e4 <z_set_prio+0xf8>)
   2122a:	f7fe f9ed 	bl	1f608 <z_spin_lock_set_owner>
	uint8_t state = thread->base.thread_state;
   2122e:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   21230:	b276      	sxtb	r6, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   21232:	06da      	lsls	r2, r3, #27
   21234:	d11c      	bne.n	21270 <z_set_prio+0x84>
	return node->next != NULL;
   21236:	69a5      	ldr	r5, [r4, #24]
   21238:	b9d5      	cbnz	r5, 21270 <z_set_prio+0x84>
	_priq_run_remove(thread_runq(thread), thread);
   2123a:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 212f8 <z_set_prio+0x10c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2123e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   21242:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21244:	4621      	mov	r1, r4
   21246:	4640      	mov	r0, r8
   21248:	f7ff fe00 	bl	20e4c <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   2124c:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   2124e:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
   21250:	f063 037f 	orn	r3, r3, #127	; 0x7f
   21254:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21256:	4b29      	ldr	r3, [pc, #164]	; (212fc <z_set_prio+0x110>)
   21258:	429c      	cmp	r4, r3
   2125a:	d11b      	bne.n	21294 <z_set_prio+0xa8>
   2125c:	4928      	ldr	r1, [pc, #160]	; (21300 <z_set_prio+0x114>)
   2125e:	4824      	ldr	r0, [pc, #144]	; (212f0 <z_set_prio+0x104>)
   21260:	23ba      	movs	r3, #186	; 0xba
   21262:	4a28      	ldr	r2, [pc, #160]	; (21304 <z_set_prio+0x118>)
   21264:	f003 fbd1 	bl	24a0a <assert_print>
   21268:	21ba      	movs	r1, #186	; 0xba
   2126a:	4826      	ldr	r0, [pc, #152]	; (21304 <z_set_prio+0x118>)
   2126c:	f003 fbc6 	bl	249fc <assert_post_action>
   21270:	2700      	movs	r7, #0
			thread->base.prio = prio;
   21272:	73a6      	strb	r6, [r4, #14]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21274:	481b      	ldr	r0, [pc, #108]	; (212e4 <z_set_prio+0xf8>)
   21276:	f7fe f9b9 	bl	1f5ec <z_spin_unlock_valid>
   2127a:	bb58      	cbnz	r0, 212d4 <z_set_prio+0xe8>
   2127c:	23c2      	movs	r3, #194	; 0xc2
   2127e:	4a1a      	ldr	r2, [pc, #104]	; (212e8 <z_set_prio+0xfc>)
   21280:	4921      	ldr	r1, [pc, #132]	; (21308 <z_set_prio+0x11c>)
   21282:	481b      	ldr	r0, [pc, #108]	; (212f0 <z_set_prio+0x104>)
   21284:	f003 fbc1 	bl	24a0a <assert_print>
   21288:	4916      	ldr	r1, [pc, #88]	; (212e4 <z_set_prio+0xf8>)
   2128a:	4820      	ldr	r0, [pc, #128]	; (2130c <z_set_prio+0x120>)
   2128c:	f003 fbbd 	bl	24a0a <assert_print>
   21290:	21c2      	movs	r1, #194	; 0xc2
   21292:	e7c7      	b.n	21224 <z_set_prio+0x38>
	return list->head == list;
   21294:	4643      	mov	r3, r8
   21296:	f853 2920 	ldr.w	r2, [r3], #-32
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2129a:	4542      	cmp	r2, r8
   2129c:	bf18      	it	ne
   2129e:	4615      	movne	r5, r2
	return (node == list->tail) ? NULL : node->next;
   212a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   212a2:	b925      	cbnz	r5, 212ae <z_set_prio+0xc2>
	node->prev = tail;
   212a4:	e9c4 8200 	strd	r8, r2, [r4]
	tail->next = node;
   212a8:	6014      	str	r4, [r2, #0]
	list->tail = node;
   212aa:	625c      	str	r4, [r3, #36]	; 0x24
}
   212ac:	e00a      	b.n	212c4 <z_set_prio+0xd8>
	int32_t b2 = thread_2->base.prio;
   212ae:	f995 100e 	ldrsb.w	r1, [r5, #14]
	if (b1 != b2) {
   212b2:	428e      	cmp	r6, r1
   212b4:	d00a      	beq.n	212cc <z_set_prio+0xe0>
		if (z_sched_prio_cmp(thread, t) > 0) {
   212b6:	42b1      	cmp	r1, r6
   212b8:	dd08      	ble.n	212cc <z_set_prio+0xe0>
	sys_dnode_t *const prev = successor->prev;
   212ba:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
   212bc:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
   212c0:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   212c2:	606c      	str	r4, [r5, #4]
			update_cache(1);
   212c4:	2001      	movs	r0, #1
   212c6:	f7ff fadf 	bl	20888 <update_cache>
   212ca:	e7d3      	b.n	21274 <z_set_prio+0x88>
	return (node == list->tail) ? NULL : node->next;
   212cc:	42aa      	cmp	r2, r5
   212ce:	d0e9      	beq.n	212a4 <z_set_prio+0xb8>
   212d0:	682d      	ldr	r5, [r5, #0]
   212d2:	e7e6      	b.n	212a2 <z_set_prio+0xb6>
	__asm__ volatile(
   212d4:	f389 8811 	msr	BASEPRI, r9
   212d8:	f3bf 8f6f 	isb	sy
}
   212dc:	4638      	mov	r0, r7
   212de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   212e2:	bf00      	nop
   212e4:	200214a8 	.word	0x200214a8
   212e8:	0002c0a4 	.word	0x0002c0a4
   212ec:	0002c0fd 	.word	0x0002c0fd
   212f0:	0002b3a9 	.word	0x0002b3a9
   212f4:	0002c112 	.word	0x0002c112
   212f8:	20021480 	.word	0x20021480
   212fc:	20009b68 	.word	0x20009b68
   21300:	0003068c 	.word	0x0003068c
   21304:	00030643 	.word	0x00030643
   21308:	0002c0d1 	.word	0x0002c0d1
   2130c:	0002c0e8 	.word	0x0002c0e8

00021310 <z_impl_k_thread_suspend>:
{
   21310:	b570      	push	{r4, r5, r6, lr}
   21312:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   21314:	3018      	adds	r0, #24
   21316:	f000 fda7 	bl	21e68 <z_abort_timeout>
	__asm__ volatile(
   2131a:	f04f 0320 	mov.w	r3, #32
   2131e:	f3ef 8611 	mrs	r6, BASEPRI
   21322:	f383 8812 	msr	BASEPRI_MAX, r3
   21326:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2132a:	4824      	ldr	r0, [pc, #144]	; (213bc <z_impl_k_thread_suspend+0xac>)
   2132c:	f7fe f950 	bl	1f5d0 <z_spin_lock_valid>
   21330:	b968      	cbnz	r0, 2134e <z_impl_k_thread_suspend+0x3e>
   21332:	2394      	movs	r3, #148	; 0x94
   21334:	4a22      	ldr	r2, [pc, #136]	; (213c0 <z_impl_k_thread_suspend+0xb0>)
   21336:	4923      	ldr	r1, [pc, #140]	; (213c4 <z_impl_k_thread_suspend+0xb4>)
   21338:	4823      	ldr	r0, [pc, #140]	; (213c8 <z_impl_k_thread_suspend+0xb8>)
   2133a:	f003 fb66 	bl	24a0a <assert_print>
   2133e:	491f      	ldr	r1, [pc, #124]	; (213bc <z_impl_k_thread_suspend+0xac>)
   21340:	4822      	ldr	r0, [pc, #136]	; (213cc <z_impl_k_thread_suspend+0xbc>)
   21342:	f003 fb62 	bl	24a0a <assert_print>
   21346:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21348:	481d      	ldr	r0, [pc, #116]	; (213c0 <z_impl_k_thread_suspend+0xb0>)
   2134a:	f003 fb57 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   2134e:	481b      	ldr	r0, [pc, #108]	; (213bc <z_impl_k_thread_suspend+0xac>)
   21350:	f7fe f95a 	bl	1f608 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
   21354:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
   21358:	7b63      	ldrb	r3, [r4, #13]
   2135a:	2a00      	cmp	r2, #0
   2135c:	da06      	bge.n	2136c <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2135e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   21362:	4621      	mov	r1, r4
   21364:	481a      	ldr	r0, [pc, #104]	; (213d0 <z_impl_k_thread_suspend+0xc0>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21366:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21368:	f7ff fd70 	bl	20e4c <z_priq_dumb_remove>
		update_cache(thread == _current);
   2136c:	4d19      	ldr	r5, [pc, #100]	; (213d4 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   2136e:	7b63      	ldrb	r3, [r4, #13]
   21370:	68a8      	ldr	r0, [r5, #8]
   21372:	f043 0310 	orr.w	r3, r3, #16
   21376:	7363      	strb	r3, [r4, #13]
   21378:	1b03      	subs	r3, r0, r4
   2137a:	4258      	negs	r0, r3
   2137c:	4158      	adcs	r0, r3
   2137e:	f7ff fa83 	bl	20888 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21382:	480e      	ldr	r0, [pc, #56]	; (213bc <z_impl_k_thread_suspend+0xac>)
   21384:	f7fe f932 	bl	1f5ec <z_spin_unlock_valid>
   21388:	b958      	cbnz	r0, 213a2 <z_impl_k_thread_suspend+0x92>
   2138a:	23c2      	movs	r3, #194	; 0xc2
   2138c:	4a0c      	ldr	r2, [pc, #48]	; (213c0 <z_impl_k_thread_suspend+0xb0>)
   2138e:	4912      	ldr	r1, [pc, #72]	; (213d8 <z_impl_k_thread_suspend+0xc8>)
   21390:	480d      	ldr	r0, [pc, #52]	; (213c8 <z_impl_k_thread_suspend+0xb8>)
   21392:	f003 fb3a 	bl	24a0a <assert_print>
   21396:	4909      	ldr	r1, [pc, #36]	; (213bc <z_impl_k_thread_suspend+0xac>)
   21398:	4810      	ldr	r0, [pc, #64]	; (213dc <z_impl_k_thread_suspend+0xcc>)
   2139a:	f003 fb36 	bl	24a0a <assert_print>
   2139e:	21c2      	movs	r1, #194	; 0xc2
   213a0:	e7d2      	b.n	21348 <z_impl_k_thread_suspend+0x38>
	__asm__ volatile(
   213a2:	f386 8811 	msr	BASEPRI, r6
   213a6:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
   213aa:	68ab      	ldr	r3, [r5, #8]
   213ac:	42a3      	cmp	r3, r4
   213ae:	d103      	bne.n	213b8 <z_impl_k_thread_suspend+0xa8>
}
   213b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
   213b4:	f007 bf66 	b.w	29284 <z_reschedule_unlocked>
}
   213b8:	bd70      	pop	{r4, r5, r6, pc}
   213ba:	bf00      	nop
   213bc:	200214a8 	.word	0x200214a8
   213c0:	0002c0a4 	.word	0x0002c0a4
   213c4:	0002c0fd 	.word	0x0002c0fd
   213c8:	0002b3a9 	.word	0x0002b3a9
   213cc:	0002c112 	.word	0x0002c112
   213d0:	20021480 	.word	0x20021480
   213d4:	20021460 	.word	0x20021460
   213d8:	0002c0d1 	.word	0x0002c0d1
   213dc:	0002c0e8 	.word	0x0002c0e8

000213e0 <unpend_thread_no_timeout>:
{
   213e0:	b510      	push	{r4, lr}
   213e2:	4604      	mov	r4, r0
   213e4:	6880      	ldr	r0, [r0, #8]
	__ASSERT_NO_MSG(thread->base.pended_on);
   213e6:	b958      	cbnz	r0, 21400 <unpend_thread_no_timeout+0x20>
   213e8:	490a      	ldr	r1, [pc, #40]	; (21414 <unpend_thread_no_timeout+0x34>)
   213ea:	480b      	ldr	r0, [pc, #44]	; (21418 <unpend_thread_no_timeout+0x38>)
   213ec:	f240 23d6 	movw	r3, #726	; 0x2d6
   213f0:	4a0a      	ldr	r2, [pc, #40]	; (2141c <unpend_thread_no_timeout+0x3c>)
   213f2:	f003 fb0a 	bl	24a0a <assert_print>
   213f6:	f240 21d6 	movw	r1, #726	; 0x2d6
   213fa:	4808      	ldr	r0, [pc, #32]	; (2141c <unpend_thread_no_timeout+0x3c>)
   213fc:	f003 fafe 	bl	249fc <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   21400:	4621      	mov	r1, r4
   21402:	f7ff fd23 	bl	20e4c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   21406:	7b63      	ldrb	r3, [r4, #13]
   21408:	f023 0302 	bic.w	r3, r3, #2
   2140c:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   2140e:	2300      	movs	r3, #0
   21410:	60a3      	str	r3, [r4, #8]
}
   21412:	bd10      	pop	{r4, pc}
   21414:	00030771 	.word	0x00030771
   21418:	0002b3a9 	.word	0x0002b3a9
   2141c:	00030643 	.word	0x00030643

00021420 <z_unpend_thread>:
{
   21420:	b538      	push	{r3, r4, r5, lr}
   21422:	4604      	mov	r4, r0
	__asm__ volatile(
   21424:	f04f 0320 	mov.w	r3, #32
   21428:	f3ef 8511 	mrs	r5, BASEPRI
   2142c:	f383 8812 	msr	BASEPRI_MAX, r3
   21430:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21434:	4818      	ldr	r0, [pc, #96]	; (21498 <z_unpend_thread+0x78>)
   21436:	f7fe f8cb 	bl	1f5d0 <z_spin_lock_valid>
   2143a:	b968      	cbnz	r0, 21458 <z_unpend_thread+0x38>
   2143c:	2394      	movs	r3, #148	; 0x94
   2143e:	4a17      	ldr	r2, [pc, #92]	; (2149c <z_unpend_thread+0x7c>)
   21440:	4917      	ldr	r1, [pc, #92]	; (214a0 <z_unpend_thread+0x80>)
   21442:	4818      	ldr	r0, [pc, #96]	; (214a4 <z_unpend_thread+0x84>)
   21444:	f003 fae1 	bl	24a0a <assert_print>
   21448:	4913      	ldr	r1, [pc, #76]	; (21498 <z_unpend_thread+0x78>)
   2144a:	4817      	ldr	r0, [pc, #92]	; (214a8 <z_unpend_thread+0x88>)
   2144c:	f003 fadd 	bl	24a0a <assert_print>
   21450:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21452:	4812      	ldr	r0, [pc, #72]	; (2149c <z_unpend_thread+0x7c>)
   21454:	f003 fad2 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   21458:	480f      	ldr	r0, [pc, #60]	; (21498 <z_unpend_thread+0x78>)
   2145a:	f7fe f8d5 	bl	1f608 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
   2145e:	4620      	mov	r0, r4
   21460:	f7ff ffbe 	bl	213e0 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21464:	480c      	ldr	r0, [pc, #48]	; (21498 <z_unpend_thread+0x78>)
   21466:	f7fe f8c1 	bl	1f5ec <z_spin_unlock_valid>
   2146a:	b958      	cbnz	r0, 21484 <z_unpend_thread+0x64>
   2146c:	23c2      	movs	r3, #194	; 0xc2
   2146e:	4a0b      	ldr	r2, [pc, #44]	; (2149c <z_unpend_thread+0x7c>)
   21470:	490e      	ldr	r1, [pc, #56]	; (214ac <z_unpend_thread+0x8c>)
   21472:	480c      	ldr	r0, [pc, #48]	; (214a4 <z_unpend_thread+0x84>)
   21474:	f003 fac9 	bl	24a0a <assert_print>
   21478:	4907      	ldr	r1, [pc, #28]	; (21498 <z_unpend_thread+0x78>)
   2147a:	480d      	ldr	r0, [pc, #52]	; (214b0 <z_unpend_thread+0x90>)
   2147c:	f003 fac5 	bl	24a0a <assert_print>
   21480:	21c2      	movs	r1, #194	; 0xc2
   21482:	e7e6      	b.n	21452 <z_unpend_thread+0x32>
	__asm__ volatile(
   21484:	f385 8811 	msr	BASEPRI, r5
   21488:	f3bf 8f6f 	isb	sy
   2148c:	f104 0018 	add.w	r0, r4, #24
}
   21490:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   21494:	f000 bce8 	b.w	21e68 <z_abort_timeout>
   21498:	200214a8 	.word	0x200214a8
   2149c:	0002c0a4 	.word	0x0002c0a4
   214a0:	0002c0fd 	.word	0x0002c0fd
   214a4:	0002b3a9 	.word	0x0002b3a9
   214a8:	0002c112 	.word	0x0002c112
   214ac:	0002c0d1 	.word	0x0002c0d1
   214b0:	0002c0e8 	.word	0x0002c0e8

000214b4 <z_thread_timeout>:
{
   214b4:	b570      	push	{r4, r5, r6, lr}
   214b6:	4604      	mov	r4, r0
	__asm__ volatile(
   214b8:	f04f 0320 	mov.w	r3, #32
   214bc:	f3ef 8611 	mrs	r6, BASEPRI
   214c0:	f383 8812 	msr	BASEPRI_MAX, r3
   214c4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   214c8:	481f      	ldr	r0, [pc, #124]	; (21548 <z_thread_timeout+0x94>)
   214ca:	f7fe f881 	bl	1f5d0 <z_spin_lock_valid>
   214ce:	b968      	cbnz	r0, 214ec <z_thread_timeout+0x38>
   214d0:	2394      	movs	r3, #148	; 0x94
   214d2:	4a1e      	ldr	r2, [pc, #120]	; (2154c <z_thread_timeout+0x98>)
   214d4:	491e      	ldr	r1, [pc, #120]	; (21550 <z_thread_timeout+0x9c>)
   214d6:	481f      	ldr	r0, [pc, #124]	; (21554 <z_thread_timeout+0xa0>)
   214d8:	f003 fa97 	bl	24a0a <assert_print>
   214dc:	491a      	ldr	r1, [pc, #104]	; (21548 <z_thread_timeout+0x94>)
   214de:	481e      	ldr	r0, [pc, #120]	; (21558 <z_thread_timeout+0xa4>)
   214e0:	f003 fa93 	bl	24a0a <assert_print>
   214e4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   214e6:	4819      	ldr	r0, [pc, #100]	; (2154c <z_thread_timeout+0x98>)
   214e8:	f003 fa88 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   214ec:	4816      	ldr	r0, [pc, #88]	; (21548 <z_thread_timeout+0x94>)
   214ee:	f7fe f88b 	bl	1f608 <z_spin_lock_set_owner>
		if (!killed) {
   214f2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   214f6:	f013 0f28 	tst.w	r3, #40	; 0x28
   214fa:	d110      	bne.n	2151e <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
   214fc:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
   21500:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
   21504:	b113      	cbz	r3, 2150c <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
   21506:	4628      	mov	r0, r5
   21508:	f7ff ff6a 	bl	213e0 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   2150c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
			ready_thread(thread);
   21510:	4628      	mov	r0, r5
   21512:	f023 0314 	bic.w	r3, r3, #20
   21516:	f804 3c0b 	strb.w	r3, [r4, #-11]
   2151a:	f7ff f9e9 	bl	208f0 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2151e:	480a      	ldr	r0, [pc, #40]	; (21548 <z_thread_timeout+0x94>)
   21520:	f7fe f864 	bl	1f5ec <z_spin_unlock_valid>
   21524:	b958      	cbnz	r0, 2153e <z_thread_timeout+0x8a>
   21526:	23c2      	movs	r3, #194	; 0xc2
   21528:	4a08      	ldr	r2, [pc, #32]	; (2154c <z_thread_timeout+0x98>)
   2152a:	490c      	ldr	r1, [pc, #48]	; (2155c <z_thread_timeout+0xa8>)
   2152c:	4809      	ldr	r0, [pc, #36]	; (21554 <z_thread_timeout+0xa0>)
   2152e:	f003 fa6c 	bl	24a0a <assert_print>
   21532:	4905      	ldr	r1, [pc, #20]	; (21548 <z_thread_timeout+0x94>)
   21534:	480a      	ldr	r0, [pc, #40]	; (21560 <z_thread_timeout+0xac>)
   21536:	f003 fa68 	bl	24a0a <assert_print>
   2153a:	21c2      	movs	r1, #194	; 0xc2
   2153c:	e7d3      	b.n	214e6 <z_thread_timeout+0x32>
	__asm__ volatile(
   2153e:	f386 8811 	msr	BASEPRI, r6
   21542:	f3bf 8f6f 	isb	sy
}
   21546:	bd70      	pop	{r4, r5, r6, pc}
   21548:	200214a8 	.word	0x200214a8
   2154c:	0002c0a4 	.word	0x0002c0a4
   21550:	0002c0fd 	.word	0x0002c0fd
   21554:	0002b3a9 	.word	0x0002b3a9
   21558:	0002c112 	.word	0x0002c112
   2155c:	0002c0d1 	.word	0x0002c0d1
   21560:	0002c0e8 	.word	0x0002c0e8

00021564 <z_unpend1_no_timeout>:
{
   21564:	b570      	push	{r4, r5, r6, lr}
   21566:	4605      	mov	r5, r0
	__asm__ volatile(
   21568:	f04f 0320 	mov.w	r3, #32
   2156c:	f3ef 8611 	mrs	r6, BASEPRI
   21570:	f383 8812 	msr	BASEPRI_MAX, r3
   21574:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21578:	4819      	ldr	r0, [pc, #100]	; (215e0 <z_unpend1_no_timeout+0x7c>)
   2157a:	f7fe f829 	bl	1f5d0 <z_spin_lock_valid>
   2157e:	b968      	cbnz	r0, 2159c <z_unpend1_no_timeout+0x38>
   21580:	2394      	movs	r3, #148	; 0x94
   21582:	4a18      	ldr	r2, [pc, #96]	; (215e4 <z_unpend1_no_timeout+0x80>)
   21584:	4918      	ldr	r1, [pc, #96]	; (215e8 <z_unpend1_no_timeout+0x84>)
   21586:	4819      	ldr	r0, [pc, #100]	; (215ec <z_unpend1_no_timeout+0x88>)
   21588:	f003 fa3f 	bl	24a0a <assert_print>
   2158c:	4914      	ldr	r1, [pc, #80]	; (215e0 <z_unpend1_no_timeout+0x7c>)
   2158e:	4818      	ldr	r0, [pc, #96]	; (215f0 <z_unpend1_no_timeout+0x8c>)
   21590:	f003 fa3b 	bl	24a0a <assert_print>
   21594:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21596:	4813      	ldr	r0, [pc, #76]	; (215e4 <z_unpend1_no_timeout+0x80>)
   21598:	f003 fa30 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   2159c:	4810      	ldr	r0, [pc, #64]	; (215e0 <z_unpend1_no_timeout+0x7c>)
   2159e:	f7fe f833 	bl	1f608 <z_spin_lock_set_owner>
	return list->head == list;
   215a2:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   215a4:	42a5      	cmp	r5, r4
   215a6:	d013      	beq.n	215d0 <z_unpend1_no_timeout+0x6c>
		if (thread != NULL) {
   215a8:	b114      	cbz	r4, 215b0 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
   215aa:	4620      	mov	r0, r4
   215ac:	f7ff ff18 	bl	213e0 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   215b0:	480b      	ldr	r0, [pc, #44]	; (215e0 <z_unpend1_no_timeout+0x7c>)
   215b2:	f7fe f81b 	bl	1f5ec <z_spin_unlock_valid>
   215b6:	b968      	cbnz	r0, 215d4 <z_unpend1_no_timeout+0x70>
   215b8:	23c2      	movs	r3, #194	; 0xc2
   215ba:	4a0a      	ldr	r2, [pc, #40]	; (215e4 <z_unpend1_no_timeout+0x80>)
   215bc:	490d      	ldr	r1, [pc, #52]	; (215f4 <z_unpend1_no_timeout+0x90>)
   215be:	480b      	ldr	r0, [pc, #44]	; (215ec <z_unpend1_no_timeout+0x88>)
   215c0:	f003 fa23 	bl	24a0a <assert_print>
   215c4:	4906      	ldr	r1, [pc, #24]	; (215e0 <z_unpend1_no_timeout+0x7c>)
   215c6:	480c      	ldr	r0, [pc, #48]	; (215f8 <z_unpend1_no_timeout+0x94>)
   215c8:	f003 fa1f 	bl	24a0a <assert_print>
   215cc:	21c2      	movs	r1, #194	; 0xc2
   215ce:	e7e2      	b.n	21596 <z_unpend1_no_timeout+0x32>
   215d0:	2400      	movs	r4, #0
   215d2:	e7ed      	b.n	215b0 <z_unpend1_no_timeout+0x4c>
	__asm__ volatile(
   215d4:	f386 8811 	msr	BASEPRI, r6
   215d8:	f3bf 8f6f 	isb	sy
}
   215dc:	4620      	mov	r0, r4
   215de:	bd70      	pop	{r4, r5, r6, pc}
   215e0:	200214a8 	.word	0x200214a8
   215e4:	0002c0a4 	.word	0x0002c0a4
   215e8:	0002c0fd 	.word	0x0002c0fd
   215ec:	0002b3a9 	.word	0x0002b3a9
   215f0:	0002c112 	.word	0x0002c112
   215f4:	0002c0d1 	.word	0x0002c0d1
   215f8:	0002c0e8 	.word	0x0002c0e8

000215fc <z_unpend_first_thread>:
{
   215fc:	b570      	push	{r4, r5, r6, lr}
   215fe:	4605      	mov	r5, r0
	__asm__ volatile(
   21600:	f04f 0320 	mov.w	r3, #32
   21604:	f3ef 8611 	mrs	r6, BASEPRI
   21608:	f383 8812 	msr	BASEPRI_MAX, r3
   2160c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21610:	481b      	ldr	r0, [pc, #108]	; (21680 <z_unpend_first_thread+0x84>)
   21612:	f7fd ffdd 	bl	1f5d0 <z_spin_lock_valid>
   21616:	b968      	cbnz	r0, 21634 <z_unpend_first_thread+0x38>
   21618:	2394      	movs	r3, #148	; 0x94
   2161a:	4a1a      	ldr	r2, [pc, #104]	; (21684 <z_unpend_first_thread+0x88>)
   2161c:	491a      	ldr	r1, [pc, #104]	; (21688 <z_unpend_first_thread+0x8c>)
   2161e:	481b      	ldr	r0, [pc, #108]	; (2168c <z_unpend_first_thread+0x90>)
   21620:	f003 f9f3 	bl	24a0a <assert_print>
   21624:	4916      	ldr	r1, [pc, #88]	; (21680 <z_unpend_first_thread+0x84>)
   21626:	481a      	ldr	r0, [pc, #104]	; (21690 <z_unpend_first_thread+0x94>)
   21628:	f003 f9ef 	bl	24a0a <assert_print>
   2162c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2162e:	4815      	ldr	r0, [pc, #84]	; (21684 <z_unpend_first_thread+0x88>)
   21630:	f003 f9e4 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   21634:	4812      	ldr	r0, [pc, #72]	; (21680 <z_unpend_first_thread+0x84>)
   21636:	f7fd ffe7 	bl	1f608 <z_spin_lock_set_owner>
	return list->head == list;
   2163a:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2163c:	42a5      	cmp	r5, r4
   2163e:	d017      	beq.n	21670 <z_unpend_first_thread+0x74>
		if (thread != NULL) {
   21640:	b134      	cbz	r4, 21650 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
   21642:	4620      	mov	r0, r4
   21644:	f7ff fecc 	bl	213e0 <unpend_thread_no_timeout>
   21648:	f104 0018 	add.w	r0, r4, #24
   2164c:	f000 fc0c 	bl	21e68 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21650:	480b      	ldr	r0, [pc, #44]	; (21680 <z_unpend_first_thread+0x84>)
   21652:	f7fd ffcb 	bl	1f5ec <z_spin_unlock_valid>
   21656:	b968      	cbnz	r0, 21674 <z_unpend_first_thread+0x78>
   21658:	23c2      	movs	r3, #194	; 0xc2
   2165a:	4a0a      	ldr	r2, [pc, #40]	; (21684 <z_unpend_first_thread+0x88>)
   2165c:	490d      	ldr	r1, [pc, #52]	; (21694 <z_unpend_first_thread+0x98>)
   2165e:	480b      	ldr	r0, [pc, #44]	; (2168c <z_unpend_first_thread+0x90>)
   21660:	f003 f9d3 	bl	24a0a <assert_print>
   21664:	4906      	ldr	r1, [pc, #24]	; (21680 <z_unpend_first_thread+0x84>)
   21666:	480c      	ldr	r0, [pc, #48]	; (21698 <z_unpend_first_thread+0x9c>)
   21668:	f003 f9cf 	bl	24a0a <assert_print>
   2166c:	21c2      	movs	r1, #194	; 0xc2
   2166e:	e7de      	b.n	2162e <z_unpend_first_thread+0x32>
   21670:	2400      	movs	r4, #0
   21672:	e7ed      	b.n	21650 <z_unpend_first_thread+0x54>
	__asm__ volatile(
   21674:	f386 8811 	msr	BASEPRI, r6
   21678:	f3bf 8f6f 	isb	sy
}
   2167c:	4620      	mov	r0, r4
   2167e:	bd70      	pop	{r4, r5, r6, pc}
   21680:	200214a8 	.word	0x200214a8
   21684:	0002c0a4 	.word	0x0002c0a4
   21688:	0002c0fd 	.word	0x0002c0fd
   2168c:	0002b3a9 	.word	0x0002b3a9
   21690:	0002c112 	.word	0x0002c112
   21694:	0002c0d1 	.word	0x0002c0d1
   21698:	0002c0e8 	.word	0x0002c0e8

0002169c <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
   2169c:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
   2169e:	4b04      	ldr	r3, [pc, #16]	; (216b0 <z_sched_init+0x14>)
   216a0:	4608      	mov	r0, r1
   216a2:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
   216a6:	e9c3 2208 	strd	r2, r2, [r3, #32]
   216aa:	f7ff b96b 	b.w	20984 <k_sched_time_slice_set>
   216ae:	bf00      	nop
   216b0:	20021460 	.word	0x20021460

000216b4 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
   216b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   216b6:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   216ba:	b16b      	cbz	r3, 216d8 <z_impl_k_yield+0x24>
   216bc:	493c      	ldr	r1, [pc, #240]	; (217b0 <z_impl_k_yield+0xfc>)
   216be:	f44f 63ae 	mov.w	r3, #1392	; 0x570
   216c2:	4a3c      	ldr	r2, [pc, #240]	; (217b4 <z_impl_k_yield+0x100>)
   216c4:	483c      	ldr	r0, [pc, #240]	; (217b8 <z_impl_k_yield+0x104>)
   216c6:	f003 f9a0 	bl	24a0a <assert_print>
   216ca:	483c      	ldr	r0, [pc, #240]	; (217bc <z_impl_k_yield+0x108>)
   216cc:	f003 f99d 	bl	24a0a <assert_print>
   216d0:	f44f 61ae 	mov.w	r1, #1392	; 0x570
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   216d4:	4837      	ldr	r0, [pc, #220]	; (217b4 <z_impl_k_yield+0x100>)
   216d6:	e017      	b.n	21708 <z_impl_k_yield+0x54>
	__asm__ volatile(
   216d8:	f04f 0320 	mov.w	r3, #32
   216dc:	f3ef 8611 	mrs	r6, BASEPRI
   216e0:	f383 8812 	msr	BASEPRI_MAX, r3
   216e4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   216e8:	4835      	ldr	r0, [pc, #212]	; (217c0 <z_impl_k_yield+0x10c>)
   216ea:	f7fd ff71 	bl	1f5d0 <z_spin_lock_valid>
   216ee:	b968      	cbnz	r0, 2170c <z_impl_k_yield+0x58>
   216f0:	2394      	movs	r3, #148	; 0x94
   216f2:	4a34      	ldr	r2, [pc, #208]	; (217c4 <z_impl_k_yield+0x110>)
   216f4:	4934      	ldr	r1, [pc, #208]	; (217c8 <z_impl_k_yield+0x114>)
   216f6:	4830      	ldr	r0, [pc, #192]	; (217b8 <z_impl_k_yield+0x104>)
   216f8:	f003 f987 	bl	24a0a <assert_print>
   216fc:	4930      	ldr	r1, [pc, #192]	; (217c0 <z_impl_k_yield+0x10c>)
   216fe:	4833      	ldr	r0, [pc, #204]	; (217cc <z_impl_k_yield+0x118>)
   21700:	f003 f983 	bl	24a0a <assert_print>
   21704:	2194      	movs	r1, #148	; 0x94
   21706:	482f      	ldr	r0, [pc, #188]	; (217c4 <z_impl_k_yield+0x110>)
   21708:	f003 f978 	bl	249fc <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
   2170c:	4c30      	ldr	r4, [pc, #192]	; (217d0 <z_impl_k_yield+0x11c>)
	z_spin_lock_set_owner(l);
   2170e:	482c      	ldr	r0, [pc, #176]	; (217c0 <z_impl_k_yield+0x10c>)
   21710:	f7fd ff7a 	bl	1f608 <z_spin_lock_set_owner>
   21714:	68a1      	ldr	r1, [r4, #8]
	_priq_run_remove(thread_runq(thread), thread);
   21716:	f104 0520 	add.w	r5, r4, #32
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2171a:	7b4b      	ldrb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   2171c:	4628      	mov	r0, r5
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2171e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   21722:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21724:	f7ff fb92 	bl	20e4c <z_priq_dumb_remove>
	}
	queue_thread(_current);
   21728:	68a3      	ldr	r3, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
   2172a:	7b5a      	ldrb	r2, [r3, #13]
   2172c:	f062 027f 	orn	r2, r2, #127	; 0x7f
   21730:	735a      	strb	r2, [r3, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21732:	4a28      	ldr	r2, [pc, #160]	; (217d4 <z_impl_k_yield+0x120>)
   21734:	4293      	cmp	r3, r2
   21736:	d107      	bne.n	21748 <z_impl_k_yield+0x94>
   21738:	4927      	ldr	r1, [pc, #156]	; (217d8 <z_impl_k_yield+0x124>)
   2173a:	23ba      	movs	r3, #186	; 0xba
   2173c:	4a1d      	ldr	r2, [pc, #116]	; (217b4 <z_impl_k_yield+0x100>)
   2173e:	481e      	ldr	r0, [pc, #120]	; (217b8 <z_impl_k_yield+0x104>)
   21740:	f003 f963 	bl	24a0a <assert_print>
   21744:	21ba      	movs	r1, #186	; 0xba
   21746:	e7c5      	b.n	216d4 <z_impl_k_yield+0x20>
	return list->head == list;
   21748:	6a22      	ldr	r2, [r4, #32]
	return (node == list->tail) ? NULL : node->next;
   2174a:	6a61      	ldr	r1, [r4, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2174c:	42aa      	cmp	r2, r5
   2174e:	bf08      	it	eq
   21750:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   21752:	b922      	cbnz	r2, 2175e <z_impl_k_yield+0xaa>
	node->prev = tail;
   21754:	e9c3 5100 	strd	r5, r1, [r3]
	tail->next = node;
   21758:	600b      	str	r3, [r1, #0]
	list->tail = node;
   2175a:	6263      	str	r3, [r4, #36]	; 0x24
}
   2175c:	e00c      	b.n	21778 <z_impl_k_yield+0xc4>
	int32_t b1 = thread_1->base.prio;
   2175e:	f993 000e 	ldrsb.w	r0, [r3, #14]
	int32_t b2 = thread_2->base.prio;
   21762:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
   21766:	42b8      	cmp	r0, r7
   21768:	d019      	beq.n	2179e <z_impl_k_yield+0xea>
		if (z_sched_prio_cmp(thread, t) > 0) {
   2176a:	4287      	cmp	r7, r0
   2176c:	dd17      	ble.n	2179e <z_impl_k_yield+0xea>
	sys_dnode_t *const prev = successor->prev;
   2176e:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
   21770:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
   21774:	600b      	str	r3, [r1, #0]
	successor->prev = node;
   21776:	6053      	str	r3, [r2, #4]
	update_cache(1);
   21778:	2001      	movs	r0, #1
   2177a:	f7ff f885 	bl	20888 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2177e:	4810      	ldr	r0, [pc, #64]	; (217c0 <z_impl_k_yield+0x10c>)
   21780:	f7fd ff34 	bl	1f5ec <z_spin_unlock_valid>
   21784:	b978      	cbnz	r0, 217a6 <z_impl_k_yield+0xf2>
   21786:	23e1      	movs	r3, #225	; 0xe1
   21788:	4a0e      	ldr	r2, [pc, #56]	; (217c4 <z_impl_k_yield+0x110>)
   2178a:	4914      	ldr	r1, [pc, #80]	; (217dc <z_impl_k_yield+0x128>)
   2178c:	480a      	ldr	r0, [pc, #40]	; (217b8 <z_impl_k_yield+0x104>)
   2178e:	f003 f93c 	bl	24a0a <assert_print>
   21792:	490b      	ldr	r1, [pc, #44]	; (217c0 <z_impl_k_yield+0x10c>)
   21794:	4812      	ldr	r0, [pc, #72]	; (217e0 <z_impl_k_yield+0x12c>)
   21796:	f003 f938 	bl	24a0a <assert_print>
   2179a:	21e1      	movs	r1, #225	; 0xe1
   2179c:	e7b3      	b.n	21706 <z_impl_k_yield+0x52>
	return (node == list->tail) ? NULL : node->next;
   2179e:	428a      	cmp	r2, r1
   217a0:	d0d8      	beq.n	21754 <z_impl_k_yield+0xa0>
   217a2:	6812      	ldr	r2, [r2, #0]
   217a4:	e7d5      	b.n	21752 <z_impl_k_yield+0x9e>
   217a6:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
   217a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   217ac:	f7ee bbc2 	b.w	ff34 <arch_swap>
   217b0:	000303d6 	.word	0x000303d6
   217b4:	00030643 	.word	0x00030643
   217b8:	0002b3a9 	.word	0x0002b3a9
   217bc:	0002eeaa 	.word	0x0002eeaa
   217c0:	200214a8 	.word	0x200214a8
   217c4:	0002c0a4 	.word	0x0002c0a4
   217c8:	0002c0fd 	.word	0x0002c0fd
   217cc:	0002c112 	.word	0x0002c112
   217d0:	20021460 	.word	0x20021460
   217d4:	20009b68 	.word	0x20009b68
   217d8:	0003068c 	.word	0x0003068c
   217dc:	0002c0d1 	.word	0x0002c0d1
   217e0:	0002c0e8 	.word	0x0002c0e8

000217e4 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
   217e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   217e8:	4605      	mov	r5, r0
   217ea:	460e      	mov	r6, r1
   217ec:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
   217f0:	b16b      	cbz	r3, 2180e <z_tick_sleep+0x2a>
   217f2:	493f      	ldr	r1, [pc, #252]	; (218f0 <z_tick_sleep+0x10c>)
   217f4:	f240 538c 	movw	r3, #1420	; 0x58c
   217f8:	4a3e      	ldr	r2, [pc, #248]	; (218f4 <z_tick_sleep+0x110>)
   217fa:	483f      	ldr	r0, [pc, #252]	; (218f8 <z_tick_sleep+0x114>)
   217fc:	f003 f905 	bl	24a0a <assert_print>
   21800:	483e      	ldr	r0, [pc, #248]	; (218fc <z_tick_sleep+0x118>)
   21802:	f003 f902 	bl	24a0a <assert_print>
   21806:	f240 518c 	movw	r1, #1420	; 0x58c
	z_add_thread_timeout(_current, timeout);
	z_mark_thread_as_suspended(_current);

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   2180a:	483a      	ldr	r0, [pc, #232]	; (218f4 <z_tick_sleep+0x110>)
   2180c:	e025      	b.n	2185a <z_tick_sleep+0x76>
	if (ticks == 0) {
   2180e:	ea50 0301 	orrs.w	r3, r0, r1
   21812:	d103      	bne.n	2181c <z_tick_sleep+0x38>
	z_impl_k_yield();
   21814:	f7ff ff4e 	bl	216b4 <z_impl_k_yield>
		return 0;
   21818:	2000      	movs	r0, #0
   2181a:	e066      	b.n	218ea <z_tick_sleep+0x106>
	if (Z_TICK_ABS(ticks) <= 0) {
   2181c:	1c82      	adds	r2, r0, #2
   2181e:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   21822:	db1c      	blt.n	2185e <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
   21824:	f007 fd48 	bl	292b8 <sys_clock_tick_get_32>
   21828:	1944      	adds	r4, r0, r5
   2182a:	f04f 0320 	mov.w	r3, #32
   2182e:	f3ef 8811 	mrs	r8, BASEPRI
   21832:	f383 8812 	msr	BASEPRI_MAX, r3
   21836:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2183a:	4831      	ldr	r0, [pc, #196]	; (21900 <z_tick_sleep+0x11c>)
   2183c:	f7fd fec8 	bl	1f5d0 <z_spin_lock_valid>
   21840:	b988      	cbnz	r0, 21866 <z_tick_sleep+0x82>
   21842:	2394      	movs	r3, #148	; 0x94
   21844:	4a2f      	ldr	r2, [pc, #188]	; (21904 <z_tick_sleep+0x120>)
   21846:	4930      	ldr	r1, [pc, #192]	; (21908 <z_tick_sleep+0x124>)
   21848:	482b      	ldr	r0, [pc, #172]	; (218f8 <z_tick_sleep+0x114>)
   2184a:	f003 f8de 	bl	24a0a <assert_print>
   2184e:	492c      	ldr	r1, [pc, #176]	; (21900 <z_tick_sleep+0x11c>)
   21850:	482e      	ldr	r0, [pc, #184]	; (2190c <z_tick_sleep+0x128>)
   21852:	f003 f8da 	bl	24a0a <assert_print>
   21856:	2194      	movs	r1, #148	; 0x94
   21858:	482a      	ldr	r0, [pc, #168]	; (21904 <z_tick_sleep+0x120>)
   2185a:	f003 f8cf 	bl	249fc <assert_post_action>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
   2185e:	f06f 0401 	mvn.w	r4, #1
   21862:	1a24      	subs	r4, r4, r0
   21864:	e7e1      	b.n	2182a <z_tick_sleep+0x46>
	pending_current = _current;
   21866:	4f2a      	ldr	r7, [pc, #168]	; (21910 <z_tick_sleep+0x12c>)
	z_spin_lock_set_owner(l);
   21868:	4825      	ldr	r0, [pc, #148]	; (21900 <z_tick_sleep+0x11c>)
   2186a:	f7fd fecd 	bl	1f608 <z_spin_lock_set_owner>
   2186e:	68b8      	ldr	r0, [r7, #8]
   21870:	4b28      	ldr	r3, [pc, #160]	; (21914 <z_tick_sleep+0x130>)
   21872:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
   21874:	f7ff fbd2 	bl	2101c <unready_thread>
	z_add_thread_timeout(_current, timeout);
   21878:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   2187a:	462a      	mov	r2, r5
   2187c:	4633      	mov	r3, r6
   2187e:	3018      	adds	r0, #24
   21880:	4925      	ldr	r1, [pc, #148]	; (21918 <z_tick_sleep+0x134>)
   21882:	f000 fa2b 	bl	21cdc <z_add_timeout>
	z_mark_thread_as_suspended(_current);
   21886:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21888:	481d      	ldr	r0, [pc, #116]	; (21900 <z_tick_sleep+0x11c>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   2188a:	7b53      	ldrb	r3, [r2, #13]
   2188c:	f043 0310 	orr.w	r3, r3, #16
   21890:	7353      	strb	r3, [r2, #13]
   21892:	f7fd feab 	bl	1f5ec <z_spin_unlock_valid>
   21896:	b958      	cbnz	r0, 218b0 <z_tick_sleep+0xcc>
   21898:	23e1      	movs	r3, #225	; 0xe1
   2189a:	4a1a      	ldr	r2, [pc, #104]	; (21904 <z_tick_sleep+0x120>)
   2189c:	491f      	ldr	r1, [pc, #124]	; (2191c <z_tick_sleep+0x138>)
   2189e:	4816      	ldr	r0, [pc, #88]	; (218f8 <z_tick_sleep+0x114>)
   218a0:	f003 f8b3 	bl	24a0a <assert_print>
   218a4:	4916      	ldr	r1, [pc, #88]	; (21900 <z_tick_sleep+0x11c>)
   218a6:	481e      	ldr	r0, [pc, #120]	; (21920 <z_tick_sleep+0x13c>)
   218a8:	f003 f8af 	bl	24a0a <assert_print>
   218ac:	21e1      	movs	r1, #225	; 0xe1
   218ae:	e7d3      	b.n	21858 <z_tick_sleep+0x74>
   218b0:	4640      	mov	r0, r8
   218b2:	f7ee fb3f 	bl	ff34 <arch_swap>
	return (thread->base.thread_state & state) != 0U;
   218b6:	68bb      	ldr	r3, [r7, #8]
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   218b8:	7b5b      	ldrb	r3, [r3, #13]
   218ba:	06db      	lsls	r3, r3, #27
   218bc:	d50c      	bpl.n	218d8 <z_tick_sleep+0xf4>
   218be:	4919      	ldr	r1, [pc, #100]	; (21924 <z_tick_sleep+0x140>)
   218c0:	f44f 63b5 	mov.w	r3, #1448	; 0x5a8
   218c4:	4a0b      	ldr	r2, [pc, #44]	; (218f4 <z_tick_sleep+0x110>)
   218c6:	480c      	ldr	r0, [pc, #48]	; (218f8 <z_tick_sleep+0x114>)
   218c8:	f003 f89f 	bl	24a0a <assert_print>
   218cc:	480b      	ldr	r0, [pc, #44]	; (218fc <z_tick_sleep+0x118>)
   218ce:	f003 f89c 	bl	24a0a <assert_print>
   218d2:	f44f 61b5 	mov.w	r1, #1448	; 0x5a8
   218d6:	e798      	b.n	2180a <z_tick_sleep+0x26>

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
   218d8:	f007 fcee 	bl	292b8 <sys_clock_tick_get_32>
   218dc:	1a20      	subs	r0, r4, r0
   218de:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
   218e2:	2801      	cmp	r0, #1
   218e4:	f173 0300 	sbcs.w	r3, r3, #0
   218e8:	db96      	blt.n	21818 <z_tick_sleep+0x34>
		return ticks;
	}
#endif

	return 0;
}
   218ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   218ee:	bf00      	nop
   218f0:	000303d6 	.word	0x000303d6
   218f4:	00030643 	.word	0x00030643
   218f8:	0002b3a9 	.word	0x0002b3a9
   218fc:	0002eeaa 	.word	0x0002eeaa
   21900:	200214a8 	.word	0x200214a8
   21904:	0002c0a4 	.word	0x0002c0a4
   21908:	0002c0fd 	.word	0x0002c0fd
   2190c:	0002c112 	.word	0x0002c112
   21910:	20021460 	.word	0x20021460
   21914:	2002149c 	.word	0x2002149c
   21918:	000214b5 	.word	0x000214b5
   2191c:	0002c0d1 	.word	0x0002c0d1
   21920:	0002c0e8 	.word	0x0002c0e8
   21924:	00030788 	.word	0x00030788

00021928 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
   21928:	b508      	push	{r3, lr}
   2192a:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
   2192e:	b173      	cbz	r3, 2194e <z_impl_k_sleep+0x26>
   21930:	4912      	ldr	r1, [pc, #72]	; (2197c <z_impl_k_sleep+0x54>)
   21932:	f240 53b7 	movw	r3, #1463	; 0x5b7
   21936:	4a12      	ldr	r2, [pc, #72]	; (21980 <z_impl_k_sleep+0x58>)
   21938:	4812      	ldr	r0, [pc, #72]	; (21984 <z_impl_k_sleep+0x5c>)
   2193a:	f003 f866 	bl	24a0a <assert_print>
   2193e:	4812      	ldr	r0, [pc, #72]	; (21988 <z_impl_k_sleep+0x60>)
   21940:	f003 f863 	bl	24a0a <assert_print>
   21944:	f240 51b7 	movw	r1, #1463	; 0x5b7
   21948:	480d      	ldr	r0, [pc, #52]	; (21980 <z_impl_k_sleep+0x58>)
   2194a:	f003 f857 	bl	249fc <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   2194e:	f1b1 3fff 	cmp.w	r1, #4294967295
   21952:	bf08      	it	eq
   21954:	f1b0 3fff 	cmpeq.w	r0, #4294967295
   21958:	d106      	bne.n	21968 <z_impl_k_sleep+0x40>
		k_thread_suspend(_current);
   2195a:	4b0c      	ldr	r3, [pc, #48]	; (2198c <z_impl_k_sleep+0x64>)
   2195c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
   2195e:	f7ff fcd7 	bl	21310 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
   21962:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
   21966:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
   21968:	f7ff ff3c 	bl	217e4 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
   2196c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   21970:	fb80 0303 	smull	r0, r3, r0, r3
   21974:	0bc0      	lsrs	r0, r0, #15
   21976:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
   2197a:	e7f4      	b.n	21966 <z_impl_k_sleep+0x3e>
   2197c:	000303d6 	.word	0x000303d6
   21980:	00030643 	.word	0x00030643
   21984:	0002b3a9 	.word	0x0002b3a9
   21988:	0002eeaa 	.word	0x0002eeaa
   2198c:	20021460 	.word	0x20021460

00021990 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
   21990:	4b01      	ldr	r3, [pc, #4]	; (21998 <z_impl_z_current_get+0x8>)
   21992:	6898      	ldr	r0, [r3, #8]
   21994:	4770      	bx	lr
   21996:	bf00      	nop
   21998:	20021460 	.word	0x20021460

0002199c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
   2199c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   219a0:	4604      	mov	r4, r0
   219a2:	f04f 0320 	mov.w	r3, #32
   219a6:	f3ef 8611 	mrs	r6, BASEPRI
   219aa:	f383 8812 	msr	BASEPRI_MAX, r3
   219ae:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   219b2:	4851      	ldr	r0, [pc, #324]	; (21af8 <z_thread_abort+0x15c>)
   219b4:	f7fd fe0c 	bl	1f5d0 <z_spin_lock_valid>
   219b8:	b968      	cbnz	r0, 219d6 <z_thread_abort+0x3a>
   219ba:	2394      	movs	r3, #148	; 0x94
   219bc:	4a4f      	ldr	r2, [pc, #316]	; (21afc <z_thread_abort+0x160>)
   219be:	4950      	ldr	r1, [pc, #320]	; (21b00 <z_thread_abort+0x164>)
   219c0:	4850      	ldr	r0, [pc, #320]	; (21b04 <z_thread_abort+0x168>)
   219c2:	f003 f822 	bl	24a0a <assert_print>
   219c6:	494c      	ldr	r1, [pc, #304]	; (21af8 <z_thread_abort+0x15c>)
   219c8:	484f      	ldr	r0, [pc, #316]	; (21b08 <z_thread_abort+0x16c>)
   219ca:	f003 f81e 	bl	24a0a <assert_print>
   219ce:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   219d0:	484a      	ldr	r0, [pc, #296]	; (21afc <z_thread_abort+0x160>)
   219d2:	f003 f813 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   219d6:	4848      	ldr	r0, [pc, #288]	; (21af8 <z_thread_abort+0x15c>)
   219d8:	f7fd fe16 	bl	1f608 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
   219dc:	7b23      	ldrb	r3, [r4, #12]
   219de:	07d9      	lsls	r1, r3, #31
   219e0:	d522      	bpl.n	21a28 <z_thread_abort+0x8c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   219e2:	4845      	ldr	r0, [pc, #276]	; (21af8 <z_thread_abort+0x15c>)
   219e4:	f7fd fe02 	bl	1f5ec <z_spin_unlock_valid>
   219e8:	b958      	cbnz	r0, 21a02 <z_thread_abort+0x66>
   219ea:	23c2      	movs	r3, #194	; 0xc2
   219ec:	4a43      	ldr	r2, [pc, #268]	; (21afc <z_thread_abort+0x160>)
   219ee:	4947      	ldr	r1, [pc, #284]	; (21b0c <z_thread_abort+0x170>)
   219f0:	4844      	ldr	r0, [pc, #272]	; (21b04 <z_thread_abort+0x168>)
   219f2:	f003 f80a 	bl	24a0a <assert_print>
   219f6:	4940      	ldr	r1, [pc, #256]	; (21af8 <z_thread_abort+0x15c>)
   219f8:	4845      	ldr	r0, [pc, #276]	; (21b10 <z_thread_abort+0x174>)
   219fa:	f003 f806 	bl	24a0a <assert_print>
   219fe:	21c2      	movs	r1, #194	; 0xc2
   21a00:	e7e6      	b.n	219d0 <z_thread_abort+0x34>
	__asm__ volatile(
   21a02:	f386 8811 	msr	BASEPRI, r6
   21a06:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
   21a0a:	f240 63c3 	movw	r3, #1731	; 0x6c3
   21a0e:	4a41      	ldr	r2, [pc, #260]	; (21b14 <z_thread_abort+0x178>)
   21a10:	4941      	ldr	r1, [pc, #260]	; (21b18 <z_thread_abort+0x17c>)
   21a12:	483c      	ldr	r0, [pc, #240]	; (21b04 <z_thread_abort+0x168>)
   21a14:	f002 fff9 	bl	24a0a <assert_print>
   21a18:	4621      	mov	r1, r4
   21a1a:	4840      	ldr	r0, [pc, #256]	; (21b1c <z_thread_abort+0x180>)
   21a1c:	f002 fff5 	bl	24a0a <assert_print>
   21a20:	f240 61c3 	movw	r1, #1731	; 0x6c3
	}
#endif
	end_thread(thread);
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
   21a24:	483b      	ldr	r0, [pc, #236]	; (21b14 <z_thread_abort+0x178>)
   21a26:	e7d4      	b.n	219d2 <z_thread_abort+0x36>
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
   21a28:	7b63      	ldrb	r3, [r4, #13]
   21a2a:	071a      	lsls	r2, r3, #28
   21a2c:	d50a      	bpl.n	21a44 <z_thread_abort+0xa8>
   21a2e:	4832      	ldr	r0, [pc, #200]	; (21af8 <z_thread_abort+0x15c>)
   21a30:	f7fd fddc 	bl	1f5ec <z_spin_unlock_valid>
   21a34:	2800      	cmp	r0, #0
   21a36:	d0d8      	beq.n	219ea <z_thread_abort+0x4e>
   21a38:	f386 8811 	msr	BASEPRI, r6
   21a3c:	f3bf 8f6f 	isb	sy
	}
	k_spin_unlock(&sched_spinlock, key);
}
   21a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
   21a44:	f023 0220 	bic.w	r2, r3, #32
   21a48:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
   21a4c:	09d2      	lsrs	r2, r2, #7
   21a4e:	d12c      	bne.n	21aaa <z_thread_abort+0x10e>
		thread->base.thread_state &= ~_THREAD_ABORTING;
   21a50:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
   21a52:	68a3      	ldr	r3, [r4, #8]
   21a54:	b113      	cbz	r3, 21a5c <z_thread_abort+0xc0>
			unpend_thread_no_timeout(thread);
   21a56:	4620      	mov	r0, r4
   21a58:	f7ff fcc2 	bl	213e0 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
   21a5c:	f104 0018 	add.w	r0, r4, #24
   21a60:	f000 fa02 	bl	21e68 <z_abort_timeout>
   21a64:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
   21a68:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
   21a6c:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21a6e:	42bd      	cmp	r5, r7
   21a70:	d000      	beq.n	21a74 <z_thread_abort+0xd8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   21a72:	bb25      	cbnz	r5, 21abe <z_thread_abort+0x122>
		update_cache(1);
   21a74:	2001      	movs	r0, #1
   21a76:	f7fe ff07 	bl	20888 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
   21a7a:	4b29      	ldr	r3, [pc, #164]	; (21b20 <z_thread_abort+0x184>)
   21a7c:	689b      	ldr	r3, [r3, #8]
   21a7e:	42a3      	cmp	r3, r4
   21a80:	d1d5      	bne.n	21a2e <z_thread_abort+0x92>
   21a82:	f3ef 8305 	mrs	r3, IPSR
   21a86:	2b00      	cmp	r3, #0
   21a88:	d1d1      	bne.n	21a2e <z_thread_abort+0x92>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21a8a:	481b      	ldr	r0, [pc, #108]	; (21af8 <z_thread_abort+0x15c>)
   21a8c:	f7fd fdae 	bl	1f5ec <z_spin_unlock_valid>
   21a90:	bb10      	cbnz	r0, 21ad8 <z_thread_abort+0x13c>
   21a92:	23e1      	movs	r3, #225	; 0xe1
   21a94:	4a19      	ldr	r2, [pc, #100]	; (21afc <z_thread_abort+0x160>)
   21a96:	491d      	ldr	r1, [pc, #116]	; (21b0c <z_thread_abort+0x170>)
   21a98:	481a      	ldr	r0, [pc, #104]	; (21b04 <z_thread_abort+0x168>)
   21a9a:	f002 ffb6 	bl	24a0a <assert_print>
   21a9e:	4916      	ldr	r1, [pc, #88]	; (21af8 <z_thread_abort+0x15c>)
   21aa0:	481b      	ldr	r0, [pc, #108]	; (21b10 <z_thread_abort+0x174>)
   21aa2:	f002 ffb2 	bl	24a0a <assert_print>
   21aa6:	21e1      	movs	r1, #225	; 0xe1
   21aa8:	e792      	b.n	219d0 <z_thread_abort+0x34>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21aaa:	f003 035f 	and.w	r3, r3, #95	; 0x5f
   21aae:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
   21ab2:	4621      	mov	r1, r4
   21ab4:	481b      	ldr	r0, [pc, #108]	; (21b24 <z_thread_abort+0x188>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21ab6:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21ab8:	f7ff f9c8 	bl	20e4c <z_priq_dumb_remove>
}
   21abc:	e7c9      	b.n	21a52 <z_thread_abort+0xb6>
		unpend_thread_no_timeout(thread);
   21abe:	4628      	mov	r0, r5
   21ac0:	f7ff fc8e 	bl	213e0 <unpend_thread_no_timeout>
   21ac4:	f105 0018 	add.w	r0, r5, #24
   21ac8:	f000 f9ce 	bl	21e68 <z_abort_timeout>
		ready_thread(thread);
   21acc:	4628      	mov	r0, r5
   21ace:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
   21ad2:	f7fe ff0d 	bl	208f0 <ready_thread>
   21ad6:	e7c9      	b.n	21a6c <z_thread_abort+0xd0>
   21ad8:	4630      	mov	r0, r6
   21ada:	f7ee fa2b 	bl	ff34 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
   21ade:	490e      	ldr	r1, [pc, #56]	; (21b18 <z_thread_abort+0x17c>)
   21ae0:	f240 63f2 	movw	r3, #1778	; 0x6f2
   21ae4:	4a0b      	ldr	r2, [pc, #44]	; (21b14 <z_thread_abort+0x178>)
   21ae6:	4807      	ldr	r0, [pc, #28]	; (21b04 <z_thread_abort+0x168>)
   21ae8:	f002 ff8f 	bl	24a0a <assert_print>
   21aec:	480e      	ldr	r0, [pc, #56]	; (21b28 <z_thread_abort+0x18c>)
   21aee:	f002 ff8c 	bl	24a0a <assert_print>
   21af2:	f240 61f2 	movw	r1, #1778	; 0x6f2
   21af6:	e795      	b.n	21a24 <z_thread_abort+0x88>
   21af8:	200214a8 	.word	0x200214a8
   21afc:	0002c0a4 	.word	0x0002c0a4
   21b00:	0002c0fd 	.word	0x0002c0fd
   21b04:	0002b3a9 	.word	0x0002b3a9
   21b08:	0002c112 	.word	0x0002c112
   21b0c:	0002c0d1 	.word	0x0002c0d1
   21b10:	0002c0e8 	.word	0x0002c0e8
   21b14:	00030643 	.word	0x00030643
   21b18:	00030b07 	.word	0x00030b07
   21b1c:	000307c8 	.word	0x000307c8
   21b20:	20021460 	.word	0x20021460
   21b24:	20021480 	.word	0x20021480
   21b28:	000307e7 	.word	0x000307e7

00021b2c <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
   21b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   21b30:	4606      	mov	r6, r0
   21b32:	4688      	mov	r8, r1
   21b34:	4617      	mov	r7, r2
	__asm__ volatile(
   21b36:	f04f 0320 	mov.w	r3, #32
   21b3a:	f3ef 8911 	mrs	r9, BASEPRI
   21b3e:	f383 8812 	msr	BASEPRI_MAX, r3
   21b42:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21b46:	4821      	ldr	r0, [pc, #132]	; (21bcc <z_sched_wake+0xa0>)
   21b48:	f7fd fd42 	bl	1f5d0 <z_spin_lock_valid>
   21b4c:	4605      	mov	r5, r0
   21b4e:	b968      	cbnz	r0, 21b6c <z_sched_wake+0x40>
   21b50:	2394      	movs	r3, #148	; 0x94
   21b52:	4a1f      	ldr	r2, [pc, #124]	; (21bd0 <z_sched_wake+0xa4>)
   21b54:	491f      	ldr	r1, [pc, #124]	; (21bd4 <z_sched_wake+0xa8>)
   21b56:	4820      	ldr	r0, [pc, #128]	; (21bd8 <z_sched_wake+0xac>)
   21b58:	f002 ff57 	bl	24a0a <assert_print>
   21b5c:	491b      	ldr	r1, [pc, #108]	; (21bcc <z_sched_wake+0xa0>)
   21b5e:	481f      	ldr	r0, [pc, #124]	; (21bdc <z_sched_wake+0xb0>)
   21b60:	f002 ff53 	bl	24a0a <assert_print>
   21b64:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21b66:	481a      	ldr	r0, [pc, #104]	; (21bd0 <z_sched_wake+0xa4>)
   21b68:	f002 ff48 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   21b6c:	4817      	ldr	r0, [pc, #92]	; (21bcc <z_sched_wake+0xa0>)
   21b6e:	f7fd fd4b 	bl	1f608 <z_spin_lock_set_owner>
	return list->head == list;
   21b72:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21b74:	42a6      	cmp	r6, r4
   21b76:	d01d      	beq.n	21bb4 <z_sched_wake+0x88>
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);

		if (thread != NULL) {
   21b78:	b1f4      	cbz	r4, 21bb8 <z_sched_wake+0x8c>
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
   21b7a:	4620      	mov	r0, r4
   21b7c:	f8c4 807c 	str.w	r8, [r4, #124]	; 0x7c
	thread->base.swap_data = data;
   21b80:	6167      	str	r7, [r4, #20]
   21b82:	f7ff fc2d 	bl	213e0 <unpend_thread_no_timeout>
   21b86:	f104 0018 	add.w	r0, r4, #24
   21b8a:	f000 f96d 	bl	21e68 <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
   21b8e:	4620      	mov	r0, r4
   21b90:	f7fe feae 	bl	208f0 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21b94:	480d      	ldr	r0, [pc, #52]	; (21bcc <z_sched_wake+0xa0>)
   21b96:	f7fd fd29 	bl	1f5ec <z_spin_unlock_valid>
   21b9a:	b978      	cbnz	r0, 21bbc <z_sched_wake+0x90>
   21b9c:	23c2      	movs	r3, #194	; 0xc2
   21b9e:	4a0c      	ldr	r2, [pc, #48]	; (21bd0 <z_sched_wake+0xa4>)
   21ba0:	490f      	ldr	r1, [pc, #60]	; (21be0 <z_sched_wake+0xb4>)
   21ba2:	480d      	ldr	r0, [pc, #52]	; (21bd8 <z_sched_wake+0xac>)
   21ba4:	f002 ff31 	bl	24a0a <assert_print>
   21ba8:	4908      	ldr	r1, [pc, #32]	; (21bcc <z_sched_wake+0xa0>)
   21baa:	480e      	ldr	r0, [pc, #56]	; (21be4 <z_sched_wake+0xb8>)
   21bac:	f002 ff2d 	bl	24a0a <assert_print>
   21bb0:	21c2      	movs	r1, #194	; 0xc2
   21bb2:	e7d8      	b.n	21b66 <z_sched_wake+0x3a>
	bool ret = false;
   21bb4:	2500      	movs	r5, #0
   21bb6:	e7ed      	b.n	21b94 <z_sched_wake+0x68>
   21bb8:	4625      	mov	r5, r4
   21bba:	e7eb      	b.n	21b94 <z_sched_wake+0x68>
	__asm__ volatile(
   21bbc:	f389 8811 	msr	BASEPRI, r9
   21bc0:	f3bf 8f6f 	isb	sy
			ret = true;
		}
	}

	return ret;
}
   21bc4:	4628      	mov	r0, r5
   21bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   21bca:	bf00      	nop
   21bcc:	200214a8 	.word	0x200214a8
   21bd0:	0002c0a4 	.word	0x0002c0a4
   21bd4:	0002c0fd 	.word	0x0002c0fd
   21bd8:	0002b3a9 	.word	0x0002b3a9
   21bdc:	0002c112 	.word	0x0002c112
   21be0:	0002c0d1 	.word	0x0002c0d1
   21be4:	0002c0e8 	.word	0x0002c0e8

00021be8 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
   21be8:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   21bea:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
   21bee:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   21bf0:	e9cd 6700 	strd	r6, r7, [sp]
   21bf4:	f7ff fa84 	bl	21100 <z_pend_curr>

	if (data != NULL) {
   21bf8:	b11c      	cbz	r4, 21c02 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
   21bfa:	4b03      	ldr	r3, [pc, #12]	; (21c08 <z_sched_wait+0x20>)
   21bfc:	689b      	ldr	r3, [r3, #8]
   21bfe:	695b      	ldr	r3, [r3, #20]
   21c00:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
   21c02:	b002      	add	sp, #8
   21c04:	bdd0      	pop	{r4, r6, r7, pc}
   21c06:	bf00      	nop
   21c08:	20021460 	.word	0x20021460

00021c0c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
   21c0c:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
   21c0e:	4806      	ldr	r0, [pc, #24]	; (21c28 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
   21c10:	4a06      	ldr	r2, [pc, #24]	; (21c2c <z_data_copy+0x20>)
   21c12:	4907      	ldr	r1, [pc, #28]	; (21c30 <z_data_copy+0x24>)
   21c14:	1a12      	subs	r2, r2, r0
   21c16:	f007 fa39 	bl	2908c <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
   21c1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
   21c1e:	4a05      	ldr	r2, [pc, #20]	; (21c34 <z_data_copy+0x28>)
   21c20:	4905      	ldr	r1, [pc, #20]	; (21c38 <z_data_copy+0x2c>)
   21c22:	4806      	ldr	r0, [pc, #24]	; (21c3c <z_data_copy+0x30>)
   21c24:	f007 ba32 	b.w	2908c <z_early_memcpy>
   21c28:	20008000 	.word	0x20008000
   21c2c:	20008d54 	.word	0x20008d54
   21c30:	00030e08 	.word	0x00030e08
   21c34:	00000000 	.word	0x00000000
   21c38:	00030e08 	.word	0x00030e08
   21c3c:	20008000 	.word	0x20008000

00021c40 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   21c40:	4b03      	ldr	r3, [pc, #12]	; (21c50 <elapsed+0x10>)
   21c42:	681b      	ldr	r3, [r3, #0]
   21c44:	b90b      	cbnz	r3, 21c4a <elapsed+0xa>
   21c46:	f7fa baa1 	b.w	1c18c <sys_clock_elapsed>
}
   21c4a:	2000      	movs	r0, #0
   21c4c:	4770      	bx	lr
   21c4e:	bf00      	nop
   21c50:	200214ac 	.word	0x200214ac

00021c54 <next_timeout>:

static int32_t next_timeout(void)
{
   21c54:	b510      	push	{r4, lr}
	return list->head == list;
   21c56:	4b11      	ldr	r3, [pc, #68]	; (21c9c <next_timeout+0x48>)
   21c58:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21c5a:	429c      	cmp	r4, r3
   21c5c:	d10a      	bne.n	21c74 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
   21c5e:	f7ff ffef 	bl	21c40 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
   21c62:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
   21c66:	4b0e      	ldr	r3, [pc, #56]	; (21ca0 <next_timeout+0x4c>)
   21c68:	691b      	ldr	r3, [r3, #16]
   21c6a:	b113      	cbz	r3, 21c72 <next_timeout+0x1e>
   21c6c:	4298      	cmp	r0, r3
   21c6e:	bfa8      	it	ge
   21c70:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
   21c72:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
   21c74:	f7ff ffe4 	bl	21c40 <elapsed>
	if ((to == NULL) ||
   21c78:	2c00      	cmp	r4, #0
   21c7a:	d0f2      	beq.n	21c62 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
   21c7c:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
   21c80:	1a1b      	subs	r3, r3, r0
   21c82:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
   21c86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   21c8a:	f172 0100 	sbcs.w	r1, r2, #0
   21c8e:	dae8      	bge.n	21c62 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
   21c90:	2a00      	cmp	r2, #0
   21c92:	bfac      	ite	ge
   21c94:	4618      	movge	r0, r3
   21c96:	2000      	movlt	r0, #0
   21c98:	e7e5      	b.n	21c66 <next_timeout+0x12>
   21c9a:	bf00      	nop
   21c9c:	20008734 	.word	0x20008734
   21ca0:	20021460 	.word	0x20021460

00021ca4 <remove_timeout>:
{
   21ca4:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   21ca6:	b170      	cbz	r0, 21cc6 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
   21ca8:	4b0b      	ldr	r3, [pc, #44]	; (21cd8 <remove_timeout+0x34>)
   21caa:	685b      	ldr	r3, [r3, #4]
   21cac:	4298      	cmp	r0, r3
   21cae:	d00a      	beq.n	21cc6 <remove_timeout+0x22>
   21cb0:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
   21cb2:	b143      	cbz	r3, 21cc6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
   21cb4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
   21cb8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
   21cbc:	1912      	adds	r2, r2, r4
   21cbe:	eb41 0105 	adc.w	r1, r1, r5
   21cc2:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const next = node->next;
   21cc6:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   21cca:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   21ccc:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   21cce:	2300      	movs	r3, #0
	node->prev = NULL;
   21cd0:	e9c0 3300 	strd	r3, r3, [r0]
}
   21cd4:	bd30      	pop	{r4, r5, pc}
   21cd6:	bf00      	nop
   21cd8:	20008734 	.word	0x20008734

00021cdc <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
   21ce0:	bf08      	it	eq
   21ce2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   21ce6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   21cea:	4604      	mov	r4, r0
   21cec:	4692      	mov	sl, r2
   21cee:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21cf0:	f000 809e 	beq.w	21e30 <z_add_timeout+0x154>
	return node->next != NULL;
   21cf4:	6806      	ldr	r6, [r0, #0]

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
   21cf6:	b166      	cbz	r6, 21d12 <z_add_timeout+0x36>
   21cf8:	494e      	ldr	r1, [pc, #312]	; (21e34 <z_add_timeout+0x158>)
   21cfa:	2363      	movs	r3, #99	; 0x63
   21cfc:	4a4e      	ldr	r2, [pc, #312]	; (21e38 <z_add_timeout+0x15c>)
   21cfe:	484f      	ldr	r0, [pc, #316]	; (21e3c <z_add_timeout+0x160>)
   21d00:	f002 fe83 	bl	24a0a <assert_print>
   21d04:	484e      	ldr	r0, [pc, #312]	; (21e40 <z_add_timeout+0x164>)
   21d06:	f002 fe80 	bl	24a0a <assert_print>
   21d0a:	2163      	movs	r1, #99	; 0x63
   21d0c:	484a      	ldr	r0, [pc, #296]	; (21e38 <z_add_timeout+0x15c>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21d0e:	f002 fe75 	bl	249fc <assert_post_action>
	to->fn = fn;
   21d12:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
   21d14:	f04f 0320 	mov.w	r3, #32
   21d18:	f3ef 8711 	mrs	r7, BASEPRI
   21d1c:	f383 8812 	msr	BASEPRI_MAX, r3
   21d20:	f3bf 8f6f 	isb	sy
   21d24:	4847      	ldr	r0, [pc, #284]	; (21e44 <z_add_timeout+0x168>)
   21d26:	f7fd fc53 	bl	1f5d0 <z_spin_lock_valid>
   21d2a:	b960      	cbnz	r0, 21d46 <z_add_timeout+0x6a>
   21d2c:	2394      	movs	r3, #148	; 0x94
   21d2e:	4a46      	ldr	r2, [pc, #280]	; (21e48 <z_add_timeout+0x16c>)
   21d30:	4946      	ldr	r1, [pc, #280]	; (21e4c <z_add_timeout+0x170>)
   21d32:	4842      	ldr	r0, [pc, #264]	; (21e3c <z_add_timeout+0x160>)
   21d34:	f002 fe69 	bl	24a0a <assert_print>
   21d38:	4942      	ldr	r1, [pc, #264]	; (21e44 <z_add_timeout+0x168>)
   21d3a:	4845      	ldr	r0, [pc, #276]	; (21e50 <z_add_timeout+0x174>)
   21d3c:	f002 fe65 	bl	24a0a <assert_print>
   21d40:	2194      	movs	r1, #148	; 0x94
   21d42:	4841      	ldr	r0, [pc, #260]	; (21e48 <z_add_timeout+0x16c>)
   21d44:	e7e3      	b.n	21d0e <z_add_timeout+0x32>
	z_spin_lock_set_owner(l);
   21d46:	483f      	ldr	r0, [pc, #252]	; (21e44 <z_add_timeout+0x168>)
   21d48:	f7fd fc5e 	bl	1f608 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   21d4c:	f1ba 3fff 	cmp.w	sl, #4294967295
   21d50:	f175 33ff 	sbcs.w	r3, r5, #4294967295
   21d54:	da23      	bge.n	21d9e <z_add_timeout+0xc2>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   21d56:	f06f 0301 	mvn.w	r3, #1
   21d5a:	493e      	ldr	r1, [pc, #248]	; (21e54 <z_add_timeout+0x178>)
   21d5c:	e9d1 2000 	ldrd	r2, r0, [r1]
   21d60:	1a9b      	subs	r3, r3, r2
   21d62:	f04f 32ff 	mov.w	r2, #4294967295
   21d66:	eb62 0000 	sbc.w	r0, r2, r0
   21d6a:	ebb3 030a 	subs.w	r3, r3, sl
   21d6e:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
   21d72:	2b01      	cmp	r3, #1
   21d74:	f170 0200 	sbcs.w	r2, r0, #0
   21d78:	da01      	bge.n	21d7e <z_add_timeout+0xa2>
   21d7a:	2301      	movs	r3, #1
   21d7c:	4630      	mov	r0, r6
   21d7e:	e9c4 3004 	strd	r3, r0, [r4, #16]
	return list->head == list;
   21d82:	4b35      	ldr	r3, [pc, #212]	; (21e58 <z_add_timeout+0x17c>)
   21d84:	681a      	ldr	r2, [r3, #0]
	return (node == list->tail) ? NULL : node->next;
   21d86:	f8d3 c004 	ldr.w	ip, [r3, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21d8a:	429a      	cmp	r2, r3
   21d8c:	bf18      	it	ne
   21d8e:	4616      	movne	r6, r2
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
   21d90:	b986      	cbnz	r6, 21db4 <z_add_timeout+0xd8>
	node->prev = tail;
   21d92:	e9c4 3c00 	strd	r3, ip, [r4]
	tail->next = node;
   21d96:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
   21d9a:	605c      	str	r4, [r3, #4]
}
   21d9c:	e01c      	b.n	21dd8 <z_add_timeout+0xfc>
			to->dticks = timeout.ticks + 1 + elapsed();
   21d9e:	f7ff ff4f 	bl	21c40 <elapsed>
   21da2:	f11a 0801 	adds.w	r8, sl, #1
   21da6:	f145 0500 	adc.w	r5, r5, #0
   21daa:	eb18 0300 	adds.w	r3, r8, r0
   21dae:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
   21db2:	e7e4      	b.n	21d7e <z_add_timeout+0xa2>
			if (t->dticks > to->dticks) {
   21db4:	e9d6 1504 	ldrd	r1, r5, [r6, #16]
   21db8:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
   21dbc:	428a      	cmp	r2, r1
   21dbe:	eb70 0e05 	sbcs.w	lr, r0, r5
   21dc2:	da28      	bge.n	21e16 <z_add_timeout+0x13a>
				t->dticks -= to->dticks;
   21dc4:	1a89      	subs	r1, r1, r2
	sys_dnode_t *const prev = successor->prev;
   21dc6:	6872      	ldr	r2, [r6, #4]
   21dc8:	eb65 0500 	sbc.w	r5, r5, r0
   21dcc:	e9c6 1504 	strd	r1, r5, [r6, #16]
	node->next = successor;
   21dd0:	e9c4 6200 	strd	r6, r2, [r4]
	prev->next = node;
   21dd4:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   21dd6:	6074      	str	r4, [r6, #4]
	return list->head == list;
   21dd8:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21dda:	429a      	cmp	r2, r3
   21ddc:	d00b      	beq.n	21df6 <z_add_timeout+0x11a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   21dde:	4294      	cmp	r4, r2
   21de0:	d109      	bne.n	21df6 <z_add_timeout+0x11a>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   21de2:	f7ff ff37 	bl	21c54 <next_timeout>

			if (next_time == 0 ||
   21de6:	b118      	cbz	r0, 21df0 <z_add_timeout+0x114>
			    _current_cpu->slice_ticks != next_time) {
   21de8:	4b1c      	ldr	r3, [pc, #112]	; (21e5c <z_add_timeout+0x180>)
			if (next_time == 0 ||
   21dea:	691b      	ldr	r3, [r3, #16]
   21dec:	4283      	cmp	r3, r0
   21dee:	d002      	beq.n	21df6 <z_add_timeout+0x11a>
				sys_clock_set_timeout(next_time, false);
   21df0:	2100      	movs	r1, #0
   21df2:	f7fa f99b 	bl	1c12c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21df6:	4813      	ldr	r0, [pc, #76]	; (21e44 <z_add_timeout+0x168>)
   21df8:	f7fd fbf8 	bl	1f5ec <z_spin_unlock_valid>
   21dfc:	b9a0      	cbnz	r0, 21e28 <z_add_timeout+0x14c>
   21dfe:	23c2      	movs	r3, #194	; 0xc2
   21e00:	4a11      	ldr	r2, [pc, #68]	; (21e48 <z_add_timeout+0x16c>)
   21e02:	4917      	ldr	r1, [pc, #92]	; (21e60 <z_add_timeout+0x184>)
   21e04:	480d      	ldr	r0, [pc, #52]	; (21e3c <z_add_timeout+0x160>)
   21e06:	f002 fe00 	bl	24a0a <assert_print>
   21e0a:	490e      	ldr	r1, [pc, #56]	; (21e44 <z_add_timeout+0x168>)
   21e0c:	4815      	ldr	r0, [pc, #84]	; (21e64 <z_add_timeout+0x188>)
   21e0e:	f002 fdfc 	bl	24a0a <assert_print>
   21e12:	21c2      	movs	r1, #194	; 0xc2
   21e14:	e795      	b.n	21d42 <z_add_timeout+0x66>
			to->dticks -= t->dticks;
   21e16:	1a52      	subs	r2, r2, r1
   21e18:	eb60 0005 	sbc.w	r0, r0, r5
	return (node == list->tail) ? NULL : node->next;
   21e1c:	4566      	cmp	r6, ip
   21e1e:	e9c4 2004 	strd	r2, r0, [r4, #16]
   21e22:	d0b6      	beq.n	21d92 <z_add_timeout+0xb6>
   21e24:	6836      	ldr	r6, [r6, #0]
   21e26:	e7b3      	b.n	21d90 <z_add_timeout+0xb4>
	__asm__ volatile(
   21e28:	f387 8811 	msr	BASEPRI, r7
   21e2c:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   21e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   21e34:	0003082d 	.word	0x0003082d
   21e38:	00030809 	.word	0x00030809
   21e3c:	0002b3a9 	.word	0x0002b3a9
   21e40:	0002eeaa 	.word	0x0002eeaa
   21e44:	200214b0 	.word	0x200214b0
   21e48:	0002c0a4 	.word	0x0002c0a4
   21e4c:	0002c0fd 	.word	0x0002c0fd
   21e50:	0002c112 	.word	0x0002c112
   21e54:	20009d20 	.word	0x20009d20
   21e58:	20008734 	.word	0x20008734
   21e5c:	20021460 	.word	0x20021460
   21e60:	0002c0d1 	.word	0x0002c0d1
   21e64:	0002c0e8 	.word	0x0002c0e8

00021e68 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
   21e68:	b538      	push	{r3, r4, r5, lr}
   21e6a:	4604      	mov	r4, r0
	__asm__ volatile(
   21e6c:	f04f 0320 	mov.w	r3, #32
   21e70:	f3ef 8511 	mrs	r5, BASEPRI
   21e74:	f383 8812 	msr	BASEPRI_MAX, r3
   21e78:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21e7c:	4819      	ldr	r0, [pc, #100]	; (21ee4 <z_abort_timeout+0x7c>)
   21e7e:	f7fd fba7 	bl	1f5d0 <z_spin_lock_valid>
   21e82:	b968      	cbnz	r0, 21ea0 <z_abort_timeout+0x38>
   21e84:	2394      	movs	r3, #148	; 0x94
   21e86:	4a18      	ldr	r2, [pc, #96]	; (21ee8 <z_abort_timeout+0x80>)
   21e88:	4918      	ldr	r1, [pc, #96]	; (21eec <z_abort_timeout+0x84>)
   21e8a:	4819      	ldr	r0, [pc, #100]	; (21ef0 <z_abort_timeout+0x88>)
   21e8c:	f002 fdbd 	bl	24a0a <assert_print>
   21e90:	4914      	ldr	r1, [pc, #80]	; (21ee4 <z_abort_timeout+0x7c>)
   21e92:	4818      	ldr	r0, [pc, #96]	; (21ef4 <z_abort_timeout+0x8c>)
   21e94:	f002 fdb9 	bl	24a0a <assert_print>
   21e98:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21e9a:	4813      	ldr	r0, [pc, #76]	; (21ee8 <z_abort_timeout+0x80>)
   21e9c:	f002 fdae 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   21ea0:	4810      	ldr	r0, [pc, #64]	; (21ee4 <z_abort_timeout+0x7c>)
   21ea2:	f7fd fbb1 	bl	1f608 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
   21ea6:	6823      	ldr	r3, [r4, #0]
   21ea8:	b19b      	cbz	r3, 21ed2 <z_abort_timeout+0x6a>
			remove_timeout(to);
   21eaa:	4620      	mov	r0, r4
   21eac:	f7ff fefa 	bl	21ca4 <remove_timeout>
			ret = 0;
   21eb0:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21eb2:	480c      	ldr	r0, [pc, #48]	; (21ee4 <z_abort_timeout+0x7c>)
   21eb4:	f7fd fb9a 	bl	1f5ec <z_spin_unlock_valid>
   21eb8:	b970      	cbnz	r0, 21ed8 <z_abort_timeout+0x70>
   21eba:	23c2      	movs	r3, #194	; 0xc2
   21ebc:	4a0a      	ldr	r2, [pc, #40]	; (21ee8 <z_abort_timeout+0x80>)
   21ebe:	490e      	ldr	r1, [pc, #56]	; (21ef8 <z_abort_timeout+0x90>)
   21ec0:	480b      	ldr	r0, [pc, #44]	; (21ef0 <z_abort_timeout+0x88>)
   21ec2:	f002 fda2 	bl	24a0a <assert_print>
   21ec6:	4907      	ldr	r1, [pc, #28]	; (21ee4 <z_abort_timeout+0x7c>)
   21ec8:	480c      	ldr	r0, [pc, #48]	; (21efc <z_abort_timeout+0x94>)
   21eca:	f002 fd9e 	bl	24a0a <assert_print>
   21ece:	21c2      	movs	r1, #194	; 0xc2
   21ed0:	e7e3      	b.n	21e9a <z_abort_timeout+0x32>
	int ret = -EINVAL;
   21ed2:	f06f 0415 	mvn.w	r4, #21
   21ed6:	e7ec      	b.n	21eb2 <z_abort_timeout+0x4a>
	__asm__ volatile(
   21ed8:	f385 8811 	msr	BASEPRI, r5
   21edc:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
   21ee0:	4620      	mov	r0, r4
   21ee2:	bd38      	pop	{r3, r4, r5, pc}
   21ee4:	200214b0 	.word	0x200214b0
   21ee8:	0002c0a4 	.word	0x0002c0a4
   21eec:	0002c0fd 	.word	0x0002c0fd
   21ef0:	0002b3a9 	.word	0x0002b3a9
   21ef4:	0002c112 	.word	0x0002c112
   21ef8:	0002c0d1 	.word	0x0002c0d1
   21efc:	0002c0e8 	.word	0x0002c0e8

00021f00 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
   21f00:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   21f02:	f04f 0320 	mov.w	r3, #32
   21f06:	f3ef 8511 	mrs	r5, BASEPRI
   21f0a:	f383 8812 	msr	BASEPRI_MAX, r3
   21f0e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21f12:	4817      	ldr	r0, [pc, #92]	; (21f70 <z_get_next_timeout_expiry+0x70>)
   21f14:	f7fd fb5c 	bl	1f5d0 <z_spin_lock_valid>
   21f18:	b968      	cbnz	r0, 21f36 <z_get_next_timeout_expiry+0x36>
   21f1a:	2394      	movs	r3, #148	; 0x94
   21f1c:	4a15      	ldr	r2, [pc, #84]	; (21f74 <z_get_next_timeout_expiry+0x74>)
   21f1e:	4916      	ldr	r1, [pc, #88]	; (21f78 <z_get_next_timeout_expiry+0x78>)
   21f20:	4816      	ldr	r0, [pc, #88]	; (21f7c <z_get_next_timeout_expiry+0x7c>)
   21f22:	f002 fd72 	bl	24a0a <assert_print>
   21f26:	4912      	ldr	r1, [pc, #72]	; (21f70 <z_get_next_timeout_expiry+0x70>)
   21f28:	4815      	ldr	r0, [pc, #84]	; (21f80 <z_get_next_timeout_expiry+0x80>)
   21f2a:	f002 fd6e 	bl	24a0a <assert_print>
   21f2e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21f30:	4810      	ldr	r0, [pc, #64]	; (21f74 <z_get_next_timeout_expiry+0x74>)
   21f32:	f002 fd63 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   21f36:	480e      	ldr	r0, [pc, #56]	; (21f70 <z_get_next_timeout_expiry+0x70>)
   21f38:	f7fd fb66 	bl	1f608 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
   21f3c:	f7ff fe8a 	bl	21c54 <next_timeout>
   21f40:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21f42:	480b      	ldr	r0, [pc, #44]	; (21f70 <z_get_next_timeout_expiry+0x70>)
   21f44:	f7fd fb52 	bl	1f5ec <z_spin_unlock_valid>
   21f48:	b958      	cbnz	r0, 21f62 <z_get_next_timeout_expiry+0x62>
   21f4a:	23c2      	movs	r3, #194	; 0xc2
   21f4c:	4a09      	ldr	r2, [pc, #36]	; (21f74 <z_get_next_timeout_expiry+0x74>)
   21f4e:	490d      	ldr	r1, [pc, #52]	; (21f84 <z_get_next_timeout_expiry+0x84>)
   21f50:	480a      	ldr	r0, [pc, #40]	; (21f7c <z_get_next_timeout_expiry+0x7c>)
   21f52:	f002 fd5a 	bl	24a0a <assert_print>
   21f56:	4906      	ldr	r1, [pc, #24]	; (21f70 <z_get_next_timeout_expiry+0x70>)
   21f58:	480b      	ldr	r0, [pc, #44]	; (21f88 <z_get_next_timeout_expiry+0x88>)
   21f5a:	f002 fd56 	bl	24a0a <assert_print>
   21f5e:	21c2      	movs	r1, #194	; 0xc2
   21f60:	e7e6      	b.n	21f30 <z_get_next_timeout_expiry+0x30>
	__asm__ volatile(
   21f62:	f385 8811 	msr	BASEPRI, r5
   21f66:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
   21f6a:	4620      	mov	r0, r4
   21f6c:	bd38      	pop	{r3, r4, r5, pc}
   21f6e:	bf00      	nop
   21f70:	200214b0 	.word	0x200214b0
   21f74:	0002c0a4 	.word	0x0002c0a4
   21f78:	0002c0fd 	.word	0x0002c0fd
   21f7c:	0002b3a9 	.word	0x0002b3a9
   21f80:	0002c112 	.word	0x0002c112
   21f84:	0002c0d1 	.word	0x0002c0d1
   21f88:	0002c0e8 	.word	0x0002c0e8

00021f8c <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
   21f8c:	b570      	push	{r4, r5, r6, lr}
   21f8e:	4604      	mov	r4, r0
   21f90:	460d      	mov	r5, r1
	__asm__ volatile(
   21f92:	f04f 0320 	mov.w	r3, #32
   21f96:	f3ef 8611 	mrs	r6, BASEPRI
   21f9a:	f383 8812 	msr	BASEPRI_MAX, r3
   21f9e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21fa2:	481b      	ldr	r0, [pc, #108]	; (22010 <z_set_timeout_expiry+0x84>)
   21fa4:	f7fd fb14 	bl	1f5d0 <z_spin_lock_valid>
   21fa8:	b968      	cbnz	r0, 21fc6 <z_set_timeout_expiry+0x3a>
   21faa:	2394      	movs	r3, #148	; 0x94
   21fac:	4a19      	ldr	r2, [pc, #100]	; (22014 <z_set_timeout_expiry+0x88>)
   21fae:	491a      	ldr	r1, [pc, #104]	; (22018 <z_set_timeout_expiry+0x8c>)
   21fb0:	481a      	ldr	r0, [pc, #104]	; (2201c <z_set_timeout_expiry+0x90>)
   21fb2:	f002 fd2a 	bl	24a0a <assert_print>
   21fb6:	4916      	ldr	r1, [pc, #88]	; (22010 <z_set_timeout_expiry+0x84>)
   21fb8:	4819      	ldr	r0, [pc, #100]	; (22020 <z_set_timeout_expiry+0x94>)
   21fba:	f002 fd26 	bl	24a0a <assert_print>
   21fbe:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21fc0:	4814      	ldr	r0, [pc, #80]	; (22014 <z_set_timeout_expiry+0x88>)
   21fc2:	f002 fd1b 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   21fc6:	4812      	ldr	r0, [pc, #72]	; (22010 <z_set_timeout_expiry+0x84>)
   21fc8:	f7fd fb1e 	bl	1f608 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
   21fcc:	f7ff fe42 	bl	21c54 <next_timeout>
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
   21fd0:	2801      	cmp	r0, #1
   21fd2:	dd07      	ble.n	21fe4 <z_set_timeout_expiry+0x58>
   21fd4:	42a0      	cmp	r0, r4
   21fd6:	db05      	blt.n	21fe4 <z_set_timeout_expiry+0x58>
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   21fd8:	42a0      	cmp	r0, r4
   21fda:	4629      	mov	r1, r5
   21fdc:	bfa8      	it	ge
   21fde:	4620      	movge	r0, r4
   21fe0:	f7fa f8a4 	bl	1c12c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21fe4:	480a      	ldr	r0, [pc, #40]	; (22010 <z_set_timeout_expiry+0x84>)
   21fe6:	f7fd fb01 	bl	1f5ec <z_spin_unlock_valid>
   21fea:	b958      	cbnz	r0, 22004 <z_set_timeout_expiry+0x78>
   21fec:	23c2      	movs	r3, #194	; 0xc2
   21fee:	4a09      	ldr	r2, [pc, #36]	; (22014 <z_set_timeout_expiry+0x88>)
   21ff0:	490c      	ldr	r1, [pc, #48]	; (22024 <z_set_timeout_expiry+0x98>)
   21ff2:	480a      	ldr	r0, [pc, #40]	; (2201c <z_set_timeout_expiry+0x90>)
   21ff4:	f002 fd09 	bl	24a0a <assert_print>
   21ff8:	4905      	ldr	r1, [pc, #20]	; (22010 <z_set_timeout_expiry+0x84>)
   21ffa:	480b      	ldr	r0, [pc, #44]	; (22028 <z_set_timeout_expiry+0x9c>)
   21ffc:	f002 fd05 	bl	24a0a <assert_print>
   22000:	21c2      	movs	r1, #194	; 0xc2
   22002:	e7dd      	b.n	21fc0 <z_set_timeout_expiry+0x34>
	__asm__ volatile(
   22004:	f386 8811 	msr	BASEPRI, r6
   22008:	f3bf 8f6f 	isb	sy
		}
	}
}
   2200c:	bd70      	pop	{r4, r5, r6, pc}
   2200e:	bf00      	nop
   22010:	200214b0 	.word	0x200214b0
   22014:	0002c0a4 	.word	0x0002c0a4
   22018:	0002c0fd 	.word	0x0002c0fd
   2201c:	0002b3a9 	.word	0x0002b3a9
   22020:	0002c112 	.word	0x0002c112
   22024:	0002c0d1 	.word	0x0002c0d1
   22028:	0002c0e8 	.word	0x0002c0e8

0002202c <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
   2202c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   22030:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   22032:	f7fe ff7d 	bl	20f30 <z_time_slice>
	__asm__ volatile(
   22036:	f04f 0320 	mov.w	r3, #32
   2203a:	f3ef 8711 	mrs	r7, BASEPRI
   2203e:	f383 8812 	msr	BASEPRI_MAX, r3
   22042:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22046:	483f      	ldr	r0, [pc, #252]	; (22144 <sys_clock_announce+0x118>)
   22048:	f7fd fac2 	bl	1f5d0 <z_spin_lock_valid>
   2204c:	b968      	cbnz	r0, 2206a <sys_clock_announce+0x3e>
   2204e:	2394      	movs	r3, #148	; 0x94
   22050:	4a3d      	ldr	r2, [pc, #244]	; (22148 <sys_clock_announce+0x11c>)
   22052:	493e      	ldr	r1, [pc, #248]	; (2214c <sys_clock_announce+0x120>)
   22054:	483e      	ldr	r0, [pc, #248]	; (22150 <sys_clock_announce+0x124>)
   22056:	f002 fcd8 	bl	24a0a <assert_print>
   2205a:	493a      	ldr	r1, [pc, #232]	; (22144 <sys_clock_announce+0x118>)
   2205c:	483d      	ldr	r0, [pc, #244]	; (22154 <sys_clock_announce+0x128>)
   2205e:	f002 fcd4 	bl	24a0a <assert_print>
   22062:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22064:	4838      	ldr	r0, [pc, #224]	; (22148 <sys_clock_announce+0x11c>)
   22066:	f002 fcc9 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   2206a:	4836      	ldr	r0, [pc, #216]	; (22144 <sys_clock_announce+0x118>)
   2206c:	f7fd facc 	bl	1f608 <z_spin_lock_set_owner>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
   22070:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 22158 <sys_clock_announce+0x12c>
	return list->head == list;
   22074:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 2215c <sys_clock_announce+0x130>
   22078:	f8d9 5000 	ldr.w	r5, [r9]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   2207c:	4a38      	ldr	r2, [pc, #224]	; (22160 <sys_clock_announce+0x134>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2207e:	454d      	cmp	r5, r9
	announce_remaining = ticks;
   22080:	f8c8 4000 	str.w	r4, [r8]
	return list->head == list;
   22084:	ea4f 71e4 	mov.w	r1, r4, asr #31
		curr_tick += dt;
   22088:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2208c:	d00b      	beq.n	220a6 <sys_clock_announce+0x7a>
	while (first() != NULL && first()->dticks <= announce_remaining) {
   2208e:	b155      	cbz	r5, 220a6 <sys_clock_announce+0x7a>
   22090:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
   22094:	42b4      	cmp	r4, r6
   22096:	eb71 0e00 	sbcs.w	lr, r1, r0
   2209a:	da1c      	bge.n	220d6 <sys_clock_announce+0xaa>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
   2209c:	1b36      	subs	r6, r6, r4
   2209e:	eb60 0001 	sbc.w	r0, r0, r1
   220a2:	e9c5 6004 	strd	r6, r0, [r5, #16]
	}

	curr_tick += announce_remaining;
   220a6:	18e3      	adds	r3, r4, r3
	announce_remaining = 0;
   220a8:	f04f 0400 	mov.w	r4, #0
	curr_tick += announce_remaining;
   220ac:	eb4c 0101 	adc.w	r1, ip, r1
   220b0:	e9c2 3100 	strd	r3, r1, [r2]
	announce_remaining = 0;
   220b4:	f8c8 4000 	str.w	r4, [r8]

	sys_clock_set_timeout(next_timeout(), false);
   220b8:	f7ff fdcc 	bl	21c54 <next_timeout>
   220bc:	4621      	mov	r1, r4
   220be:	f7fa f835 	bl	1c12c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   220c2:	4820      	ldr	r0, [pc, #128]	; (22144 <sys_clock_announce+0x118>)
   220c4:	f7fd fa92 	bl	1f5ec <z_spin_unlock_valid>
   220c8:	b1a8      	cbz	r0, 220f6 <sys_clock_announce+0xca>
	__asm__ volatile(
   220ca:	f387 8811 	msr	BASEPRI, r7
   220ce:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   220d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
   220d6:	18f3      	adds	r3, r6, r3
   220d8:	eb4c 71e6 	adc.w	r1, ip, r6, asr #31
   220dc:	e9c2 3100 	strd	r3, r1, [r2]
		t->dticks = 0;
   220e0:	2200      	movs	r2, #0
   220e2:	2300      	movs	r3, #0
		remove_timeout(t);
   220e4:	4628      	mov	r0, r5
		t->dticks = 0;
   220e6:	e9c5 2304 	strd	r2, r3, [r5, #16]
		remove_timeout(t);
   220ea:	f7ff fddb 	bl	21ca4 <remove_timeout>
   220ee:	4815      	ldr	r0, [pc, #84]	; (22144 <sys_clock_announce+0x118>)
   220f0:	f7fd fa7c 	bl	1f5ec <z_spin_unlock_valid>
   220f4:	b958      	cbnz	r0, 2210e <sys_clock_announce+0xe2>
   220f6:	23c2      	movs	r3, #194	; 0xc2
   220f8:	4a13      	ldr	r2, [pc, #76]	; (22148 <sys_clock_announce+0x11c>)
   220fa:	491a      	ldr	r1, [pc, #104]	; (22164 <sys_clock_announce+0x138>)
   220fc:	4814      	ldr	r0, [pc, #80]	; (22150 <sys_clock_announce+0x124>)
   220fe:	f002 fc84 	bl	24a0a <assert_print>
   22102:	4910      	ldr	r1, [pc, #64]	; (22144 <sys_clock_announce+0x118>)
   22104:	4818      	ldr	r0, [pc, #96]	; (22168 <sys_clock_announce+0x13c>)
   22106:	f002 fc80 	bl	24a0a <assert_print>
   2210a:	21c2      	movs	r1, #194	; 0xc2
   2210c:	e7aa      	b.n	22064 <sys_clock_announce+0x38>
   2210e:	f387 8811 	msr	BASEPRI, r7
   22112:	f3bf 8f6f 	isb	sy
		t->fn(t);
   22116:	4628      	mov	r0, r5
   22118:	68ab      	ldr	r3, [r5, #8]
   2211a:	4798      	blx	r3
	__asm__ volatile(
   2211c:	f04f 0320 	mov.w	r3, #32
   22120:	f3ef 8711 	mrs	r7, BASEPRI
   22124:	f383 8812 	msr	BASEPRI_MAX, r3
   22128:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2212c:	4805      	ldr	r0, [pc, #20]	; (22144 <sys_clock_announce+0x118>)
   2212e:	f7fd fa4f 	bl	1f5d0 <z_spin_lock_valid>
   22132:	2800      	cmp	r0, #0
   22134:	d08b      	beq.n	2204e <sys_clock_announce+0x22>
	z_spin_lock_set_owner(l);
   22136:	4803      	ldr	r0, [pc, #12]	; (22144 <sys_clock_announce+0x118>)
   22138:	f7fd fa66 	bl	1f608 <z_spin_lock_set_owner>
		announce_remaining -= dt;
   2213c:	f8d8 4000 	ldr.w	r4, [r8]
   22140:	1ba4      	subs	r4, r4, r6
   22142:	e799      	b.n	22078 <sys_clock_announce+0x4c>
   22144:	200214b0 	.word	0x200214b0
   22148:	0002c0a4 	.word	0x0002c0a4
   2214c:	0002c0fd 	.word	0x0002c0fd
   22150:	0002b3a9 	.word	0x0002b3a9
   22154:	0002c112 	.word	0x0002c112
   22158:	200214ac 	.word	0x200214ac
   2215c:	20008734 	.word	0x20008734
   22160:	20009d20 	.word	0x20009d20
   22164:	0002c0d1 	.word	0x0002c0d1
   22168:	0002c0e8 	.word	0x0002c0e8

0002216c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   2216c:	b570      	push	{r4, r5, r6, lr}
   2216e:	f04f 0320 	mov.w	r3, #32
   22172:	f3ef 8611 	mrs	r6, BASEPRI
   22176:	f383 8812 	msr	BASEPRI_MAX, r3
   2217a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2217e:	481a      	ldr	r0, [pc, #104]	; (221e8 <sys_clock_tick_get+0x7c>)
   22180:	f7fd fa26 	bl	1f5d0 <z_spin_lock_valid>
   22184:	b968      	cbnz	r0, 221a2 <sys_clock_tick_get+0x36>
   22186:	2394      	movs	r3, #148	; 0x94
   22188:	4a18      	ldr	r2, [pc, #96]	; (221ec <sys_clock_tick_get+0x80>)
   2218a:	4919      	ldr	r1, [pc, #100]	; (221f0 <sys_clock_tick_get+0x84>)
   2218c:	4819      	ldr	r0, [pc, #100]	; (221f4 <sys_clock_tick_get+0x88>)
   2218e:	f002 fc3c 	bl	24a0a <assert_print>
   22192:	4915      	ldr	r1, [pc, #84]	; (221e8 <sys_clock_tick_get+0x7c>)
   22194:	4818      	ldr	r0, [pc, #96]	; (221f8 <sys_clock_tick_get+0x8c>)
   22196:	f002 fc38 	bl	24a0a <assert_print>
   2219a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2219c:	4813      	ldr	r0, [pc, #76]	; (221ec <sys_clock_tick_get+0x80>)
   2219e:	f002 fc2d 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   221a2:	4811      	ldr	r0, [pc, #68]	; (221e8 <sys_clock_tick_get+0x7c>)
   221a4:	f7fd fa30 	bl	1f608 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
   221a8:	f7ff fd4a 	bl	21c40 <elapsed>
   221ac:	4a13      	ldr	r2, [pc, #76]	; (221fc <sys_clock_tick_get+0x90>)
   221ae:	e9d2 4500 	ldrd	r4, r5, [r2]
   221b2:	1904      	adds	r4, r0, r4
   221b4:	eb45 75e0 	adc.w	r5, r5, r0, asr #31
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   221b8:	480b      	ldr	r0, [pc, #44]	; (221e8 <sys_clock_tick_get+0x7c>)
   221ba:	f7fd fa17 	bl	1f5ec <z_spin_unlock_valid>
   221be:	b958      	cbnz	r0, 221d8 <sys_clock_tick_get+0x6c>
   221c0:	23c2      	movs	r3, #194	; 0xc2
   221c2:	4a0a      	ldr	r2, [pc, #40]	; (221ec <sys_clock_tick_get+0x80>)
   221c4:	490e      	ldr	r1, [pc, #56]	; (22200 <sys_clock_tick_get+0x94>)
   221c6:	480b      	ldr	r0, [pc, #44]	; (221f4 <sys_clock_tick_get+0x88>)
   221c8:	f002 fc1f 	bl	24a0a <assert_print>
   221cc:	4906      	ldr	r1, [pc, #24]	; (221e8 <sys_clock_tick_get+0x7c>)
   221ce:	480d      	ldr	r0, [pc, #52]	; (22204 <sys_clock_tick_get+0x98>)
   221d0:	f002 fc1b 	bl	24a0a <assert_print>
   221d4:	21c2      	movs	r1, #194	; 0xc2
   221d6:	e7e1      	b.n	2219c <sys_clock_tick_get+0x30>
	__asm__ volatile(
   221d8:	f386 8811 	msr	BASEPRI, r6
   221dc:	f3bf 8f6f 	isb	sy
	}
	return t;
}
   221e0:	4620      	mov	r0, r4
   221e2:	4629      	mov	r1, r5
   221e4:	bd70      	pop	{r4, r5, r6, pc}
   221e6:	bf00      	nop
   221e8:	200214b0 	.word	0x200214b0
   221ec:	0002c0a4 	.word	0x0002c0a4
   221f0:	0002c0fd 	.word	0x0002c0fd
   221f4:	0002b3a9 	.word	0x0002b3a9
   221f8:	0002c112 	.word	0x0002c112
   221fc:	20009d20 	.word	0x20009d20
   22200:	0002c0d1 	.word	0x0002c0d1
   22204:	0002c0e8 	.word	0x0002c0e8

00022208 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
   22208:	b570      	push	{r4, r5, r6, lr}
   2220a:	4604      	mov	r4, r0
	__asm__ volatile(
   2220c:	f04f 0320 	mov.w	r3, #32
   22210:	f3ef 8511 	mrs	r5, BASEPRI
   22214:	f383 8812 	msr	BASEPRI_MAX, r3
   22218:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2221c:	4849      	ldr	r0, [pc, #292]	; (22344 <z_timer_expiration_handler+0x13c>)
   2221e:	f7fd f9d7 	bl	1f5d0 <z_spin_lock_valid>
   22222:	b968      	cbnz	r0, 22240 <z_timer_expiration_handler+0x38>
   22224:	2394      	movs	r3, #148	; 0x94
   22226:	4a48      	ldr	r2, [pc, #288]	; (22348 <z_timer_expiration_handler+0x140>)
   22228:	4948      	ldr	r1, [pc, #288]	; (2234c <z_timer_expiration_handler+0x144>)
   2222a:	4849      	ldr	r0, [pc, #292]	; (22350 <z_timer_expiration_handler+0x148>)
   2222c:	f002 fbed 	bl	24a0a <assert_print>
   22230:	4944      	ldr	r1, [pc, #272]	; (22344 <z_timer_expiration_handler+0x13c>)
   22232:	4848      	ldr	r0, [pc, #288]	; (22354 <z_timer_expiration_handler+0x14c>)
   22234:	f002 fbe9 	bl	24a0a <assert_print>
   22238:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2223a:	4843      	ldr	r0, [pc, #268]	; (22348 <z_timer_expiration_handler+0x140>)
   2223c:	f002 fbde 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   22240:	4840      	ldr	r0, [pc, #256]	; (22344 <z_timer_expiration_handler+0x13c>)
   22242:	f7fd f9e1 	bl	1f608 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
   22246:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
   2224a:	3301      	adds	r3, #1
   2224c:	f142 0200 	adc.w	r2, r2, #0
   22250:	2b02      	cmp	r3, #2
   22252:	f172 0200 	sbcs.w	r2, r2, #0
   22256:	d322      	bcc.n	2229e <z_timer_expiration_handler+0x96>
	return z_impl_k_uptime_ticks();
   22258:	f007 f832 	bl	292c0 <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
   2225c:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
   22260:	3001      	adds	r0, #1
   22262:	f141 0100 	adc.w	r1, r1, #0
   22266:	18c0      	adds	r0, r0, r3
   22268:	eb41 0102 	adc.w	r1, r1, r2
   2226c:	2801      	cmp	r0, #1
   2226e:	f171 0100 	sbcs.w	r1, r1, #0
   22272:	db29      	blt.n	222c8 <z_timer_expiration_handler+0xc0>
   22274:	f007 f824 	bl	292c0 <z_impl_k_uptime_ticks>
   22278:	3001      	adds	r0, #1
   2227a:	f141 0300 	adc.w	r3, r1, #0
   2227e:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
   22282:	1880      	adds	r0, r0, r2
   22284:	f06f 0201 	mvn.w	r2, #1
   22288:	eb43 0301 	adc.w	r3, r3, r1
   2228c:	f04f 31ff 	mov.w	r1, #4294967295
   22290:	1a12      	subs	r2, r2, r0
   22292:	eb61 0303 	sbc.w	r3, r1, r3
					   + timer->period.ticks);
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   22296:	4620      	mov	r0, r4
   22298:	492f      	ldr	r1, [pc, #188]	; (22358 <z_timer_expiration_handler+0x150>)
   2229a:	f7ff fd1f 	bl	21cdc <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
   2229e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   222a0:	3301      	adds	r3, #1
   222a2:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
   222a4:	6a23      	ldr	r3, [r4, #32]
   222a6:	b35b      	cbz	r3, 22300 <z_timer_expiration_handler+0xf8>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   222a8:	4826      	ldr	r0, [pc, #152]	; (22344 <z_timer_expiration_handler+0x13c>)
   222aa:	f7fd f99f 	bl	1f5ec <z_spin_unlock_valid>
   222ae:	b980      	cbnz	r0, 222d2 <z_timer_expiration_handler+0xca>
   222b0:	23c2      	movs	r3, #194	; 0xc2
   222b2:	4a25      	ldr	r2, [pc, #148]	; (22348 <z_timer_expiration_handler+0x140>)
   222b4:	4929      	ldr	r1, [pc, #164]	; (2235c <z_timer_expiration_handler+0x154>)
   222b6:	4826      	ldr	r0, [pc, #152]	; (22350 <z_timer_expiration_handler+0x148>)
   222b8:	f002 fba7 	bl	24a0a <assert_print>
   222bc:	4921      	ldr	r1, [pc, #132]	; (22344 <z_timer_expiration_handler+0x13c>)
   222be:	4828      	ldr	r0, [pc, #160]	; (22360 <z_timer_expiration_handler+0x158>)
   222c0:	f002 fba3 	bl	24a0a <assert_print>
   222c4:	21c2      	movs	r1, #194	; 0xc2
   222c6:	e7b8      	b.n	2223a <z_timer_expiration_handler+0x32>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
   222c8:	f06f 0201 	mvn.w	r2, #1
   222cc:	f04f 33ff 	mov.w	r3, #4294967295
   222d0:	e7e1      	b.n	22296 <z_timer_expiration_handler+0x8e>
	__asm__ volatile(
   222d2:	f385 8811 	msr	BASEPRI, r5
   222d6:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
   222da:	4620      	mov	r0, r4
   222dc:	6a23      	ldr	r3, [r4, #32]
   222de:	4798      	blx	r3
	__asm__ volatile(
   222e0:	f04f 0320 	mov.w	r3, #32
   222e4:	f3ef 8511 	mrs	r5, BASEPRI
   222e8:	f383 8812 	msr	BASEPRI_MAX, r3
   222ec:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   222f0:	4814      	ldr	r0, [pc, #80]	; (22344 <z_timer_expiration_handler+0x13c>)
   222f2:	f7fd f96d 	bl	1f5d0 <z_spin_lock_valid>
   222f6:	2800      	cmp	r0, #0
   222f8:	d094      	beq.n	22224 <z_timer_expiration_handler+0x1c>
	z_spin_lock_set_owner(l);
   222fa:	4812      	ldr	r0, [pc, #72]	; (22344 <z_timer_expiration_handler+0x13c>)
   222fc:	f7fd f984 	bl	1f608 <z_spin_lock_set_owner>
	return list->head == list;
   22300:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   22304:	42a6      	cmp	r6, r4
   22306:	d000      	beq.n	2230a <z_timer_expiration_handler+0x102>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
   22308:	b94e      	cbnz	r6, 2231e <z_timer_expiration_handler+0x116>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2230a:	480e      	ldr	r0, [pc, #56]	; (22344 <z_timer_expiration_handler+0x13c>)
   2230c:	f7fd f96e 	bl	1f5ec <z_spin_unlock_valid>
   22310:	2800      	cmp	r0, #0
   22312:	d0cd      	beq.n	222b0 <z_timer_expiration_handler+0xa8>
	__asm__ volatile(
   22314:	f385 8811 	msr	BASEPRI, r5
   22318:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
   2231c:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
   2231e:	4630      	mov	r0, r6
   22320:	f7fe fbda 	bl	20ad8 <z_unpend_thread_no_timeout>
   22324:	2300      	movs	r3, #0
   22326:	4807      	ldr	r0, [pc, #28]	; (22344 <z_timer_expiration_handler+0x13c>)
   22328:	67f3      	str	r3, [r6, #124]	; 0x7c
   2232a:	f7fd f95f 	bl	1f5ec <z_spin_unlock_valid>
   2232e:	2800      	cmp	r0, #0
   22330:	d0be      	beq.n	222b0 <z_timer_expiration_handler+0xa8>
   22332:	f385 8811 	msr	BASEPRI, r5
   22336:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
   2233a:	4630      	mov	r0, r6
}
   2233c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
   22340:	f7fe bb84 	b.w	20a4c <z_ready_thread>
   22344:	200214b4 	.word	0x200214b4
   22348:	0002c0a4 	.word	0x0002c0a4
   2234c:	0002c0fd 	.word	0x0002c0fd
   22350:	0002b3a9 	.word	0x0002b3a9
   22354:	0002c112 	.word	0x0002c112
   22358:	00022209 	.word	0x00022209
   2235c:	0002c0d1 	.word	0x0002c0d1
   22360:	0002c0e8 	.word	0x0002c0e8

00022364 <z_impl_k_timer_start>:
void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   22364:	f1b3 3fff 	cmp.w	r3, #4294967295
   22368:	bf08      	it	eq
   2236a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   2236e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   22372:	4619      	mov	r1, r3
   22374:	4605      	mov	r5, r0
   22376:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
   2237a:	4614      	mov	r4, r2
   2237c:	4691      	mov	r9, r2
   2237e:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   22380:	d037      	beq.n	223f2 <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
   22382:	f1b0 3fff 	cmp.w	r0, #4294967295
   22386:	bf08      	it	eq
   22388:	f1b6 3fff 	cmpeq.w	r6, #4294967295
   2238c:	4637      	mov	r7, r6
   2238e:	4682      	mov	sl, r0
   22390:	d011      	beq.n	223b6 <z_impl_k_timer_start+0x52>
   22392:	ea50 0306 	orrs.w	r3, r0, r6
   22396:	d00e      	beq.n	223b6 <z_impl_k_timer_start+0x52>
   22398:	1c72      	adds	r2, r6, #1
   2239a:	f170 33ff 	sbcs.w	r3, r0, #4294967295
   2239e:	db0a      	blt.n	223b6 <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
   223a0:	2e02      	cmp	r6, #2
   223a2:	4684      	mov	ip, r0
   223a4:	f170 0000 	sbcs.w	r0, r0, #0
   223a8:	bfbc      	itt	lt
   223aa:	2702      	movlt	r7, #2
   223ac:	f04f 0c00 	movlt.w	ip, #0
   223b0:	3f01      	subs	r7, #1
   223b2:	f14c 3aff 	adc.w	sl, ip, #4294967295
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
   223b6:	1c63      	adds	r3, r4, #1
   223b8:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   223bc:	db0a      	blt.n	223d4 <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
   223be:	2c01      	cmp	r4, #1
   223c0:	f171 0300 	sbcs.w	r3, r1, #0
   223c4:	4622      	mov	r2, r4
   223c6:	bfbc      	itt	lt
   223c8:	2201      	movlt	r2, #1
   223ca:	2100      	movlt	r1, #0
   223cc:	f112 39ff 	adds.w	r9, r2, #4294967295
   223d0:	f141 38ff 	adc.w	r8, r1, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
   223d4:	4628      	mov	r0, r5
   223d6:	f7ff fd47 	bl	21e68 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
   223da:	2300      	movs	r3, #0
	timer->period = period;
   223dc:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28
	timer->status = 0U;
   223e0:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   223e2:	464a      	mov	r2, r9
   223e4:	4643      	mov	r3, r8
   223e6:	4628      	mov	r0, r5
		     duration);
}
   223e8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   223ec:	4902      	ldr	r1, [pc, #8]	; (223f8 <z_impl_k_timer_start+0x94>)
   223ee:	f7ff bc75 	b.w	21cdc <z_add_timeout>
}
   223f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   223f6:	bf00      	nop
   223f8:	00022209 	.word	0x00022209

000223fc <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
   223fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
   22400:	2600      	movs	r6, #0
{
   22402:	4688      	mov	r8, r1
   22404:	4615      	mov	r5, r2
	for (int ii = 0; ii < num_events; ii++) {
   22406:	4604      	mov	r4, r0
	int events_registered = 0;
   22408:	4637      	mov	r7, r6
	event->poller = NULL;
   2240a:	46b2      	mov	sl, r6
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2240c:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 225cc <register_events+0x1d0>
{
   22410:	9301      	str	r3, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
   22412:	4546      	cmp	r6, r8
   22414:	db03      	blt.n	2241e <register_events+0x22>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
   22416:	4638      	mov	r0, r7
   22418:	b003      	add	sp, #12
   2241a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	__asm__ volatile(
   2241e:	f04f 0320 	mov.w	r3, #32
   22422:	f3ef 8b11 	mrs	fp, BASEPRI
   22426:	f383 8812 	msr	BASEPRI_MAX, r3
   2242a:	f3bf 8f6f 	isb	sy
   2242e:	4648      	mov	r0, r9
   22430:	f7fd f8ce 	bl	1f5d0 <z_spin_lock_valid>
   22434:	b960      	cbnz	r0, 22450 <register_events+0x54>
   22436:	2394      	movs	r3, #148	; 0x94
   22438:	4a65      	ldr	r2, [pc, #404]	; (225d0 <register_events+0x1d4>)
   2243a:	4966      	ldr	r1, [pc, #408]	; (225d4 <register_events+0x1d8>)
   2243c:	4866      	ldr	r0, [pc, #408]	; (225d8 <register_events+0x1dc>)
   2243e:	f002 fae4 	bl	24a0a <assert_print>
   22442:	4962      	ldr	r1, [pc, #392]	; (225cc <register_events+0x1d0>)
   22444:	4865      	ldr	r0, [pc, #404]	; (225dc <register_events+0x1e0>)
   22446:	f002 fae0 	bl	24a0a <assert_print>
   2244a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2244c:	4860      	ldr	r0, [pc, #384]	; (225d0 <register_events+0x1d4>)
   2244e:	e060      	b.n	22512 <register_events+0x116>
	z_spin_lock_set_owner(l);
   22450:	4648      	mov	r0, r9
   22452:	f7fd f8d9 	bl	1f608 <z_spin_lock_set_owner>
	switch (event->type) {
   22456:	7b63      	ldrb	r3, [r4, #13]
   22458:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   2245c:	2b08      	cmp	r3, #8
   2245e:	d84a      	bhi.n	224f6 <register_events+0xfa>
   22460:	e8df f003 	tbb	[pc, r3]
   22464:	49053d2b 	.word	0x49053d2b
   22468:	49494927 	.word	0x49494927
   2246c:	43          	.byte	0x43
   2246d:	00          	.byte	0x00
		if (k_sem_count_get(event->sem) > 0U) {
   2246e:	6923      	ldr	r3, [r4, #16]
   22470:	689b      	ldr	r3, [r3, #8]
   22472:	b313      	cbz	r3, 224ba <register_events+0xbe>
			*state = K_POLL_STATE_SEM_AVAILABLE;
   22474:	2302      	movs	r3, #2
	event->state |= state;
   22476:	68e2      	ldr	r2, [r4, #12]
	event->poller = NULL;
   22478:	f8c4 a008 	str.w	sl, [r4, #8]
	event->state |= state;
   2247c:	f3c2 3186 	ubfx	r1, r2, #14, #7
   22480:	430b      	orrs	r3, r1
   22482:	f363 3294 	bfi	r2, r3, #14, #7
   22486:	60e2      	str	r2, [r4, #12]
			poller->is_polling = false;
   22488:	f885 a000 	strb.w	sl, [r5]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2248c:	4648      	mov	r0, r9
   2248e:	f7fd f8ad 	bl	1f5ec <z_spin_unlock_valid>
   22492:	3414      	adds	r4, #20
   22494:	2800      	cmp	r0, #0
   22496:	f040 8092 	bne.w	225be <register_events+0x1c2>
   2249a:	23c2      	movs	r3, #194	; 0xc2
   2249c:	4a4c      	ldr	r2, [pc, #304]	; (225d0 <register_events+0x1d4>)
   2249e:	4950      	ldr	r1, [pc, #320]	; (225e0 <register_events+0x1e4>)
   224a0:	484d      	ldr	r0, [pc, #308]	; (225d8 <register_events+0x1dc>)
   224a2:	f002 fab2 	bl	24a0a <assert_print>
   224a6:	4949      	ldr	r1, [pc, #292]	; (225cc <register_events+0x1d0>)
   224a8:	484e      	ldr	r0, [pc, #312]	; (225e4 <register_events+0x1e8>)
   224aa:	f002 faae 	bl	24a0a <assert_print>
   224ae:	21c2      	movs	r1, #194	; 0xc2
   224b0:	e7cc      	b.n	2244c <register_events+0x50>
		if (!k_queue_is_empty(event->queue)) {
   224b2:	6923      	ldr	r3, [r4, #16]
   224b4:	681b      	ldr	r3, [r3, #0]
   224b6:	2b00      	cmp	r3, #0
   224b8:	d12d      	bne.n	22516 <register_events+0x11a>
		} else if (!just_check && poller->is_polling) {
   224ba:	9b01      	ldr	r3, [sp, #4]
   224bc:	2b00      	cmp	r3, #0
   224be:	d1e5      	bne.n	2248c <register_events+0x90>
   224c0:	782b      	ldrb	r3, [r5, #0]
   224c2:	2b00      	cmp	r3, #0
   224c4:	d0e2      	beq.n	2248c <register_events+0x90>
	switch (event->type) {
   224c6:	7b63      	ldrb	r3, [r4, #13]
   224c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   224cc:	2b08      	cmp	r3, #8
   224ce:	d86b      	bhi.n	225a8 <register_events+0x1ac>
   224d0:	e8df f003 	tbb	[pc, r3]
   224d4:	6a234935 	.word	0x6a234935
   224d8:	6a6a6a38 	.word	0x6a6a6a38
   224dc:	59          	.byte	0x59
   224dd:	00          	.byte	0x00
		if (event->signal->signaled != 0U) {
   224de:	6923      	ldr	r3, [r4, #16]
   224e0:	689b      	ldr	r3, [r3, #8]
   224e2:	2b00      	cmp	r3, #0
   224e4:	d0e9      	beq.n	224ba <register_events+0xbe>
			*state = K_POLL_STATE_SIGNALED;
   224e6:	2301      	movs	r3, #1
   224e8:	e7c5      	b.n	22476 <register_events+0x7a>
		if (event->msgq->used_msgs > 0) {
   224ea:	6923      	ldr	r3, [r4, #16]
   224ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   224ee:	2b00      	cmp	r3, #0
   224f0:	d0e3      	beq.n	224ba <register_events+0xbe>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
   224f2:	2310      	movs	r3, #16
   224f4:	e7bf      	b.n	22476 <register_events+0x7a>
		__ASSERT(false, "invalid event type (0x%x)\n", event->type);
   224f6:	2363      	movs	r3, #99	; 0x63
   224f8:	4a3b      	ldr	r2, [pc, #236]	; (225e8 <register_events+0x1ec>)
   224fa:	493c      	ldr	r1, [pc, #240]	; (225ec <register_events+0x1f0>)
   224fc:	4836      	ldr	r0, [pc, #216]	; (225d8 <register_events+0x1dc>)
   224fe:	f002 fa84 	bl	24a0a <assert_print>
   22502:	7b61      	ldrb	r1, [r4, #13]
   22504:	483a      	ldr	r0, [pc, #232]	; (225f0 <register_events+0x1f4>)
   22506:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   2250a:	f002 fa7e 	bl	24a0a <assert_print>
   2250e:	2163      	movs	r1, #99	; 0x63
   22510:	4835      	ldr	r0, [pc, #212]	; (225e8 <register_events+0x1ec>)
   22512:	f002 fa73 	bl	249fc <assert_post_action>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
   22516:	2304      	movs	r3, #4
   22518:	e7ad      	b.n	22476 <register_events+0x7a>
		__ASSERT(event->sem != NULL, "invalid semaphore\n");
   2251a:	6920      	ldr	r0, [r4, #16]
   2251c:	b950      	cbnz	r0, 22534 <register_events+0x138>
   2251e:	4935      	ldr	r1, [pc, #212]	; (225f4 <register_events+0x1f8>)
   22520:	238d      	movs	r3, #141	; 0x8d
   22522:	4a31      	ldr	r2, [pc, #196]	; (225e8 <register_events+0x1ec>)
   22524:	482c      	ldr	r0, [pc, #176]	; (225d8 <register_events+0x1dc>)
   22526:	f002 fa70 	bl	24a0a <assert_print>
   2252a:	4833      	ldr	r0, [pc, #204]	; (225f8 <register_events+0x1fc>)
   2252c:	f002 fa6d 	bl	24a0a <assert_print>
   22530:	218d      	movs	r1, #141	; 0x8d
   22532:	e7ed      	b.n	22510 <register_events+0x114>
		add_event(&event->sem->poll_events, event, poller);
   22534:	462a      	mov	r2, r5
   22536:	4621      	mov	r1, r4
   22538:	3010      	adds	r0, #16
		add_event(&event->msgq->poll_events, event, poller);
   2253a:	f006 ff12 	bl	29362 <add_event>
	event->poller = poller;
   2253e:	60a5      	str	r5, [r4, #8]
			events_registered += 1;
   22540:	3701      	adds	r7, #1
   22542:	e7a3      	b.n	2248c <register_events+0x90>
		__ASSERT(event->queue != NULL, "invalid queue\n");
   22544:	6920      	ldr	r0, [r4, #16]
   22546:	b950      	cbnz	r0, 2255e <register_events+0x162>
   22548:	492c      	ldr	r1, [pc, #176]	; (225fc <register_events+0x200>)
   2254a:	2391      	movs	r3, #145	; 0x91
   2254c:	4a26      	ldr	r2, [pc, #152]	; (225e8 <register_events+0x1ec>)
   2254e:	4822      	ldr	r0, [pc, #136]	; (225d8 <register_events+0x1dc>)
   22550:	f002 fa5b 	bl	24a0a <assert_print>
   22554:	482a      	ldr	r0, [pc, #168]	; (22600 <register_events+0x204>)
   22556:	f002 fa58 	bl	24a0a <assert_print>
   2255a:	2191      	movs	r1, #145	; 0x91
   2255c:	e7d8      	b.n	22510 <register_events+0x114>
		add_event(&event->queue->poll_events, event, poller);
   2255e:	462a      	mov	r2, r5
   22560:	4621      	mov	r1, r4
   22562:	3014      	adds	r0, #20
   22564:	e7e9      	b.n	2253a <register_events+0x13e>
		__ASSERT(event->signal != NULL, "invalid poll signal\n");
   22566:	6920      	ldr	r0, [r4, #16]
   22568:	b950      	cbnz	r0, 22580 <register_events+0x184>
   2256a:	4926      	ldr	r1, [pc, #152]	; (22604 <register_events+0x208>)
   2256c:	2395      	movs	r3, #149	; 0x95
   2256e:	4a1e      	ldr	r2, [pc, #120]	; (225e8 <register_events+0x1ec>)
   22570:	4819      	ldr	r0, [pc, #100]	; (225d8 <register_events+0x1dc>)
   22572:	f002 fa4a 	bl	24a0a <assert_print>
   22576:	4824      	ldr	r0, [pc, #144]	; (22608 <register_events+0x20c>)
   22578:	f002 fa47 	bl	24a0a <assert_print>
   2257c:	2195      	movs	r1, #149	; 0x95
   2257e:	e7c7      	b.n	22510 <register_events+0x114>
		add_event(&event->signal->poll_events, event, poller);
   22580:	462a      	mov	r2, r5
   22582:	4621      	mov	r1, r4
   22584:	e7d9      	b.n	2253a <register_events+0x13e>
		__ASSERT(event->msgq != NULL, "invalid message queue\n");
   22586:	6920      	ldr	r0, [r4, #16]
   22588:	b950      	cbnz	r0, 225a0 <register_events+0x1a4>
   2258a:	4920      	ldr	r1, [pc, #128]	; (2260c <register_events+0x210>)
   2258c:	2399      	movs	r3, #153	; 0x99
   2258e:	4a16      	ldr	r2, [pc, #88]	; (225e8 <register_events+0x1ec>)
   22590:	4811      	ldr	r0, [pc, #68]	; (225d8 <register_events+0x1dc>)
   22592:	f002 fa3a 	bl	24a0a <assert_print>
   22596:	481e      	ldr	r0, [pc, #120]	; (22610 <register_events+0x214>)
   22598:	f002 fa37 	bl	24a0a <assert_print>
   2259c:	2199      	movs	r1, #153	; 0x99
   2259e:	e7b7      	b.n	22510 <register_events+0x114>
		add_event(&event->msgq->poll_events, event, poller);
   225a0:	462a      	mov	r2, r5
   225a2:	4621      	mov	r1, r4
   225a4:	3028      	adds	r0, #40	; 0x28
   225a6:	e7c8      	b.n	2253a <register_events+0x13e>
		__ASSERT(false, "invalid event type\n");
   225a8:	4910      	ldr	r1, [pc, #64]	; (225ec <register_events+0x1f0>)
   225aa:	23a6      	movs	r3, #166	; 0xa6
   225ac:	4a0e      	ldr	r2, [pc, #56]	; (225e8 <register_events+0x1ec>)
   225ae:	480a      	ldr	r0, [pc, #40]	; (225d8 <register_events+0x1dc>)
   225b0:	f002 fa2b 	bl	24a0a <assert_print>
   225b4:	4817      	ldr	r0, [pc, #92]	; (22614 <register_events+0x218>)
   225b6:	f002 fa28 	bl	24a0a <assert_print>
   225ba:	21a6      	movs	r1, #166	; 0xa6
   225bc:	e7a8      	b.n	22510 <register_events+0x114>
	__asm__ volatile(
   225be:	f38b 8811 	msr	BASEPRI, fp
   225c2:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
   225c6:	3601      	adds	r6, #1
   225c8:	e723      	b.n	22412 <register_events+0x16>
   225ca:	bf00      	nop
   225cc:	200214b8 	.word	0x200214b8
   225d0:	0002c0a4 	.word	0x0002c0a4
   225d4:	0002c0fd 	.word	0x0002c0fd
   225d8:	0002b3a9 	.word	0x0002b3a9
   225dc:	0002c112 	.word	0x0002c112
   225e0:	0002c0d1 	.word	0x0002c0d1
   225e4:	0002c0e8 	.word	0x0002c0e8
   225e8:	0003084d 	.word	0x0003084d
   225ec:	00030b07 	.word	0x00030b07
   225f0:	0003086e 	.word	0x0003086e
   225f4:	0003088b 	.word	0x0003088b
   225f8:	000308a5 	.word	0x000308a5
   225fc:	000308ba 	.word	0x000308ba
   22600:	000308d6 	.word	0x000308d6
   22604:	000308e7 	.word	0x000308e7
   22608:	00030904 	.word	0x00030904
   2260c:	0003091b 	.word	0x0003091b
   22610:	00030936 	.word	0x00030936
   22614:	0003094f 	.word	0x0003094f

00022618 <clear_event_registrations>:
{
   22618:	2314      	movs	r3, #20
   2261a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2261e:	4615      	mov	r5, r2
	while (num_events--) {
   22620:	460c      	mov	r4, r1
	event->poller = NULL;
   22622:	2600      	movs	r6, #0
   22624:	fb03 0001 	mla	r0, r3, r1, r0
   22628:	4f4b      	ldr	r7, [pc, #300]	; (22758 <clear_event_registrations+0x140>)
	while (num_events--) {
   2262a:	b90c      	cbnz	r4, 22630 <clear_event_registrations+0x18>
}
   2262c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (event->type) {
   22630:	f810 3c07 	ldrb.w	r3, [r0, #-7]
   22634:	f1a0 0814 	sub.w	r8, r0, #20
   22638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	event->poller = NULL;
   2263c:	f840 6c0c 	str.w	r6, [r0, #-12]
	switch (event->type) {
   22640:	2b08      	cmp	r3, #8
   22642:	d842      	bhi.n	226ca <clear_event_registrations+0xb2>
   22644:	e8df f003 	tbb	[pc, r3]
   22648:	41052555 	.word	0x41052555
   2264c:	41414116 	.word	0x41414116
   22650:	33          	.byte	0x33
   22651:	00          	.byte	0x00
		__ASSERT(event->sem != NULL, "invalid semaphore\n");
   22652:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22656:	2b00      	cmp	r3, #0
   22658:	d142      	bne.n	226e0 <clear_event_registrations+0xc8>
   2265a:	4940      	ldr	r1, [pc, #256]	; (2275c <clear_event_registrations+0x144>)
   2265c:	23b6      	movs	r3, #182	; 0xb6
   2265e:	4a40      	ldr	r2, [pc, #256]	; (22760 <clear_event_registrations+0x148>)
   22660:	4840      	ldr	r0, [pc, #256]	; (22764 <clear_event_registrations+0x14c>)
   22662:	f002 f9d2 	bl	24a0a <assert_print>
   22666:	4840      	ldr	r0, [pc, #256]	; (22768 <clear_event_registrations+0x150>)
   22668:	f002 f9cf 	bl	24a0a <assert_print>
   2266c:	21b6      	movs	r1, #182	; 0xb6
		__ASSERT(event->queue != NULL, "invalid queue\n");
   2266e:	483c      	ldr	r0, [pc, #240]	; (22760 <clear_event_registrations+0x148>)
   22670:	f002 f9c4 	bl	249fc <assert_post_action>
   22674:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22678:	2b00      	cmp	r3, #0
   2267a:	d131      	bne.n	226e0 <clear_event_registrations+0xc8>
   2267c:	493b      	ldr	r1, [pc, #236]	; (2276c <clear_event_registrations+0x154>)
   2267e:	23ba      	movs	r3, #186	; 0xba
   22680:	4a37      	ldr	r2, [pc, #220]	; (22760 <clear_event_registrations+0x148>)
   22682:	4838      	ldr	r0, [pc, #224]	; (22764 <clear_event_registrations+0x14c>)
   22684:	f002 f9c1 	bl	24a0a <assert_print>
   22688:	4839      	ldr	r0, [pc, #228]	; (22770 <clear_event_registrations+0x158>)
   2268a:	f002 f9be 	bl	24a0a <assert_print>
   2268e:	21ba      	movs	r1, #186	; 0xba
   22690:	e7ed      	b.n	2266e <clear_event_registrations+0x56>
		__ASSERT(event->signal != NULL, "invalid poll signal\n");
   22692:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22696:	bb1b      	cbnz	r3, 226e0 <clear_event_registrations+0xc8>
   22698:	4936      	ldr	r1, [pc, #216]	; (22774 <clear_event_registrations+0x15c>)
   2269a:	23be      	movs	r3, #190	; 0xbe
   2269c:	4a30      	ldr	r2, [pc, #192]	; (22760 <clear_event_registrations+0x148>)
   2269e:	4831      	ldr	r0, [pc, #196]	; (22764 <clear_event_registrations+0x14c>)
   226a0:	f002 f9b3 	bl	24a0a <assert_print>
   226a4:	4834      	ldr	r0, [pc, #208]	; (22778 <clear_event_registrations+0x160>)
   226a6:	f002 f9b0 	bl	24a0a <assert_print>
   226aa:	21be      	movs	r1, #190	; 0xbe
   226ac:	e7df      	b.n	2266e <clear_event_registrations+0x56>
		__ASSERT(event->msgq != NULL, "invalid message queue\n");
   226ae:	f850 3c04 	ldr.w	r3, [r0, #-4]
   226b2:	b9ab      	cbnz	r3, 226e0 <clear_event_registrations+0xc8>
   226b4:	4931      	ldr	r1, [pc, #196]	; (2277c <clear_event_registrations+0x164>)
   226b6:	23c2      	movs	r3, #194	; 0xc2
   226b8:	4a29      	ldr	r2, [pc, #164]	; (22760 <clear_event_registrations+0x148>)
   226ba:	482a      	ldr	r0, [pc, #168]	; (22764 <clear_event_registrations+0x14c>)
   226bc:	f002 f9a5 	bl	24a0a <assert_print>
   226c0:	482f      	ldr	r0, [pc, #188]	; (22780 <clear_event_registrations+0x168>)
   226c2:	f002 f9a2 	bl	24a0a <assert_print>
   226c6:	21c2      	movs	r1, #194	; 0xc2
   226c8:	e7d1      	b.n	2266e <clear_event_registrations+0x56>
		__ASSERT(false, "invalid event type\n");
   226ca:	492e      	ldr	r1, [pc, #184]	; (22784 <clear_event_registrations+0x16c>)
   226cc:	23cf      	movs	r3, #207	; 0xcf
   226ce:	4a24      	ldr	r2, [pc, #144]	; (22760 <clear_event_registrations+0x148>)
   226d0:	4824      	ldr	r0, [pc, #144]	; (22764 <clear_event_registrations+0x14c>)
   226d2:	f002 f99a 	bl	24a0a <assert_print>
   226d6:	482c      	ldr	r0, [pc, #176]	; (22788 <clear_event_registrations+0x170>)
   226d8:	f002 f997 	bl	24a0a <assert_print>
   226dc:	21cf      	movs	r1, #207	; 0xcf
   226de:	e7c6      	b.n	2266e <clear_event_registrations+0x56>
	return node->next != NULL;
   226e0:	f850 3c14 	ldr.w	r3, [r0, #-20]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
   226e4:	b12b      	cbz	r3, 226f2 <clear_event_registrations+0xda>
	sys_dnode_t *const prev = node->prev;
   226e6:	f850 2c10 	ldr.w	r2, [r0, #-16]
	prev->next = next;
   226ea:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   226ec:	605a      	str	r2, [r3, #4]
	node->prev = NULL;
   226ee:	e940 6605 	strd	r6, r6, [r0, #-20]
   226f2:	4638      	mov	r0, r7
   226f4:	f7fc ff7a 	bl	1f5ec <z_spin_unlock_valid>
   226f8:	b960      	cbnz	r0, 22714 <clear_event_registrations+0xfc>
   226fa:	23c2      	movs	r3, #194	; 0xc2
   226fc:	4a23      	ldr	r2, [pc, #140]	; (2278c <clear_event_registrations+0x174>)
   226fe:	4924      	ldr	r1, [pc, #144]	; (22790 <clear_event_registrations+0x178>)
   22700:	4818      	ldr	r0, [pc, #96]	; (22764 <clear_event_registrations+0x14c>)
   22702:	f002 f982 	bl	24a0a <assert_print>
   22706:	4914      	ldr	r1, [pc, #80]	; (22758 <clear_event_registrations+0x140>)
   22708:	4822      	ldr	r0, [pc, #136]	; (22794 <clear_event_registrations+0x17c>)
   2270a:	f002 f97e 	bl	24a0a <assert_print>
   2270e:	21c2      	movs	r1, #194	; 0xc2
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22710:	481e      	ldr	r0, [pc, #120]	; (2278c <clear_event_registrations+0x174>)
   22712:	e7ad      	b.n	22670 <clear_event_registrations+0x58>
   22714:	f385 8811 	msr	BASEPRI, r5
   22718:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   2271c:	f04f 0320 	mov.w	r3, #32
   22720:	f3ef 8511 	mrs	r5, BASEPRI
   22724:	f383 8812 	msr	BASEPRI_MAX, r3
   22728:	f3bf 8f6f 	isb	sy
   2272c:	4638      	mov	r0, r7
   2272e:	f7fc ff4f 	bl	1f5d0 <z_spin_lock_valid>
   22732:	3c01      	subs	r4, #1
   22734:	b958      	cbnz	r0, 2274e <clear_event_registrations+0x136>
   22736:	2394      	movs	r3, #148	; 0x94
   22738:	4a14      	ldr	r2, [pc, #80]	; (2278c <clear_event_registrations+0x174>)
   2273a:	4917      	ldr	r1, [pc, #92]	; (22798 <clear_event_registrations+0x180>)
   2273c:	4809      	ldr	r0, [pc, #36]	; (22764 <clear_event_registrations+0x14c>)
   2273e:	f002 f964 	bl	24a0a <assert_print>
   22742:	4905      	ldr	r1, [pc, #20]	; (22758 <clear_event_registrations+0x140>)
   22744:	4815      	ldr	r0, [pc, #84]	; (2279c <clear_event_registrations+0x184>)
   22746:	f002 f960 	bl	24a0a <assert_print>
   2274a:	2194      	movs	r1, #148	; 0x94
   2274c:	e7e0      	b.n	22710 <clear_event_registrations+0xf8>
	z_spin_lock_set_owner(l);
   2274e:	4638      	mov	r0, r7
   22750:	f7fc ff5a 	bl	1f608 <z_spin_lock_set_owner>
	return k;
   22754:	4640      	mov	r0, r8
   22756:	e768      	b.n	2262a <clear_event_registrations+0x12>
   22758:	200214b8 	.word	0x200214b8
   2275c:	0003088b 	.word	0x0003088b
   22760:	0003084d 	.word	0x0003084d
   22764:	0002b3a9 	.word	0x0002b3a9
   22768:	000308a5 	.word	0x000308a5
   2276c:	000308ba 	.word	0x000308ba
   22770:	000308d6 	.word	0x000308d6
   22774:	000308e7 	.word	0x000308e7
   22778:	00030904 	.word	0x00030904
   2277c:	0003091b 	.word	0x0003091b
   22780:	00030936 	.word	0x00030936
   22784:	00030b07 	.word	0x00030b07
   22788:	0003094f 	.word	0x0003094f
   2278c:	0002c0a4 	.word	0x0002c0a4
   22790:	0002c0d1 	.word	0x0002c0d1
   22794:	0002c0e8 	.word	0x0002c0e8
   22798:	0002c0fd 	.word	0x0002c0fd
   2279c:	0002c112 	.word	0x0002c112

000227a0 <k_poll_event_init>:
{
   227a0:	b508      	push	{r3, lr}
	__ASSERT(mode == K_POLL_MODE_NOTIFY_ONLY,
   227a2:	b162      	cbz	r2, 227be <k_poll_event_init+0x1e>
   227a4:	4917      	ldr	r1, [pc, #92]	; (22804 <k_poll_event_init+0x64>)
   227a6:	232d      	movs	r3, #45	; 0x2d
   227a8:	4a17      	ldr	r2, [pc, #92]	; (22808 <k_poll_event_init+0x68>)
   227aa:	4818      	ldr	r0, [pc, #96]	; (2280c <k_poll_event_init+0x6c>)
   227ac:	f002 f92d 	bl	24a0a <assert_print>
   227b0:	4817      	ldr	r0, [pc, #92]	; (22810 <k_poll_event_init+0x70>)
   227b2:	f002 f92a 	bl	24a0a <assert_print>
   227b6:	212d      	movs	r1, #45	; 0x2d
	__ASSERT(type < (BIT(_POLL_NUM_TYPES)), "invalid type\n");
   227b8:	4813      	ldr	r0, [pc, #76]	; (22808 <k_poll_event_init+0x68>)
   227ba:	f002 f91f 	bl	249fc <assert_post_action>
   227be:	293f      	cmp	r1, #63	; 0x3f
   227c0:	d90a      	bls.n	227d8 <k_poll_event_init+0x38>
   227c2:	4914      	ldr	r1, [pc, #80]	; (22814 <k_poll_event_init+0x74>)
   227c4:	232f      	movs	r3, #47	; 0x2f
   227c6:	4a10      	ldr	r2, [pc, #64]	; (22808 <k_poll_event_init+0x68>)
   227c8:	4810      	ldr	r0, [pc, #64]	; (2280c <k_poll_event_init+0x6c>)
   227ca:	f002 f91e 	bl	24a0a <assert_print>
   227ce:	4812      	ldr	r0, [pc, #72]	; (22818 <k_poll_event_init+0x78>)
   227d0:	f002 f91b 	bl	24a0a <assert_print>
   227d4:	212f      	movs	r1, #47	; 0x2f
   227d6:	e7ef      	b.n	227b8 <k_poll_event_init+0x18>
	__ASSERT(obj != NULL, "must provide an object\n");
   227d8:	b953      	cbnz	r3, 227f0 <k_poll_event_init+0x50>
   227da:	4910      	ldr	r1, [pc, #64]	; (2281c <k_poll_event_init+0x7c>)
   227dc:	2330      	movs	r3, #48	; 0x30
   227de:	4a0a      	ldr	r2, [pc, #40]	; (22808 <k_poll_event_init+0x68>)
   227e0:	480a      	ldr	r0, [pc, #40]	; (2280c <k_poll_event_init+0x6c>)
   227e2:	f002 f912 	bl	24a0a <assert_print>
   227e6:	480e      	ldr	r0, [pc, #56]	; (22820 <k_poll_event_init+0x80>)
   227e8:	f002 f90f 	bl	24a0a <assert_print>
   227ec:	2130      	movs	r1, #48	; 0x30
   227ee:	e7e3      	b.n	227b8 <k_poll_event_init+0x18>
	event->poller = NULL;
   227f0:	6082      	str	r2, [r0, #8]
	event->type = type;
   227f2:	0209      	lsls	r1, r1, #8
   227f4:	7b02      	ldrb	r2, [r0, #12]
   227f6:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
   227fa:	4311      	orrs	r1, r2
	event->obj = obj;
   227fc:	e9c0 1303 	strd	r1, r3, [r0, #12]
}
   22800:	bd08      	pop	{r3, pc}
   22802:	bf00      	nop
   22804:	00030965 	.word	0x00030965
   22808:	0003084d 	.word	0x0003084d
   2280c:	0002b3a9 	.word	0x0002b3a9
   22810:	00030985 	.word	0x00030985
   22814:	000309ab 	.word	0x000309ab
   22818:	000309cf 	.word	0x000309cf
   2281c:	000309df 	.word	0x000309df
   22820:	000309f2 	.word	0x000309f2

00022824 <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
   22824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22828:	461e      	mov	r6, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
   2282a:	4b5c      	ldr	r3, [pc, #368]	; (2299c <z_impl_k_poll+0x178>)
{
   2282c:	4617      	mov	r7, r2
	struct z_poller *poller = &_current->poller;
   2282e:	f8d3 8008 	ldr.w	r8, [r3, #8]

	poller->is_polling = true;
   22832:	2301      	movs	r3, #1
{
   22834:	4605      	mov	r5, r0
	struct z_poller *poller = &_current->poller;
   22836:	f108 0260 	add.w	r2, r8, #96	; 0x60
	poller->is_polling = true;
   2283a:	f888 3060 	strb.w	r3, [r8, #96]	; 0x60
	poller->mode = MODE_POLL;
   2283e:	f888 3061 	strb.w	r3, [r8, #97]	; 0x61
   22842:	f3ef 8b05 	mrs	fp, IPSR

	__ASSERT(!arch_is_in_isr(), "");
   22846:	f1bb 0f00 	cmp.w	fp, #0
   2284a:	d00e      	beq.n	2286a <z_impl_k_poll+0x46>
   2284c:	4954      	ldr	r1, [pc, #336]	; (229a0 <z_impl_k_poll+0x17c>)
   2284e:	f240 132d 	movw	r3, #301	; 0x12d
   22852:	4a54      	ldr	r2, [pc, #336]	; (229a4 <z_impl_k_poll+0x180>)
   22854:	4854      	ldr	r0, [pc, #336]	; (229a8 <z_impl_k_poll+0x184>)
   22856:	f002 f8d8 	bl	24a0a <assert_print>
   2285a:	4854      	ldr	r0, [pc, #336]	; (229ac <z_impl_k_poll+0x188>)
   2285c:	f002 f8d5 	bl	24a0a <assert_print>
   22860:	f240 112d 	movw	r1, #301	; 0x12d
	__ASSERT(events != NULL, "NULL events\n");
   22864:	484f      	ldr	r0, [pc, #316]	; (229a4 <z_impl_k_poll+0x180>)
   22866:	f002 f8c9 	bl	249fc <assert_post_action>
   2286a:	b960      	cbnz	r0, 22886 <z_impl_k_poll+0x62>
   2286c:	4950      	ldr	r1, [pc, #320]	; (229b0 <z_impl_k_poll+0x18c>)
   2286e:	f44f 7397 	mov.w	r3, #302	; 0x12e
   22872:	4a4c      	ldr	r2, [pc, #304]	; (229a4 <z_impl_k_poll+0x180>)
   22874:	484c      	ldr	r0, [pc, #304]	; (229a8 <z_impl_k_poll+0x184>)
   22876:	f002 f8c8 	bl	24a0a <assert_print>
   2287a:	484e      	ldr	r0, [pc, #312]	; (229b4 <z_impl_k_poll+0x190>)
   2287c:	f002 f8c5 	bl	24a0a <assert_print>
   22880:	f44f 7197 	mov.w	r1, #302	; 0x12e
   22884:	e7ee      	b.n	22864 <z_impl_k_poll+0x40>
	__ASSERT(num_events >= 0, "<0 events\n");
   22886:	2900      	cmp	r1, #0
   22888:	da0c      	bge.n	228a4 <z_impl_k_poll+0x80>
   2288a:	494b      	ldr	r1, [pc, #300]	; (229b8 <z_impl_k_poll+0x194>)
   2288c:	f240 132f 	movw	r3, #303	; 0x12f
   22890:	4a44      	ldr	r2, [pc, #272]	; (229a4 <z_impl_k_poll+0x180>)
   22892:	4845      	ldr	r0, [pc, #276]	; (229a8 <z_impl_k_poll+0x184>)
   22894:	f002 f8b9 	bl	24a0a <assert_print>
   22898:	4848      	ldr	r0, [pc, #288]	; (229bc <z_impl_k_poll+0x198>)
   2289a:	f002 f8b6 	bl	24a0a <assert_print>
   2289e:	f240 112f 	movw	r1, #303	; 0x12f
   228a2:	e7df      	b.n	22864 <z_impl_k_poll+0x40>

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
   228a4:	ea57 0306 	orrs.w	r3, r7, r6
   228a8:	bf0c      	ite	eq
   228aa:	2301      	moveq	r3, #1
   228ac:	2300      	movne	r3, #0
   228ae:	f7ff fda5 	bl	223fc <register_events>
   228b2:	4681      	mov	r9, r0
   228b4:	f04f 0320 	mov.w	r3, #32
   228b8:	f3ef 8a11 	mrs	sl, BASEPRI
   228bc:	f383 8812 	msr	BASEPRI_MAX, r3
   228c0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   228c4:	483e      	ldr	r0, [pc, #248]	; (229c0 <z_impl_k_poll+0x19c>)
   228c6:	f7fc fe83 	bl	1f5d0 <z_spin_lock_valid>
   228ca:	b960      	cbnz	r0, 228e6 <z_impl_k_poll+0xc2>
   228cc:	2394      	movs	r3, #148	; 0x94
   228ce:	4a3d      	ldr	r2, [pc, #244]	; (229c4 <z_impl_k_poll+0x1a0>)
   228d0:	493d      	ldr	r1, [pc, #244]	; (229c8 <z_impl_k_poll+0x1a4>)
   228d2:	4835      	ldr	r0, [pc, #212]	; (229a8 <z_impl_k_poll+0x184>)
   228d4:	f002 f899 	bl	24a0a <assert_print>
   228d8:	4939      	ldr	r1, [pc, #228]	; (229c0 <z_impl_k_poll+0x19c>)
   228da:	483c      	ldr	r0, [pc, #240]	; (229cc <z_impl_k_poll+0x1a8>)
   228dc:	f002 f895 	bl	24a0a <assert_print>
   228e0:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   228e2:	4838      	ldr	r0, [pc, #224]	; (229c4 <z_impl_k_poll+0x1a0>)
   228e4:	e7bf      	b.n	22866 <z_impl_k_poll+0x42>
	z_spin_lock_set_owner(l);
   228e6:	4836      	ldr	r0, [pc, #216]	; (229c0 <z_impl_k_poll+0x19c>)
   228e8:	f7fc fe8e 	bl	1f608 <z_spin_lock_set_owner>
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
   228ec:	f898 4060 	ldrb.w	r4, [r8, #96]	; 0x60
   228f0:	b9e4      	cbnz	r4, 2292c <z_impl_k_poll+0x108>
		clear_event_registrations(events, events_registered, key);
   228f2:	4628      	mov	r0, r5
   228f4:	4652      	mov	r2, sl
   228f6:	4649      	mov	r1, r9
   228f8:	f7ff fe8e 	bl	22618 <clear_event_registrations>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   228fc:	4830      	ldr	r0, [pc, #192]	; (229c0 <z_impl_k_poll+0x19c>)
   228fe:	f7fc fe75 	bl	1f5ec <z_spin_unlock_valid>
   22902:	b958      	cbnz	r0, 2291c <z_impl_k_poll+0xf8>
   22904:	23c2      	movs	r3, #194	; 0xc2
   22906:	4a2f      	ldr	r2, [pc, #188]	; (229c4 <z_impl_k_poll+0x1a0>)
   22908:	4931      	ldr	r1, [pc, #196]	; (229d0 <z_impl_k_poll+0x1ac>)
   2290a:	4827      	ldr	r0, [pc, #156]	; (229a8 <z_impl_k_poll+0x184>)
   2290c:	f002 f87d 	bl	24a0a <assert_print>
   22910:	492b      	ldr	r1, [pc, #172]	; (229c0 <z_impl_k_poll+0x19c>)
   22912:	4830      	ldr	r0, [pc, #192]	; (229d4 <z_impl_k_poll+0x1b0>)
   22914:	f002 f879 	bl	24a0a <assert_print>
   22918:	21c2      	movs	r1, #194	; 0xc2
   2291a:	e7e2      	b.n	228e2 <z_impl_k_poll+0xbe>
	__asm__ volatile(
   2291c:	f38a 8811 	msr	BASEPRI, sl
   22920:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
   22924:	4620      	mov	r0, r4
   22926:	b003      	add	sp, #12
   22928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   2292c:	ea57 0306 	orrs.w	r3, r7, r6
	poller->is_polling = false;
   22930:	f888 b060 	strb.w	fp, [r8, #96]	; 0x60
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   22934:	d10b      	bne.n	2294e <z_impl_k_poll+0x12a>
   22936:	4822      	ldr	r0, [pc, #136]	; (229c0 <z_impl_k_poll+0x19c>)
   22938:	f7fc fe58 	bl	1f5ec <z_spin_unlock_valid>
   2293c:	2800      	cmp	r0, #0
   2293e:	d0e1      	beq.n	22904 <z_impl_k_poll+0xe0>
   22940:	f38a 8811 	msr	BASEPRI, sl
   22944:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
   22948:	f06f 040a 	mvn.w	r4, #10
   2294c:	e7ea      	b.n	22924 <z_impl_k_poll+0x100>
	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
   2294e:	4651      	mov	r1, sl
   22950:	e9cd 7600 	strd	r7, r6, [sp]
   22954:	4a20      	ldr	r2, [pc, #128]	; (229d8 <z_impl_k_poll+0x1b4>)
   22956:	481a      	ldr	r0, [pc, #104]	; (229c0 <z_impl_k_poll+0x19c>)
   22958:	f7fe fbd2 	bl	21100 <z_pend_curr>
   2295c:	4604      	mov	r4, r0
	__asm__ volatile(
   2295e:	f04f 0320 	mov.w	r3, #32
   22962:	f3ef 8611 	mrs	r6, BASEPRI
   22966:	f383 8812 	msr	BASEPRI_MAX, r3
   2296a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2296e:	4814      	ldr	r0, [pc, #80]	; (229c0 <z_impl_k_poll+0x19c>)
   22970:	f7fc fe2e 	bl	1f5d0 <z_spin_lock_valid>
   22974:	2800      	cmp	r0, #0
   22976:	d0a9      	beq.n	228cc <z_impl_k_poll+0xa8>
	z_spin_lock_set_owner(l);
   22978:	4811      	ldr	r0, [pc, #68]	; (229c0 <z_impl_k_poll+0x19c>)
   2297a:	f7fc fe45 	bl	1f608 <z_spin_lock_set_owner>
	clear_event_registrations(events, events_registered, key);
   2297e:	4628      	mov	r0, r5
   22980:	4632      	mov	r2, r6
   22982:	4649      	mov	r1, r9
   22984:	f7ff fe48 	bl	22618 <clear_event_registrations>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22988:	480d      	ldr	r0, [pc, #52]	; (229c0 <z_impl_k_poll+0x19c>)
   2298a:	f7fc fe2f 	bl	1f5ec <z_spin_unlock_valid>
   2298e:	2800      	cmp	r0, #0
   22990:	d0b8      	beq.n	22904 <z_impl_k_poll+0xe0>
	__asm__ volatile(
   22992:	f386 8811 	msr	BASEPRI, r6
   22996:	f3bf 8f6f 	isb	sy
	return swap_rc;
   2299a:	e7c3      	b.n	22924 <z_impl_k_poll+0x100>
   2299c:	20021460 	.word	0x20021460
   229a0:	000303d6 	.word	0x000303d6
   229a4:	0003084d 	.word	0x0003084d
   229a8:	0002b3a9 	.word	0x0002b3a9
   229ac:	0002eeaa 	.word	0x0002eeaa
   229b0:	00030a0c 	.word	0x00030a0c
   229b4:	00030a22 	.word	0x00030a22
   229b8:	00030a31 	.word	0x00030a31
   229bc:	00030a41 	.word	0x00030a41
   229c0:	200214b8 	.word	0x200214b8
   229c4:	0002c0a4 	.word	0x0002c0a4
   229c8:	0002c0fd 	.word	0x0002c0fd
   229cc:	0002c112 	.word	0x0002c112
   229d0:	0002c0d1 	.word	0x0002c0d1
   229d4:	0002c0e8 	.word	0x0002c0e8
   229d8:	2000873c 	.word	0x2000873c

000229dc <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
   229dc:	b570      	push	{r4, r5, r6, lr}
   229de:	4604      	mov	r4, r0
   229e0:	460d      	mov	r5, r1
	__asm__ volatile(
   229e2:	f04f 0320 	mov.w	r3, #32
   229e6:	f3ef 8611 	mrs	r6, BASEPRI
   229ea:	f383 8812 	msr	BASEPRI_MAX, r3
   229ee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   229f2:	4820      	ldr	r0, [pc, #128]	; (22a74 <z_impl_k_poll_signal_raise+0x98>)
   229f4:	f7fc fdec 	bl	1f5d0 <z_spin_lock_valid>
   229f8:	b968      	cbnz	r0, 22a16 <z_impl_k_poll_signal_raise+0x3a>
   229fa:	2394      	movs	r3, #148	; 0x94
   229fc:	4a1e      	ldr	r2, [pc, #120]	; (22a78 <z_impl_k_poll_signal_raise+0x9c>)
   229fe:	491f      	ldr	r1, [pc, #124]	; (22a7c <z_impl_k_poll_signal_raise+0xa0>)
   22a00:	481f      	ldr	r0, [pc, #124]	; (22a80 <z_impl_k_poll_signal_raise+0xa4>)
   22a02:	f002 f802 	bl	24a0a <assert_print>
   22a06:	491b      	ldr	r1, [pc, #108]	; (22a74 <z_impl_k_poll_signal_raise+0x98>)
   22a08:	481e      	ldr	r0, [pc, #120]	; (22a84 <z_impl_k_poll_signal_raise+0xa8>)
   22a0a:	f001 fffe 	bl	24a0a <assert_print>
   22a0e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22a10:	4819      	ldr	r0, [pc, #100]	; (22a78 <z_impl_k_poll_signal_raise+0x9c>)
   22a12:	f001 fff3 	bl	249fc <assert_post_action>
	z_spin_lock_set_owner(l);
   22a16:	4817      	ldr	r0, [pc, #92]	; (22a74 <z_impl_k_poll_signal_raise+0x98>)
   22a18:	f7fc fdf6 	bl	1f608 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
	sig->signaled = 1U;
   22a1c:	2101      	movs	r1, #1
	return list->head == list;
   22a1e:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
   22a20:	60e5      	str	r5, [r4, #12]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
   22a22:	4284      	cmp	r4, r0
	sig->signaled = 1U;
   22a24:	60a1      	str	r1, [r4, #8]
   22a26:	d10f      	bne.n	22a48 <z_impl_k_poll_signal_raise+0x6c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22a28:	4812      	ldr	r0, [pc, #72]	; (22a74 <z_impl_k_poll_signal_raise+0x98>)
   22a2a:	f7fc fddf 	bl	1f5ec <z_spin_unlock_valid>
   22a2e:	b9d8      	cbnz	r0, 22a68 <z_impl_k_poll_signal_raise+0x8c>
   22a30:	23c2      	movs	r3, #194	; 0xc2
   22a32:	4a11      	ldr	r2, [pc, #68]	; (22a78 <z_impl_k_poll_signal_raise+0x9c>)
   22a34:	4914      	ldr	r1, [pc, #80]	; (22a88 <z_impl_k_poll_signal_raise+0xac>)
   22a36:	4812      	ldr	r0, [pc, #72]	; (22a80 <z_impl_k_poll_signal_raise+0xa4>)
   22a38:	f001 ffe7 	bl	24a0a <assert_print>
   22a3c:	490d      	ldr	r1, [pc, #52]	; (22a74 <z_impl_k_poll_signal_raise+0x98>)
   22a3e:	4813      	ldr	r0, [pc, #76]	; (22a8c <z_impl_k_poll_signal_raise+0xb0>)
   22a40:	f001 ffe3 	bl	24a0a <assert_print>
   22a44:	21c2      	movs	r1, #194	; 0xc2
   22a46:	e7e3      	b.n	22a10 <z_impl_k_poll_signal_raise+0x34>
	sys_dnode_t *const next = node->next;
   22a48:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   22a4c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   22a4e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   22a50:	2300      	movs	r3, #0
	node->prev = NULL;
   22a52:	e9c0 3300 	strd	r3, r3, [r0]
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   22a56:	f006 fcb5 	bl	293c4 <signal_poll_event>

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
   22a5a:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   22a5c:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
   22a5e:	4805      	ldr	r0, [pc, #20]	; (22a74 <z_impl_k_poll_signal_raise+0x98>)
   22a60:	f7fe f880 	bl	20b64 <z_reschedule>
	return rc;
}
   22a64:	4620      	mov	r0, r4
   22a66:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   22a68:	f386 8811 	msr	BASEPRI, r6
   22a6c:	f3bf 8f6f 	isb	sy
		return 0;
   22a70:	2400      	movs	r4, #0
   22a72:	e7f7      	b.n	22a64 <z_impl_k_poll_signal_raise+0x88>
   22a74:	200214b8 	.word	0x200214b8
   22a78:	0002c0a4 	.word	0x0002c0a4
   22a7c:	0002c0fd 	.word	0x0002c0fd
   22a80:	0002b3a9 	.word	0x0002b3a9
   22a84:	0002c112 	.word	0x0002c112
   22a88:	0002c0d1 	.word	0x0002c0d1
   22a8c:	0002c0e8 	.word	0x0002c0e8

00022a90 <z_heap_aligned_alloc>:
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
   22a90:	3204      	adds	r2, #4
#include <string.h>
#include <zephyr/sys/math_extras.h>
#include <zephyr/sys/util.h>

static void *z_heap_aligned_alloc(struct k_heap *heap, size_t align, size_t size)
{
   22a92:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
   22a96:	4606      	mov	r6, r0
   22a98:	460d      	mov	r5, r1
   22a9a:	d220      	bcs.n	22ade <z_heap_aligned_alloc+0x4e>
	if (size_add_overflow(size, sizeof(heap_ref), &size)) {
		return NULL;
	}
	__align = align | sizeof(heap_ref);

	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
   22a9c:	f04f 0800 	mov.w	r8, #0
   22aa0:	f04f 0900 	mov.w	r9, #0
   22aa4:	f041 0104 	orr.w	r1, r1, #4
   22aa8:	e9cd 8900 	strd	r8, r9, [sp]
   22aac:	f7fc fa8c 	bl	1efc8 <k_heap_aligned_alloc>
	if (mem == NULL) {
   22ab0:	4604      	mov	r4, r0
   22ab2:	b1a0      	cbz	r0, 22ade <z_heap_aligned_alloc+0x4e>
		return NULL;
	}

	heap_ref = mem;
	*heap_ref = heap;
   22ab4:	f844 6b04 	str.w	r6, [r4], #4
	mem = ++heap_ref;
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
   22ab8:	b195      	cbz	r5, 22ae0 <z_heap_aligned_alloc+0x50>
   22aba:	1e6b      	subs	r3, r5, #1
   22abc:	421c      	tst	r4, r3
   22abe:	d00f      	beq.n	22ae0 <z_heap_aligned_alloc+0x50>
   22ac0:	2325      	movs	r3, #37	; 0x25
   22ac2:	4a09      	ldr	r2, [pc, #36]	; (22ae8 <z_heap_aligned_alloc+0x58>)
   22ac4:	4909      	ldr	r1, [pc, #36]	; (22aec <z_heap_aligned_alloc+0x5c>)
   22ac6:	480a      	ldr	r0, [pc, #40]	; (22af0 <z_heap_aligned_alloc+0x60>)
   22ac8:	f001 ff9f 	bl	24a0a <assert_print>
   22acc:	4621      	mov	r1, r4
   22ace:	4809      	ldr	r0, [pc, #36]	; (22af4 <z_heap_aligned_alloc+0x64>)
   22ad0:	462a      	mov	r2, r5
   22ad2:	f001 ff9a 	bl	24a0a <assert_print>
   22ad6:	2125      	movs	r1, #37	; 0x25
   22ad8:	4803      	ldr	r0, [pc, #12]	; (22ae8 <z_heap_aligned_alloc+0x58>)
   22ada:	f001 ff8f 	bl	249fc <assert_post_action>
		return NULL;
   22ade:	2400      	movs	r4, #0
		 "misaligned memory at %p (align = %zu)", mem, align);

	return mem;
}
   22ae0:	4620      	mov	r0, r4
   22ae2:	b002      	add	sp, #8
   22ae4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   22ae8:	00030a4e 	.word	0x00030a4e
   22aec:	00030a72 	.word	0x00030a72
   22af0:	0002b3a9 	.word	0x0002b3a9
   22af4:	00030aa4 	.word	0x00030aa4

00022af8 <k_aligned_alloc>:
K_HEAP_DEFINE(_system_heap, CONFIG_HEAP_MEM_POOL_SIZE);
#define _SYSTEM_HEAP (&_system_heap)

void *k_aligned_alloc(size_t align, size_t size)
{
	__ASSERT(align / sizeof(void *) >= 1
   22af8:	2803      	cmp	r0, #3
{
   22afa:	460a      	mov	r2, r1
   22afc:	b508      	push	{r3, lr}
	__ASSERT(align / sizeof(void *) >= 1
   22afe:	d901      	bls.n	22b04 <k_aligned_alloc+0xc>
   22b00:	0783      	lsls	r3, r0, #30
   22b02:	d00c      	beq.n	22b1e <k_aligned_alloc+0x26>
   22b04:	4910      	ldr	r1, [pc, #64]	; (22b48 <k_aligned_alloc+0x50>)
   22b06:	2342      	movs	r3, #66	; 0x42
   22b08:	4a10      	ldr	r2, [pc, #64]	; (22b4c <k_aligned_alloc+0x54>)
   22b0a:	4811      	ldr	r0, [pc, #68]	; (22b50 <k_aligned_alloc+0x58>)
   22b0c:	f001 ff7d 	bl	24a0a <assert_print>
   22b10:	4810      	ldr	r0, [pc, #64]	; (22b54 <k_aligned_alloc+0x5c>)
   22b12:	f001 ff7a 	bl	24a0a <assert_print>
   22b16:	2142      	movs	r1, #66	; 0x42
		&& (align % sizeof(void *)) == 0,
		"align must be a multiple of sizeof(void *)");

	__ASSERT((align & (align - 1)) == 0,
   22b18:	480c      	ldr	r0, [pc, #48]	; (22b4c <k_aligned_alloc+0x54>)
   22b1a:	f001 ff6f 	bl	249fc <assert_post_action>
   22b1e:	1e43      	subs	r3, r0, #1
   22b20:	4203      	tst	r3, r0
   22b22:	d00a      	beq.n	22b3a <k_aligned_alloc+0x42>
   22b24:	490c      	ldr	r1, [pc, #48]	; (22b58 <k_aligned_alloc+0x60>)
   22b26:	2346      	movs	r3, #70	; 0x46
   22b28:	4a08      	ldr	r2, [pc, #32]	; (22b4c <k_aligned_alloc+0x54>)
   22b2a:	4809      	ldr	r0, [pc, #36]	; (22b50 <k_aligned_alloc+0x58>)
   22b2c:	f001 ff6d 	bl	24a0a <assert_print>
   22b30:	480a      	ldr	r0, [pc, #40]	; (22b5c <k_aligned_alloc+0x64>)
   22b32:	f001 ff6a 	bl	24a0a <assert_print>
   22b36:	2146      	movs	r1, #70	; 0x46
   22b38:	e7ee      	b.n	22b18 <k_aligned_alloc+0x20>
		"align must be a power of 2");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap_sys, k_aligned_alloc, _SYSTEM_HEAP);

	void *ret = z_heap_aligned_alloc(_SYSTEM_HEAP, align, size);
   22b3a:	4601      	mov	r1, r0

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap_sys, k_aligned_alloc, _SYSTEM_HEAP, ret);

	return ret;
}
   22b3c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	void *ret = z_heap_aligned_alloc(_SYSTEM_HEAP, align, size);
   22b40:	4807      	ldr	r0, [pc, #28]	; (22b60 <k_aligned_alloc+0x68>)
   22b42:	f7ff bfa5 	b.w	22a90 <z_heap_aligned_alloc>
   22b46:	bf00      	nop
   22b48:	00030acc 	.word	0x00030acc
   22b4c:	00030a4e 	.word	0x00030a4e
   22b50:	0002b3a9 	.word	0x0002b3a9
   22b54:	00030b09 	.word	0x00030b09
   22b58:	0002bf0e 	.word	0x0002bf0e
   22b5c:	0002bf29 	.word	0x0002bf29
   22b60:	20008a68 	.word	0x20008a68

00022b64 <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
   22b64:	4b01      	ldr	r3, [pc, #4]	; (22b6c <k_thread_system_pool_assign+0x8>)
   22b66:	6743      	str	r3, [r0, #116]	; 0x74
}
   22b68:	4770      	bx	lr
   22b6a:	bf00      	nop
   22b6c:	20008a68 	.word	0x20008a68

00022b70 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
   22b70:	b538      	push	{r3, r4, r5, lr}
   22b72:	4604      	mov	r4, r0
   22b74:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
   22b76:	f006 faa9 	bl	290cc <k_is_in_isr>
   22b7a:	b920      	cbnz	r0, 22b86 <z_thread_aligned_alloc+0x16>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
   22b7c:	4b06      	ldr	r3, [pc, #24]	; (22b98 <z_thread_aligned_alloc+0x28>)
   22b7e:	689b      	ldr	r3, [r3, #8]
   22b80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	}

	if (heap != NULL) {
   22b82:	b90b      	cbnz	r3, 22b88 <z_thread_aligned_alloc+0x18>
	} else {
		ret = NULL;
	}

	return ret;
}
   22b84:	bd38      	pop	{r3, r4, r5, pc}
		heap = _SYSTEM_HEAP;
   22b86:	4b05      	ldr	r3, [pc, #20]	; (22b9c <z_thread_aligned_alloc+0x2c>)
		ret = z_heap_aligned_alloc(heap, align, size);
   22b88:	462a      	mov	r2, r5
   22b8a:	4621      	mov	r1, r4
   22b8c:	4618      	mov	r0, r3
}
   22b8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = z_heap_aligned_alloc(heap, align, size);
   22b92:	f7ff bf7d 	b.w	22a90 <z_heap_aligned_alloc>
   22b96:	bf00      	nop
   22b98:	20021460 	.word	0x20021460
   22b9c:	20008a68 	.word	0x20008a68

00022ba0 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
   22ba0:	4801      	ldr	r0, [pc, #4]	; (22ba8 <boot_banner+0x8>)
   22ba2:	f001 bd70 	b.w	24686 <printk>
   22ba6:	bf00      	nop
   22ba8:	00030b36 	.word	0x00030b36

00022bac <log>:
   22bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   22bae:	4604      	mov	r4, r0
   22bb0:	460d      	mov	r5, r1
   22bb2:	f7e6 feb1 	bl	9918 <__ieee754_log>
   22bb6:	4b17      	ldr	r3, [pc, #92]	; (22c14 <log+0x68>)
   22bb8:	4606      	mov	r6, r0
   22bba:	460f      	mov	r7, r1
   22bbc:	f993 3000 	ldrsb.w	r3, [r3]
   22bc0:	3301      	adds	r3, #1
   22bc2:	d01a      	beq.n	22bfa <log+0x4e>
   22bc4:	4622      	mov	r2, r4
   22bc6:	462b      	mov	r3, r5
   22bc8:	4620      	mov	r0, r4
   22bca:	4629      	mov	r1, r5
   22bcc:	f7e6 fa32 	bl	9034 <__aeabi_dcmpun>
   22bd0:	b998      	cbnz	r0, 22bfa <log+0x4e>
   22bd2:	2200      	movs	r2, #0
   22bd4:	2300      	movs	r3, #0
   22bd6:	4620      	mov	r0, r4
   22bd8:	4629      	mov	r1, r5
   22bda:	f7e6 fa21 	bl	9020 <__aeabi_dcmpgt>
   22bde:	b960      	cbnz	r0, 22bfa <log+0x4e>
   22be0:	2200      	movs	r2, #0
   22be2:	2300      	movs	r3, #0
   22be4:	4620      	mov	r0, r4
   22be6:	4629      	mov	r1, r5
   22be8:	f7e6 f9f2 	bl	8fd0 <__aeabi_dcmpeq>
   22bec:	b140      	cbz	r0, 22c00 <log+0x54>
   22bee:	f002 ffc1 	bl	25b74 <__errno>
   22bf2:	2600      	movs	r6, #0
   22bf4:	2322      	movs	r3, #34	; 0x22
   22bf6:	4f08      	ldr	r7, [pc, #32]	; (22c18 <log+0x6c>)
   22bf8:	6003      	str	r3, [r0, #0]
   22bfa:	4630      	mov	r0, r6
   22bfc:	4639      	mov	r1, r7
   22bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   22c00:	f002 ffb8 	bl	25b74 <__errno>
   22c04:	2321      	movs	r3, #33	; 0x21
   22c06:	6003      	str	r3, [r0, #0]
   22c08:	4804      	ldr	r0, [pc, #16]	; (22c1c <log+0x70>)
   22c0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   22c0e:	f000 b807 	b.w	22c20 <nan>
   22c12:	bf00      	nop
   22c14:	200089e7 	.word	0x200089e7
   22c18:	fff00000 	.word	0xfff00000
   22c1c:	0002eeac 	.word	0x0002eeac

00022c20 <nan>:
   22c20:	2000      	movs	r0, #0
   22c22:	4901      	ldr	r1, [pc, #4]	; (22c28 <nan+0x8>)
   22c24:	4770      	bx	lr
   22c26:	bf00      	nop
   22c28:	7ff80000 	.word	0x7ff80000

00022c2c <malloc>:
   22c2c:	4b02      	ldr	r3, [pc, #8]	; (22c38 <malloc+0xc>)
   22c2e:	4601      	mov	r1, r0
   22c30:	6818      	ldr	r0, [r3, #0]
   22c32:	f000 b84d 	b.w	22cd0 <_malloc_r>
   22c36:	bf00      	nop
   22c38:	20008744 	.word	0x20008744

00022c3c <_free_r>:
   22c3c:	b538      	push	{r3, r4, r5, lr}
   22c3e:	4605      	mov	r5, r0
   22c40:	2900      	cmp	r1, #0
   22c42:	d041      	beq.n	22cc8 <_free_r+0x8c>
   22c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
   22c48:	1f0c      	subs	r4, r1, #4
   22c4a:	2b00      	cmp	r3, #0
   22c4c:	bfb8      	it	lt
   22c4e:	18e4      	addlt	r4, r4, r3
   22c50:	f000 fd18 	bl	23684 <__malloc_lock>
   22c54:	4a1d      	ldr	r2, [pc, #116]	; (22ccc <_free_r+0x90>)
   22c56:	6813      	ldr	r3, [r2, #0]
   22c58:	b933      	cbnz	r3, 22c68 <_free_r+0x2c>
   22c5a:	6063      	str	r3, [r4, #4]
   22c5c:	6014      	str	r4, [r2, #0]
   22c5e:	4628      	mov	r0, r5
   22c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   22c64:	f000 bd14 	b.w	23690 <__malloc_unlock>
   22c68:	42a3      	cmp	r3, r4
   22c6a:	d908      	bls.n	22c7e <_free_r+0x42>
   22c6c:	6820      	ldr	r0, [r4, #0]
   22c6e:	1821      	adds	r1, r4, r0
   22c70:	428b      	cmp	r3, r1
   22c72:	bf01      	itttt	eq
   22c74:	6819      	ldreq	r1, [r3, #0]
   22c76:	685b      	ldreq	r3, [r3, #4]
   22c78:	1809      	addeq	r1, r1, r0
   22c7a:	6021      	streq	r1, [r4, #0]
   22c7c:	e7ed      	b.n	22c5a <_free_r+0x1e>
   22c7e:	461a      	mov	r2, r3
   22c80:	685b      	ldr	r3, [r3, #4]
   22c82:	b10b      	cbz	r3, 22c88 <_free_r+0x4c>
   22c84:	42a3      	cmp	r3, r4
   22c86:	d9fa      	bls.n	22c7e <_free_r+0x42>
   22c88:	6811      	ldr	r1, [r2, #0]
   22c8a:	1850      	adds	r0, r2, r1
   22c8c:	42a0      	cmp	r0, r4
   22c8e:	d10b      	bne.n	22ca8 <_free_r+0x6c>
   22c90:	6820      	ldr	r0, [r4, #0]
   22c92:	4401      	add	r1, r0
   22c94:	1850      	adds	r0, r2, r1
   22c96:	6011      	str	r1, [r2, #0]
   22c98:	4283      	cmp	r3, r0
   22c9a:	d1e0      	bne.n	22c5e <_free_r+0x22>
   22c9c:	6818      	ldr	r0, [r3, #0]
   22c9e:	685b      	ldr	r3, [r3, #4]
   22ca0:	4408      	add	r0, r1
   22ca2:	6053      	str	r3, [r2, #4]
   22ca4:	6010      	str	r0, [r2, #0]
   22ca6:	e7da      	b.n	22c5e <_free_r+0x22>
   22ca8:	d902      	bls.n	22cb0 <_free_r+0x74>
   22caa:	230c      	movs	r3, #12
   22cac:	602b      	str	r3, [r5, #0]
   22cae:	e7d6      	b.n	22c5e <_free_r+0x22>
   22cb0:	6820      	ldr	r0, [r4, #0]
   22cb2:	1821      	adds	r1, r4, r0
   22cb4:	428b      	cmp	r3, r1
   22cb6:	bf02      	ittt	eq
   22cb8:	6819      	ldreq	r1, [r3, #0]
   22cba:	685b      	ldreq	r3, [r3, #4]
   22cbc:	1809      	addeq	r1, r1, r0
   22cbe:	6063      	str	r3, [r4, #4]
   22cc0:	bf08      	it	eq
   22cc2:	6021      	streq	r1, [r4, #0]
   22cc4:	6054      	str	r4, [r2, #4]
   22cc6:	e7ca      	b.n	22c5e <_free_r+0x22>
   22cc8:	bd38      	pop	{r3, r4, r5, pc}
   22cca:	bf00      	nop
   22ccc:	200214c0 	.word	0x200214c0

00022cd0 <_malloc_r>:
   22cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   22cd2:	1ccd      	adds	r5, r1, #3
   22cd4:	4606      	mov	r6, r0
   22cd6:	f025 0503 	bic.w	r5, r5, #3
   22cda:	3508      	adds	r5, #8
   22cdc:	2d0c      	cmp	r5, #12
   22cde:	bf38      	it	cc
   22ce0:	250c      	movcc	r5, #12
   22ce2:	2d00      	cmp	r5, #0
   22ce4:	db01      	blt.n	22cea <_malloc_r+0x1a>
   22ce6:	42a9      	cmp	r1, r5
   22ce8:	d903      	bls.n	22cf2 <_malloc_r+0x22>
   22cea:	230c      	movs	r3, #12
   22cec:	6033      	str	r3, [r6, #0]
   22cee:	2000      	movs	r0, #0
   22cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   22cf2:	f000 fcc7 	bl	23684 <__malloc_lock>
   22cf6:	4921      	ldr	r1, [pc, #132]	; (22d7c <_malloc_r+0xac>)
   22cf8:	680a      	ldr	r2, [r1, #0]
   22cfa:	4614      	mov	r4, r2
   22cfc:	b99c      	cbnz	r4, 22d26 <_malloc_r+0x56>
   22cfe:	4f20      	ldr	r7, [pc, #128]	; (22d80 <_malloc_r+0xb0>)
   22d00:	683b      	ldr	r3, [r7, #0]
   22d02:	b923      	cbnz	r3, 22d0e <_malloc_r+0x3e>
   22d04:	4621      	mov	r1, r4
   22d06:	4630      	mov	r0, r6
   22d08:	f000 fbb8 	bl	2347c <_sbrk_r>
   22d0c:	6038      	str	r0, [r7, #0]
   22d0e:	4629      	mov	r1, r5
   22d10:	4630      	mov	r0, r6
   22d12:	f000 fbb3 	bl	2347c <_sbrk_r>
   22d16:	1c43      	adds	r3, r0, #1
   22d18:	d123      	bne.n	22d62 <_malloc_r+0x92>
   22d1a:	230c      	movs	r3, #12
   22d1c:	4630      	mov	r0, r6
   22d1e:	6033      	str	r3, [r6, #0]
   22d20:	f000 fcb6 	bl	23690 <__malloc_unlock>
   22d24:	e7e3      	b.n	22cee <_malloc_r+0x1e>
   22d26:	6823      	ldr	r3, [r4, #0]
   22d28:	1b5b      	subs	r3, r3, r5
   22d2a:	d417      	bmi.n	22d5c <_malloc_r+0x8c>
   22d2c:	2b0b      	cmp	r3, #11
   22d2e:	d903      	bls.n	22d38 <_malloc_r+0x68>
   22d30:	6023      	str	r3, [r4, #0]
   22d32:	441c      	add	r4, r3
   22d34:	6025      	str	r5, [r4, #0]
   22d36:	e004      	b.n	22d42 <_malloc_r+0x72>
   22d38:	6863      	ldr	r3, [r4, #4]
   22d3a:	42a2      	cmp	r2, r4
   22d3c:	bf0c      	ite	eq
   22d3e:	600b      	streq	r3, [r1, #0]
   22d40:	6053      	strne	r3, [r2, #4]
   22d42:	4630      	mov	r0, r6
   22d44:	f000 fca4 	bl	23690 <__malloc_unlock>
   22d48:	f104 000b 	add.w	r0, r4, #11
   22d4c:	1d23      	adds	r3, r4, #4
   22d4e:	f020 0007 	bic.w	r0, r0, #7
   22d52:	1ac2      	subs	r2, r0, r3
   22d54:	bf1c      	itt	ne
   22d56:	1a1b      	subne	r3, r3, r0
   22d58:	50a3      	strne	r3, [r4, r2]
   22d5a:	e7c9      	b.n	22cf0 <_malloc_r+0x20>
   22d5c:	4622      	mov	r2, r4
   22d5e:	6864      	ldr	r4, [r4, #4]
   22d60:	e7cc      	b.n	22cfc <_malloc_r+0x2c>
   22d62:	1cc4      	adds	r4, r0, #3
   22d64:	f024 0403 	bic.w	r4, r4, #3
   22d68:	42a0      	cmp	r0, r4
   22d6a:	d0e3      	beq.n	22d34 <_malloc_r+0x64>
   22d6c:	1a21      	subs	r1, r4, r0
   22d6e:	4630      	mov	r0, r6
   22d70:	f000 fb84 	bl	2347c <_sbrk_r>
   22d74:	3001      	adds	r0, #1
   22d76:	d1dd      	bne.n	22d34 <_malloc_r+0x64>
   22d78:	e7cf      	b.n	22d1a <_malloc_r+0x4a>
   22d7a:	bf00      	nop
   22d7c:	200214c0 	.word	0x200214c0
   22d80:	200214bc 	.word	0x200214bc

00022d84 <_printf_float>:
   22d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d88:	b091      	sub	sp, #68	; 0x44
   22d8a:	460c      	mov	r4, r1
   22d8c:	4616      	mov	r6, r2
   22d8e:	461f      	mov	r7, r3
   22d90:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   22d94:	4605      	mov	r5, r0
   22d96:	f000 fc71 	bl	2367c <_localeconv_r>
   22d9a:	6803      	ldr	r3, [r0, #0]
   22d9c:	4618      	mov	r0, r3
   22d9e:	9308      	str	r3, [sp, #32]
   22da0:	f7e6 fade 	bl	9360 <strlen>
   22da4:	2300      	movs	r3, #0
   22da6:	9009      	str	r0, [sp, #36]	; 0x24
   22da8:	930e      	str	r3, [sp, #56]	; 0x38
   22daa:	f8d8 3000 	ldr.w	r3, [r8]
   22dae:	f894 a018 	ldrb.w	sl, [r4, #24]
   22db2:	3307      	adds	r3, #7
   22db4:	f8d4 b000 	ldr.w	fp, [r4]
   22db8:	f023 0307 	bic.w	r3, r3, #7
   22dbc:	f103 0208 	add.w	r2, r3, #8
   22dc0:	f8c8 2000 	str.w	r2, [r8]
   22dc4:	f04f 32ff 	mov.w	r2, #4294967295
   22dc8:	e9d3 8900 	ldrd	r8, r9, [r3]
   22dcc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
   22dd0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
   22dd4:	930b      	str	r3, [sp, #44]	; 0x2c
   22dd6:	4b9d      	ldr	r3, [pc, #628]	; (2304c <_printf_float+0x2c8>)
   22dd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   22ddc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
   22de0:	f7e6 f928 	bl	9034 <__aeabi_dcmpun>
   22de4:	bb70      	cbnz	r0, 22e44 <_printf_float+0xc0>
   22de6:	f04f 32ff 	mov.w	r2, #4294967295
   22dea:	4b98      	ldr	r3, [pc, #608]	; (2304c <_printf_float+0x2c8>)
   22dec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   22df0:	f7e6 f902 	bl	8ff8 <__aeabi_dcmple>
   22df4:	bb30      	cbnz	r0, 22e44 <_printf_float+0xc0>
   22df6:	2200      	movs	r2, #0
   22df8:	2300      	movs	r3, #0
   22dfa:	4640      	mov	r0, r8
   22dfc:	4649      	mov	r1, r9
   22dfe:	f7e6 f8f1 	bl	8fe4 <__aeabi_dcmplt>
   22e02:	b110      	cbz	r0, 22e0a <_printf_float+0x86>
   22e04:	232d      	movs	r3, #45	; 0x2d
   22e06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   22e0a:	4a91      	ldr	r2, [pc, #580]	; (23050 <_printf_float+0x2cc>)
   22e0c:	4b91      	ldr	r3, [pc, #580]	; (23054 <_printf_float+0x2d0>)
   22e0e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   22e12:	bf94      	ite	ls
   22e14:	4690      	movls	r8, r2
   22e16:	4698      	movhi	r8, r3
   22e18:	2303      	movs	r3, #3
   22e1a:	f04f 0900 	mov.w	r9, #0
   22e1e:	6123      	str	r3, [r4, #16]
   22e20:	f02b 0304 	bic.w	r3, fp, #4
   22e24:	6023      	str	r3, [r4, #0]
   22e26:	4633      	mov	r3, r6
   22e28:	aa0f      	add	r2, sp, #60	; 0x3c
   22e2a:	4621      	mov	r1, r4
   22e2c:	4628      	mov	r0, r5
   22e2e:	9700      	str	r7, [sp, #0]
   22e30:	f006 fc41 	bl	296b6 <_printf_common>
   22e34:	3001      	adds	r0, #1
   22e36:	f040 8099 	bne.w	22f6c <_printf_float+0x1e8>
   22e3a:	f04f 30ff 	mov.w	r0, #4294967295
   22e3e:	b011      	add	sp, #68	; 0x44
   22e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e44:	4642      	mov	r2, r8
   22e46:	464b      	mov	r3, r9
   22e48:	4640      	mov	r0, r8
   22e4a:	4649      	mov	r1, r9
   22e4c:	f7e6 f8f2 	bl	9034 <__aeabi_dcmpun>
   22e50:	b140      	cbz	r0, 22e64 <_printf_float+0xe0>
   22e52:	464b      	mov	r3, r9
   22e54:	4a80      	ldr	r2, [pc, #512]	; (23058 <_printf_float+0x2d4>)
   22e56:	2b00      	cmp	r3, #0
   22e58:	bfbc      	itt	lt
   22e5a:	232d      	movlt	r3, #45	; 0x2d
   22e5c:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
   22e60:	4b7e      	ldr	r3, [pc, #504]	; (2305c <_printf_float+0x2d8>)
   22e62:	e7d4      	b.n	22e0e <_printf_float+0x8a>
   22e64:	6863      	ldr	r3, [r4, #4]
   22e66:	1c5a      	adds	r2, r3, #1
   22e68:	d129      	bne.n	22ebe <_printf_float+0x13a>
   22e6a:	2306      	movs	r3, #6
   22e6c:	6063      	str	r3, [r4, #4]
   22e6e:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
   22e72:	2200      	movs	r2, #0
   22e74:	4628      	mov	r0, r5
   22e76:	6023      	str	r3, [r4, #0]
   22e78:	9206      	str	r2, [sp, #24]
   22e7a:	aa0e      	add	r2, sp, #56	; 0x38
   22e7c:	e9cd a204 	strd	sl, r2, [sp, #16]
   22e80:	aa0d      	add	r2, sp, #52	; 0x34
   22e82:	9203      	str	r2, [sp, #12]
   22e84:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   22e88:	e9cd 3201 	strd	r3, r2, [sp, #4]
   22e8c:	6863      	ldr	r3, [r4, #4]
   22e8e:	4642      	mov	r2, r8
   22e90:	9300      	str	r3, [sp, #0]
   22e92:	464b      	mov	r3, r9
   22e94:	f006 fb6f 	bl	29576 <__cvt>
   22e98:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
   22e9c:	4680      	mov	r8, r0
   22e9e:	990d      	ldr	r1, [sp, #52]	; 0x34
   22ea0:	d115      	bne.n	22ece <_printf_float+0x14a>
   22ea2:	1ccb      	adds	r3, r1, #3
   22ea4:	db3b      	blt.n	22f1e <_printf_float+0x19a>
   22ea6:	6863      	ldr	r3, [r4, #4]
   22ea8:	4299      	cmp	r1, r3
   22eaa:	dc38      	bgt.n	22f1e <_printf_float+0x19a>
   22eac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   22eae:	4299      	cmp	r1, r3
   22eb0:	db55      	blt.n	22f5e <_printf_float+0x1da>
   22eb2:	6823      	ldr	r3, [r4, #0]
   22eb4:	6121      	str	r1, [r4, #16]
   22eb6:	07d8      	lsls	r0, r3, #31
   22eb8:	d545      	bpl.n	22f46 <_printf_float+0x1c2>
   22eba:	1c4b      	adds	r3, r1, #1
   22ebc:	e042      	b.n	22f44 <_printf_float+0x1c0>
   22ebe:	f00a 02df 	and.w	r2, sl, #223	; 0xdf
   22ec2:	2a47      	cmp	r2, #71	; 0x47
   22ec4:	d1d3      	bne.n	22e6e <_printf_float+0xea>
   22ec6:	2b00      	cmp	r3, #0
   22ec8:	d1d1      	bne.n	22e6e <_printf_float+0xea>
   22eca:	2301      	movs	r3, #1
   22ecc:	e7ce      	b.n	22e6c <_printf_float+0xe8>
   22ece:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   22ed2:	d107      	bne.n	22ee4 <_printf_float+0x160>
   22ed4:	1cc8      	adds	r0, r1, #3
   22ed6:	db25      	blt.n	22f24 <_printf_float+0x1a0>
   22ed8:	6863      	ldr	r3, [r4, #4]
   22eda:	428b      	cmp	r3, r1
   22edc:	db22      	blt.n	22f24 <_printf_float+0x1a0>
   22ede:	f04f 0a67 	mov.w	sl, #103	; 0x67
   22ee2:	e7e3      	b.n	22eac <_printf_float+0x128>
   22ee4:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
   22ee8:	d81f      	bhi.n	22f2a <_printf_float+0x1a6>
   22eea:	3901      	subs	r1, #1
   22eec:	4652      	mov	r2, sl
   22eee:	f104 0050 	add.w	r0, r4, #80	; 0x50
   22ef2:	910d      	str	r1, [sp, #52]	; 0x34
   22ef4:	f006 fba6 	bl	29644 <__exponent>
   22ef8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   22efa:	4681      	mov	r9, r0
   22efc:	1813      	adds	r3, r2, r0
   22efe:	2a01      	cmp	r2, #1
   22f00:	6123      	str	r3, [r4, #16]
   22f02:	dc02      	bgt.n	22f0a <_printf_float+0x186>
   22f04:	6822      	ldr	r2, [r4, #0]
   22f06:	07d2      	lsls	r2, r2, #31
   22f08:	d501      	bpl.n	22f0e <_printf_float+0x18a>
   22f0a:	3301      	adds	r3, #1
   22f0c:	6123      	str	r3, [r4, #16]
   22f0e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   22f12:	2b00      	cmp	r3, #0
   22f14:	d087      	beq.n	22e26 <_printf_float+0xa2>
   22f16:	232d      	movs	r3, #45	; 0x2d
   22f18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   22f1c:	e783      	b.n	22e26 <_printf_float+0xa2>
   22f1e:	f04f 0a65 	mov.w	sl, #101	; 0x65
   22f22:	e7e2      	b.n	22eea <_printf_float+0x166>
   22f24:	f04f 0a45 	mov.w	sl, #69	; 0x45
   22f28:	e7df      	b.n	22eea <_printf_float+0x166>
   22f2a:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
   22f2e:	d1bd      	bne.n	22eac <_printf_float+0x128>
   22f30:	2900      	cmp	r1, #0
   22f32:	6863      	ldr	r3, [r4, #4]
   22f34:	dd0b      	ble.n	22f4e <_printf_float+0x1ca>
   22f36:	6121      	str	r1, [r4, #16]
   22f38:	b913      	cbnz	r3, 22f40 <_printf_float+0x1bc>
   22f3a:	6822      	ldr	r2, [r4, #0]
   22f3c:	07d0      	lsls	r0, r2, #31
   22f3e:	d502      	bpl.n	22f46 <_printf_float+0x1c2>
   22f40:	3301      	adds	r3, #1
   22f42:	440b      	add	r3, r1
   22f44:	6123      	str	r3, [r4, #16]
   22f46:	f04f 0900 	mov.w	r9, #0
   22f4a:	65a1      	str	r1, [r4, #88]	; 0x58
   22f4c:	e7df      	b.n	22f0e <_printf_float+0x18a>
   22f4e:	b913      	cbnz	r3, 22f56 <_printf_float+0x1d2>
   22f50:	6822      	ldr	r2, [r4, #0]
   22f52:	07d2      	lsls	r2, r2, #31
   22f54:	d501      	bpl.n	22f5a <_printf_float+0x1d6>
   22f56:	3302      	adds	r3, #2
   22f58:	e7f4      	b.n	22f44 <_printf_float+0x1c0>
   22f5a:	2301      	movs	r3, #1
   22f5c:	e7f2      	b.n	22f44 <_printf_float+0x1c0>
   22f5e:	2900      	cmp	r1, #0
   22f60:	bfd4      	ite	le
   22f62:	f1c1 0202 	rsble	r2, r1, #2
   22f66:	2201      	movgt	r2, #1
   22f68:	4413      	add	r3, r2
   22f6a:	e7eb      	b.n	22f44 <_printf_float+0x1c0>
   22f6c:	6823      	ldr	r3, [r4, #0]
   22f6e:	055a      	lsls	r2, r3, #21
   22f70:	d407      	bmi.n	22f82 <_printf_float+0x1fe>
   22f72:	6923      	ldr	r3, [r4, #16]
   22f74:	4642      	mov	r2, r8
   22f76:	4631      	mov	r1, r6
   22f78:	4628      	mov	r0, r5
   22f7a:	47b8      	blx	r7
   22f7c:	3001      	adds	r0, #1
   22f7e:	d12b      	bne.n	22fd8 <_printf_float+0x254>
   22f80:	e75b      	b.n	22e3a <_printf_float+0xb6>
   22f82:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
   22f86:	f240 80dc 	bls.w	23142 <_printf_float+0x3be>
   22f8a:	2200      	movs	r2, #0
   22f8c:	2300      	movs	r3, #0
   22f8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   22f92:	f7e6 f81d 	bl	8fd0 <__aeabi_dcmpeq>
   22f96:	2800      	cmp	r0, #0
   22f98:	d033      	beq.n	23002 <_printf_float+0x27e>
   22f9a:	2301      	movs	r3, #1
   22f9c:	4a30      	ldr	r2, [pc, #192]	; (23060 <_printf_float+0x2dc>)
   22f9e:	4631      	mov	r1, r6
   22fa0:	4628      	mov	r0, r5
   22fa2:	47b8      	blx	r7
   22fa4:	3001      	adds	r0, #1
   22fa6:	f43f af48 	beq.w	22e3a <_printf_float+0xb6>
   22faa:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	; 0x34
   22fae:	4543      	cmp	r3, r8
   22fb0:	db02      	blt.n	22fb8 <_printf_float+0x234>
   22fb2:	6823      	ldr	r3, [r4, #0]
   22fb4:	07d8      	lsls	r0, r3, #31
   22fb6:	d50f      	bpl.n	22fd8 <_printf_float+0x254>
   22fb8:	4631      	mov	r1, r6
   22fba:	4628      	mov	r0, r5
   22fbc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   22fc0:	47b8      	blx	r7
   22fc2:	3001      	adds	r0, #1
   22fc4:	f43f af39 	beq.w	22e3a <_printf_float+0xb6>
   22fc8:	f04f 0900 	mov.w	r9, #0
   22fcc:	f108 38ff 	add.w	r8, r8, #4294967295
   22fd0:	f104 0a1a 	add.w	sl, r4, #26
   22fd4:	45c8      	cmp	r8, r9
   22fd6:	dc09      	bgt.n	22fec <_printf_float+0x268>
   22fd8:	6823      	ldr	r3, [r4, #0]
   22fda:	079b      	lsls	r3, r3, #30
   22fdc:	f100 8102 	bmi.w	231e4 <_printf_float+0x460>
   22fe0:	68e0      	ldr	r0, [r4, #12]
   22fe2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   22fe4:	4298      	cmp	r0, r3
   22fe6:	bfb8      	it	lt
   22fe8:	4618      	movlt	r0, r3
   22fea:	e728      	b.n	22e3e <_printf_float+0xba>
   22fec:	2301      	movs	r3, #1
   22fee:	4652      	mov	r2, sl
   22ff0:	4631      	mov	r1, r6
   22ff2:	4628      	mov	r0, r5
   22ff4:	47b8      	blx	r7
   22ff6:	3001      	adds	r0, #1
   22ff8:	f43f af1f 	beq.w	22e3a <_printf_float+0xb6>
   22ffc:	f109 0901 	add.w	r9, r9, #1
   23000:	e7e8      	b.n	22fd4 <_printf_float+0x250>
   23002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   23004:	2b00      	cmp	r3, #0
   23006:	dc38      	bgt.n	2307a <_printf_float+0x2f6>
   23008:	2301      	movs	r3, #1
   2300a:	4a15      	ldr	r2, [pc, #84]	; (23060 <_printf_float+0x2dc>)
   2300c:	4631      	mov	r1, r6
   2300e:	4628      	mov	r0, r5
   23010:	47b8      	blx	r7
   23012:	3001      	adds	r0, #1
   23014:	f43f af11 	beq.w	22e3a <_printf_float+0xb6>
   23018:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	; 0x34
   2301c:	ea59 0303 	orrs.w	r3, r9, r3
   23020:	d102      	bne.n	23028 <_printf_float+0x2a4>
   23022:	6823      	ldr	r3, [r4, #0]
   23024:	07d9      	lsls	r1, r3, #31
   23026:	d5d7      	bpl.n	22fd8 <_printf_float+0x254>
   23028:	4631      	mov	r1, r6
   2302a:	4628      	mov	r0, r5
   2302c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23030:	47b8      	blx	r7
   23032:	3001      	adds	r0, #1
   23034:	f43f af01 	beq.w	22e3a <_printf_float+0xb6>
   23038:	f04f 0a00 	mov.w	sl, #0
   2303c:	f104 0b1a 	add.w	fp, r4, #26
   23040:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   23042:	425b      	negs	r3, r3
   23044:	4553      	cmp	r3, sl
   23046:	dc0d      	bgt.n	23064 <_printf_float+0x2e0>
   23048:	464b      	mov	r3, r9
   2304a:	e793      	b.n	22f74 <_printf_float+0x1f0>
   2304c:	7fefffff 	.word	0x7fefffff
   23050:	00030c69 	.word	0x00030c69
   23054:	0002c506 	.word	0x0002c506
   23058:	00030c6d 	.word	0x00030c6d
   2305c:	00030c71 	.word	0x00030c71
   23060:	00030b07 	.word	0x00030b07
   23064:	2301      	movs	r3, #1
   23066:	465a      	mov	r2, fp
   23068:	4631      	mov	r1, r6
   2306a:	4628      	mov	r0, r5
   2306c:	47b8      	blx	r7
   2306e:	3001      	adds	r0, #1
   23070:	f43f aee3 	beq.w	22e3a <_printf_float+0xb6>
   23074:	f10a 0a01 	add.w	sl, sl, #1
   23078:	e7e2      	b.n	23040 <_printf_float+0x2bc>
   2307a:	6da3      	ldr	r3, [r4, #88]	; 0x58
   2307c:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   23080:	4553      	cmp	r3, sl
   23082:	bfa8      	it	ge
   23084:	4653      	movge	r3, sl
   23086:	2b00      	cmp	r3, #0
   23088:	4699      	mov	r9, r3
   2308a:	dc36      	bgt.n	230fa <_printf_float+0x376>
   2308c:	f04f 0b00 	mov.w	fp, #0
   23090:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   23094:	f104 021a 	add.w	r2, r4, #26
   23098:	6da3      	ldr	r3, [r4, #88]	; 0x58
   2309a:	930a      	str	r3, [sp, #40]	; 0x28
   2309c:	eba3 0309 	sub.w	r3, r3, r9
   230a0:	455b      	cmp	r3, fp
   230a2:	dc31      	bgt.n	23108 <_printf_float+0x384>
   230a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   230a6:	459a      	cmp	sl, r3
   230a8:	dc3a      	bgt.n	23120 <_printf_float+0x39c>
   230aa:	6823      	ldr	r3, [r4, #0]
   230ac:	07da      	lsls	r2, r3, #31
   230ae:	d437      	bmi.n	23120 <_printf_float+0x39c>
   230b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   230b2:	ebaa 0903 	sub.w	r9, sl, r3
   230b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   230b8:	ebaa 0303 	sub.w	r3, sl, r3
   230bc:	4599      	cmp	r9, r3
   230be:	bfa8      	it	ge
   230c0:	4699      	movge	r9, r3
   230c2:	f1b9 0f00 	cmp.w	r9, #0
   230c6:	dc33      	bgt.n	23130 <_printf_float+0x3ac>
   230c8:	f04f 0800 	mov.w	r8, #0
   230cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   230d0:	f104 0b1a 	add.w	fp, r4, #26
   230d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   230d6:	ebaa 0303 	sub.w	r3, sl, r3
   230da:	eba3 0309 	sub.w	r3, r3, r9
   230de:	4543      	cmp	r3, r8
   230e0:	f77f af7a 	ble.w	22fd8 <_printf_float+0x254>
   230e4:	2301      	movs	r3, #1
   230e6:	465a      	mov	r2, fp
   230e8:	4631      	mov	r1, r6
   230ea:	4628      	mov	r0, r5
   230ec:	47b8      	blx	r7
   230ee:	3001      	adds	r0, #1
   230f0:	f43f aea3 	beq.w	22e3a <_printf_float+0xb6>
   230f4:	f108 0801 	add.w	r8, r8, #1
   230f8:	e7ec      	b.n	230d4 <_printf_float+0x350>
   230fa:	4642      	mov	r2, r8
   230fc:	4631      	mov	r1, r6
   230fe:	4628      	mov	r0, r5
   23100:	47b8      	blx	r7
   23102:	3001      	adds	r0, #1
   23104:	d1c2      	bne.n	2308c <_printf_float+0x308>
   23106:	e698      	b.n	22e3a <_printf_float+0xb6>
   23108:	2301      	movs	r3, #1
   2310a:	4631      	mov	r1, r6
   2310c:	4628      	mov	r0, r5
   2310e:	920a      	str	r2, [sp, #40]	; 0x28
   23110:	47b8      	blx	r7
   23112:	3001      	adds	r0, #1
   23114:	f43f ae91 	beq.w	22e3a <_printf_float+0xb6>
   23118:	f10b 0b01 	add.w	fp, fp, #1
   2311c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   2311e:	e7bb      	b.n	23098 <_printf_float+0x314>
   23120:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23124:	4631      	mov	r1, r6
   23126:	4628      	mov	r0, r5
   23128:	47b8      	blx	r7
   2312a:	3001      	adds	r0, #1
   2312c:	d1c0      	bne.n	230b0 <_printf_float+0x32c>
   2312e:	e684      	b.n	22e3a <_printf_float+0xb6>
   23130:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   23132:	464b      	mov	r3, r9
   23134:	4631      	mov	r1, r6
   23136:	4628      	mov	r0, r5
   23138:	4442      	add	r2, r8
   2313a:	47b8      	blx	r7
   2313c:	3001      	adds	r0, #1
   2313e:	d1c3      	bne.n	230c8 <_printf_float+0x344>
   23140:	e67b      	b.n	22e3a <_printf_float+0xb6>
   23142:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   23146:	f1ba 0f01 	cmp.w	sl, #1
   2314a:	dc01      	bgt.n	23150 <_printf_float+0x3cc>
   2314c:	07db      	lsls	r3, r3, #31
   2314e:	d536      	bpl.n	231be <_printf_float+0x43a>
   23150:	2301      	movs	r3, #1
   23152:	4642      	mov	r2, r8
   23154:	4631      	mov	r1, r6
   23156:	4628      	mov	r0, r5
   23158:	47b8      	blx	r7
   2315a:	3001      	adds	r0, #1
   2315c:	f43f ae6d 	beq.w	22e3a <_printf_float+0xb6>
   23160:	4631      	mov	r1, r6
   23162:	4628      	mov	r0, r5
   23164:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23168:	47b8      	blx	r7
   2316a:	3001      	adds	r0, #1
   2316c:	f43f ae65 	beq.w	22e3a <_printf_float+0xb6>
   23170:	2200      	movs	r2, #0
   23172:	2300      	movs	r3, #0
   23174:	f10a 3aff 	add.w	sl, sl, #4294967295
   23178:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   2317c:	f7e5 ff28 	bl	8fd0 <__aeabi_dcmpeq>
   23180:	b9c0      	cbnz	r0, 231b4 <_printf_float+0x430>
   23182:	4653      	mov	r3, sl
   23184:	f108 0201 	add.w	r2, r8, #1
   23188:	4631      	mov	r1, r6
   2318a:	4628      	mov	r0, r5
   2318c:	47b8      	blx	r7
   2318e:	3001      	adds	r0, #1
   23190:	d10c      	bne.n	231ac <_printf_float+0x428>
   23192:	e652      	b.n	22e3a <_printf_float+0xb6>
   23194:	2301      	movs	r3, #1
   23196:	465a      	mov	r2, fp
   23198:	4631      	mov	r1, r6
   2319a:	4628      	mov	r0, r5
   2319c:	47b8      	blx	r7
   2319e:	3001      	adds	r0, #1
   231a0:	f43f ae4b 	beq.w	22e3a <_printf_float+0xb6>
   231a4:	f108 0801 	add.w	r8, r8, #1
   231a8:	45d0      	cmp	r8, sl
   231aa:	dbf3      	blt.n	23194 <_printf_float+0x410>
   231ac:	464b      	mov	r3, r9
   231ae:	f104 0250 	add.w	r2, r4, #80	; 0x50
   231b2:	e6e0      	b.n	22f76 <_printf_float+0x1f2>
   231b4:	f04f 0800 	mov.w	r8, #0
   231b8:	f104 0b1a 	add.w	fp, r4, #26
   231bc:	e7f4      	b.n	231a8 <_printf_float+0x424>
   231be:	2301      	movs	r3, #1
   231c0:	4642      	mov	r2, r8
   231c2:	e7e1      	b.n	23188 <_printf_float+0x404>
   231c4:	2301      	movs	r3, #1
   231c6:	464a      	mov	r2, r9
   231c8:	4631      	mov	r1, r6
   231ca:	4628      	mov	r0, r5
   231cc:	47b8      	blx	r7
   231ce:	3001      	adds	r0, #1
   231d0:	f43f ae33 	beq.w	22e3a <_printf_float+0xb6>
   231d4:	f108 0801 	add.w	r8, r8, #1
   231d8:	68e3      	ldr	r3, [r4, #12]
   231da:	990f      	ldr	r1, [sp, #60]	; 0x3c
   231dc:	1a5b      	subs	r3, r3, r1
   231de:	4543      	cmp	r3, r8
   231e0:	dcf0      	bgt.n	231c4 <_printf_float+0x440>
   231e2:	e6fd      	b.n	22fe0 <_printf_float+0x25c>
   231e4:	f04f 0800 	mov.w	r8, #0
   231e8:	f104 0919 	add.w	r9, r4, #25
   231ec:	e7f4      	b.n	231d8 <_printf_float+0x454>
   231ee:	bf00      	nop

000231f0 <_printf_i>:
   231f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   231f4:	7e0f      	ldrb	r7, [r1, #24]
   231f6:	4691      	mov	r9, r2
   231f8:	4680      	mov	r8, r0
   231fa:	460c      	mov	r4, r1
   231fc:	2f78      	cmp	r7, #120	; 0x78
   231fe:	469a      	mov	sl, r3
   23200:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   23202:	f101 0243 	add.w	r2, r1, #67	; 0x43
   23206:	d807      	bhi.n	23218 <_printf_i+0x28>
   23208:	2f62      	cmp	r7, #98	; 0x62
   2320a:	d80a      	bhi.n	23222 <_printf_i+0x32>
   2320c:	2f00      	cmp	r7, #0
   2320e:	f000 80e0 	beq.w	233d2 <_printf_i+0x1e2>
   23212:	2f58      	cmp	r7, #88	; 0x58
   23214:	f000 80bb 	beq.w	2338e <_printf_i+0x19e>
   23218:	f104 0642 	add.w	r6, r4, #66	; 0x42
   2321c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   23220:	e03a      	b.n	23298 <_printf_i+0xa8>
   23222:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   23226:	2b15      	cmp	r3, #21
   23228:	d8f6      	bhi.n	23218 <_printf_i+0x28>
   2322a:	a101      	add	r1, pc, #4	; (adr r1, 23230 <_printf_i+0x40>)
   2322c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   23230:	00023289 	.word	0x00023289
   23234:	0002329d 	.word	0x0002329d
   23238:	00023219 	.word	0x00023219
   2323c:	00023219 	.word	0x00023219
   23240:	00023219 	.word	0x00023219
   23244:	00023219 	.word	0x00023219
   23248:	0002329d 	.word	0x0002329d
   2324c:	00023219 	.word	0x00023219
   23250:	00023219 	.word	0x00023219
   23254:	00023219 	.word	0x00023219
   23258:	00023219 	.word	0x00023219
   2325c:	000233b9 	.word	0x000233b9
   23260:	0002332d 	.word	0x0002332d
   23264:	0002336f 	.word	0x0002336f
   23268:	00023219 	.word	0x00023219
   2326c:	00023219 	.word	0x00023219
   23270:	000233db 	.word	0x000233db
   23274:	00023219 	.word	0x00023219
   23278:	0002332d 	.word	0x0002332d
   2327c:	00023219 	.word	0x00023219
   23280:	00023219 	.word	0x00023219
   23284:	00023377 	.word	0x00023377
   23288:	682b      	ldr	r3, [r5, #0]
   2328a:	f104 0642 	add.w	r6, r4, #66	; 0x42
   2328e:	1d1a      	adds	r2, r3, #4
   23290:	681b      	ldr	r3, [r3, #0]
   23292:	602a      	str	r2, [r5, #0]
   23294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   23298:	2301      	movs	r3, #1
   2329a:	e0ab      	b.n	233f4 <_printf_i+0x204>
   2329c:	6823      	ldr	r3, [r4, #0]
   2329e:	6829      	ldr	r1, [r5, #0]
   232a0:	061f      	lsls	r7, r3, #24
   232a2:	f101 0004 	add.w	r0, r1, #4
   232a6:	6028      	str	r0, [r5, #0]
   232a8:	d501      	bpl.n	232ae <_printf_i+0xbe>
   232aa:	680d      	ldr	r5, [r1, #0]
   232ac:	e003      	b.n	232b6 <_printf_i+0xc6>
   232ae:	065e      	lsls	r6, r3, #25
   232b0:	d5fb      	bpl.n	232aa <_printf_i+0xba>
   232b2:	f9b1 5000 	ldrsh.w	r5, [r1]
   232b6:	2d00      	cmp	r5, #0
   232b8:	6861      	ldr	r1, [r4, #4]
   232ba:	da7a      	bge.n	233b2 <_printf_i+0x1c2>
   232bc:	202d      	movs	r0, #45	; 0x2d
   232be:	2900      	cmp	r1, #0
   232c0:	60a1      	str	r1, [r4, #8]
   232c2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   232c6:	da2d      	bge.n	23324 <_printf_i+0x134>
   232c8:	426d      	negs	r5, r5
   232ca:	485e      	ldr	r0, [pc, #376]	; (23444 <_printf_i+0x254>)
   232cc:	230a      	movs	r3, #10
   232ce:	4616      	mov	r6, r2
   232d0:	fbb5 f1f3 	udiv	r1, r5, r3
   232d4:	fb03 5711 	mls	r7, r3, r1, r5
   232d8:	5dc7      	ldrb	r7, [r0, r7]
   232da:	f806 7d01 	strb.w	r7, [r6, #-1]!
   232de:	462f      	mov	r7, r5
   232e0:	460d      	mov	r5, r1
   232e2:	42bb      	cmp	r3, r7
   232e4:	d9f4      	bls.n	232d0 <_printf_i+0xe0>
   232e6:	2b08      	cmp	r3, #8
   232e8:	d10b      	bne.n	23302 <_printf_i+0x112>
   232ea:	6823      	ldr	r3, [r4, #0]
   232ec:	07df      	lsls	r7, r3, #31
   232ee:	d508      	bpl.n	23302 <_printf_i+0x112>
   232f0:	6923      	ldr	r3, [r4, #16]
   232f2:	6861      	ldr	r1, [r4, #4]
   232f4:	4299      	cmp	r1, r3
   232f6:	bfde      	ittt	le
   232f8:	2330      	movle	r3, #48	; 0x30
   232fa:	f806 3c01 	strble.w	r3, [r6, #-1]
   232fe:	f106 36ff 	addle.w	r6, r6, #4294967295
   23302:	1b92      	subs	r2, r2, r6
   23304:	6122      	str	r2, [r4, #16]
   23306:	464b      	mov	r3, r9
   23308:	aa03      	add	r2, sp, #12
   2330a:	4621      	mov	r1, r4
   2330c:	4640      	mov	r0, r8
   2330e:	f8cd a000 	str.w	sl, [sp]
   23312:	f006 f9d0 	bl	296b6 <_printf_common>
   23316:	3001      	adds	r0, #1
   23318:	d171      	bne.n	233fe <_printf_i+0x20e>
   2331a:	f04f 30ff 	mov.w	r0, #4294967295
   2331e:	b004      	add	sp, #16
   23320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   23324:	f023 0304 	bic.w	r3, r3, #4
   23328:	6023      	str	r3, [r4, #0]
   2332a:	e7cd      	b.n	232c8 <_printf_i+0xd8>
   2332c:	682b      	ldr	r3, [r5, #0]
   2332e:	6820      	ldr	r0, [r4, #0]
   23330:	1d19      	adds	r1, r3, #4
   23332:	6029      	str	r1, [r5, #0]
   23334:	0605      	lsls	r5, r0, #24
   23336:	d501      	bpl.n	2333c <_printf_i+0x14c>
   23338:	681d      	ldr	r5, [r3, #0]
   2333a:	e002      	b.n	23342 <_printf_i+0x152>
   2333c:	0641      	lsls	r1, r0, #25
   2333e:	d5fb      	bpl.n	23338 <_printf_i+0x148>
   23340:	881d      	ldrh	r5, [r3, #0]
   23342:	2f6f      	cmp	r7, #111	; 0x6f
   23344:	483f      	ldr	r0, [pc, #252]	; (23444 <_printf_i+0x254>)
   23346:	bf14      	ite	ne
   23348:	230a      	movne	r3, #10
   2334a:	2308      	moveq	r3, #8
   2334c:	2100      	movs	r1, #0
   2334e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   23352:	6866      	ldr	r6, [r4, #4]
   23354:	2e00      	cmp	r6, #0
   23356:	60a6      	str	r6, [r4, #8]
   23358:	dbb9      	blt.n	232ce <_printf_i+0xde>
   2335a:	6821      	ldr	r1, [r4, #0]
   2335c:	f021 0104 	bic.w	r1, r1, #4
   23360:	6021      	str	r1, [r4, #0]
   23362:	2d00      	cmp	r5, #0
   23364:	d1b3      	bne.n	232ce <_printf_i+0xde>
   23366:	2e00      	cmp	r6, #0
   23368:	d1b1      	bne.n	232ce <_printf_i+0xde>
   2336a:	4616      	mov	r6, r2
   2336c:	e7bb      	b.n	232e6 <_printf_i+0xf6>
   2336e:	6823      	ldr	r3, [r4, #0]
   23370:	f043 0320 	orr.w	r3, r3, #32
   23374:	6023      	str	r3, [r4, #0]
   23376:	2778      	movs	r7, #120	; 0x78
   23378:	4833      	ldr	r0, [pc, #204]	; (23448 <_printf_i+0x258>)
   2337a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   2337e:	6829      	ldr	r1, [r5, #0]
   23380:	6823      	ldr	r3, [r4, #0]
   23382:	1d0e      	adds	r6, r1, #4
   23384:	602e      	str	r6, [r5, #0]
   23386:	061e      	lsls	r6, r3, #24
   23388:	d503      	bpl.n	23392 <_printf_i+0x1a2>
   2338a:	680d      	ldr	r5, [r1, #0]
   2338c:	e004      	b.n	23398 <_printf_i+0x1a8>
   2338e:	482d      	ldr	r0, [pc, #180]	; (23444 <_printf_i+0x254>)
   23390:	e7f3      	b.n	2337a <_printf_i+0x18a>
   23392:	065d      	lsls	r5, r3, #25
   23394:	d5f9      	bpl.n	2338a <_printf_i+0x19a>
   23396:	880d      	ldrh	r5, [r1, #0]
   23398:	07d9      	lsls	r1, r3, #31
   2339a:	bf44      	itt	mi
   2339c:	f043 0320 	orrmi.w	r3, r3, #32
   233a0:	6023      	strmi	r3, [r4, #0]
   233a2:	b10d      	cbz	r5, 233a8 <_printf_i+0x1b8>
   233a4:	2310      	movs	r3, #16
   233a6:	e7d1      	b.n	2334c <_printf_i+0x15c>
   233a8:	6823      	ldr	r3, [r4, #0]
   233aa:	f023 0320 	bic.w	r3, r3, #32
   233ae:	6023      	str	r3, [r4, #0]
   233b0:	e7f8      	b.n	233a4 <_printf_i+0x1b4>
   233b2:	4824      	ldr	r0, [pc, #144]	; (23444 <_printf_i+0x254>)
   233b4:	230a      	movs	r3, #10
   233b6:	e7cc      	b.n	23352 <_printf_i+0x162>
   233b8:	682b      	ldr	r3, [r5, #0]
   233ba:	6826      	ldr	r6, [r4, #0]
   233bc:	1d18      	adds	r0, r3, #4
   233be:	6961      	ldr	r1, [r4, #20]
   233c0:	6028      	str	r0, [r5, #0]
   233c2:	0635      	lsls	r5, r6, #24
   233c4:	681b      	ldr	r3, [r3, #0]
   233c6:	d501      	bpl.n	233cc <_printf_i+0x1dc>
   233c8:	6019      	str	r1, [r3, #0]
   233ca:	e002      	b.n	233d2 <_printf_i+0x1e2>
   233cc:	0670      	lsls	r0, r6, #25
   233ce:	d5fb      	bpl.n	233c8 <_printf_i+0x1d8>
   233d0:	8019      	strh	r1, [r3, #0]
   233d2:	2300      	movs	r3, #0
   233d4:	4616      	mov	r6, r2
   233d6:	6123      	str	r3, [r4, #16]
   233d8:	e795      	b.n	23306 <_printf_i+0x116>
   233da:	682b      	ldr	r3, [r5, #0]
   233dc:	2100      	movs	r1, #0
   233de:	1d1a      	adds	r2, r3, #4
   233e0:	602a      	str	r2, [r5, #0]
   233e2:	681e      	ldr	r6, [r3, #0]
   233e4:	6862      	ldr	r2, [r4, #4]
   233e6:	4630      	mov	r0, r6
   233e8:	f006 fad2 	bl	29990 <memchr>
   233ec:	b108      	cbz	r0, 233f2 <_printf_i+0x202>
   233ee:	1b80      	subs	r0, r0, r6
   233f0:	6060      	str	r0, [r4, #4]
   233f2:	6863      	ldr	r3, [r4, #4]
   233f4:	6123      	str	r3, [r4, #16]
   233f6:	2300      	movs	r3, #0
   233f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   233fc:	e783      	b.n	23306 <_printf_i+0x116>
   233fe:	6923      	ldr	r3, [r4, #16]
   23400:	4632      	mov	r2, r6
   23402:	4649      	mov	r1, r9
   23404:	4640      	mov	r0, r8
   23406:	47d0      	blx	sl
   23408:	3001      	adds	r0, #1
   2340a:	d086      	beq.n	2331a <_printf_i+0x12a>
   2340c:	6823      	ldr	r3, [r4, #0]
   2340e:	079b      	lsls	r3, r3, #30
   23410:	d414      	bmi.n	2343c <_printf_i+0x24c>
   23412:	68e0      	ldr	r0, [r4, #12]
   23414:	9b03      	ldr	r3, [sp, #12]
   23416:	4298      	cmp	r0, r3
   23418:	bfb8      	it	lt
   2341a:	4618      	movlt	r0, r3
   2341c:	e77f      	b.n	2331e <_printf_i+0x12e>
   2341e:	2301      	movs	r3, #1
   23420:	4632      	mov	r2, r6
   23422:	4649      	mov	r1, r9
   23424:	4640      	mov	r0, r8
   23426:	47d0      	blx	sl
   23428:	3001      	adds	r0, #1
   2342a:	f43f af76 	beq.w	2331a <_printf_i+0x12a>
   2342e:	3501      	adds	r5, #1
   23430:	68e3      	ldr	r3, [r4, #12]
   23432:	9903      	ldr	r1, [sp, #12]
   23434:	1a5b      	subs	r3, r3, r1
   23436:	42ab      	cmp	r3, r5
   23438:	dcf1      	bgt.n	2341e <_printf_i+0x22e>
   2343a:	e7ea      	b.n	23412 <_printf_i+0x222>
   2343c:	2500      	movs	r5, #0
   2343e:	f104 0619 	add.w	r6, r4, #25
   23442:	e7f5      	b.n	23430 <_printf_i+0x240>
   23444:	00030c75 	.word	0x00030c75
   23448:	00030c86 	.word	0x00030c86

0002344c <iprintf>:
   2344c:	b40f      	push	{r0, r1, r2, r3}
   2344e:	4b0a      	ldr	r3, [pc, #40]	; (23478 <iprintf+0x2c>)
   23450:	b513      	push	{r0, r1, r4, lr}
   23452:	681c      	ldr	r4, [r3, #0]
   23454:	b124      	cbz	r4, 23460 <iprintf+0x14>
   23456:	69a3      	ldr	r3, [r4, #24]
   23458:	b913      	cbnz	r3, 23460 <iprintf+0x14>
   2345a:	4620      	mov	r0, r4
   2345c:	f000 f87e 	bl	2355c <__sinit>
   23460:	ab05      	add	r3, sp, #20
   23462:	9a04      	ldr	r2, [sp, #16]
   23464:	68a1      	ldr	r1, [r4, #8]
   23466:	4620      	mov	r0, r4
   23468:	9301      	str	r3, [sp, #4]
   2346a:	f000 fc35 	bl	23cd8 <_vfiprintf_r>
   2346e:	b002      	add	sp, #8
   23470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   23474:	b004      	add	sp, #16
   23476:	4770      	bx	lr
   23478:	20008744 	.word	0x20008744

0002347c <_sbrk_r>:
   2347c:	b538      	push	{r3, r4, r5, lr}
   2347e:	2300      	movs	r3, #0
   23480:	4d05      	ldr	r5, [pc, #20]	; (23498 <_sbrk_r+0x1c>)
   23482:	4604      	mov	r4, r0
   23484:	4608      	mov	r0, r1
   23486:	602b      	str	r3, [r5, #0]
   23488:	f7ed fc3a 	bl	10d00 <_sbrk>
   2348c:	1c43      	adds	r3, r0, #1
   2348e:	d102      	bne.n	23496 <_sbrk_r+0x1a>
   23490:	682b      	ldr	r3, [r5, #0]
   23492:	b103      	cbz	r3, 23496 <_sbrk_r+0x1a>
   23494:	6023      	str	r3, [r4, #0]
   23496:	bd38      	pop	{r3, r4, r5, pc}
   23498:	200214c4 	.word	0x200214c4

0002349c <__assert_func>:
   2349c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   2349e:	4614      	mov	r4, r2
   234a0:	461a      	mov	r2, r3
   234a2:	4b09      	ldr	r3, [pc, #36]	; (234c8 <__assert_func+0x2c>)
   234a4:	4605      	mov	r5, r0
   234a6:	681b      	ldr	r3, [r3, #0]
   234a8:	68d8      	ldr	r0, [r3, #12]
   234aa:	b954      	cbnz	r4, 234c2 <__assert_func+0x26>
   234ac:	4b07      	ldr	r3, [pc, #28]	; (234cc <__assert_func+0x30>)
   234ae:	461c      	mov	r4, r3
   234b0:	9100      	str	r1, [sp, #0]
   234b2:	4907      	ldr	r1, [pc, #28]	; (234d0 <__assert_func+0x34>)
   234b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
   234b8:	462b      	mov	r3, r5
   234ba:	f000 f8cd 	bl	23658 <fiprintf>
   234be:	f006 fb49 	bl	29b54 <abort>
   234c2:	4b04      	ldr	r3, [pc, #16]	; (234d4 <__assert_func+0x38>)
   234c4:	e7f4      	b.n	234b0 <__assert_func+0x14>
   234c6:	bf00      	nop
   234c8:	20008744 	.word	0x20008744
   234cc:	0002eeac 	.word	0x0002eeac
   234d0:	00030ca4 	.word	0x00030ca4
   234d4:	00030c97 	.word	0x00030c97

000234d8 <std>:
   234d8:	2300      	movs	r3, #0
   234da:	b510      	push	{r4, lr}
   234dc:	4604      	mov	r4, r0
   234de:	6083      	str	r3, [r0, #8]
   234e0:	8181      	strh	r1, [r0, #12]
   234e2:	4619      	mov	r1, r3
   234e4:	6643      	str	r3, [r0, #100]	; 0x64
   234e6:	81c2      	strh	r2, [r0, #14]
   234e8:	2208      	movs	r2, #8
   234ea:	6183      	str	r3, [r0, #24]
   234ec:	e9c0 3300 	strd	r3, r3, [r0]
   234f0:	e9c0 3304 	strd	r3, r3, [r0, #16]
   234f4:	305c      	adds	r0, #92	; 0x5c
   234f6:	f006 f828 	bl	2954a <memset>
   234fa:	4b05      	ldr	r3, [pc, #20]	; (23510 <std+0x38>)
   234fc:	6224      	str	r4, [r4, #32]
   234fe:	6263      	str	r3, [r4, #36]	; 0x24
   23500:	4b04      	ldr	r3, [pc, #16]	; (23514 <std+0x3c>)
   23502:	62a3      	str	r3, [r4, #40]	; 0x28
   23504:	4b04      	ldr	r3, [pc, #16]	; (23518 <std+0x40>)
   23506:	62e3      	str	r3, [r4, #44]	; 0x2c
   23508:	4b04      	ldr	r3, [pc, #16]	; (2351c <std+0x44>)
   2350a:	6323      	str	r3, [r4, #48]	; 0x30
   2350c:	bd10      	pop	{r4, pc}
   2350e:	bf00      	nop
   23510:	00029acf 	.word	0x00029acf
   23514:	00029af1 	.word	0x00029af1
   23518:	00029b29 	.word	0x00029b29
   2351c:	00029b4d 	.word	0x00029b4d

00023520 <_cleanup_r>:
   23520:	4901      	ldr	r1, [pc, #4]	; (23528 <_cleanup_r+0x8>)
   23522:	f006 ba16 	b.w	29952 <_fwalk_reent>
   23526:	bf00      	nop
   23528:	000240f1 	.word	0x000240f1

0002352c <__sfp_lock_acquire>:
   2352c:	4801      	ldr	r0, [pc, #4]	; (23534 <__sfp_lock_acquire+0x8>)
   2352e:	f7ed bc2b 	b.w	10d88 <__retarget_lock_acquire_recursive>
   23532:	bf00      	nop
   23534:	20008a94 	.word	0x20008a94

00023538 <__sfp_lock_release>:
   23538:	4801      	ldr	r0, [pc, #4]	; (23540 <__sfp_lock_release+0x8>)
   2353a:	f7ed bc41 	b.w	10dc0 <__retarget_lock_release_recursive>
   2353e:	bf00      	nop
   23540:	20008a94 	.word	0x20008a94

00023544 <__sinit_lock_acquire>:
   23544:	4801      	ldr	r0, [pc, #4]	; (2354c <__sinit_lock_acquire+0x8>)
   23546:	f7ed bc1f 	b.w	10d88 <__retarget_lock_acquire_recursive>
   2354a:	bf00      	nop
   2354c:	20008aa8 	.word	0x20008aa8

00023550 <__sinit_lock_release>:
   23550:	4801      	ldr	r0, [pc, #4]	; (23558 <__sinit_lock_release+0x8>)
   23552:	f7ed bc35 	b.w	10dc0 <__retarget_lock_release_recursive>
   23556:	bf00      	nop
   23558:	20008aa8 	.word	0x20008aa8

0002355c <__sinit>:
   2355c:	b510      	push	{r4, lr}
   2355e:	4604      	mov	r4, r0
   23560:	f7ff fff0 	bl	23544 <__sinit_lock_acquire>
   23564:	69a3      	ldr	r3, [r4, #24]
   23566:	b11b      	cbz	r3, 23570 <__sinit+0x14>
   23568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   2356c:	f7ff bff0 	b.w	23550 <__sinit_lock_release>
   23570:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
   23574:	6523      	str	r3, [r4, #80]	; 0x50
   23576:	4620      	mov	r0, r4
   23578:	4b12      	ldr	r3, [pc, #72]	; (235c4 <__sinit+0x68>)
   2357a:	4a13      	ldr	r2, [pc, #76]	; (235c8 <__sinit+0x6c>)
   2357c:	681b      	ldr	r3, [r3, #0]
   2357e:	62a2      	str	r2, [r4, #40]	; 0x28
   23580:	42a3      	cmp	r3, r4
   23582:	bf04      	itt	eq
   23584:	2301      	moveq	r3, #1
   23586:	61a3      	streq	r3, [r4, #24]
   23588:	f000 f820 	bl	235cc <__sfp>
   2358c:	6060      	str	r0, [r4, #4]
   2358e:	4620      	mov	r0, r4
   23590:	f000 f81c 	bl	235cc <__sfp>
   23594:	60a0      	str	r0, [r4, #8]
   23596:	4620      	mov	r0, r4
   23598:	f000 f818 	bl	235cc <__sfp>
   2359c:	2200      	movs	r2, #0
   2359e:	2104      	movs	r1, #4
   235a0:	60e0      	str	r0, [r4, #12]
   235a2:	6860      	ldr	r0, [r4, #4]
   235a4:	f7ff ff98 	bl	234d8 <std>
   235a8:	2201      	movs	r2, #1
   235aa:	2109      	movs	r1, #9
   235ac:	68a0      	ldr	r0, [r4, #8]
   235ae:	f7ff ff93 	bl	234d8 <std>
   235b2:	2202      	movs	r2, #2
   235b4:	2112      	movs	r1, #18
   235b6:	68e0      	ldr	r0, [r4, #12]
   235b8:	f7ff ff8e 	bl	234d8 <std>
   235bc:	2301      	movs	r3, #1
   235be:	61a3      	str	r3, [r4, #24]
   235c0:	e7d2      	b.n	23568 <__sinit+0xc>
   235c2:	bf00      	nop
   235c4:	0002b2b4 	.word	0x0002b2b4
   235c8:	00023521 	.word	0x00023521

000235cc <__sfp>:
   235cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   235ce:	4607      	mov	r7, r0
   235d0:	f7ff ffac 	bl	2352c <__sfp_lock_acquire>
   235d4:	4b1e      	ldr	r3, [pc, #120]	; (23650 <__sfp+0x84>)
   235d6:	681e      	ldr	r6, [r3, #0]
   235d8:	69b3      	ldr	r3, [r6, #24]
   235da:	b913      	cbnz	r3, 235e2 <__sfp+0x16>
   235dc:	4630      	mov	r0, r6
   235de:	f7ff ffbd 	bl	2355c <__sinit>
   235e2:	3648      	adds	r6, #72	; 0x48
   235e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
   235e8:	3b01      	subs	r3, #1
   235ea:	d503      	bpl.n	235f4 <__sfp+0x28>
   235ec:	6833      	ldr	r3, [r6, #0]
   235ee:	b30b      	cbz	r3, 23634 <__sfp+0x68>
   235f0:	6836      	ldr	r6, [r6, #0]
   235f2:	e7f7      	b.n	235e4 <__sfp+0x18>
   235f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   235f8:	b9d5      	cbnz	r5, 23630 <__sfp+0x64>
   235fa:	4b16      	ldr	r3, [pc, #88]	; (23654 <__sfp+0x88>)
   235fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
   23600:	6665      	str	r5, [r4, #100]	; 0x64
   23602:	60e3      	str	r3, [r4, #12]
   23604:	f7ed fb90 	bl	10d28 <__retarget_lock_init_recursive>
   23608:	f7ff ff96 	bl	23538 <__sfp_lock_release>
   2360c:	2208      	movs	r2, #8
   2360e:	4629      	mov	r1, r5
   23610:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   23614:	6025      	str	r5, [r4, #0]
   23616:	61a5      	str	r5, [r4, #24]
   23618:	e9c4 5501 	strd	r5, r5, [r4, #4]
   2361c:	e9c4 5504 	strd	r5, r5, [r4, #16]
   23620:	f005 ff93 	bl	2954a <memset>
   23624:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   23628:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   2362c:	4620      	mov	r0, r4
   2362e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   23630:	3468      	adds	r4, #104	; 0x68
   23632:	e7d9      	b.n	235e8 <__sfp+0x1c>
   23634:	2104      	movs	r1, #4
   23636:	4638      	mov	r0, r7
   23638:	f006 f975 	bl	29926 <__sfmoreglue>
   2363c:	4604      	mov	r4, r0
   2363e:	6030      	str	r0, [r6, #0]
   23640:	2800      	cmp	r0, #0
   23642:	d1d5      	bne.n	235f0 <__sfp+0x24>
   23644:	f7ff ff78 	bl	23538 <__sfp_lock_release>
   23648:	230c      	movs	r3, #12
   2364a:	603b      	str	r3, [r7, #0]
   2364c:	e7ee      	b.n	2362c <__sfp+0x60>
   2364e:	bf00      	nop
   23650:	0002b2b4 	.word	0x0002b2b4
   23654:	ffff0001 	.word	0xffff0001

00023658 <fiprintf>:
   23658:	b40e      	push	{r1, r2, r3}
   2365a:	b503      	push	{r0, r1, lr}
   2365c:	ab03      	add	r3, sp, #12
   2365e:	4601      	mov	r1, r0
   23660:	4805      	ldr	r0, [pc, #20]	; (23678 <fiprintf+0x20>)
   23662:	f853 2b04 	ldr.w	r2, [r3], #4
   23666:	6800      	ldr	r0, [r0, #0]
   23668:	9301      	str	r3, [sp, #4]
   2366a:	f000 fb35 	bl	23cd8 <_vfiprintf_r>
   2366e:	b002      	add	sp, #8
   23670:	f85d eb04 	ldr.w	lr, [sp], #4
   23674:	b003      	add	sp, #12
   23676:	4770      	bx	lr
   23678:	20008744 	.word	0x20008744

0002367c <_localeconv_r>:
   2367c:	4800      	ldr	r0, [pc, #0]	; (23680 <_localeconv_r+0x4>)
   2367e:	4770      	bx	lr
   23680:	20008898 	.word	0x20008898

00023684 <__malloc_lock>:
   23684:	4801      	ldr	r0, [pc, #4]	; (2368c <__malloc_lock+0x8>)
   23686:	f7ed bb7f 	b.w	10d88 <__retarget_lock_acquire_recursive>
   2368a:	bf00      	nop
   2368c:	20008a80 	.word	0x20008a80

00023690 <__malloc_unlock>:
   23690:	4801      	ldr	r0, [pc, #4]	; (23698 <__malloc_unlock+0x8>)
   23692:	f7ed bb95 	b.w	10dc0 <__retarget_lock_release_recursive>
   23696:	bf00      	nop
   23698:	20008a80 	.word	0x20008a80

0002369c <_Balloc>:
   2369c:	b570      	push	{r4, r5, r6, lr}
   2369e:	6a46      	ldr	r6, [r0, #36]	; 0x24
   236a0:	4604      	mov	r4, r0
   236a2:	460d      	mov	r5, r1
   236a4:	b976      	cbnz	r6, 236c4 <_Balloc+0x28>
   236a6:	2010      	movs	r0, #16
   236a8:	f7ff fac0 	bl	22c2c <malloc>
   236ac:	4602      	mov	r2, r0
   236ae:	6260      	str	r0, [r4, #36]	; 0x24
   236b0:	b920      	cbnz	r0, 236bc <_Balloc+0x20>
   236b2:	4b18      	ldr	r3, [pc, #96]	; (23714 <_Balloc+0x78>)
   236b4:	2166      	movs	r1, #102	; 0x66
   236b6:	4818      	ldr	r0, [pc, #96]	; (23718 <_Balloc+0x7c>)
   236b8:	f7ff fef0 	bl	2349c <__assert_func>
   236bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
   236c0:	6006      	str	r6, [r0, #0]
   236c2:	60c6      	str	r6, [r0, #12]
   236c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
   236c6:	68f3      	ldr	r3, [r6, #12]
   236c8:	b183      	cbz	r3, 236ec <_Balloc+0x50>
   236ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
   236cc:	68db      	ldr	r3, [r3, #12]
   236ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   236d2:	b9b8      	cbnz	r0, 23704 <_Balloc+0x68>
   236d4:	2101      	movs	r1, #1
   236d6:	4620      	mov	r0, r4
   236d8:	fa01 f605 	lsl.w	r6, r1, r5
   236dc:	1d72      	adds	r2, r6, #5
   236de:	0092      	lsls	r2, r2, #2
   236e0:	f005 ff3b 	bl	2955a <_calloc_r>
   236e4:	b160      	cbz	r0, 23700 <_Balloc+0x64>
   236e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
   236ea:	e00e      	b.n	2370a <_Balloc+0x6e>
   236ec:	2221      	movs	r2, #33	; 0x21
   236ee:	2104      	movs	r1, #4
   236f0:	4620      	mov	r0, r4
   236f2:	f005 ff32 	bl	2955a <_calloc_r>
   236f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   236f8:	60f0      	str	r0, [r6, #12]
   236fa:	68db      	ldr	r3, [r3, #12]
   236fc:	2b00      	cmp	r3, #0
   236fe:	d1e4      	bne.n	236ca <_Balloc+0x2e>
   23700:	2000      	movs	r0, #0
   23702:	bd70      	pop	{r4, r5, r6, pc}
   23704:	6802      	ldr	r2, [r0, #0]
   23706:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   2370a:	2300      	movs	r3, #0
   2370c:	e9c0 3303 	strd	r3, r3, [r0, #12]
   23710:	e7f7      	b.n	23702 <_Balloc+0x66>
   23712:	bf00      	nop
   23714:	00030ce0 	.word	0x00030ce0
   23718:	00030d7c 	.word	0x00030d7c

0002371c <_Bfree>:
   2371c:	b570      	push	{r4, r5, r6, lr}
   2371e:	6a46      	ldr	r6, [r0, #36]	; 0x24
   23720:	4605      	mov	r5, r0
   23722:	460c      	mov	r4, r1
   23724:	b976      	cbnz	r6, 23744 <_Bfree+0x28>
   23726:	2010      	movs	r0, #16
   23728:	f7ff fa80 	bl	22c2c <malloc>
   2372c:	4602      	mov	r2, r0
   2372e:	6268      	str	r0, [r5, #36]	; 0x24
   23730:	b920      	cbnz	r0, 2373c <_Bfree+0x20>
   23732:	4b09      	ldr	r3, [pc, #36]	; (23758 <_Bfree+0x3c>)
   23734:	218a      	movs	r1, #138	; 0x8a
   23736:	4809      	ldr	r0, [pc, #36]	; (2375c <_Bfree+0x40>)
   23738:	f7ff feb0 	bl	2349c <__assert_func>
   2373c:	e9c0 6601 	strd	r6, r6, [r0, #4]
   23740:	6006      	str	r6, [r0, #0]
   23742:	60c6      	str	r6, [r0, #12]
   23744:	b13c      	cbz	r4, 23756 <_Bfree+0x3a>
   23746:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   23748:	6862      	ldr	r2, [r4, #4]
   2374a:	68db      	ldr	r3, [r3, #12]
   2374c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   23750:	6021      	str	r1, [r4, #0]
   23752:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   23756:	bd70      	pop	{r4, r5, r6, pc}
   23758:	00030ce0 	.word	0x00030ce0
   2375c:	00030d7c 	.word	0x00030d7c

00023760 <__multadd>:
   23760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   23764:	f101 0c14 	add.w	ip, r1, #20
   23768:	4607      	mov	r7, r0
   2376a:	460c      	mov	r4, r1
   2376c:	461e      	mov	r6, r3
   2376e:	690d      	ldr	r5, [r1, #16]
   23770:	2000      	movs	r0, #0
   23772:	f8dc 3000 	ldr.w	r3, [ip]
   23776:	3001      	adds	r0, #1
   23778:	b299      	uxth	r1, r3
   2377a:	4285      	cmp	r5, r0
   2377c:	fb02 6101 	mla	r1, r2, r1, r6
   23780:	ea4f 4613 	mov.w	r6, r3, lsr #16
   23784:	ea4f 4311 	mov.w	r3, r1, lsr #16
   23788:	b289      	uxth	r1, r1
   2378a:	fb02 3306 	mla	r3, r2, r6, r3
   2378e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
   23792:	ea4f 4613 	mov.w	r6, r3, lsr #16
   23796:	f84c 1b04 	str.w	r1, [ip], #4
   2379a:	dcea      	bgt.n	23772 <__multadd+0x12>
   2379c:	b30e      	cbz	r6, 237e2 <__multadd+0x82>
   2379e:	68a3      	ldr	r3, [r4, #8]
   237a0:	42ab      	cmp	r3, r5
   237a2:	dc19      	bgt.n	237d8 <__multadd+0x78>
   237a4:	6861      	ldr	r1, [r4, #4]
   237a6:	4638      	mov	r0, r7
   237a8:	3101      	adds	r1, #1
   237aa:	f7ff ff77 	bl	2369c <_Balloc>
   237ae:	4680      	mov	r8, r0
   237b0:	b928      	cbnz	r0, 237be <__multadd+0x5e>
   237b2:	4602      	mov	r2, r0
   237b4:	4b0c      	ldr	r3, [pc, #48]	; (237e8 <__multadd+0x88>)
   237b6:	21b5      	movs	r1, #181	; 0xb5
   237b8:	480c      	ldr	r0, [pc, #48]	; (237ec <__multadd+0x8c>)
   237ba:	f7ff fe6f 	bl	2349c <__assert_func>
   237be:	6922      	ldr	r2, [r4, #16]
   237c0:	f104 010c 	add.w	r1, r4, #12
   237c4:	300c      	adds	r0, #12
   237c6:	3202      	adds	r2, #2
   237c8:	0092      	lsls	r2, r2, #2
   237ca:	f005 fe84 	bl	294d6 <memcpy>
   237ce:	4621      	mov	r1, r4
   237d0:	4644      	mov	r4, r8
   237d2:	4638      	mov	r0, r7
   237d4:	f7ff ffa2 	bl	2371c <_Bfree>
   237d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   237dc:	3501      	adds	r5, #1
   237de:	615e      	str	r6, [r3, #20]
   237e0:	6125      	str	r5, [r4, #16]
   237e2:	4620      	mov	r0, r4
   237e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   237e8:	00030d6b 	.word	0x00030d6b
   237ec:	00030d7c 	.word	0x00030d7c

000237f0 <__i2b>:
   237f0:	b510      	push	{r4, lr}
   237f2:	460c      	mov	r4, r1
   237f4:	2101      	movs	r1, #1
   237f6:	f7ff ff51 	bl	2369c <_Balloc>
   237fa:	4602      	mov	r2, r0
   237fc:	b928      	cbnz	r0, 2380a <__i2b+0x1a>
   237fe:	4b05      	ldr	r3, [pc, #20]	; (23814 <__i2b+0x24>)
   23800:	f44f 71a0 	mov.w	r1, #320	; 0x140
   23804:	4804      	ldr	r0, [pc, #16]	; (23818 <__i2b+0x28>)
   23806:	f7ff fe49 	bl	2349c <__assert_func>
   2380a:	2301      	movs	r3, #1
   2380c:	6144      	str	r4, [r0, #20]
   2380e:	6103      	str	r3, [r0, #16]
   23810:	bd10      	pop	{r4, pc}
   23812:	bf00      	nop
   23814:	00030d6b 	.word	0x00030d6b
   23818:	00030d7c 	.word	0x00030d7c

0002381c <__multiply>:
   2381c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23820:	4614      	mov	r4, r2
   23822:	690a      	ldr	r2, [r1, #16]
   23824:	460f      	mov	r7, r1
   23826:	b085      	sub	sp, #20
   23828:	6923      	ldr	r3, [r4, #16]
   2382a:	429a      	cmp	r2, r3
   2382c:	bfa2      	ittt	ge
   2382e:	4623      	movge	r3, r4
   23830:	460c      	movge	r4, r1
   23832:	461f      	movge	r7, r3
   23834:	f8d4 a010 	ldr.w	sl, [r4, #16]
   23838:	68a3      	ldr	r3, [r4, #8]
   2383a:	f8d7 9010 	ldr.w	r9, [r7, #16]
   2383e:	6861      	ldr	r1, [r4, #4]
   23840:	eb0a 0609 	add.w	r6, sl, r9
   23844:	42b3      	cmp	r3, r6
   23846:	bfb8      	it	lt
   23848:	3101      	addlt	r1, #1
   2384a:	f7ff ff27 	bl	2369c <_Balloc>
   2384e:	b930      	cbnz	r0, 2385e <__multiply+0x42>
   23850:	4602      	mov	r2, r0
   23852:	4b45      	ldr	r3, [pc, #276]	; (23968 <__multiply+0x14c>)
   23854:	f240 115d 	movw	r1, #349	; 0x15d
   23858:	4844      	ldr	r0, [pc, #272]	; (2396c <__multiply+0x150>)
   2385a:	f7ff fe1f 	bl	2349c <__assert_func>
   2385e:	f100 0514 	add.w	r5, r0, #20
   23862:	2200      	movs	r2, #0
   23864:	eb05 0886 	add.w	r8, r5, r6, lsl #2
   23868:	462b      	mov	r3, r5
   2386a:	4543      	cmp	r3, r8
   2386c:	d321      	bcc.n	238b2 <__multiply+0x96>
   2386e:	f107 0114 	add.w	r1, r7, #20
   23872:	f104 0214 	add.w	r2, r4, #20
   23876:	f104 0715 	add.w	r7, r4, #21
   2387a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
   2387e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
   23882:	9302      	str	r3, [sp, #8]
   23884:	1b13      	subs	r3, r2, r4
   23886:	3b15      	subs	r3, #21
   23888:	f023 0303 	bic.w	r3, r3, #3
   2388c:	3304      	adds	r3, #4
   2388e:	42ba      	cmp	r2, r7
   23890:	bf38      	it	cc
   23892:	2304      	movcc	r3, #4
   23894:	9301      	str	r3, [sp, #4]
   23896:	9b02      	ldr	r3, [sp, #8]
   23898:	9103      	str	r1, [sp, #12]
   2389a:	428b      	cmp	r3, r1
   2389c:	d80c      	bhi.n	238b8 <__multiply+0x9c>
   2389e:	2e00      	cmp	r6, #0
   238a0:	dd03      	ble.n	238aa <__multiply+0x8e>
   238a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   238a6:	2b00      	cmp	r3, #0
   238a8:	d05b      	beq.n	23962 <__multiply+0x146>
   238aa:	6106      	str	r6, [r0, #16]
   238ac:	b005      	add	sp, #20
   238ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   238b2:	f843 2b04 	str.w	r2, [r3], #4
   238b6:	e7d8      	b.n	2386a <__multiply+0x4e>
   238b8:	f8b1 a000 	ldrh.w	sl, [r1]
   238bc:	f1ba 0f00 	cmp.w	sl, #0
   238c0:	d024      	beq.n	2390c <__multiply+0xf0>
   238c2:	f104 0e14 	add.w	lr, r4, #20
   238c6:	46a9      	mov	r9, r5
   238c8:	f04f 0c00 	mov.w	ip, #0
   238cc:	f85e 7b04 	ldr.w	r7, [lr], #4
   238d0:	f8d9 3000 	ldr.w	r3, [r9]
   238d4:	fa1f fb87 	uxth.w	fp, r7
   238d8:	4572      	cmp	r2, lr
   238da:	b29b      	uxth	r3, r3
   238dc:	ea4f 4717 	mov.w	r7, r7, lsr #16
   238e0:	fb0a 330b 	mla	r3, sl, fp, r3
   238e4:	4463      	add	r3, ip
   238e6:	f8d9 c000 	ldr.w	ip, [r9]
   238ea:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   238ee:	fb0a c707 	mla	r7, sl, r7, ip
   238f2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
   238f6:	b29b      	uxth	r3, r3
   238f8:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   238fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
   23900:	f849 3b04 	str.w	r3, [r9], #4
   23904:	d8e2      	bhi.n	238cc <__multiply+0xb0>
   23906:	9b01      	ldr	r3, [sp, #4]
   23908:	f845 c003 	str.w	ip, [r5, r3]
   2390c:	9b03      	ldr	r3, [sp, #12]
   2390e:	3104      	adds	r1, #4
   23910:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   23914:	f1b9 0f00 	cmp.w	r9, #0
   23918:	d021      	beq.n	2395e <__multiply+0x142>
   2391a:	682b      	ldr	r3, [r5, #0]
   2391c:	f104 0c14 	add.w	ip, r4, #20
   23920:	46ae      	mov	lr, r5
   23922:	f04f 0a00 	mov.w	sl, #0
   23926:	f8bc b000 	ldrh.w	fp, [ip]
   2392a:	b29b      	uxth	r3, r3
   2392c:	f8be 7002 	ldrh.w	r7, [lr, #2]
   23930:	fb09 770b 	mla	r7, r9, fp, r7
   23934:	4457      	add	r7, sl
   23936:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
   2393a:	f84e 3b04 	str.w	r3, [lr], #4
   2393e:	f85c 3b04 	ldr.w	r3, [ip], #4
   23942:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   23946:	f8be 3000 	ldrh.w	r3, [lr]
   2394a:	4562      	cmp	r2, ip
   2394c:	fb09 330a 	mla	r3, r9, sl, r3
   23950:	eb03 4317 	add.w	r3, r3, r7, lsr #16
   23954:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   23958:	d8e5      	bhi.n	23926 <__multiply+0x10a>
   2395a:	9f01      	ldr	r7, [sp, #4]
   2395c:	51eb      	str	r3, [r5, r7]
   2395e:	3504      	adds	r5, #4
   23960:	e799      	b.n	23896 <__multiply+0x7a>
   23962:	3e01      	subs	r6, #1
   23964:	e79b      	b.n	2389e <__multiply+0x82>
   23966:	bf00      	nop
   23968:	00030d6b 	.word	0x00030d6b
   2396c:	00030d7c 	.word	0x00030d7c

00023970 <__pow5mult>:
   23970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   23974:	4615      	mov	r5, r2
   23976:	f012 0203 	ands.w	r2, r2, #3
   2397a:	4607      	mov	r7, r0
   2397c:	460e      	mov	r6, r1
   2397e:	d007      	beq.n	23990 <__pow5mult+0x20>
   23980:	3a01      	subs	r2, #1
   23982:	4c25      	ldr	r4, [pc, #148]	; (23a18 <__pow5mult+0xa8>)
   23984:	2300      	movs	r3, #0
   23986:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   2398a:	f7ff fee9 	bl	23760 <__multadd>
   2398e:	4606      	mov	r6, r0
   23990:	10ad      	asrs	r5, r5, #2
   23992:	d03d      	beq.n	23a10 <__pow5mult+0xa0>
   23994:	6a7c      	ldr	r4, [r7, #36]	; 0x24
   23996:	b97c      	cbnz	r4, 239b8 <__pow5mult+0x48>
   23998:	2010      	movs	r0, #16
   2399a:	f7ff f947 	bl	22c2c <malloc>
   2399e:	4602      	mov	r2, r0
   239a0:	6278      	str	r0, [r7, #36]	; 0x24
   239a2:	b928      	cbnz	r0, 239b0 <__pow5mult+0x40>
   239a4:	4b1d      	ldr	r3, [pc, #116]	; (23a1c <__pow5mult+0xac>)
   239a6:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
   239aa:	481d      	ldr	r0, [pc, #116]	; (23a20 <__pow5mult+0xb0>)
   239ac:	f7ff fd76 	bl	2349c <__assert_func>
   239b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
   239b4:	6004      	str	r4, [r0, #0]
   239b6:	60c4      	str	r4, [r0, #12]
   239b8:	f8d7 8024 	ldr.w	r8, [r7, #36]	; 0x24
   239bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
   239c0:	b94c      	cbnz	r4, 239d6 <__pow5mult+0x66>
   239c2:	f240 2171 	movw	r1, #625	; 0x271
   239c6:	4638      	mov	r0, r7
   239c8:	f7ff ff12 	bl	237f0 <__i2b>
   239cc:	2300      	movs	r3, #0
   239ce:	4604      	mov	r4, r0
   239d0:	f8c8 0008 	str.w	r0, [r8, #8]
   239d4:	6003      	str	r3, [r0, #0]
   239d6:	f04f 0900 	mov.w	r9, #0
   239da:	07eb      	lsls	r3, r5, #31
   239dc:	d50a      	bpl.n	239f4 <__pow5mult+0x84>
   239de:	4631      	mov	r1, r6
   239e0:	4622      	mov	r2, r4
   239e2:	4638      	mov	r0, r7
   239e4:	f7ff ff1a 	bl	2381c <__multiply>
   239e8:	4680      	mov	r8, r0
   239ea:	4631      	mov	r1, r6
   239ec:	4638      	mov	r0, r7
   239ee:	4646      	mov	r6, r8
   239f0:	f7ff fe94 	bl	2371c <_Bfree>
   239f4:	106d      	asrs	r5, r5, #1
   239f6:	d00b      	beq.n	23a10 <__pow5mult+0xa0>
   239f8:	6820      	ldr	r0, [r4, #0]
   239fa:	b938      	cbnz	r0, 23a0c <__pow5mult+0x9c>
   239fc:	4622      	mov	r2, r4
   239fe:	4621      	mov	r1, r4
   23a00:	4638      	mov	r0, r7
   23a02:	f7ff ff0b 	bl	2381c <__multiply>
   23a06:	6020      	str	r0, [r4, #0]
   23a08:	f8c0 9000 	str.w	r9, [r0]
   23a0c:	4604      	mov	r4, r0
   23a0e:	e7e4      	b.n	239da <__pow5mult+0x6a>
   23a10:	4630      	mov	r0, r6
   23a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   23a16:	bf00      	nop
   23a18:	0002b318 	.word	0x0002b318
   23a1c:	00030ce0 	.word	0x00030ce0
   23a20:	00030d7c 	.word	0x00030d7c

00023a24 <__lshift>:
   23a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   23a28:	460c      	mov	r4, r1
   23a2a:	4607      	mov	r7, r0
   23a2c:	4691      	mov	r9, r2
   23a2e:	ea4f 1a62 	mov.w	sl, r2, asr #5
   23a32:	6923      	ldr	r3, [r4, #16]
   23a34:	6849      	ldr	r1, [r1, #4]
   23a36:	eb03 1862 	add.w	r8, r3, r2, asr #5
   23a3a:	68a3      	ldr	r3, [r4, #8]
   23a3c:	f108 0601 	add.w	r6, r8, #1
   23a40:	42b3      	cmp	r3, r6
   23a42:	db0b      	blt.n	23a5c <__lshift+0x38>
   23a44:	4638      	mov	r0, r7
   23a46:	f7ff fe29 	bl	2369c <_Balloc>
   23a4a:	4605      	mov	r5, r0
   23a4c:	b948      	cbnz	r0, 23a62 <__lshift+0x3e>
   23a4e:	4602      	mov	r2, r0
   23a50:	4b28      	ldr	r3, [pc, #160]	; (23af4 <__lshift+0xd0>)
   23a52:	f240 11d9 	movw	r1, #473	; 0x1d9
   23a56:	4828      	ldr	r0, [pc, #160]	; (23af8 <__lshift+0xd4>)
   23a58:	f7ff fd20 	bl	2349c <__assert_func>
   23a5c:	3101      	adds	r1, #1
   23a5e:	005b      	lsls	r3, r3, #1
   23a60:	e7ee      	b.n	23a40 <__lshift+0x1c>
   23a62:	2300      	movs	r3, #0
   23a64:	f100 0114 	add.w	r1, r0, #20
   23a68:	f100 0210 	add.w	r2, r0, #16
   23a6c:	4618      	mov	r0, r3
   23a6e:	4553      	cmp	r3, sl
   23a70:	db33      	blt.n	23ada <__lshift+0xb6>
   23a72:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   23a76:	f104 0314 	add.w	r3, r4, #20
   23a7a:	6920      	ldr	r0, [r4, #16]
   23a7c:	f019 091f 	ands.w	r9, r9, #31
   23a80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   23a84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   23a88:	d02b      	beq.n	23ae2 <__lshift+0xbe>
   23a8a:	f1c9 0e20 	rsb	lr, r9, #32
   23a8e:	468a      	mov	sl, r1
   23a90:	2200      	movs	r2, #0
   23a92:	6818      	ldr	r0, [r3, #0]
   23a94:	fa00 f009 	lsl.w	r0, r0, r9
   23a98:	4310      	orrs	r0, r2
   23a9a:	f84a 0b04 	str.w	r0, [sl], #4
   23a9e:	f853 2b04 	ldr.w	r2, [r3], #4
   23aa2:	459c      	cmp	ip, r3
   23aa4:	fa22 f20e 	lsr.w	r2, r2, lr
   23aa8:	d8f3      	bhi.n	23a92 <__lshift+0x6e>
   23aaa:	ebac 0304 	sub.w	r3, ip, r4
   23aae:	f104 0015 	add.w	r0, r4, #21
   23ab2:	3b15      	subs	r3, #21
   23ab4:	f023 0303 	bic.w	r3, r3, #3
   23ab8:	3304      	adds	r3, #4
   23aba:	4584      	cmp	ip, r0
   23abc:	bf38      	it	cc
   23abe:	2304      	movcc	r3, #4
   23ac0:	50ca      	str	r2, [r1, r3]
   23ac2:	b10a      	cbz	r2, 23ac8 <__lshift+0xa4>
   23ac4:	f108 0602 	add.w	r6, r8, #2
   23ac8:	3e01      	subs	r6, #1
   23aca:	4638      	mov	r0, r7
   23acc:	4621      	mov	r1, r4
   23ace:	612e      	str	r6, [r5, #16]
   23ad0:	f7ff fe24 	bl	2371c <_Bfree>
   23ad4:	4628      	mov	r0, r5
   23ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   23ada:	3301      	adds	r3, #1
   23adc:	f842 0f04 	str.w	r0, [r2, #4]!
   23ae0:	e7c5      	b.n	23a6e <__lshift+0x4a>
   23ae2:	3904      	subs	r1, #4
   23ae4:	f853 2b04 	ldr.w	r2, [r3], #4
   23ae8:	459c      	cmp	ip, r3
   23aea:	f841 2f04 	str.w	r2, [r1, #4]!
   23aee:	d8f9      	bhi.n	23ae4 <__lshift+0xc0>
   23af0:	e7ea      	b.n	23ac8 <__lshift+0xa4>
   23af2:	bf00      	nop
   23af4:	00030d6b 	.word	0x00030d6b
   23af8:	00030d7c 	.word	0x00030d7c

00023afc <__mdiff>:
   23afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23b00:	4689      	mov	r9, r1
   23b02:	4606      	mov	r6, r0
   23b04:	4611      	mov	r1, r2
   23b06:	4614      	mov	r4, r2
   23b08:	4648      	mov	r0, r9
   23b0a:	f005 ff9e 	bl	29a4a <__mcmp>
   23b0e:	1e05      	subs	r5, r0, #0
   23b10:	d112      	bne.n	23b38 <__mdiff+0x3c>
   23b12:	4629      	mov	r1, r5
   23b14:	4630      	mov	r0, r6
   23b16:	f7ff fdc1 	bl	2369c <_Balloc>
   23b1a:	4602      	mov	r2, r0
   23b1c:	b928      	cbnz	r0, 23b2a <__mdiff+0x2e>
   23b1e:	4b40      	ldr	r3, [pc, #256]	; (23c20 <__mdiff+0x124>)
   23b20:	f240 2132 	movw	r1, #562	; 0x232
   23b24:	483f      	ldr	r0, [pc, #252]	; (23c24 <__mdiff+0x128>)
   23b26:	f7ff fcb9 	bl	2349c <__assert_func>
   23b2a:	2301      	movs	r3, #1
   23b2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
   23b30:	4610      	mov	r0, r2
   23b32:	b003      	add	sp, #12
   23b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b38:	bfbc      	itt	lt
   23b3a:	464b      	movlt	r3, r9
   23b3c:	46a1      	movlt	r9, r4
   23b3e:	4630      	mov	r0, r6
   23b40:	bfb8      	it	lt
   23b42:	2501      	movlt	r5, #1
   23b44:	f8d9 1004 	ldr.w	r1, [r9, #4]
   23b48:	bfb4      	ite	lt
   23b4a:	461c      	movlt	r4, r3
   23b4c:	2500      	movge	r5, #0
   23b4e:	f7ff fda5 	bl	2369c <_Balloc>
   23b52:	4602      	mov	r2, r0
   23b54:	b918      	cbnz	r0, 23b5e <__mdiff+0x62>
   23b56:	4b32      	ldr	r3, [pc, #200]	; (23c20 <__mdiff+0x124>)
   23b58:	f44f 7110 	mov.w	r1, #576	; 0x240
   23b5c:	e7e2      	b.n	23b24 <__mdiff+0x28>
   23b5e:	f8d9 7010 	ldr.w	r7, [r9, #16]
   23b62:	f104 0e14 	add.w	lr, r4, #20
   23b66:	6926      	ldr	r6, [r4, #16]
   23b68:	f100 0b14 	add.w	fp, r0, #20
   23b6c:	60c5      	str	r5, [r0, #12]
   23b6e:	f109 0514 	add.w	r5, r9, #20
   23b72:	f109 0310 	add.w	r3, r9, #16
   23b76:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
   23b7a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
   23b7e:	46d9      	mov	r9, fp
   23b80:	f04f 0c00 	mov.w	ip, #0
   23b84:	9301      	str	r3, [sp, #4]
   23b86:	9b01      	ldr	r3, [sp, #4]
   23b88:	f85e 0b04 	ldr.w	r0, [lr], #4
   23b8c:	f853 af04 	ldr.w	sl, [r3, #4]!
   23b90:	b281      	uxth	r1, r0
   23b92:	4576      	cmp	r6, lr
   23b94:	9301      	str	r3, [sp, #4]
   23b96:	fa1f f38a 	uxth.w	r3, sl
   23b9a:	ea4f 4010 	mov.w	r0, r0, lsr #16
   23b9e:	eba3 0301 	sub.w	r3, r3, r1
   23ba2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
   23ba6:	4463      	add	r3, ip
   23ba8:	eb00 4023 	add.w	r0, r0, r3, asr #16
   23bac:	b29b      	uxth	r3, r3
   23bae:	ea4f 4c20 	mov.w	ip, r0, asr #16
   23bb2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   23bb6:	f849 3b04 	str.w	r3, [r9], #4
   23bba:	d8e4      	bhi.n	23b86 <__mdiff+0x8a>
   23bbc:	1b33      	subs	r3, r6, r4
   23bbe:	3415      	adds	r4, #21
   23bc0:	3b15      	subs	r3, #21
   23bc2:	f023 0303 	bic.w	r3, r3, #3
   23bc6:	3304      	adds	r3, #4
   23bc8:	42a6      	cmp	r6, r4
   23bca:	bf38      	it	cc
   23bcc:	2304      	movcc	r3, #4
   23bce:	441d      	add	r5, r3
   23bd0:	445b      	add	r3, fp
   23bd2:	462c      	mov	r4, r5
   23bd4:	461e      	mov	r6, r3
   23bd6:	4544      	cmp	r4, r8
   23bd8:	d30e      	bcc.n	23bf8 <__mdiff+0xfc>
   23bda:	f108 0103 	add.w	r1, r8, #3
   23bde:	1b49      	subs	r1, r1, r5
   23be0:	3d03      	subs	r5, #3
   23be2:	f021 0103 	bic.w	r1, r1, #3
   23be6:	45a8      	cmp	r8, r5
   23be8:	bf38      	it	cc
   23bea:	2100      	movcc	r1, #0
   23bec:	440b      	add	r3, r1
   23bee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   23bf2:	b199      	cbz	r1, 23c1c <__mdiff+0x120>
   23bf4:	6117      	str	r7, [r2, #16]
   23bf6:	e79b      	b.n	23b30 <__mdiff+0x34>
   23bf8:	f854 1b04 	ldr.w	r1, [r4], #4
   23bfc:	46e6      	mov	lr, ip
   23bfe:	fa1f fc81 	uxth.w	ip, r1
   23c02:	0c08      	lsrs	r0, r1, #16
   23c04:	4471      	add	r1, lr
   23c06:	44f4      	add	ip, lr
   23c08:	b289      	uxth	r1, r1
   23c0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
   23c0e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   23c12:	ea4f 4c20 	mov.w	ip, r0, asr #16
   23c16:	f846 1b04 	str.w	r1, [r6], #4
   23c1a:	e7dc      	b.n	23bd6 <__mdiff+0xda>
   23c1c:	3f01      	subs	r7, #1
   23c1e:	e7e6      	b.n	23bee <__mdiff+0xf2>
   23c20:	00030d6b 	.word	0x00030d6b
   23c24:	00030d7c 	.word	0x00030d7c

00023c28 <__d2b>:
   23c28:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
   23c2c:	2101      	movs	r1, #1
   23c2e:	4690      	mov	r8, r2
   23c30:	4699      	mov	r9, r3
   23c32:	9e08      	ldr	r6, [sp, #32]
   23c34:	f7ff fd32 	bl	2369c <_Balloc>
   23c38:	4604      	mov	r4, r0
   23c3a:	b930      	cbnz	r0, 23c4a <__d2b+0x22>
   23c3c:	4602      	mov	r2, r0
   23c3e:	4b24      	ldr	r3, [pc, #144]	; (23cd0 <__d2b+0xa8>)
   23c40:	f240 310a 	movw	r1, #778	; 0x30a
   23c44:	4823      	ldr	r0, [pc, #140]	; (23cd4 <__d2b+0xac>)
   23c46:	f7ff fc29 	bl	2349c <__assert_func>
   23c4a:	f3c9 550a 	ubfx	r5, r9, #20, #11
   23c4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
   23c52:	b10d      	cbz	r5, 23c58 <__d2b+0x30>
   23c54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   23c58:	9301      	str	r3, [sp, #4]
   23c5a:	f1b8 0300 	subs.w	r3, r8, #0
   23c5e:	d024      	beq.n	23caa <__d2b+0x82>
   23c60:	4668      	mov	r0, sp
   23c62:	9300      	str	r3, [sp, #0]
   23c64:	f005 fec4 	bl	299f0 <__lo0bits>
   23c68:	e9dd 1200 	ldrd	r1, r2, [sp]
   23c6c:	b1d8      	cbz	r0, 23ca6 <__d2b+0x7e>
   23c6e:	f1c0 0320 	rsb	r3, r0, #32
   23c72:	fa02 f303 	lsl.w	r3, r2, r3
   23c76:	40c2      	lsrs	r2, r0
   23c78:	430b      	orrs	r3, r1
   23c7a:	9201      	str	r2, [sp, #4]
   23c7c:	6163      	str	r3, [r4, #20]
   23c7e:	9b01      	ldr	r3, [sp, #4]
   23c80:	2b00      	cmp	r3, #0
   23c82:	61a3      	str	r3, [r4, #24]
   23c84:	bf0c      	ite	eq
   23c86:	2201      	moveq	r2, #1
   23c88:	2202      	movne	r2, #2
   23c8a:	6122      	str	r2, [r4, #16]
   23c8c:	b1ad      	cbz	r5, 23cba <__d2b+0x92>
   23c8e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
   23c92:	4405      	add	r5, r0
   23c94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   23c98:	6035      	str	r5, [r6, #0]
   23c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   23c9c:	6018      	str	r0, [r3, #0]
   23c9e:	4620      	mov	r0, r4
   23ca0:	b002      	add	sp, #8
   23ca2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   23ca6:	6161      	str	r1, [r4, #20]
   23ca8:	e7e9      	b.n	23c7e <__d2b+0x56>
   23caa:	a801      	add	r0, sp, #4
   23cac:	f005 fea0 	bl	299f0 <__lo0bits>
   23cb0:	9b01      	ldr	r3, [sp, #4]
   23cb2:	3020      	adds	r0, #32
   23cb4:	2201      	movs	r2, #1
   23cb6:	6163      	str	r3, [r4, #20]
   23cb8:	e7e7      	b.n	23c8a <__d2b+0x62>
   23cba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   23cbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
   23cc2:	6030      	str	r0, [r6, #0]
   23cc4:	6918      	ldr	r0, [r3, #16]
   23cc6:	f005 fe71 	bl	299ac <__hi0bits>
   23cca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
   23cce:	e7e4      	b.n	23c9a <__d2b+0x72>
   23cd0:	00030d6b 	.word	0x00030d6b
   23cd4:	00030d7c 	.word	0x00030d7c

00023cd8 <_vfiprintf_r>:
   23cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23cdc:	460d      	mov	r5, r1
   23cde:	b09d      	sub	sp, #116	; 0x74
   23ce0:	4614      	mov	r4, r2
   23ce2:	4698      	mov	r8, r3
   23ce4:	4606      	mov	r6, r0
   23ce6:	b118      	cbz	r0, 23cf0 <_vfiprintf_r+0x18>
   23ce8:	6983      	ldr	r3, [r0, #24]
   23cea:	b90b      	cbnz	r3, 23cf0 <_vfiprintf_r+0x18>
   23cec:	f7ff fc36 	bl	2355c <__sinit>
   23cf0:	4b87      	ldr	r3, [pc, #540]	; (23f10 <_vfiprintf_r+0x238>)
   23cf2:	429d      	cmp	r5, r3
   23cf4:	d11b      	bne.n	23d2e <_vfiprintf_r+0x56>
   23cf6:	6875      	ldr	r5, [r6, #4]
   23cf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23cfa:	07d9      	lsls	r1, r3, #31
   23cfc:	d405      	bmi.n	23d0a <_vfiprintf_r+0x32>
   23cfe:	89ab      	ldrh	r3, [r5, #12]
   23d00:	059a      	lsls	r2, r3, #22
   23d02:	d402      	bmi.n	23d0a <_vfiprintf_r+0x32>
   23d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
   23d06:	f7ed f83f 	bl	10d88 <__retarget_lock_acquire_recursive>
   23d0a:	89ab      	ldrh	r3, [r5, #12]
   23d0c:	071b      	lsls	r3, r3, #28
   23d0e:	d501      	bpl.n	23d14 <_vfiprintf_r+0x3c>
   23d10:	692b      	ldr	r3, [r5, #16]
   23d12:	b9eb      	cbnz	r3, 23d50 <_vfiprintf_r+0x78>
   23d14:	4629      	mov	r1, r5
   23d16:	4630      	mov	r0, r6
   23d18:	f000 f96e 	bl	23ff8 <__swsetup_r>
   23d1c:	b1c0      	cbz	r0, 23d50 <_vfiprintf_r+0x78>
   23d1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23d20:	07dc      	lsls	r4, r3, #31
   23d22:	d50e      	bpl.n	23d42 <_vfiprintf_r+0x6a>
   23d24:	f04f 30ff 	mov.w	r0, #4294967295
   23d28:	b01d      	add	sp, #116	; 0x74
   23d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23d2e:	4b79      	ldr	r3, [pc, #484]	; (23f14 <_vfiprintf_r+0x23c>)
   23d30:	429d      	cmp	r5, r3
   23d32:	d101      	bne.n	23d38 <_vfiprintf_r+0x60>
   23d34:	68b5      	ldr	r5, [r6, #8]
   23d36:	e7df      	b.n	23cf8 <_vfiprintf_r+0x20>
   23d38:	4b77      	ldr	r3, [pc, #476]	; (23f18 <_vfiprintf_r+0x240>)
   23d3a:	429d      	cmp	r5, r3
   23d3c:	bf08      	it	eq
   23d3e:	68f5      	ldreq	r5, [r6, #12]
   23d40:	e7da      	b.n	23cf8 <_vfiprintf_r+0x20>
   23d42:	89ab      	ldrh	r3, [r5, #12]
   23d44:	0598      	lsls	r0, r3, #22
   23d46:	d4ed      	bmi.n	23d24 <_vfiprintf_r+0x4c>
   23d48:	6da8      	ldr	r0, [r5, #88]	; 0x58
   23d4a:	f7ed f839 	bl	10dc0 <__retarget_lock_release_recursive>
   23d4e:	e7e9      	b.n	23d24 <_vfiprintf_r+0x4c>
   23d50:	2300      	movs	r3, #0
   23d52:	f8cd 800c 	str.w	r8, [sp, #12]
   23d56:	f04f 0901 	mov.w	r9, #1
   23d5a:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 23f1c <_vfiprintf_r+0x244>
   23d5e:	9309      	str	r3, [sp, #36]	; 0x24
   23d60:	2320      	movs	r3, #32
   23d62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   23d66:	2330      	movs	r3, #48	; 0x30
   23d68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   23d6c:	4623      	mov	r3, r4
   23d6e:	469a      	mov	sl, r3
   23d70:	f813 2b01 	ldrb.w	r2, [r3], #1
   23d74:	b10a      	cbz	r2, 23d7a <_vfiprintf_r+0xa2>
   23d76:	2a25      	cmp	r2, #37	; 0x25
   23d78:	d1f9      	bne.n	23d6e <_vfiprintf_r+0x96>
   23d7a:	ebba 0b04 	subs.w	fp, sl, r4
   23d7e:	d00b      	beq.n	23d98 <_vfiprintf_r+0xc0>
   23d80:	465b      	mov	r3, fp
   23d82:	4622      	mov	r2, r4
   23d84:	4629      	mov	r1, r5
   23d86:	4630      	mov	r0, r6
   23d88:	f005 fe8f 	bl	29aaa <__sfputs_r>
   23d8c:	3001      	adds	r0, #1
   23d8e:	f000 80a6 	beq.w	23ede <_vfiprintf_r+0x206>
   23d92:	9a09      	ldr	r2, [sp, #36]	; 0x24
   23d94:	445a      	add	r2, fp
   23d96:	9209      	str	r2, [sp, #36]	; 0x24
   23d98:	f89a 3000 	ldrb.w	r3, [sl]
   23d9c:	2b00      	cmp	r3, #0
   23d9e:	f000 809e 	beq.w	23ede <_vfiprintf_r+0x206>
   23da2:	2300      	movs	r3, #0
   23da4:	f04f 32ff 	mov.w	r2, #4294967295
   23da8:	f10a 0a01 	add.w	sl, sl, #1
   23dac:	9304      	str	r3, [sp, #16]
   23dae:	9307      	str	r3, [sp, #28]
   23db0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   23db4:	931a      	str	r3, [sp, #104]	; 0x68
   23db6:	e9cd 2305 	strd	r2, r3, [sp, #20]
   23dba:	4654      	mov	r4, sl
   23dbc:	2205      	movs	r2, #5
   23dbe:	4857      	ldr	r0, [pc, #348]	; (23f1c <_vfiprintf_r+0x244>)
   23dc0:	f814 1b01 	ldrb.w	r1, [r4], #1
   23dc4:	f005 fde4 	bl	29990 <memchr>
   23dc8:	9b04      	ldr	r3, [sp, #16]
   23dca:	b9d0      	cbnz	r0, 23e02 <_vfiprintf_r+0x12a>
   23dcc:	06d9      	lsls	r1, r3, #27
   23dce:	bf44      	itt	mi
   23dd0:	2220      	movmi	r2, #32
   23dd2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   23dd6:	071a      	lsls	r2, r3, #28
   23dd8:	bf44      	itt	mi
   23dda:	222b      	movmi	r2, #43	; 0x2b
   23ddc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   23de0:	f89a 2000 	ldrb.w	r2, [sl]
   23de4:	2a2a      	cmp	r2, #42	; 0x2a
   23de6:	d014      	beq.n	23e12 <_vfiprintf_r+0x13a>
   23de8:	9a07      	ldr	r2, [sp, #28]
   23dea:	4654      	mov	r4, sl
   23dec:	2000      	movs	r0, #0
   23dee:	f04f 0c0a 	mov.w	ip, #10
   23df2:	4621      	mov	r1, r4
   23df4:	f811 3b01 	ldrb.w	r3, [r1], #1
   23df8:	3b30      	subs	r3, #48	; 0x30
   23dfa:	2b09      	cmp	r3, #9
   23dfc:	d94a      	bls.n	23e94 <_vfiprintf_r+0x1bc>
   23dfe:	b970      	cbnz	r0, 23e1e <_vfiprintf_r+0x146>
   23e00:	e014      	b.n	23e2c <_vfiprintf_r+0x154>
   23e02:	eba0 0008 	sub.w	r0, r0, r8
   23e06:	46a2      	mov	sl, r4
   23e08:	fa09 f000 	lsl.w	r0, r9, r0
   23e0c:	4318      	orrs	r0, r3
   23e0e:	9004      	str	r0, [sp, #16]
   23e10:	e7d3      	b.n	23dba <_vfiprintf_r+0xe2>
   23e12:	9a03      	ldr	r2, [sp, #12]
   23e14:	1d11      	adds	r1, r2, #4
   23e16:	6812      	ldr	r2, [r2, #0]
   23e18:	2a00      	cmp	r2, #0
   23e1a:	9103      	str	r1, [sp, #12]
   23e1c:	db01      	blt.n	23e22 <_vfiprintf_r+0x14a>
   23e1e:	9207      	str	r2, [sp, #28]
   23e20:	e004      	b.n	23e2c <_vfiprintf_r+0x154>
   23e22:	4252      	negs	r2, r2
   23e24:	f043 0302 	orr.w	r3, r3, #2
   23e28:	9207      	str	r2, [sp, #28]
   23e2a:	9304      	str	r3, [sp, #16]
   23e2c:	7823      	ldrb	r3, [r4, #0]
   23e2e:	2b2e      	cmp	r3, #46	; 0x2e
   23e30:	d10a      	bne.n	23e48 <_vfiprintf_r+0x170>
   23e32:	7863      	ldrb	r3, [r4, #1]
   23e34:	2b2a      	cmp	r3, #42	; 0x2a
   23e36:	d132      	bne.n	23e9e <_vfiprintf_r+0x1c6>
   23e38:	9b03      	ldr	r3, [sp, #12]
   23e3a:	3402      	adds	r4, #2
   23e3c:	1d1a      	adds	r2, r3, #4
   23e3e:	681b      	ldr	r3, [r3, #0]
   23e40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
   23e44:	9203      	str	r2, [sp, #12]
   23e46:	9305      	str	r3, [sp, #20]
   23e48:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 23f20 <_vfiprintf_r+0x248>
   23e4c:	2203      	movs	r2, #3
   23e4e:	7821      	ldrb	r1, [r4, #0]
   23e50:	4650      	mov	r0, sl
   23e52:	f005 fd9d 	bl	29990 <memchr>
   23e56:	b138      	cbz	r0, 23e68 <_vfiprintf_r+0x190>
   23e58:	eba0 000a 	sub.w	r0, r0, sl
   23e5c:	2240      	movs	r2, #64	; 0x40
   23e5e:	9b04      	ldr	r3, [sp, #16]
   23e60:	3401      	adds	r4, #1
   23e62:	4082      	lsls	r2, r0
   23e64:	4313      	orrs	r3, r2
   23e66:	9304      	str	r3, [sp, #16]
   23e68:	f814 1b01 	ldrb.w	r1, [r4], #1
   23e6c:	2206      	movs	r2, #6
   23e6e:	482d      	ldr	r0, [pc, #180]	; (23f24 <_vfiprintf_r+0x24c>)
   23e70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   23e74:	f005 fd8c 	bl	29990 <memchr>
   23e78:	2800      	cmp	r0, #0
   23e7a:	d03f      	beq.n	23efc <_vfiprintf_r+0x224>
   23e7c:	4b2a      	ldr	r3, [pc, #168]	; (23f28 <_vfiprintf_r+0x250>)
   23e7e:	bb1b      	cbnz	r3, 23ec8 <_vfiprintf_r+0x1f0>
   23e80:	9b03      	ldr	r3, [sp, #12]
   23e82:	3307      	adds	r3, #7
   23e84:	f023 0307 	bic.w	r3, r3, #7
   23e88:	3308      	adds	r3, #8
   23e8a:	9303      	str	r3, [sp, #12]
   23e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   23e8e:	443b      	add	r3, r7
   23e90:	9309      	str	r3, [sp, #36]	; 0x24
   23e92:	e76b      	b.n	23d6c <_vfiprintf_r+0x94>
   23e94:	fb0c 3202 	mla	r2, ip, r2, r3
   23e98:	460c      	mov	r4, r1
   23e9a:	2001      	movs	r0, #1
   23e9c:	e7a9      	b.n	23df2 <_vfiprintf_r+0x11a>
   23e9e:	2300      	movs	r3, #0
   23ea0:	3401      	adds	r4, #1
   23ea2:	f04f 0c0a 	mov.w	ip, #10
   23ea6:	4619      	mov	r1, r3
   23ea8:	9305      	str	r3, [sp, #20]
   23eaa:	4620      	mov	r0, r4
   23eac:	f810 2b01 	ldrb.w	r2, [r0], #1
   23eb0:	3a30      	subs	r2, #48	; 0x30
   23eb2:	2a09      	cmp	r2, #9
   23eb4:	d903      	bls.n	23ebe <_vfiprintf_r+0x1e6>
   23eb6:	2b00      	cmp	r3, #0
   23eb8:	d0c6      	beq.n	23e48 <_vfiprintf_r+0x170>
   23eba:	9105      	str	r1, [sp, #20]
   23ebc:	e7c4      	b.n	23e48 <_vfiprintf_r+0x170>
   23ebe:	fb0c 2101 	mla	r1, ip, r1, r2
   23ec2:	4604      	mov	r4, r0
   23ec4:	2301      	movs	r3, #1
   23ec6:	e7f0      	b.n	23eaa <_vfiprintf_r+0x1d2>
   23ec8:	ab03      	add	r3, sp, #12
   23eca:	462a      	mov	r2, r5
   23ecc:	a904      	add	r1, sp, #16
   23ece:	4630      	mov	r0, r6
   23ed0:	9300      	str	r3, [sp, #0]
   23ed2:	4b16      	ldr	r3, [pc, #88]	; (23f2c <_vfiprintf_r+0x254>)
   23ed4:	f7fe ff56 	bl	22d84 <_printf_float>
   23ed8:	4607      	mov	r7, r0
   23eda:	1c78      	adds	r0, r7, #1
   23edc:	d1d6      	bne.n	23e8c <_vfiprintf_r+0x1b4>
   23ede:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23ee0:	07d9      	lsls	r1, r3, #31
   23ee2:	d405      	bmi.n	23ef0 <_vfiprintf_r+0x218>
   23ee4:	89ab      	ldrh	r3, [r5, #12]
   23ee6:	059a      	lsls	r2, r3, #22
   23ee8:	d402      	bmi.n	23ef0 <_vfiprintf_r+0x218>
   23eea:	6da8      	ldr	r0, [r5, #88]	; 0x58
   23eec:	f7ec ff68 	bl	10dc0 <__retarget_lock_release_recursive>
   23ef0:	89ab      	ldrh	r3, [r5, #12]
   23ef2:	065b      	lsls	r3, r3, #25
   23ef4:	f53f af16 	bmi.w	23d24 <_vfiprintf_r+0x4c>
   23ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
   23efa:	e715      	b.n	23d28 <_vfiprintf_r+0x50>
   23efc:	ab03      	add	r3, sp, #12
   23efe:	462a      	mov	r2, r5
   23f00:	a904      	add	r1, sp, #16
   23f02:	4630      	mov	r0, r6
   23f04:	9300      	str	r3, [sp, #0]
   23f06:	4b09      	ldr	r3, [pc, #36]	; (23f2c <_vfiprintf_r+0x254>)
   23f08:	f7ff f972 	bl	231f0 <_printf_i>
   23f0c:	e7e4      	b.n	23ed8 <_vfiprintf_r+0x200>
   23f0e:	bf00      	nop
   23f10:	0002b2f8 	.word	0x0002b2f8
   23f14:	0002b2d8 	.word	0x0002b2d8
   23f18:	0002b2b8 	.word	0x0002b2b8
   23f1c:	00030df1 	.word	0x00030df1
   23f20:	00030df7 	.word	0x00030df7
   23f24:	00030dfb 	.word	0x00030dfb
   23f28:	00022d85 	.word	0x00022d85
   23f2c:	00029aab 	.word	0x00029aab

00023f30 <__swbuf_r>:
   23f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   23f32:	460e      	mov	r6, r1
   23f34:	4614      	mov	r4, r2
   23f36:	4605      	mov	r5, r0
   23f38:	b118      	cbz	r0, 23f42 <__swbuf_r+0x12>
   23f3a:	6983      	ldr	r3, [r0, #24]
   23f3c:	b90b      	cbnz	r3, 23f42 <__swbuf_r+0x12>
   23f3e:	f7ff fb0d 	bl	2355c <__sinit>
   23f42:	4b21      	ldr	r3, [pc, #132]	; (23fc8 <__swbuf_r+0x98>)
   23f44:	429c      	cmp	r4, r3
   23f46:	d110      	bne.n	23f6a <__swbuf_r+0x3a>
   23f48:	686c      	ldr	r4, [r5, #4]
   23f4a:	69a3      	ldr	r3, [r4, #24]
   23f4c:	60a3      	str	r3, [r4, #8]
   23f4e:	89a3      	ldrh	r3, [r4, #12]
   23f50:	071a      	lsls	r2, r3, #28
   23f52:	d501      	bpl.n	23f58 <__swbuf_r+0x28>
   23f54:	6923      	ldr	r3, [r4, #16]
   23f56:	b993      	cbnz	r3, 23f7e <__swbuf_r+0x4e>
   23f58:	4621      	mov	r1, r4
   23f5a:	4628      	mov	r0, r5
   23f5c:	f000 f84c 	bl	23ff8 <__swsetup_r>
   23f60:	b168      	cbz	r0, 23f7e <__swbuf_r+0x4e>
   23f62:	f04f 37ff 	mov.w	r7, #4294967295
   23f66:	4638      	mov	r0, r7
   23f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   23f6a:	4b18      	ldr	r3, [pc, #96]	; (23fcc <__swbuf_r+0x9c>)
   23f6c:	429c      	cmp	r4, r3
   23f6e:	d101      	bne.n	23f74 <__swbuf_r+0x44>
   23f70:	68ac      	ldr	r4, [r5, #8]
   23f72:	e7ea      	b.n	23f4a <__swbuf_r+0x1a>
   23f74:	4b16      	ldr	r3, [pc, #88]	; (23fd0 <__swbuf_r+0xa0>)
   23f76:	429c      	cmp	r4, r3
   23f78:	bf08      	it	eq
   23f7a:	68ec      	ldreq	r4, [r5, #12]
   23f7c:	e7e5      	b.n	23f4a <__swbuf_r+0x1a>
   23f7e:	6923      	ldr	r3, [r4, #16]
   23f80:	b2f6      	uxtb	r6, r6
   23f82:	6820      	ldr	r0, [r4, #0]
   23f84:	4637      	mov	r7, r6
   23f86:	1ac0      	subs	r0, r0, r3
   23f88:	6963      	ldr	r3, [r4, #20]
   23f8a:	4283      	cmp	r3, r0
   23f8c:	dc05      	bgt.n	23f9a <__swbuf_r+0x6a>
   23f8e:	4621      	mov	r1, r4
   23f90:	4628      	mov	r0, r5
   23f92:	f000 f8ad 	bl	240f0 <_fflush_r>
   23f96:	2800      	cmp	r0, #0
   23f98:	d1e3      	bne.n	23f62 <__swbuf_r+0x32>
   23f9a:	68a3      	ldr	r3, [r4, #8]
   23f9c:	3001      	adds	r0, #1
   23f9e:	3b01      	subs	r3, #1
   23fa0:	60a3      	str	r3, [r4, #8]
   23fa2:	6823      	ldr	r3, [r4, #0]
   23fa4:	1c5a      	adds	r2, r3, #1
   23fa6:	6022      	str	r2, [r4, #0]
   23fa8:	701e      	strb	r6, [r3, #0]
   23faa:	6963      	ldr	r3, [r4, #20]
   23fac:	4283      	cmp	r3, r0
   23fae:	d004      	beq.n	23fba <__swbuf_r+0x8a>
   23fb0:	89a3      	ldrh	r3, [r4, #12]
   23fb2:	07db      	lsls	r3, r3, #31
   23fb4:	d5d7      	bpl.n	23f66 <__swbuf_r+0x36>
   23fb6:	2e0a      	cmp	r6, #10
   23fb8:	d1d5      	bne.n	23f66 <__swbuf_r+0x36>
   23fba:	4621      	mov	r1, r4
   23fbc:	4628      	mov	r0, r5
   23fbe:	f000 f897 	bl	240f0 <_fflush_r>
   23fc2:	2800      	cmp	r0, #0
   23fc4:	d0cf      	beq.n	23f66 <__swbuf_r+0x36>
   23fc6:	e7cc      	b.n	23f62 <__swbuf_r+0x32>
   23fc8:	0002b2f8 	.word	0x0002b2f8
   23fcc:	0002b2d8 	.word	0x0002b2d8
   23fd0:	0002b2b8 	.word	0x0002b2b8

00023fd4 <_write_r>:
   23fd4:	b538      	push	{r3, r4, r5, lr}
   23fd6:	4604      	mov	r4, r0
   23fd8:	4d06      	ldr	r5, [pc, #24]	; (23ff4 <_write_r+0x20>)
   23fda:	4608      	mov	r0, r1
   23fdc:	4611      	mov	r1, r2
   23fde:	2200      	movs	r2, #0
   23fe0:	602a      	str	r2, [r5, #0]
   23fe2:	461a      	mov	r2, r3
   23fe4:	f001 fdaf 	bl	25b46 <_write>
   23fe8:	1c43      	adds	r3, r0, #1
   23fea:	d102      	bne.n	23ff2 <_write_r+0x1e>
   23fec:	682b      	ldr	r3, [r5, #0]
   23fee:	b103      	cbz	r3, 23ff2 <_write_r+0x1e>
   23ff0:	6023      	str	r3, [r4, #0]
   23ff2:	bd38      	pop	{r3, r4, r5, pc}
   23ff4:	200214c4 	.word	0x200214c4

00023ff8 <__swsetup_r>:
   23ff8:	4b31      	ldr	r3, [pc, #196]	; (240c0 <__swsetup_r+0xc8>)
   23ffa:	b570      	push	{r4, r5, r6, lr}
   23ffc:	681d      	ldr	r5, [r3, #0]
   23ffe:	4606      	mov	r6, r0
   24000:	460c      	mov	r4, r1
   24002:	b125      	cbz	r5, 2400e <__swsetup_r+0x16>
   24004:	69ab      	ldr	r3, [r5, #24]
   24006:	b913      	cbnz	r3, 2400e <__swsetup_r+0x16>
   24008:	4628      	mov	r0, r5
   2400a:	f7ff faa7 	bl	2355c <__sinit>
   2400e:	4b2d      	ldr	r3, [pc, #180]	; (240c4 <__swsetup_r+0xcc>)
   24010:	429c      	cmp	r4, r3
   24012:	d10e      	bne.n	24032 <__swsetup_r+0x3a>
   24014:	686c      	ldr	r4, [r5, #4]
   24016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   2401a:	071a      	lsls	r2, r3, #28
   2401c:	d42c      	bmi.n	24078 <__swsetup_r+0x80>
   2401e:	06dd      	lsls	r5, r3, #27
   24020:	d411      	bmi.n	24046 <__swsetup_r+0x4e>
   24022:	2209      	movs	r2, #9
   24024:	6032      	str	r2, [r6, #0]
   24026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   2402a:	f04f 30ff 	mov.w	r0, #4294967295
   2402e:	81a3      	strh	r3, [r4, #12]
   24030:	e03d      	b.n	240ae <__swsetup_r+0xb6>
   24032:	4b25      	ldr	r3, [pc, #148]	; (240c8 <__swsetup_r+0xd0>)
   24034:	429c      	cmp	r4, r3
   24036:	d101      	bne.n	2403c <__swsetup_r+0x44>
   24038:	68ac      	ldr	r4, [r5, #8]
   2403a:	e7ec      	b.n	24016 <__swsetup_r+0x1e>
   2403c:	4b23      	ldr	r3, [pc, #140]	; (240cc <__swsetup_r+0xd4>)
   2403e:	429c      	cmp	r4, r3
   24040:	bf08      	it	eq
   24042:	68ec      	ldreq	r4, [r5, #12]
   24044:	e7e7      	b.n	24016 <__swsetup_r+0x1e>
   24046:	0758      	lsls	r0, r3, #29
   24048:	d512      	bpl.n	24070 <__swsetup_r+0x78>
   2404a:	6b61      	ldr	r1, [r4, #52]	; 0x34
   2404c:	b141      	cbz	r1, 24060 <__swsetup_r+0x68>
   2404e:	f104 0344 	add.w	r3, r4, #68	; 0x44
   24052:	4299      	cmp	r1, r3
   24054:	d002      	beq.n	2405c <__swsetup_r+0x64>
   24056:	4630      	mov	r0, r6
   24058:	f7fe fdf0 	bl	22c3c <_free_r>
   2405c:	2300      	movs	r3, #0
   2405e:	6363      	str	r3, [r4, #52]	; 0x34
   24060:	89a3      	ldrh	r3, [r4, #12]
   24062:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   24066:	81a3      	strh	r3, [r4, #12]
   24068:	2300      	movs	r3, #0
   2406a:	6063      	str	r3, [r4, #4]
   2406c:	6923      	ldr	r3, [r4, #16]
   2406e:	6023      	str	r3, [r4, #0]
   24070:	89a3      	ldrh	r3, [r4, #12]
   24072:	f043 0308 	orr.w	r3, r3, #8
   24076:	81a3      	strh	r3, [r4, #12]
   24078:	6923      	ldr	r3, [r4, #16]
   2407a:	b94b      	cbnz	r3, 24090 <__swsetup_r+0x98>
   2407c:	89a3      	ldrh	r3, [r4, #12]
   2407e:	f403 7320 	and.w	r3, r3, #640	; 0x280
   24082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   24086:	d003      	beq.n	24090 <__swsetup_r+0x98>
   24088:	4621      	mov	r1, r4
   2408a:	4630      	mov	r0, r6
   2408c:	f000 f87e 	bl	2418c <__smakebuf_r>
   24090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   24094:	f013 0201 	ands.w	r2, r3, #1
   24098:	d00a      	beq.n	240b0 <__swsetup_r+0xb8>
   2409a:	2200      	movs	r2, #0
   2409c:	60a2      	str	r2, [r4, #8]
   2409e:	6962      	ldr	r2, [r4, #20]
   240a0:	4252      	negs	r2, r2
   240a2:	61a2      	str	r2, [r4, #24]
   240a4:	6922      	ldr	r2, [r4, #16]
   240a6:	b942      	cbnz	r2, 240ba <__swsetup_r+0xc2>
   240a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
   240ac:	d1bb      	bne.n	24026 <__swsetup_r+0x2e>
   240ae:	bd70      	pop	{r4, r5, r6, pc}
   240b0:	0799      	lsls	r1, r3, #30
   240b2:	bf58      	it	pl
   240b4:	6962      	ldrpl	r2, [r4, #20]
   240b6:	60a2      	str	r2, [r4, #8]
   240b8:	e7f4      	b.n	240a4 <__swsetup_r+0xac>
   240ba:	2000      	movs	r0, #0
   240bc:	e7f7      	b.n	240ae <__swsetup_r+0xb6>
   240be:	bf00      	nop
   240c0:	20008744 	.word	0x20008744
   240c4:	0002b2f8 	.word	0x0002b2f8
   240c8:	0002b2d8 	.word	0x0002b2d8
   240cc:	0002b2b8 	.word	0x0002b2b8

000240d0 <_close_r>:
   240d0:	b538      	push	{r3, r4, r5, lr}
   240d2:	2300      	movs	r3, #0
   240d4:	4d05      	ldr	r5, [pc, #20]	; (240ec <_close_r+0x1c>)
   240d6:	4604      	mov	r4, r0
   240d8:	4608      	mov	r0, r1
   240da:	602b      	str	r3, [r5, #0]
   240dc:	f001 fd37 	bl	25b4e <_close>
   240e0:	1c43      	adds	r3, r0, #1
   240e2:	d102      	bne.n	240ea <_close_r+0x1a>
   240e4:	682b      	ldr	r3, [r5, #0]
   240e6:	b103      	cbz	r3, 240ea <_close_r+0x1a>
   240e8:	6023      	str	r3, [r4, #0]
   240ea:	bd38      	pop	{r3, r4, r5, pc}
   240ec:	200214c4 	.word	0x200214c4

000240f0 <_fflush_r>:
   240f0:	b538      	push	{r3, r4, r5, lr}
   240f2:	690b      	ldr	r3, [r1, #16]
   240f4:	4605      	mov	r5, r0
   240f6:	460c      	mov	r4, r1
   240f8:	b913      	cbnz	r3, 24100 <_fflush_r+0x10>
   240fa:	2500      	movs	r5, #0
   240fc:	4628      	mov	r0, r5
   240fe:	bd38      	pop	{r3, r4, r5, pc}
   24100:	b118      	cbz	r0, 2410a <_fflush_r+0x1a>
   24102:	6983      	ldr	r3, [r0, #24]
   24104:	b90b      	cbnz	r3, 2410a <_fflush_r+0x1a>
   24106:	f7ff fa29 	bl	2355c <__sinit>
   2410a:	4b14      	ldr	r3, [pc, #80]	; (2415c <_fflush_r+0x6c>)
   2410c:	429c      	cmp	r4, r3
   2410e:	d11b      	bne.n	24148 <_fflush_r+0x58>
   24110:	686c      	ldr	r4, [r5, #4]
   24112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   24116:	2b00      	cmp	r3, #0
   24118:	d0ef      	beq.n	240fa <_fflush_r+0xa>
   2411a:	6e62      	ldr	r2, [r4, #100]	; 0x64
   2411c:	07d0      	lsls	r0, r2, #31
   2411e:	d404      	bmi.n	2412a <_fflush_r+0x3a>
   24120:	0599      	lsls	r1, r3, #22
   24122:	d402      	bmi.n	2412a <_fflush_r+0x3a>
   24124:	6da0      	ldr	r0, [r4, #88]	; 0x58
   24126:	f7ec fe2f 	bl	10d88 <__retarget_lock_acquire_recursive>
   2412a:	4628      	mov	r0, r5
   2412c:	4621      	mov	r1, r4
   2412e:	f005 fd18 	bl	29b62 <__sflush_r>
   24132:	6e63      	ldr	r3, [r4, #100]	; 0x64
   24134:	4605      	mov	r5, r0
   24136:	07da      	lsls	r2, r3, #31
   24138:	d4e0      	bmi.n	240fc <_fflush_r+0xc>
   2413a:	89a3      	ldrh	r3, [r4, #12]
   2413c:	059b      	lsls	r3, r3, #22
   2413e:	d4dd      	bmi.n	240fc <_fflush_r+0xc>
   24140:	6da0      	ldr	r0, [r4, #88]	; 0x58
   24142:	f7ec fe3d 	bl	10dc0 <__retarget_lock_release_recursive>
   24146:	e7d9      	b.n	240fc <_fflush_r+0xc>
   24148:	4b05      	ldr	r3, [pc, #20]	; (24160 <_fflush_r+0x70>)
   2414a:	429c      	cmp	r4, r3
   2414c:	d101      	bne.n	24152 <_fflush_r+0x62>
   2414e:	68ac      	ldr	r4, [r5, #8]
   24150:	e7df      	b.n	24112 <_fflush_r+0x22>
   24152:	4b04      	ldr	r3, [pc, #16]	; (24164 <_fflush_r+0x74>)
   24154:	429c      	cmp	r4, r3
   24156:	bf08      	it	eq
   24158:	68ec      	ldreq	r4, [r5, #12]
   2415a:	e7da      	b.n	24112 <_fflush_r+0x22>
   2415c:	0002b2f8 	.word	0x0002b2f8
   24160:	0002b2d8 	.word	0x0002b2d8
   24164:	0002b2b8 	.word	0x0002b2b8

00024168 <_lseek_r>:
   24168:	b538      	push	{r3, r4, r5, lr}
   2416a:	4604      	mov	r4, r0
   2416c:	4d06      	ldr	r5, [pc, #24]	; (24188 <_lseek_r+0x20>)
   2416e:	4608      	mov	r0, r1
   24170:	4611      	mov	r1, r2
   24172:	2200      	movs	r2, #0
   24174:	602a      	str	r2, [r5, #0]
   24176:	461a      	mov	r2, r3
   24178:	f001 fcec 	bl	25b54 <_lseek>
   2417c:	1c43      	adds	r3, r0, #1
   2417e:	d102      	bne.n	24186 <_lseek_r+0x1e>
   24180:	682b      	ldr	r3, [r5, #0]
   24182:	b103      	cbz	r3, 24186 <_lseek_r+0x1e>
   24184:	6023      	str	r3, [r4, #0]
   24186:	bd38      	pop	{r3, r4, r5, pc}
   24188:	200214c4 	.word	0x200214c4

0002418c <__smakebuf_r>:
   2418c:	898b      	ldrh	r3, [r1, #12]
   2418e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   24190:	079d      	lsls	r5, r3, #30
   24192:	4606      	mov	r6, r0
   24194:	460c      	mov	r4, r1
   24196:	d507      	bpl.n	241a8 <__smakebuf_r+0x1c>
   24198:	f104 0347 	add.w	r3, r4, #71	; 0x47
   2419c:	6023      	str	r3, [r4, #0]
   2419e:	6123      	str	r3, [r4, #16]
   241a0:	2301      	movs	r3, #1
   241a2:	6163      	str	r3, [r4, #20]
   241a4:	b003      	add	sp, #12
   241a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   241a8:	ab01      	add	r3, sp, #4
   241aa:	466a      	mov	r2, sp
   241ac:	f005 fd58 	bl	29c60 <__swhatbuf_r>
   241b0:	9f00      	ldr	r7, [sp, #0]
   241b2:	4605      	mov	r5, r0
   241b4:	4630      	mov	r0, r6
   241b6:	4639      	mov	r1, r7
   241b8:	f7fe fd8a 	bl	22cd0 <_malloc_r>
   241bc:	b948      	cbnz	r0, 241d2 <__smakebuf_r+0x46>
   241be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   241c2:	059a      	lsls	r2, r3, #22
   241c4:	d4ee      	bmi.n	241a4 <__smakebuf_r+0x18>
   241c6:	f023 0303 	bic.w	r3, r3, #3
   241ca:	f043 0302 	orr.w	r3, r3, #2
   241ce:	81a3      	strh	r3, [r4, #12]
   241d0:	e7e2      	b.n	24198 <__smakebuf_r+0xc>
   241d2:	4b0d      	ldr	r3, [pc, #52]	; (24208 <__smakebuf_r+0x7c>)
   241d4:	62b3      	str	r3, [r6, #40]	; 0x28
   241d6:	89a3      	ldrh	r3, [r4, #12]
   241d8:	6020      	str	r0, [r4, #0]
   241da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   241de:	81a3      	strh	r3, [r4, #12]
   241e0:	9b01      	ldr	r3, [sp, #4]
   241e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
   241e6:	b15b      	cbz	r3, 24200 <__smakebuf_r+0x74>
   241e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   241ec:	4630      	mov	r0, r6
   241ee:	f000 f84b 	bl	24288 <_isatty_r>
   241f2:	b128      	cbz	r0, 24200 <__smakebuf_r+0x74>
   241f4:	89a3      	ldrh	r3, [r4, #12]
   241f6:	f023 0303 	bic.w	r3, r3, #3
   241fa:	f043 0301 	orr.w	r3, r3, #1
   241fe:	81a3      	strh	r3, [r4, #12]
   24200:	89a3      	ldrh	r3, [r4, #12]
   24202:	431d      	orrs	r5, r3
   24204:	81a5      	strh	r5, [r4, #12]
   24206:	e7cd      	b.n	241a4 <__smakebuf_r+0x18>
   24208:	00023521 	.word	0x00023521

0002420c <_read_r>:
   2420c:	b538      	push	{r3, r4, r5, lr}
   2420e:	4604      	mov	r4, r0
   24210:	4d06      	ldr	r5, [pc, #24]	; (2422c <_read_r+0x20>)
   24212:	4608      	mov	r0, r1
   24214:	4611      	mov	r1, r2
   24216:	2200      	movs	r2, #0
   24218:	602a      	str	r2, [r5, #0]
   2421a:	461a      	mov	r2, r3
   2421c:	f001 fc8f 	bl	25b3e <_read>
   24220:	1c43      	adds	r3, r0, #1
   24222:	d102      	bne.n	2422a <_read_r+0x1e>
   24224:	682b      	ldr	r3, [r5, #0]
   24226:	b103      	cbz	r3, 2422a <_read_r+0x1e>
   24228:	6023      	str	r3, [r4, #0]
   2422a:	bd38      	pop	{r3, r4, r5, pc}
   2422c:	200214c4 	.word	0x200214c4

00024230 <raise>:
   24230:	4b02      	ldr	r3, [pc, #8]	; (2423c <raise+0xc>)
   24232:	4601      	mov	r1, r0
   24234:	6818      	ldr	r0, [r3, #0]
   24236:	f005 bd4a 	b.w	29cce <_raise_r>
   2423a:	bf00      	nop
   2423c:	20008744 	.word	0x20008744

00024240 <_kill_r>:
   24240:	b538      	push	{r3, r4, r5, lr}
   24242:	2300      	movs	r3, #0
   24244:	4d06      	ldr	r5, [pc, #24]	; (24260 <_kill_r+0x20>)
   24246:	4604      	mov	r4, r0
   24248:	4608      	mov	r0, r1
   2424a:	4611      	mov	r1, r2
   2424c:	602b      	str	r3, [r5, #0]
   2424e:	f001 fc88 	bl	25b62 <_kill>
   24252:	1c43      	adds	r3, r0, #1
   24254:	d102      	bne.n	2425c <_kill_r+0x1c>
   24256:	682b      	ldr	r3, [r5, #0]
   24258:	b103      	cbz	r3, 2425c <_kill_r+0x1c>
   2425a:	6023      	str	r3, [r4, #0]
   2425c:	bd38      	pop	{r3, r4, r5, pc}
   2425e:	bf00      	nop
   24260:	200214c4 	.word	0x200214c4

00024264 <_fstat_r>:
   24264:	b538      	push	{r3, r4, r5, lr}
   24266:	2300      	movs	r3, #0
   24268:	4d06      	ldr	r5, [pc, #24]	; (24284 <_fstat_r+0x20>)
   2426a:	4604      	mov	r4, r0
   2426c:	4608      	mov	r0, r1
   2426e:	4611      	mov	r1, r2
   24270:	602b      	str	r3, [r5, #0]
   24272:	f001 fc7a 	bl	25b6a <_fstat>
   24276:	1c43      	adds	r3, r0, #1
   24278:	d102      	bne.n	24280 <_fstat_r+0x1c>
   2427a:	682b      	ldr	r3, [r5, #0]
   2427c:	b103      	cbz	r3, 24280 <_fstat_r+0x1c>
   2427e:	6023      	str	r3, [r4, #0]
   24280:	bd38      	pop	{r3, r4, r5, pc}
   24282:	bf00      	nop
   24284:	200214c4 	.word	0x200214c4

00024288 <_isatty_r>:
   24288:	b538      	push	{r3, r4, r5, lr}
   2428a:	2300      	movs	r3, #0
   2428c:	4d05      	ldr	r5, [pc, #20]	; (242a4 <_isatty_r+0x1c>)
   2428e:	4604      	mov	r4, r0
   24290:	4608      	mov	r0, r1
   24292:	602b      	str	r3, [r5, #0]
   24294:	f001 fc60 	bl	25b58 <_isatty>
   24298:	1c43      	adds	r3, r0, #1
   2429a:	d102      	bne.n	242a2 <_isatty_r+0x1a>
   2429c:	682b      	ldr	r3, [r5, #0]
   2429e:	b103      	cbz	r3, 242a2 <_isatty_r+0x1a>
   242a0:	6023      	str	r3, [r4, #0]
   242a2:	bd38      	pop	{r3, r4, r5, pc}
   242a4:	200214c4 	.word	0x200214c4

000242a8 <ubxlib_preinit>:
{
    irq_unlock(gIrqLockKey);
}

static int ubxlib_preinit(const struct device *arg)
{
   242a8:	b508      	push	{r3, lr}
	return z_impl_z_current_get();
   242aa:	f7fd fb71 	bl	21990 <z_impl_z_current_get>
    ARG_UNUSED(arg);

    k_thread_system_pool_assign(k_current_get());
   242ae:	f7fe fc59 	bl	22b64 <k_thread_system_pool_assign>
    return 0;
}
   242b2:	2000      	movs	r0, #0
   242b4:	bd08      	pop	{r3, pc}

000242b6 <uart_cb_2>:
}
   242b6:	4770      	bx	lr

000242b8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   242b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   242ba:	ab0b      	add	r3, sp, #44	; 0x2c
   242bc:	9305      	str	r3, [sp, #20]
   242be:	9303      	str	r3, [sp, #12]
   242c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   242c2:	9302      	str	r3, [sp, #8]
   242c4:	2300      	movs	r3, #0
   242c6:	4618      	mov	r0, r3
   242c8:	e9cd 3300 	strd	r3, r3, [sp]
   242cc:	f7e9 fed2 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   242d0:	b007      	add	sp, #28
   242d2:	f85d fb04 	ldr.w	pc, [sp], #4

000242d6 <uart_rx_enable.constprop.0>:


extern int z_impl_uart_rx_enable(const struct device * dev, uint8_t * buf, size_t len, int32_t timeout);

__pinned_func
static inline int uart_rx_enable(const struct device * dev, uint8_t * buf, size_t len, int32_t timeout)
   242d6:	b410      	push	{r4}
	return api->rx_enable(dev, buf, len, timeout);
   242d8:	6883      	ldr	r3, [r0, #8]
   242da:	2228      	movs	r2, #40	; 0x28
   242dc:	68dc      	ldr	r4, [r3, #12]
   242de:	2332      	movs	r3, #50	; 0x32
   242e0:	46a4      	mov	ip, r4
		return (int) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_UART_RX_ENABLE);
	}
#endif
	compiler_barrier();
	return z_impl_uart_rx_enable(dev, buf, len, timeout);
}
   242e2:	bc10      	pop	{r4}
   242e4:	4760      	bx	ip

000242e6 <uart_tx.constprop.0>:
static inline int uart_tx(const struct device * dev, const uint8_t * buf, size_t len, int32_t timeout)
   242e6:	b410      	push	{r4}
	return api->tx(dev, buf, len, timeout);
   242e8:	6883      	ldr	r3, [r0, #8]
   242ea:	685c      	ldr	r4, [r3, #4]
   242ec:	f04f 33ff 	mov.w	r3, #4294967295
   242f0:	46a4      	mov	ip, r4
}
   242f2:	bc10      	pop	{r4}
   242f4:	4760      	bx	ip

000242f6 <k_sem_take.constprop.0.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
   242f6:	f7fb bc67 	b.w	1fbc8 <z_impl_k_sem_take>

000242fa <gpio_add_callback.isra.0>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
   242fa:	6883      	ldr	r3, [r0, #8]
   242fc:	69db      	ldr	r3, [r3, #28]
   242fe:	b10b      	cbz	r3, 24304 <gpio_add_callback.isra.0+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
   24300:	2201      	movs	r2, #1
   24302:	4718      	bx	r3
}
   24304:	4770      	bx	lr

00024306 <k_sleep.isra.0>:
	return z_impl_k_sleep(timeout);
   24306:	f7fd bb0f 	b.w	21928 <z_impl_k_sleep>

0002430a <send_protobuf>:
void send_protobuf(void){
   2430a:	b510      	push	{r4, lr}
   2430c:	f5ad 6d7b 	sub.w	sp, sp, #4016	; 0xfb0
    buf_proto=send_array_dd_v0(); 
   24310:	f20d 74d4 	addw	r4, sp, #2004	; 0x7d4
   24314:	4620      	mov	r0, r4
   24316:	f7e7 fcfd 	bl	bd14 <send_array_dd_v0>
    send_bluetooth(buf_proto);
   2431a:	f20d 71e4 	addw	r1, sp, #2020	; 0x7e4
   2431e:	f240 72cc 	movw	r2, #1996	; 0x7cc
   24322:	4668      	mov	r0, sp
   24324:	f005 f8d7 	bl	294d6 <memcpy>
   24328:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   2432c:	f7e7 f8fa 	bl	b524 <send_bluetooth>
}
   24330:	f50d 6d7b 	add.w	sp, sp, #4016	; 0xfb0
   24334:	bd10      	pop	{r4, pc}

00024336 <error>:
{
   24336:	b508      	push	{r3, lr}
	turn_off_all_leds();
   24338:	f7e7 fa54 	bl	b7e4 <turn_off_all_leds>
		k_sleep(K_MSEC(1000));
   2433c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   24340:	2100      	movs	r1, #0
   24342:	f7ff ffe0 	bl	24306 <k_sleep.isra.0>
	while (true) {
   24346:	e7f9      	b.n	2433c <error+0x6>

00024348 <load_descriptor_values>:
 */

#include "includes\Protobuf\pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
   24348:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
   2434a:	6806      	ldr	r6, [r0, #0]
   2434c:	8902      	ldrh	r2, [r0, #8]
   2434e:	8a33      	ldrh	r3, [r6, #16]
   24350:	429a      	cmp	r2, r3
   24352:	d271      	bcs.n	24438 <load_descriptor_values+0xf0>
        return false;

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
   24354:	6831      	ldr	r1, [r6, #0]
   24356:	8942      	ldrh	r2, [r0, #10]
   24358:	0093      	lsls	r3, r2, #2
   2435a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);

    switch(word0 & 3)
   2435e:	f002 0103 	and.w	r1, r2, #3
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
   24362:	f3c2 2407 	ubfx	r4, r2, #8, #8
    switch(word0 & 3)
   24366:	2901      	cmp	r1, #1
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
   24368:	7584      	strb	r4, [r0, #22]
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
   2436a:	f3c2 0585 	ubfx	r5, r2, #2, #6
    switch(word0 & 3)
   2436e:	d01f      	beq.n	243b0 <load_descriptor_values+0x68>
   24370:	2902      	cmp	r1, #2
   24372:	d02a      	beq.n	243ca <load_descriptor_values+0x82>
   24374:	2900      	cmp	r1, #0
   24376:	d135      	bne.n	243e4 <load_descriptor_values+0x9c>
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
            data_offset = (word0 >> 16) & 0xFF;
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
            break;
   24378:	f04f 0c01 	mov.w	ip, #1
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
   2437c:	f3c2 6303 	ubfx	r3, r2, #24, #4
            data_offset = (word0 >> 16) & 0xFF;
   24380:	f3c2 4707 	ubfx	r7, r2, #16, #8
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
   24384:	0f12      	lsrs	r2, r2, #28
   24386:	8242      	strh	r2, [r0, #18]
            iter->data_size = (pb_size_t)word3;
            break;
        }
    }

    if (!iter->message)
   24388:	6842      	ldr	r2, [r0, #4]
            iter->array_size = 1;
   2438a:	f8a0 c014 	strh.w	ip, [r0, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
   2438e:	8205      	strh	r5, [r0, #16]
    if (!iter->message)
   24390:	2a00      	cmp	r2, #0
   24392:	d134      	bne.n	243fe <load_descriptor_values+0xb6>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
   24394:	6182      	str	r2, [r0, #24]
        iter->pSize = NULL;
   24396:	6202      	str	r2, [r0, #32]
        {
            iter->pData = iter->pField;
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
   24398:	f004 040e 	and.w	r4, r4, #14
   2439c:	2c08      	cmp	r4, #8
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
   2439e:	bf11      	iteee	ne
   243a0:	2300      	movne	r3, #0
   243a2:	89c2      	ldrheq	r2, [r0, #14]
   243a4:	6873      	ldreq	r3, [r6, #4]
   243a6:	f853 3022 	ldreq.w	r3, [r3, r2, lsl #2]
   243aa:	6243      	str	r3, [r0, #36]	; 0x24
    else
    {
        iter->submsg_desc = NULL;
    }

    return true;
   243ac:	2001      	movs	r0, #1
}
   243ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   243b0:	6831      	ldr	r1, [r6, #0]
            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
   243b2:	f3c2 4c0b 	ubfx	ip, r2, #16, #12
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   243b6:	4419      	add	r1, r3
   243b8:	6849      	ldr	r1, [r1, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
   243ba:	0f0b      	lsrs	r3, r1, #28
   243bc:	ea45 1583 	orr.w	r5, r5, r3, lsl #6
            data_offset = word1 & 0xFFFF;
   243c0:	b28f      	uxth	r7, r1
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
   243c2:	0f13      	lsrs	r3, r2, #28
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
   243c4:	f3c1 420b 	ubfx	r2, r1, #16, #12
            break;
   243c8:	e7dd      	b.n	24386 <load_descriptor_values+0x3e>
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   243ca:	6831      	ldr	r1, [r6, #0]
            iter->array_size = (pb_size_t)(word0 >> 16);
   243cc:	ea4f 4c12 	mov.w	ip, r2, lsr #16
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   243d0:	4419      	add	r1, r3
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
   243d2:	e9d1 3701 	ldrd	r3, r7, [r1, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   243d6:	0a1a      	lsrs	r2, r3, #8
   243d8:	ea45 1282 	orr.w	r2, r5, r2, lsl #6
   243dc:	b295      	uxth	r5, r2
            size_offset = (int_least8_t)(word1 & 0xFF);
   243de:	b25b      	sxtb	r3, r3
            iter->data_size = (pb_size_t)word3;
   243e0:	898a      	ldrh	r2, [r1, #12]
            break;
   243e2:	e7d0      	b.n	24386 <load_descriptor_values+0x3e>
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   243e4:	6832      	ldr	r2, [r6, #0]
   243e6:	441a      	add	r2, r3
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
   243e8:	e9d2 3701 	ldrd	r3, r7, [r2, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   243ec:	0a19      	lsrs	r1, r3, #8
   243ee:	ea45 1181 	orr.w	r1, r5, r1, lsl #6
            iter->array_size = (pb_size_t)word4;
   243f2:	f8b2 c010 	ldrh.w	ip, [r2, #16]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   243f6:	b28d      	uxth	r5, r1
            iter->data_size = (pb_size_t)word3;
   243f8:	8992      	ldrh	r2, [r2, #12]
            size_offset = (int_least8_t)(word1 & 0xFF);
   243fa:	b25b      	sxtb	r3, r3
            break;
   243fc:	e7c3      	b.n	24386 <load_descriptor_values+0x3e>
        iter->pField = (char*)iter->message + data_offset;
   243fe:	443a      	add	r2, r7
   24400:	6182      	str	r2, [r0, #24]
        if (size_offset)
   24402:	f004 01c0 	and.w	r1, r4, #192	; 0xc0
   24406:	b123      	cbz	r3, 24412 <load_descriptor_values+0xca>
            iter->pSize = (char*)iter->pField - size_offset;
   24408:	1ad3      	subs	r3, r2, r3
        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
   2440a:	2980      	cmp	r1, #128	; 0x80
            iter->pSize = (char*)iter->pField - size_offset;
   2440c:	6203      	str	r3, [r0, #32]
        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
   2440e:	d109      	bne.n	24424 <load_descriptor_values+0xdc>
   24410:	e00f      	b.n	24432 <load_descriptor_values+0xea>
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
   24412:	f004 0530 	and.w	r5, r4, #48	; 0x30
   24416:	2d20      	cmp	r5, #32
   24418:	d1f7      	bne.n	2440a <load_descriptor_values+0xc2>
   2441a:	2c3f      	cmp	r4, #63	; 0x3f
   2441c:	d804      	bhi.n	24428 <load_descriptor_values+0xe0>
            iter->pSize = &iter->array_size;
   2441e:	f100 0314 	add.w	r3, r0, #20
            iter->pSize = NULL;
   24422:	6203      	str	r3, [r0, #32]
            iter->pData = iter->pField;
   24424:	61c2      	str	r2, [r0, #28]
   24426:	e7b7      	b.n	24398 <load_descriptor_values+0x50>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
   24428:	2980      	cmp	r1, #128	; 0x80
   2442a:	d1fa      	bne.n	24422 <load_descriptor_values+0xda>
            iter->pSize = &iter->array_size;
   2442c:	f100 0314 	add.w	r3, r0, #20
   24430:	6203      	str	r3, [r0, #32]
            iter->pData = *(void**)iter->pField;
   24432:	6813      	ldr	r3, [r2, #0]
   24434:	61c3      	str	r3, [r0, #28]
   24436:	e7af      	b.n	24398 <load_descriptor_values+0x50>
        return false;
   24438:	2000      	movs	r0, #0
   2443a:	e7b8      	b.n	243ae <load_descriptor_values+0x66>

0002443c <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
    iter->index++;
   2443c:	8903      	ldrh	r3, [r0, #8]
{
   2443e:	b510      	push	{r4, lr}
    iter->index++;
   24440:	3301      	adds	r3, #1
   24442:	b29b      	uxth	r3, r3

    if (iter->index >= iter->descriptor->field_count)
   24444:	6801      	ldr	r1, [r0, #0]
    iter->index++;
   24446:	8103      	strh	r3, [r0, #8]
    if (iter->index >= iter->descriptor->field_count)
   24448:	8a0a      	ldrh	r2, [r1, #16]
   2444a:	429a      	cmp	r2, r3
   2444c:	d803      	bhi.n	24456 <advance_iterator+0x1a>
    {
        /* Restart */
        iter->index = 0;
   2444e:	2300      	movs	r3, #0
        iter->field_info_index = 0;
        iter->submessage_index = 0;
        iter->required_field_index = 0;
   24450:	e9c0 3302 	strd	r3, r3, [r0, #8]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
   24454:	bd10      	pop	{r4, pc}
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
   24456:	2401      	movs	r4, #1
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
   24458:	680b      	ldr	r3, [r1, #0]
   2445a:	8942      	ldrh	r2, [r0, #10]
   2445c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
   24460:	0a0b      	lsrs	r3, r1, #8
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
   24462:	f001 0103 	and.w	r1, r1, #3
   24466:	fa04 f101 	lsl.w	r1, r4, r1
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
   2446a:	440a      	add	r2, r1
   2446c:	8142      	strh	r2, [r0, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
   2446e:	8982      	ldrh	r2, [r0, #12]
   24470:	f003 0130 	and.w	r1, r3, #48	; 0x30
   24474:	2900      	cmp	r1, #0
   24476:	bf08      	it	eq
   24478:	3201      	addeq	r2, #1
   2447a:	8182      	strh	r2, [r0, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
   2447c:	89c2      	ldrh	r2, [r0, #14]
   2447e:	f003 030e 	and.w	r3, r3, #14
   24482:	2b08      	cmp	r3, #8
   24484:	bf08      	it	eq
   24486:	3201      	addeq	r2, #1
   24488:	81c2      	strh	r2, [r0, #14]
}
   2448a:	e7e3      	b.n	24454 <advance_iterator+0x18>

0002448c <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
   2448c:	b570      	push	{r4, r5, r6, lr}
   2448e:	4604      	mov	r4, r0
   24490:	460e      	mov	r6, r1
   24492:	4615      	mov	r5, r2
__ssp_bos_icheck3(memset, void *, int)
   24494:	2100      	movs	r1, #0
   24496:	2220      	movs	r2, #32
   24498:	3008      	adds	r0, #8
   2449a:	f005 f856 	bl	2954a <memset>
    memset(iter, 0, sizeof(*iter));

    iter->descriptor = desc;
    iter->message = message;
   2449e:	e9c4 6500 	strd	r6, r5, [r4]

    return load_descriptor_values(iter);
   244a2:	4620      	mov	r0, r4
}
   244a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return load_descriptor_values(iter);
   244a8:	f7ff bf4e 	b.w	24348 <load_descriptor_values>

000244ac <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
   244ac:	b538      	push	{r3, r4, r5, lr}
   244ae:	460c      	mov	r4, r1
   244b0:	4605      	mov	r5, r0
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
   244b2:	680b      	ldr	r3, [r1, #0]
   244b4:	6899      	ldr	r1, [r3, #8]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
   244b6:	680b      	ldr	r3, [r1, #0]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
   244b8:	681b      	ldr	r3, [r3, #0]
   244ba:	0a1b      	lsrs	r3, r3, #8
   244bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   244c0:	2b80      	cmp	r3, #128	; 0x80
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
   244c2:	bf14      	ite	ne
   244c4:	6862      	ldrne	r2, [r4, #4]
        status = pb_field_iter_begin(iter, msg, &extension->dest);
   244c6:	1d22      	addeq	r2, r4, #4
    }

    iter->pSize = &extension->found;
   244c8:	340c      	adds	r4, #12
        status = pb_field_iter_begin(iter, msg, extension->dest);
   244ca:	f7ff ffdf 	bl	2448c <pb_field_iter_begin>
    iter->pSize = &extension->found;
   244ce:	622c      	str	r4, [r5, #32]
    return status;
}
   244d0:	bd38      	pop	{r3, r4, r5, pc}

000244d2 <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
   244d2:	b510      	push	{r4, lr}
   244d4:	4604      	mov	r4, r0
    advance_iterator(iter);
   244d6:	f7ff ffb1 	bl	2443c <advance_iterator>
    (void)load_descriptor_values(iter);
   244da:	f7ff ff35 	bl	24348 <load_descriptor_values>
    return iter->index != 0;
   244de:	8920      	ldrh	r0, [r4, #8]
}
   244e0:	3800      	subs	r0, #0
   244e2:	bf18      	it	ne
   244e4:	2001      	movne	r0, #1
   244e6:	bd10      	pop	{r4, pc}

000244e8 <pb_field_iter_begin_const>:
    return t.p1;
}

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
   244e8:	f7ff bfd0 	b.w	2448c <pb_field_iter_begin>

000244ec <pb_field_iter_begin_extension_const>:
}

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
   244ec:	f7ff bfde 	b.w	244ac <pb_field_iter_begin_extension>

000244f0 <pb_default_field_callback>:
}

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
   244f0:	b410      	push	{r4}
   244f2:	460b      	mov	r3, r1
   244f4:	4611      	mov	r1, r2
    if (field->data_size == sizeof(pb_callback_t))
   244f6:	8a52      	ldrh	r2, [r2, #18]
   244f8:	2a08      	cmp	r2, #8
   244fa:	d10e      	bne.n	2451a <pb_default_field_callback+0x2a>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
   244fc:	69ca      	ldr	r2, [r1, #28]

        if (pCallback != NULL)
   244fe:	b162      	cbz	r2, 2451a <pb_default_field_callback+0x2a>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
   24500:	b128      	cbz	r0, 2450e <pb_default_field_callback+0x1e>
   24502:	6814      	ldr	r4, [r2, #0]
   24504:	b11c      	cbz	r4, 2450e <pb_default_field_callback+0x1e>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
   24506:	3204      	adds	r2, #4
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   24508:	4623      	mov	r3, r4
        }
    }

    return true; /* Success, but didn't do anything */

}
   2450a:	bc10      	pop	{r4}
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   2450c:	4718      	bx	r3
            if (ostream != NULL && pCallback->funcs.encode != NULL)
   2450e:	b123      	cbz	r3, 2451a <pb_default_field_callback+0x2a>
   24510:	6814      	ldr	r4, [r2, #0]
   24512:	b114      	cbz	r4, 2451a <pb_default_field_callback+0x2a>
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   24514:	4618      	mov	r0, r3
   24516:	3204      	adds	r2, #4
   24518:	e7f6      	b.n	24508 <pb_default_field_callback+0x18>
}
   2451a:	2001      	movs	r0, #1
   2451c:	bc10      	pop	{r4}
   2451e:	4770      	bx	lr

00024520 <buf_write>:
{
   24520:	4603      	mov	r3, r0
   24522:	b510      	push	{r4, lr}
    pb_byte_t *dest = (pb_byte_t*)stream->state;
   24524:	6840      	ldr	r0, [r0, #4]
    stream->state = dest + count;
   24526:	1884      	adds	r4, r0, r2
   24528:	605c      	str	r4, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   2452a:	f004 ffd4 	bl	294d6 <memcpy>
}
   2452e:	2001      	movs	r0, #1
   24530:	bd10      	pop	{r4, pc}

00024532 <pb_encode_varint>:
{
   24532:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (value <= 0x7F)
   24534:	2a80      	cmp	r2, #128	; 0x80
{
   24536:	b085      	sub	sp, #20
    if (value <= 0x7F)
   24538:	f173 0100 	sbcs.w	r1, r3, #0
{
   2453c:	4606      	mov	r6, r0
        pb_byte_t byte = (pb_byte_t)value;
   2453e:	b2d4      	uxtb	r4, r2
   24540:	a901      	add	r1, sp, #4
    if (value <= 0x7F)
   24542:	d206      	bcs.n	24552 <pb_encode_varint+0x20>
        return pb_write(stream, &byte, 1);
   24544:	2201      	movs	r2, #1
        pb_byte_t byte = (pb_byte_t)value;
   24546:	f88d 4004 	strb.w	r4, [sp, #4]
    return pb_write(stream, buffer, i);
   2454a:	f7e7 fd37 	bl	bfbc <pb_write>
}
   2454e:	b005      	add	sp, #20
   24550:	bdf0      	pop	{r4, r5, r6, r7, pc}
    low >>= 7;
   24552:	09d5      	lsrs	r5, r2, #7
   24554:	4608      	mov	r0, r1
    size_t i = 0;
   24556:	2200      	movs	r2, #0
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
   24558:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    while (i < 4 && (low != 0 || high != 0))
   2455c:	ea53 0c05 	orrs.w	ip, r3, r5
   24560:	4617      	mov	r7, r2
        buffer[i++] = byte;
   24562:	f102 0201 	add.w	r2, r2, #1
    while (i < 4 && (low != 0 || high != 0))
   24566:	d108      	bne.n	2457a <pb_encode_varint+0x48>
   24568:	463a      	mov	r2, r7
    buffer[i++] = byte;
   2456a:	f102 0310 	add.w	r3, r2, #16
   2456e:	446b      	add	r3, sp
    return pb_write(stream, buffer, i);
   24570:	4630      	mov	r0, r6
    buffer[i++] = byte;
   24572:	f803 4c0c 	strb.w	r4, [r3, #-12]
    return pb_write(stream, buffer, i);
   24576:	3201      	adds	r2, #1
   24578:	e7e7      	b.n	2454a <pb_encode_varint+0x18>
        byte |= 0x80;
   2457a:	f064 047f 	orn	r4, r4, #127	; 0x7f
    while (i < 4 && (low != 0 || high != 0))
   2457e:	2a04      	cmp	r2, #4
        buffer[i++] = byte;
   24580:	f800 4b01 	strb.w	r4, [r0], #1
        byte = (pb_byte_t)(low & 0x7F);
   24584:	f005 047f 	and.w	r4, r5, #127	; 0x7f
        low >>= 7;
   24588:	ea4f 15d5 	mov.w	r5, r5, lsr #7
    while (i < 4 && (low != 0 || high != 0))
   2458c:	d1e6      	bne.n	2455c <pb_encode_varint+0x2a>
    if (high)
   2458e:	2b00      	cmp	r3, #0
   24590:	d0eb      	beq.n	2456a <pb_encode_varint+0x38>
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
   24592:	0118      	lsls	r0, r3, #4
   24594:	f000 0070 	and.w	r0, r0, #112	; 0x70
   24598:	4304      	orrs	r4, r0
        high >>= 3;
   2459a:	08db      	lsrs	r3, r3, #3
        while (high)
   2459c:	2b00      	cmp	r3, #0
   2459e:	d0e4      	beq.n	2456a <pb_encode_varint+0x38>
            byte |= 0x80;
   245a0:	f064 047f 	orn	r4, r4, #127	; 0x7f
            buffer[i++] = byte;
   245a4:	5454      	strb	r4, [r2, r1]
            byte = (pb_byte_t)(high & 0x7F);
   245a6:	f003 047f 	and.w	r4, r3, #127	; 0x7f
            high >>= 7;
   245aa:	3201      	adds	r2, #1
   245ac:	09db      	lsrs	r3, r3, #7
   245ae:	e7f5      	b.n	2459c <pb_encode_varint+0x6a>

000245b0 <pb_encode_svarint>:
    if (value < 0)
   245b0:	1892      	adds	r2, r2, r2
   245b2:	eb43 0103 	adc.w	r1, r3, r3
    return pb_encode_varint(stream, zigzagged);
   245b6:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
   245ba:	ea81 73e3 	eor.w	r3, r1, r3, asr #31
   245be:	f7ff bfb8 	b.w	24532 <pb_encode_varint>

000245c2 <pb_encode_fixed32>:
    return pb_write(stream, (const pb_byte_t*)value, 4);
   245c2:	2204      	movs	r2, #4
   245c4:	f7e7 bcfa 	b.w	bfbc <pb_write>

000245c8 <pb_encode_fixed64>:
    return pb_write(stream, (const pb_byte_t*)value, 8);
   245c8:	2208      	movs	r2, #8
   245ca:	f7e7 bcf7 	b.w	bfbc <pb_write>

000245ce <pb_encode_tag>:
{
   245ce:	4613      	mov	r3, r2
    return pb_encode_varint(stream, tag);
   245d0:	ea41 02c2 	orr.w	r2, r1, r2, lsl #3
   245d4:	0f5b      	lsrs	r3, r3, #29
   245d6:	f7ff bfac 	b.w	24532 <pb_encode_varint>

000245da <pb_encode_string>:
{
   245da:	b570      	push	{r4, r5, r6, lr}
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
   245dc:	2300      	movs	r3, #0
{
   245de:	4604      	mov	r4, r0
   245e0:	460d      	mov	r5, r1
   245e2:	4616      	mov	r6, r2
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
   245e4:	f7ff ffa5 	bl	24532 <pb_encode_varint>
   245e8:	b130      	cbz	r0, 245f8 <pb_encode_string+0x1e>
    return pb_write(stream, buffer, size);
   245ea:	4632      	mov	r2, r6
   245ec:	4629      	mov	r1, r5
   245ee:	4620      	mov	r0, r4
}
   245f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_write(stream, buffer, size);
   245f4:	f7e7 bce2 	b.w	bfbc <pb_write>
}
   245f8:	bd70      	pop	{r4, r5, r6, pc}

000245fa <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_external_formatter_func formatter,
		       void *ctx, void *packaged)
{
   245fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   245fe:	4606      	mov	r6, r0
   24600:	460d      	mov	r5, r1
   24602:	4617      	mov	r7, r2
	uint8_t *buf = packaged;
	struct cbprintf_package_hdr_ext *hdr = packaged;
	char *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
   24604:	4698      	mov	r8, r3
   24606:	b32b      	cbz	r3, 24654 <cbpprintf_external+0x5a>
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
   24608:	f04f 0a00 	mov.w	sl, #0
	args_size = hdr->hdr.desc.len * sizeof(int);
   2460c:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
   24610:	f893 9001 	ldrb.w	r9, [r3, #1]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   24614:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
   24616:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   24618:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
   2461c:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   24620:	441c      	add	r4, r3
   24622:	4444      	add	r4, r8
	for (i = 0; i < s_nbr; i++) {
   24624:	45ca      	cmp	sl, r9
   24626:	d309      	bcc.n	2463c <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
   24628:	4639      	mov	r1, r7
   2462a:	4630      	mov	r0, r6
   2462c:	46ac      	mov	ip, r5
   2462e:	f8d8 2004 	ldr.w	r2, [r8, #4]
   24632:	f108 0308 	add.w	r3, r8, #8
	/* Skip past the header */
	buf += sizeof(*hdr);

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
}
   24636:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
   2463a:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
   2463c:	f814 3b01 	ldrb.w	r3, [r4], #1
	for (i = 0; i < s_nbr; i++) {
   24640:	f10a 0a01 	add.w	sl, sl, #1
		s += strlen(s) + 1;
   24644:	4620      	mov	r0, r4
		*ps = s;
   24646:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
   2464a:	f7e4 fe89 	bl	9360 <strlen>
   2464e:	3001      	adds	r0, #1
   24650:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
   24652:	e7e7      	b.n	24624 <cbpprintf_external+0x2a>
}
   24654:	f06f 0015 	mvn.w	r0, #21
   24658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0002465c <arch_printk_char_out>:
}
   2465c:	2000      	movs	r0, #0
   2465e:	4770      	bx	lr

00024660 <str_out>:
{
   24660:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   24662:	688a      	ldr	r2, [r1, #8]
   24664:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
   24666:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   24668:	b114      	cbz	r4, 24670 <str_out+0x10>
   2466a:	684b      	ldr	r3, [r1, #4]
   2466c:	4293      	cmp	r3, r2
   2466e:	dc01      	bgt.n	24674 <str_out+0x14>
		ctx->count++;
   24670:	608d      	str	r5, [r1, #8]
}
   24672:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
   24674:	3b01      	subs	r3, #1
   24676:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
   24678:	bf08      	it	eq
   2467a:	2200      	moveq	r2, #0
   2467c:	608d      	str	r5, [r1, #8]
   2467e:	bf0c      	ite	eq
   24680:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
   24682:	54a0      	strbne	r0, [r4, r2]
   24684:	e7f5      	b.n	24672 <str_out+0x12>

00024686 <printk>:
{
   24686:	b40f      	push	{r0, r1, r2, r3}
   24688:	b507      	push	{r0, r1, r2, lr}
   2468a:	a904      	add	r1, sp, #16
   2468c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   24690:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
   24692:	f7e8 f96b 	bl	c96c <vprintk>
}
   24696:	b003      	add	sp, #12
   24698:	f85d eb04 	ldr.w	lr, [sp], #4
   2469c:	b004      	add	sp, #16
   2469e:	4770      	bx	lr

000246a0 <snprintk>:
{
   246a0:	b40c      	push	{r2, r3}
   246a2:	b507      	push	{r0, r1, r2, lr}
   246a4:	ab04      	add	r3, sp, #16
   246a6:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   246aa:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   246ac:	f7e8 f96c 	bl	c988 <vsnprintk>
}
   246b0:	b003      	add	sp, #12
   246b2:	f85d eb04 	ldr.w	lr, [sp], #4
   246b6:	b002      	add	sp, #8
   246b8:	4770      	bx	lr

000246ba <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   246ba:	4604      	mov	r4, r0
   246bc:	b508      	push	{r3, lr}
   246be:	4608      	mov	r0, r1
   246c0:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   246c2:	461a      	mov	r2, r3
   246c4:	47a0      	blx	r4
	return z_impl_z_current_get();
   246c6:	f7fd f963 	bl	21990 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   246ca:	f7ec f89b 	bl	10804 <z_impl_k_thread_abort>

000246ce <chunk_size>:
		return ((uint16_t *)cmem)[f];
   246ce:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   246d2:	8840      	ldrh	r0, [r0, #2]
}
   246d4:	0840      	lsrs	r0, r0, #1
   246d6:	4770      	bx	lr

000246d8 <free_list_add>:
{
   246d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   246da:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   246dc:	f7ff fff7 	bl	246ce <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   246e0:	fab0 f080 	clz	r0, r0
   246e4:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
   246e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   246ec:	f8dc 6010 	ldr.w	r6, [ip, #16]
	void *cmem = &buf[c];
   246f0:	00ca      	lsls	r2, r1, #3
		((uint16_t *)cmem)[f] = val;
   246f2:	1d17      	adds	r7, r2, #4
{
   246f4:	460c      	mov	r4, r1
   246f6:	3206      	adds	r2, #6
   246f8:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
   246fa:	b956      	cbnz	r6, 24712 <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
   246fc:	2101      	movs	r1, #1
   246fe:	fa01 f000 	lsl.w	r0, r1, r0
   24702:	68d9      	ldr	r1, [r3, #12]
   24704:	4301      	orrs	r1, r0
   24706:	60d9      	str	r1, [r3, #12]
		b->next = c;
   24708:	f8cc 4010 	str.w	r4, [ip, #16]
   2470c:	53dd      	strh	r5, [r3, r7]
   2470e:	529d      	strh	r5, [r3, r2]
}
   24710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
   24712:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
   24714:	3104      	adds	r1, #4
   24716:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
   24718:	53d8      	strh	r0, [r3, r7]
   2471a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   2471e:	529e      	strh	r6, [r3, r2]
   24720:	80c5      	strh	r5, [r0, #6]
   24722:	525d      	strh	r5, [r3, r1]
   24724:	e7f4      	b.n	24710 <free_list_add+0x38>

00024726 <free_list_remove_bidx>:
{
   24726:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
   24728:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
   2472c:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
   2472e:	4299      	cmp	r1, r3
   24730:	f102 0104 	add.w	r1, r2, #4
   24734:	d10a      	bne.n	2474c <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
   24736:	2301      	movs	r3, #1
   24738:	fa03 f202 	lsl.w	r2, r3, r2
   2473c:	68c3      	ldr	r3, [r0, #12]
   2473e:	ea23 0302 	bic.w	r3, r3, r2
   24742:	60c3      	str	r3, [r0, #12]
		b->next = 0;
   24744:	2300      	movs	r3, #0
   24746:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
   2474a:	bd10      	pop	{r4, pc}
   2474c:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
   2474e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
   24752:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
   24756:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   2475a:	80cb      	strh	r3, [r1, #6]
   2475c:	8082      	strh	r2, [r0, #4]
}
   2475e:	e7f4      	b.n	2474a <free_list_remove_bidx+0x24>

00024760 <free_list_remove>:
{
   24760:	b508      	push	{r3, lr}
   24762:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   24764:	f7ff ffb3 	bl	246ce <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   24768:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
   2476c:	4618      	mov	r0, r3
}
   2476e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
   24772:	f1c2 021f 	rsb	r2, r2, #31
   24776:	f7ff bfd6 	b.w	24726 <free_list_remove_bidx>

0002477a <alloc_chunk>:
{
   2477a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   2477e:	fab1 f581 	clz	r5, r1
   24782:	f1c5 091f 	rsb	r9, r5, #31
	if (b->next) {
   24786:	eb00 0889 	add.w	r8, r0, r9, lsl #2
   2478a:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
   2478e:	4603      	mov	r3, r0
   24790:	460e      	mov	r6, r1
	if (b->next) {
   24792:	b1c2      	cbz	r2, 247c6 <alloc_chunk+0x4c>
   24794:	2703      	movs	r7, #3
			chunkid_t c = b->next;
   24796:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
   2479a:	4618      	mov	r0, r3
   2479c:	4621      	mov	r1, r4
   2479e:	f7ff ff96 	bl	246ce <chunk_size>
   247a2:	42b0      	cmp	r0, r6
   247a4:	d306      	bcc.n	247b4 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
   247a6:	464a      	mov	r2, r9
		free_list_remove_bidx(h, c, minbucket);
   247a8:	4618      	mov	r0, r3
   247aa:	f7ff ffbc 	bl	24726 <free_list_remove_bidx>
}
   247ae:	4620      	mov	r0, r4
   247b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
   247b4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   247b8:	88e0      	ldrh	r0, [r4, #6]
		} while (--i && b->next != first);
   247ba:	3f01      	subs	r7, #1
			b->next = next_free_chunk(h, c);
   247bc:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
   247c0:	d001      	beq.n	247c6 <alloc_chunk+0x4c>
   247c2:	4282      	cmp	r2, r0
   247c4:	d1e7      	bne.n	24796 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
   247c6:	f04f 34ff 	mov.w	r4, #4294967295
   247ca:	f1c5 0220 	rsb	r2, r5, #32
   247ce:	4094      	lsls	r4, r2
   247d0:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
   247d2:	4014      	ands	r4, r2
   247d4:	d0eb      	beq.n	247ae <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
   247d6:	fa94 f2a4 	rbit	r2, r4
   247da:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
   247de:	1d11      	adds	r1, r2, #4
   247e0:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
   247e4:	4621      	mov	r1, r4
   247e6:	e7df      	b.n	247a8 <alloc_chunk+0x2e>

000247e8 <merge_chunks>:
{
   247e8:	b538      	push	{r3, r4, r5, lr}
   247ea:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   247ec:	f7ff ff6f 	bl	246ce <chunk_size>
{
   247f0:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   247f2:	4604      	mov	r4, r0
   247f4:	4611      	mov	r1, r2
   247f6:	4618      	mov	r0, r3
   247f8:	f7ff ff69 	bl	246ce <chunk_size>
   247fc:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   247fe:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
   24800:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   24804:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
   24806:	4618      	mov	r0, r3
   24808:	f7ff ff61 	bl	246ce <chunk_size>
	void *cmem = &buf[c];
   2480c:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   2480e:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
   24812:	bd38      	pop	{r3, r4, r5, pc}

00024814 <split_chunks>:
{
   24814:	b538      	push	{r3, r4, r5, lr}
   24816:	460c      	mov	r4, r1
   24818:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
   2481a:	f7ff ff58 	bl	246ce <chunk_size>
	chunksz_t rsz = sz0 - lsz;
   2481e:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
   24820:	1a51      	subs	r1, r2, r1
	chunksz_t rsz = sz0 - lsz;
   24822:	4405      	add	r5, r0
   24824:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   24828:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
   2482a:	8060      	strh	r0, [r4, #2]
   2482c:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   24830:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
   24832:	8044      	strh	r4, [r0, #2]
   24834:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
   24838:	4618      	mov	r0, r3
   2483a:	4611      	mov	r1, r2
   2483c:	f7ff ff47 	bl	246ce <chunk_size>
	void *cmem = &buf[c];
   24840:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   24842:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
   24846:	bd38      	pop	{r3, r4, r5, pc}

00024848 <free_chunk>:
{
   24848:	b538      	push	{r3, r4, r5, lr}
   2484a:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
   2484c:	f7ff ff3f 	bl	246ce <chunk_size>
   24850:	460c      	mov	r4, r1
   24852:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
   24854:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   24858:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
   2485a:	07da      	lsls	r2, r3, #31
   2485c:	d40a      	bmi.n	24874 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
   2485e:	4628      	mov	r0, r5
   24860:	f7ff ff7e 	bl	24760 <free_list_remove>
	return c + chunk_size(h, c);
   24864:	4621      	mov	r1, r4
   24866:	4628      	mov	r0, r5
   24868:	f7ff ff31 	bl	246ce <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
   2486c:	1822      	adds	r2, r4, r0
   2486e:	4628      	mov	r0, r5
   24870:	f7ff ffba 	bl	247e8 <merge_chunks>
		return ((uint16_t *)cmem)[f];
   24874:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   24878:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
   2487a:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   2487e:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
   24880:	07db      	lsls	r3, r3, #31
   24882:	d40c      	bmi.n	2489e <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
   24884:	4628      	mov	r0, r5
   24886:	f7ff ff6b 	bl	24760 <free_list_remove>
		return ((uint16_t *)cmem)[f];
   2488a:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
   2488e:	4622      	mov	r2, r4
   24890:	1a61      	subs	r1, r4, r1
   24892:	4628      	mov	r0, r5
   24894:	f7ff ffa8 	bl	247e8 <merge_chunks>
   24898:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   2489c:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
   2489e:	4621      	mov	r1, r4
   248a0:	4628      	mov	r0, r5
}
   248a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
   248a6:	f7ff bf17 	b.w	246d8 <free_list_add>

000248aa <sys_heap_alloc>:
{
   248aa:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
   248ac:	6805      	ldr	r5, [r0, #0]
	if (bytes == 0U || size_too_big(h, bytes)) {
   248ae:	b909      	cbnz	r1, 248b4 <sys_heap_alloc+0xa>
		return NULL;
   248b0:	2000      	movs	r0, #0
}
   248b2:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
   248b4:	68ab      	ldr	r3, [r5, #8]
   248b6:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   248ba:	d9f9      	bls.n	248b0 <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   248bc:	310b      	adds	r1, #11
   248be:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
   248c0:	4621      	mov	r1, r4
   248c2:	4628      	mov	r0, r5
   248c4:	f7ff ff59 	bl	2477a <alloc_chunk>
	if (c == 0U) {
   248c8:	4606      	mov	r6, r0
   248ca:	2800      	cmp	r0, #0
   248cc:	d0f0      	beq.n	248b0 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
   248ce:	4601      	mov	r1, r0
   248d0:	4628      	mov	r0, r5
   248d2:	f7ff fefc 	bl	246ce <chunk_size>
   248d6:	42a0      	cmp	r0, r4
   248d8:	d907      	bls.n	248ea <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
   248da:	4628      	mov	r0, r5
   248dc:	1932      	adds	r2, r6, r4
   248de:	f7ff ff99 	bl	24814 <split_chunks>
		free_list_add(h, c + chunk_sz);
   248e2:	4611      	mov	r1, r2
   248e4:	4628      	mov	r0, r5
   248e6:	f7ff fef7 	bl	246d8 <free_list_add>
	void *cmem = &buf[c];
   248ea:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
   248ee:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   248f0:	8853      	ldrh	r3, [r2, #2]
   248f2:	3004      	adds	r0, #4
   248f4:	f043 0301 	orr.w	r3, r3, #1
   248f8:	8053      	strh	r3, [r2, #2]
	return mem;
   248fa:	e7da      	b.n	248b2 <sys_heap_alloc+0x8>

000248fc <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   248fc:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   248fe:	f013 0307 	ands.w	r3, r3, #7
   24902:	d105      	bne.n	24910 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
   24904:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
   24906:	2b00      	cmp	r3, #0
   24908:	bf0c      	ite	eq
   2490a:	2000      	moveq	r0, #0
   2490c:	2003      	movne	r0, #3
   2490e:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   24910:	2b02      	cmp	r3, #2
   24912:	d105      	bne.n	24920 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
   24914:	8bc0      	ldrh	r0, [r0, #30]
   24916:	fab0 f080 	clz	r0, r0
   2491a:	0940      	lsrs	r0, r0, #5
   2491c:	0080      	lsls	r0, r0, #2
   2491e:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
   24920:	2b01      	cmp	r3, #1
   24922:	d105      	bne.n	24930 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
   24924:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
   24926:	2b00      	cmp	r3, #0
   24928:	bf0c      	ite	eq
   2492a:	2000      	moveq	r0, #0
   2492c:	2005      	movne	r0, #5
   2492e:	4770      	bx	lr
	int evt = EVT_NOP;
   24930:	2000      	movs	r0, #0
}
   24932:	4770      	bx	lr

00024934 <validate_args>:
{
   24934:	b510      	push	{r4, lr}
   24936:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   24938:	b100      	cbz	r0, 2493c <validate_args+0x8>
   2493a:	b911      	cbnz	r1, 24942 <validate_args+0xe>
		return -EINVAL;
   2493c:	f06f 0015 	mvn.w	r0, #21
}
   24940:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
   24942:	1d08      	adds	r0, r1, #4
   24944:	f000 f82f 	bl	249a6 <sys_notify_validate>
	if ((rv == 0)
   24948:	2800      	cmp	r0, #0
   2494a:	d1f9      	bne.n	24940 <validate_args+0xc>
	    && ((cli->notify.flags
   2494c:	68a3      	ldr	r3, [r4, #8]
   2494e:	2b03      	cmp	r3, #3
   24950:	d9f6      	bls.n	24940 <validate_args+0xc>
   24952:	e7f3      	b.n	2493c <validate_args+0x8>

00024954 <notify_one>:
{
   24954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24958:	460d      	mov	r5, r1
   2495a:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   2495c:	4619      	mov	r1, r3
   2495e:	1d28      	adds	r0, r5, #4
{
   24960:	4690      	mov	r8, r2
   24962:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   24964:	f7e8 fc16 	bl	d194 <sys_notify_finalize>
	if (cb) {
   24968:	4604      	mov	r4, r0
   2496a:	b138      	cbz	r0, 2497c <notify_one+0x28>
		cb(mgr, cli, state, res);
   2496c:	4633      	mov	r3, r6
   2496e:	4642      	mov	r2, r8
   24970:	4629      	mov	r1, r5
   24972:	4638      	mov	r0, r7
   24974:	46a4      	mov	ip, r4
}
   24976:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
   2497a:	4760      	bx	ip
}
   2497c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00024980 <onoff_manager_init>:
{
   24980:	b538      	push	{r3, r4, r5, lr}
   24982:	460c      	mov	r4, r1
	if ((mgr == NULL)
   24984:	4605      	mov	r5, r0
   24986:	b158      	cbz	r0, 249a0 <onoff_manager_init+0x20>
	    || (transitions == NULL)
   24988:	b151      	cbz	r1, 249a0 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
   2498a:	680b      	ldr	r3, [r1, #0]
   2498c:	b143      	cbz	r3, 249a0 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
   2498e:	684b      	ldr	r3, [r1, #4]
   24990:	b133      	cbz	r3, 249a0 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   24992:	2220      	movs	r2, #32
   24994:	2100      	movs	r1, #0
   24996:	f004 fdd8 	bl	2954a <memset>
	return 0;
   2499a:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   2499c:	612c      	str	r4, [r5, #16]
}
   2499e:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   249a0:	f06f 0015 	mvn.w	r0, #21
   249a4:	e7fb      	b.n	2499e <onoff_manager_init+0x1e>

000249a6 <sys_notify_validate>:
	if (notify == NULL) {
   249a6:	4603      	mov	r3, r0
   249a8:	b140      	cbz	r0, 249bc <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   249aa:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   249ac:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
   249b0:	2a02      	cmp	r2, #2
   249b2:	d006      	beq.n	249c2 <sys_notify_validate+0x1c>
   249b4:	2a03      	cmp	r2, #3
   249b6:	d004      	beq.n	249c2 <sys_notify_validate+0x1c>
   249b8:	2a01      	cmp	r2, #1
   249ba:	d005      	beq.n	249c8 <sys_notify_validate+0x22>
   249bc:	f06f 0015 	mvn.w	r0, #21
}
   249c0:	4770      	bx	lr
		if (notify->method.signal == NULL) {
   249c2:	681a      	ldr	r2, [r3, #0]
   249c4:	2a00      	cmp	r2, #0
   249c6:	d0f9      	beq.n	249bc <sys_notify_validate+0x16>
		notify->result = 0;
   249c8:	2000      	movs	r0, #0
   249ca:	6098      	str	r0, [r3, #8]
   249cc:	4770      	bx	lr

000249ce <outs>:
{
   249ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   249d2:	4607      	mov	r7, r0
   249d4:	4688      	mov	r8, r1
   249d6:	4615      	mov	r5, r2
   249d8:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   249da:	4614      	mov	r4, r2
   249dc:	42b4      	cmp	r4, r6
   249de:	d305      	bcc.n	249ec <outs+0x1e>
   249e0:	b10e      	cbz	r6, 249e6 <outs+0x18>
	return (int)count;
   249e2:	1b60      	subs	r0, r4, r5
   249e4:	e008      	b.n	249f8 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   249e6:	7823      	ldrb	r3, [r4, #0]
   249e8:	2b00      	cmp	r3, #0
   249ea:	d0fa      	beq.n	249e2 <outs+0x14>
		int rc = out((int)*sp++, ctx);
   249ec:	4641      	mov	r1, r8
   249ee:	f814 0b01 	ldrb.w	r0, [r4], #1
   249f2:	47b8      	blx	r7
		if (rc < 0) {
   249f4:	2800      	cmp	r0, #0
   249f6:	daf1      	bge.n	249dc <outs+0xe>
}
   249f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000249fc <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
   249fc:	4040      	eors	r0, r0
   249fe:	f380 8811 	msr	BASEPRI, r0
   24a02:	f04f 0004 	mov.w	r0, #4
   24a06:	df02      	svc	2
}
   24a08:	4770      	bx	lr

00024a0a <assert_print>:

void assert_print(const char *fmt, ...)
{
   24a0a:	b40f      	push	{r0, r1, r2, r3}
   24a0c:	b507      	push	{r0, r1, r2, lr}
   24a0e:	a904      	add	r1, sp, #16
   24a10:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   24a14:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
   24a16:	f7e7 ffa9 	bl	c96c <vprintk>

	va_end(ap);
}
   24a1a:	b003      	add	sp, #12
   24a1c:	f85d eb04 	ldr.w	lr, [sp], #4
   24a20:	b004      	add	sp, #16
   24a22:	4770      	bx	lr

00024a24 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_THREAD_STACK_SIZE, 1024);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_UART_BUFFER_SIZE, 40);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_SECURITY_ENABLED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_UART_RX_WAIT_TIME, 50);

GEN_ABS_SYM_END
   24a24:	4770      	bx	lr

00024a26 <nordicsemi_nrf53_init>:
{
   24a26:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   24a28:	f04f 0320 	mov.w	r3, #32
   24a2c:	f3ef 8511 	mrs	r5, BASEPRI
   24a30:	f383 8812 	msr	BASEPRI_MAX, r3
   24a34:	f3bf 8f6f 	isb	sy
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
   24a38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
   24a3c:	2401      	movs	r4, #1
   24a3e:	2202      	movs	r2, #2
		soc_secure_gpio_pin_mcu_select(forwarded_psels[i], NRF_GPIO_PIN_SEL_NETWORK);
   24a40:	4621      	mov	r1, r4
   24a42:	f8c3 26d0 	str.w	r2, [r3, #1744]	; 0x6d0
   24a46:	2021      	movs	r0, #33	; 0x21
   24a48:	f8c3 4704 	str.w	r4, [r3, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
   24a4c:	f8c3 4904 	str.w	r4, [r3, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
   24a50:	f8c3 4b00 	str.w	r4, [r3, #2816]	; 0xb00
   24a54:	f7e9 f974 	bl	dd40 <soc_secure_gpio_pin_mcu_select>
   24a58:	4621      	mov	r1, r4
   24a5a:	2020      	movs	r0, #32
   24a5c:	f7e9 f970 	bl	dd40 <soc_secure_gpio_pin_mcu_select>
   24a60:	4621      	mov	r1, r4
   24a62:	200b      	movs	r0, #11
   24a64:	f7e9 f96c 	bl	dd40 <soc_secure_gpio_pin_mcu_select>
   24a68:	4621      	mov	r1, r4
   24a6a:	200a      	movs	r0, #10
   24a6c:	f7e9 f968 	bl	dd40 <soc_secure_gpio_pin_mcu_select>
	__asm__ volatile(
   24a70:	f385 8811 	msr	BASEPRI, r5
   24a74:	f3bf 8f6f 	isb	sy
}
   24a78:	2000      	movs	r0, #0
   24a7a:	bd38      	pop	{r3, r4, r5, pc}

00024a7c <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
   24a7c:	2806      	cmp	r0, #6
   24a7e:	d108      	bne.n	24a92 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
   24a80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   24a84:	2201      	movs	r2, #1
   24a86:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
   24a8a:	f3bf 8f4f 	dsb	sy
        __WFE();
   24a8e:	bf20      	wfe
    while (true)
   24a90:	e7fd      	b.n	24a8e <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
   24a92:	4770      	bx	lr

00024a94 <pm_state_exit_post_ops>:
   24a94:	2300      	movs	r3, #0
   24a96:	f383 8811 	msr	BASEPRI, r3
   24a9a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   24a9e:	4770      	bx	lr

00024aa0 <soc_secure_mem_read>:
#endif /* NRF_GPIO_HAS_SEL */

int soc_secure_mem_read(void *dst, void *src, size_t len)
{
   24aa0:	b507      	push	{r0, r1, r2, lr}
	enum tfm_platform_err_t status;
	uint32_t result;

	status = tfm_platform_mem_read(dst, (uintptr_t)src, len, &result);
   24aa2:	ab01      	add	r3, sp, #4
   24aa4:	f003 fce2 	bl	2846c <tfm_platform_mem_read>

	switch (status) {
   24aa8:	2802      	cmp	r0, #2
   24aaa:	d00a      	beq.n	24ac2 <soc_secure_mem_read+0x22>
   24aac:	2803      	cmp	r0, #3
   24aae:	d00b      	beq.n	24ac8 <soc_secure_mem_read+0x28>
   24ab0:	b968      	cbnz	r0, 24ace <soc_secure_mem_read+0x2e>
	case TFM_PLATFORM_ERR_INVALID_PARAM:
		return -EINVAL;
	case TFM_PLATFORM_ERR_NOT_SUPPORTED:
		return -ENOTSUP;
	case TFM_PLATFORM_ERR_SUCCESS:
		if (result == 0) {
   24ab2:	9801      	ldr	r0, [sp, #4]
   24ab4:	3800      	subs	r0, #0
   24ab6:	bf18      	it	ne
   24ab8:	2001      	movne	r0, #1
   24aba:	4240      	negs	r0, r0
		}
		/* Fallthrough */
	default:
		return -EPERM;
	}
}
   24abc:	b003      	add	sp, #12
   24abe:	f85d fb04 	ldr.w	pc, [sp], #4
		return -EINVAL;
   24ac2:	f06f 0015 	mvn.w	r0, #21
   24ac6:	e7f9      	b.n	24abc <soc_secure_mem_read+0x1c>
	switch (status) {
   24ac8:	f06f 0085 	mvn.w	r0, #133	; 0x85
   24acc:	e7f6      	b.n	24abc <soc_secure_mem_read+0x1c>
		return -EPERM;
   24ace:	f04f 30ff 	mov.w	r0, #4294967295
   24ad2:	e7f3      	b.n	24abc <soc_secure_mem_read+0x1c>

00024ad4 <dummy_timestamp>:
}
   24ad4:	2000      	movs	r0, #0
   24ad6:	4770      	bx	lr

00024ad8 <default_get_timestamp>:
   24ad8:	f003 bbab 	b.w	28232 <sys_clock_cycle_get_32>

00024adc <atomic_inc>:
{
   24adc:	4603      	mov	r3, r0
}
   24ade:	e8d3 0fef 	ldaex	r0, [r3]
   24ae2:	1c42      	adds	r2, r0, #1
   24ae4:	e8c3 2fe1 	stlex	r1, r2, [r3]
   24ae8:	2900      	cmp	r1, #0
   24aea:	d1f8      	bne.n	24ade <atomic_inc+0x2>
   24aec:	4770      	bx	lr

00024aee <enable_logger>:
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		(void)z_log_init(false, false);
   24aee:	2100      	movs	r1, #0
{
   24af0:	b508      	push	{r3, lr}
		(void)z_log_init(false, false);
   24af2:	4608      	mov	r0, r1
   24af4:	f7e9 f954 	bl	dda0 <z_log_init.isra.0>
	}

	return 0;
}
   24af8:	2000      	movs	r0, #0
   24afa:	bd08      	pop	{r3, pc}

00024afc <z_log_notify_backend_enabled>:
}
   24afc:	4770      	bx	lr

00024afe <z_log_get_tag>:
}
   24afe:	2000      	movs	r0, #0
   24b00:	4770      	bx	lr

00024b02 <z_log_msg_finalize>:
{
   24b02:	b570      	push	{r4, r5, r6, lr}
   24b04:	460e      	mov	r6, r1
   24b06:	4615      	mov	r5, r2
   24b08:	4619      	mov	r1, r3
	if (!msg) {
   24b0a:	4604      	mov	r4, r0
   24b0c:	f3c2 42cb 	ubfx	r2, r2, #19, #12
   24b10:	b918      	cbnz	r0, 24b1a <z_log_msg_finalize+0x18>
}
   24b12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
   24b16:	f7e9 ba31 	b.w	df7c <z_log_dropped>
	if (data) {
   24b1a:	b12b      	cbz	r3, 24b28 <z_log_msg_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
   24b1c:	3010      	adds	r0, #16
   24b1e:	f3c5 2349 	ubfx	r3, r5, #9, #10
   24b22:	4418      	add	r0, r3
   24b24:	f004 fcd7 	bl	294d6 <memcpy>
	msg->hdr.source = source;
   24b28:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
   24b2c:	4620      	mov	r0, r4
}
   24b2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
   24b32:	f7e9 ba37 	b.w	dfa4 <z_log_msg_commit>

00024b36 <out_func>:
{
   24b36:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
   24b38:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
   24b3c:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
   24b40:	2101      	movs	r1, #1
   24b42:	6852      	ldr	r2, [r2, #4]
   24b44:	f10d 0007 	add.w	r0, sp, #7
   24b48:	4798      	blx	r3
}
   24b4a:	2000      	movs	r0, #0
   24b4c:	b003      	add	sp, #12
   24b4e:	f85d fb04 	ldr.w	pc, [sp], #4

00024b52 <cr_out_func>:
	if (c == '\n') {
   24b52:	280a      	cmp	r0, #10
{
   24b54:	b538      	push	{r3, r4, r5, lr}
   24b56:	4604      	mov	r4, r0
   24b58:	460d      	mov	r5, r1
	if (c == '\n') {
   24b5a:	d102      	bne.n	24b62 <cr_out_func+0x10>
		out_func((int)'\r', ctx);
   24b5c:	200d      	movs	r0, #13
   24b5e:	f7ff ffea 	bl	24b36 <out_func>
	out_func(c, ctx);
   24b62:	4629      	mov	r1, r5
   24b64:	4620      	mov	r0, r4
   24b66:	f7ff ffe6 	bl	24b36 <out_func>
}
   24b6a:	2000      	movs	r0, #0
   24b6c:	bd38      	pop	{r3, r4, r5, pc}

00024b6e <buffer_write>:
{
   24b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   24b70:	4606      	mov	r6, r0
   24b72:	460d      	mov	r5, r1
   24b74:	4614      	mov	r4, r2
   24b76:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
   24b78:	4621      	mov	r1, r4
   24b7a:	4628      	mov	r0, r5
   24b7c:	463a      	mov	r2, r7
   24b7e:	47b0      	blx	r6
	} while (len != 0);
   24b80:	1a24      	subs	r4, r4, r0
		buf += processed;
   24b82:	4405      	add	r5, r0
	} while (len != 0);
   24b84:	d1f8      	bne.n	24b78 <buffer_write+0xa>
}
   24b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00024b88 <cbvprintf>:
{
   24b88:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
   24b8a:	2400      	movs	r4, #0
   24b8c:	9400      	str	r4, [sp, #0]
   24b8e:	f7e8 fba5 	bl	d2dc <z_cbvprintf_impl>
}
   24b92:	b002      	add	sp, #8
   24b94:	bd10      	pop	{r4, pc}

00024b96 <log_output_flush>:
{
   24b96:	b510      	push	{r4, lr}
		     output->control_block->offset,
   24b98:	6842      	ldr	r2, [r0, #4]
{
   24b9a:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
   24b9c:	e9d2 2300 	ldrd	r2, r3, [r2]
   24ba0:	6881      	ldr	r1, [r0, #8]
   24ba2:	6800      	ldr	r0, [r0, #0]
   24ba4:	f7ff ffe3 	bl	24b6e <buffer_write>
	output->control_block->offset = 0;
   24ba8:	2200      	movs	r2, #0
   24baa:	6863      	ldr	r3, [r4, #4]
   24bac:	601a      	str	r2, [r3, #0]
}
   24bae:	bd10      	pop	{r4, pc}

00024bb0 <nvs_flash_rd>:
{
   24bb0:	b470      	push	{r4, r5, r6}
	offset += addr & ADDR_OFFS_MASK;
   24bb2:	6806      	ldr	r6, [r0, #0]
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
   24bb4:	8984      	ldrh	r4, [r0, #12]
   24bb6:	0c0d      	lsrs	r5, r1, #16
	offset += addr & ADDR_OFFS_MASK;
   24bb8:	fa16 f181 	uxtah	r1, r6, r1
   24bbc:	fb05 1104 	mla	r1, r5, r4, r1
	rc = flash_read(fs->flash_device, offset, data, len);
   24bc0:	6a80      	ldr	r0, [r0, #40]	; 0x28
	return api->read(dev, offset, data, len);
   24bc2:	6884      	ldr	r4, [r0, #8]
   24bc4:	6824      	ldr	r4, [r4, #0]
   24bc6:	46a4      	mov	ip, r4
}
   24bc8:	bc70      	pop	{r4, r5, r6}
   24bca:	4760      	bx	ip

00024bcc <nvs_sector_advance>:
	*addr += (1 << ADDR_SECT_SHIFT);
   24bcc:	680b      	ldr	r3, [r1, #0]
   24bce:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   24bd2:	600b      	str	r3, [r1, #0]
	if ((*addr >> ADDR_SECT_SHIFT) == fs->sector_count) {
   24bd4:	89c0      	ldrh	r0, [r0, #14]
   24bd6:	0c1a      	lsrs	r2, r3, #16
   24bd8:	ebb0 4f13 	cmp.w	r0, r3, lsr #16
		*addr -= (fs->sector_count << ADDR_SECT_SHIFT);
   24bdc:	bf04      	itt	eq
   24bde:	eba3 4302 	subeq.w	r3, r3, r2, lsl #16
   24be2:	600b      	streq	r3, [r1, #0]
}
   24be4:	4770      	bx	lr

00024be6 <nvs_flash_block_cmp>:
{
   24be6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   24bea:	4681      	mov	r9, r0
   24bec:	460e      	mov	r6, r1
   24bee:	4617      	mov	r7, r2
   24bf0:	461c      	mov	r4, r3
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24bf2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
   24bf4:	b089      	sub	sp, #36	; 0x24
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24bf6:	681d      	ldr	r5, [r3, #0]
   24bf8:	426d      	negs	r5, r5
	block_size =
   24bfa:	f005 0520 	and.w	r5, r5, #32
	while (len) {
   24bfe:	b91c      	cbnz	r4, 24c08 <nvs_flash_block_cmp+0x22>
	return 0;
   24c00:	4620      	mov	r0, r4
}
   24c02:	b009      	add	sp, #36	; 0x24
   24c04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		bytes_to_cmp = MIN(block_size, len);
   24c08:	42ac      	cmp	r4, r5
   24c0a:	46a0      	mov	r8, r4
   24c0c:	bf28      	it	cs
   24c0e:	46a8      	movcs	r8, r5
		rc = nvs_flash_rd(fs, addr, buf, bytes_to_cmp);
   24c10:	466a      	mov	r2, sp
   24c12:	4643      	mov	r3, r8
   24c14:	4631      	mov	r1, r6
   24c16:	4648      	mov	r0, r9
   24c18:	f7ff ffca 	bl	24bb0 <nvs_flash_rd>
		if (rc) {
   24c1c:	2800      	cmp	r0, #0
   24c1e:	d1f0      	bne.n	24c02 <nvs_flash_block_cmp+0x1c>
		rc = memcmp(data8, buf, bytes_to_cmp);
   24c20:	4642      	mov	r2, r8
   24c22:	4669      	mov	r1, sp
   24c24:	4638      	mov	r0, r7
   24c26:	f004 fc46 	bl	294b6 <memcmp>
		if (rc) {
   24c2a:	b920      	cbnz	r0, 24c36 <nvs_flash_block_cmp+0x50>
		len -= bytes_to_cmp;
   24c2c:	eba4 0408 	sub.w	r4, r4, r8
		addr += bytes_to_cmp;
   24c30:	4446      	add	r6, r8
		data8 += bytes_to_cmp;
   24c32:	4447      	add	r7, r8
   24c34:	e7e3      	b.n	24bfe <nvs_flash_block_cmp+0x18>
			return 1;
   24c36:	2001      	movs	r0, #1
   24c38:	e7e3      	b.n	24c02 <nvs_flash_block_cmp+0x1c>

00024c3a <nvs_ate_crc8_update>:
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24c3a:	4601      	mov	r1, r0
{
   24c3c:	b510      	push	{r4, lr}
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24c3e:	2207      	movs	r2, #7
{
   24c40:	4604      	mov	r4, r0
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24c42:	20ff      	movs	r0, #255	; 0xff
   24c44:	f7e8 fad2 	bl	d1ec <crc8_ccitt>
	entry->crc8 = crc8;
   24c48:	71e0      	strb	r0, [r4, #7]
}
   24c4a:	bd10      	pop	{r4, pc}

00024c4c <nvs_flash_cmp_const>:
{
   24c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24c50:	461c      	mov	r4, r3
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24c52:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
   24c54:	b088      	sub	sp, #32
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24c56:	681d      	ldr	r5, [r3, #0]
{
   24c58:	4607      	mov	r7, r0
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24c5a:	426d      	negs	r5, r5
	block_size =
   24c5c:	f005 0520 	and.w	r5, r5, #32
{
   24c60:	460e      	mov	r6, r1
	(void)memset(cmp, value, block_size);
   24c62:	4668      	mov	r0, sp
{
   24c64:	4611      	mov	r1, r2
	(void)memset(cmp, value, block_size);
   24c66:	462a      	mov	r2, r5
   24c68:	f004 fc6f 	bl	2954a <memset>
	while (len) {
   24c6c:	b91c      	cbnz	r4, 24c76 <nvs_flash_cmp_const+0x2a>
	return 0;
   24c6e:	4620      	mov	r0, r4
}
   24c70:	b008      	add	sp, #32
   24c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bytes_to_cmp = MIN(block_size, len);
   24c76:	42ac      	cmp	r4, r5
   24c78:	46a0      	mov	r8, r4
   24c7a:	bf28      	it	cs
   24c7c:	46a8      	movcs	r8, r5
		rc = nvs_flash_block_cmp(fs, addr, cmp, bytes_to_cmp);
   24c7e:	466a      	mov	r2, sp
   24c80:	4643      	mov	r3, r8
   24c82:	4631      	mov	r1, r6
   24c84:	4638      	mov	r0, r7
   24c86:	f7ff ffae 	bl	24be6 <nvs_flash_block_cmp>
		if (rc) {
   24c8a:	2800      	cmp	r0, #0
   24c8c:	d1f0      	bne.n	24c70 <nvs_flash_cmp_const+0x24>
		len -= bytes_to_cmp;
   24c8e:	eba4 0408 	sub.w	r4, r4, r8
		addr += bytes_to_cmp;
   24c92:	4446      	add	r6, r8
   24c94:	e7ea      	b.n	24c6c <nvs_flash_cmp_const+0x20>

00024c96 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   24c96:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   24c98:	ab0b      	add	r3, sp, #44	; 0x2c
   24c9a:	9305      	str	r3, [sp, #20]
   24c9c:	9303      	str	r3, [sp, #12]
   24c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   24ca0:	9302      	str	r3, [sp, #8]
   24ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   24ca4:	9301      	str	r3, [sp, #4]
   24ca6:	2300      	movs	r3, #0
   24ca8:	4618      	mov	r0, r3
   24caa:	9300      	str	r3, [sp, #0]
   24cac:	f7e9 f9e2 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   24cb0:	b007      	add	sp, #28
   24cb2:	f85d fb04 	ldr.w	pc, [sp], #4

00024cb6 <nvs_al_size.isra.0>:
	if (write_block_size <= 1U) {
   24cb6:	7803      	ldrb	r3, [r0, #0]
   24cb8:	2b01      	cmp	r3, #1
	return (len + (write_block_size - 1U)) & ~(write_block_size - 1U);
   24cba:	bf81      	itttt	hi
   24cbc:	f101 31ff 	addhi.w	r1, r1, #4294967295
   24cc0:	18c9      	addhi	r1, r1, r3
   24cc2:	425b      	neghi	r3, r3
   24cc4:	4019      	andhi	r1, r3
}
   24cc6:	4608      	mov	r0, r1
   24cc8:	4770      	bx	lr

00024cca <nvs_ate_valid>:
{
   24cca:	b570      	push	{r4, r5, r6, lr}
   24ccc:	460c      	mov	r4, r1
   24cce:	4605      	mov	r5, r0
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24cd0:	2108      	movs	r1, #8
   24cd2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   24cd4:	f7ff ffef 	bl	24cb6 <nvs_al_size.isra.0>
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24cd8:	2207      	movs	r2, #7
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24cda:	4606      	mov	r6, r0
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24cdc:	4621      	mov	r1, r4
   24cde:	20ff      	movs	r0, #255	; 0xff
   24ce0:	f7e8 fa84 	bl	d1ec <crc8_ccitt>
	if (crc8 == entry->crc8) {
   24ce4:	79e3      	ldrb	r3, [r4, #7]
   24ce6:	4283      	cmp	r3, r0
   24ce8:	d107      	bne.n	24cfa <nvs_ate_valid+0x30>
	    (entry->offset >= (fs->sector_size - ate_size))) {
   24cea:	89aa      	ldrh	r2, [r5, #12]
   24cec:	8863      	ldrh	r3, [r4, #2]
   24cee:	1b90      	subs	r0, r2, r6
	if ((nvs_ate_crc8_check(entry)) ||
   24cf0:	4283      	cmp	r3, r0
   24cf2:	bf2c      	ite	cs
   24cf4:	2000      	movcs	r0, #0
   24cf6:	2001      	movcc	r0, #1
}
   24cf8:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
   24cfa:	2000      	movs	r0, #0
   24cfc:	e7fc      	b.n	24cf8 <nvs_ate_valid+0x2e>

00024cfe <nvs_close_ate_valid>:
{
   24cfe:	b538      	push	{r3, r4, r5, lr}
   24d00:	4605      	mov	r5, r0
   24d02:	460c      	mov	r4, r1
	if ((!nvs_ate_valid(fs, entry)) || (entry->len != 0U) ||
   24d04:	f7ff ffe1 	bl	24cca <nvs_ate_valid>
   24d08:	b1a0      	cbz	r0, 24d34 <nvs_close_ate_valid+0x36>
   24d0a:	88a0      	ldrh	r0, [r4, #4]
   24d0c:	b998      	cbnz	r0, 24d36 <nvs_close_ate_valid+0x38>
   24d0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   24d12:	8822      	ldrh	r2, [r4, #0]
   24d14:	429a      	cmp	r2, r3
   24d16:	d10d      	bne.n	24d34 <nvs_close_ate_valid+0x36>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24d18:	2108      	movs	r1, #8
   24d1a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
   24d1c:	f7ff ffcb 	bl	24cb6 <nvs_al_size.isra.0>
	if ((fs->sector_size - entry->offset) % ate_size) {
   24d20:	8862      	ldrh	r2, [r4, #2]
   24d22:	89ab      	ldrh	r3, [r5, #12]
   24d24:	1a9b      	subs	r3, r3, r2
   24d26:	fbb3 f2f0 	udiv	r2, r3, r0
   24d2a:	fb02 3010 	mls	r0, r2, r0, r3
   24d2e:	fab0 f080 	clz	r0, r0
   24d32:	0940      	lsrs	r0, r0, #5
}
   24d34:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
   24d36:	2000      	movs	r0, #0
   24d38:	e7fc      	b.n	24d34 <nvs_close_ate_valid+0x36>

00024d3a <nvs_prev_ate>:
{
   24d3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   24d3c:	4604      	mov	r4, r0
   24d3e:	460d      	mov	r5, r1
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24d40:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   24d42:	2108      	movs	r1, #8
   24d44:	f7ff ffb7 	bl	24cb6 <nvs_al_size.isra.0>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   24d48:	2308      	movs	r3, #8
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24d4a:	4607      	mov	r7, r0
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   24d4c:	6829      	ldr	r1, [r5, #0]
   24d4e:	4620      	mov	r0, r4
   24d50:	f7ff ff2e 	bl	24bb0 <nvs_flash_rd>
	if (rc) {
   24d54:	4606      	mov	r6, r0
   24d56:	2800      	cmp	r0, #0
   24d58:	d136      	bne.n	24dc8 <nvs_prev_ate+0x8e>
	*addr += ate_size;
   24d5a:	682b      	ldr	r3, [r5, #0]
   24d5c:	443b      	add	r3, r7
   24d5e:	602b      	str	r3, [r5, #0]
	if (((*addr) & ADDR_OFFS_MASK) != (fs->sector_size - ate_size)) {
   24d60:	89a2      	ldrh	r2, [r4, #12]
   24d62:	b299      	uxth	r1, r3
   24d64:	1bd2      	subs	r2, r2, r7
   24d66:	4291      	cmp	r1, r2
   24d68:	d12e      	bne.n	24dc8 <nvs_prev_ate+0x8e>
	if (((*addr) >> ADDR_SECT_SHIFT) == 0U) {
   24d6a:	0c1a      	lsrs	r2, r3, #16
		*addr += ((fs->sector_count - 1) << ADDR_SECT_SHIFT);
   24d6c:	bf09      	itett	eq
   24d6e:	89e2      	ldrheq	r2, [r4, #14]
		*addr -= (1 << ADDR_SECT_SHIFT);
   24d70:	f5a3 3180 	subne.w	r1, r3, #65536	; 0x10000
		*addr += ((fs->sector_count - 1) << ADDR_SECT_SHIFT);
   24d74:	f102 32ff 	addeq.w	r2, r2, #4294967295
   24d78:	eb03 4102 	addeq.w	r1, r3, r2, lsl #16
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   24d7c:	4620      	mov	r0, r4
   24d7e:	2308      	movs	r3, #8
   24d80:	466a      	mov	r2, sp
   24d82:	6029      	str	r1, [r5, #0]
   24d84:	f7ff ff14 	bl	24bb0 <nvs_flash_rd>
	if (rc) {
   24d88:	b9e8      	cbnz	r0, 24dc6 <nvs_prev_ate+0x8c>
	rc = nvs_ate_cmp_const(&close_ate, fs->flash_parameters->erase_value);
   24d8a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   24d8c:	791a      	ldrb	r2, [r3, #4]
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
   24d8e:	466b      	mov	r3, sp
		if (data8[i] != value) {
   24d90:	f813 1b01 	ldrb.w	r1, [r3], #1
   24d94:	428a      	cmp	r2, r1
   24d96:	d10c      	bne.n	24db2 <nvs_prev_ate+0x78>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
   24d98:	3001      	adds	r0, #1
   24d9a:	2808      	cmp	r0, #8
   24d9c:	d1f8      	bne.n	24d90 <nvs_prev_ate+0x56>
		*addr = fs->ate_wra;
   24d9e:	6863      	ldr	r3, [r4, #4]
   24da0:	e005      	b.n	24dae <nvs_prev_ate+0x74>
		(*addr) &= ADDR_SECT_MASK;
   24da2:	682b      	ldr	r3, [r5, #0]
		(*addr) += close_ate.offset;
   24da4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
		(*addr) &= ADDR_SECT_MASK;
   24da8:	0c1b      	lsrs	r3, r3, #16
   24daa:	041b      	lsls	r3, r3, #16
		(*addr) += close_ate.offset;
   24dac:	4413      	add	r3, r2
		*addr = fs->ate_wra;
   24dae:	602b      	str	r3, [r5, #0]
		return 0;
   24db0:	e00a      	b.n	24dc8 <nvs_prev_ate+0x8e>
	if (nvs_close_ate_valid(fs, &close_ate)) {
   24db2:	4669      	mov	r1, sp
   24db4:	4620      	mov	r0, r4
   24db6:	f7ff ffa2 	bl	24cfe <nvs_close_ate_valid>
   24dba:	2800      	cmp	r0, #0
   24dbc:	d1f1      	bne.n	24da2 <nvs_prev_ate+0x68>
	return nvs_recover_last_ate(fs, addr);
   24dbe:	4629      	mov	r1, r5
   24dc0:	4620      	mov	r0, r4
   24dc2:	f7e9 fc23 	bl	e60c <nvs_recover_last_ate>
   24dc6:	4606      	mov	r6, r0
}
   24dc8:	4630      	mov	r0, r6
   24dca:	b003      	add	sp, #12
   24dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}

00024dce <nvs_flash_al_wrt>:
{
   24dce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   24dd2:	4607      	mov	r7, r0
   24dd4:	4690      	mov	r8, r2
	if (!len) {
   24dd6:	461e      	mov	r6, r3
{
   24dd8:	b089      	sub	sp, #36	; 0x24
	if (!len) {
   24dda:	b91b      	cbnz	r3, 24de4 <nvs_flash_al_wrt+0x16>
		return 0;
   24ddc:	2000      	movs	r0, #0
}
   24dde:	b009      	add	sp, #36	; 0x24
   24de0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	offset += addr & ADDR_OFFS_MASK;
   24de4:	683c      	ldr	r4, [r7, #0]
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
   24de6:	8983      	ldrh	r3, [r0, #12]
   24de8:	0c08      	lsrs	r0, r1, #16
	offset += addr & ADDR_OFFS_MASK;
   24dea:	fa14 f181 	uxtah	r1, r4, r1
   24dee:	fb00 1403 	mla	r4, r0, r3, r1
	blen = len & ~(fs->flash_parameters->write_block_size - 1U);
   24df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   24df4:	681d      	ldr	r5, [r3, #0]
   24df6:	426d      	negs	r5, r5
	if (blen > 0) {
   24df8:	4035      	ands	r5, r6
   24dfa:	d00c      	beq.n	24e16 <nvs_flash_al_wrt+0x48>
		rc = flash_write(fs->flash_device, offset, data8, blen);
   24dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
	rc = api->write(dev, offset, data, len);
   24dfe:	6883      	ldr	r3, [r0, #8]
   24e00:	4621      	mov	r1, r4
   24e02:	f8d3 9004 	ldr.w	r9, [r3, #4]
   24e06:	462b      	mov	r3, r5
   24e08:	47c8      	blx	r9
		if (rc) {
   24e0a:	2800      	cmp	r0, #0
   24e0c:	d1e7      	bne.n	24dde <nvs_flash_al_wrt+0x10>
	if (len) {
   24e0e:	1b76      	subs	r6, r6, r5
   24e10:	d0e4      	beq.n	24ddc <nvs_flash_al_wrt+0xe>
		offset += blen;
   24e12:	442c      	add	r4, r5
		data8 += blen;
   24e14:	44a8      	add	r8, r5
		memcpy(buf, data8, len);
   24e16:	2320      	movs	r3, #32
   24e18:	4632      	mov	r2, r6
   24e1a:	4641      	mov	r1, r8
   24e1c:	4668      	mov	r0, sp
   24e1e:	f004 fb67 	bl	294f0 <__memcpy_chk>
		(void)memset(buf + len, fs->flash_parameters->erase_value,
   24e22:	6afd      	ldr	r5, [r7, #44]	; 0x2c
__ssp_bos_icheck3(memset, void *, int)
   24e24:	eb0d 0006 	add.w	r0, sp, r6
   24e28:	682a      	ldr	r2, [r5, #0]
   24e2a:	7929      	ldrb	r1, [r5, #4]
   24e2c:	1b92      	subs	r2, r2, r6
   24e2e:	f004 fb8c 	bl	2954a <memset>
		rc = flash_write(fs->flash_device, offset, buf,
   24e32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
				 fs->flash_parameters->write_block_size);
   24e34:	682b      	ldr	r3, [r5, #0]
   24e36:	6882      	ldr	r2, [r0, #8]
   24e38:	4621      	mov	r1, r4
   24e3a:	6855      	ldr	r5, [r2, #4]
   24e3c:	466a      	mov	r2, sp
   24e3e:	47a8      	blx	r5
	return rc;
   24e40:	e7cd      	b.n	24dde <nvs_flash_al_wrt+0x10>

00024e42 <nvs_flash_ate_wrt>:
{
   24e42:	b510      	push	{r4, lr}
   24e44:	460a      	mov	r2, r1
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   24e46:	2308      	movs	r3, #8
   24e48:	6841      	ldr	r1, [r0, #4]
{
   24e4a:	4604      	mov	r4, r0
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   24e4c:	f7ff ffbf 	bl	24dce <nvs_flash_al_wrt>
	fs->ate_wra -= nvs_al_size(fs, sizeof(struct nvs_ate));
   24e50:	2108      	movs	r1, #8
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   24e52:	4602      	mov	r2, r0
	fs->ate_wra -= nvs_al_size(fs, sizeof(struct nvs_ate));
   24e54:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   24e56:	f7ff ff2e 	bl	24cb6 <nvs_al_size.isra.0>
   24e5a:	6863      	ldr	r3, [r4, #4]
   24e5c:	1a1b      	subs	r3, r3, r0
   24e5e:	6063      	str	r3, [r4, #4]
}
   24e60:	4610      	mov	r0, r2
   24e62:	bd10      	pop	{r4, pc}

00024e64 <nvs_read>:

ssize_t nvs_read(struct nvs_fs *fs, uint16_t id, void *data, size_t len)
{
   24e64:	b513      	push	{r0, r1, r4, lr}
	int rc;

	rc = nvs_read_hist(fs, id, data, len, 0);
   24e66:	2400      	movs	r4, #0
   24e68:	9400      	str	r4, [sp, #0]
   24e6a:	f7e9 ffd7 	bl	ee1c <nvs_read_hist>
	return rc;
}
   24e6e:	b002      	add	sp, #8
   24e70:	bd10      	pop	{r4, pc}

00024e72 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   24e72:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   24e74:	ab0b      	add	r3, sp, #44	; 0x2c
   24e76:	9305      	str	r3, [sp, #20]
   24e78:	9303      	str	r3, [sp, #12]
   24e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   24e7c:	2201      	movs	r2, #1
   24e7e:	9302      	str	r3, [sp, #8]
   24e80:	2300      	movs	r3, #0
   24e82:	4618      	mov	r0, r3
   24e84:	e9cd 3300 	strd	r3, r3, [sp]
   24e88:	f7e9 f8f4 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   24e8c:	b007      	add	sp, #28
   24e8e:	f85d fb04 	ldr.w	pc, [sp], #4

00024e92 <get_tx_buffer_size>:
	return data->tx_buffer_size;
   24e92:	6903      	ldr	r3, [r0, #16]
}
   24e94:	f8d3 0370 	ldr.w	r0, [r3, #880]	; 0x370
   24e98:	4770      	bx	lr

00024e9a <drop_tx_buffer>:
}
   24e9a:	f06f 0085 	mvn.w	r0, #133	; 0x85
   24e9e:	4770      	bx	lr

00024ea0 <release_rx_buffer>:
{
   24ea0:	4608      	mov	r0, r1
   24ea2:	b508      	push	{r3, lr}
   24ea4:	4611      	mov	r1, r2
	if (!rpmsg_ept) {
   24ea6:	b118      	cbz	r0, 24eb0 <release_rx_buffer+0x10>
	rpmsg_release_rx_buffer(&rpmsg_ept->ep, data);
   24ea8:	f003 feee 	bl	28c88 <rpmsg_release_rx_buffer>
	return 0;
   24eac:	2000      	movs	r0, #0
}
   24eae:	bd08      	pop	{r3, pc}
		return -ENOENT;
   24eb0:	f06f 0001 	mvn.w	r0, #1
   24eb4:	e7fb      	b.n	24eae <release_rx_buffer+0xe>

00024eb6 <hold_rx_buffer>:
{
   24eb6:	4608      	mov	r0, r1
   24eb8:	b508      	push	{r3, lr}
   24eba:	4611      	mov	r1, r2
	if (!rpmsg_ept) {
   24ebc:	b118      	cbz	r0, 24ec6 <hold_rx_buffer+0x10>
	rpmsg_hold_rx_buffer(&rpmsg_ept->ep, data);
   24ebe:	f003 fedb 	bl	28c78 <rpmsg_hold_rx_buffer>
	return 0;
   24ec2:	2000      	movs	r0, #0
}
   24ec4:	bd08      	pop	{r3, pc}
		return -ENOENT;
   24ec6:	f06f 0001 	mvn.w	r0, #1
   24eca:	e7fb      	b.n	24ec4 <hold_rx_buffer+0xe>

00024ecc <send_nocopy>:
{
   24ecc:	b513      	push	{r0, r1, r4, lr}
   24ece:	4604      	mov	r4, r0
   24ed0:	4608      	mov	r0, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   24ed2:	6921      	ldr	r1, [r4, #16]
   24ed4:	f501 715b 	add.w	r1, r1, #876	; 0x36c
   24ed8:	e8d1 1faf 	lda	r1, [r1]
	if (atomic_get(&data->state) != STATE_INITED) {
   24edc:	2902      	cmp	r1, #2
   24ede:	d109      	bne.n	24ef4 <send_nocopy+0x28>
	if (len == 0) {
   24ee0:	b15b      	cbz	r3, 24efa <send_nocopy+0x2e>
	if (!rpmsg_ept) {
   24ee2:	b168      	cbz	r0, 24f00 <send_nocopy+0x34>
				    const void *data, int len)
{
	if (!ept)
		return RPMSG_ERR_PARAM;

	return rpmsg_send_offchannel_nocopy(ept, ept->addr,
   24ee4:	9300      	str	r3, [sp, #0]
   24ee6:	4613      	mov	r3, r2
   24ee8:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
   24eec:	f7f9 fb14 	bl	1e518 <rpmsg_send_offchannel_nocopy>
}
   24ef0:	b002      	add	sp, #8
   24ef2:	bd10      	pop	{r4, pc}
		return -EBUSY;
   24ef4:	f06f 000f 	mvn.w	r0, #15
   24ef8:	e7fa      	b.n	24ef0 <send_nocopy+0x24>
		return -EBADMSG;
   24efa:	f06f 004c 	mvn.w	r0, #76	; 0x4c
   24efe:	e7f7      	b.n	24ef0 <send_nocopy+0x24>
		return -ENOENT;
   24f00:	f06f 0001 	mvn.w	r0, #1
   24f04:	e7f4      	b.n	24ef0 <send_nocopy+0x24>

00024f06 <get_tx_buffer>:
{
   24f06:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   24f0a:	461c      	mov	r4, r3
   24f0c:	e9dd 5308 	ldrd	r5, r3, [sp, #32]
   24f10:	4616      	mov	r6, r2
   24f12:	4698      	mov	r8, r3
	if (!rpmsg_ept) {
   24f14:	460f      	mov	r7, r1
	struct backend_data_t *data = instance->data;
   24f16:	6900      	ldr	r0, [r0, #16]
	if (!rpmsg_ept) {
   24f18:	b339      	cbz	r1, 24f6a <get_tx_buffer+0x64>
	if (!r_data || !size) {
   24f1a:	b34a      	cbz	r2, 24f70 <get_tx_buffer+0x6a>
   24f1c:	b344      	cbz	r4, 24f70 <get_tx_buffer+0x6a>
	if (!K_TIMEOUT_EQ(wait, K_FOREVER) && !K_TIMEOUT_EQ(wait, K_NO_WAIT)) {
   24f1e:	1c6a      	adds	r2, r5, #1
   24f20:	f143 0300 	adc.w	r3, r3, #0
   24f24:	2a02      	cmp	r2, #2
   24f26:	f173 0300 	sbcs.w	r3, r3, #0
   24f2a:	d224      	bcs.n	24f76 <get_tx_buffer+0x70>
	if ((*size) && (*size > data->tx_buffer_size)) {
   24f2c:	6822      	ldr	r2, [r4, #0]
   24f2e:	b142      	cbz	r2, 24f42 <get_tx_buffer+0x3c>
   24f30:	f8d0 3370 	ldr.w	r3, [r0, #880]	; 0x370
   24f34:	429a      	cmp	r2, r3
   24f36:	d904      	bls.n	24f42 <get_tx_buffer+0x3c>
		return -ENOMEM;
   24f38:	f06f 000b 	mvn.w	r0, #11
		*size = data->tx_buffer_size;
   24f3c:	6023      	str	r3, [r4, #0]
}
   24f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		payload = rpmsg_get_tx_payload_buffer(&rpmsg_ept->ep, size,
   24f42:	ea05 0908 	and.w	r9, r5, r8
   24f46:	f109 0301 	add.w	r3, r9, #1
   24f4a:	425a      	negs	r2, r3
   24f4c:	415a      	adcs	r2, r3
   24f4e:	4621      	mov	r1, r4
   24f50:	4638      	mov	r0, r7
   24f52:	f003 fea2 	bl	28c9a <rpmsg_get_tx_payload_buffer>
	} while ((!payload) && K_TIMEOUT_EQ(wait, K_FOREVER));
   24f56:	b988      	cbnz	r0, 24f7c <get_tx_buffer+0x76>
   24f58:	f1b8 3fff 	cmp.w	r8, #4294967295
   24f5c:	bf08      	it	eq
   24f5e:	f1b5 3fff 	cmpeq.w	r5, #4294967295
   24f62:	d0f0      	beq.n	24f46 <get_tx_buffer+0x40>
		return -ENOBUFS;
   24f64:	f06f 0068 	mvn.w	r0, #104	; 0x68
   24f68:	e7e9      	b.n	24f3e <get_tx_buffer+0x38>
		return -ENOENT;
   24f6a:	f06f 0001 	mvn.w	r0, #1
   24f6e:	e7e6      	b.n	24f3e <get_tx_buffer+0x38>
		return -EINVAL;
   24f70:	f06f 0015 	mvn.w	r0, #21
   24f74:	e7e3      	b.n	24f3e <get_tx_buffer+0x38>
		return -ENOTSUP;
   24f76:	f06f 0085 	mvn.w	r0, #133	; 0x85
   24f7a:	e7e0      	b.n	24f3e <get_tx_buffer+0x38>
	(*r_data) = payload;
   24f7c:	6030      	str	r0, [r6, #0]
	return 0;
   24f7e:	2000      	movs	r0, #0
   24f80:	e7dd      	b.n	24f3e <get_tx_buffer+0x38>

00024f82 <rpmsg_service_unbind>:
	rpmsg_destroy_ept(ep);
   24f82:	f003 becf 	b.w	28d24 <rpmsg_destroy_ept>

00024f86 <get_ept_slot_with_name>:
{
   24f86:	b538      	push	{r3, r4, r5, lr}
   24f88:	460d      	mov	r5, r1
   24f8a:	4604      	mov	r4, r0
		if (strcmp(name, rpmsg_ept->name) == 0) {
   24f8c:	f100 0140 	add.w	r1, r0, #64	; 0x40
   24f90:	4628      	mov	r0, r5
   24f92:	f7e4 f9db 	bl	934c <strcmp>
   24f96:	b130      	cbz	r0, 24fa6 <get_ept_slot_with_name+0x20>
   24f98:	4628      	mov	r0, r5
   24f9a:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
   24f9e:	f7e4 f9d5 	bl	934c <strcmp>
   24fa2:	b920      	cbnz	r0, 24fae <get_ept_slot_with_name+0x28>
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
   24fa4:	2001      	movs	r0, #1
			return &rpmsg_inst->endpoint[i];
   24fa6:	2370      	movs	r3, #112	; 0x70
   24fa8:	fb03 4000 	mla	r0, r3, r0, r4
}
   24fac:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
   24fae:	2000      	movs	r0, #0
   24fb0:	e7fc      	b.n	24fac <get_ept_slot_with_name+0x26>

00024fb2 <mbox_callback>:
	k_work_submit_to_queue(&data->mbox_wq, &data->mbox_work);
   24fb2:	f502 712c 	add.w	r1, r2, #688	; 0x2b0
   24fb6:	f502 7030 	add.w	r0, r2, #704	; 0x2c0
   24fba:	f004 b93b 	b.w	29234 <k_work_submit_to_queue>

00024fbe <mbox_callback_process>:
	vq_id = (data->role == ROLE_HOST) ? VIRTQUEUE_ID_HOST : VIRTQUEUE_ID_REMOTE;
   24fbe:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
	virtqueue_notification(data->vr.vq[vq_id]);
   24fc2:	f5a0 702c 	sub.w	r0, r0, #688	; 0x2b0
	vq_id = (data->role == ROLE_HOST) ? VIRTQUEUE_ID_HOST : VIRTQUEUE_ID_REMOTE;
   24fc6:	3b00      	subs	r3, #0
   24fc8:	bf18      	it	ne
   24fca:	2301      	movne	r3, #1
	virtqueue_notification(data->vr.vq[vq_id]);
   24fcc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   24fd0:	f8d0 029c 	ldr.w	r0, [r0, #668]	; 0x29c
   24fd4:	f003 be02 	b.w	28bdc <virtqueue_notification>

00024fd8 <virtio_notify_cb>:
	if (conf->mbox_tx.dev) {
   24fd8:	68cb      	ldr	r3, [r1, #12]
   24fda:	b133      	cbz	r3, 24fea <virtio_notify_cb+0x12>
		(const struct mbox_driver_api *)channel->dev->api;
   24fdc:	68c8      	ldr	r0, [r1, #12]
	if (api->send == NULL) {
   24fde:	6883      	ldr	r3, [r0, #8]
   24fe0:	681b      	ldr	r3, [r3, #0]
   24fe2:	b113      	cbz	r3, 24fea <virtio_notify_cb+0x12>
	return api->send(channel->dev, channel->id, msg);
   24fe4:	2200      	movs	r2, #0
   24fe6:	6909      	ldr	r1, [r1, #16]
   24fe8:	4718      	bx	r3
}
   24fea:	4770      	bx	lr

00024fec <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
   24fec:	f7fa bc16 	b.w	1f81c <z_impl_k_mutex_unlock>

00024ff0 <atomic_set.isra.0>:
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   24ff0:	e8d0 3fef 	ldaex	r3, [r0]
   24ff4:	e8c0 1fe2 	stlex	r2, r1, [r0]
   24ff8:	2a00      	cmp	r2, #0
   24ffa:	d1f9      	bne.n	24ff0 <atomic_set.isra.0>
}
   24ffc:	4770      	bx	lr

00024ffe <backend_init>:
{
   24ffe:	b510      	push	{r4, lr}
	data->role = conf->role;
   25000:	6843      	ldr	r3, [r0, #4]
	struct backend_data_t *data = instance->data;
   25002:	6904      	ldr	r4, [r0, #16]
	data->role = conf->role;
   25004:	681b      	ldr	r3, [r3, #0]
   25006:	f8c4 3368 	str.w	r3, [r4, #872]	; 0x368
	return z_impl_k_mutex_init(mutex);
   2500a:	f504 70d8 	add.w	r0, r4, #432	; 0x1b0
   2500e:	f004 f879 	bl	29104 <z_impl_k_mutex_init>
	atomic_set(&data->state, STATE_READY);
   25012:	2100      	movs	r1, #0
   25014:	f504 705b 	add.w	r0, r4, #876	; 0x36c
   25018:	f7ff ffea 	bl	24ff0 <atomic_set.isra.0>
}
   2501c:	4608      	mov	r0, r1
   2501e:	bd10      	pop	{r4, pc}

00025020 <ns_bind_cb>:
{
   25020:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   25024:	4617      	mov	r7, r2
	if (name == NULL || name[0] == '\0') {
   25026:	460d      	mov	r5, r1
   25028:	b379      	cbz	r1, 2508a <ns_bind_cb+0x6a>
   2502a:	780b      	ldrb	r3, [r1, #0]
   2502c:	b36b      	cbz	r3, 2508a <ns_bind_cb+0x6a>
	rpmsg_inst = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);
   2502e:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
   25032:	f5a4 78ce 	sub.w	r8, r4, #412	; 0x19c
	k_mutex_lock(&rpmsg_inst->mtx, K_FOREVER);
   25036:	3414      	adds	r4, #20
	return z_impl_k_mutex_lock(mutex, timeout);
   25038:	f04f 32ff 	mov.w	r2, #4294967295
   2503c:	f04f 33ff 	mov.w	r3, #4294967295
   25040:	4620      	mov	r0, r4
   25042:	f7fa fb1b 	bl	1f67c <z_impl_k_mutex_lock>
	ept_cached = get_ept(rpmsg_inst, &rpmsg_ept, name);
   25046:	462a      	mov	r2, r5
   25048:	4640      	mov	r0, r8
   2504a:	a901      	add	r1, sp, #4
   2504c:	f7ea f81a 	bl	f084 <get_ept>
	if (rpmsg_ept == NULL) {
   25050:	9e01      	ldr	r6, [sp, #4]
   25052:	b92e      	cbnz	r6, 25060 <ns_bind_cb+0x40>
		k_mutex_unlock(&rpmsg_inst->mtx);
   25054:	4620      	mov	r0, r4
}
   25056:	b002      	add	sp, #8
   25058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_mutex_unlock(&rpmsg_inst->mtx);
   2505c:	f7ff bfc6 	b.w	24fec <k_mutex_unlock.isra.0>
	if (ept_cached) {
   25060:	b158      	cbz	r0, 2507a <ns_bind_cb+0x5a>
		k_mutex_unlock(&rpmsg_inst->mtx);
   25062:	4620      	mov	r0, r4
   25064:	f7ff ffc2 	bl	24fec <k_mutex_unlock.isra.0>
		advertise_ept(rpmsg_inst, rpmsg_ept, name, dest);
   25068:	463b      	mov	r3, r7
   2506a:	462a      	mov	r2, r5
   2506c:	4631      	mov	r1, r6
   2506e:	4640      	mov	r0, r8
}
   25070:	b002      	add	sp, #8
   25072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		advertise_ept(rpmsg_inst, rpmsg_ept, name, dest);
   25076:	f7e9 bfe3 	b.w	f040 <advertise_ept>
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   2507a:	2220      	movs	r2, #32
   2507c:	4629      	mov	r1, r5
   2507e:	f106 0040 	add.w	r0, r6, #64	; 0x40
   25082:	f004 fba4 	bl	297ce <strncpy>
		rpmsg_ept->dest = dest;
   25086:	6637      	str	r7, [r6, #96]	; 0x60
   25088:	e7e4      	b.n	25054 <ns_bind_cb+0x34>
}
   2508a:	b002      	add	sp, #8
   2508c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00025090 <ept_cb>:
{
   25090:	b510      	push	{r4, lr}
   25092:	4608      	mov	r0, r1
   25094:	9b02      	ldr	r3, [sp, #8]
	if (len == 0) {
   25096:	4611      	mov	r1, r2
   25098:	b952      	cbnz	r2, 250b0 <ept_cb+0x20>
		if (!ept->bound) {
   2509a:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
   2509e:	b92a      	cbnz	r2, 250ac <ept_cb+0x1c>
			ept->bound = true;
   250a0:	2201      	movs	r2, #1
			bound_cb(ept);
   250a2:	4618      	mov	r0, r3
			ept->bound = true;
   250a4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			bound_cb(ept);
   250a8:	f7ea f93e 	bl	f328 <bound_cb>
}
   250ac:	2000      	movs	r0, #0
   250ae:	bd10      	pop	{r4, pc}
	if (ept->cb->received) {
   250b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   250b2:	6854      	ldr	r4, [r2, #4]
   250b4:	2c00      	cmp	r4, #0
   250b6:	d0f9      	beq.n	250ac <ept_cb+0x1c>
		ept->cb->received(data, len, ept->priv);
   250b8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
   250ba:	47a0      	blx	r4
   250bc:	e7f6      	b.n	250ac <ept_cb+0x1c>

000250be <deregister_ept>:
{
   250be:	b510      	push	{r4, lr}
   250c0:	460c      	mov	r4, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   250c2:	6903      	ldr	r3, [r0, #16]
   250c4:	f503 735b 	add.w	r3, r3, #876	; 0x36c
   250c8:	e8d3 3faf 	lda	r3, [r3]
	if (atomic_get(&data->state) != STATE_INITED) {
   250cc:	2b02      	cmp	r3, #2
   250ce:	d10a      	bne.n	250e6 <deregister_ept+0x28>
	if (!rpmsg_ept) {
   250d0:	b161      	cbz	r1, 250ec <deregister_ept+0x2e>
	rpmsg_destroy_ept(&rpmsg_ept->ep);
   250d2:	4608      	mov	r0, r1
   250d4:	f003 fe26 	bl	28d24 <rpmsg_destroy_ept>
__ssp_bos_icheck3(memset, void *, int)
   250d8:	2270      	movs	r2, #112	; 0x70
   250da:	2100      	movs	r1, #0
   250dc:	4620      	mov	r0, r4
   250de:	f004 fa34 	bl	2954a <memset>
	return 0;
   250e2:	2000      	movs	r0, #0
}
   250e4:	bd10      	pop	{r4, pc}
		return -EBUSY;
   250e6:	f06f 000f 	mvn.w	r0, #15
   250ea:	e7fb      	b.n	250e4 <deregister_ept+0x26>
		return -ENOENT;
   250ec:	f06f 0001 	mvn.w	r0, #1
   250f0:	e7f8      	b.n	250e4 <deregister_ept+0x26>

000250f2 <rpmsg_service_unbind>:
	rpmsg_destroy_ept(ep);
   250f2:	f003 be17 	b.w	28d24 <rpmsg_destroy_ept>

000250f6 <ipc_rpmsg_deinit>:

int ipc_rpmsg_deinit(struct ipc_rpmsg_instance *instance,
		   unsigned int role)
{
   250f6:	b538      	push	{r3, r4, r5, lr}
   250f8:	460d      	mov	r5, r1
	if (!instance) {
   250fa:	4604      	mov	r4, r0
   250fc:	b160      	cbz	r0, 25118 <ipc_rpmsg_deinit+0x22>
		return -EINVAL;
	}

	rpmsg_deinit_vdev(&instance->rvdev);
   250fe:	30e0      	adds	r0, #224	; 0xe0
   25100:	f003 ff91 	bl	29026 <rpmsg_deinit_vdev>

	if (role == RPMSG_HOST) {
   25104:	b10d      	cbz	r5, 2510a <ipc_rpmsg_deinit+0x14>
		memset(&instance->shm_pool, 0, sizeof(struct rpmsg_virtio_shm_pool));
	}

	return 0;
   25106:	2000      	movs	r0, #0
}
   25108:	bd38      	pop	{r3, r4, r5, pc}
   2510a:	f8c4 519c 	str.w	r5, [r4, #412]	; 0x19c
   2510e:	f8c4 51a0 	str.w	r5, [r4, #416]	; 0x1a0
   25112:	f8c4 51a4 	str.w	r5, [r4, #420]	; 0x1a4
   25116:	e7f6      	b.n	25106 <ipc_rpmsg_deinit+0x10>
		return -EINVAL;
   25118:	f06f 0015 	mvn.w	r0, #21
   2511c:	e7f4      	b.n	25108 <ipc_rpmsg_deinit+0x12>

0002511e <virtio_notify>:
	vr = CONTAINER_OF(vq->vq_dev, struct ipc_static_vrings, vdev);
   2511e:	6802      	ldr	r2, [r0, #0]
	if (vr->notify_cb) {
   25120:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   25124:	b113      	cbz	r3, 2512c <virtio_notify+0xe>
		vr->notify_cb(vq, vr->priv);
   25126:	f8d2 10dc 	ldr.w	r1, [r2, #220]	; 0xdc
   2512a:	4718      	bx	r3
}
   2512c:	4770      	bx	lr

0002512e <virtio_set_features>:
}
   2512e:	4770      	bx	lr

00025130 <virtio_set_status>:
	if (p_vdev->role != VIRTIO_DEV_DRIVER) {
   25130:	6983      	ldr	r3, [r0, #24]
   25132:	b913      	cbnz	r3, 2513a <virtio_set_status+0xa>
	return *(volatile uint8_t *)addr;
}

static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr)
{
	*(volatile uint8_t *)addr = data;
   25134:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
   25138:	7019      	strb	r1, [r3, #0]
}
   2513a:	4770      	bx	lr

0002513c <virtio_get_features>:
}
   2513c:	2001      	movs	r0, #1
   2513e:	4770      	bx	lr

00025140 <virtio_get_status>:
	if (p_vdev->role == VIRTIO_DEV_DEVICE) {
   25140:	6983      	ldr	r3, [r0, #24]
   25142:	2b01      	cmp	r3, #1
   25144:	d104      	bne.n	25150 <virtio_get_status+0x10>
	return *(volatile uint8_t *)addr;
   25146:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
   2514a:	7818      	ldrb	r0, [r3, #0]
   2514c:	b2c0      	uxtb	r0, r0
   2514e:	4770      	bx	lr
	ret = VIRTIO_CONFIG_STATUS_DRIVER_OK;
   25150:	2004      	movs	r0, #4
}
   25152:	4770      	bx	lr

00025154 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
   25154:	b538      	push	{r3, r4, r5, lr}
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
   25156:	00c4      	lsls	r4, r0, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
   25158:	3434      	adds	r4, #52	; 0x34
	return k_malloc(size);
   2515a:	4620      	mov	r0, r4
   2515c:	f004 f9a6 	bl	294ac <k_malloc>

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
	if (vqs) {
   25160:	4605      	mov	r5, r0
   25162:	b118      	cbz	r0, 2516c <virtqueue_allocate+0x18>
   25164:	4622      	mov	r2, r4
   25166:	2100      	movs	r1, #0
   25168:	f004 f9ef 	bl	2954a <memset>
		memset(vqs, 0x00, vq_size);
	}

	return vqs;
}
   2516c:	4628      	mov	r0, r5
   2516e:	bd38      	pop	{r3, r4, r5, pc}

00025170 <ipc_static_vrings_deinit>:

int ipc_static_vrings_deinit(struct ipc_static_vrings *vr, unsigned int role)
{
   25170:	b538      	push	{r3, r4, r5, lr}
   25172:	4604      	mov	r4, r0
   25174:	2230      	movs	r2, #48	; 0x30
   25176:	2100      	movs	r1, #0
   25178:	f004 f9e7 	bl	2954a <memset>
   2517c:	2218      	movs	r2, #24
   2517e:	2100      	movs	r1, #0
   25180:	f104 00bc 	add.w	r0, r4, #188	; 0xbc
   25184:	f004 f9e1 	bl	2954a <memset>
   25188:	2218      	movs	r2, #24
   2518a:	2100      	movs	r1, #0
   2518c:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
   25190:	f004 f9db 	bl	2954a <memset>
	virtqueue_free(vr->vq[RPMSG_VQ_1]);
   25194:	f8d4 00d8 	ldr.w	r0, [r4, #216]	; 0xd8
   25198:	f7f9 f970 	bl	1e47c <virtqueue_free>
	virtqueue_free(vr->vq[RPMSG_VQ_0]);
   2519c:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
   251a0:	f7f9 f96c 	bl	1e47c <virtqueue_free>
	vr->shm_io = 0;
   251a4:	2300      	movs	r3, #0
	metal_device_close(&vr->shm_device);
   251a6:	f104 0034 	add.w	r0, r4, #52	; 0x34
	vr->shm_io = 0;
   251aa:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	metal_device_close(&vr->shm_device);
   251ae:	f7f9 f881 	bl	1e2b4 <metal_device_close>
	metal_finish();
   251b2:	f7f9 f8db 	bl	1e36c <metal_finish>
	if (io->ops.close)
   251b6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	err = libmetal_teardown(vr);
	if (err != 0) {
		return err;
	}

	metal_io_finish(vr->shm_device.regions);
   251b8:	f104 0540 	add.w	r5, r4, #64	; 0x40
   251bc:	b10b      	cbz	r3, 251c2 <ipc_static_vrings_deinit+0x52>
		(*io->ops.close)(io);
   251be:	4628      	mov	r0, r5
   251c0:	4798      	blx	r3
   251c2:	2238      	movs	r2, #56	; 0x38
   251c4:	2100      	movs	r1, #0
   251c6:	4628      	mov	r0, r5
   251c8:	f004 f9bf 	bl	2954a <memset>

	return 0;
}
   251cc:	2000      	movs	r0, #0
   251ce:	bd38      	pop	{r3, r4, r5, pc}

000251d0 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
   251d0:	b538      	push	{r3, r4, r5, lr}
   251d2:	460d      	mov	r5, r1
	if (from_len <= to_len) {
   251d4:	42ab      	cmp	r3, r5
{
   251d6:	4611      	mov	r1, r2
   251d8:	461c      	mov	r4, r3
	if (from_len <= to_len) {
   251da:	d804      	bhi.n	251e6 <_copy+0x16>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   251dc:	461a      	mov	r2, r3
   251de:	f004 f97a 	bl	294d6 <memcpy>
		(void)memcpy(to, from, from_len);
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
   251e2:	4620      	mov	r0, r4
   251e4:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
   251e6:	2400      	movs	r4, #0
   251e8:	e7fb      	b.n	251e2 <_copy+0x12>

000251ea <_set>:
__ssp_bos_icheck3(memset, void *, int)
   251ea:	f004 b9ae 	b.w	2954a <memset>

000251ee <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
   251ee:	09c3      	lsrs	r3, r0, #7
   251f0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   251f4:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
   251f8:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
   251fc:	b2c0      	uxtb	r0, r0
   251fe:	4770      	bx	lr

00025200 <add_round_key>:
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
   25200:	78cb      	ldrb	r3, [r1, #3]
   25202:	7802      	ldrb	r2, [r0, #0]
   25204:	4053      	eors	r3, r2
   25206:	7003      	strb	r3, [r0, #0]
   25208:	884b      	ldrh	r3, [r1, #2]
   2520a:	7842      	ldrb	r2, [r0, #1]
   2520c:	4053      	eors	r3, r2
   2520e:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
   25210:	680a      	ldr	r2, [r1, #0]
   25212:	7883      	ldrb	r3, [r0, #2]
   25214:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   25218:	7083      	strb	r3, [r0, #2]
   2521a:	680a      	ldr	r2, [r1, #0]
   2521c:	78c3      	ldrb	r3, [r0, #3]
   2521e:	4053      	eors	r3, r2
   25220:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
   25222:	79cb      	ldrb	r3, [r1, #7]
   25224:	7902      	ldrb	r2, [r0, #4]
   25226:	4053      	eors	r3, r2
   25228:	7103      	strb	r3, [r0, #4]
   2522a:	88cb      	ldrh	r3, [r1, #6]
   2522c:	7942      	ldrb	r2, [r0, #5]
   2522e:	4053      	eors	r3, r2
   25230:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
   25232:	684a      	ldr	r2, [r1, #4]
   25234:	7983      	ldrb	r3, [r0, #6]
   25236:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   2523a:	7183      	strb	r3, [r0, #6]
   2523c:	684a      	ldr	r2, [r1, #4]
   2523e:	79c3      	ldrb	r3, [r0, #7]
   25240:	4053      	eors	r3, r2
   25242:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
   25244:	7acb      	ldrb	r3, [r1, #11]
   25246:	7a02      	ldrb	r2, [r0, #8]
   25248:	4053      	eors	r3, r2
   2524a:	7203      	strb	r3, [r0, #8]
   2524c:	7a42      	ldrb	r2, [r0, #9]
   2524e:	894b      	ldrh	r3, [r1, #10]
   25250:	4053      	eors	r3, r2
   25252:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
   25254:	688a      	ldr	r2, [r1, #8]
   25256:	7a83      	ldrb	r3, [r0, #10]
   25258:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   2525c:	7283      	strb	r3, [r0, #10]
   2525e:	688a      	ldr	r2, [r1, #8]
   25260:	7ac3      	ldrb	r3, [r0, #11]
   25262:	4053      	eors	r3, r2
   25264:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
   25266:	7bcb      	ldrb	r3, [r1, #15]
   25268:	7b02      	ldrb	r2, [r0, #12]
   2526a:	4053      	eors	r3, r2
   2526c:	7303      	strb	r3, [r0, #12]
   2526e:	89cb      	ldrh	r3, [r1, #14]
   25270:	7b42      	ldrb	r2, [r0, #13]
   25272:	4053      	eors	r3, r2
   25274:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
   25276:	68ca      	ldr	r2, [r1, #12]
   25278:	7b83      	ldrb	r3, [r0, #14]
   2527a:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   2527e:	7383      	strb	r3, [r0, #14]
   25280:	68ca      	ldr	r2, [r1, #12]
   25282:	7bc3      	ldrb	r3, [r0, #15]
   25284:	4053      	eors	r3, r2
   25286:	73c3      	strb	r3, [r0, #15]
}
   25288:	4770      	bx	lr

0002528a <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
   2528a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
   2528c:	7802      	ldrb	r2, [r0, #0]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
   2528e:	7ac3      	ldrb	r3, [r0, #11]
	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
   25290:	f88d 2000 	strb.w	r2, [sp]
   25294:	7942      	ldrb	r2, [r0, #5]
   25296:	f88d 2001 	strb.w	r2, [sp, #1]
   2529a:	7a82      	ldrb	r2, [r0, #10]
   2529c:	f88d 2002 	strb.w	r2, [sp, #2]
   252a0:	7bc2      	ldrb	r2, [r0, #15]
   252a2:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
   252a6:	7902      	ldrb	r2, [r0, #4]
   252a8:	f88d 2004 	strb.w	r2, [sp, #4]
   252ac:	7a42      	ldrb	r2, [r0, #9]
   252ae:	f88d 2005 	strb.w	r2, [sp, #5]
   252b2:	7b82      	ldrb	r2, [r0, #14]
   252b4:	f88d 2006 	strb.w	r2, [sp, #6]
   252b8:	78c2      	ldrb	r2, [r0, #3]
   252ba:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
   252be:	7a02      	ldrb	r2, [r0, #8]
   252c0:	f88d 2008 	strb.w	r2, [sp, #8]
   252c4:	7b42      	ldrb	r2, [r0, #13]
   252c6:	f88d 2009 	strb.w	r2, [sp, #9]
   252ca:	7882      	ldrb	r2, [r0, #2]
   252cc:	f88d 200a 	strb.w	r2, [sp, #10]
   252d0:	79c2      	ldrb	r2, [r0, #7]
   252d2:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
   252d6:	7b02      	ldrb	r2, [r0, #12]
   252d8:	f88d 200c 	strb.w	r2, [sp, #12]
   252dc:	7842      	ldrb	r2, [r0, #1]
   252de:	f88d 200d 	strb.w	r2, [sp, #13]
   252e2:	7982      	ldrb	r2, [r0, #6]
   252e4:	f88d 200e 	strb.w	r2, [sp, #14]
   252e8:	f88d 300f 	strb.w	r3, [sp, #15]
	(void) _copy(s, sizeof(t), t, sizeof(t));
   252ec:	2310      	movs	r3, #16
   252ee:	466a      	mov	r2, sp
   252f0:	4619      	mov	r1, r3
   252f2:	f7ff ff6d 	bl	251d0 <_copy>
}
   252f6:	b005      	add	sp, #20
   252f8:	f85d fb04 	ldr.w	pc, [sp], #4

000252fc <mult_row_column>:
{
   252fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   252fe:	4606      	mov	r6, r0
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
   25300:	7808      	ldrb	r0, [r1, #0]
{
   25302:	460c      	mov	r4, r1
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
   25304:	f7ff ff73 	bl	251ee <_double_byte>
   25308:	4605      	mov	r5, r0
   2530a:	7860      	ldrb	r0, [r4, #1]
   2530c:	f7ff ff6f 	bl	251ee <_double_byte>
   25310:	78a2      	ldrb	r2, [r4, #2]
   25312:	7863      	ldrb	r3, [r4, #1]
   25314:	4053      	eors	r3, r2
   25316:	78e2      	ldrb	r2, [r4, #3]
   25318:	4053      	eors	r3, r2
   2531a:	405d      	eors	r5, r3
   2531c:	4068      	eors	r0, r5
   2531e:	7030      	strb	r0, [r6, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
   25320:	7860      	ldrb	r0, [r4, #1]
   25322:	7827      	ldrb	r7, [r4, #0]
   25324:	f7ff ff63 	bl	251ee <_double_byte>
   25328:	4605      	mov	r5, r0
   2532a:	78a0      	ldrb	r0, [r4, #2]
   2532c:	f7ff ff5f 	bl	251ee <_double_byte>
   25330:	78a3      	ldrb	r3, [r4, #2]
   25332:	405f      	eors	r7, r3
   25334:	78e3      	ldrb	r3, [r4, #3]
   25336:	405f      	eors	r7, r3
   25338:	407d      	eors	r5, r7
   2533a:	4068      	eors	r0, r5
   2533c:	7070      	strb	r0, [r6, #1]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
   2533e:	7863      	ldrb	r3, [r4, #1]
   25340:	7827      	ldrb	r7, [r4, #0]
   25342:	78a0      	ldrb	r0, [r4, #2]
   25344:	405f      	eors	r7, r3
   25346:	f7ff ff52 	bl	251ee <_double_byte>
   2534a:	4605      	mov	r5, r0
   2534c:	78e0      	ldrb	r0, [r4, #3]
   2534e:	f7ff ff4e 	bl	251ee <_double_byte>
   25352:	78e3      	ldrb	r3, [r4, #3]
   25354:	405f      	eors	r7, r3
   25356:	407d      	eors	r5, r7
   25358:	4068      	eors	r0, r5
   2535a:	70b0      	strb	r0, [r6, #2]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
   2535c:	7820      	ldrb	r0, [r4, #0]
   2535e:	f7ff ff46 	bl	251ee <_double_byte>
   25362:	7862      	ldrb	r2, [r4, #1]
   25364:	7823      	ldrb	r3, [r4, #0]
   25366:	4053      	eors	r3, r2
   25368:	78a2      	ldrb	r2, [r4, #2]
   2536a:	4053      	eors	r3, r2
   2536c:	ea80 0503 	eor.w	r5, r0, r3
   25370:	78e0      	ldrb	r0, [r4, #3]
   25372:	f7ff ff3c 	bl	251ee <_double_byte>
   25376:	b2ed      	uxtb	r5, r5
   25378:	4045      	eors	r5, r0
   2537a:	70f5      	strb	r5, [r6, #3]
}
   2537c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0002537e <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
   2537e:	b570      	push	{r4, r5, r6, lr}
   25380:	4614      	mov	r4, r2
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
   25382:	4605      	mov	r5, r0
{
   25384:	b088      	sub	sp, #32
	if (out == (uint8_t *) 0) {
   25386:	2800      	cmp	r0, #0
   25388:	d049      	beq.n	2541e <tc_aes_encrypt+0xa0>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
   2538a:	2900      	cmp	r1, #0
   2538c:	d049      	beq.n	25422 <tc_aes_encrypt+0xa4>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
   2538e:	2a00      	cmp	r2, #0
   25390:	d049      	beq.n	25426 <tc_aes_encrypt+0xa8>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
   25392:	2310      	movs	r3, #16
   25394:	460a      	mov	r2, r1
   25396:	4668      	mov	r0, sp
   25398:	4619      	mov	r1, r3
   2539a:	f7ff ff19 	bl	251d0 <_copy>
	add_round_key(state, s->words);
   2539e:	4621      	mov	r1, r4
   253a0:	4668      	mov	r0, sp
   253a2:	f7ff ff2d 	bl	25200 <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
   253a6:	3410      	adds	r4, #16
   253a8:	f101 06a0 	add.w	r6, r1, #160	; 0xa0
		sub_bytes(state);
   253ac:	4668      	mov	r0, sp
   253ae:	f7ea fb5b 	bl	fa68 <sub_bytes>
		shift_rows(state);
   253b2:	4668      	mov	r0, sp
   253b4:	f7ff ff69 	bl	2528a <shift_rows>
	mult_row_column(t, s);
   253b8:	4669      	mov	r1, sp
   253ba:	a804      	add	r0, sp, #16
   253bc:	f7ff ff9e 	bl	252fc <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
   253c0:	a901      	add	r1, sp, #4
   253c2:	a805      	add	r0, sp, #20
   253c4:	f7ff ff9a 	bl	252fc <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
   253c8:	a902      	add	r1, sp, #8
   253ca:	a806      	add	r0, sp, #24
   253cc:	f7ff ff96 	bl	252fc <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
   253d0:	a903      	add	r1, sp, #12
   253d2:	a807      	add	r0, sp, #28
   253d4:	f7ff ff92 	bl	252fc <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
   253d8:	2310      	movs	r3, #16
   253da:	4668      	mov	r0, sp
   253dc:	4619      	mov	r1, r3
   253de:	eb0d 0203 	add.w	r2, sp, r3
   253e2:	f7ff fef5 	bl	251d0 <_copy>
		mix_columns(state);
		add_round_key(state, s->words + Nb*(i+1));
   253e6:	4621      	mov	r1, r4
   253e8:	4668      	mov	r0, sp
	for (i = 0; i < (Nr - 1); ++i) {
   253ea:	3410      	adds	r4, #16
		add_round_key(state, s->words + Nb*(i+1));
   253ec:	f7ff ff08 	bl	25200 <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
   253f0:	42b4      	cmp	r4, r6
   253f2:	d1db      	bne.n	253ac <tc_aes_encrypt+0x2e>
	}

	sub_bytes(state);
   253f4:	f7ea fb38 	bl	fa68 <sub_bytes>
	shift_rows(state);
   253f8:	4668      	mov	r0, sp
   253fa:	f7ff ff46 	bl	2528a <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
   253fe:	4621      	mov	r1, r4
   25400:	4668      	mov	r0, sp
   25402:	f7ff fefd 	bl	25200 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
   25406:	2310      	movs	r3, #16
   25408:	466a      	mov	r2, sp
   2540a:	4619      	mov	r1, r3
   2540c:	4628      	mov	r0, r5
   2540e:	f7ff fedf 	bl	251d0 <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
   25412:	4668      	mov	r0, sp
   25414:	2210      	movs	r2, #16
   25416:	2100      	movs	r1, #0
   25418:	f7ff fee7 	bl	251ea <_set>

	return TC_CRYPTO_SUCCESS;
   2541c:	2001      	movs	r0, #1
}
   2541e:	b008      	add	sp, #32
   25420:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   25422:	4608      	mov	r0, r1
   25424:	e7fb      	b.n	2541e <tc_aes_encrypt+0xa0>
   25426:	4610      	mov	r0, r2
   25428:	e7f9      	b.n	2541e <tc_aes_encrypt+0xa0>

0002542a <gf_double>:

	/* start with low order byte */
	uint8_t *x = in + (TC_AES_BLOCK_SIZE - 1);

	/* if msb == 1, we need to add the gf_wrap value, otherwise add 0 */
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   2542a:	460a      	mov	r2, r1
{
   2542c:	b510      	push	{r4, lr}
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   2542e:	f912 3b10 	ldrsb.w	r3, [r2], #16

	out += (TC_AES_BLOCK_SIZE - 1);
   25432:	300f      	adds	r0, #15
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   25434:	2b00      	cmp	r3, #0
   25436:	bfac      	ite	ge
   25438:	2300      	movge	r3, #0
   2543a:	2387      	movlt	r3, #135	; 0x87
	for (;;) {
		*out-- = (*x << 1) ^ carry;
   2543c:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
   25440:	ea83 0344 	eor.w	r3, r3, r4, lsl #1
		if (x == in) {
   25444:	428a      	cmp	r2, r1
		*out-- = (*x << 1) ^ carry;
   25446:	f800 3901 	strb.w	r3, [r0], #-1
		if (x == in) {
   2544a:	d002      	beq.n	25452 <gf_double+0x28>
			break;
		}
		carry = *x-- >> 7;
   2544c:	7813      	ldrb	r3, [r2, #0]
   2544e:	09db      	lsrs	r3, r3, #7
		*out-- = (*x << 1) ^ carry;
   25450:	e7f4      	b.n	2543c <gf_double+0x12>
	}
}
   25452:	bd10      	pop	{r4, pc}

00025454 <tc_cmac_erase>:

	return TC_CRYPTO_SUCCESS;
}

int tc_cmac_erase(TCCmacState_t s)
{
   25454:	b508      	push	{r3, lr}
	if (s == (TCCmacState_t) 0) {
   25456:	b120      	cbz	r0, 25462 <tc_cmac_erase+0xe>
		return TC_CRYPTO_FAIL;
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
   25458:	2258      	movs	r2, #88	; 0x58
   2545a:	2100      	movs	r1, #0
   2545c:	f7ff fec5 	bl	251ea <_set>
   25460:	2001      	movs	r0, #1

	return TC_CRYPTO_SUCCESS;
}
   25462:	bd08      	pop	{r3, pc}

00025464 <tc_cmac_init>:

int tc_cmac_init(TCCmacState_t s)
{
   25464:	b510      	push	{r4, lr}
	/* input sanity check: */
	if (s == (TCCmacState_t) 0) {
   25466:	4604      	mov	r4, r0
   25468:	b188      	cbz	r0, 2548e <tc_cmac_init+0x2a>
		return TC_CRYPTO_FAIL;
	}

	/* CMAC starts with an all zero initialization vector */
	_set(s->iv, 0, TC_AES_BLOCK_SIZE);
   2546a:	2210      	movs	r2, #16
   2546c:	2100      	movs	r1, #0
   2546e:	f7ff febc 	bl	251ea <_set>

	/* and the leftover buffer is empty */
	_set(s->leftover, 0, TC_AES_BLOCK_SIZE);
   25472:	2210      	movs	r2, #16
   25474:	f104 0030 	add.w	r0, r4, #48	; 0x30
   25478:	2100      	movs	r1, #0
   2547a:	f7ff feb6 	bl	251ea <_set>
	s->leftover_offset = 0;
   2547e:	2300      	movs	r3, #0

	/* Set countdown to max number of calls allowed before re-keying: */
	s->countdown = MAX_CALLS;
   25480:	2200      	movs	r2, #0
	s->leftover_offset = 0;
   25482:	6463      	str	r3, [r4, #68]	; 0x44
	s->countdown = MAX_CALLS;
   25484:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   25488:	2001      	movs	r0, #1
   2548a:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

	return TC_CRYPTO_SUCCESS;
}
   2548e:	bd10      	pop	{r4, pc}

00025490 <tc_cmac_setup>:
{
   25490:	b570      	push	{r4, r5, r6, lr}
   25492:	4604      	mov	r4, r0
   25494:	460d      	mov	r5, r1
   25496:	4616      	mov	r6, r2
	if (s == (TCCmacState_t) 0 ||
   25498:	b310      	cbz	r0, 254e0 <tc_cmac_setup+0x50>
   2549a:	b311      	cbz	r1, 254e2 <tc_cmac_setup+0x52>
	_set(s, 0, sizeof(*s));
   2549c:	2258      	movs	r2, #88	; 0x58
   2549e:	2100      	movs	r1, #0
   254a0:	f7ff fea3 	bl	251ea <_set>
	tc_aes128_set_encrypt_key(s->sched, key);
   254a4:	4629      	mov	r1, r5
   254a6:	4630      	mov	r0, r6
	s->sched = sched;
   254a8:	64a6      	str	r6, [r4, #72]	; 0x48
	tc_aes128_set_encrypt_key(s->sched, key);
   254aa:	f7ea fae9 	bl	fa80 <tc_aes128_set_encrypt_key>
	_set(s->iv, 0, TC_AES_BLOCK_SIZE);
   254ae:	2210      	movs	r2, #16
   254b0:	2100      	movs	r1, #0
   254b2:	4620      	mov	r0, r4
   254b4:	f7ff fe99 	bl	251ea <_set>
	gf_double (s->K1, s->iv);
   254b8:	f104 0510 	add.w	r5, r4, #16
	tc_aes_encrypt(s->iv, s->iv, s->sched);
   254bc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   254be:	4621      	mov	r1, r4
   254c0:	4620      	mov	r0, r4
   254c2:	f7ff ff5c 	bl	2537e <tc_aes_encrypt>
	gf_double (s->K1, s->iv);
   254c6:	4621      	mov	r1, r4
   254c8:	4628      	mov	r0, r5
   254ca:	f7ff ffae 	bl	2542a <gf_double>
	gf_double (s->K2, s->K1);
   254ce:	4629      	mov	r1, r5
   254d0:	f104 0020 	add.w	r0, r4, #32
   254d4:	f7ff ffa9 	bl	2542a <gf_double>
	tc_cmac_init(s);
   254d8:	4620      	mov	r0, r4
   254da:	f7ff ffc3 	bl	25464 <tc_cmac_init>
	return TC_CRYPTO_SUCCESS;
   254de:	2001      	movs	r0, #1
}
   254e0:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   254e2:	4608      	mov	r0, r1
   254e4:	e7fc      	b.n	254e0 <tc_cmac_setup+0x50>

000254e6 <tc_cmac_update>:

int tc_cmac_update(TCCmacState_t s, const uint8_t *data, size_t data_length)
{
   254e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   254ea:	460e      	mov	r6, r1
   254ec:	4615      	mov	r5, r2
	unsigned int i;

	/* input sanity check: */
	if (s == (TCCmacState_t) 0) {
   254ee:	4604      	mov	r4, r0
   254f0:	2800      	cmp	r0, #0
   254f2:	d060      	beq.n	255b6 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}
	if (data_length == 0) {
   254f4:	b1fa      	cbz	r2, 25536 <tc_cmac_update+0x50>
		return  TC_CRYPTO_SUCCESS;
	}
	if (data == (const uint8_t *) 0) {
   254f6:	2900      	cmp	r1, #0
   254f8:	d05d      	beq.n	255b6 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}

	if (s->countdown == 0) {
   254fa:	e9d0 3214 	ldrd	r3, r2, [r0, #80]	; 0x50
   254fe:	ea53 0102 	orrs.w	r1, r3, r2
   25502:	d058      	beq.n	255b6 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}

	s->countdown--;
   25504:	3b01      	subs	r3, #1

	if (s->leftover_offset > 0) {
   25506:	f8d0 8044 	ldr.w	r8, [r0, #68]	; 0x44
	s->countdown--;
   2550a:	f142 32ff 	adc.w	r2, r2, #4294967295
   2550e:	e9c0 3214 	strd	r3, r2, [r0, #80]	; 0x50
	if (s->leftover_offset > 0) {
   25512:	f1b8 0f00 	cmp.w	r8, #0
   25516:	d02c      	beq.n	25572 <tc_cmac_update+0x8c>
		/* last data added to s didn't end on a TC_AES_BLOCK_SIZE byte boundary */
		size_t remaining_space = TC_AES_BLOCK_SIZE - s->leftover_offset;
   25518:	f1c8 0710 	rsb	r7, r8, #16

		if (data_length < remaining_space) {
			/* still not enough data to encrypt this time either */
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   2551c:	f108 0030 	add.w	r0, r8, #48	; 0x30
		if (data_length < remaining_space) {
   25520:	42bd      	cmp	r5, r7
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   25522:	4420      	add	r0, r4
		if (data_length < remaining_space) {
   25524:	d20a      	bcs.n	2553c <tc_cmac_update+0x56>
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   25526:	462b      	mov	r3, r5
   25528:	4632      	mov	r2, r6
   2552a:	4629      	mov	r1, r5
   2552c:	f7ff fe50 	bl	251d0 <_copy>
			s->leftover_offset += data_length;
   25530:	6c63      	ldr	r3, [r4, #68]	; 0x44
   25532:	442b      	add	r3, r5
   25534:	6463      	str	r3, [r4, #68]	; 0x44
		return  TC_CRYPTO_SUCCESS;
   25536:	2001      	movs	r0, #1
		_copy(s->leftover, data_length, data, data_length);
		s->leftover_offset = data_length;
	}

	return TC_CRYPTO_SUCCESS;
}
   25538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		_copy(&s->leftover[s->leftover_offset],
   2553c:	463b      	mov	r3, r7
   2553e:	4632      	mov	r2, r6
   25540:	4639      	mov	r1, r7
   25542:	f7ff fe45 	bl	251d0 <_copy>
		s->leftover_offset = 0;
   25546:	2300      	movs	r3, #0
   25548:	3d10      	subs	r5, #16
   2554a:	6463      	str	r3, [r4, #68]	; 0x44
		data_length -= remaining_space;
   2554c:	4445      	add	r5, r8
		data += remaining_space;
   2554e:	443e      	add	r6, r7
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25550:	1e63      	subs	r3, r4, #1
   25552:	f104 010f 	add.w	r1, r4, #15
			s->iv[i] ^= s->leftover[i];
   25556:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   2555a:	f893 0030 	ldrb.w	r0, [r3, #48]	; 0x30
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   2555e:	428b      	cmp	r3, r1
			s->iv[i] ^= s->leftover[i];
   25560:	ea82 0200 	eor.w	r2, r2, r0
   25564:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25566:	d1f6      	bne.n	25556 <tc_cmac_update+0x70>
		tc_aes_encrypt(s->iv, s->iv, s->sched);
   25568:	4621      	mov	r1, r4
   2556a:	4620      	mov	r0, r4
   2556c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   2556e:	f7ff ff06 	bl	2537e <tc_aes_encrypt>
   25572:	f104 070f 	add.w	r7, r4, #15
	while (data_length > TC_AES_BLOCK_SIZE) {
   25576:	2d10      	cmp	r5, #16
   25578:	d80a      	bhi.n	25590 <tc_cmac_update+0xaa>
	if (data_length > 0) {
   2557a:	2d00      	cmp	r5, #0
   2557c:	d0db      	beq.n	25536 <tc_cmac_update+0x50>
		_copy(s->leftover, data_length, data, data_length);
   2557e:	462b      	mov	r3, r5
   25580:	4632      	mov	r2, r6
   25582:	4629      	mov	r1, r5
   25584:	f104 0030 	add.w	r0, r4, #48	; 0x30
   25588:	f7ff fe22 	bl	251d0 <_copy>
		s->leftover_offset = data_length;
   2558c:	6465      	str	r5, [r4, #68]	; 0x44
   2558e:	e7d2      	b.n	25536 <tc_cmac_update+0x50>
   25590:	1e63      	subs	r3, r4, #1
   25592:	1e71      	subs	r1, r6, #1
			s->iv[i] ^= data[i];
   25594:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   25598:	f811 0f01 	ldrb.w	r0, [r1, #1]!
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   2559c:	42bb      	cmp	r3, r7
			s->iv[i] ^= data[i];
   2559e:	ea82 0200 	eor.w	r2, r2, r0
   255a2:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   255a4:	d1f6      	bne.n	25594 <tc_cmac_update+0xae>
		tc_aes_encrypt(s->iv, s->iv, s->sched);
   255a6:	4621      	mov	r1, r4
   255a8:	4620      	mov	r0, r4
   255aa:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   255ac:	f7ff fee7 	bl	2537e <tc_aes_encrypt>
		data += TC_AES_BLOCK_SIZE;
   255b0:	3610      	adds	r6, #16
		data_length  -= TC_AES_BLOCK_SIZE;
   255b2:	3d10      	subs	r5, #16
   255b4:	e7df      	b.n	25576 <tc_cmac_update+0x90>
		return TC_CRYPTO_FAIL;
   255b6:	2000      	movs	r0, #0
   255b8:	e7be      	b.n	25538 <tc_cmac_update+0x52>

000255ba <tc_cmac_final>:

int tc_cmac_final(uint8_t *tag, TCCmacState_t s)
{
   255ba:	b570      	push	{r4, r5, r6, lr}
   255bc:	460c      	mov	r4, r1
	uint8_t *k;
	unsigned int i;

	/* input sanity check: */
	if (tag == (uint8_t *) 0 ||
   255be:	4605      	mov	r5, r0
   255c0:	b1f0      	cbz	r0, 25600 <tc_cmac_final+0x46>
   255c2:	b371      	cbz	r1, 25622 <tc_cmac_final+0x68>
	    s == (TCCmacState_t) 0) {
		return TC_CRYPTO_FAIL;
	}

	if (s->leftover_offset == TC_AES_BLOCK_SIZE) {
   255c4:	6c4a      	ldr	r2, [r1, #68]	; 0x44
   255c6:	2a10      	cmp	r2, #16
   255c8:	d11b      	bne.n	25602 <tc_cmac_final+0x48>
		/* the last message block is a full-sized block */
		k = (uint8_t *) s->K1;
   255ca:	3110      	adds	r1, #16

		_set(&s->leftover[s->leftover_offset], 0, remaining);
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
		k = (uint8_t *) s->K2;
	}
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   255cc:	1e63      	subs	r3, r4, #1
   255ce:	3901      	subs	r1, #1
   255d0:	f104 000f 	add.w	r0, r4, #15
		s->iv[i] ^= s->leftover[i] ^ k[i];
   255d4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   255d8:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   255dc:	4298      	cmp	r0, r3
		s->iv[i] ^= s->leftover[i] ^ k[i];
   255de:	ea82 0206 	eor.w	r2, r2, r6
   255e2:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   255e6:	ea82 0206 	eor.w	r2, r2, r6
   255ea:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   255ec:	d1f2      	bne.n	255d4 <tc_cmac_final+0x1a>
	}

	tc_aes_encrypt(tag, s->iv, s->sched);
   255ee:	4621      	mov	r1, r4
   255f0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   255f2:	4628      	mov	r0, r5
   255f4:	f7ff fec3 	bl	2537e <tc_aes_encrypt>

	/* erasing state: */
	tc_cmac_erase(s);
   255f8:	4620      	mov	r0, r4
   255fa:	f7ff ff2b 	bl	25454 <tc_cmac_erase>

	return TC_CRYPTO_SUCCESS;
   255fe:	2001      	movs	r0, #1
}
   25600:	bd70      	pop	{r4, r5, r6, pc}
		_set(&s->leftover[s->leftover_offset], 0, remaining);
   25602:	f102 0030 	add.w	r0, r2, #48	; 0x30
   25606:	2100      	movs	r1, #0
   25608:	f1c2 0210 	rsb	r2, r2, #16
   2560c:	4420      	add	r0, r4
   2560e:	f7ff fdec 	bl	251ea <_set>
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
   25612:	2280      	movs	r2, #128	; 0x80
   25614:	6c63      	ldr	r3, [r4, #68]	; 0x44
		k = (uint8_t *) s->K2;
   25616:	f104 0120 	add.w	r1, r4, #32
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
   2561a:	4423      	add	r3, r4
   2561c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		k = (uint8_t *) s->K2;
   25620:	e7d4      	b.n	255cc <tc_cmac_final+0x12>
		return TC_CRYPTO_FAIL;
   25622:	4608      	mov	r0, r1
   25624:	e7ec      	b.n	25600 <tc_cmac_final+0x46>

00025626 <tc_sha256_update>:
{
   25626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25628:	460c      	mov	r4, r1
	if (s == (TCSha256State_t) 0 ||
   2562a:	b110      	cbz	r0, 25632 <tc_sha256_update+0xc>
   2562c:	b1f9      	cbz	r1, 2566e <tc_sha256_update+0x48>
	} else if (datalen == 0) {
   2562e:	b90a      	cbnz	r2, 25634 <tc_sha256_update+0xe>
		return TC_CRYPTO_SUCCESS;
   25630:	2001      	movs	r0, #1
}
   25632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			s->leftover_offset = 0;
   25634:	2700      	movs	r7, #0
   25636:	188d      	adds	r5, r1, r2
			compress(s->iv, s->leftover);
   25638:	f100 0628 	add.w	r6, r0, #40	; 0x28
		s->leftover[s->leftover_offset++] = *(data++);
   2563c:	6e83      	ldr	r3, [r0, #104]	; 0x68
   2563e:	1c5a      	adds	r2, r3, #1
   25640:	6682      	str	r2, [r0, #104]	; 0x68
   25642:	f814 1b01 	ldrb.w	r1, [r4], #1
   25646:	4403      	add	r3, r0
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
   25648:	2a3f      	cmp	r2, #63	; 0x3f
		s->leftover[s->leftover_offset++] = *(data++);
   2564a:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
   2564e:	d90b      	bls.n	25668 <tc_sha256_update+0x42>
			compress(s->iv, s->leftover);
   25650:	4631      	mov	r1, r6
   25652:	f7ea fa69 	bl	fb28 <compress>
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
   25656:	e9d0 3208 	ldrd	r3, r2, [r0, #32]
   2565a:	f513 7300 	adds.w	r3, r3, #512	; 0x200
   2565e:	f142 0200 	adc.w	r2, r2, #0
   25662:	e9c0 3208 	strd	r3, r2, [r0, #32]
			s->leftover_offset = 0;
   25666:	6687      	str	r7, [r0, #104]	; 0x68
	while (datalen-- > 0) {
   25668:	42a5      	cmp	r5, r4
   2566a:	d1e7      	bne.n	2563c <tc_sha256_update+0x16>
   2566c:	e7e0      	b.n	25630 <tc_sha256_update+0xa>
		return TC_CRYPTO_FAIL;
   2566e:	4608      	mov	r0, r1
   25670:	e7df      	b.n	25632 <tc_sha256_update+0xc>

00025672 <tc_sha256_final>:
{
   25672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25674:	460c      	mov	r4, r1
	if (digest == (uint8_t *) 0 ||
   25676:	4605      	mov	r5, r0
   25678:	2800      	cmp	r0, #0
   2567a:	d054      	beq.n	25726 <tc_sha256_final+0xb4>
   2567c:	2900      	cmp	r1, #0
   2567e:	d053      	beq.n	25728 <tc_sha256_final+0xb6>
	s->bits_hashed += (s->leftover_offset << 3);
   25680:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   25682:	e9d1 2108 	ldrd	r2, r1, [r1, #32]
   25686:	00d8      	lsls	r0, r3, #3
   25688:	1812      	adds	r2, r2, r0
   2568a:	f141 0100 	adc.w	r1, r1, #0
   2568e:	e9c4 2108 	strd	r2, r1, [r4, #32]
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   25692:	2280      	movs	r2, #128	; 0x80
   25694:	1c58      	adds	r0, r3, #1
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
   25696:	2838      	cmp	r0, #56	; 0x38
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   25698:	4423      	add	r3, r4
   2569a:	66a0      	str	r0, [r4, #104]	; 0x68
	s->bits_hashed += (s->leftover_offset << 3);
   2569c:	f04f 0700 	mov.w	r7, #0
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   256a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		_set(s->leftover + s->leftover_offset, 0x00,
   256a4:	f104 0628 	add.w	r6, r4, #40	; 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
   256a8:	d90a      	bls.n	256c0 <tc_sha256_final+0x4e>
		_set(s->leftover + s->leftover_offset, 0x00,
   256aa:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
   256ae:	4639      	mov	r1, r7
   256b0:	4430      	add	r0, r6
   256b2:	f7ff fd9a 	bl	251ea <_set>
		compress(s->iv, s->leftover);
   256b6:	4631      	mov	r1, r6
   256b8:	4620      	mov	r0, r4
   256ba:	f7ea fa35 	bl	fb28 <compress>
		s->leftover_offset = 0;
   256be:	66a7      	str	r7, [r4, #104]	; 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
   256c0:	6ea0      	ldr	r0, [r4, #104]	; 0x68
   256c2:	2100      	movs	r1, #0
   256c4:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
   256c8:	4430      	add	r0, r6
   256ca:	f7ff fd8e 	bl	251ea <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
   256ce:	6a23      	ldr	r3, [r4, #32]
	compress(s->iv, s->leftover);
   256d0:	4631      	mov	r1, r6
   256d2:	ba1a      	rev	r2, r3
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
   256d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
   256d6:	6662      	str	r2, [r4, #100]	; 0x64
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
   256d8:	0a1a      	lsrs	r2, r3, #8
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
   256da:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
   256de:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
   256e2:	0c1a      	lsrs	r2, r3, #16
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
   256e4:	0e1b      	lsrs	r3, r3, #24
   256e6:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	compress(s->iv, s->leftover);
   256ea:	4620      	mov	r0, r4
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
   256ec:	f884 2061 	strb.w	r2, [r4, #97]	; 0x61
	compress(s->iv, s->leftover);
   256f0:	f7ea fa1a 	bl	fb28 <compress>
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   256f4:	1d2b      	adds	r3, r5, #4
   256f6:	1f21      	subs	r1, r4, #4
   256f8:	3524      	adds	r5, #36	; 0x24
		unsigned int t = *((unsigned int *) &s->iv[i]);
   256fa:	f851 2f04 	ldr.w	r2, [r1, #4]!
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   256fe:	3304      	adds	r3, #4
		*digest++ = (uint8_t)(t >> 24);
   25700:	0e10      	lsrs	r0, r2, #24
   25702:	f803 0c08 	strb.w	r0, [r3, #-8]
		*digest++ = (uint8_t)(t >> 16);
   25706:	0c10      	lsrs	r0, r2, #16
   25708:	f803 0c07 	strb.w	r0, [r3, #-7]
		*digest++ = (uint8_t)(t >> 8);
   2570c:	0a10      	lsrs	r0, r2, #8
   2570e:	f803 0c06 	strb.w	r0, [r3, #-6]
		*digest++ = (uint8_t)(t);
   25712:	f803 2c05 	strb.w	r2, [r3, #-5]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   25716:	42ab      	cmp	r3, r5
   25718:	d1ef      	bne.n	256fa <tc_sha256_final+0x88>
	_set(s, 0, sizeof(*s));
   2571a:	4620      	mov	r0, r4
   2571c:	2270      	movs	r2, #112	; 0x70
   2571e:	2100      	movs	r1, #0
   25720:	f7ff fd63 	bl	251ea <_set>
	return TC_CRYPTO_SUCCESS;
   25724:	2001      	movs	r0, #1
}
   25726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
   25728:	4608      	mov	r0, r1
   2572a:	e7fc      	b.n	25726 <tc_sha256_final+0xb4>

0002572c <rekey>:
#include <tinycrypt/hmac.h>
#include <tinycrypt/constants.h>
#include <tinycrypt/utils.h>

static void rekey(uint8_t *key, const uint8_t *new_key, unsigned int key_size)
{
   2572c:	b530      	push	{r4, r5, lr}
   2572e:	1e43      	subs	r3, r0, #1
   25730:	188d      	adds	r5, r1, r2
	const uint8_t inner_pad = (uint8_t) 0x36;
	const uint8_t outer_pad = (uint8_t) 0x5c;
	unsigned int i;

	for (i = 0; i < key_size; ++i) {
   25732:	42a9      	cmp	r1, r5
   25734:	d106      	bne.n	25744 <rekey+0x18>
		key[i] = inner_pad ^ new_key[i];
		key[i + TC_SHA256_BLOCK_SIZE] = outer_pad ^ new_key[i];
	}
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
		key[i] = inner_pad; key[i + TC_SHA256_BLOCK_SIZE] = outer_pad;
   25736:	2136      	movs	r1, #54	; 0x36
   25738:	245c      	movs	r4, #92	; 0x5c
   2573a:	4402      	add	r2, r0
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
   2573c:	1a13      	subs	r3, r2, r0
   2573e:	2b3f      	cmp	r3, #63	; 0x3f
   25740:	d90c      	bls.n	2575c <rekey+0x30>
	}
}
   25742:	bd30      	pop	{r4, r5, pc}
		key[i] = inner_pad ^ new_key[i];
   25744:	780c      	ldrb	r4, [r1, #0]
   25746:	f084 0436 	eor.w	r4, r4, #54	; 0x36
   2574a:	f803 4f01 	strb.w	r4, [r3, #1]!
		key[i + TC_SHA256_BLOCK_SIZE] = outer_pad ^ new_key[i];
   2574e:	f811 4b01 	ldrb.w	r4, [r1], #1
   25752:	f084 045c 	eor.w	r4, r4, #92	; 0x5c
   25756:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
	for (i = 0; i < key_size; ++i) {
   2575a:	e7ea      	b.n	25732 <rekey+0x6>
		key[i] = inner_pad; key[i + TC_SHA256_BLOCK_SIZE] = outer_pad;
   2575c:	f802 1b01 	strb.w	r1, [r2], #1
   25760:	f882 403f 	strb.w	r4, [r2, #63]	; 0x3f
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
   25764:	e7ea      	b.n	2573c <rekey+0x10>

00025766 <tc_hmac_set_key>:

int tc_hmac_set_key(TCHmacState_t ctx, const uint8_t *key,
		    unsigned int key_size)
{
   25766:	b5f0      	push	{r4, r5, r6, r7, lr}
   25768:	460e      	mov	r6, r1
   2576a:	4614      	mov	r4, r2
	/* Input sanity check */
	if (ctx == (TCHmacState_t) 0 ||
   2576c:	4605      	mov	r5, r0
{
   2576e:	b0cd      	sub	sp, #308	; 0x134
	if (ctx == (TCHmacState_t) 0 ||
   25770:	b1b8      	cbz	r0, 257a2 <tc_hmac_set_key+0x3c>
   25772:	b341      	cbz	r1, 257c6 <tc_hmac_set_key+0x60>
	    key == (const uint8_t *) 0 ||
   25774:	b34a      	cbz	r2, 257ca <tc_hmac_set_key+0x64>
	}

	const uint8_t dummy_key[TC_SHA256_BLOCK_SIZE];
	struct tc_hmac_state_struct dummy_state;

	if (key_size <= TC_SHA256_BLOCK_SIZE) {
   25776:	2a40      	cmp	r2, #64	; 0x40
				       key_size);
		(void)tc_sha256_final(&dummy_state.key[TC_SHA256_DIGEST_SIZE],
				      &dummy_state.hash_state);

		/* Actual code for when key_size <= TC_SHA256_BLOCK_SIZE: */
		rekey(ctx->key, key, key_size);
   25778:	f100 0770 	add.w	r7, r0, #112	; 0x70
	if (key_size <= TC_SHA256_BLOCK_SIZE) {
   2577c:	d813      	bhi.n	257a6 <tc_hmac_set_key+0x40>
		(void)tc_sha256_init(&dummy_state.hash_state);
   2577e:	a810      	add	r0, sp, #64	; 0x40
   25780:	f7ea fabc 	bl	fcfc <tc_sha256_init>
		(void)tc_sha256_update(&dummy_state.hash_state,
   25784:	4622      	mov	r2, r4
   25786:	4669      	mov	r1, sp
   25788:	a810      	add	r0, sp, #64	; 0x40
   2578a:	f7ff ff4c 	bl	25626 <tc_sha256_update>
		(void)tc_sha256_final(&dummy_state.key[TC_SHA256_DIGEST_SIZE],
   2578e:	a910      	add	r1, sp, #64	; 0x40
   25790:	a834      	add	r0, sp, #208	; 0xd0
   25792:	f7ff ff6e 	bl	25672 <tc_sha256_final>
		rekey(ctx->key, key, key_size);
   25796:	4622      	mov	r2, r4
   25798:	4631      	mov	r1, r6
	} else {
		(void)tc_sha256_init(&ctx->hash_state);
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
				      &ctx->hash_state);
		rekey(ctx->key,
   2579a:	4638      	mov	r0, r7
   2579c:	f7ff ffc6 	bl	2572c <rekey>
		      &ctx->key[TC_SHA256_DIGEST_SIZE],
		      TC_SHA256_DIGEST_SIZE);
	}

	return TC_CRYPTO_SUCCESS;
   257a0:	2001      	movs	r0, #1
}
   257a2:	b04d      	add	sp, #308	; 0x134
   257a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(void)tc_sha256_init(&ctx->hash_state);
   257a6:	f7ea faa9 	bl	fcfc <tc_sha256_init>
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
   257aa:	4622      	mov	r2, r4
   257ac:	4631      	mov	r1, r6
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
   257ae:	f105 0490 	add.w	r4, r5, #144	; 0x90
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
   257b2:	4628      	mov	r0, r5
   257b4:	f7ff ff37 	bl	25626 <tc_sha256_update>
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
   257b8:	4629      	mov	r1, r5
   257ba:	4620      	mov	r0, r4
   257bc:	f7ff ff59 	bl	25672 <tc_sha256_final>
		rekey(ctx->key,
   257c0:	2220      	movs	r2, #32
   257c2:	4621      	mov	r1, r4
   257c4:	e7e9      	b.n	2579a <tc_hmac_set_key+0x34>
		return TC_CRYPTO_FAIL;
   257c6:	4608      	mov	r0, r1
   257c8:	e7eb      	b.n	257a2 <tc_hmac_set_key+0x3c>
   257ca:	4610      	mov	r0, r2
   257cc:	e7e9      	b.n	257a2 <tc_hmac_set_key+0x3c>

000257ce <tc_hmac_init>:

int tc_hmac_init(TCHmacState_t ctx)
{
   257ce:	b510      	push	{r4, lr}

	/* input sanity check: */
	if (ctx == (TCHmacState_t) 0) {
   257d0:	4604      	mov	r4, r0
   257d2:	b140      	cbz	r0, 257e6 <tc_hmac_init+0x18>
		return TC_CRYPTO_FAIL;
	}

  (void) tc_sha256_init(&ctx->hash_state);
   257d4:	f7ea fa92 	bl	fcfc <tc_sha256_init>
  (void) tc_sha256_update(&ctx->hash_state, ctx->key, TC_SHA256_BLOCK_SIZE);
   257d8:	2240      	movs	r2, #64	; 0x40
   257da:	4620      	mov	r0, r4
   257dc:	f104 0170 	add.w	r1, r4, #112	; 0x70
   257e0:	f7ff ff21 	bl	25626 <tc_sha256_update>

	return TC_CRYPTO_SUCCESS;
   257e4:	2001      	movs	r0, #1
}
   257e6:	bd10      	pop	{r4, pc}

000257e8 <tc_hmac_update>:

int tc_hmac_update(TCHmacState_t ctx,
		   const void *data,
		   unsigned int data_length)
{
   257e8:	b508      	push	{r3, lr}

	/* input sanity check: */
	if (ctx == (TCHmacState_t) 0) {
   257ea:	b110      	cbz	r0, 257f2 <tc_hmac_update+0xa>
		return TC_CRYPTO_FAIL;
	}

	(void)tc_sha256_update(&ctx->hash_state, data, data_length);
   257ec:	f7ff ff1b 	bl	25626 <tc_sha256_update>

	return TC_CRYPTO_SUCCESS;
   257f0:	2001      	movs	r0, #1
}
   257f2:	bd08      	pop	{r3, pc}

000257f4 <tc_hmac_final>:

int tc_hmac_final(uint8_t *tag, unsigned int taglen, TCHmacState_t ctx)
{
   257f4:	b570      	push	{r4, r5, r6, lr}
   257f6:	460e      	mov	r6, r1
   257f8:	4614      	mov	r4, r2

	/* input sanity check: */
	if (tag == (uint8_t *) 0 ||
   257fa:	4605      	mov	r5, r0
   257fc:	b1f0      	cbz	r0, 2583c <tc_hmac_final+0x48>
   257fe:	2920      	cmp	r1, #32
   25800:	d11c      	bne.n	2583c <tc_hmac_final+0x48>
	    taglen != TC_SHA256_DIGEST_SIZE ||
   25802:	b1ea      	cbz	r2, 25840 <tc_hmac_final+0x4c>
	    ctx == (TCHmacState_t) 0) {
		return TC_CRYPTO_FAIL;
	}

	(void) tc_sha256_final(tag, &ctx->hash_state);
   25804:	4611      	mov	r1, r2
   25806:	f7ff ff34 	bl	25672 <tc_sha256_final>

	(void)tc_sha256_init(&ctx->hash_state);
   2580a:	4620      	mov	r0, r4
   2580c:	f7ea fa76 	bl	fcfc <tc_sha256_init>
	(void)tc_sha256_update(&ctx->hash_state,
   25810:	2240      	movs	r2, #64	; 0x40
   25812:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
   25816:	4620      	mov	r0, r4
   25818:	f7ff ff05 	bl	25626 <tc_sha256_update>
			       &ctx->key[TC_SHA256_BLOCK_SIZE],
				TC_SHA256_BLOCK_SIZE);
	(void)tc_sha256_update(&ctx->hash_state, tag, TC_SHA256_DIGEST_SIZE);
   2581c:	4632      	mov	r2, r6
   2581e:	4629      	mov	r1, r5
   25820:	4620      	mov	r0, r4
   25822:	f7ff ff00 	bl	25626 <tc_sha256_update>
	(void)tc_sha256_final(tag, &ctx->hash_state);
   25826:	4621      	mov	r1, r4
   25828:	4628      	mov	r0, r5
   2582a:	f7ff ff22 	bl	25672 <tc_sha256_final>

	/* destroy the current state */
	_set(ctx, 0, sizeof(*ctx));
   2582e:	4620      	mov	r0, r4
   25830:	22f0      	movs	r2, #240	; 0xf0
   25832:	2100      	movs	r1, #0
   25834:	f7ff fcd9 	bl	251ea <_set>

	return TC_CRYPTO_SUCCESS;
   25838:	2001      	movs	r0, #1
}
   2583a:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   2583c:	2000      	movs	r0, #0
   2583e:	e7fc      	b.n	2583a <tc_hmac_final+0x46>
   25840:	4610      	mov	r0, r2
   25842:	e7fa      	b.n	2583a <tc_hmac_final+0x46>

00025844 <update>:

/*
 * Assumes: prng != NULL
 */
static void update(TCHmacPrng_t prng, const uint8_t *data, unsigned int datalen, const uint8_t *additional_data, unsigned int additional_datalen)
{
   25844:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25848:	4604      	mov	r4, r0
	const uint8_t separator0 = 0x00;
	const uint8_t separator1 = 0x01;
   2584a:	f04f 0b01 	mov.w	fp, #1
{
   2584e:	461f      	mov	r7, r3
	const uint8_t separator0 = 0x00;
   25850:	2300      	movs	r3, #0
{
   25852:	4688      	mov	r8, r1

	/* configure the new prng key into the prng's instance of hmac */
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25854:	f100 06f0 	add.w	r6, r0, #240	; 0xf0
   25858:	4631      	mov	r1, r6
{
   2585a:	4691      	mov	r9, r2
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   2585c:	2220      	movs	r2, #32
	const uint8_t separator0 = 0x00;
   2585e:	f88d 3006 	strb.w	r3, [sp, #6]
{
   25862:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
	const uint8_t separator1 = 0x01;
   25866:	f88d b007 	strb.w	fp, [sp, #7]

	/* use current state, e and separator 0 to compute a new prng key: */
	(void)tc_hmac_init(&prng->h);
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   2586a:	f504 7588 	add.w	r5, r4, #272	; 0x110
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   2586e:	f7ff ff7a 	bl	25766 <tc_hmac_set_key>
	(void)tc_hmac_init(&prng->h);
   25872:	4620      	mov	r0, r4
   25874:	f7ff ffab 	bl	257ce <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25878:	2220      	movs	r2, #32
   2587a:	4629      	mov	r1, r5
   2587c:	4620      	mov	r0, r4
   2587e:	f7ff ffb3 	bl	257e8 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, &separator0, sizeof(separator0));
   25882:	465a      	mov	r2, fp
   25884:	4620      	mov	r0, r4
   25886:	f10d 0106 	add.w	r1, sp, #6
   2588a:	f7ff ffad 	bl	257e8 <tc_hmac_update>

	if (data && datalen)
   2588e:	f1b8 0f00 	cmp.w	r8, #0
   25892:	d007      	beq.n	258a4 <update+0x60>
   25894:	f1b9 0f00 	cmp.w	r9, #0
   25898:	d004      	beq.n	258a4 <update+0x60>
		(void)tc_hmac_update(&prng->h, data, datalen);
   2589a:	464a      	mov	r2, r9
   2589c:	4641      	mov	r1, r8
   2589e:	4620      	mov	r0, r4
   258a0:	f7ff ffa2 	bl	257e8 <tc_hmac_update>
	if (additional_data && additional_datalen)
   258a4:	b13f      	cbz	r7, 258b6 <update+0x72>
   258a6:	f1ba 0f00 	cmp.w	sl, #0
   258aa:	d004      	beq.n	258b6 <update+0x72>
		(void)tc_hmac_update(&prng->h, additional_data, additional_datalen);
   258ac:	4652      	mov	r2, sl
   258ae:	4639      	mov	r1, r7
   258b0:	4620      	mov	r0, r4
   258b2:	f7ff ff99 	bl	257e8 <tc_hmac_update>

	(void)tc_hmac_final(prng->key, sizeof(prng->key), &prng->h);
   258b6:	4622      	mov	r2, r4
   258b8:	2120      	movs	r1, #32
   258ba:	4630      	mov	r0, r6
   258bc:	f7ff ff9a 	bl	257f4 <tc_hmac_final>

	/* configure the new prng key into the prng's instance of hmac */
	(void)tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   258c0:	2220      	movs	r2, #32
   258c2:	4631      	mov	r1, r6
   258c4:	4620      	mov	r0, r4
   258c6:	f7ff ff4e 	bl	25766 <tc_hmac_set_key>

	/* use the new key to compute a new state variable v */
	(void)tc_hmac_init(&prng->h);
   258ca:	4620      	mov	r0, r4
   258cc:	f7ff ff7f 	bl	257ce <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   258d0:	2220      	movs	r2, #32
   258d2:	4629      	mov	r1, r5
   258d4:	4620      	mov	r0, r4
   258d6:	f7ff ff87 	bl	257e8 <tc_hmac_update>
	(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   258da:	4622      	mov	r2, r4
   258dc:	2120      	movs	r1, #32
   258de:	4628      	mov	r0, r5
   258e0:	f7ff ff88 	bl	257f4 <tc_hmac_final>

	if (data == 0 || datalen == 0)
   258e4:	f1b8 0f00 	cmp.w	r8, #0
   258e8:	d03a      	beq.n	25960 <update+0x11c>
   258ea:	f1b9 0f00 	cmp.w	r9, #0
   258ee:	d037      	beq.n	25960 <update+0x11c>
		return;

	/* configure the new prng key into the prng's instance of hmac */
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   258f0:	2220      	movs	r2, #32
   258f2:	4631      	mov	r1, r6
   258f4:	4620      	mov	r0, r4
   258f6:	f7ff ff36 	bl	25766 <tc_hmac_set_key>

	/* use current state, e and separator 1 to compute a new prng key: */
	(void)tc_hmac_init(&prng->h);
   258fa:	4620      	mov	r0, r4
   258fc:	f7ff ff67 	bl	257ce <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25900:	2220      	movs	r2, #32
   25902:	4629      	mov	r1, r5
   25904:	4620      	mov	r0, r4
   25906:	f7ff ff6f 	bl	257e8 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, &separator1, sizeof(separator1));
   2590a:	2201      	movs	r2, #1
   2590c:	f10d 0107 	add.w	r1, sp, #7
   25910:	4620      	mov	r0, r4
   25912:	f7ff ff69 	bl	257e8 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, data, datalen);
   25916:	464a      	mov	r2, r9
   25918:	4641      	mov	r1, r8
   2591a:	4620      	mov	r0, r4
   2591c:	f7ff ff64 	bl	257e8 <tc_hmac_update>
	if (additional_data && additional_datalen)
   25920:	b13f      	cbz	r7, 25932 <update+0xee>
   25922:	f1ba 0f00 	cmp.w	sl, #0
   25926:	d004      	beq.n	25932 <update+0xee>
		(void)tc_hmac_update(&prng->h, additional_data, additional_datalen);
   25928:	4652      	mov	r2, sl
   2592a:	4639      	mov	r1, r7
   2592c:	4620      	mov	r0, r4
   2592e:	f7ff ff5b 	bl	257e8 <tc_hmac_update>
	(void)tc_hmac_final(prng->key, sizeof(prng->key), &prng->h);
   25932:	4622      	mov	r2, r4
   25934:	2120      	movs	r1, #32
   25936:	4630      	mov	r0, r6
   25938:	f7ff ff5c 	bl	257f4 <tc_hmac_final>

	/* configure the new prng key into the prng's instance of hmac */
	(void)tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   2593c:	2220      	movs	r2, #32
   2593e:	4631      	mov	r1, r6
   25940:	4620      	mov	r0, r4
   25942:	f7ff ff10 	bl	25766 <tc_hmac_set_key>

	/* use the new key to compute a new state variable v */
	(void)tc_hmac_init(&prng->h);
   25946:	4620      	mov	r0, r4
   25948:	f7ff ff41 	bl	257ce <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   2594c:	2220      	movs	r2, #32
   2594e:	4629      	mov	r1, r5
   25950:	4620      	mov	r0, r4
   25952:	f7ff ff49 	bl	257e8 <tc_hmac_update>
	(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25956:	4622      	mov	r2, r4
   25958:	2120      	movs	r1, #32
   2595a:	4628      	mov	r0, r5
   2595c:	f7ff ff4a 	bl	257f4 <tc_hmac_final>
}
   25960:	b003      	add	sp, #12
   25962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00025966 <tc_hmac_prng_init>:

int tc_hmac_prng_init(TCHmacPrng_t prng,
		      const uint8_t *personalization,
		      unsigned int plen)
{
   25966:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   25968:	460c      	mov	r4, r1
   2596a:	4617      	mov	r7, r2

	/* input sanity check: */
	if (prng == (TCHmacPrng_t) 0 ||
   2596c:	4605      	mov	r5, r0
   2596e:	b1b0      	cbz	r0, 2599e <tc_hmac_prng_init+0x38>
	    personalization == (uint8_t *) 0 ||
   25970:	b1b9      	cbz	r1, 259a2 <tc_hmac_prng_init+0x3c>

	/* put the generator into a known state: */
	_set(prng->key, 0x00, sizeof(prng->key));
	_set(prng->v, 0x01, sizeof(prng->v));

	update(prng, personalization, plen, 0, 0);
   25972:	2600      	movs	r6, #0
	_set(prng->key, 0x00, sizeof(prng->key));
   25974:	2220      	movs	r2, #32
   25976:	2100      	movs	r1, #0
   25978:	30f0      	adds	r0, #240	; 0xf0
   2597a:	f7ff fc36 	bl	251ea <_set>
	_set(prng->v, 0x01, sizeof(prng->v));
   2597e:	2220      	movs	r2, #32
   25980:	2101      	movs	r1, #1
   25982:	f505 7088 	add.w	r0, r5, #272	; 0x110
   25986:	f7ff fc30 	bl	251ea <_set>
	update(prng, personalization, plen, 0, 0);
   2598a:	4628      	mov	r0, r5
   2598c:	4633      	mov	r3, r6
   2598e:	463a      	mov	r2, r7
   25990:	4621      	mov	r1, r4
   25992:	9600      	str	r6, [sp, #0]
   25994:	f7ff ff56 	bl	25844 <update>

	/* force a reseed before allowing tc_hmac_prng_generate to succeed: */
	prng->countdown = 0;

	return TC_CRYPTO_SUCCESS;
   25998:	2001      	movs	r0, #1
	prng->countdown = 0;
   2599a:	f8c5 6130 	str.w	r6, [r5, #304]	; 0x130
}
   2599e:	b003      	add	sp, #12
   259a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
   259a2:	4608      	mov	r0, r1
   259a4:	e7fb      	b.n	2599e <tc_hmac_prng_init+0x38>

000259a6 <tc_hmac_prng_reseed>:
int tc_hmac_prng_reseed(TCHmacPrng_t prng,
			const uint8_t *seed,
			unsigned int seedlen,
			const uint8_t *additional_input,
			unsigned int additionallen)
{
   259a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   259a8:	9c08      	ldr	r4, [sp, #32]

	/* input sanity check: */
	if (prng == (TCHmacPrng_t) 0 ||
   259aa:	4605      	mov	r5, r0
   259ac:	b180      	cbz	r0, 259d0 <tc_hmac_prng_reseed+0x2a>
   259ae:	b179      	cbz	r1, 259d0 <tc_hmac_prng_reseed+0x2a>
	    seed == (const uint8_t *) 0 ||
	    seedlen < MIN_SLEN ||
   259b0:	2a1f      	cmp	r2, #31
   259b2:	d90d      	bls.n	259d0 <tc_hmac_prng_reseed+0x2a>
	    seedlen > MAX_SLEN) {
		return TC_CRYPTO_FAIL;
	}

	if (additional_input != (const uint8_t *) 0) {
   259b4:	b153      	cbz	r3, 259cc <tc_hmac_prng_reseed+0x26>
		/*
		 * Abort if additional_input is provided but has inappropriate
		 * length
		 */
		if (additionallen == 0 ||
   259b6:	b16c      	cbz	r4, 259d4 <tc_hmac_prng_reseed+0x2e>
		    additionallen > MAX_ALEN) {
			return TC_CRYPTO_FAIL;
		} else {
			/* call update for the seed and additional_input */
			update(prng, seed, seedlen, additional_input, additionallen);
   259b8:	9400      	str	r4, [sp, #0]
		}
	} else {
		/* call update only for the seed */
		update(prng, seed, seedlen, 0, 0);
   259ba:	f7ff ff43 	bl	25844 <update>
	}

	/* ... and enable hmac_prng_generate */
	prng->countdown = MAX_GENS;
   259be:	f04f 33ff 	mov.w	r3, #4294967295

	return TC_CRYPTO_SUCCESS;
   259c2:	2001      	movs	r0, #1
	prng->countdown = MAX_GENS;
   259c4:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
}
   259c8:	b003      	add	sp, #12
   259ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		update(prng, seed, seedlen, 0, 0);
   259cc:	9300      	str	r3, [sp, #0]
   259ce:	e7f4      	b.n	259ba <tc_hmac_prng_reseed+0x14>
		return TC_CRYPTO_FAIL;
   259d0:	2000      	movs	r0, #0
   259d2:	e7f9      	b.n	259c8 <tc_hmac_prng_reseed+0x22>
   259d4:	4620      	mov	r0, r4
   259d6:	e7f7      	b.n	259c8 <tc_hmac_prng_reseed+0x22>

000259d8 <tc_hmac_prng_generate>:

int tc_hmac_prng_generate(uint8_t *out, unsigned int outlen, TCHmacPrng_t prng)
{
   259d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   259dc:	460d      	mov	r5, r1
   259de:	4614      	mov	r4, r2
	unsigned int bufferlen;

	/* input sanity check: */
	if (out == (uint8_t *) 0 ||
   259e0:	4680      	mov	r8, r0
   259e2:	b3d8      	cbz	r0, 25a5c <tc_hmac_prng_generate+0x84>
   259e4:	b3d2      	cbz	r2, 25a5c <tc_hmac_prng_generate+0x84>
	    prng == (TCHmacPrng_t) 0 ||
   259e6:	1e4b      	subs	r3, r1, #1
   259e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
   259ec:	d236      	bcs.n	25a5c <tc_hmac_prng_generate+0x84>
	    outlen == 0 ||
	    outlen > MAX_OUT) {
		return TC_CRYPTO_FAIL;
	} else if (prng->countdown == 0) {
   259ee:	f8d2 3130 	ldr.w	r3, [r2, #304]	; 0x130
   259f2:	b3ab      	cbz	r3, 25a60 <tc_hmac_prng_generate+0x88>
		return TC_HMAC_PRNG_RESEED_REQ;
	}

	prng->countdown--;
   259f4:	3b01      	subs	r3, #1
   259f6:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

	while (outlen != 0) {
		/* configure the new prng key into the prng's instance of hmac */
		tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   259fa:	f102 09f0 	add.w	r9, r2, #240	; 0xf0

		/* operate HMAC in OFB mode to create "random" outputs */
		(void)tc_hmac_init(&prng->h);
		(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   259fe:	f502 7788 	add.w	r7, r2, #272	; 0x110
		tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25a02:	2220      	movs	r2, #32
   25a04:	4649      	mov	r1, r9
   25a06:	4620      	mov	r0, r4
   25a08:	f7ff fead 	bl	25766 <tc_hmac_set_key>
		(void)tc_hmac_init(&prng->h);
   25a0c:	4620      	mov	r0, r4
   25a0e:	f7ff fede 	bl	257ce <tc_hmac_init>
		(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25a12:	2220      	movs	r2, #32
   25a14:	4639      	mov	r1, r7
   25a16:	4620      	mov	r0, r4
   25a18:	f7ff fee6 	bl	257e8 <tc_hmac_update>
		(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25a1c:	4622      	mov	r2, r4
   25a1e:	2120      	movs	r1, #32
   25a20:	4638      	mov	r0, r7
   25a22:	f7ff fee7 	bl	257f4 <tc_hmac_final>

		bufferlen = (TC_SHA256_DIGEST_SIZE > outlen) ?
   25a26:	2d20      	cmp	r5, #32
   25a28:	462e      	mov	r6, r5
   25a2a:	bf28      	it	cs
   25a2c:	2620      	movcs	r6, #32
			outlen : TC_SHA256_DIGEST_SIZE;
		(void)_copy(out, bufferlen, prng->v, bufferlen);
   25a2e:	4640      	mov	r0, r8
   25a30:	4633      	mov	r3, r6
   25a32:	463a      	mov	r2, r7
   25a34:	4631      	mov	r1, r6
   25a36:	f7ff fbcb 	bl	251d0 <_copy>

		out += bufferlen;
		outlen = (outlen > TC_SHA256_DIGEST_SIZE) ?
			(outlen - TC_SHA256_DIGEST_SIZE) : 0;
   25a3a:	2d20      	cmp	r5, #32
   25a3c:	bf38      	it	cc
   25a3e:	2520      	movcc	r5, #32
	while (outlen != 0) {
   25a40:	3d20      	subs	r5, #32
		out += bufferlen;
   25a42:	44b0      	add	r8, r6
	while (outlen != 0) {
   25a44:	d1dd      	bne.n	25a02 <tc_hmac_prng_generate+0x2a>
	}

	/* block future PRNG compromises from revealing past state */
	update(prng, 0, 0, 0, 0);
   25a46:	4620      	mov	r0, r4
   25a48:	462b      	mov	r3, r5
   25a4a:	462a      	mov	r2, r5
   25a4c:	4629      	mov	r1, r5
   25a4e:	9500      	str	r5, [sp, #0]
   25a50:	f7ff fef8 	bl	25844 <update>

	return TC_CRYPTO_SUCCESS;
   25a54:	2001      	movs	r0, #1
}
   25a56:	b003      	add	sp, #12
   25a58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return TC_CRYPTO_FAIL;
   25a5c:	2000      	movs	r0, #0
   25a5e:	e7fa      	b.n	25a56 <tc_hmac_prng_generate+0x7e>
		return TC_HMAC_PRNG_RESEED_REQ;
   25a60:	f04f 30ff 	mov.w	r0, #4294967295
   25a64:	e7f7      	b.n	25a56 <tc_hmac_prng_generate+0x7e>

00025a66 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25a66:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25a68:	ab0b      	add	r3, sp, #44	; 0x2c
   25a6a:	9305      	str	r3, [sp, #20]
   25a6c:	9303      	str	r3, [sp, #12]
   25a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25a70:	2201      	movs	r2, #1
   25a72:	9302      	str	r3, [sp, #8]
   25a74:	2300      	movs	r3, #0
   25a76:	4618      	mov	r0, r3
   25a78:	e9cd 3300 	strd	r3, r3, [sp]
   25a7c:	f7e8 fafa 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   25a80:	b007      	add	sp, #28
   25a82:	f85d fb04 	ldr.w	pc, [sp], #4

00025a86 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
   25a86:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   25a88:	6800      	ldr	r0, [r0, #0]
   25a8a:	f7ea b981 	b.w	fd90 <z_arm_fatal_error>

00025a8e <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   25a8e:	2100      	movs	r1, #0
   25a90:	2001      	movs	r0, #1
   25a92:	f7ea b97d 	b.w	fd90 <z_arm_fatal_error>

00025a96 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
   25a96:	b508      	push	{r3, lr}
	handler();
   25a98:	f7ea fa2c 	bl	fef4 <z_SysNmiOnReset>
	z_arm_int_exit();
}
   25a9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
   25aa0:	f7ea baf6 	b.w	10090 <z_arm_exc_exit>

00025aa4 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   25aa4:	6e83      	ldr	r3, [r0, #104]	; 0x68
   25aa6:	f383 880b 	msr	PSPLIM, r3
}
   25aaa:	4770      	bx	lr

00025aac <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25aac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25aae:	ab0b      	add	r3, sp, #44	; 0x2c
   25ab0:	9305      	str	r3, [sp, #20]
   25ab2:	9303      	str	r3, [sp, #12]
   25ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25ab6:	2201      	movs	r2, #1
   25ab8:	9302      	str	r3, [sp, #8]
   25aba:	2300      	movs	r3, #0
   25abc:	4618      	mov	r0, r3
   25abe:	e9cd 3300 	strd	r3, r3, [sp]
   25ac2:	f7e8 fad7 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   25ac6:	b007      	add	sp, #28
   25ac8:	f85d fb04 	ldr.w	pc, [sp], #4

00025acc <z_arm_save_fp_context>:
		 * here though, since FPCA should have no impact on instruction
		 * fetching.
		 */
	}
#endif
}
   25acc:	4770      	bx	lr

00025ace <z_arm_restore_fp_context>:

void z_arm_restore_fp_context(const struct fpu_ctx_full *buffer)
   25ace:	4770      	bx	lr

00025ad0 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   25ad0:	e840 f300 	tt	r3, r0
int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
		return addr_info.flags.mpu_region;
   25ad4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   25ad8:	b2d8      	uxtb	r0, r3
	}

	return -EINVAL;
}
   25ada:	bf08      	it	eq
   25adc:	f06f 0015 	mvneq.w	r0, #21
   25ae0:	4770      	bx	lr

00025ae2 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25ae2:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25ae4:	ab0b      	add	r3, sp, #44	; 0x2c
   25ae6:	9305      	str	r3, [sp, #20]
   25ae8:	9303      	str	r3, [sp, #12]
   25aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25aec:	2201      	movs	r2, #1
   25aee:	9302      	str	r3, [sp, #8]
   25af0:	2300      	movs	r3, #0
   25af2:	4618      	mov	r0, r3
   25af4:	e9cd 3300 	strd	r3, r3, [sp]
   25af8:	f7e8 fabc 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   25afc:	b007      	add	sp, #28
   25afe:	f85d fb04 	ldr.w	pc, [sp], #4

00025b02 <mpu_configure_region>:
{
   25b02:	b530      	push	{r4, r5, lr}
	region_conf.base = new_region->start;
   25b04:	680c      	ldr	r4, [r1, #0]
		&new_region->attr, new_region->start, new_region->size);
   25b06:	684b      	ldr	r3, [r1, #4]
{
   25b08:	b085      	sub	sp, #20
	p_attr->rbar = attr->rbar &
   25b0a:	890a      	ldrh	r2, [r1, #8]
   25b0c:	894d      	ldrh	r5, [r1, #10]
	region_conf.base = new_region->start;
   25b0e:	9400      	str	r4, [sp, #0]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25b10:	3b01      	subs	r3, #1
   25b12:	f024 041f 	bic.w	r4, r4, #31
   25b16:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
   25b18:	f002 021f 	and.w	r2, r2, #31
   25b1c:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25b20:	f023 031f 	bic.w	r3, r3, #31
	return region_allocate_and_init(index,
   25b24:	4669      	mov	r1, sp
	p_attr->rbar = attr->rbar &
   25b26:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25b2a:	9303      	str	r3, [sp, #12]
   25b2c:	f7ea feb6 	bl	1089c <region_allocate_and_init>
}
   25b30:	b005      	add	sp, #20
   25b32:	bd30      	pop	{r4, r5, pc}

00025b34 <_stdout_hook_default>:
}
   25b34:	f04f 30ff 	mov.w	r0, #4294967295
   25b38:	4770      	bx	lr

00025b3a <_stdin_hook_default>:
}
   25b3a:	2000      	movs	r0, #0
   25b3c:	4770      	bx	lr

00025b3e <_read>:
{
   25b3e:	4608      	mov	r0, r1
   25b40:	4611      	mov	r1, r2
	return z_impl_zephyr_read_stdin(buf, nbytes);
   25b42:	f7eb b8a9 	b.w	10c98 <z_impl_zephyr_read_stdin>

00025b46 <_write>:
{
   25b46:	4608      	mov	r0, r1
   25b48:	4611      	mov	r1, r2
	return z_impl_zephyr_write_stdout(buf, nbytes);
   25b4a:	f7eb b8b9 	b.w	10cc0 <z_impl_zephyr_write_stdout>

00025b4e <_close>:
int _close(int file)
   25b4e:	f04f 30ff 	mov.w	r0, #4294967295
   25b52:	4770      	bx	lr

00025b54 <_lseek>:
}
   25b54:	2000      	movs	r0, #0
   25b56:	4770      	bx	lr

00025b58 <_isatty>:
}
   25b58:	2802      	cmp	r0, #2
   25b5a:	bfcc      	ite	gt
   25b5c:	2000      	movgt	r0, #0
   25b5e:	2001      	movle	r0, #1
   25b60:	4770      	bx	lr

00025b62 <_kill>:
}
   25b62:	2000      	movs	r0, #0
   25b64:	4770      	bx	lr

00025b66 <_getpid>:
}
   25b66:	2000      	movs	r0, #0
   25b68:	4770      	bx	lr

00025b6a <_fstat>:
	st->st_mode = S_IFCHR;
   25b6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
}
   25b6e:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
   25b70:	604b      	str	r3, [r1, #4]
}
   25b72:	4770      	bx	lr

00025b74 <__errno>:
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
   25b74:	f7f9 b892 	b.w	1ec9c <z_impl_z_errno>

00025b78 <bt_rpa_irk_matches>:
	return 0;
}

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_CTLR_PRIVACY)
bool bt_rpa_irk_matches(const uint8_t irk[16], const bt_addr_t *addr)
{
   25b78:	b530      	push	{r4, r5, lr}
   25b7a:	4605      	mov	r5, r0
	memcpy(res, r, 3);
   25b7c:	f8b1 2003 	ldrh.w	r2, [r1, #3]
{
   25b80:	b087      	sub	sp, #28
	memcpy(res, r, 3);
   25b82:	794b      	ldrb	r3, [r1, #5]
   25b84:	f8ad 2008 	strh.w	r2, [sp, #8]
{
   25b88:	460c      	mov	r4, r1
	(void)memset(res + 3, 0, 13);
   25b8a:	220d      	movs	r2, #13
   25b8c:	2100      	movs	r1, #0
   25b8e:	f10d 000b 	add.w	r0, sp, #11
	memcpy(res, r, 3);
   25b92:	f88d 300a 	strb.w	r3, [sp, #10]
	(void)memset(res + 3, 0, 13);
   25b96:	f003 fcd8 	bl	2954a <memset>
	return bt_encrypt_le(key, plaintext, enc_data);
   25b9a:	aa02      	add	r2, sp, #8
   25b9c:	4611      	mov	r1, r2
   25b9e:	4628      	mov	r0, r5
   25ba0:	f000 fb46 	bl	26230 <bt_encrypt_le>
	if (err) {
   25ba4:	b110      	cbz	r0, 25bac <bt_rpa_irk_matches+0x34>

	LOG_DBG("IRK %s bdaddr %s", bt_hex(irk, 16), bt_addr_str(addr));

	err = ah(irk, addr->val + 3, hash);
	if (err) {
		return false;
   25ba6:	2000      	movs	r0, #0
	}

	return !memcmp(addr->val, hash, 3);
}
   25ba8:	b007      	add	sp, #28
   25baa:	bd30      	pop	{r4, r5, pc}
	memcpy(out, res, 3);
   25bac:	9b02      	ldr	r3, [sp, #8]
	return !memcmp(addr->val, hash, 3);
   25bae:	2203      	movs	r2, #3
	memcpy(out, res, 3);
   25bb0:	f8ad 3004 	strh.w	r3, [sp, #4]
	return !memcmp(addr->val, hash, 3);
   25bb4:	4620      	mov	r0, r4
	memcpy(out, res, 3);
   25bb6:	0c1b      	lsrs	r3, r3, #16
	return !memcmp(addr->val, hash, 3);
   25bb8:	a901      	add	r1, sp, #4
	memcpy(out, res, 3);
   25bba:	f88d 3006 	strb.w	r3, [sp, #6]
	return !memcmp(addr->val, hash, 3);
   25bbe:	f003 fc7a 	bl	294b6 <memcmp>
   25bc2:	fab0 f080 	clz	r0, r0
   25bc6:	0940      	lsrs	r0, r0, #5
   25bc8:	e7ee      	b.n	25ba8 <bt_rpa_irk_matches+0x30>

00025bca <bt_uuid_cmp>:

	return memcmp(uuid1.val, uuid2.val, 16);
}

int bt_uuid_cmp(const struct bt_uuid *u1, const struct bt_uuid *u2)
{
   25bca:	b510      	push	{r4, lr}
   25bcc:	460c      	mov	r4, r1
	/* Convert to 128 bit if types don't match */
	if (u1->type != u2->type) {
   25bce:	7801      	ldrb	r1, [r0, #0]
   25bd0:	7822      	ldrb	r2, [r4, #0]
{
   25bd2:	b08a      	sub	sp, #40	; 0x28
	if (u1->type != u2->type) {
   25bd4:	428a      	cmp	r2, r1
   25bd6:	d00f      	beq.n	25bf8 <bt_uuid_cmp+0x2e>
	uuid_to_uuid128(u1, &uuid1);
   25bd8:	4669      	mov	r1, sp
   25bda:	f7eb f9a1 	bl	10f20 <uuid_to_uuid128>
	uuid_to_uuid128(u2, &uuid2);
   25bde:	4620      	mov	r0, r4
   25be0:	a905      	add	r1, sp, #20
   25be2:	f7eb f99d 	bl	10f20 <uuid_to_uuid128>
	return memcmp(uuid1.val, uuid2.val, 16);
   25be6:	2210      	movs	r2, #16
   25be8:	f10d 0115 	add.w	r1, sp, #21
   25bec:	f10d 0001 	add.w	r0, sp, #1
   25bf0:	f003 fc61 	bl	294b6 <memcmp>
	case BT_UUID_TYPE_128:
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
	}

	return -EINVAL;
}
   25bf4:	b00a      	add	sp, #40	; 0x28
   25bf6:	bd10      	pop	{r4, pc}
	switch (u1->type) {
   25bf8:	2a01      	cmp	r2, #1
   25bfa:	d006      	beq.n	25c0a <bt_uuid_cmp+0x40>
   25bfc:	2a02      	cmp	r2, #2
   25bfe:	d007      	beq.n	25c10 <bt_uuid_cmp+0x46>
   25c00:	b972      	cbnz	r2, 25c20 <bt_uuid_cmp+0x56>
		return (int)BT_UUID_16(u1)->val - (int)BT_UUID_16(u2)->val;
   25c02:	8840      	ldrh	r0, [r0, #2]
   25c04:	8863      	ldrh	r3, [r4, #2]
		return (int)BT_UUID_32(u1)->val - (int)BT_UUID_32(u2)->val;
   25c06:	1ac0      	subs	r0, r0, r3
   25c08:	e7f4      	b.n	25bf4 <bt_uuid_cmp+0x2a>
   25c0a:	6840      	ldr	r0, [r0, #4]
   25c0c:	6863      	ldr	r3, [r4, #4]
   25c0e:	e7fa      	b.n	25c06 <bt_uuid_cmp+0x3c>
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
   25c10:	2210      	movs	r2, #16
   25c12:	1c61      	adds	r1, r4, #1
   25c14:	3001      	adds	r0, #1
}
   25c16:	b00a      	add	sp, #40	; 0x28
   25c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
   25c1c:	f003 bc4b 	b.w	294b6 <memcmp>
	switch (u1->type) {
   25c20:	f06f 0015 	mvn.w	r0, #21
   25c24:	e7e6      	b.n	25bf4 <bt_uuid_cmp+0x2a>

00025c26 <bt_uuid_create>:

bool bt_uuid_create(struct bt_uuid *uuid, const uint8_t *data, uint8_t data_len)
{
	/* Copy UUID from packet data/internal variable to internal bt_uuid */
	switch (data_len) {
   25c26:	2a04      	cmp	r2, #4
   25c28:	d00a      	beq.n	25c40 <bt_uuid_create+0x1a>
   25c2a:	2a10      	cmp	r2, #16
   25c2c:	d00d      	beq.n	25c4a <bt_uuid_create+0x24>
   25c2e:	2a02      	cmp	r2, #2
   25c30:	f04f 0300 	mov.w	r3, #0
   25c34:	d115      	bne.n	25c62 <bt_uuid_create+0x3c>
	case BT_UUID_SIZE_16:
		uuid->type = BT_UUID_TYPE_16;
   25c36:	7003      	strb	r3, [r0, #0]
		BT_UUID_16(uuid)->val = sys_get_le16(data);
   25c38:	880b      	ldrh	r3, [r1, #0]
   25c3a:	8043      	strh	r3, [r0, #2]
		memcpy(&BT_UUID_128(uuid)->val, data, 16);
		break;
	default:
		return false;
	}
	return true;
   25c3c:	2001      	movs	r0, #1
   25c3e:	4770      	bx	lr
		uuid->type = BT_UUID_TYPE_32;
   25c40:	2301      	movs	r3, #1
   25c42:	7003      	strb	r3, [r0, #0]
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
   25c44:	680b      	ldr	r3, [r1, #0]
		BT_UUID_32(uuid)->val = sys_get_le32(data);
   25c46:	6043      	str	r3, [r0, #4]
		break;
   25c48:	e7f8      	b.n	25c3c <bt_uuid_create+0x16>
		uuid->type = BT_UUID_TYPE_128;
   25c4a:	2302      	movs	r3, #2
   25c4c:	f800 3b01 	strb.w	r3, [r0], #1
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   25c50:	f101 0310 	add.w	r3, r1, #16
   25c54:	f851 2b04 	ldr.w	r2, [r1], #4
   25c58:	4299      	cmp	r1, r3
   25c5a:	f840 2b04 	str.w	r2, [r0], #4
   25c5e:	d1f9      	bne.n	25c54 <bt_uuid_create+0x2e>
   25c60:	e7ec      	b.n	25c3c <bt_uuid_create+0x16>
	switch (data_len) {
   25c62:	4618      	mov	r0, r3
}
   25c64:	4770      	bx	lr

00025c66 <bt_addr_le_create_static>:
#include <zephyr/bluetooth/addr.h>
#include <zephyr/bluetooth/crypto.h>

static inline int create_random_addr(bt_addr_le_t *addr)
{
	addr->type = BT_ADDR_LE_RANDOM;
   25c66:	2301      	movs	r3, #1

	return 0;
}

int bt_addr_le_create_static(bt_addr_le_t *addr)
{
   25c68:	b510      	push	{r4, lr}
	return bt_rand(addr->a.val, 6);
   25c6a:	2106      	movs	r1, #6
{
   25c6c:	4604      	mov	r4, r0
	addr->type = BT_ADDR_LE_RANDOM;
   25c6e:	f800 3b01 	strb.w	r3, [r0], #1
	return bt_rand(addr->a.val, 6);
   25c72:	f7ed fc83 	bl	1357c <bt_rand>
	int err;

	err = create_random_addr(addr);
	if (err) {
   25c76:	b918      	cbnz	r0, 25c80 <bt_addr_le_create_static+0x1a>
		return err;
	}

	BT_ADDR_SET_STATIC(&addr->a);
   25c78:	79a3      	ldrb	r3, [r4, #6]
   25c7a:	f063 033f 	orn	r3, r3, #63	; 0x3f
   25c7e:	71a3      	strb	r3, [r4, #6]

	return 0;
}
   25c80:	bd10      	pop	{r4, pc}

00025c82 <bt_hci_evt_get_flags>:
 *
 * @return HCI event flags for the specified event.
 */
static inline uint8_t bt_hci_evt_get_flags(uint8_t evt)
{
	switch (evt) {
   25c82:	280f      	cmp	r0, #15
   25c84:	d807      	bhi.n	25c96 <bt_hci_evt_get_flags+0x14>
   25c86:	280d      	cmp	r0, #13
   25c88:	d80b      	bhi.n	25ca2 <bt_hci_evt_get_flags+0x20>
#endif /* CONFIG_BT_CONN ||  CONFIG_BT_ISO */
	case BT_HCI_EVT_CMD_COMPLETE:
	case BT_HCI_EVT_CMD_STATUS:
		return BT_HCI_EVT_FLAG_RECV_PRIO;
	default:
		return BT_HCI_EVT_FLAG_RECV;
   25c8a:	2805      	cmp	r0, #5
   25c8c:	bf08      	it	eq
   25c8e:	2003      	moveq	r0, #3
   25c90:	bf18      	it	ne
   25c92:	2002      	movne	r0, #2
   25c94:	4770      	bx	lr
	switch (evt) {
   25c96:	2813      	cmp	r0, #19
   25c98:	d003      	beq.n	25ca2 <bt_hci_evt_get_flags+0x20>
		return BT_HCI_EVT_FLAG_RECV;
   25c9a:	281a      	cmp	r0, #26
   25c9c:	bf08      	it	eq
   25c9e:	2001      	moveq	r0, #1
   25ca0:	e7f6      	b.n	25c90 <bt_hci_evt_get_flags+0xe>
	switch (evt) {
   25ca2:	2001      	movs	r0, #1
	}
}
   25ca4:	4770      	bx	lr

00025ca6 <update_sec_level>:
	if (conn->le.keys && (conn->le.keys->flags & BT_KEYS_AUTHENTICATED)) {
   25ca6:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
   25caa:	b183      	cbz	r3, 25cce <update_sec_level+0x28>
   25cac:	7b5a      	ldrb	r2, [r3, #13]
   25cae:	07d1      	lsls	r1, r2, #31
   25cb0:	d50d      	bpl.n	25cce <update_sec_level+0x28>
		if (conn->le.keys->flags & BT_KEYS_SC &&
   25cb2:	06d2      	lsls	r2, r2, #27
   25cb4:	d50d      	bpl.n	25cd2 <update_sec_level+0x2c>
   25cb6:	7b1b      	ldrb	r3, [r3, #12]
   25cb8:	2b10      	cmp	r3, #16
   25cba:	bf14      	ite	ne
   25cbc:	2303      	movne	r3, #3
   25cbe:	2304      	moveq	r3, #4
			conn->sec_level = BT_SECURITY_L3;
   25cc0:	7243      	strb	r3, [r0, #9]
	return !(conn->required_sec_level > conn->sec_level);
   25cc2:	7a80      	ldrb	r0, [r0, #10]
}
   25cc4:	4298      	cmp	r0, r3
   25cc6:	bf8c      	ite	hi
   25cc8:	2000      	movhi	r0, #0
   25cca:	2001      	movls	r0, #1
   25ccc:	4770      	bx	lr
   25cce:	2302      	movs	r3, #2
   25cd0:	e7f6      	b.n	25cc0 <update_sec_level+0x1a>
   25cd2:	2303      	movs	r3, #3
   25cd4:	e7f4      	b.n	25cc0 <update_sec_level+0x1a>

00025cd6 <hci_vendor_event>:
}
   25cd6:	4770      	bx	lr

00025cd8 <atomic_or>:
{
   25cd8:	4603      	mov	r3, r0
   25cda:	b510      	push	{r4, lr}
}
   25cdc:	e8d3 0fef 	ldaex	r0, [r3]
   25ce0:	ea40 0201 	orr.w	r2, r0, r1
   25ce4:	e8c3 2fe4 	stlex	r4, r2, [r3]
   25ce8:	2c00      	cmp	r4, #0
   25cea:	d1f7      	bne.n	25cdc <atomic_or+0x4>
   25cec:	bd10      	pop	{r4, pc}

00025cee <bt_addr_copy>:
   25cee:	680b      	ldr	r3, [r1, #0]
   25cf0:	6003      	str	r3, [r0, #0]
   25cf2:	888b      	ldrh	r3, [r1, #4]
   25cf4:	8083      	strh	r3, [r0, #4]
}
   25cf6:	4770      	bx	lr

00025cf8 <bt_addr_le_copy>:
   25cf8:	680b      	ldr	r3, [r1, #0]
   25cfa:	6003      	str	r3, [r0, #0]
   25cfc:	888b      	ldrh	r3, [r1, #4]
   25cfe:	8083      	strh	r3, [r0, #4]
   25d00:	798b      	ldrb	r3, [r1, #6]
   25d02:	7183      	strb	r3, [r0, #6]
}
   25d04:	4770      	bx	lr

00025d06 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25d06:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25d08:	ab0b      	add	r3, sp, #44	; 0x2c
   25d0a:	9305      	str	r3, [sp, #20]
   25d0c:	9303      	str	r3, [sp, #12]
   25d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25d10:	9302      	str	r3, [sp, #8]
   25d12:	2300      	movs	r3, #0
   25d14:	4618      	mov	r0, r3
   25d16:	e9cd 3300 	strd	r3, r3, [sp]
   25d1a:	f7e8 f9ab 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   25d1e:	b007      	add	sp, #28
   25d20:	f85d fb04 	ldr.w	pc, [sp], #4

00025d24 <atomic_and.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   25d24:	e8d0 3fef 	ldaex	r3, [r0]
   25d28:	400b      	ands	r3, r1
   25d2a:	e8c0 3fe2 	stlex	r2, r3, [r0]
   25d2e:	2a00      	cmp	r2, #0
   25d30:	d1f8      	bne.n	25d24 <atomic_and.isra.0>
}
   25d32:	4770      	bx	lr

00025d34 <sys_put_le64>:
	dst[1] = val >> 8;
   25d34:	f3c0 2307 	ubfx	r3, r0, #8, #8
   25d38:	7053      	strb	r3, [r2, #1]
	dst[0] = val;
   25d3a:	2300      	movs	r3, #0
   25d3c:	7010      	strb	r0, [r2, #0]
	dst[1] = val >> 8;
   25d3e:	0e00      	lsrs	r0, r0, #24
   25d40:	70d0      	strb	r0, [r2, #3]
   25d42:	f3c1 2007 	ubfx	r0, r1, #8, #8
   25d46:	0e09      	lsrs	r1, r1, #24
	dst[0] = val;
   25d48:	7093      	strb	r3, [r2, #2]
   25d4a:	7113      	strb	r3, [r2, #4]
	dst[1] = val >> 8;
   25d4c:	7150      	strb	r0, [r2, #5]
	dst[0] = val;
   25d4e:	7193      	strb	r3, [r2, #6]
	dst[1] = val >> 8;
   25d50:	71d1      	strb	r1, [r2, #7]
}
   25d52:	4770      	bx	lr

00025d54 <bt_hci_disconnect>:
{
   25d54:	b570      	push	{r4, r5, r6, lr}
   25d56:	4606      	mov	r6, r0
   25d58:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_DISCONNECT, sizeof(*disconn));
   25d5a:	f240 4006 	movw	r0, #1030	; 0x406
   25d5e:	2103      	movs	r1, #3
   25d60:	f7eb fd74 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   25d64:	4604      	mov	r4, r0
   25d66:	b168      	cbz	r0, 25d84 <bt_hci_disconnect+0x30>
	return net_buf_simple_add(&buf->b, len);
   25d68:	2103      	movs	r1, #3
   25d6a:	300c      	adds	r0, #12
   25d6c:	f7f3 faac 	bl	192c8 <net_buf_simple_add>
	disconn->handle = sys_cpu_to_le16(handle);
   25d70:	8006      	strh	r6, [r0, #0]
	disconn->reason = reason;
   25d72:	7085      	strb	r5, [r0, #2]
	return bt_hci_cmd_send_sync(BT_HCI_OP_DISCONNECT, buf, NULL);
   25d74:	4621      	mov	r1, r4
}
   25d76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_DISCONNECT, buf, NULL);
   25d7a:	2200      	movs	r2, #0
   25d7c:	f240 4006 	movw	r0, #1030	; 0x406
   25d80:	f7eb bdb2 	b.w	118e8 <bt_hci_cmd_send_sync>
}
   25d84:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25d88:	bd70      	pop	{r4, r5, r6, pc}

00025d8a <bt_le_set_data_len>:
{
   25d8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25d8c:	4607      	mov	r7, r0
   25d8e:	460e      	mov	r6, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_DATA_LEN, sizeof(*cp));
   25d90:	f242 0022 	movw	r0, #8226	; 0x2022
   25d94:	2106      	movs	r1, #6
{
   25d96:	4615      	mov	r5, r2
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_DATA_LEN, sizeof(*cp));
   25d98:	f7eb fd58 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   25d9c:	4604      	mov	r4, r0
   25d9e:	b178      	cbz	r0, 25dc0 <bt_le_set_data_len+0x36>
   25da0:	2106      	movs	r1, #6
   25da2:	300c      	adds	r0, #12
   25da4:	f7f3 fa90 	bl	192c8 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   25da8:	883b      	ldrh	r3, [r7, #0]
	cp->tx_octets = sys_cpu_to_le16(tx_octets);
   25daa:	8046      	strh	r6, [r0, #2]
	cp->handle = sys_cpu_to_le16(conn->handle);
   25dac:	8003      	strh	r3, [r0, #0]
	cp->tx_time = sys_cpu_to_le16(tx_time);
   25dae:	8085      	strh	r5, [r0, #4]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_DATA_LEN, buf, NULL);
   25db0:	4621      	mov	r1, r4
}
   25db2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_DATA_LEN, buf, NULL);
   25db6:	2200      	movs	r2, #0
   25db8:	f242 0022 	movw	r0, #8226	; 0x2022
   25dbc:	f7eb bd94 	b.w	118e8 <bt_hci_cmd_send_sync>
}
   25dc0:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00025dc6 <bt_le_set_phy>:
{
   25dc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   25dca:	4681      	mov	r9, r0
   25dcc:	4688      	mov	r8, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PHY, sizeof(*cp));
   25dce:	f242 0032 	movw	r0, #8242	; 0x2032
   25dd2:	2107      	movs	r1, #7
{
   25dd4:	4617      	mov	r7, r2
   25dd6:	461e      	mov	r6, r3
   25dd8:	f89d a020 	ldrb.w	sl, [sp, #32]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PHY, sizeof(*cp));
   25ddc:	f7eb fd36 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   25de0:	4605      	mov	r5, r0
   25de2:	b1a0      	cbz	r0, 25e0e <bt_le_set_phy+0x48>
   25de4:	2107      	movs	r1, #7
   25de6:	300c      	adds	r0, #12
   25de8:	f7f3 fa6e 	bl	192c8 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   25dec:	f8b9 3000 	ldrh.w	r3, [r9]
	cp->all_phys = all_phys;
   25df0:	f880 8002 	strb.w	r8, [r0, #2]
	cp->handle = sys_cpu_to_le16(conn->handle);
   25df4:	8003      	strh	r3, [r0, #0]
	cp->tx_phys = pref_tx_phy;
   25df6:	70c7      	strb	r7, [r0, #3]
	cp->rx_phys = pref_rx_phy;
   25df8:	7106      	strb	r6, [r0, #4]
	cp->phy_opts = phy_opts;
   25dfa:	f8a0 a005 	strh.w	sl, [r0, #5]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PHY, buf, NULL);
   25dfe:	4629      	mov	r1, r5
}
   25e00:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PHY, buf, NULL);
   25e04:	2200      	movs	r2, #0
   25e06:	f242 0032 	movw	r0, #8242	; 0x2032
   25e0a:	f7eb bd6d 	b.w	118e8 <bt_hci_cmd_send_sync>
}
   25e0e:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00025e16 <le_enh_conn_complete>:
	bt_hci_le_enh_conn_complete(evt);
   25e16:	68c0      	ldr	r0, [r0, #12]
   25e18:	f7eb be30 	b.w	11a7c <bt_hci_le_enh_conn_complete>

00025e1c <bt_le_conn_params_valid>:
{
   25e1c:	b510      	push	{r4, lr}
	if (param->interval_min > param->interval_max ||
   25e1e:	8803      	ldrh	r3, [r0, #0]
   25e20:	8842      	ldrh	r2, [r0, #2]
   25e22:	4293      	cmp	r3, r2
   25e24:	d819      	bhi.n	25e5a <bt_le_conn_params_valid+0x3e>
   25e26:	2b05      	cmp	r3, #5
   25e28:	d917      	bls.n	25e5a <bt_le_conn_params_valid+0x3e>
	    param->interval_min < 6 || param->interval_max > 3200) {
   25e2a:	f5b2 6f48 	cmp.w	r2, #3200	; 0xc80
   25e2e:	d814      	bhi.n	25e5a <bt_le_conn_params_valid+0x3e>
	if (param->latency > 499) {
   25e30:	8883      	ldrh	r3, [r0, #4]
   25e32:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   25e36:	d210      	bcs.n	25e5a <bt_le_conn_params_valid+0x3e>
	if (param->timeout < 10 || param->timeout > 3200 ||
   25e38:	f640 4476 	movw	r4, #3190	; 0xc76
   25e3c:	88c0      	ldrh	r0, [r0, #6]
   25e3e:	f1a0 010a 	sub.w	r1, r0, #10
   25e42:	b289      	uxth	r1, r1
   25e44:	42a1      	cmp	r1, r4
   25e46:	d808      	bhi.n	25e5a <bt_le_conn_params_valid+0x3e>
	     ((1U + param->latency) * param->interval_max))) {
   25e48:	3301      	adds	r3, #1
   25e4a:	b29b      	uxth	r3, r3
   25e4c:	4353      	muls	r3, r2
	if (param->timeout < 10 || param->timeout > 3200 ||
   25e4e:	ebb3 0f80 	cmp.w	r3, r0, lsl #2
   25e52:	bf34      	ite	cc
   25e54:	2001      	movcc	r0, #1
   25e56:	2000      	movcs	r0, #0
}
   25e58:	bd10      	pop	{r4, pc}
		return false;
   25e5a:	2000      	movs	r0, #0
   25e5c:	e7fc      	b.n	25e58 <bt_le_conn_params_valid+0x3c>

00025e5e <bt_get_appearance>:
#if defined(CONFIG_BT_DEVICE_APPEARANCE_DYNAMIC)
	return bt_dev.appearance;
#else
	return CONFIG_BT_DEVICE_APPEARANCE;
#endif
}
   25e5e:	f240 3041 	movw	r0, #833	; 0x341
   25e62:	4770      	bx	lr

00025e64 <bt_addr_le_is_bonded>:
	return 0;
}
#endif

bool bt_addr_le_is_bonded(uint8_t id, const bt_addr_le_t *addr)
{
   25e64:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_BT_SMP)) {
		struct bt_keys *keys = bt_keys_find_addr(id, addr);
   25e66:	f7f2 fd81 	bl	1896c <bt_keys_find_addr>

		/* if there are any keys stored then device is bonded */
		return keys && keys->keys;
   25e6a:	b118      	cbz	r0, 25e74 <bt_addr_le_is_bonded+0x10>
   25e6c:	89c0      	ldrh	r0, [r0, #14]
   25e6e:	3800      	subs	r0, #0
   25e70:	bf18      	it	ne
   25e72:	2001      	movne	r0, #1
	} else {
		return false;
	}
}
   25e74:	bd08      	pop	{r3, pc}

00025e76 <bt_addr_le_eq>:
	return memcmp(a, b, sizeof(*a));
   25e76:	2207      	movs	r2, #7
{
   25e78:	b508      	push	{r3, lr}
	return memcmp(a, b, sizeof(*a));
   25e7a:	f003 fb1c 	bl	294b6 <memcmp>
}
   25e7e:	fab0 f080 	clz	r0, r0
   25e82:	0940      	lsrs	r0, r0, #5
   25e84:	bd08      	pop	{r3, pc}

00025e86 <bt_addr_copy>:
   25e86:	680b      	ldr	r3, [r1, #0]
   25e88:	6003      	str	r3, [r0, #0]
   25e8a:	888b      	ldrh	r3, [r1, #4]
   25e8c:	8083      	strh	r3, [r0, #4]
}
   25e8e:	4770      	bx	lr

00025e90 <bt_addr_le_copy>:
   25e90:	680b      	ldr	r3, [r1, #0]
   25e92:	6003      	str	r3, [r0, #0]
   25e94:	888b      	ldrh	r3, [r1, #4]
   25e96:	8083      	strh	r3, [r0, #4]
   25e98:	798b      	ldrb	r3, [r1, #6]
   25e9a:	7183      	strb	r3, [r0, #6]
}
   25e9c:	4770      	bx	lr

00025e9e <hci_id_add>:
{
   25e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25ea0:	460f      	mov	r7, r1
   25ea2:	4614      	mov	r4, r2
	if (id >= CONFIG_BT_ID_MAX) {
   25ea4:	bb30      	cbnz	r0, 25ef4 <hci_id_add+0x56>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_ADD_DEV_TO_RL, sizeof(*cp));
   25ea6:	2127      	movs	r1, #39	; 0x27
   25ea8:	f242 0027 	movw	r0, #8231	; 0x2027
   25eac:	f7eb fcce 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   25eb0:	4605      	mov	r5, r0
   25eb2:	b310      	cbz	r0, 25efa <hci_id_add+0x5c>
   25eb4:	2127      	movs	r1, #39	; 0x27
   25eb6:	300c      	adds	r0, #12
   25eb8:	f7f3 fa06 	bl	192c8 <net_buf_simple_add>
   25ebc:	4622      	mov	r2, r4
   25ebe:	4606      	mov	r6, r0
	bt_addr_le_copy(&cp->peer_id_addr, addr);
   25ec0:	4639      	mov	r1, r7
   25ec2:	f7ff ffe5 	bl	25e90 <bt_addr_le_copy>
   25ec6:	1dc3      	adds	r3, r0, #7
   25ec8:	f104 0110 	add.w	r1, r4, #16
   25ecc:	f852 0b04 	ldr.w	r0, [r2], #4
   25ed0:	428a      	cmp	r2, r1
   25ed2:	f843 0b04 	str.w	r0, [r3], #4
   25ed6:	d1f9      	bne.n	25ecc <hci_id_add+0x2e>
__ssp_bos_icheck3(memset, void *, int)
   25ed8:	2210      	movs	r2, #16
   25eda:	2100      	movs	r1, #0
   25edc:	f106 0017 	add.w	r0, r6, #23
   25ee0:	f003 fb33 	bl	2954a <memset>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_ADD_DEV_TO_RL, buf, NULL);
   25ee4:	4629      	mov	r1, r5
}
   25ee6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_ADD_DEV_TO_RL, buf, NULL);
   25eea:	2200      	movs	r2, #0
   25eec:	f242 0027 	movw	r0, #8231	; 0x2027
   25ef0:	f7eb bcfa 	b.w	118e8 <bt_hci_cmd_send_sync>
		return -EINVAL;
   25ef4:	f06f 0015 	mvn.w	r0, #21
}
   25ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENOBUFS;
   25efa:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25efe:	e7fb      	b.n	25ef8 <hci_id_add+0x5a>

00025f00 <keys_add_id>:
	if (keys->state & BT_KEYS_ID_ADDED) {
   25f00:	7a03      	ldrb	r3, [r0, #8]
{
   25f02:	4602      	mov	r2, r0
	if (keys->state & BT_KEYS_ID_ADDED) {
   25f04:	075b      	lsls	r3, r3, #29
   25f06:	d505      	bpl.n	25f14 <keys_add_id+0x14>
		hci_id_add(keys->id, &keys->addr, keys->irk.val);
   25f08:	4601      	mov	r1, r0
   25f0a:	322a      	adds	r2, #42	; 0x2a
   25f0c:	f811 0b01 	ldrb.w	r0, [r1], #1
   25f10:	f7ff bfc5 	b.w	25e9e <hci_id_add>
}
   25f14:	4770      	bx	lr

00025f16 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25f16:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25f18:	ab0b      	add	r3, sp, #44	; 0x2c
   25f1a:	9305      	str	r3, [sp, #20]
   25f1c:	9303      	str	r3, [sp, #12]
   25f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25f20:	9302      	str	r3, [sp, #8]
   25f22:	2300      	movs	r3, #0
   25f24:	4618      	mov	r0, r3
   25f26:	e9cd 3300 	strd	r3, r3, [sp]
   25f2a:	f7e8 f8a3 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   25f2e:	b007      	add	sp, #28
   25f30:	f85d fb04 	ldr.w	pc, [sp], #4

00025f34 <addr_res_enable>:
{
   25f34:	b538      	push	{r3, r4, r5, lr}
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE, 1);
   25f36:	2101      	movs	r1, #1
{
   25f38:	4605      	mov	r5, r0
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE, 1);
   25f3a:	f242 002d 	movw	r0, #8237	; 0x202d
   25f3e:	f7eb fc85 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   25f42:	4604      	mov	r4, r0
   25f44:	b158      	cbz	r0, 25f5e <addr_res_enable+0x2a>
	return net_buf_simple_add_u8(&buf->b, val);
   25f46:	4629      	mov	r1, r5
   25f48:	300c      	adds	r0, #12
   25f4a:	f001 fd58 	bl	279fe <net_buf_simple_add_u8>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE,
   25f4e:	4621      	mov	r1, r4
}
   25f50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE,
   25f54:	2200      	movs	r2, #0
   25f56:	f242 002d 	movw	r0, #8237	; 0x202d
   25f5a:	f7eb bcc5 	b.w	118e8 <bt_hci_cmd_send_sync>
}
   25f5e:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25f62:	bd38      	pop	{r3, r4, r5, pc}

00025f64 <adv_unpause_enabled>:
{
   25f64:	b410      	push	{r4}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   25f66:	f100 0310 	add.w	r3, r0, #16
   25f6a:	e8d3 2fef 	ldaex	r2, [r3]
   25f6e:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
   25f72:	e8c3 1fe4 	stlex	r4, r1, [r3]
   25f76:	2c00      	cmp	r4, #0
   25f78:	d1f7      	bne.n	25f6a <adv_unpause_enabled+0x6>
	if (atomic_test_and_clear_bit(adv->flags, BT_ADV_PAUSED)) {
   25f7a:	0413      	lsls	r3, r2, #16
   25f7c:	d503      	bpl.n	25f86 <adv_unpause_enabled+0x22>
		bt_le_adv_set_enable(adv, true);
   25f7e:	2101      	movs	r1, #1
}
   25f80:	bc10      	pop	{r4}
		bt_le_adv_set_enable(adv, true);
   25f82:	f000 b940 	b.w	26206 <bt_le_adv_set_enable>
}
   25f86:	bc10      	pop	{r4}
   25f88:	4770      	bx	lr

00025f8a <adv_pause_enabled>:
	if (atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   25f8a:	f100 0310 	add.w	r3, r0, #16
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   25f8e:	e8d3 2faf 	lda	r2, [r3]
   25f92:	0612      	lsls	r2, r2, #24
   25f94:	d50a      	bpl.n	25fac <adv_pause_enabled+0x22>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   25f96:	e8d3 1fef 	ldaex	r1, [r3]
   25f9a:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
   25f9e:	e8c3 1fe2 	stlex	r2, r1, [r3]
   25fa2:	2a00      	cmp	r2, #0
   25fa4:	d1f7      	bne.n	25f96 <adv_pause_enabled+0xc>
		bt_le_adv_set_enable(adv, false);
   25fa6:	2100      	movs	r1, #0
   25fa8:	f000 b92d 	b.w	26206 <bt_le_adv_set_enable>
}
   25fac:	4770      	bx	lr

00025fae <bt_lookup_id_addr>:
{
   25fae:	b510      	push	{r4, lr}
   25fb0:	460c      	mov	r4, r1
	CHECKIF(id >= CONFIG_BT_ID_MAX || addr == NULL) {
   25fb2:	b930      	cbnz	r0, 25fc2 <bt_lookup_id_addr+0x14>
   25fb4:	b119      	cbz	r1, 25fbe <bt_lookup_id_addr+0x10>
		keys = bt_keys_find_irk(id, addr);
   25fb6:	f7f2 fc81 	bl	188bc <bt_keys_find_irk>
		if (keys) {
   25fba:	b100      	cbz	r0, 25fbe <bt_lookup_id_addr+0x10>
			return &keys->addr;
   25fbc:	1c44      	adds	r4, r0, #1
}
   25fbe:	4620      	mov	r0, r4
   25fc0:	bd10      	pop	{r4, pc}
		return NULL;
   25fc2:	2400      	movs	r4, #0
   25fc4:	e7fb      	b.n	25fbe <bt_lookup_id_addr+0x10>

00025fc6 <bt_id_set_adv_random_addr>:
	CHECKIF(adv == NULL || addr == NULL) {
   25fc6:	b118      	cbz	r0, 25fd0 <bt_id_set_adv_random_addr+0xa>
   25fc8:	b111      	cbz	r1, 25fd0 <bt_id_set_adv_random_addr+0xa>
		return set_random_address(addr);
   25fca:	4608      	mov	r0, r1
   25fcc:	f7ec bb6e 	b.w	126ac <set_random_address>
}
   25fd0:	f06f 0015 	mvn.w	r0, #21
   25fd4:	4770      	bx	lr

00025fd6 <bt_id_set_adv_private_addr>:
{
   25fd6:	b513      	push	{r0, r1, r4, lr}
	CHECKIF(adv == NULL) {
   25fd8:	4604      	mov	r4, r0
   25fda:	b180      	cbz	r0, 25ffe <bt_id_set_adv_private_addr+0x28>
	err = bt_rand(nrpa.val, sizeof(nrpa.val));
   25fdc:	2106      	movs	r1, #6
   25fde:	4668      	mov	r0, sp
   25fe0:	f7ed facc 	bl	1357c <bt_rand>
	if (err) {
   25fe4:	b948      	cbnz	r0, 25ffa <bt_id_set_adv_private_addr+0x24>
	BT_ADDR_SET_NRPA(&nrpa);
   25fe6:	f89d 3005 	ldrb.w	r3, [sp, #5]
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   25fea:	4669      	mov	r1, sp
	BT_ADDR_SET_NRPA(&nrpa);
   25fec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   25ff0:	4620      	mov	r0, r4
	BT_ADDR_SET_NRPA(&nrpa);
   25ff2:	f88d 3005 	strb.w	r3, [sp, #5]
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   25ff6:	f7ff ffe6 	bl	25fc6 <bt_id_set_adv_random_addr>
}
   25ffa:	b002      	add	sp, #8
   25ffc:	bd10      	pop	{r4, pc}
		return -EINVAL;
   25ffe:	f06f 0015 	mvn.w	r0, #21
   26002:	e7fa      	b.n	25ffa <bt_id_set_adv_private_addr+0x24>

00026004 <bt_id_adv_random_addr_check>:
}
   26004:	3800      	subs	r0, #0
   26006:	bf18      	it	ne
   26008:	2001      	movne	r0, #1
   2600a:	4770      	bx	lr

0002600c <pending_id_update>:
	if (keys->state & BT_KEYS_ID_PENDING_ADD) {
   2600c:	7a03      	ldrb	r3, [r0, #8]
   2600e:	07d9      	lsls	r1, r3, #31
   26010:	d504      	bpl.n	2601c <pending_id_update+0x10>
		keys->state &= ~BT_KEYS_ID_PENDING_ADD;
   26012:	f023 0301 	bic.w	r3, r3, #1
   26016:	7203      	strb	r3, [r0, #8]
		bt_id_add(keys);
   26018:	f7ec bc00 	b.w	1281c <bt_id_add>
	if (keys->state & BT_KEYS_ID_PENDING_DEL) {
   2601c:	0799      	lsls	r1, r3, #30
   2601e:	d504      	bpl.n	2602a <pending_id_update+0x1e>
		keys->state &= ~BT_KEYS_ID_PENDING_DEL;
   26020:	f023 0302 	bic.w	r3, r3, #2
   26024:	7203      	strb	r3, [r0, #8]
		bt_id_del(keys);
   26026:	f7ec bcc5 	b.w	129b4 <bt_id_del>
}
   2602a:	4770      	bx	lr

0002602c <get_adv_channel_map>:
{
   2602c:	4603      	mov	r3, r0
		channel_map &= ~0x01;
   2602e:	f410 4f00 	tst.w	r0, #32768	; 0x8000
   26032:	bf0c      	ite	eq
   26034:	2007      	moveq	r0, #7
   26036:	2006      	movne	r0, #6
	if (options & BT_LE_ADV_OPT_DISABLE_CHAN_38) {
   26038:	03da      	lsls	r2, r3, #15
		channel_map &= ~0x02;
   2603a:	bf48      	it	mi
   2603c:	f000 0005 	andmi.w	r0, r0, #5
	if (options & BT_LE_ADV_OPT_DISABLE_CHAN_39) {
   26040:	039b      	lsls	r3, r3, #14
		channel_map &= ~0x04;
   26042:	bf48      	it	mi
   26044:	f000 00fb 	andmi.w	r0, r0, #251	; 0xfb
}
   26048:	4770      	bx	lr

0002604a <atomic_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2604a:	e8d0 0faf 	lda	r0, [r0]
}
   2604e:	4770      	bx	lr

00026050 <atomic_and>:
{
   26050:	4603      	mov	r3, r0
   26052:	b510      	push	{r4, lr}
}
   26054:	e8d3 0fef 	ldaex	r0, [r3]
   26058:	ea00 0201 	and.w	r2, r0, r1
   2605c:	e8c3 2fe4 	stlex	r4, r2, [r3]
   26060:	2c00      	cmp	r4, #0
   26062:	d1f7      	bne.n	26054 <atomic_and+0x4>
   26064:	bd10      	pop	{r4, pc}

00026066 <bt_addr_le_copy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   26066:	680b      	ldr	r3, [r1, #0]
   26068:	6003      	str	r3, [r0, #0]
   2606a:	888b      	ldrh	r3, [r1, #4]
   2606c:	8083      	strh	r3, [r0, #4]
   2606e:	798b      	ldrb	r3, [r1, #6]
   26070:	7183      	strb	r3, [r0, #6]
   26072:	4770      	bx	lr

00026074 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26074:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26076:	ab0b      	add	r3, sp, #44	; 0x2c
   26078:	9305      	str	r3, [sp, #20]
   2607a:	9303      	str	r3, [sp, #12]
   2607c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2607e:	9302      	str	r3, [sp, #8]
   26080:	2300      	movs	r3, #0
   26082:	4618      	mov	r0, r3
   26084:	e9cd 3300 	strd	r3, r3, [sp]
   26088:	f7e7 fff4 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   2608c:	b007      	add	sp, #28
   2608e:	f85d fb04 	ldr.w	pc, [sp], #4

00026092 <atomic_set_bit_to>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   26092:	2301      	movs	r3, #1
{
   26094:	b410      	push	{r4}
	atomic_val_t mask = ATOMIC_MASK(bit);
   26096:	fa03 f101 	lsl.w	r1, r3, r1
{
   2609a:	4604      	mov	r4, r0
	if (val) {
   2609c:	b142      	cbz	r2, 260b0 <atomic_set_bit_to+0x1e>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   2609e:	e8d4 3fef 	ldaex	r3, [r4]
   260a2:	430b      	orrs	r3, r1
   260a4:	e8c4 3fe2 	stlex	r2, r3, [r4]
   260a8:	2a00      	cmp	r2, #0
   260aa:	d1f8      	bne.n	2609e <atomic_set_bit_to+0xc>
	}
}
   260ac:	bc10      	pop	{r4}
   260ae:	4770      	bx	lr
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   260b0:	43c9      	mvns	r1, r1
}
   260b2:	bc10      	pop	{r4}
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   260b4:	f7ff bfcc 	b.w	26050 <atomic_and>

000260b8 <le_adv_update.constprop.0>:
static int le_adv_update(struct bt_le_ext_adv *adv,
   260b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   260bc:	b087      	sub	sp, #28
   260be:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   260c2:	4605      	mov	r5, r0
   260c4:	460c      	mov	r4, r1
   260c6:	4690      	mov	r8, r2
	struct bt_ad d[2] = {};
   260c8:	2100      	movs	r1, #0
   260ca:	2210      	movs	r2, #16
   260cc:	a802      	add	r0, sp, #8
static int le_adv_update(struct bt_le_ext_adv *adv,
   260ce:	461f      	mov	r7, r3
   260d0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   260d4:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
	struct bt_ad d[2] = {};
   260d8:	f003 fa37 	bl	2954a <memset>
	if (name_type != ADV_NAME_TYPE_NONE) {
   260dc:	b9ce      	cbnz	r6, 26112 <le_adv_update.constprop.0+0x5a>
		d[0].len = ad_len;
   260de:	e9cd 4802 	strd	r4, r8, [sp, #8]
		d_len = 1;
   260e2:	2201      	movs	r2, #1
	return hci_set_ad(BT_HCI_OP_LE_SET_ADV_DATA, ad, ad_len);
   260e4:	f242 0008 	movw	r0, #8200	; 0x2008
   260e8:	a902      	add	r1, sp, #8
   260ea:	f7ec fed1 	bl	12e90 <hci_set_ad>
		if (err) {
   260ee:	4604      	mov	r4, r0
   260f0:	b958      	cbnz	r0, 2610a <le_adv_update.constprop.0+0x52>
	if (scannable) {
   260f2:	f1ba 0f00 	cmp.w	sl, #0
   260f6:	d13a      	bne.n	2616e <le_adv_update.constprop.0+0xb6>
   260f8:	3510      	adds	r5, #16
   260fa:	e8d5 3fef 	ldaex	r3, [r5]
   260fe:	f043 0304 	orr.w	r3, r3, #4
   26102:	e8c5 3fe2 	stlex	r2, r3, [r5]
   26106:	2a00      	cmp	r2, #0
   26108:	d1f7      	bne.n	260fa <le_adv_update.constprop.0+0x42>
}
   2610a:	4620      	mov	r0, r4
   2610c:	b007      	add	sp, #28
   2610e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const char *name = bt_get_name();
   26112:	f7ec fa81 	bl	12618 <bt_get_name>
   26116:	4683      	mov	fp, r0
		if ((ad && ad_has_name(ad, ad_len)) ||
   26118:	b9e4      	cbnz	r4, 26154 <le_adv_update.constprop.0+0x9c>
   2611a:	bb37      	cbnz	r7, 2616a <le_adv_update.constprop.0+0xb2>
		data = (struct bt_data)BT_DATA(
   2611c:	4658      	mov	r0, fp
   2611e:	f7e3 f91f 	bl	9360 <strlen>
   26122:	2309      	movs	r3, #9
		if (name_type == ADV_NAME_TYPE_AD) {
   26124:	2e01      	cmp	r6, #1
		d[0].data = ad;
   26126:	e9cd b401 	strd	fp, r4, [sp, #4]
		data = (struct bt_data)BT_DATA(
   2612a:	f88d 3000 	strb.w	r3, [sp]
   2612e:	f88d 0001 	strb.w	r0, [sp, #1]
		d[0].len = ad_len;
   26132:	f8cd 800c 	str.w	r8, [sp, #12]
		if (name_type == ADV_NAME_TYPE_AD) {
   26136:	d1d4      	bne.n	260e2 <le_adv_update.constprop.0+0x2a>
			d_len = 2;
   26138:	2202      	movs	r2, #2
			d[1].data = &data;
   2613a:	f8cd d010 	str.w	sp, [sp, #16]
			d[1].len = 1;
   2613e:	9605      	str	r6, [sp, #20]
			d_len = 2;
   26140:	e7d0      	b.n	260e4 <le_adv_update.constprop.0+0x2c>
		if (ad[i].type == BT_DATA_NAME_COMPLETE ||
   26142:	f814 2033 	ldrb.w	r2, [r4, r3, lsl #3]
   26146:	3a08      	subs	r2, #8
   26148:	2a01      	cmp	r2, #1
   2614a:	d924      	bls.n	26196 <le_adv_update.constprop.0+0xde>
	for (i = 0; i < ad_len; i++) {
   2614c:	3301      	adds	r3, #1
   2614e:	4598      	cmp	r8, r3
   26150:	d1f7      	bne.n	26142 <le_adv_update.constprop.0+0x8a>
   26152:	e7e2      	b.n	2611a <le_adv_update.constprop.0+0x62>
   26154:	2300      	movs	r3, #0
   26156:	e7fa      	b.n	2614e <le_adv_update.constprop.0+0x96>
		if (ad[i].type == BT_DATA_NAME_COMPLETE ||
   26158:	f817 2033 	ldrb.w	r2, [r7, r3, lsl #3]
   2615c:	3a08      	subs	r2, #8
   2615e:	2a01      	cmp	r2, #1
   26160:	d919      	bls.n	26196 <le_adv_update.constprop.0+0xde>
	for (i = 0; i < ad_len; i++) {
   26162:	3301      	adds	r3, #1
   26164:	4599      	cmp	r9, r3
   26166:	d1f7      	bne.n	26158 <le_adv_update.constprop.0+0xa0>
   26168:	e7d8      	b.n	2611c <le_adv_update.constprop.0+0x64>
   2616a:	2300      	movs	r3, #0
   2616c:	e7fa      	b.n	26164 <le_adv_update.constprop.0+0xac>
		d[0].data = sd;
   2616e:	2201      	movs	r2, #1
		if (name_type == ADV_NAME_TYPE_SD) {
   26170:	2e02      	cmp	r6, #2
			d[1].len = 1;
   26172:	bf08      	it	eq
   26174:	9205      	streq	r2, [sp, #20]
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   26176:	f242 0009 	movw	r0, #8201	; 0x2009
			d_len = 2;
   2617a:	bf08      	it	eq
   2617c:	4632      	moveq	r2, r6
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   2617e:	a902      	add	r1, sp, #8
			d[1].data = &data;
   26180:	bf08      	it	eq
   26182:	f8cd d010 	streq.w	sp, [sp, #16]
		d[0].len = sd_len;
   26186:	e9cd 7902 	strd	r7, r9, [sp, #8]
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   2618a:	f7ec fe81 	bl	12e90 <hci_set_ad>
		if (err) {
   2618e:	2800      	cmp	r0, #0
   26190:	d0b2      	beq.n	260f8 <le_adv_update.constprop.0+0x40>
   26192:	4604      	mov	r4, r0
   26194:	e7b9      	b.n	2610a <le_adv_update.constprop.0+0x52>
			return -EINVAL;
   26196:	f06f 0415 	mvn.w	r4, #21
   2619a:	e7b6      	b.n	2610a <le_adv_update.constprop.0+0x52>

0002619c <get_adv_name_type_param>:
	if (param->options & BT_LE_ADV_OPT_USE_NAME) {
   2619c:	6843      	ldr	r3, [r0, #4]
   2619e:	f013 0008 	ands.w	r0, r3, #8
   261a2:	d00a      	beq.n	261ba <get_adv_name_type_param+0x1e>
		if (param->options & BT_LE_ADV_OPT_FORCE_NAME_IN_AD) {
   261a4:	035a      	lsls	r2, r3, #13
   261a6:	d407      	bmi.n	261b8 <get_adv_name_type_param+0x1c>
		if ((param->options & BT_LE_ADV_OPT_EXT_ADV) &&
   261a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
			return ADV_NAME_TYPE_AD;
   261ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   261b0:	bf14      	ite	ne
   261b2:	2002      	movne	r0, #2
   261b4:	2001      	moveq	r0, #1
   261b6:	4770      	bx	lr
   261b8:	2001      	movs	r0, #1
}
   261ba:	4770      	bx	lr

000261bc <bt_le_adv_set_enable_legacy>:
{
   261bc:	b570      	push	{r4, r5, r6, lr}
   261be:	4606      	mov	r6, r0
   261c0:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_ENABLE, 1);
   261c2:	f242 000a 	movw	r0, #8202	; 0x200a
   261c6:	2101      	movs	r1, #1
{
   261c8:	b086      	sub	sp, #24
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_ENABLE, 1);
   261ca:	f7eb fb3f 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   261ce:	4604      	mov	r4, r0
   261d0:	b1b0      	cbz	r0, 26200 <bt_le_adv_set_enable_legacy+0x44>
   261d2:	300c      	adds	r0, #12
	if (enable) {
   261d4:	b195      	cbz	r5, 261fc <bt_le_adv_set_enable_legacy+0x40>
   261d6:	2101      	movs	r1, #1
   261d8:	f001 fc11 	bl	279fe <net_buf_simple_add_u8>
	bt_hci_cmd_state_set_init(buf, &state, adv->flags, BT_ADV_ENABLED, enable);
   261dc:	4620      	mov	r0, r4
   261de:	f106 0210 	add.w	r2, r6, #16
   261e2:	a903      	add	r1, sp, #12
   261e4:	2307      	movs	r3, #7
   261e6:	9500      	str	r5, [sp, #0]
   261e8:	f7eb fb1e 	bl	11828 <bt_hci_cmd_state_set_init>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADV_ENABLE, buf, NULL);
   261ec:	2200      	movs	r2, #0
   261ee:	4621      	mov	r1, r4
   261f0:	f242 000a 	movw	r0, #8202	; 0x200a
   261f4:	f7eb fb78 	bl	118e8 <bt_hci_cmd_send_sync>
}
   261f8:	b006      	add	sp, #24
   261fa:	bd70      	pop	{r4, r5, r6, pc}
   261fc:	4629      	mov	r1, r5
   261fe:	e7eb      	b.n	261d8 <bt_le_adv_set_enable_legacy+0x1c>
		return -ENOBUFS;
   26200:	f06f 0068 	mvn.w	r0, #104	; 0x68
   26204:	e7f8      	b.n	261f8 <bt_le_adv_set_enable_legacy+0x3c>

00026206 <bt_le_adv_set_enable>:
	return bt_le_adv_set_enable_legacy(adv, enable);
   26206:	f7ff bfd9 	b.w	261bc <bt_le_adv_set_enable_legacy>

0002620a <bt_le_lim_adv_cancel_timeout>:
	return k_work_cancel_delayable(&adv->lim_adv_timeout_work);
   2620a:	3018      	adds	r0, #24
   2620c:	f7fa ba3e 	b.w	2068c <k_work_cancel_delayable>

00026210 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26210:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26212:	ab0b      	add	r3, sp, #44	; 0x2c
   26214:	9305      	str	r3, [sp, #20]
   26216:	9303      	str	r3, [sp, #12]
   26218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2621a:	2201      	movs	r2, #1
   2621c:	9302      	str	r3, [sp, #8]
   2621e:	2300      	movs	r3, #0
   26220:	4618      	mov	r0, r3
   26222:	e9cd 3300 	strd	r3, r3, [sp]
   26226:	f7e7 ff25 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   2622a:	b007      	add	sp, #28
   2622c:	f85d fb04 	ldr.w	pc, [sp], #4

00026230 <bt_encrypt_le>:
}
#endif /* CONFIG_BT_HOST_CRYPTO_PRNG */

int bt_encrypt_le(const uint8_t key[16], const uint8_t plaintext[16],
		  uint8_t enc_data[16])
{
   26230:	b530      	push	{r4, r5, lr}
   26232:	460d      	mov	r5, r1
   26234:	4614      	mov	r4, r2
	struct tc_aes_key_sched_struct s;
	uint8_t tmp[16];

	CHECKIF(key == NULL || plaintext == NULL || enc_data == NULL) {
   26236:	4601      	mov	r1, r0
{
   26238:	b0b1      	sub	sp, #196	; 0xc4
	CHECKIF(key == NULL || plaintext == NULL || enc_data == NULL) {
   2623a:	b310      	cbz	r0, 26282 <bt_encrypt_le+0x52>
   2623c:	b30d      	cbz	r5, 26282 <bt_encrypt_le+0x52>
   2623e:	b302      	cbz	r2, 26282 <bt_encrypt_le+0x52>
	}

	LOG_DBG("key %s", bt_hex(key, 16));
	LOG_DBG("plaintext %s", bt_hex(plaintext, 16));

	sys_memcpy_swap(tmp, key, 16);
   26240:	4668      	mov	r0, sp
   26242:	f7ed f949 	bl	134d8 <sys_memcpy_swap.constprop.0>

	if (tc_aes128_set_encrypt_key(&s, tmp) == TC_CRYPTO_FAIL) {
   26246:	4669      	mov	r1, sp
   26248:	a804      	add	r0, sp, #16
   2624a:	f7e9 fc19 	bl	fa80 <tc_aes128_set_encrypt_key>
   2624e:	b1c0      	cbz	r0, 26282 <bt_encrypt_le+0x52>
		return -EINVAL;
	}

	sys_memcpy_swap(tmp, plaintext, 16);
   26250:	4629      	mov	r1, r5
   26252:	4668      	mov	r0, sp
   26254:	f7ed f940 	bl	134d8 <sys_memcpy_swap.constprop.0>

	if (tc_aes_encrypt(enc_data, tmp, &s) == TC_CRYPTO_FAIL) {
   26258:	4669      	mov	r1, sp
   2625a:	4620      	mov	r0, r4
   2625c:	aa04      	add	r2, sp, #16
   2625e:	f7ff f88e 	bl	2537e <tc_aes_encrypt>
   26262:	b170      	cbz	r0, 26282 <bt_encrypt_le+0x52>
   26264:	1e63      	subs	r3, r4, #1
   26266:	f104 0210 	add.w	r2, r4, #16
   2626a:	3407      	adds	r4, #7
		uint8_t tmp = ((uint8_t *)buf)[i];
   2626c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   26270:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
	for (i = 0; i < (length/2); i++) {
   26274:	42a3      	cmp	r3, r4
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   26276:	7018      	strb	r0, [r3, #0]
		((uint8_t *)buf)[length - 1 - i] = tmp;
   26278:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < (length/2); i++) {
   2627a:	d1f7      	bne.n	2626c <bt_encrypt_le+0x3c>

	sys_mem_swap(enc_data, 16);

	LOG_DBG("enc_data %s", bt_hex(enc_data, 16));

	return 0;
   2627c:	2000      	movs	r0, #0
}
   2627e:	b031      	add	sp, #196	; 0xc4
   26280:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   26282:	f06f 0015 	mvn.w	r0, #21
   26286:	e7fa      	b.n	2627e <bt_encrypt_le+0x4e>

00026288 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26288:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2628a:	ab0b      	add	r3, sp, #44	; 0x2c
   2628c:	9305      	str	r3, [sp, #20]
   2628e:	9303      	str	r3, [sp, #12]
   26290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   26292:	9302      	str	r3, [sp, #8]
   26294:	2300      	movs	r3, #0
   26296:	4618      	mov	r0, r3
   26298:	e9cd 3300 	strd	r3, r3, [sp]
   2629c:	f7e7 feea 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   262a0:	b007      	add	sp, #28
   262a2:	f85d fb04 	ldr.w	pc, [sp], #4

000262a6 <sys_slist_find_and_remove>:
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   262a6:	2200      	movs	r2, #0
	return list->head;
   262a8:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   262aa:	b90b      	cbnz	r3, 262b0 <sys_slist_find_and_remove+0xa>
   262ac:	4618      	mov	r0, r3
   262ae:	4770      	bx	lr
   262b0:	428b      	cmp	r3, r1
   262b2:	d110      	bne.n	262d6 <sys_slist_find_and_remove+0x30>
	return node->next;
   262b4:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   262b6:	b942      	cbnz	r2, 262ca <sys_slist_find_and_remove+0x24>
   262b8:	6842      	ldr	r2, [r0, #4]
	list->head = node;
   262ba:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   262bc:	4291      	cmp	r1, r2
   262be:	d100      	bne.n	262c2 <sys_slist_find_and_remove+0x1c>
	list->tail = node;
   262c0:	6043      	str	r3, [r0, #4]
	parent->next = child;
   262c2:	2300      	movs	r3, #0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   262c4:	2001      	movs	r0, #1
	parent->next = child;
   262c6:	600b      	str	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   262c8:	4770      	bx	lr
	parent->next = child;
   262ca:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
   262cc:	6843      	ldr	r3, [r0, #4]
   262ce:	4299      	cmp	r1, r3
	list->tail = node;
   262d0:	bf08      	it	eq
   262d2:	6042      	streq	r2, [r0, #4]
}
   262d4:	e7f5      	b.n	262c2 <sys_slist_find_and_remove+0x1c>
	return node->next;
   262d6:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   262d8:	681b      	ldr	r3, [r3, #0]
   262da:	e7e6      	b.n	262aa <sys_slist_find_and_remove+0x4>

000262dc <atomic_and>:
{
   262dc:	4603      	mov	r3, r0
   262de:	b510      	push	{r4, lr}
}
   262e0:	e8d3 0fef 	ldaex	r0, [r3]
   262e4:	ea00 0201 	and.w	r2, r0, r1
   262e8:	e8c3 2fe4 	stlex	r4, r2, [r3]
   262ec:	2c00      	cmp	r4, #0
   262ee:	d1f7      	bne.n	262e0 <atomic_and+0x4>
   262f0:	bd10      	pop	{r4, pc}

000262f2 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   262f2:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   262f4:	ab0b      	add	r3, sp, #44	; 0x2c
   262f6:	9305      	str	r3, [sp, #20]
   262f8:	9303      	str	r3, [sp, #12]
   262fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   262fc:	9302      	str	r3, [sp, #8]
   262fe:	2300      	movs	r3, #0
   26300:	4618      	mov	r0, r3
   26302:	e9cd 3300 	strd	r3, r3, [sp]
   26306:	f7e7 feb5 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   2630a:	b007      	add	sp, #28
   2630c:	f85d fb04 	ldr.w	pc, [sp], #4

00026310 <tx_complete_work>:
	tx_notify(conn);
   26310:	3828      	subs	r0, #40	; 0x28
   26312:	f7ed bac3 	b.w	1389c <tx_notify>

00026316 <bt_conn_reset_rx_state>:
{
   26316:	b510      	push	{r4, lr}
   26318:	4604      	mov	r4, r0
	if (!conn->rx) {
   2631a:	6900      	ldr	r0, [r0, #16]
   2631c:	b118      	cbz	r0, 26326 <bt_conn_reset_rx_state+0x10>
	net_buf_unref(conn->rx);
   2631e:	f7f2 feb1 	bl	19084 <net_buf_unref>
	conn->rx = NULL;
   26322:	2300      	movs	r3, #0
   26324:	6123      	str	r3, [r4, #16]
}
   26326:	bd10      	pop	{r4, pc}

00026328 <conn_lookup_handle>:
{
   26328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   2632c:	4607      	mov	r7, r0
   2632e:	460e      	mov	r6, r1
   26330:	4690      	mov	r8, r2
	for (i = 0; i < size; i++) {
   26332:	2400      	movs	r4, #0
		struct bt_conn *conn = bt_conn_ref(&conns[i]);
   26334:	f04f 09c8 	mov.w	r9, #200	; 0xc8
	for (i = 0; i < size; i++) {
   26338:	42b4      	cmp	r4, r6
   2633a:	d103      	bne.n	26344 <conn_lookup_handle+0x1c>
	return NULL;
   2633c:	2300      	movs	r3, #0
}
   2633e:	4618      	mov	r0, r3
   26340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		struct bt_conn *conn = bt_conn_ref(&conns[i]);
   26344:	fb09 7004 	mla	r0, r9, r4, r7
   26348:	f7ed fd5a 	bl	13e00 <bt_conn_ref>
   2634c:	4603      	mov	r3, r0
		if (!conn) {
   2634e:	b158      	cbz	r0, 26368 <conn_lookup_handle+0x40>
		if (!bt_conn_is_handle_valid(conn)) {
   26350:	7b45      	ldrb	r5, [r0, #13]
/* Look up an existing connection */
struct bt_conn *bt_conn_lookup_handle(uint16_t handle);

static inline bool bt_conn_is_handle_valid(struct bt_conn *conn)
{
	switch (conn->state) {
   26352:	2d01      	cmp	r5, #1
   26354:	d002      	beq.n	2635c <conn_lookup_handle+0x34>
   26356:	3d07      	subs	r5, #7
   26358:	2d01      	cmp	r5, #1
   2635a:	d803      	bhi.n	26364 <conn_lookup_handle+0x3c>
		if (conn->handle != handle) {
   2635c:	881a      	ldrh	r2, [r3, #0]
   2635e:	4542      	cmp	r2, r8
   26360:	d0ed      	beq.n	2633e <conn_lookup_handle+0x16>
			bt_conn_unref(conn);
   26362:	4618      	mov	r0, r3
   26364:	f7ed fd74 	bl	13e50 <bt_conn_unref>
	for (i = 0; i < size; i++) {
   26368:	3401      	adds	r4, #1
   2636a:	e7e5      	b.n	26338 <conn_lookup_handle+0x10>

0002636c <bt_conn_connected>:
{
   2636c:	b510      	push	{r4, lr}
   2636e:	4604      	mov	r4, r0
	bt_l2cap_connected(conn);
   26370:	f7ee faa8 	bl	148c4 <bt_l2cap_connected>
	notify_connected(conn);
   26374:	4620      	mov	r0, r4
}
   26376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	notify_connected(conn);
   2637a:	f7ed ba59 	b.w	13830 <notify_connected>

0002637e <bt_conn_disconnect>:
{
   2637e:	b510      	push	{r4, lr}
	switch (conn->state) {
   26380:	7b43      	ldrb	r3, [r0, #13]
{
   26382:	4604      	mov	r4, r0
	switch (conn->state) {
   26384:	3b02      	subs	r3, #2
   26386:	2b06      	cmp	r3, #6
   26388:	d816      	bhi.n	263b8 <bt_conn_disconnect+0x3a>
   2638a:	e8df f003 	tbb	[pc, r3]
   2638e:	1504      	.short	0x1504
   26390:	0b091515 	.word	0x0b091515
   26394:	09          	.byte	0x09
   26395:	00          	.byte	0x00
		conn->err = reason;
   26396:	7301      	strb	r1, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   26398:	2100      	movs	r1, #0
		bt_conn_set_state(conn, BT_CONN_DISCONNECTING);
   2639a:	4620      	mov	r0, r4
   2639c:	f7ed fd90 	bl	13ec0 <bt_conn_set_state>
{
   263a0:	2000      	movs	r0, #0
}
   263a2:	bd10      	pop	{r4, pc}
	err = bt_hci_disconnect(conn->handle, reason);
   263a4:	8800      	ldrh	r0, [r0, #0]
   263a6:	f7ff fcd5 	bl	25d54 <bt_hci_disconnect>
	if (err) {
   263aa:	2800      	cmp	r0, #0
   263ac:	d1f9      	bne.n	263a2 <bt_conn_disconnect+0x24>
	if (conn->state == BT_CONN_CONNECTED) {
   263ae:	7b63      	ldrb	r3, [r4, #13]
   263b0:	2b07      	cmp	r3, #7
   263b2:	d1f5      	bne.n	263a0 <bt_conn_disconnect+0x22>
		bt_conn_set_state(conn, BT_CONN_DISCONNECTING);
   263b4:	2108      	movs	r1, #8
   263b6:	e7f0      	b.n	2639a <bt_conn_disconnect+0x1c>
		return -ENOTCONN;
   263b8:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   263bc:	e7f1      	b.n	263a2 <bt_conn_disconnect+0x24>

000263be <bt_conn_set_security>:
{
   263be:	b538      	push	{r3, r4, r5, lr}
	if (conn->state != BT_CONN_CONNECTED) {
   263c0:	7b43      	ldrb	r3, [r0, #13]
{
   263c2:	4604      	mov	r4, r0
	if (conn->state != BT_CONN_CONNECTED) {
   263c4:	2b07      	cmp	r3, #7
{
   263c6:	460d      	mov	r5, r1
	if (conn->state != BT_CONN_CONNECTED) {
   263c8:	d122      	bne.n	26410 <bt_conn_set_security+0x52>
	if (conn->sec_level >= sec || conn->required_sec_level >= sec) {
   263ca:	7a43      	ldrb	r3, [r0, #9]
   263cc:	428b      	cmp	r3, r1
   263ce:	d215      	bcs.n	263fc <bt_conn_set_security+0x3e>
   263d0:	7a83      	ldrb	r3, [r0, #10]
   263d2:	428b      	cmp	r3, r1
   263d4:	d212      	bcs.n	263fc <bt_conn_set_security+0x3e>
	if (val) {
   263d6:	060b      	lsls	r3, r1, #24
	atomic_set_bit_to(conn->flags, BT_CONN_FORCE_PAIR,
   263d8:	f100 0004 	add.w	r0, r0, #4
   263dc:	d510      	bpl.n	26400 <bt_conn_set_security+0x42>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   263de:	e8d0 3fef 	ldaex	r3, [r0]
   263e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   263e6:	e8c0 3fe2 	stlex	r2, r3, [r0]
   263ea:	2a00      	cmp	r2, #0
   263ec:	d1f7      	bne.n	263de <bt_conn_set_security+0x20>
	conn->required_sec_level = sec & ~BT_SECURITY_FORCE_PAIR;
   263ee:	f005 057f 	and.w	r5, r5, #127	; 0x7f
		return bt_smp_start_security(conn);
   263f2:	4620      	mov	r0, r4
	conn->required_sec_level = sec & ~BT_SECURITY_FORCE_PAIR;
   263f4:	72a5      	strb	r5, [r4, #10]
		return bt_smp_start_security(conn);
   263f6:	f7f1 fc05 	bl	17c04 <bt_smp_start_security>
	if (err) {
   263fa:	b930      	cbnz	r0, 2640a <bt_conn_set_security+0x4c>
		return -ENOTCONN;
   263fc:	2000      	movs	r0, #0
}
   263fe:	bd38      	pop	{r3, r4, r5, pc}
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   26400:	f46f 6100 	mvn.w	r1, #2048	; 0x800
   26404:	f7ff ff6a 	bl	262dc <atomic_and>
   26408:	e7f1      	b.n	263ee <bt_conn_set_security+0x30>
		conn->required_sec_level = conn->sec_level;
   2640a:	7a63      	ldrb	r3, [r4, #9]
   2640c:	72a3      	strb	r3, [r4, #10]
   2640e:	e7f6      	b.n	263fe <bt_conn_set_security+0x40>
		return -ENOTCONN;
   26410:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   26414:	e7f3      	b.n	263fe <bt_conn_set_security+0x40>

00026416 <bt_conn_get_security>:
}
   26416:	7a40      	ldrb	r0, [r0, #9]
   26418:	4770      	bx	lr

0002641a <bt_conn_is_peer_addr_le>:
{
   2641a:	b538      	push	{r3, r4, r5, lr}
	if (id != conn->id) {
   2641c:	7a03      	ldrb	r3, [r0, #8]
{
   2641e:	4604      	mov	r4, r0
	if (id != conn->id) {
   26420:	428b      	cmp	r3, r1
{
   26422:	4615      	mov	r5, r2
	if (id != conn->id) {
   26424:	d115      	bne.n	26452 <bt_conn_is_peer_addr_le+0x38>
	return memcmp(a, b, sizeof(*a));
   26426:	f100 0190 	add.w	r1, r0, #144	; 0x90
   2642a:	2207      	movs	r2, #7
   2642c:	4628      	mov	r0, r5
   2642e:	f003 f842 	bl	294b6 <memcmp>
	if (bt_addr_le_eq(peer, &conn->le.dst)) {
   26432:	b180      	cbz	r0, 26456 <bt_conn_is_peer_addr_le+0x3c>
	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   26434:	78e3      	ldrb	r3, [r4, #3]
   26436:	2207      	movs	r2, #7
   26438:	b943      	cbnz	r3, 2644c <bt_conn_is_peer_addr_le+0x32>
   2643a:	f104 019e 	add.w	r1, r4, #158	; 0x9e
   2643e:	4628      	mov	r0, r5
   26440:	f003 f839 	bl	294b6 <memcmp>
	return bt_addr_le_cmp(a, b) == 0;
   26444:	fab0 f080 	clz	r0, r0
   26448:	0940      	lsrs	r0, r0, #5
}
   2644a:	bd38      	pop	{r3, r4, r5, pc}
	return memcmp(a, b, sizeof(*a));
   2644c:	f104 0197 	add.w	r1, r4, #151	; 0x97
   26450:	e7f5      	b.n	2643e <bt_conn_is_peer_addr_le+0x24>
		return false;
   26452:	2000      	movs	r0, #0
   26454:	e7f9      	b.n	2644a <bt_conn_is_peer_addr_le+0x30>
		return true;
   26456:	2001      	movs	r0, #1
   26458:	e7f7      	b.n	2644a <bt_conn_is_peer_addr_le+0x30>

0002645a <bt_conn_get_dst>:
}
   2645a:	3090      	adds	r0, #144	; 0x90
   2645c:	4770      	bx	lr

0002645e <bt_conn_le_conn_update>:
{
   2645e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26460:	4607      	mov	r7, r0
   26462:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_UPDATE,
   26464:	f242 0013 	movw	r0, #8211	; 0x2013
   26468:	210e      	movs	r1, #14
   2646a:	f7eb f9ef 	bl	1184c <bt_hci_cmd_create>
	if (!buf) {
   2646e:	4606      	mov	r6, r0
   26470:	b1d0      	cbz	r0, 264a8 <bt_conn_le_conn_update+0x4a>
	return net_buf_simple_add(&buf->b, len);
   26472:	210e      	movs	r1, #14
   26474:	300c      	adds	r0, #12
   26476:	f7f2 ff27 	bl	192c8 <net_buf_simple_add>
   2647a:	4604      	mov	r4, r0
__ssp_bos_icheck3(memset, void *, int)
   2647c:	220e      	movs	r2, #14
   2647e:	2100      	movs	r1, #0
   26480:	f003 f863 	bl	2954a <memset>
	conn_update->handle = sys_cpu_to_le16(conn->handle);
   26484:	883b      	ldrh	r3, [r7, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26486:	4631      	mov	r1, r6
	conn_update->handle = sys_cpu_to_le16(conn->handle);
   26488:	8023      	strh	r3, [r4, #0]
	conn_update->conn_interval_min = sys_cpu_to_le16(param->interval_min);
   2648a:	882b      	ldrh	r3, [r5, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   2648c:	2200      	movs	r2, #0
	conn_update->conn_interval_min = sys_cpu_to_le16(param->interval_min);
   2648e:	8063      	strh	r3, [r4, #2]
	conn_update->conn_interval_max = sys_cpu_to_le16(param->interval_max);
   26490:	886b      	ldrh	r3, [r5, #2]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26492:	f242 0013 	movw	r0, #8211	; 0x2013
	conn_update->conn_interval_max = sys_cpu_to_le16(param->interval_max);
   26496:	80a3      	strh	r3, [r4, #4]
	conn_update->conn_latency = sys_cpu_to_le16(param->latency);
   26498:	88ab      	ldrh	r3, [r5, #4]
   2649a:	80e3      	strh	r3, [r4, #6]
	conn_update->supervision_timeout = sys_cpu_to_le16(param->timeout);
   2649c:	88eb      	ldrh	r3, [r5, #6]
   2649e:	8123      	strh	r3, [r4, #8]
}
   264a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   264a4:	f7eb ba20 	b.w	118e8 <bt_hci_cmd_send_sync>
}
   264a8:	f06f 0068 	mvn.w	r0, #104	; 0x68
   264ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000264ae <l2cap_connected>:
}
   264ae:	4770      	bx	lr

000264b0 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   264b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   264b2:	ab0b      	add	r3, sp, #44	; 0x2c
   264b4:	9305      	str	r3, [sp, #20]
   264b6:	9303      	str	r3, [sp, #12]
   264b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   264ba:	9302      	str	r3, [sp, #8]
   264bc:	2300      	movs	r3, #0
   264be:	4618      	mov	r0, r3
   264c0:	e9cd 3300 	strd	r3, r3, [sp]
   264c4:	f7e7 fdd6 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   264c8:	b007      	add	sp, #28
   264ca:	f85d fb04 	ldr.w	pc, [sp], #4

000264ce <l2cap_disconnected>:
static void l2cap_disconnected(struct bt_l2cap_chan *chan)
   264ce:	4770      	bx	lr

000264d0 <bt_l2cap_chan_del>:
{
   264d0:	b570      	push	{r4, r5, r6, lr}
   264d2:	4604      	mov	r4, r0
	if (!chan->conn) {
   264d4:	e9d0 3500 	ldrd	r3, r5, [r0]
   264d8:	b123      	cbz	r3, 264e4 <bt_l2cap_chan_del+0x14>
	if (ops->disconnected) {
   264da:	686b      	ldr	r3, [r5, #4]
   264dc:	b103      	cbz	r3, 264e0 <bt_l2cap_chan_del+0x10>
		ops->disconnected(chan);
   264de:	4798      	blx	r3
	chan->conn = NULL;
   264e0:	2300      	movs	r3, #0
   264e2:	6023      	str	r3, [r4, #0]
	if (chan->destroy) {
   264e4:	68e3      	ldr	r3, [r4, #12]
   264e6:	b10b      	cbz	r3, 264ec <bt_l2cap_chan_del+0x1c>
		chan->destroy(chan);
   264e8:	4620      	mov	r0, r4
   264ea:	4798      	blx	r3
	if (ops->released) {
   264ec:	6a2b      	ldr	r3, [r5, #32]
   264ee:	b11b      	cbz	r3, 264f8 <bt_l2cap_chan_del+0x28>
		ops->released(chan);
   264f0:	4620      	mov	r0, r4
}
   264f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ops->released(chan);
   264f6:	4718      	bx	r3
}
   264f8:	bd70      	pop	{r4, r5, r6, pc}

000264fa <bt_l2cap_disconnected>:
{
   264fa:	b538      	push	{r3, r4, r5, lr}
	return list->head;
   264fc:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   264fe:	b130      	cbz	r0, 2650e <bt_l2cap_disconnected+0x14>
	return node->next;
   26500:	f850 4908 	ldr.w	r4, [r0], #-8
   26504:	b104      	cbz	r4, 26508 <bt_l2cap_disconnected+0xe>
   26506:	3c08      	subs	r4, #8
		bt_l2cap_chan_del(chan);
   26508:	f7ff ffe2 	bl	264d0 <bt_l2cap_chan_del>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   2650c:	b904      	cbnz	r4, 26510 <bt_l2cap_disconnected+0x16>
}
   2650e:	bd38      	pop	{r3, r4, r5, pc}
   26510:	68a5      	ldr	r5, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26512:	b12d      	cbz	r5, 26520 <bt_l2cap_disconnected+0x26>
		bt_l2cap_chan_del(chan);
   26514:	4620      	mov	r0, r4
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26516:	3d08      	subs	r5, #8
		bt_l2cap_chan_del(chan);
   26518:	f7ff ffda 	bl	264d0 <bt_l2cap_chan_del>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   2651c:	462c      	mov	r4, r5
   2651e:	e7f7      	b.n	26510 <bt_l2cap_disconnected+0x16>
		bt_l2cap_chan_del(chan);
   26520:	4620      	mov	r0, r4
}
   26522:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		bt_l2cap_chan_del(chan);
   26526:	f7ff bfd3 	b.w	264d0 <bt_l2cap_chan_del>

0002652a <bt_l2cap_security_changed>:
{
   2652a:	b538      	push	{r3, r4, r5, lr}
	return list->head;
   2652c:	6d43      	ldr	r3, [r0, #84]	; 0x54
   2652e:	460d      	mov	r5, r1
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26530:	b1bb      	cbz	r3, 26562 <bt_l2cap_security_changed+0x38>
   26532:	4618      	mov	r0, r3
	return node->next;
   26534:	f850 4908 	ldr.w	r4, [r0], #-8
   26538:	b104      	cbz	r4, 2653c <bt_l2cap_security_changed+0x12>
   2653a:	3c08      	subs	r4, #8
		if (chan->ops->encrypt_change) {
   2653c:	f853 3c04 	ldr.w	r3, [r3, #-4]
   26540:	689b      	ldr	r3, [r3, #8]
   26542:	b10b      	cbz	r3, 26548 <bt_l2cap_security_changed+0x1e>
			chan->ops->encrypt_change(chan, hci_status);
   26544:	4629      	mov	r1, r5
   26546:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26548:	b15c      	cbz	r4, 26562 <bt_l2cap_security_changed+0x38>
   2654a:	4620      	mov	r0, r4
   2654c:	68a4      	ldr	r4, [r4, #8]
   2654e:	6843      	ldr	r3, [r0, #4]
   26550:	b124      	cbz	r4, 2655c <bt_l2cap_security_changed+0x32>
		if (chan->ops->encrypt_change) {
   26552:	689b      	ldr	r3, [r3, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26554:	3c08      	subs	r4, #8
		if (chan->ops->encrypt_change) {
   26556:	2b00      	cmp	r3, #0
   26558:	d1f4      	bne.n	26544 <bt_l2cap_security_changed+0x1a>
   2655a:	e7f6      	b.n	2654a <bt_l2cap_security_changed+0x20>
   2655c:	689b      	ldr	r3, [r3, #8]
   2655e:	2b00      	cmp	r3, #0
   26560:	d1f0      	bne.n	26544 <bt_l2cap_security_changed+0x1a>
}
   26562:	bd38      	pop	{r3, r4, r5, pc}

00026564 <bt_l2cap_create_pdu_timeout>:
	return bt_conn_create_pdu_timeout(pool,
   26564:	3104      	adds	r1, #4
   26566:	f7ed bdb5 	b.w	140d4 <bt_conn_create_pdu_timeout>

0002656a <bt_l2cap_send_cb>:
{
   2656a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2656e:	4614      	mov	r4, r2
   26570:	4605      	mov	r5, r0
   26572:	460f      	mov	r7, r1
	return net_buf_simple_push(&buf->b, len);
   26574:	f102 000c 	add.w	r0, r2, #12
   26578:	2104      	movs	r1, #4
   2657a:	461e      	mov	r6, r3
   2657c:	f8dd 8018 	ldr.w	r8, [sp, #24]
   26580:	f7f2 fe46 	bl	19210 <net_buf_simple_push>
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   26584:	8a22      	ldrh	r2, [r4, #16]
	hdr->cid = sys_cpu_to_le16(cid);
   26586:	8047      	strh	r7, [r0, #2]
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   26588:	3a04      	subs	r2, #4
   2658a:	8002      	strh	r2, [r0, #0]
	return bt_conn_send_cb(conn, buf, cb, user_data);
   2658c:	4643      	mov	r3, r8
   2658e:	4632      	mov	r2, r6
   26590:	4621      	mov	r1, r4
   26592:	4628      	mov	r0, r5
}
   26594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_conn_send_cb(conn, buf, cb, user_data);
   26598:	f7ed bb92 	b.w	13cc0 <bt_conn_send_cb>

0002659c <bt_l2cap_le_lookup_tx_cid>:
	return list->head;
   2659c:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2659e:	b128      	cbz	r0, 265ac <bt_l2cap_le_lookup_tx_cid+0x10>
		if (BT_L2CAP_LE_CHAN(chan)->tx.cid == cid) {
   265a0:	8b83      	ldrh	r3, [r0, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   265a2:	3808      	subs	r0, #8
		if (BT_L2CAP_LE_CHAN(chan)->tx.cid == cid) {
   265a4:	428b      	cmp	r3, r1
   265a6:	d001      	beq.n	265ac <bt_l2cap_le_lookup_tx_cid+0x10>
	return node->next;
   265a8:	6880      	ldr	r0, [r0, #8]
   265aa:	e7f8      	b.n	2659e <bt_l2cap_le_lookup_tx_cid+0x2>
}
   265ac:	4770      	bx	lr

000265ae <bt_l2cap_le_lookup_rx_cid>:
	return list->head;
   265ae:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   265b0:	b128      	cbz	r0, 265be <bt_l2cap_le_lookup_rx_cid+0x10>
		if (BT_L2CAP_LE_CHAN(chan)->rx.cid == cid) {
   265b2:	8983      	ldrh	r3, [r0, #12]
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   265b4:	3808      	subs	r0, #8
		if (BT_L2CAP_LE_CHAN(chan)->rx.cid == cid) {
   265b6:	428b      	cmp	r3, r1
   265b8:	d001      	beq.n	265be <bt_l2cap_le_lookup_rx_cid+0x10>
	return node->next;
   265ba:	6880      	ldr	r0, [r0, #8]
   265bc:	e7f8      	b.n	265b0 <bt_l2cap_le_lookup_rx_cid+0x2>
}
   265be:	4770      	bx	lr

000265c0 <bt_l2cap_init>:
		(void)memset(&l2cap_tx_meta_data_storage[i], 0,
					sizeof(l2cap_tx_meta_data_storage[i]));
		k_fifo_put(&free_l2cap_tx_meta_data, &l2cap_tx_meta_data_storage[i]);
	}
#endif /* CONFIG_BT_L2CAP_DYNAMIC_CHANNEL */
}
   265c0:	4770      	bx	lr

000265c2 <sys_slist_get>:
Z_GENLIST_GET(slist, snode)
   265c2:	4603      	mov	r3, r0
	return list->head;
   265c4:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_GET(slist, snode)
   265c6:	b128      	cbz	r0, 265d4 <sys_slist_get+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   265c8:	6859      	ldr	r1, [r3, #4]
	return node->next;
   265ca:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   265cc:	4288      	cmp	r0, r1
	list->head = node;
   265ce:	601a      	str	r2, [r3, #0]
	list->tail = node;
   265d0:	bf08      	it	eq
   265d2:	605a      	streq	r2, [r3, #4]
Z_GENLIST_GET(slist, snode)
   265d4:	4770      	bx	lr

000265d6 <net_buf_frags_len>:
 * @param buf Buffer to start off with.
 *
 * @return Number of bytes in the buffer and its fragments.
 */
static inline size_t net_buf_frags_len(struct net_buf *buf)
{
   265d6:	4603      	mov	r3, r0
	size_t bytes = 0;
   265d8:	2000      	movs	r0, #0

	while (buf) {
   265da:	b903      	cbnz	r3, 265de <net_buf_frags_len+0x8>
		bytes += buf->len;
		buf = buf->frags;
	}

	return bytes;
}
   265dc:	4770      	bx	lr
		bytes += buf->len;
   265de:	8a1a      	ldrh	r2, [r3, #16]
		buf = buf->frags;
   265e0:	685b      	ldr	r3, [r3, #4]
		bytes += buf->len;
   265e2:	4410      	add	r0, r2
		buf = buf->frags;
   265e4:	e7f9      	b.n	265da <net_buf_frags_len+0x4>

000265e6 <attr_read_type_cb>:
{
   265e6:	b510      	push	{r4, lr}
	if (!data->rsp->len) {
   265e8:	68d4      	ldr	r4, [r2, #12]
   265ea:	3102      	adds	r1, #2
   265ec:	7823      	ldrb	r3, [r4, #0]
   265ee:	b913      	cbnz	r3, 265f6 <attr_read_type_cb+0x10>
		data->rsp->len = read + sizeof(*data->item);
   265f0:	7021      	strb	r1, [r4, #0]
	return true;
   265f2:	2001      	movs	r0, #1
}
   265f4:	bd10      	pop	{r4, pc}
	} else if (data->rsp->len != read + sizeof(*data->item)) {
   265f6:	428b      	cmp	r3, r1
   265f8:	d0fb      	beq.n	265f2 <attr_read_type_cb+0xc>
		frag->len -= sizeof(*data->item);
   265fa:	8a03      	ldrh	r3, [r0, #16]
   265fc:	3b02      	subs	r3, #2
   265fe:	8203      	strh	r3, [r0, #16]
		data->item = NULL;
   26600:	2000      	movs	r0, #0
   26602:	6110      	str	r0, [r2, #16]
		return false;
   26604:	e7f6      	b.n	265f4 <attr_read_type_cb+0xe>

00026606 <att_prepare_write_req>:
}
   26606:	2006      	movs	r0, #6
   26608:	4770      	bx	lr

0002660a <atomic_test_bit>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2660a:	e8d0 0faf 	lda	r0, [r0]
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   2660e:	4108      	asrs	r0, r1
}
   26610:	f000 0001 	and.w	r0, r0, #1
   26614:	4770      	bx	lr

00026616 <write_cb>:
{
   26616:	b573      	push	{r0, r1, r4, r5, r6, lr}
   26618:	4614      	mov	r4, r2
	data->err = bt_gatt_check_perm(data->conn, attr,
   2661a:	4601      	mov	r1, r0
{
   2661c:	4605      	mov	r5, r0
	data->err = bt_gatt_check_perm(data->conn, attr,
   2661e:	f44f 7295 	mov.w	r2, #298	; 0x12a
   26622:	6820      	ldr	r0, [r4, #0]
   26624:	f000 fddc 	bl	271e0 <bt_gatt_check_perm>
   26628:	7520      	strb	r0, [r4, #20]
	if (data->err) {
   2662a:	bb00      	cbnz	r0, 2666e <write_cb+0x58>
	if (!data->req) {
   2662c:	7a23      	ldrb	r3, [r4, #8]
   2662e:	b1b3      	cbz	r3, 2665e <write_cb+0x48>
	} else if (data->req == BT_ATT_OP_EXEC_WRITE_REQ) {
   26630:	f1a3 0218 	sub.w	r2, r3, #24
   26634:	4253      	negs	r3, r2
   26636:	4153      	adcs	r3, r2
   26638:	009b      	lsls	r3, r3, #2
	write = attr->write(data->conn, attr, data->value, data->len,
   2663a:	9301      	str	r3, [sp, #4]
   2663c:	8a63      	ldrh	r3, [r4, #18]
   2663e:	4629      	mov	r1, r5
   26640:	9300      	str	r3, [sp, #0]
   26642:	68ae      	ldr	r6, [r5, #8]
   26644:	8a23      	ldrh	r3, [r4, #16]
   26646:	68e2      	ldr	r2, [r4, #12]
   26648:	6820      	ldr	r0, [r4, #0]
   2664a:	47b0      	blx	r6
	if (write < 0 || write != data->len) {
   2664c:	2800      	cmp	r0, #0
   2664e:	db08      	blt.n	26662 <write_cb+0x4c>
   26650:	8a23      	ldrh	r3, [r4, #16]
   26652:	4283      	cmp	r3, r0
   26654:	d10e      	bne.n	26674 <write_cb+0x5e>
	data->err = 0U;
   26656:	2300      	movs	r3, #0
	return BT_GATT_ITER_CONTINUE;
   26658:	2001      	movs	r0, #1
	data->err = 0U;
   2665a:	7523      	strb	r3, [r4, #20]
	return BT_GATT_ITER_CONTINUE;
   2665c:	e008      	b.n	26670 <write_cb+0x5a>
		flags |= BT_GATT_WRITE_FLAG_CMD;
   2665e:	2302      	movs	r3, #2
   26660:	e7eb      	b.n	2663a <write_cb+0x24>
	if (err < 0 && err >= -0xff) {
   26662:	f110 0fff 	cmn.w	r0, #255	; 0xff
   26666:	d305      	bcc.n	26674 <write_cb+0x5e>
		return -err;
   26668:	4240      	negs	r0, r0
   2666a:	b2c0      	uxtb	r0, r0
		data->err = err_to_att(write);
   2666c:	7520      	strb	r0, [r4, #20]
		return BT_GATT_ITER_STOP;
   2666e:	2000      	movs	r0, #0
}
   26670:	b002      	add	sp, #8
   26672:	bd70      	pop	{r4, r5, r6, pc}
	return BT_ATT_ERR_UNLIKELY;
   26674:	200e      	movs	r0, #14
   26676:	e7f9      	b.n	2666c <write_cb+0x56>

00026678 <bt_gatt_foreach_attr>:
 *  @param user_data Data to pass to the callback.
 */
static inline void bt_gatt_foreach_attr(uint16_t start_handle, uint16_t end_handle,
					bt_gatt_attr_func_t func,
					void *user_data)
{
   26678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	bt_gatt_foreach_attr_type(start_handle, end_handle, NULL, NULL, 0, func,
   2667a:	e9cd 2301 	strd	r2, r3, [sp, #4]
   2667e:	2300      	movs	r3, #0
   26680:	461a      	mov	r2, r3
   26682:	9300      	str	r3, [sp, #0]
   26684:	f7ef fe0e 	bl	162a4 <bt_gatt_foreach_attr_type>
				  user_data);
}
   26688:	b005      	add	sp, #20
   2668a:	f85d fb04 	ldr.w	pc, [sp], #4

0002668e <att_chan_mtu_updated>:
{
   2668e:	b470      	push	{r4, r5, r6}
	struct bt_att *att = updated_chan->att;
   26690:	6805      	ldr	r5, [r0, #0]
	return list->head;
   26692:	6aaa      	ldr	r2, [r5, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26694:	b352      	cbz	r2, 266ec <att_chan_mtu_updated+0x5e>
	return node->next;
   26696:	6813      	ldr	r3, [r2, #0]
   26698:	b103      	cbz	r3, 2669c <att_chan_mtu_updated+0xe>
   2669a:	3bf0      	subs	r3, #240	; 0xf0
   2669c:	f1a2 04f0 	sub.w	r4, r2, #240	; 0xf0
   266a0:	2200      	movs	r2, #0
   266a2:	4611      	mov	r1, r2
   266a4:	e000      	b.n	266a8 <att_chan_mtu_updated+0x1a>
   266a6:	3bf0      	subs	r3, #240	; 0xf0
		if (chan == updated_chan) {
   266a8:	4284      	cmp	r4, r0
   266aa:	d007      	beq.n	266bc <att_chan_mtu_updated+0x2e>
		max_tx = MAX(max_tx, chan->chan.tx.mtu);
   266ac:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
		max_rx = MAX(max_rx, chan->chan.rx.mtu);
   266ae:	8b64      	ldrh	r4, [r4, #26]
		max_tx = MAX(max_tx, chan->chan.tx.mtu);
   266b0:	42b1      	cmp	r1, r6
   266b2:	bf38      	it	cc
   266b4:	4631      	movcc	r1, r6
		max_rx = MAX(max_rx, chan->chan.rx.mtu);
   266b6:	42a2      	cmp	r2, r4
   266b8:	bf38      	it	cc
   266ba:	4622      	movcc	r2, r4
   266bc:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   266be:	b12b      	cbz	r3, 266cc <att_chan_mtu_updated+0x3e>
   266c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   266c4:	2b00      	cmp	r3, #0
   266c6:	d1ee      	bne.n	266a6 <att_chan_mtu_updated+0x18>
		if (chan == updated_chan) {
   266c8:	4284      	cmp	r4, r0
   266ca:	d1ef      	bne.n	266ac <att_chan_mtu_updated+0x1e>
	if ((updated_chan->chan.tx.mtu > max_tx) ||
   266cc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
	    (updated_chan->chan.rx.mtu > max_rx)) {
   266ce:	8b40      	ldrh	r0, [r0, #26]
	if ((updated_chan->chan.tx.mtu > max_tx) ||
   266d0:	428b      	cmp	r3, r1
   266d2:	d801      	bhi.n	266d8 <att_chan_mtu_updated+0x4a>
   266d4:	4290      	cmp	r0, r2
   266d6:	d90b      	bls.n	266f0 <att_chan_mtu_updated+0x62>
		bt_gatt_att_max_mtu_changed(att->conn, max_tx, max_rx);
   266d8:	4282      	cmp	r2, r0
   266da:	bf38      	it	cc
   266dc:	4602      	movcc	r2, r0
   266de:	4299      	cmp	r1, r3
   266e0:	6828      	ldr	r0, [r5, #0]
   266e2:	bf38      	it	cc
   266e4:	4619      	movcc	r1, r3
}
   266e6:	bc70      	pop	{r4, r5, r6}
		bt_gatt_att_max_mtu_changed(att->conn, max_tx, max_rx);
   266e8:	f7f0 bb7a 	b.w	16de0 <bt_gatt_att_max_mtu_changed>
   266ec:	4611      	mov	r1, r2
   266ee:	e7ed      	b.n	266cc <att_chan_mtu_updated+0x3e>
}
   266f0:	bc70      	pop	{r4, r5, r6}
   266f2:	4770      	bx	lr

000266f4 <attr_read_group_cb>:
	if (!data->rsp->len) {
   266f4:	68d0      	ldr	r0, [r2, #12]
   266f6:	3104      	adds	r1, #4
   266f8:	7803      	ldrb	r3, [r0, #0]
   266fa:	b913      	cbnz	r3, 26702 <attr_read_group_cb+0xe>
		data->rsp->len = read + sizeof(*data->group);
   266fc:	7001      	strb	r1, [r0, #0]
	return true;
   266fe:	2001      	movs	r0, #1
   26700:	4770      	bx	lr
	} else if (data->rsp->len != read + sizeof(*data->group)) {
   26702:	428b      	cmp	r3, r1
   26704:	d0fb      	beq.n	266fe <attr_read_group_cb+0xa>
		data->group = NULL;
   26706:	2000      	movs	r0, #0
		data->buf->len -= sizeof(*data->group);
   26708:	6891      	ldr	r1, [r2, #8]
   2670a:	8a0b      	ldrh	r3, [r1, #16]
   2670c:	3b04      	subs	r3, #4
   2670e:	820b      	strh	r3, [r1, #16]
		data->group = NULL;
   26710:	6110      	str	r0, [r2, #16]
}
   26712:	4770      	bx	lr

00026714 <find_info_cb>:
{
   26714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!data->rsp) {
   26716:	6893      	ldr	r3, [r2, #8]
{
   26718:	4605      	mov	r5, r0
   2671a:	460f      	mov	r7, r1
   2671c:	4614      	mov	r4, r2
	struct bt_att_chan *chan = data->chan;
   2671e:	6816      	ldr	r6, [r2, #0]
	if (!data->rsp) {
   26720:	b963      	cbnz	r3, 2673c <find_info_cb+0x28>
	return net_buf_simple_add(&buf->b, len);
   26722:	6850      	ldr	r0, [r2, #4]
   26724:	2101      	movs	r1, #1
   26726:	300c      	adds	r0, #12
   26728:	f7f2 fdce 	bl	192c8 <net_buf_simple_add>
		data->rsp = net_buf_add(data->buf, sizeof(*data->rsp));
   2672c:	60a0      	str	r0, [r4, #8]
		data->rsp->format = (attr->uuid->type == BT_UUID_TYPE_16) ?
   2672e:	682b      	ldr	r3, [r5, #0]
   26730:	781b      	ldrb	r3, [r3, #0]
   26732:	2b00      	cmp	r3, #0
   26734:	bf14      	ite	ne
   26736:	2302      	movne	r3, #2
   26738:	2301      	moveq	r3, #1
   2673a:	7003      	strb	r3, [r0, #0]
	switch (data->rsp->format) {
   2673c:	68a3      	ldr	r3, [r4, #8]
   2673e:	781b      	ldrb	r3, [r3, #0]
   26740:	2b01      	cmp	r3, #1
   26742:	d003      	beq.n	2674c <find_info_cb+0x38>
   26744:	2b02      	cmp	r3, #2
   26746:	d019      	beq.n	2677c <find_info_cb+0x68>
   26748:	2000      	movs	r0, #0
   2674a:	e016      	b.n	2677a <find_info_cb+0x66>
		if (attr->uuid->type != BT_UUID_TYPE_16) {
   2674c:	682b      	ldr	r3, [r5, #0]
   2674e:	781b      	ldrb	r3, [r3, #0]
   26750:	2b00      	cmp	r3, #0
   26752:	d1f9      	bne.n	26748 <find_info_cb+0x34>
   26754:	6860      	ldr	r0, [r4, #4]
   26756:	2104      	movs	r1, #4
   26758:	300c      	adds	r0, #12
   2675a:	f7f2 fdb5 	bl	192c8 <net_buf_simple_add>
		data->info16 = net_buf_add(data->buf, sizeof(*data->info16));
   2675e:	60e0      	str	r0, [r4, #12]
		data->info16->handle = sys_cpu_to_le16(handle);
   26760:	8007      	strh	r7, [r0, #0]
		data->info16->uuid = sys_cpu_to_le16(BT_UUID_16(attr->uuid)->val);
   26762:	682a      	ldr	r2, [r5, #0]
   26764:	68e3      	ldr	r3, [r4, #12]
   26766:	8852      	ldrh	r2, [r2, #2]
   26768:	805a      	strh	r2, [r3, #2]
		if (chan->chan.tx.mtu - data->buf->len >
   2676a:	6863      	ldr	r3, [r4, #4]
   2676c:	8d70      	ldrh	r0, [r6, #42]	; 0x2a
   2676e:	8a1b      	ldrh	r3, [r3, #16]
   26770:	1ac0      	subs	r0, r0, r3
   26772:	2804      	cmp	r0, #4
		if (chan->chan.tx.mtu - data->buf->len >
   26774:	bf94      	ite	ls
   26776:	2000      	movls	r0, #0
   26778:	2001      	movhi	r0, #1
}
   2677a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (attr->uuid->type != BT_UUID_TYPE_128) {
   2677c:	682b      	ldr	r3, [r5, #0]
   2677e:	781b      	ldrb	r3, [r3, #0]
   26780:	2b02      	cmp	r3, #2
   26782:	d1e1      	bne.n	26748 <find_info_cb+0x34>
   26784:	6860      	ldr	r0, [r4, #4]
   26786:	2112      	movs	r1, #18
   26788:	300c      	adds	r0, #12
   2678a:	f7f2 fd9d 	bl	192c8 <net_buf_simple_add>
		data->info128 = net_buf_add(data->buf, sizeof(*data->info128));
   2678e:	60e0      	str	r0, [r4, #12]
		data->info128->handle = sys_cpu_to_le16(handle);
   26790:	8007      	strh	r7, [r0, #0]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   26792:	682b      	ldr	r3, [r5, #0]
   26794:	68e2      	ldr	r2, [r4, #12]
   26796:	1c59      	adds	r1, r3, #1
   26798:	3202      	adds	r2, #2
   2679a:	3311      	adds	r3, #17
   2679c:	f851 0b04 	ldr.w	r0, [r1], #4
   267a0:	4299      	cmp	r1, r3
   267a2:	f842 0b04 	str.w	r0, [r2], #4
   267a6:	d1f9      	bne.n	2679c <find_info_cb+0x88>
		if (chan->chan.tx.mtu - data->buf->len >
   267a8:	6863      	ldr	r3, [r4, #4]
   267aa:	8d70      	ldrh	r0, [r6, #42]	; 0x2a
   267ac:	8a1b      	ldrh	r3, [r3, #16]
   267ae:	1ac0      	subs	r0, r0, r3
   267b0:	2812      	cmp	r0, #18
   267b2:	e7df      	b.n	26774 <find_info_cb+0x60>

000267b4 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   267b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   267b6:	ab0b      	add	r3, sp, #44	; 0x2c
   267b8:	9305      	str	r3, [sp, #20]
   267ba:	9303      	str	r3, [sp, #12]
   267bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   267be:	9302      	str	r3, [sp, #8]
   267c0:	2300      	movs	r3, #0
   267c2:	4618      	mov	r0, r3
   267c4:	e9cd 3300 	strd	r3, r3, [sp]
   267c8:	f7e7 fc54 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   267cc:	b007      	add	sp, #28
   267ce:	f85d fb04 	ldr.w	pc, [sp], #4

000267d2 <chan_req_send>:
{
   267d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   267d4:	4605      	mov	r5, r0
	if (chan->chan.tx.mtu < net_buf_frags_len(req->buf)) {
   267d6:	6888      	ldr	r0, [r1, #8]
   267d8:	f7ff fefd 	bl	265d6 <net_buf_frags_len>
   267dc:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
{
   267de:	460c      	mov	r4, r1
	if (chan->chan.tx.mtu < net_buf_frags_len(req->buf)) {
   267e0:	4283      	cmp	r3, r0
   267e2:	d30d      	bcc.n	26800 <chan_req_send+0x2e>
	req->buf = NULL;
   267e4:	2600      	movs	r6, #0
	chan->req = req;
   267e6:	f8c5 109c 	str.w	r1, [r5, #156]	; 0x9c
	buf = req->buf;
   267ea:	688f      	ldr	r7, [r1, #8]
	return chan_send(chan, buf);
   267ec:	4628      	mov	r0, r5
	req->buf = NULL;
   267ee:	608e      	str	r6, [r1, #8]
	return chan_send(chan, buf);
   267f0:	4639      	mov	r1, r7
   267f2:	f7ee faaf 	bl	14d54 <chan_send>
	if (err) {
   267f6:	b110      	cbz	r0, 267fe <chan_req_send+0x2c>
		req->buf = buf;
   267f8:	60a7      	str	r7, [r4, #8]
		chan->req = NULL;
   267fa:	f8c5 609c 	str.w	r6, [r5, #156]	; 0x9c
}
   267fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EMSGSIZE;
   26800:	f06f 0079 	mvn.w	r0, #121	; 0x79
   26804:	e7fb      	b.n	267fe <chan_req_send+0x2c>

00026806 <process_queue>:
{
   26806:	b570      	push	{r4, r5, r6, lr}
		return net_buf_get(fifo, K_NO_WAIT);
   26808:	2200      	movs	r2, #0
{
   2680a:	4604      	mov	r4, r0
		return net_buf_get(fifo, K_NO_WAIT);
   2680c:	2300      	movs	r3, #0
   2680e:	4608      	mov	r0, r1
{
   26810:	460e      	mov	r6, r1
		return net_buf_get(fifo, K_NO_WAIT);
   26812:	f001 f8cb 	bl	279ac <net_buf_get>
	if (buf) {
   26816:	4605      	mov	r5, r0
   26818:	b158      	cbz	r0, 26832 <process_queue+0x2c>
	return chan_send(chan, buf);
   2681a:	4601      	mov	r1, r0
   2681c:	4620      	mov	r0, r4
   2681e:	f7ee fa99 	bl	14d54 <chan_send>
		if (err) {
   26822:	4604      	mov	r4, r0
   26824:	b118      	cbz	r0, 2682e <process_queue+0x28>
			k_queue_prepend(&queue->_queue, buf);
   26826:	4629      	mov	r1, r5
   26828:	4630      	mov	r0, r6
   2682a:	f002 fc96 	bl	2915a <k_queue_prepend>
}
   2682e:	4620      	mov	r0, r4
   26830:	bd70      	pop	{r4, r5, r6, pc}
	return -ENOENT;
   26832:	f06f 0401 	mvn.w	r4, #1
   26836:	e7fa      	b.n	2682e <process_queue+0x28>

00026838 <bt_att_chan_send_rsp>:
{
   26838:	b538      	push	{r3, r4, r5, lr}
   2683a:	4604      	mov	r4, r0
   2683c:	460d      	mov	r5, r1
	err = chan_send(chan, buf);
   2683e:	f7ee fa89 	bl	14d54 <chan_send>
	if (err) {
   26842:	b130      	cbz	r0, 26852 <bt_att_chan_send_rsp+0x1a>
		net_buf_put(&chan->tx_queue, buf);
   26844:	4629      	mov	r1, r5
   26846:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
}
   2684a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		net_buf_put(&chan->tx_queue, buf);
   2684e:	f7f2 bbf3 	b.w	19038 <net_buf_put>
}
   26852:	bd38      	pop	{r3, r4, r5, pc}

00026854 <att_chan_read>:
{
   26854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26858:	4680      	mov	r8, r0
   2685a:	b085      	sub	sp, #20
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   2685c:	4610      	mov	r0, r2
{
   2685e:	4699      	mov	r9, r3
   26860:	4616      	mov	r6, r2
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26862:	f7ff feb8 	bl	265d6 <net_buf_frags_len>
   26866:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
{
   2686a:	468b      	mov	fp, r1
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   2686c:	4283      	cmp	r3, r0
   2686e:	d97a      	bls.n	26966 <att_chan_read+0x112>
	struct bt_conn *conn = chan->chan.chan.conn;
   26870:	f8d8 3004 	ldr.w	r3, [r8, #4]
	frag = net_buf_frag_last(buf);
   26874:	4630      	mov	r0, r6
	struct bt_conn *conn = chan->chan.chan.conn;
   26876:	9303      	str	r3, [sp, #12]
	frag = net_buf_frag_last(buf);
   26878:	f7f2 fc60 	bl	1913c <net_buf_frag_last>
	size_t len, total = 0;
   2687c:	f04f 0a00 	mov.w	sl, #0
	frag = net_buf_frag_last(buf);
   26880:	4605      	mov	r5, r0
		len = MIN(chan->chan.tx.mtu - net_buf_frags_len(buf),
   26882:	4630      	mov	r0, r6
   26884:	f7ff fea7 	bl	265d6 <net_buf_frags_len>
   26888:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
	return net_buf_simple_tailroom(&buf->b);
   2688c:	f105 070c 	add.w	r7, r5, #12
   26890:	1a24      	subs	r4, r4, r0
   26892:	4638      	mov	r0, r7
   26894:	f001 f89f 	bl	279d6 <net_buf_simple_tailroom>
   26898:	4284      	cmp	r4, r0
   2689a:	d211      	bcs.n	268c0 <att_chan_read+0x6c>
   2689c:	4630      	mov	r0, r6
   2689e:	f7ff fe9a 	bl	265d6 <net_buf_frags_len>
   268a2:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   268a6:	1a24      	subs	r4, r4, r0
		if (!len) {
   268a8:	bb34      	cbnz	r4, 268f8 <att_chan_read+0xa4>
			frag = net_buf_alloc(net_buf_pool_get(buf->pool_id),
   268aa:	7ab0      	ldrb	r0, [r6, #10]
   268ac:	f7f2 f9b0 	bl	18c10 <net_buf_pool_get>
	return net_buf_alloc_fixed(pool, timeout);
   268b0:	2200      	movs	r2, #0
   268b2:	2300      	movs	r3, #0
   268b4:	f001 f875 	bl	279a2 <net_buf_alloc_fixed>
			if (!frag) {
   268b8:	4605      	mov	r5, r0
   268ba:	b930      	cbnz	r0, 268ca <att_chan_read+0x76>
	return total;
   268bc:	4657      	mov	r7, sl
   268be:	e02c      	b.n	2691a <att_chan_read+0xc6>
	return net_buf_simple_tailroom(&buf->b);
   268c0:	4638      	mov	r0, r7
   268c2:	f001 f888 	bl	279d6 <net_buf_simple_tailroom>
   268c6:	4604      	mov	r4, r0
   268c8:	e7ee      	b.n	268a8 <att_chan_read+0x54>
			net_buf_frag_add(buf, frag);
   268ca:	4601      	mov	r1, r0
   268cc:	4630      	mov	r0, r6
   268ce:	f7f2 fc7b 	bl	191c8 <net_buf_frag_add>
			len = MIN(chan->chan.tx.mtu - net_buf_frags_len(buf),
   268d2:	4630      	mov	r0, r6
   268d4:	f7ff fe7f 	bl	265d6 <net_buf_frags_len>
   268d8:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   268dc:	f105 070c 	add.w	r7, r5, #12
   268e0:	1a24      	subs	r4, r4, r0
   268e2:	4638      	mov	r0, r7
   268e4:	f001 f877 	bl	279d6 <net_buf_simple_tailroom>
   268e8:	4284      	cmp	r4, r0
   268ea:	d21a      	bcs.n	26922 <att_chan_read+0xce>
   268ec:	4630      	mov	r0, r6
   268ee:	f7ff fe72 	bl	265d6 <net_buf_frags_len>
   268f2:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   268f6:	1a24      	subs	r4, r4, r0
		read = attr->read(conn, attr, frag->data + frag->len, len,
   268f8:	68e9      	ldr	r1, [r5, #12]
   268fa:	8a2a      	ldrh	r2, [r5, #16]
   268fc:	f8cd 9000 	str.w	r9, [sp]
   26900:	f8db 7004 	ldr.w	r7, [fp, #4]
   26904:	440a      	add	r2, r1
   26906:	9803      	ldr	r0, [sp, #12]
   26908:	4659      	mov	r1, fp
   2690a:	b2a3      	uxth	r3, r4
   2690c:	47b8      	blx	r7
		if (read < 0) {
   2690e:	1e07      	subs	r7, r0, #0
   26910:	da0c      	bge.n	2692c <att_chan_read+0xd8>
				return total;
   26912:	f1ba 0f00 	cmp.w	sl, #0
   26916:	bf18      	it	ne
   26918:	4657      	movne	r7, sl
}
   2691a:	4638      	mov	r0, r7
   2691c:	b005      	add	sp, #20
   2691e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26922:	4638      	mov	r0, r7
   26924:	f001 f857 	bl	279d6 <net_buf_simple_tailroom>
   26928:	4604      	mov	r4, r0
   2692a:	e7e5      	b.n	268f8 <att_chan_read+0xa4>
		if (cb && !cb(frag, read, user_data)) {
   2692c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   2692e:	b993      	cbnz	r3, 26956 <att_chan_read+0x102>
	return net_buf_simple_add(&buf->b, len);
   26930:	4639      	mov	r1, r7
   26932:	f105 000c 	add.w	r0, r5, #12
   26936:	f7f2 fcc7 	bl	192c8 <net_buf_simple_add>
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   2693a:	4630      	mov	r0, r6
   2693c:	f7ff fe4b 	bl	265d6 <net_buf_frags_len>
   26940:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
		offset += read;
   26944:	44b9      	add	r9, r7
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26946:	4283      	cmp	r3, r0
		total += read;
   26948:	44ba      	add	sl, r7
		offset += read;
   2694a:	fa1f f989 	uxth.w	r9, r9
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   2694e:	d9b5      	bls.n	268bc <att_chan_read+0x68>
   26950:	42a7      	cmp	r7, r4
   26952:	d096      	beq.n	26882 <att_chan_read+0x2e>
   26954:	e7b2      	b.n	268bc <att_chan_read+0x68>
		if (cb && !cb(frag, read, user_data)) {
   26956:	4639      	mov	r1, r7
   26958:	4628      	mov	r0, r5
   2695a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   2695c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   2695e:	4798      	blx	r3
   26960:	2800      	cmp	r0, #0
   26962:	d1e5      	bne.n	26930 <att_chan_read+0xdc>
   26964:	e7aa      	b.n	268bc <att_chan_read+0x68>
		return 0;
   26966:	2700      	movs	r7, #0
   26968:	e7d7      	b.n	2691a <att_chan_read+0xc6>

0002696a <sys_slist_find_and_remove.isra.0>:
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   2696a:	2200      	movs	r2, #0
	return list->head;
   2696c:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   2696e:	b903      	cbnz	r3, 26972 <sys_slist_find_and_remove.isra.0+0x8>
   26970:	4770      	bx	lr
   26972:	428b      	cmp	r3, r1
   26974:	d10f      	bne.n	26996 <sys_slist_find_and_remove.isra.0+0x2c>
	return node->next;
   26976:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26978:	b93a      	cbnz	r2, 2698a <sys_slist_find_and_remove.isra.0+0x20>
   2697a:	6842      	ldr	r2, [r0, #4]
	list->head = node;
   2697c:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   2697e:	4291      	cmp	r1, r2
   26980:	d100      	bne.n	26984 <sys_slist_find_and_remove.isra.0+0x1a>
	list->tail = node;
   26982:	6043      	str	r3, [r0, #4]
	parent->next = child;
   26984:	2300      	movs	r3, #0
   26986:	600b      	str	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26988:	4770      	bx	lr
	parent->next = child;
   2698a:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
   2698c:	6843      	ldr	r3, [r0, #4]
   2698e:	4299      	cmp	r1, r3
	list->tail = node;
   26990:	bf08      	it	eq
   26992:	6042      	streq	r2, [r0, #4]
}
   26994:	e7f6      	b.n	26984 <sys_slist_find_and_remove.isra.0+0x1a>
	return node->next;
   26996:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26998:	681b      	ldr	r3, [r3, #0]
   2699a:	e7e8      	b.n	2696e <sys_slist_find_and_remove.isra.0+0x4>

0002699c <att_exec_write_req>:
static uint8_t att_exec_write_req(struct bt_att_chan *chan, struct net_buf *buf)
   2699c:	2006      	movs	r0, #6
   2699e:	4770      	bx	lr

000269a0 <atomic_test_and_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   269a0:	2301      	movs	r3, #1
{
   269a2:	b510      	push	{r4, lr}
	atomic_val_t mask = ATOMIC_MASK(bit);
   269a4:	fa03 f101 	lsl.w	r1, r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   269a8:	e8d0 3fef 	ldaex	r3, [r0]
   269ac:	ea43 0201 	orr.w	r2, r3, r1
   269b0:	e8c0 2fe4 	stlex	r4, r2, [r0]
   269b4:	2c00      	cmp	r4, #0
   269b6:	d1f7      	bne.n	269a8 <atomic_test_and_set_bit+0x8>
	return (old & mask) != 0;
   269b8:	4219      	tst	r1, r3
}
   269ba:	bf14      	ite	ne
   269bc:	2001      	movne	r0, #1
   269be:	2000      	moveq	r0, #0
   269c0:	bd10      	pop	{r4, pc}

000269c2 <read_cb>:
{
   269c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
	data->err = 0x00;
   269c4:	2300      	movs	r3, #0
{
   269c6:	4605      	mov	r5, r0
	struct bt_att_chan *chan = data->chan;
   269c8:	6816      	ldr	r6, [r2, #0]
{
   269ca:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   269cc:	6870      	ldr	r0, [r6, #4]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   269ce:	4629      	mov	r1, r5
	data->err = 0x00;
   269d0:	7313      	strb	r3, [r2, #12]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   269d2:	2295      	movs	r2, #149	; 0x95
   269d4:	f000 fc04 	bl	271e0 <bt_gatt_check_perm>
   269d8:	7320      	strb	r0, [r4, #12]
	if (data->err) {
   269da:	b980      	cbnz	r0, 269fe <read_cb+0x3c>
	ret = att_chan_read(chan, attr, data->buf, data->offset, NULL, NULL);
   269dc:	e9cd 0000 	strd	r0, r0, [sp]
   269e0:	4629      	mov	r1, r5
   269e2:	4630      	mov	r0, r6
   269e4:	88a3      	ldrh	r3, [r4, #4]
   269e6:	68a2      	ldr	r2, [r4, #8]
   269e8:	f7ff ff34 	bl	26854 <att_chan_read>
	if (ret < 0) {
   269ec:	2800      	cmp	r0, #0
   269ee:	da09      	bge.n	26a04 <read_cb+0x42>
	if (err < 0 && err >= -0xff) {
   269f0:	f110 0fff 	cmn.w	r0, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   269f4:	bf32      	itee	cc
   269f6:	200e      	movcc	r0, #14
		return -err;
   269f8:	4240      	negcs	r0, r0
   269fa:	b2c0      	uxtbcs	r0, r0
		data->err = err_to_att(ret);
   269fc:	7320      	strb	r0, [r4, #12]
		return BT_GATT_ITER_STOP;
   269fe:	2000      	movs	r0, #0
}
   26a00:	b002      	add	sp, #8
   26a02:	bd70      	pop	{r4, r5, r6, pc}
	return BT_GATT_ITER_CONTINUE;
   26a04:	2001      	movs	r0, #1
   26a06:	e7fb      	b.n	26a00 <read_cb+0x3e>

00026a08 <read_vl_cb>:
{
   26a08:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	data->err = 0x00;
   26a0c:	2300      	movs	r3, #0
{
   26a0e:	4606      	mov	r6, r0
	struct bt_att_chan *chan = data->chan;
   26a10:	f8d2 8000 	ldr.w	r8, [r2]
{
   26a14:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   26a16:	f8d8 0004 	ldr.w	r0, [r8, #4]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26a1a:	4631      	mov	r1, r6
	data->err = 0x00;
   26a1c:	7313      	strb	r3, [r2, #12]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26a1e:	2295      	movs	r2, #149	; 0x95
   26a20:	f000 fbde 	bl	271e0 <bt_gatt_check_perm>
   26a24:	4605      	mov	r5, r0
   26a26:	7320      	strb	r0, [r4, #12]
	if (data->err) {
   26a28:	b9e0      	cbnz	r0, 26a64 <read_vl_cb+0x5c>
	if (chan->chan.tx.mtu - data->buf->len < 2) {
   26a2a:	68a0      	ldr	r0, [r4, #8]
   26a2c:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
   26a30:	8a02      	ldrh	r2, [r0, #16]
   26a32:	1a9b      	subs	r3, r3, r2
   26a34:	2b01      	cmp	r3, #1
   26a36:	dd15      	ble.n	26a64 <read_vl_cb+0x5c>
   26a38:	2102      	movs	r1, #2
   26a3a:	300c      	adds	r0, #12
   26a3c:	f7f2 fc44 	bl	192c8 <net_buf_simple_add>
	read = att_chan_read(chan, attr, data->buf, data->offset, NULL, NULL);
   26a40:	e9cd 5500 	strd	r5, r5, [sp]
   26a44:	4607      	mov	r7, r0
   26a46:	88a3      	ldrh	r3, [r4, #4]
   26a48:	4631      	mov	r1, r6
   26a4a:	4640      	mov	r0, r8
   26a4c:	68a2      	ldr	r2, [r4, #8]
   26a4e:	f7ff ff01 	bl	26854 <att_chan_read>
	if (read < 0) {
   26a52:	1e03      	subs	r3, r0, #0
   26a54:	da0a      	bge.n	26a6c <read_vl_cb+0x64>
	if (err < 0 && err >= -0xff) {
   26a56:	f113 0fff 	cmn.w	r3, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   26a5a:	bf32      	itee	cc
   26a5c:	230e      	movcc	r3, #14
		return -err;
   26a5e:	425b      	negcs	r3, r3
   26a60:	b2db      	uxtbcs	r3, r3
		data->err = err_to_att(read);
   26a62:	7323      	strb	r3, [r4, #12]
		return BT_GATT_ITER_STOP;
   26a64:	2000      	movs	r0, #0
}
   26a66:	b002      	add	sp, #8
   26a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return BT_GATT_ITER_CONTINUE;
   26a6c:	2001      	movs	r0, #1
	rsp->len = read;
   26a6e:	803b      	strh	r3, [r7, #0]
	return BT_GATT_ITER_CONTINUE;
   26a70:	e7f9      	b.n	26a66 <read_vl_cb+0x5e>

00026a72 <bt_att_sent>:
{
   26a72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26a74:	4605      	mov	r5, r0
	struct bt_att *att = chan->att;
   26a76:	f850 4c04 	ldr.w	r4, [r0, #-4]
	struct bt_att_chan *chan = ATT_CHAN(ch);
   26a7a:	1f07      	subs	r7, r0, #4
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   26a7c:	f100 0394 	add.w	r3, r0, #148	; 0x94
   26a80:	e8d3 1fef 	ldaex	r1, [r3]
   26a84:	f021 0110 	bic.w	r1, r1, #16
   26a88:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26a8c:	2a00      	cmp	r2, #0
   26a8e:	d1f7      	bne.n	26a80 <bt_att_sent+0xe>
	if (!att) {
   26a90:	b30c      	cbz	r4, 26ad6 <bt_att_sent+0x64>
	if (!chan->req && !sys_slist_is_empty(&att->reqs)) {
   26a92:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
   26a96:	b98b      	cbnz	r3, 26abc <bt_att_sent+0x4a>
   26a98:	6863      	ldr	r3, [r4, #4]
   26a9a:	b17b      	cbz	r3, 26abc <bt_att_sent+0x4a>
		sys_snode_t *node = sys_slist_get(&att->reqs);
   26a9c:	1d20      	adds	r0, r4, #4
   26a9e:	f7ff fd90 	bl	265c2 <sys_slist_get>
		if (chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26aa2:	4601      	mov	r1, r0
		sys_snode_t *node = sys_slist_get(&att->reqs);
   26aa4:	4606      	mov	r6, r0
		if (chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26aa6:	4638      	mov	r0, r7
   26aa8:	f7ff fe93 	bl	267d2 <chan_req_send>
   26aac:	2800      	cmp	r0, #0
   26aae:	da12      	bge.n	26ad6 <bt_att_sent+0x64>
	return list->head;
   26ab0:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
   26ab2:	6033      	str	r3, [r6, #0]
Z_GENLIST_PREPEND(slist, snode)
   26ab4:	68a3      	ldr	r3, [r4, #8]
	list->head = node;
   26ab6:	6066      	str	r6, [r4, #4]
Z_GENLIST_PREPEND(slist, snode)
   26ab8:	b903      	cbnz	r3, 26abc <bt_att_sent+0x4a>
	list->tail = node;
   26aba:	60a6      	str	r6, [r4, #8]
	err = process_queue(chan, &chan->tx_queue);
   26abc:	4638      	mov	r0, r7
   26abe:	f105 019c 	add.w	r1, r5, #156	; 0x9c
   26ac2:	f7ff fea0 	bl	26806 <process_queue>
	if (!err) {
   26ac6:	b130      	cbz	r0, 26ad6 <bt_att_sent+0x64>
	(void)process_queue(chan, &att->tx_queue);
   26ac8:	4638      	mov	r0, r7
   26aca:	f104 010c 	add.w	r1, r4, #12
}
   26ace:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	(void)process_queue(chan, &att->tx_queue);
   26ad2:	f7ff be98 	b.w	26806 <process_queue>
}
   26ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00026ad8 <att_req_send_process>:
{
   26ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return list->head;
   26adc:	6a84      	ldr	r4, [r0, #40]	; 0x28
   26ade:	4680      	mov	r8, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26ae0:	2c00      	cmp	r4, #0
   26ae2:	d03b      	beq.n	26b5c <att_req_send_process+0x84>
	return node->next;
   26ae4:	f854 69f0 	ldr.w	r6, [r4], #-240
   26ae8:	b106      	cbz	r6, 26aec <att_req_send_process+0x14>
   26aea:	3ef0      	subs	r6, #240	; 0xf0
{
   26aec:	2300      	movs	r3, #0
		req = get_first_req_matching_chan(&att->reqs, chan);
   26aee:	f108 0704 	add.w	r7, r8, #4
{
   26af2:	461d      	mov	r5, r3
   26af4:	e013      	b.n	26b1e <att_req_send_process+0x46>
		if (!req && prev &&
   26af6:	b1c3      	cbz	r3, 26b2a <att_req_send_process+0x52>
		    (atomic_test_bit(chan->flags, ATT_ENHANCED) ==
   26af8:	2103      	movs	r1, #3
   26afa:	f104 0098 	add.w	r0, r4, #152	; 0x98
   26afe:	f7ff fd84 	bl	2660a <atomic_test_bit>
   26b02:	4602      	mov	r2, r0
		     atomic_test_bit(prev->flags, ATT_ENHANCED))) {
   26b04:	f103 0098 	add.w	r0, r3, #152	; 0x98
   26b08:	f7ff fd7f 	bl	2660a <atomic_test_bit>
		if (!req && prev &&
   26b0c:	4282      	cmp	r2, r0
   26b0e:	d10c      	bne.n	26b2a <att_req_send_process+0x52>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26b10:	b326      	cbz	r6, 26b5c <att_req_send_process+0x84>
   26b12:	f8d6 20f0 	ldr.w	r2, [r6, #240]	; 0xf0
   26b16:	b102      	cbz	r2, 26b1a <att_req_send_process+0x42>
   26b18:	3af0      	subs	r2, #240	; 0xf0
{
   26b1a:	4634      	mov	r4, r6
   26b1c:	4616      	mov	r6, r2
		if (chan->req) {
   26b1e:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
   26b22:	2a00      	cmp	r2, #0
   26b24:	d1f4      	bne.n	26b10 <att_req_send_process+0x38>
		if (!req && prev &&
   26b26:	2d00      	cmp	r5, #0
   26b28:	d0e5      	beq.n	26af6 <att_req_send_process+0x1e>
	sys_snode_t *node = sys_slist_get(reqs);
   26b2a:	4638      	mov	r0, r7
   26b2c:	f7ff fd49 	bl	265c2 <sys_slist_get>
	if (node) {
   26b30:	4605      	mov	r5, r0
   26b32:	b908      	cbnz	r0, 26b38 <att_req_send_process+0x60>
   26b34:	4623      	mov	r3, r4
   26b36:	e7eb      	b.n	26b10 <att_req_send_process+0x38>
		if (bt_att_chan_req_send(chan, req) >= 0) {
   26b38:	4601      	mov	r1, r0
   26b3a:	4620      	mov	r0, r4
   26b3c:	f7ee f97e 	bl	14e3c <bt_att_chan_req_send>
   26b40:	2800      	cmp	r0, #0
   26b42:	da0b      	bge.n	26b5c <att_req_send_process+0x84>
	return list->head;
   26b44:	f8d8 3004 	ldr.w	r3, [r8, #4]
	parent->next = child;
   26b48:	602b      	str	r3, [r5, #0]
Z_GENLIST_PREPEND(slist, snode)
   26b4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
	list->head = node;
   26b4e:	f8c8 5004 	str.w	r5, [r8, #4]
Z_GENLIST_PREPEND(slist, snode)
   26b52:	2b00      	cmp	r3, #0
   26b54:	d1ee      	bne.n	26b34 <att_req_send_process+0x5c>
	list->tail = node;
   26b56:	f8c8 5008 	str.w	r5, [r8, #8]
}
   26b5a:	e7eb      	b.n	26b34 <att_req_send_process+0x5c>
}
   26b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00026b60 <bt_att_status>:
{
   26b60:	b538      	push	{r3, r4, r5, lr}
   26b62:	4605      	mov	r5, r0
   26b64:	4608      	mov	r0, r1
	if (!atomic_test_bit(status, BT_L2CAP_STATUS_OUT)) {
   26b66:	2100      	movs	r1, #0
   26b68:	f7ff fd4f 	bl	2660a <atomic_test_bit>
   26b6c:	b1c0      	cbz	r0, 26ba0 <bt_att_status+0x40>
	if (!chan->att) {
   26b6e:	f855 0c04 	ldr.w	r0, [r5, #-4]
   26b72:	b1a8      	cbz	r0, 26ba0 <bt_att_status+0x40>
	if (chan->req) {
   26b74:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
   26b78:	b993      	cbnz	r3, 26ba0 <bt_att_status+0x40>
	node = sys_slist_get(&chan->att->reqs);
   26b7a:	3004      	adds	r0, #4
   26b7c:	f7ff fd21 	bl	265c2 <sys_slist_get>
	if (!node) {
   26b80:	4604      	mov	r4, r0
   26b82:	b168      	cbz	r0, 26ba0 <bt_att_status+0x40>
	if (bt_att_chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26b84:	4601      	mov	r1, r0
   26b86:	1f28      	subs	r0, r5, #4
   26b88:	f7ee f958 	bl	14e3c <bt_att_chan_req_send>
   26b8c:	2800      	cmp	r0, #0
   26b8e:	da07      	bge.n	26ba0 <bt_att_status+0x40>
	sys_slist_prepend(&chan->att->reqs, node);
   26b90:	f855 3c04 	ldr.w	r3, [r5, #-4]
	return list->head;
   26b94:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
   26b96:	6022      	str	r2, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
   26b98:	689a      	ldr	r2, [r3, #8]
	list->head = node;
   26b9a:	605c      	str	r4, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   26b9c:	b902      	cbnz	r2, 26ba0 <bt_att_status+0x40>
	list->tail = node;
   26b9e:	609c      	str	r4, [r3, #8]
}
   26ba0:	bd38      	pop	{r3, r4, r5, pc}

00026ba2 <att_sent>:
	struct bt_att_chan *att_chan = data->att_chan;
   26ba2:	6808      	ldr	r0, [r1, #0]
	if (chan->ops->sent) {
   26ba4:	6883      	ldr	r3, [r0, #8]
   26ba6:	699b      	ldr	r3, [r3, #24]
   26ba8:	b10b      	cbz	r3, 26bae <att_sent+0xc>
		chan->ops->sent(chan);
   26baa:	3004      	adds	r0, #4
   26bac:	4718      	bx	r3
}
   26bae:	4770      	bx	lr

00026bb0 <att_tx_complete>:
{
   26bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   26bb4:	4606      	mov	r6, r0
   26bb6:	460d      	mov	r5, r1
	if (!err) {
   26bb8:	4614      	mov	r4, r2
   26bba:	b122      	cbz	r2, 26bc6 <att_tx_complete+0x16>
}
   26bbc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	tx_meta_data_free(data);
   26bc0:	4608      	mov	r0, r1
   26bc2:	f7ed bffb 	b.w	14bbc <tx_meta_data_free>
		att_sent(conn, user_data);
   26bc6:	f7ff ffec 	bl	26ba2 <att_sent>
	bt_gatt_complete_func_t func = data->func;
   26bca:	68af      	ldr	r7, [r5, #8]
	tx_meta_data_free(data);
   26bcc:	4628      	mov	r0, r5
	uint16_t attr_count = data->attr_count;
   26bce:	f8b5 8004 	ldrh.w	r8, [r5, #4]
	void *ud = data->user_data;
   26bd2:	f8d5 900c 	ldr.w	r9, [r5, #12]
	tx_meta_data_free(data);
   26bd6:	f7ed fff1 	bl	14bbc <tx_meta_data_free>
	if (!err && func) {
   26bda:	b92f      	cbnz	r7, 26be8 <att_tx_complete+0x38>
}
   26bdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			func(conn, ud);
   26be0:	4649      	mov	r1, r9
   26be2:	4630      	mov	r0, r6
   26be4:	47b8      	blx	r7
		for (uint16_t i = 0; i < attr_count; i++) {
   26be6:	3401      	adds	r4, #1
   26be8:	b2a3      	uxth	r3, r4
   26bea:	4543      	cmp	r3, r8
   26bec:	d3f8      	bcc.n	26be0 <att_tx_complete+0x30>
   26bee:	e7f5      	b.n	26bdc <att_tx_complete+0x2c>

00026bf0 <att_req_sent>:
{
   26bf0:	b510      	push	{r4, lr}
   26bf2:	460c      	mov	r4, r1
	if (!err) {
   26bf4:	b90a      	cbnz	r2, 26bfa <att_req_sent+0xa>
		att_sent(conn, user_data);
   26bf6:	f7ff ffd4 	bl	26ba2 <att_sent>
	struct bt_att_chan *chan = data->att_chan;
   26bfa:	6820      	ldr	r0, [r4, #0]
	if (chan->req) {
   26bfc:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
   26c00:	b12b      	cbz	r3, 26c0e <att_req_sent+0x1e>
		k_work_reschedule(&chan->timeout_work, BT_ATT_TIMEOUT);
   26c02:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   26c06:	2300      	movs	r3, #0
   26c08:	30c0      	adds	r0, #192	; 0xc0
   26c0a:	f7f9 fd39 	bl	20680 <k_work_reschedule>
	tx_meta_data_free(user_data);
   26c0e:	4620      	mov	r0, r4
}
   26c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(user_data);
   26c14:	f7ed bfd2 	b.w	14bbc <tx_meta_data_free>

00026c18 <att_cfm_sent>:
{
   26c18:	b510      	push	{r4, lr}
   26c1a:	460c      	mov	r4, r1
	if (!err) {
   26c1c:	b90a      	cbnz	r2, 26c22 <att_cfm_sent+0xa>
		att_sent(conn, user_data);
   26c1e:	f7ff ffc0 	bl	26ba2 <att_sent>
   26c22:	6823      	ldr	r3, [r4, #0]
   26c24:	3398      	adds	r3, #152	; 0x98
   26c26:	e8d3 1fef 	ldaex	r1, [r3]
   26c2a:	f021 0102 	bic.w	r1, r1, #2
   26c2e:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26c32:	2a00      	cmp	r2, #0
   26c34:	d1f7      	bne.n	26c26 <att_cfm_sent+0xe>
	tx_meta_data_free(data);
   26c36:	4620      	mov	r0, r4
}
   26c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(data);
   26c3c:	f7ed bfbe 	b.w	14bbc <tx_meta_data_free>

00026c40 <att_rsp_sent>:
{
   26c40:	b510      	push	{r4, lr}
   26c42:	460c      	mov	r4, r1
	if (!err) {
   26c44:	b90a      	cbnz	r2, 26c4a <att_rsp_sent+0xa>
		att_sent(conn, user_data);
   26c46:	f7ff ffac 	bl	26ba2 <att_sent>
   26c4a:	6823      	ldr	r3, [r4, #0]
   26c4c:	3398      	adds	r3, #152	; 0x98
   26c4e:	e8d3 1fef 	ldaex	r1, [r3]
   26c52:	f021 0101 	bic.w	r1, r1, #1
   26c56:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26c5a:	2a00      	cmp	r2, #0
   26c5c:	d1f7      	bne.n	26c4e <att_rsp_sent+0xe>
	tx_meta_data_free(data);
   26c5e:	4620      	mov	r0, r4
}
   26c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(data);
   26c64:	f7ed bfaa 	b.w	14bbc <tx_meta_data_free>

00026c68 <send_err_rsp.part.0>:
static void send_err_rsp(struct bt_att_chan *chan, uint8_t req, uint16_t handle,
   26c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   26c6c:	4688      	mov	r8, r1
   26c6e:	4617      	mov	r7, r2
	buf = bt_att_chan_create_pdu(chan, BT_ATT_OP_ERROR_RSP, sizeof(*rsp));
   26c70:	2101      	movs	r1, #1
   26c72:	2204      	movs	r2, #4
static void send_err_rsp(struct bt_att_chan *chan, uint8_t req, uint16_t handle,
   26c74:	4605      	mov	r5, r0
   26c76:	461e      	mov	r6, r3
	buf = bt_att_chan_create_pdu(chan, BT_ATT_OP_ERROR_RSP, sizeof(*rsp));
   26c78:	f7ee faa2 	bl	151c0 <bt_att_chan_create_pdu>
	if (!buf) {
   26c7c:	4604      	mov	r4, r0
   26c7e:	b170      	cbz	r0, 26c9e <send_err_rsp.part.0+0x36>
   26c80:	2104      	movs	r1, #4
   26c82:	300c      	adds	r0, #12
   26c84:	f7f2 fb20 	bl	192c8 <net_buf_simple_add>
	rsp->request = req;
   26c88:	f880 8000 	strb.w	r8, [r0]
	rsp->handle = sys_cpu_to_le16(handle);
   26c8c:	f8a0 7001 	strh.w	r7, [r0, #1]
	rsp->error = err;
   26c90:	70c6      	strb	r6, [r0, #3]
	bt_att_chan_send_rsp(chan, buf);
   26c92:	4621      	mov	r1, r4
   26c94:	4628      	mov	r0, r5
}
   26c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_att_chan_send_rsp(chan, buf);
   26c9a:	f7ff bdcd 	b.w	26838 <bt_att_chan_send_rsp>
}
   26c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00026ca2 <att_write_req>:
{
   26ca2:	b537      	push	{r0, r1, r2, r4, r5, lr}
   26ca4:	460c      	mov	r4, r1
   26ca6:	4605      	mov	r5, r0
	return net_buf_simple_pull_le16(&buf->b);
   26ca8:	f101 000c 	add.w	r0, r1, #12
   26cac:	f000 fe87 	bl	279be <net_buf_simple_pull_le16>
	return att_write_rsp(chan, BT_ATT_OP_WRITE_REQ, BT_ATT_OP_WRITE_RSP,
   26cb0:	8a22      	ldrh	r2, [r4, #16]
   26cb2:	4603      	mov	r3, r0
   26cb4:	9201      	str	r2, [sp, #4]
   26cb6:	68e2      	ldr	r2, [r4, #12]
   26cb8:	2112      	movs	r1, #18
   26cba:	9200      	str	r2, [sp, #0]
   26cbc:	4628      	mov	r0, r5
   26cbe:	2213      	movs	r2, #19
   26cc0:	f7ee fb76 	bl	153b0 <att_write_rsp.constprop.0>
}
   26cc4:	b003      	add	sp, #12
   26cc6:	bd30      	pop	{r4, r5, pc}

00026cc8 <att_write_cmd>:
{
   26cc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
   26cca:	460c      	mov	r4, r1
   26ccc:	4605      	mov	r5, r0
   26cce:	f101 000c 	add.w	r0, r1, #12
   26cd2:	f000 fe74 	bl	279be <net_buf_simple_pull_le16>
	return att_write_rsp(chan, 0, 0, handle, 0, buf->data, buf->len);
   26cd6:	8a22      	ldrh	r2, [r4, #16]
   26cd8:	4603      	mov	r3, r0
   26cda:	9201      	str	r2, [sp, #4]
   26cdc:	68e2      	ldr	r2, [r4, #12]
   26cde:	4628      	mov	r0, r5
   26ce0:	9200      	str	r2, [sp, #0]
   26ce2:	2200      	movs	r2, #0
   26ce4:	4611      	mov	r1, r2
   26ce6:	f7ee fb63 	bl	153b0 <att_write_rsp.constprop.0>
}
   26cea:	b003      	add	sp, #12
   26cec:	bd30      	pop	{r4, r5, pc}

00026cee <att_read_blob_req>:
{
   26cee:	b507      	push	{r0, r1, r2, lr}
	req = (void *)buf->data;
   26cf0:	68ca      	ldr	r2, [r1, #12]
	return att_read_rsp(chan, BT_ATT_OP_READ_BLOB_REQ,
   26cf2:	210c      	movs	r1, #12
   26cf4:	8813      	ldrh	r3, [r2, #0]
   26cf6:	8852      	ldrh	r2, [r2, #2]
   26cf8:	9200      	str	r2, [sp, #0]
   26cfa:	220d      	movs	r2, #13
   26cfc:	f7ee fd1a 	bl	15734 <att_read_rsp>
}
   26d00:	b003      	add	sp, #12
   26d02:	f85d fb04 	ldr.w	pc, [sp], #4

00026d06 <att_read_req>:
{
   26d06:	b507      	push	{r0, r1, r2, lr}
	return att_read_rsp(chan, BT_ATT_OP_READ_REQ, BT_ATT_OP_READ_RSP,
   26d08:	2200      	movs	r2, #0
	handle = sys_le16_to_cpu(req->handle);
   26d0a:	68cb      	ldr	r3, [r1, #12]
	return att_read_rsp(chan, BT_ATT_OP_READ_REQ, BT_ATT_OP_READ_RSP,
   26d0c:	210a      	movs	r1, #10
   26d0e:	881b      	ldrh	r3, [r3, #0]
   26d10:	9200      	str	r2, [sp, #0]
   26d12:	220b      	movs	r2, #11
   26d14:	f7ee fd0e 	bl	15734 <att_read_rsp>
}
   26d18:	b003      	add	sp, #12
   26d1a:	f85d fb04 	ldr.w	pc, [sp], #4

00026d1e <att_mtu_req>:
{
   26d1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26d20:	4605      	mov	r5, r0
	struct bt_conn *conn = chan->att->conn;
   26d22:	f850 2b98 	ldr.w	r2, [r0], #152
{
   26d26:	460b      	mov	r3, r1
	if (atomic_test_bit(chan->flags, ATT_ENHANCED)) {
   26d28:	2103      	movs	r1, #3
	struct bt_conn *conn = chan->att->conn;
   26d2a:	6817      	ldr	r7, [r2, #0]
	if (atomic_test_bit(chan->flags, ATT_ENHANCED)) {
   26d2c:	f7ff fc6d 	bl	2660a <atomic_test_bit>
   26d30:	4604      	mov	r4, r0
   26d32:	b9f0      	cbnz	r0, 26d72 <att_mtu_req+0x54>
	mtu_client = sys_le16_to_cpu(req->mtu);
   26d34:	68db      	ldr	r3, [r3, #12]
   26d36:	881e      	ldrh	r6, [r3, #0]
	if (mtu_client < BT_ATT_DEFAULT_LE_MTU) {
   26d38:	2e16      	cmp	r6, #22
   26d3a:	d91c      	bls.n	26d76 <att_mtu_req+0x58>
	pdu = bt_att_create_pdu(conn, BT_ATT_OP_MTU_RSP, sizeof(*rsp));
   26d3c:	4638      	mov	r0, r7
   26d3e:	2202      	movs	r2, #2
   26d40:	f7ee fb9a 	bl	15478 <bt_att_create_pdu>
	if (!pdu) {
   26d44:	4607      	mov	r7, r0
   26d46:	b1c0      	cbz	r0, 26d7a <att_mtu_req+0x5c>
	return net_buf_simple_add(&buf->b, len);
   26d48:	2102      	movs	r1, #2
   26d4a:	300c      	adds	r0, #12
   26d4c:	f7f2 fabc 	bl	192c8 <net_buf_simple_add>
	rsp->mtu = sys_cpu_to_le16(mtu_server);
   26d50:	2341      	movs	r3, #65	; 0x41
	bt_att_chan_send_rsp(chan, pdu);
   26d52:	4639      	mov	r1, r7
	rsp->mtu = sys_cpu_to_le16(mtu_server);
   26d54:	7003      	strb	r3, [r0, #0]
   26d56:	7044      	strb	r4, [r0, #1]
	bt_att_chan_send_rsp(chan, pdu);
   26d58:	4628      	mov	r0, r5
   26d5a:	f7ff fd6d 	bl	26838 <bt_att_chan_send_rsp>
	chan->chan.rx.mtu = MIN(mtu_client, mtu_server);
   26d5e:	2e41      	cmp	r6, #65	; 0x41
   26d60:	bf28      	it	cs
   26d62:	2641      	movcs	r6, #65	; 0x41
	att_chan_mtu_updated(chan);
   26d64:	4628      	mov	r0, r5
	chan->chan.rx.mtu = MIN(mtu_client, mtu_server);
   26d66:	836e      	strh	r6, [r5, #26]
	chan->chan.tx.mtu = chan->chan.rx.mtu;
   26d68:	856e      	strh	r6, [r5, #42]	; 0x2a
	att_chan_mtu_updated(chan);
   26d6a:	f7ff fc90 	bl	2668e <att_chan_mtu_updated>
	return 0;
   26d6e:	4620      	mov	r0, r4
}
   26d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return BT_ATT_ERR_NOT_SUPPORTED;
   26d72:	2006      	movs	r0, #6
   26d74:	e7fc      	b.n	26d70 <att_mtu_req+0x52>
		return BT_ATT_ERR_INVALID_PDU;
   26d76:	2004      	movs	r0, #4
   26d78:	e7fa      	b.n	26d70 <att_mtu_req+0x52>
		return BT_ATT_ERR_UNLIKELY;
   26d7a:	200e      	movs	r0, #14
   26d7c:	e7f8      	b.n	26d70 <att_mtu_req+0x52>

00026d7e <att_confirm>:
	return att_handle_rsp(chan, buf->data, buf->len, 0);
   26d7e:	8a0a      	ldrh	r2, [r1, #16]
   26d80:	2300      	movs	r3, #0
   26d82:	68c9      	ldr	r1, [r1, #12]
   26d84:	f7ee be80 	b.w	15a88 <att_handle_rsp>

00026d88 <bt_att_encrypt_change>:
{
   26d88:	b570      	push	{r4, r5, r6, lr}
	struct bt_att_chan *att_chan = ATT_CHAN(chan);
   26d8a:	4606      	mov	r6, r0
	if (!att_chan->att) {
   26d8c:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
   26d90:	4604      	mov	r4, r0
	struct bt_conn *conn = le_chan->chan.conn;
   26d92:	f856 5904 	ldr.w	r5, [r6], #-4
	if (!att_chan->att) {
   26d96:	2b00      	cmp	r3, #0
   26d98:	d038      	beq.n	26e0c <bt_att_encrypt_change+0x84>
	if (hci_status) {
   26d9a:	b141      	cbz	r1, 26dae <bt_att_encrypt_change+0x26>
		if (att_chan->req && att_chan->req->retrying) {
   26d9c:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
   26da0:	2b00      	cmp	r3, #0
   26da2:	d033      	beq.n	26e0c <bt_att_encrypt_change+0x84>
   26da4:	7c1b      	ldrb	r3, [r3, #16]
   26da6:	07da      	lsls	r2, r3, #31
   26da8:	d530      	bpl.n	26e0c <bt_att_encrypt_change+0x84>
		return BT_ATT_ERR_AUTHENTICATION;
   26daa:	2305      	movs	r3, #5
   26dac:	e021      	b.n	26df2 <bt_att_encrypt_change+0x6a>
	bt_gatt_encrypt_change(conn);
   26dae:	4628      	mov	r0, r5
   26db0:	f7f0 f82a 	bl	16e08 <bt_gatt_encrypt_change>
	if (conn->sec_level == BT_SECURITY_L1) {
   26db4:	7a6b      	ldrb	r3, [r5, #9]
   26db6:	2b01      	cmp	r3, #1
   26db8:	d028      	beq.n	26e0c <bt_att_encrypt_change+0x84>
	if (!(att_chan->req && att_chan->req->retrying)) {
   26dba:	f8d4 5098 	ldr.w	r5, [r4, #152]	; 0x98
   26dbe:	b32d      	cbz	r5, 26e0c <bt_att_encrypt_change+0x84>
   26dc0:	7c2b      	ldrb	r3, [r5, #16]
   26dc2:	07db      	lsls	r3, r3, #31
   26dc4:	d522      	bpl.n	26e0c <bt_att_encrypt_change+0x84>
	if (!req->encode) {
   26dc6:	68eb      	ldr	r3, [r5, #12]
   26dc8:	2b00      	cmp	r3, #0
   26dca:	d0ee      	beq.n	26daa <bt_att_encrypt_change+0x22>
	buf = bt_att_chan_create_pdu(att_chan, req->att_op, req->len);
   26dcc:	4630      	mov	r0, r6
   26dce:	696a      	ldr	r2, [r5, #20]
   26dd0:	7c69      	ldrb	r1, [r5, #17]
   26dd2:	f7ee f9f5 	bl	151c0 <bt_att_chan_create_pdu>
	if (!buf) {
   26dd6:	4604      	mov	r4, r0
   26dd8:	b150      	cbz	r0, 26df0 <bt_att_encrypt_change+0x68>
	if (req->encode(buf, req->len, req->user_data)) {
   26dda:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
   26dde:	68eb      	ldr	r3, [r5, #12]
   26de0:	4798      	blx	r3
   26de2:	b168      	cbz	r0, 26e00 <bt_att_encrypt_change+0x78>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   26de4:	69a0      	ldr	r0, [r4, #24]
   26de6:	f7ed fee9 	bl	14bbc <tx_meta_data_free>
		net_buf_unref(buf);
   26dea:	4620      	mov	r0, r4
   26dec:	f7f2 f94a 	bl	19084 <net_buf_unref>
		return BT_ATT_ERR_UNLIKELY;
   26df0:	230e      	movs	r3, #14
		att_handle_rsp(att_chan, NULL, 0, err);
   26df2:	2200      	movs	r2, #0
   26df4:	4630      	mov	r0, r6
}
   26df6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		att_handle_rsp(att_chan, NULL, 0, err);
   26dfa:	4611      	mov	r1, r2
   26dfc:	f7ee be44 	b.w	15a88 <att_handle_rsp>
	if (chan_send(att_chan, buf)) {
   26e00:	4621      	mov	r1, r4
   26e02:	4630      	mov	r0, r6
   26e04:	f7ed ffa6 	bl	14d54 <chan_send>
   26e08:	2800      	cmp	r0, #0
   26e0a:	d1eb      	bne.n	26de4 <bt_att_encrypt_change+0x5c>
}
   26e0c:	bd70      	pop	{r4, r5, r6, pc}

00026e0e <bt_att_fixed_chan_only>:
#if defined(CONFIG_BT_EATT)
	return bt_eatt_count(conn) == 0;
#else
	return true;
#endif /* CONFIG_BT_EATT */
}
   26e0e:	2001      	movs	r0, #1
   26e10:	4770      	bx	lr

00026e12 <bt_att_clear_out_of_sync_sent>:

void bt_att_clear_out_of_sync_sent(struct bt_conn *conn)
{
   26e12:	b508      	push	{r3, lr}
	struct bt_att *att = att_get(conn);
   26e14:	f7ee f854 	bl	14ec0 <att_get>
	struct bt_att_chan *chan;

	if (!att) {
   26e18:	b178      	cbz	r0, 26e3a <bt_att_clear_out_of_sync_sent+0x28>
	return list->head;
   26e1a:	6a83      	ldr	r3, [r0, #40]	; 0x28
		return;
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&att->chans, chan, node) {
   26e1c:	b16b      	cbz	r3, 26e3a <bt_att_clear_out_of_sync_sent+0x28>
   26e1e:	3bf0      	subs	r3, #240	; 0xf0
   26e20:	f103 0298 	add.w	r2, r3, #152	; 0x98
   26e24:	e8d2 0fef 	ldaex	r0, [r2]
   26e28:	f020 0020 	bic.w	r0, r0, #32
   26e2c:	e8c2 0fe1 	stlex	r1, r0, [r2]
   26e30:	2900      	cmp	r1, #0
   26e32:	d1f7      	bne.n	26e24 <bt_att_clear_out_of_sync_sent+0x12>
	return node->next;
   26e34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   26e38:	e7f0      	b.n	26e1c <bt_att_clear_out_of_sync_sent+0xa>
		atomic_clear_bit(chan->flags, ATT_OUT_OF_SYNC_SENT);
	}
}
   26e3a:	bd08      	pop	{r3, pc}

00026e3c <bt_att_out_of_sync_sent_on_fixed>:

bool bt_att_out_of_sync_sent_on_fixed(struct bt_conn *conn)
{
   26e3c:	b508      	push	{r3, lr}
	struct bt_l2cap_chan *l2cap_chan;
	struct bt_att_chan *att_chan;

	l2cap_chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_ATT);
   26e3e:	2104      	movs	r1, #4
   26e40:	f7ff fbb5 	bl	265ae <bt_l2cap_le_lookup_rx_cid>
	if (!l2cap_chan) {
   26e44:	b128      	cbz	r0, 26e52 <bt_att_out_of_sync_sent_on_fixed+0x16>
		return false;
	}

	att_chan = ATT_CHAN(l2cap_chan);
	return atomic_test_bit(att_chan->flags, ATT_OUT_OF_SYNC_SENT);
}
   26e46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return atomic_test_bit(att_chan->flags, ATT_OUT_OF_SYNC_SENT);
   26e4a:	2105      	movs	r1, #5
   26e4c:	3094      	adds	r0, #148	; 0x94
   26e4e:	f7ff bbdc 	b.w	2660a <atomic_test_bit>
}
   26e52:	bd08      	pop	{r3, pc}

00026e54 <bt_att_set_tx_meta_data>:

void bt_att_set_tx_meta_data(struct net_buf *buf, bt_gatt_complete_func_t func, void *user_data,
			     enum bt_att_chan_opt chan_opt)
{
	struct bt_att_tx_meta_data *data = bt_att_tx_meta_data(buf);
   26e54:	6980      	ldr	r0, [r0, #24]

	data->func = func;
	data->user_data = user_data;
   26e56:	e9c0 1202 	strd	r1, r2, [r0, #8]
	data->attr_count = 1;
   26e5a:	2201      	movs	r2, #1
	data->chan_opt = chan_opt;
   26e5c:	7403      	strb	r3, [r0, #16]
	data->attr_count = 1;
   26e5e:	8082      	strh	r2, [r0, #4]
}
   26e60:	4770      	bx	lr

00026e62 <find_next>:
	*next = (struct bt_gatt_attr *)attr;
   26e62:	6010      	str	r0, [r2, #0]
}
   26e64:	2000      	movs	r0, #0
   26e66:	4770      	bx	lr

00026e68 <gatt_ccc_changed>:
{
   26e68:	460b      	mov	r3, r1
   26e6a:	8909      	ldrh	r1, [r1, #8]
   26e6c:	8a5a      	ldrh	r2, [r3, #18]
   26e6e:	4291      	cmp	r1, r2
   26e70:	bf38      	it	cc
   26e72:	4611      	movcc	r1, r2
	if (value != ccc->value) {
   26e74:	8a9a      	ldrh	r2, [r3, #20]
   26e76:	428a      	cmp	r2, r1
   26e78:	d003      	beq.n	26e82 <gatt_ccc_changed+0x1a>
		ccc->value = value;
   26e7a:	8299      	strh	r1, [r3, #20]
		if (ccc->cfg_changed) {
   26e7c:	699b      	ldr	r3, [r3, #24]
   26e7e:	b103      	cbz	r3, 26e82 <gatt_ccc_changed+0x1a>
			ccc->cfg_changed(attr, value);
   26e80:	4718      	bx	r3
}
   26e82:	4770      	bx	lr

00026e84 <gatt_indicate_rsp>:
{
   26e84:	b510      	push	{r4, lr}
   26e86:	9c02      	ldr	r4, [sp, #8]
   26e88:	460a      	mov	r2, r1
	if (params->func) {
   26e8a:	68a3      	ldr	r3, [r4, #8]
   26e8c:	b10b      	cbz	r3, 26e92 <gatt_indicate_rsp+0xe>
		params->func(conn, params, err);
   26e8e:	4621      	mov	r1, r4
   26e90:	4798      	blx	r3
	params->_ref--;
   26e92:	7da3      	ldrb	r3, [r4, #22]
	if (params->destroy && (params->_ref == 0)) {
   26e94:	68e2      	ldr	r2, [r4, #12]
	params->_ref--;
   26e96:	3b01      	subs	r3, #1
   26e98:	b2db      	uxtb	r3, r3
   26e9a:	75a3      	strb	r3, [r4, #22]
	if (params->destroy && (params->_ref == 0)) {
   26e9c:	b122      	cbz	r2, 26ea8 <gatt_indicate_rsp+0x24>
   26e9e:	b91b      	cbnz	r3, 26ea8 <gatt_indicate_rsp+0x24>
		params->destroy(params);
   26ea0:	4620      	mov	r0, r4
}
   26ea2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		params->destroy(params);
   26ea6:	4710      	bx	r2
}
   26ea8:	bd10      	pop	{r4, pc}

00026eaa <match_uuid>:
	data->attr = attr;
   26eaa:	6010      	str	r0, [r2, #0]
	data->handle = handle;
   26eac:	8091      	strh	r1, [r2, #4]
}
   26eae:	2000      	movs	r0, #0
   26eb0:	4770      	bx	lr

00026eb2 <gen_hash_m>:
{
   26eb2:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (attr->uuid->type != BT_UUID_TYPE_16)
   26eb4:	6807      	ldr	r7, [r0, #0]
{
   26eb6:	4606      	mov	r6, r0
	if (attr->uuid->type != BT_UUID_TYPE_16)
   26eb8:	783d      	ldrb	r5, [r7, #0]
{
   26eba:	4614      	mov	r4, r2
   26ebc:	b089      	sub	sp, #36	; 0x24
	if (attr->uuid->type != BT_UUID_TYPE_16)
   26ebe:	b9dd      	cbnz	r5, 26ef8 <gen_hash_m+0x46>
	switch (u16->val) {
   26ec0:	887b      	ldrh	r3, [r7, #2]
   26ec2:	f5b3 5f24 	cmp.w	r3, #10496	; 0x2900
   26ec6:	d004      	beq.n	26ed2 <gen_hash_m+0x20>
   26ec8:	d810      	bhi.n	26eec <gen_hash_m+0x3a>
   26eca:	f5a3 5320 	sub.w	r3, r3, #10240	; 0x2800
   26ece:	2b03      	cmp	r3, #3
   26ed0:	d812      	bhi.n	26ef8 <gen_hash_m+0x46>
		value = sys_cpu_to_le16(handle);
   26ed2:	f8ad 100a 	strh.w	r1, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26ed6:	2202      	movs	r2, #2
   26ed8:	4620      	mov	r0, r4
   26eda:	f10d 010a 	add.w	r1, sp, #10
   26ede:	f7fe fb02 	bl	254e6 <tc_cmac_update>
   26ee2:	b968      	cbnz	r0, 26f00 <gen_hash_m+0x4e>
			return BT_GATT_ITER_STOP;
   26ee4:	f06f 0215 	mvn.w	r2, #21
			state->err = -EINVAL;
   26ee8:	65a2      	str	r2, [r4, #88]	; 0x58
   26eea:	e006      	b.n	26efa <gen_hash_m+0x48>
	switch (u16->val) {
   26eec:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
   26ef0:	33ff      	adds	r3, #255	; 0xff
   26ef2:	b29b      	uxth	r3, r3
   26ef4:	2b04      	cmp	r3, #4
   26ef6:	d91e      	bls.n	26f36 <gen_hash_m+0x84>
			return BT_GATT_ITER_STOP;
   26ef8:	2501      	movs	r5, #1
}
   26efa:	4628      	mov	r0, r5
   26efc:	b009      	add	sp, #36	; 0x24
   26efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		value = sys_cpu_to_le16(u16->val);
   26f00:	887b      	ldrh	r3, [r7, #2]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26f02:	2202      	movs	r2, #2
   26f04:	4620      	mov	r0, r4
   26f06:	f10d 010a 	add.w	r1, sp, #10
		value = sys_cpu_to_le16(u16->val);
   26f0a:	f8ad 300a 	strh.w	r3, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26f0e:	f7fe faea 	bl	254e6 <tc_cmac_update>
   26f12:	2800      	cmp	r0, #0
   26f14:	d0e6      	beq.n	26ee4 <gen_hash_m+0x32>
		len = attr->read(NULL, attr, data, sizeof(data), 0);
   26f16:	2000      	movs	r0, #0
   26f18:	9000      	str	r0, [sp, #0]
   26f1a:	aa03      	add	r2, sp, #12
   26f1c:	2313      	movs	r3, #19
   26f1e:	4631      	mov	r1, r6
   26f20:	6877      	ldr	r7, [r6, #4]
   26f22:	47b8      	blx	r7
		if (len < 0) {
   26f24:	1e02      	subs	r2, r0, #0
   26f26:	dbdf      	blt.n	26ee8 <gen_hash_m+0x36>
		if (tc_cmac_update(&state->state, data, len) ==
   26f28:	a903      	add	r1, sp, #12
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26f2a:	4620      	mov	r0, r4
   26f2c:	f7fe fadb 	bl	254e6 <tc_cmac_update>
   26f30:	2800      	cmp	r0, #0
   26f32:	d1e1      	bne.n	26ef8 <gen_hash_m+0x46>
   26f34:	e7d6      	b.n	26ee4 <gen_hash_m+0x32>
		value = sys_cpu_to_le16(handle);
   26f36:	f8ad 100a 	strh.w	r1, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26f3a:	2202      	movs	r2, #2
   26f3c:	4620      	mov	r0, r4
   26f3e:	f10d 010a 	add.w	r1, sp, #10
   26f42:	f7fe fad0 	bl	254e6 <tc_cmac_update>
   26f46:	2800      	cmp	r0, #0
   26f48:	d0cc      	beq.n	26ee4 <gen_hash_m+0x32>
		value = sys_cpu_to_le16(u16->val);
   26f4a:	887b      	ldrh	r3, [r7, #2]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26f4c:	2202      	movs	r2, #2
		value = sys_cpu_to_le16(u16->val);
   26f4e:	f8ad 300a 	strh.w	r3, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   26f52:	f10d 010a 	add.w	r1, sp, #10
   26f56:	e7e8      	b.n	26f2a <gen_hash_m+0x78>

00026f58 <bt_addr_le_eq>:
   26f58:	2207      	movs	r2, #7
{
   26f5a:	b508      	push	{r3, lr}
	return memcmp(a, b, sizeof(*a));
   26f5c:	f002 faab 	bl	294b6 <memcmp>
}
   26f60:	fab0 f080 	clz	r0, r0
   26f64:	0940      	lsrs	r0, r0, #5
   26f66:	bd08      	pop	{r3, pc}

00026f68 <bt_addr_le_copy>:
   26f68:	680b      	ldr	r3, [r1, #0]
   26f6a:	6003      	str	r3, [r0, #0]
   26f6c:	888b      	ldrh	r3, [r1, #4]
   26f6e:	8083      	strh	r3, [r0, #4]
   26f70:	798b      	ldrb	r3, [r1, #6]
   26f72:	7183      	strb	r3, [r0, #6]
}
   26f74:	4770      	bx	lr

00026f76 <clear_sc_cfg>:
__ssp_bos_icheck3(memset, void *, int)
   26f76:	2300      	movs	r3, #0
   26f78:	6003      	str	r3, [r0, #0]
   26f7a:	6043      	str	r3, [r0, #4]
   26f7c:	6083      	str	r3, [r0, #8]
}
   26f7e:	4770      	bx	lr

00026f80 <bt_gatt_attr_read.constprop.0>:
ssize_t bt_gatt_attr_read(struct bt_conn *conn, const struct bt_gatt_attr *attr,
   26f80:	b538      	push	{r3, r4, r5, lr}
   26f82:	f8bd 4010 	ldrh.w	r4, [sp, #16]
   26f86:	4615      	mov	r5, r2
	if (offset > value_len) {
   26f88:	4294      	cmp	r4, r2
   26f8a:	d30a      	bcc.n	26fa2 <bt_gatt_attr_read.constprop.0+0x22>
	len = MIN(buf_len, value_len - offset);
   26f8c:	1aa4      	subs	r4, r4, r2
   26f8e:	428c      	cmp	r4, r1
   26f90:	bfa8      	it	ge
   26f92:	460c      	movge	r4, r1
   26f94:	b2a4      	uxth	r4, r4
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   26f96:	4622      	mov	r2, r4
   26f98:	1959      	adds	r1, r3, r5
   26f9a:	f002 fa9c 	bl	294d6 <memcpy>
}
   26f9e:	4620      	mov	r0, r4
   26fa0:	bd38      	pop	{r3, r4, r5, pc}
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   26fa2:	f06f 0406 	mvn.w	r4, #6
   26fa6:	e7fa      	b.n	26f9e <bt_gatt_attr_read.constprop.0+0x1e>

00026fa8 <bt_gatt_attr_read_ccc>:
{
   26fa8:	b530      	push	{r4, r5, lr}
   26faa:	b085      	sub	sp, #20
	cfg = find_ccc_cfg(conn, ccc);
   26fac:	68c9      	ldr	r1, [r1, #12]
{
   26fae:	4614      	mov	r4, r2
   26fb0:	461d      	mov	r5, r3
	cfg = find_ccc_cfg(conn, ccc);
   26fb2:	f7ee ff0f 	bl	15dd4 <find_ccc_cfg>
	if (cfg) {
   26fb6:	b100      	cbz	r0, 26fba <bt_gatt_attr_read_ccc+0x12>
		value = sys_cpu_to_le16(cfg->value);
   26fb8:	8900      	ldrh	r0, [r0, #8]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &value,
   26fba:	2302      	movs	r3, #2
   26fbc:	f8ad 000e 	strh.w	r0, [sp, #14]
   26fc0:	9300      	str	r3, [sp, #0]
   26fc2:	4629      	mov	r1, r5
   26fc4:	4620      	mov	r0, r4
   26fc6:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   26fca:	f10d 030e 	add.w	r3, sp, #14
   26fce:	f7ff ffd7 	bl	26f80 <bt_gatt_attr_read.constprop.0>
}
   26fd2:	b005      	add	sp, #20
   26fd4:	bd30      	pop	{r4, r5, pc}

00026fd6 <bt_gatt_attr_read_service>:
{
   26fd6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   26fd8:	460c      	mov	r4, r1
   26fda:	4619      	mov	r1, r3
	struct bt_uuid *uuid = attr->user_data;
   26fdc:	68e3      	ldr	r3, [r4, #12]
{
   26fde:	4610      	mov	r0, r2
	if (uuid->type == BT_UUID_TYPE_16) {
   26fe0:	781c      	ldrb	r4, [r3, #0]
{
   26fe2:	f8bd 2018 	ldrh.w	r2, [sp, #24]
	if (uuid->type == BT_UUID_TYPE_16) {
   26fe6:	b13c      	cbz	r4, 26ff8 <bt_gatt_attr_read_service+0x22>
	return bt_gatt_attr_read(conn, attr, buf, len, offset,
   26fe8:	2410      	movs	r4, #16
   26fea:	3301      	adds	r3, #1
   26fec:	9406      	str	r4, [sp, #24]
}
   26fee:	b004      	add	sp, #16
   26ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset,
   26ff4:	f7ff bfc4 	b.w	26f80 <bt_gatt_attr_read.constprop.0>
		uint16_t uuid16 = sys_cpu_to_le16(BT_UUID_16(uuid)->val);
   26ff8:	885b      	ldrh	r3, [r3, #2]
   26ffa:	f8ad 300e 	strh.w	r3, [sp, #14]
		return bt_gatt_attr_read(conn, attr, buf, len, offset,
   26ffe:	2302      	movs	r3, #2
   27000:	9300      	str	r3, [sp, #0]
   27002:	f10d 030e 	add.w	r3, sp, #14
   27006:	f7ff ffbb 	bl	26f80 <bt_gatt_attr_read.constprop.0>
}
   2700a:	b004      	add	sp, #16
   2700c:	bd10      	pop	{r4, pc}

0002700e <cf_read>:
{
   2700e:	b530      	push	{r4, r5, lr}
   27010:	461d      	mov	r5, r3
	uint8_t data[1] = {};
   27012:	2300      	movs	r3, #0
{
   27014:	b085      	sub	sp, #20
   27016:	4614      	mov	r4, r2
	uint8_t data[1] = {};
   27018:	f88d 300c 	strb.w	r3, [sp, #12]
	cfg = find_cf_cfg(conn);
   2701c:	f7ee fe8a 	bl	15d34 <find_cf_cfg>
	if (cfg) {
   27020:	b110      	cbz	r0, 27028 <cf_read+0x1a>
		memcpy(data, cfg->data, sizeof(data));
   27022:	7a03      	ldrb	r3, [r0, #8]
   27024:	f88d 300c 	strb.w	r3, [sp, #12]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, data,
   27028:	2301      	movs	r3, #1
   2702a:	4629      	mov	r1, r5
   2702c:	9300      	str	r3, [sp, #0]
   2702e:	4620      	mov	r0, r4
   27030:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   27034:	ab03      	add	r3, sp, #12
   27036:	f7ff ffa3 	bl	26f80 <bt_gatt_attr_read.constprop.0>
}
   2703a:	b005      	add	sp, #20
   2703c:	bd30      	pop	{r4, r5, pc}

0002703e <read_name>:
{
   2703e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   27042:	4614      	mov	r4, r2
   27044:	461d      	mov	r5, r3
   27046:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	const char *name = bt_get_name();
   2704a:	f7eb fae5 	bl	12618 <bt_get_name>
   2704e:	4606      	mov	r6, r0
				 strlen(name));
   27050:	f7e2 f986 	bl	9360 <strlen>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, name,
   27054:	b280      	uxth	r0, r0
   27056:	9006      	str	r0, [sp, #24]
   27058:	4633      	mov	r3, r6
   2705a:	463a      	mov	r2, r7
   2705c:	4629      	mov	r1, r5
   2705e:	4620      	mov	r0, r4
}
   27060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset, name,
   27064:	f7ff bf8c 	b.w	26f80 <bt_gatt_attr_read.constprop.0>

00027068 <read_appearance>:
{
   27068:	b530      	push	{r4, r5, lr}
   2706a:	b085      	sub	sp, #20
   2706c:	4614      	mov	r4, r2
   2706e:	461d      	mov	r5, r3
	uint16_t appearance = sys_cpu_to_le16(bt_get_appearance());
   27070:	f7fe fef5 	bl	25e5e <bt_get_appearance>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &appearance,
   27074:	2302      	movs	r3, #2
	uint16_t appearance = sys_cpu_to_le16(bt_get_appearance());
   27076:	f8ad 000e 	strh.w	r0, [sp, #14]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &appearance,
   2707a:	9300      	str	r3, [sp, #0]
   2707c:	4629      	mov	r1, r5
   2707e:	4620      	mov	r0, r4
   27080:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   27084:	f10d 030e 	add.w	r3, sp, #14
   27088:	f7ff ff7a 	bl	26f80 <bt_gatt_attr_read.constprop.0>
}
   2708c:	b005      	add	sp, #20
   2708e:	bd30      	pop	{r4, r5, pc}

00027090 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27090:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27092:	ab0b      	add	r3, sp, #44	; 0x2c
   27094:	9305      	str	r3, [sp, #20]
   27096:	9303      	str	r3, [sp, #12]
   27098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2709a:	9302      	str	r3, [sp, #8]
   2709c:	2300      	movs	r3, #0
   2709e:	4618      	mov	r0, r3
   270a0:	e9cd 3300 	strd	r3, r3, [sp]
   270a4:	f7e6 ffe6 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   270a8:	b007      	add	sp, #28
   270aa:	f85d fb04 	ldr.w	pc, [sp], #4

000270ae <sc_clear>:
{
   270ae:	b538      	push	{r3, r4, r5, lr}
   270b0:	4604      	mov	r4, r0
	if (bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   270b2:	f100 0590 	add.w	r5, r0, #144	; 0x90
   270b6:	4629      	mov	r1, r5
   270b8:	7a00      	ldrb	r0, [r0, #8]
   270ba:	f7fe fed3 	bl	25e64 <bt_addr_le_is_bonded>
	cfg = find_sc_cfg(id, (bt_addr_le_t *)addr);
   270be:	4629      	mov	r1, r5
		cfg = find_sc_cfg(conn->id, &conn->le.dst);
   270c0:	7a20      	ldrb	r0, [r4, #8]
   270c2:	f7ee fe65 	bl	15d90 <find_sc_cfg>
		if (cfg) {
   270c6:	b118      	cbz	r0, 270d0 <sc_clear+0x22>
}
   270c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			clear_sc_cfg(cfg);
   270cc:	f7ff bf53 	b.w	26f76 <clear_sc_cfg>
}
   270d0:	bd38      	pop	{r3, r4, r5, pc}

000270d2 <sc_ccc_cfg_write>:
	if (value == BT_GATT_CCC_INDICATE) {
   270d2:	2a02      	cmp	r2, #2
{
   270d4:	b510      	push	{r4, lr}
	if (value == BT_GATT_CCC_INDICATE) {
   270d6:	d108      	bne.n	270ea <sc_ccc_cfg_write+0x18>
		sc_save(conn->id, &conn->le.dst, 0, 0);
   270d8:	2300      	movs	r3, #0
   270da:	f100 0190 	add.w	r1, r0, #144	; 0x90
   270de:	461a      	mov	r2, r3
   270e0:	7a00      	ldrb	r0, [r0, #8]
   270e2:	f7ee ff27 	bl	15f34 <sc_save>
}
   270e6:	2002      	movs	r0, #2
   270e8:	bd10      	pop	{r4, pc}
		sc_clear(conn);
   270ea:	f7ff ffe0 	bl	270ae <sc_clear>
   270ee:	e7fa      	b.n	270e6 <sc_ccc_cfg_write+0x14>

000270f0 <atomic_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   270f0:	2301      	movs	r3, #1
   270f2:	408b      	lsls	r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   270f4:	e8d0 2fef 	ldaex	r2, [r0]
   270f8:	431a      	orrs	r2, r3
   270fa:	e8c0 2fe1 	stlex	r1, r2, [r0]
   270fe:	2900      	cmp	r1, #0
   27100:	d1f8      	bne.n	270f4 <atomic_set_bit+0x4>
}
   27102:	4770      	bx	lr

00027104 <sc_restore_rsp>:
{
   27104:	b538      	push	{r3, r4, r5, lr}
   27106:	4604      	mov	r4, r0
   27108:	4615      	mov	r5, r2
	if (bt_att_fixed_chan_only(conn)) {
   2710a:	f7ff fe80 	bl	26e0e <bt_att_fixed_chan_only>
   2710e:	b150      	cbz	r0, 27126 <sc_restore_rsp+0x22>
		cfg = find_cf_cfg(conn);
   27110:	4620      	mov	r0, r4
   27112:	f7ee fe0f 	bl	15d34 <find_cf_cfg>
		if (cfg && CF_ROBUST_CACHING(cfg)) {
   27116:	b130      	cbz	r0, 27126 <sc_restore_rsp+0x22>
   27118:	7a03      	ldrb	r3, [r0, #8]
   2711a:	07db      	lsls	r3, r3, #31
   2711c:	d503      	bpl.n	27126 <sc_restore_rsp+0x22>
			atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   2711e:	2100      	movs	r1, #0
   27120:	300c      	adds	r0, #12
   27122:	f7ff ffe5 	bl	270f0 <atomic_set_bit>
	if (!err && IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED)) {
   27126:	b935      	cbnz	r5, 27136 <sc_restore_rsp+0x32>
		struct gatt_sc_cfg *sc_cfg = find_sc_cfg(conn->id, &conn->le.dst);
   27128:	7a20      	ldrb	r0, [r4, #8]
   2712a:	f104 0190 	add.w	r1, r4, #144	; 0x90
   2712e:	f7ee fe2f 	bl	15d90 <find_sc_cfg>
		if (sc_cfg) {
   27132:	b100      	cbz	r0, 27136 <sc_restore_rsp+0x32>
__ssp_bos_icheck3(memset, void *, int)
   27134:	6085      	str	r5, [r0, #8]
}
   27136:	bd38      	pop	{r3, r4, r5, pc}

00027138 <bt_gatt_attr_value_handle>:
{
   27138:	b513      	push	{r0, r1, r4, lr}
	if (attr != NULL && bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) == 0) {
   2713a:	4604      	mov	r4, r0
   2713c:	b910      	cbnz	r0, 27144 <bt_gatt_attr_value_handle+0xc>
	uint16_t handle = 0;
   2713e:	2000      	movs	r0, #0
}
   27140:	b002      	add	sp, #8
   27142:	bd10      	pop	{r4, pc}
	if (attr != NULL && bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) == 0) {
   27144:	2300      	movs	r3, #0
   27146:	f88d 3004 	strb.w	r3, [sp, #4]
   2714a:	f642 0303 	movw	r3, #10243	; 0x2803
   2714e:	6800      	ldr	r0, [r0, #0]
   27150:	a901      	add	r1, sp, #4
   27152:	f8ad 3006 	strh.w	r3, [sp, #6]
   27156:	f7fe fd38 	bl	25bca <bt_uuid_cmp>
   2715a:	2800      	cmp	r0, #0
   2715c:	d1ef      	bne.n	2713e <bt_gatt_attr_value_handle+0x6>
		handle = chrc->value_handle;
   2715e:	68e3      	ldr	r3, [r4, #12]
   27160:	8898      	ldrh	r0, [r3, #4]
		if (handle == 0) {
   27162:	2800      	cmp	r0, #0
   27164:	d1ec      	bne.n	27140 <bt_gatt_attr_value_handle+0x8>
			handle = bt_gatt_attr_get_handle(attr) + 1U;
   27166:	4620      	mov	r0, r4
   27168:	f7ef f854 	bl	16214 <bt_gatt_attr_get_handle>
   2716c:	3001      	adds	r0, #1
   2716e:	b280      	uxth	r0, r0
	return handle;
   27170:	e7e6      	b.n	27140 <bt_gatt_attr_value_handle+0x8>

00027172 <bt_gatt_attr_read_chrc>:
{
   27172:	b570      	push	{r4, r5, r6, lr}
	struct bt_gatt_chrc *chrc = attr->user_data;
   27174:	68cc      	ldr	r4, [r1, #12]
{
   27176:	461e      	mov	r6, r3
	pdu.properties = chrc->properties;
   27178:	79a3      	ldrb	r3, [r4, #6]
{
   2717a:	b088      	sub	sp, #32
   2717c:	4608      	mov	r0, r1
	pdu.properties = chrc->properties;
   2717e:	f88d 300c 	strb.w	r3, [sp, #12]
{
   27182:	4615      	mov	r5, r2
	pdu.value_handle = sys_cpu_to_le16(bt_gatt_attr_value_handle(attr));
   27184:	f7ff ffd8 	bl	27138 <bt_gatt_attr_value_handle>
   27188:	f8ad 000d 	strh.w	r0, [sp, #13]
	if (chrc->uuid->type == BT_UUID_TYPE_16) {
   2718c:	6824      	ldr	r4, [r4, #0]
   2718e:	7823      	ldrb	r3, [r4, #0]
   27190:	b96b      	cbnz	r3, 271ae <bt_gatt_attr_read_chrc+0x3c>
		pdu.uuid16 = sys_cpu_to_le16(BT_UUID_16(chrc->uuid)->val);
   27192:	8863      	ldrh	r3, [r4, #2]
   27194:	f8ad 300f 	strh.w	r3, [sp, #15]
		value_len += 2U;
   27198:	2305      	movs	r3, #5
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &pdu, value_len);
   2719a:	9300      	str	r3, [sp, #0]
   2719c:	4631      	mov	r1, r6
   2719e:	4628      	mov	r0, r5
   271a0:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
   271a4:	ab03      	add	r3, sp, #12
   271a6:	f7ff feeb 	bl	26f80 <bt_gatt_attr_read.constprop.0>
}
   271aa:	b008      	add	sp, #32
   271ac:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(pdu.uuid, BT_UUID_128(chrc->uuid)->val, 16);
   271ae:	1c63      	adds	r3, r4, #1
   271b0:	f10d 020f 	add.w	r2, sp, #15
   271b4:	3411      	adds	r4, #17
   271b6:	f853 1b04 	ldr.w	r1, [r3], #4
   271ba:	42a3      	cmp	r3, r4
   271bc:	f842 1b04 	str.w	r1, [r2], #4
   271c0:	d1f9      	bne.n	271b6 <bt_gatt_attr_read_chrc+0x44>
		value_len += 16U;
   271c2:	2313      	movs	r3, #19
   271c4:	e7e9      	b.n	2719a <bt_gatt_attr_read_chrc+0x28>

000271c6 <bt_gatt_foreach_attr>:
{
   271c6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	bt_gatt_foreach_attr_type(start_handle, end_handle, NULL, NULL, 0, func,
   271c8:	e9cd 2301 	strd	r2, r3, [sp, #4]
   271cc:	2300      	movs	r3, #0
   271ce:	461a      	mov	r2, r3
   271d0:	9300      	str	r3, [sp, #0]
   271d2:	f7ef f867 	bl	162a4 <bt_gatt_foreach_attr_type>
}
   271d6:	b005      	add	sp, #20
   271d8:	f85d fb04 	ldr.w	pc, [sp], #4

000271dc <db_hash_process>:
	db_hash_gen(true);
   271dc:	f7ef b8d2 	b.w	16384 <db_hash_gen.constprop.0>

000271e0 <bt_gatt_check_perm>:
{
   271e0:	b538      	push	{r3, r4, r5, lr}
	if ((mask & BT_GATT_PERM_READ) &&
   271e2:	07d4      	lsls	r4, r2, #31
{
   271e4:	4605      	mov	r5, r0
	    (!(attr->perm & BT_GATT_PERM_READ_MASK) || !attr->read)) {
   271e6:	8a4b      	ldrh	r3, [r1, #18]
	if ((mask & BT_GATT_PERM_READ) &&
   271e8:	d504      	bpl.n	271f4 <bt_gatt_check_perm+0x14>
   271ea:	f013 0f95 	tst.w	r3, #149	; 0x95
   271ee:	d027      	beq.n	27240 <bt_gatt_check_perm+0x60>
	    (!(attr->perm & BT_GATT_PERM_READ_MASK) || !attr->read)) {
   271f0:	6848      	ldr	r0, [r1, #4]
   271f2:	b328      	cbz	r0, 27240 <bt_gatt_check_perm+0x60>
	if ((mask & BT_GATT_PERM_WRITE) &&
   271f4:	0790      	lsls	r0, r2, #30
   271f6:	d504      	bpl.n	27202 <bt_gatt_check_perm+0x22>
   271f8:	f413 7f95 	tst.w	r3, #298	; 0x12a
   271fc:	d022      	beq.n	27244 <bt_gatt_check_perm+0x64>
	    (!(attr->perm & BT_GATT_PERM_WRITE_MASK) || !attr->write)) {
   271fe:	6889      	ldr	r1, [r1, #8]
   27200:	b301      	cbz	r1, 27244 <bt_gatt_check_perm+0x64>
	mask &= attr->perm;
   27202:	ea02 0403 	and.w	r4, r2, r3
	if (mask & BT_GATT_PERM_LESC_MASK) {
   27206:	f414 7fc0 	tst.w	r4, #384	; 0x180
   2720a:	d007      	beq.n	2721c <bt_gatt_check_perm+0x3c>
		if (!IS_ENABLED(CONFIG_BT_SMP) || !conn->le.keys ||
   2720c:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   27210:	b90b      	cbnz	r3, 27216 <bt_gatt_check_perm+0x36>
			return BT_ATT_ERR_AUTHENTICATION;
   27212:	2005      	movs	r0, #5
}
   27214:	bd38      	pop	{r3, r4, r5, pc}
		if (!IS_ENABLED(CONFIG_BT_SMP) || !conn->le.keys ||
   27216:	7b5b      	ldrb	r3, [r3, #13]
   27218:	06db      	lsls	r3, r3, #27
   2721a:	d5fa      	bpl.n	27212 <bt_gatt_check_perm+0x32>
	if (mask & BT_GATT_PERM_AUTHEN_MASK) {
   2721c:	f014 0f30 	tst.w	r4, #48	; 0x30
   27220:	d108      	bne.n	27234 <bt_gatt_check_perm+0x54>
	if ((mask & BT_GATT_PERM_ENCRYPT_MASK)) {
   27222:	f014 000c 	ands.w	r0, r4, #12
   27226:	d0f5      	beq.n	27214 <bt_gatt_check_perm+0x34>
		if (!conn->encrypt) {
   27228:	7aeb      	ldrb	r3, [r5, #11]
			return BT_ATT_ERR_INSUFFICIENT_ENCRYPTION;
   2722a:	2b00      	cmp	r3, #0
   2722c:	bf14      	ite	ne
   2722e:	2000      	movne	r0, #0
   27230:	200f      	moveq	r0, #15
   27232:	e7ef      	b.n	27214 <bt_gatt_check_perm+0x34>
		if (bt_conn_get_security(conn) < BT_SECURITY_L3) {
   27234:	4628      	mov	r0, r5
   27236:	f7ff f8ee 	bl	26416 <bt_conn_get_security>
   2723a:	2802      	cmp	r0, #2
   2723c:	d8f1      	bhi.n	27222 <bt_gatt_check_perm+0x42>
   2723e:	e7e8      	b.n	27212 <bt_gatt_check_perm+0x32>
		return BT_ATT_ERR_READ_NOT_PERMITTED;
   27240:	2002      	movs	r0, #2
   27242:	e7e7      	b.n	27214 <bt_gatt_check_perm+0x34>
		return BT_ATT_ERR_WRITE_NOT_PERMITTED;
   27244:	2003      	movs	r0, #3
   27246:	e7e5      	b.n	27214 <bt_gatt_check_perm+0x34>

00027248 <bt_gatt_change_aware>:
{
   27248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2724a:	4606      	mov	r6, r0
   2724c:	460f      	mov	r7, r1
	cfg = find_cf_cfg(conn);
   2724e:	f7ee fd71 	bl	15d34 <find_cf_cfg>
	if (!cfg || !CF_ROBUST_CACHING(cfg)) {
   27252:	b1e0      	cbz	r0, 2728e <bt_gatt_change_aware+0x46>
   27254:	7a03      	ldrb	r3, [r0, #8]
   27256:	07db      	lsls	r3, r3, #31
   27258:	d519      	bpl.n	2728e <bt_gatt_change_aware+0x46>
	if (atomic_test_bit(cfg->flags, CF_CHANGE_AWARE)) {
   2725a:	f100 040c 	add.w	r4, r0, #12
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2725e:	e8d4 5faf 	lda	r5, [r4]
   27262:	f015 0501 	ands.w	r5, r5, #1
   27266:	d112      	bne.n	2728e <bt_gatt_change_aware+0x46>
	if (!req) {
   27268:	b197      	cbz	r7, 27290 <bt_gatt_change_aware+0x48>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   2726a:	e8d4 1fef 	ldaex	r1, [r4]
   2726e:	f021 0302 	bic.w	r3, r1, #2
   27272:	e8c4 3fe2 	stlex	r2, r3, [r4]
   27276:	2a00      	cmp	r2, #0
   27278:	d1f7      	bne.n	2726a <bt_gatt_change_aware+0x22>
	if (atomic_test_and_clear_bit(cfg->flags, CF_DB_HASH_READ)) {
   2727a:	f011 0702 	ands.w	r7, r1, #2
		bt_att_clear_out_of_sync_sent(conn);
   2727e:	4630      	mov	r0, r6
	if (atomic_test_and_clear_bit(cfg->flags, CF_DB_HASH_READ)) {
   27280:	d008      	beq.n	27294 <bt_gatt_change_aware+0x4c>
		bt_att_clear_out_of_sync_sent(conn);
   27282:	f7ff fdc6 	bl	26e12 <bt_att_clear_out_of_sync_sent>
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27286:	4629      	mov	r1, r5
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27288:	4620      	mov	r0, r4
   2728a:	f7ff ff31 	bl	270f0 <atomic_set_bit>
		return true;
   2728e:	2501      	movs	r5, #1
}
   27290:	4628      	mov	r0, r5
   27292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (bt_att_fixed_chan_only(conn) && bt_att_out_of_sync_sent_on_fixed(conn)) {
   27294:	f7ff fdbb 	bl	26e0e <bt_att_fixed_chan_only>
   27298:	2800      	cmp	r0, #0
   2729a:	d0f9      	beq.n	27290 <bt_gatt_change_aware+0x48>
   2729c:	4630      	mov	r0, r6
   2729e:	f7ff fdcd 	bl	26e3c <bt_att_out_of_sync_sent_on_fixed>
   272a2:	2800      	cmp	r0, #0
   272a4:	d0f4      	beq.n	27290 <bt_gatt_change_aware+0x48>
   272a6:	e8d4 3fef 	ldaex	r3, [r4]
   272aa:	f023 0302 	bic.w	r3, r3, #2
   272ae:	e8c4 3fe2 	stlex	r2, r3, [r4]
   272b2:	2a00      	cmp	r2, #0
   272b4:	d1f7      	bne.n	272a6 <bt_gatt_change_aware+0x5e>
		bt_att_clear_out_of_sync_sent(conn);
   272b6:	4630      	mov	r0, r6
   272b8:	f7ff fdab 	bl	26e12 <bt_att_clear_out_of_sync_sent>
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   272bc:	4639      	mov	r1, r7
   272be:	e7e3      	b.n	27288 <bt_gatt_change_aware+0x40>

000272c0 <smp_pairing_rsp>:
}
   272c0:	2007      	movs	r0, #7
   272c2:	4770      	bx	lr

000272c4 <atomic_test_bit>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   272c4:	e8d0 0faf 	lda	r0, [r0]
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   272c8:	4108      	asrs	r0, r1
}
   272ca:	f000 0001 	and.w	r0, r0, #1
   272ce:	4770      	bx	lr

000272d0 <update_keys_check>:
{
   272d0:	4603      	mov	r3, r0
   272d2:	b510      	push	{r4, lr}
	if (!keys ||
   272d4:	b1d9      	cbz	r1, 2730e <update_keys_check+0x3e>
	    !(keys->keys & (BT_KEYS_LTK_P256 | BT_KEYS_LTK))) {
   272d6:	89c8      	ldrh	r0, [r1, #14]
	if (!keys ||
   272d8:	f010 0f24 	tst.w	r0, #36	; 0x24
   272dc:	d017      	beq.n	2730e <update_keys_check+0x3e>
	return MIN(req->max_key_size, rsp->max_key_size);
   272de:	7d1a      	ldrb	r2, [r3, #20]
   272e0:	7b5c      	ldrb	r4, [r3, #13]
	if (keys->enc_size > get_encryption_key_size(smp)) {
   272e2:	7b09      	ldrb	r1, [r1, #12]
   272e4:	42a2      	cmp	r2, r4
   272e6:	bf28      	it	cs
   272e8:	4622      	movcs	r2, r4
   272ea:	4291      	cmp	r1, r2
   272ec:	d901      	bls.n	272f2 <update_keys_check+0x22>
			return false;
   272ee:	2000      	movs	r0, #0
}
   272f0:	bd10      	pop	{r4, pc}
	if ((keys->keys & BT_KEYS_LTK_P256) &&
   272f2:	0682      	lsls	r2, r0, #26
   272f4:	d404      	bmi.n	27300 <update_keys_check+0x30>
	if ((keys->flags & BT_KEYS_AUTHENTICATED) &&
   272f6:	7a18      	ldrb	r0, [r3, #8]
   272f8:	3800      	subs	r0, #0
   272fa:	bf18      	it	ne
   272fc:	2001      	movne	r0, #1
   272fe:	e7f7      	b.n	272f0 <update_keys_check+0x20>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   27300:	2105      	movs	r1, #5
   27302:	1d18      	adds	r0, r3, #4
   27304:	f7ff ffde 	bl	272c4 <atomic_test_bit>
	if ((keys->keys & BT_KEYS_LTK_P256) &&
   27308:	2800      	cmp	r0, #0
   2730a:	d1f4      	bne.n	272f6 <update_keys_check+0x26>
   2730c:	e7ef      	b.n	272ee <update_keys_check+0x1e>
	return true;
   2730e:	2001      	movs	r0, #1
   27310:	e7ee      	b.n	272f0 <update_keys_check+0x20>

00027312 <atomic_clear_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   27312:	2301      	movs	r3, #1
   27314:	408b      	lsls	r3, r1
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   27316:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   27318:	e8d0 2fef 	ldaex	r2, [r0]
   2731c:	401a      	ands	r2, r3
   2731e:	e8c0 2fe1 	stlex	r1, r2, [r0]
   27322:	2900      	cmp	r1, #0
   27324:	d1f8      	bne.n	27318 <atomic_clear_bit+0x6>
}
   27326:	4770      	bx	lr

00027328 <bt_addr_le_copy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   27328:	680b      	ldr	r3, [r1, #0]
   2732a:	6003      	str	r3, [r0, #0]
   2732c:	888b      	ldrh	r3, [r1, #4]
   2732e:	8083      	strh	r3, [r0, #4]
   27330:	798b      	ldrb	r3, [r1, #6]
   27332:	7183      	strb	r3, [r0, #6]
   27334:	4770      	bx	lr

00027336 <smp_security_request>:
static uint8_t smp_security_request(struct bt_smp *smp, struct net_buf *buf)
   27336:	2007      	movs	r0, #7
   27338:	4770      	bx	lr

0002733a <smp_send.constprop.0>:
static void smp_send(struct bt_smp *smp, struct net_buf *buf,
   2733a:	b537      	push	{r0, r1, r2, r4, r5, lr}
   2733c:	4613      	mov	r3, r2
	if (bt_l2cap_send_cb(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf, cb, NULL)) {
   2733e:	2200      	movs	r2, #0
   27340:	9200      	str	r2, [sp, #0]
static void smp_send(struct bt_smp *smp, struct net_buf *buf,
   27342:	4604      	mov	r4, r0
   27344:	460d      	mov	r5, r1
	if (bt_l2cap_send_cb(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf, cb, NULL)) {
   27346:	460a      	mov	r2, r1
   27348:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
   2734c:	2106      	movs	r1, #6
   2734e:	f7ff f90c 	bl	2656a <bt_l2cap_send_cb>
   27352:	b128      	cbz	r0, 27360 <smp_send.constprop.0+0x26>
		net_buf_unref(buf);
   27354:	4628      	mov	r0, r5
}
   27356:	b003      	add	sp, #12
   27358:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		net_buf_unref(buf);
   2735c:	f7f1 be92 	b.w	19084 <net_buf_unref>
	k_work_reschedule(&smp->work, SMP_TIMEOUT);
   27360:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   27364:	2300      	movs	r3, #0
   27366:	f504 70c0 	add.w	r0, r4, #384	; 0x180
}
   2736a:	b003      	add	sp, #12
   2736c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	k_work_reschedule(&smp->work, SMP_TIMEOUT);
   27370:	f7f9 b986 	b.w	20680 <k_work_reschedule>

00027374 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27374:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27376:	ab0b      	add	r3, sp, #44	; 0x2c
   27378:	9305      	str	r3, [sp, #20]
   2737a:	9303      	str	r3, [sp, #12]
   2737c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2737e:	9302      	str	r3, [sp, #8]
   27380:	2300      	movs	r3, #0
   27382:	4618      	mov	r0, r3
   27384:	e9cd 3300 	strd	r3, r3, [sp]
   27388:	f7e6 fe74 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   2738c:	b007      	add	sp, #28
   2738e:	f85d fb04 	ldr.w	pc, [sp], #4

00027392 <atomic_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   27392:	2301      	movs	r3, #1
   27394:	408b      	lsls	r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   27396:	e8d0 2fef 	ldaex	r2, [r0]
   2739a:	431a      	orrs	r2, r3
   2739c:	e8c0 2fe1 	stlex	r1, r2, [r0]
   273a0:	2900      	cmp	r1, #0
   273a2:	d1f8      	bne.n	27396 <atomic_set_bit+0x4>
}
   273a4:	4770      	bx	lr

000273a6 <smp_keypress_notif>:
{
   273a6:	b508      	push	{r3, lr}
	atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   273a8:	210e      	movs	r1, #14
   273aa:	f7ff fff2 	bl	27392 <atomic_set_bit>
}
   273ae:	2000      	movs	r0, #0
   273b0:	bd08      	pop	{r3, pc}

000273b2 <smp_create_pdu.constprop.0>:
static struct net_buf *smp_create_pdu(struct bt_smp *smp, uint8_t op, size_t len)
   273b2:	b570      	push	{r4, r5, r6, lr}
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   273b4:	1d05      	adds	r5, r0, #4
static struct net_buf *smp_create_pdu(struct bt_smp *smp, uint8_t op, size_t len)
   273b6:	460e      	mov	r6, r1
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   273b8:	4628      	mov	r0, r5
   273ba:	2104      	movs	r1, #4
   273bc:	f7ff ff82 	bl	272c4 <atomic_test_bit>
   273c0:	b168      	cbz	r0, 273de <smp_create_pdu.constprop.0+0x2c>
		timeout = K_NO_WAIT;
   273c2:	2200      	movs	r2, #0
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   273c4:	2100      	movs	r1, #0
		timeout = SMP_TIMEOUT;
   273c6:	2300      	movs	r3, #0
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   273c8:	4608      	mov	r0, r1
   273ca:	f7ff f8cb 	bl	26564 <bt_l2cap_create_pdu_timeout>
	if (!buf) {
   273ce:	4604      	mov	r4, r0
   273d0:	b940      	cbnz	r0, 273e4 <smp_create_pdu.constprop.0+0x32>
		atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   273d2:	2104      	movs	r1, #4
   273d4:	4628      	mov	r0, r5
   273d6:	f7ff ffdc 	bl	27392 <atomic_set_bit>
}
   273da:	4620      	mov	r0, r4
   273dc:	bd70      	pop	{r4, r5, r6, pc}
		timeout = SMP_TIMEOUT;
   273de:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   273e2:	e7ef      	b.n	273c4 <smp_create_pdu.constprop.0+0x12>
   273e4:	2101      	movs	r1, #1
   273e6:	300c      	adds	r0, #12
   273e8:	f7f1 ff6e 	bl	192c8 <net_buf_simple_add>
	hdr->code = op;
   273ec:	7006      	strb	r6, [r0, #0]
	return buf;
   273ee:	e7f4      	b.n	273da <smp_create_pdu.constprop.0+0x28>

000273f0 <send_pairing_rsp>:
{
   273f0:	b538      	push	{r3, r4, r5, lr}
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RSP, sizeof(*rsp));
   273f2:	2102      	movs	r1, #2
{
   273f4:	4604      	mov	r4, r0
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RSP, sizeof(*rsp));
   273f6:	f7ff ffdc 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!rsp_buf) {
   273fa:	4605      	mov	r5, r0
   273fc:	b180      	cbz	r0, 27420 <send_pairing_rsp+0x30>
   273fe:	2106      	movs	r1, #6
   27400:	300c      	adds	r0, #12
   27402:	f7f1 ff61 	bl	192c8 <net_buf_simple_add>
   27406:	f8d4 3011 	ldr.w	r3, [r4, #17]
	smp_send(smp, rsp_buf, NULL, NULL);
   2740a:	2200      	movs	r2, #0
   2740c:	6003      	str	r3, [r0, #0]
   2740e:	f8b4 3015 	ldrh.w	r3, [r4, #21]
   27412:	4629      	mov	r1, r5
   27414:	8083      	strh	r3, [r0, #4]
   27416:	4620      	mov	r0, r4
   27418:	f7ff ff8f 	bl	2733a <smp_send.constprop.0>
	return 0;
   2741c:	2000      	movs	r0, #0
}
   2741e:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   27420:	2008      	movs	r0, #8
   27422:	e7fc      	b.n	2741e <send_pairing_rsp+0x2e>

00027424 <smp_send_pairing_random>:
{
   27424:	b538      	push	{r3, r4, r5, lr}
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RANDOM, sizeof(*req));
   27426:	2104      	movs	r1, #4
{
   27428:	4604      	mov	r4, r0
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RANDOM, sizeof(*req));
   2742a:	f7ff ffc2 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!rsp_buf) {
   2742e:	4605      	mov	r5, r0
   27430:	b1a0      	cbz	r0, 2745c <smp_send_pairing_random+0x38>
   27432:	2110      	movs	r1, #16
   27434:	300c      	adds	r0, #12
   27436:	f7f1 ff47 	bl	192c8 <net_buf_simple_add>
   2743a:	f104 0327 	add.w	r3, r4, #39	; 0x27
   2743e:	f104 0237 	add.w	r2, r4, #55	; 0x37
   27442:	f853 1b04 	ldr.w	r1, [r3], #4
   27446:	4293      	cmp	r3, r2
   27448:	f840 1b04 	str.w	r1, [r0], #4
   2744c:	d1f9      	bne.n	27442 <smp_send_pairing_random+0x1e>
	smp_send(smp, rsp_buf, NULL, NULL);
   2744e:	4620      	mov	r0, r4
   27450:	2200      	movs	r2, #0
   27452:	4629      	mov	r1, r5
   27454:	f7ff ff71 	bl	2733a <smp_send.constprop.0>
	return 0;
   27458:	2000      	movs	r0, #0
}
   2745a:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   2745c:	2008      	movs	r0, #8
   2745e:	e7fc      	b.n	2745a <smp_send_pairing_random+0x36>

00027460 <smp_dhkey_check>:
{
   27460:	b570      	push	{r4, r5, r6, lr}
	if (smp->chan.chan.conn->role == BT_HCI_ROLE_PERIPHERAL) {
   27462:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
{
   27466:	4604      	mov	r4, r0
	if (smp->chan.chan.conn->role == BT_HCI_ROLE_PERIPHERAL) {
   27468:	78db      	ldrb	r3, [r3, #3]
   2746a:	2b01      	cmp	r3, #1
   2746c:	d119      	bne.n	274a2 <smp_dhkey_check+0x42>
	struct bt_smp_dhkey_check *req = (void *)buf->data;
   2746e:	68cd      	ldr	r5, [r1, #12]
		atomic_clear_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   27470:	1d06      	adds	r6, r0, #4
   27472:	2110      	movs	r1, #16
   27474:	4630      	mov	r0, r6
   27476:	f7ff ff4c 	bl	27312 <atomic_clear_bit>
   2747a:	462b      	mov	r3, r5
   2747c:	f104 02b7 	add.w	r2, r4, #183	; 0xb7
   27480:	f105 0110 	add.w	r1, r5, #16
   27484:	f853 0b04 	ldr.w	r0, [r3], #4
   27488:	428b      	cmp	r3, r1
   2748a:	f842 0b04 	str.w	r0, [r2], #4
   2748e:	d1f9      	bne.n	27484 <smp_dhkey_check+0x24>
		if (atomic_test_bit(smp->flags, SMP_FLAG_DHKEY_PENDING)) {
   27490:	2107      	movs	r1, #7
   27492:	4630      	mov	r0, r6
   27494:	f7ff ff16 	bl	272c4 <atomic_test_bit>
   27498:	b128      	cbz	r0, 274a6 <smp_dhkey_check+0x46>
			atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   2749a:	2109      	movs	r1, #9
   2749c:	4630      	mov	r0, r6
   2749e:	f7ff ff78 	bl	27392 <atomic_set_bit>
}
   274a2:	2000      	movs	r0, #0
   274a4:	bd70      	pop	{r4, r5, r6, pc}
		if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   274a6:	210a      	movs	r1, #10
   274a8:	4630      	mov	r0, r6
   274aa:	f7ff ff0b 	bl	272c4 <atomic_test_bit>
   274ae:	2800      	cmp	r0, #0
   274b0:	d1f3      	bne.n	2749a <smp_dhkey_check+0x3a>
		return compute_and_check_and_send_periph_dhcheck(smp);
   274b2:	4620      	mov	r0, r4
}
   274b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return compute_and_check_and_send_periph_dhcheck(smp);
   274b8:	f7f0 b954 	b.w	17764 <compute_and_check_and_send_periph_dhcheck>

000274bc <smp_signing_info>:
static uint8_t smp_signing_info(struct bt_smp *smp, struct net_buf *buf)
   274bc:	2007      	movs	r0, #7
   274be:	4770      	bx	lr

000274c0 <atomic_test_and_clear_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   274c0:	2301      	movs	r3, #1
   274c2:	fa03 f101 	lsl.w	r1, r3, r1
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   274c6:	43ca      	mvns	r2, r1
{
   274c8:	b530      	push	{r4, r5, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   274ca:	e8d0 3fef 	ldaex	r3, [r0]
   274ce:	ea03 0402 	and.w	r4, r3, r2
   274d2:	e8c0 4fe5 	stlex	r5, r4, [r0]
   274d6:	2d00      	cmp	r5, #0
   274d8:	d1f7      	bne.n	274ca <atomic_test_and_clear_bit+0xa>
	return (old & mask) != 0;
   274da:	4219      	tst	r1, r3
}
   274dc:	bf14      	ite	ne
   274de:	2001      	movne	r0, #1
   274e0:	2000      	moveq	r0, #0
   274e2:	bd30      	pop	{r4, r5, pc}

000274e4 <smp_reset>:
{
   274e4:	b538      	push	{r3, r4, r5, lr}
   274e6:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   274e8:	2500      	movs	r5, #0
   274ea:	1d03      	adds	r3, r0, #4
   274ec:	e8d3 2fef 	ldaex	r2, [r3]
   274f0:	e8c3 5fe1 	stlex	r1, r5, [r3]
   274f4:	2900      	cmp	r1, #0
   274f6:	d1f9      	bne.n	274ec <smp_reset+0x8>
	(void)k_work_cancel_delayable(&smp->work);
   274f8:	f504 70c0 	add.w	r0, r4, #384	; 0x180
   274fc:	f7f9 f8c6 	bl	2068c <k_work_cancel_delayable>
	smp->method = JUST_WORKS;
   27500:	7225      	strb	r5, [r4, #8]
   27502:	e8d4 3fef 	ldaex	r3, [r4]
   27506:	e8c4 5fe2 	stlex	r2, r5, [r4]
   2750a:	2a00      	cmp	r2, #0
   2750c:	d1f9      	bne.n	27502 <smp_reset+0x1e>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   2750e:	4620      	mov	r0, r4
}
   27510:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   27514:	2101      	movs	r1, #1
   27516:	f7ff bf3c 	b.w	27392 <atomic_set_bit>

0002751a <smp_c1>:
{
   2751a:	b5f0      	push	{r4, r5, r6, r7, lr}
   2751c:	b089      	sub	sp, #36	; 0x24
   2751e:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
   27522:	4605      	mov	r5, r0
	p1[0] = ia->type;
   27524:	7830      	ldrb	r0, [r6, #0]
{
   27526:	9c10      	ldr	r4, [sp, #64]	; 0x40
	p1[0] = ia->type;
   27528:	f88d 0000 	strb.w	r0, [sp]
	p1[1] = ra->type;
   2752c:	7838      	ldrb	r0, [r7, #0]
   2752e:	f101 0c10 	add.w	ip, r1, #16
   27532:	f88d 0001 	strb.w	r0, [sp, #1]
	memcpy(p1 + 2, preq, 7);
   27536:	6810      	ldr	r0, [r2, #0]
   27538:	f8cd 0002 	str.w	r0, [sp, #2]
   2753c:	8890      	ldrh	r0, [r2, #4]
   2753e:	7992      	ldrb	r2, [r2, #6]
   27540:	f8ad 0006 	strh.w	r0, [sp, #6]
   27544:	f88d 2008 	strb.w	r2, [sp, #8]
	memcpy(p1 + 9, pres, 7);
   27548:	681a      	ldr	r2, [r3, #0]
   2754a:	4668      	mov	r0, sp
   2754c:	f8cd 2009 	str.w	r2, [sp, #9]
   27550:	889a      	ldrh	r2, [r3, #4]
   27552:	799b      	ldrb	r3, [r3, #6]
   27554:	f8ad 200d 	strh.w	r2, [sp, #13]
   27558:	4622      	mov	r2, r4
   2755a:	f88d 300f 	strb.w	r3, [sp, #15]
		*r++ = *p++ ^ *q++;
   2755e:	f811 3b01 	ldrb.w	r3, [r1], #1
   27562:	f810 eb01 	ldrb.w	lr, [r0], #1
	while (len--) {
   27566:	4561      	cmp	r1, ip
		*r++ = *p++ ^ *q++;
   27568:	ea83 030e 	eor.w	r3, r3, lr
   2756c:	f802 3b01 	strb.w	r3, [r2], #1
	while (len--) {
   27570:	d1f5      	bne.n	2755e <smp_c1+0x44>
	err = bt_encrypt_le(k, enc_data, enc_data);
   27572:	4622      	mov	r2, r4
   27574:	4621      	mov	r1, r4
   27576:	4628      	mov	r0, r5
   27578:	f7fe fe5a 	bl	26230 <bt_encrypt_le>
	if (err) {
   2757c:	4603      	mov	r3, r0
   2757e:	bb28      	cbnz	r0, 275cc <smp_c1+0xb2>
	(void)memset(p2 + 12, 0, 4);
   27580:	9307      	str	r3, [sp, #28]
   27582:	4623      	mov	r3, r4
	memcpy(p2, ra->a.val, 6);
   27584:	f8b7 2005 	ldrh.w	r2, [r7, #5]
   27588:	f8d7 0001 	ldr.w	r0, [r7, #1]
   2758c:	f8ad 2014 	strh.w	r2, [sp, #20]
	memcpy(p2 + 6, ia->a.val, 6);
   27590:	f8d6 2001 	ldr.w	r2, [r6, #1]
	memcpy(p2, ra->a.val, 6);
   27594:	9004      	str	r0, [sp, #16]
	memcpy(p2 + 6, ia->a.val, 6);
   27596:	f8cd 2016 	str.w	r2, [sp, #22]
   2759a:	f8b6 2005 	ldrh.w	r2, [r6, #5]
   2759e:	f104 0010 	add.w	r0, r4, #16
   275a2:	f8ad 201a 	strh.w	r2, [sp, #26]
	(void)memset(p2 + 12, 0, 4);
   275a6:	a904      	add	r1, sp, #16
		*r++ = *p++ ^ *q++;
   275a8:	f813 2b01 	ldrb.w	r2, [r3], #1
   275ac:	f811 6b01 	ldrb.w	r6, [r1], #1
	while (len--) {
   275b0:	4283      	cmp	r3, r0
		*r++ = *p++ ^ *q++;
   275b2:	ea82 0206 	eor.w	r2, r2, r6
   275b6:	f803 2c01 	strb.w	r2, [r3, #-1]
	while (len--) {
   275ba:	d1f5      	bne.n	275a8 <smp_c1+0x8e>
	return bt_encrypt_le(k, enc_data, enc_data);
   275bc:	4622      	mov	r2, r4
   275be:	4621      	mov	r1, r4
   275c0:	4628      	mov	r0, r5
}
   275c2:	b009      	add	sp, #36	; 0x24
   275c4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	return bt_encrypt_le(k, enc_data, enc_data);
   275c8:	f7fe be32 	b.w	26230 <bt_encrypt_le>
}
   275cc:	b009      	add	sp, #36	; 0x24
   275ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

000275d0 <legacy_pairing_confirm>:
{
   275d0:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (!atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   275d2:	1d07      	adds	r7, r0, #4
{
   275d4:	4604      	mov	r4, r0
   275d6:	b085      	sub	sp, #20
		if (!atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   275d8:	210a      	movs	r1, #10
   275da:	4638      	mov	r0, r7
   275dc:	f7ff fe72 	bl	272c4 <atomic_test_bit>
   275e0:	bb88      	cbnz	r0, 27646 <legacy_pairing_confirm+0x76>
			atomic_set_bit(smp->allowed_cmds,
   275e2:	2104      	movs	r1, #4
   275e4:	4620      	mov	r0, r4
   275e6:	f7ff fed4 	bl	27392 <atomic_set_bit>
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   275ea:	2103      	movs	r1, #3
	struct bt_conn *conn = smp->chan.chan.conn;
   275ec:	f8d4 60ec 	ldr.w	r6, [r4, #236]	; 0xec
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   275f0:	f7ff fedf 	bl	273b2 <smp_create_pdu.constprop.0>
	if (!buf) {
   275f4:	4605      	mov	r5, r0
   275f6:	b1c0      	cbz	r0, 2762a <legacy_pairing_confirm+0x5a>
   275f8:	2110      	movs	r1, #16
   275fa:	300c      	adds	r0, #12
   275fc:	f7f1 fe64 	bl	192c8 <net_buf_simple_add>
		   &conn->le.init_addr, &conn->le.resp_addr, req->val)) {
   27600:	f106 039e 	add.w	r3, r6, #158	; 0x9e
   27604:	3697      	adds	r6, #151	; 0x97
	if (smp_c1(smp->tk, smp->prnd, smp->preq, smp->prsp,
   27606:	9002      	str	r0, [sp, #8]
   27608:	9301      	str	r3, [sp, #4]
   2760a:	9600      	str	r6, [sp, #0]
   2760c:	f104 0310 	add.w	r3, r4, #16
   27610:	f104 0209 	add.w	r2, r4, #9
   27614:	f104 0127 	add.w	r1, r4, #39	; 0x27
   27618:	f104 0047 	add.w	r0, r4, #71	; 0x47
   2761c:	f7ff ff7d 	bl	2751a <smp_c1>
   27620:	4606      	mov	r6, r0
   27622:	b128      	cbz	r0, 27630 <legacy_pairing_confirm+0x60>
		net_buf_unref(buf);
   27624:	4628      	mov	r0, r5
   27626:	f7f1 fd2d 	bl	19084 <net_buf_unref>
		return BT_SMP_ERR_UNSPECIFIED;
   2762a:	2008      	movs	r0, #8
}
   2762c:	b005      	add	sp, #20
   2762e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	smp_send(smp, buf, NULL, NULL);
   27630:	4602      	mov	r2, r0
   27632:	4629      	mov	r1, r5
   27634:	4620      	mov	r0, r4
   27636:	f7ff fe80 	bl	2733a <smp_send.constprop.0>
	atomic_clear_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   2763a:	4631      	mov	r1, r6
   2763c:	4638      	mov	r0, r7
   2763e:	f7ff fe68 	bl	27312 <atomic_clear_bit>
	return 0;
   27642:	2000      	movs	r0, #0
   27644:	e7f2      	b.n	2762c <legacy_pairing_confirm+0x5c>
		atomic_set_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   27646:	2100      	movs	r1, #0
   27648:	4638      	mov	r0, r7
   2764a:	f7ff fea2 	bl	27392 <atomic_set_bit>
	return 0;
   2764e:	e7f8      	b.n	27642 <legacy_pairing_confirm+0x72>

00027650 <bt_smp_request_ltk>:
{
   27650:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   27654:	9f09      	ldr	r7, [sp, #36]	; 0x24
   27656:	4604      	mov	r4, r0
   27658:	e9cd 2300 	strd	r2, r3, [sp]
	smp = smp_chan_get(conn);
   2765c:	f7ef fc94 	bl	16f88 <smp_chan_get>
	if (!smp) {
   27660:	4605      	mov	r5, r0
   27662:	2800      	cmp	r0, #0
   27664:	d07c      	beq.n	27760 <bt_smp_request_ltk+0x110>
	if (ediv == 0U && rand == 0U &&
   27666:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   2766a:	1d06      	adds	r6, r0, #4
	if (ediv == 0U && rand == 0U &&
   2766c:	f1b8 0f00 	cmp.w	r8, #0
   27670:	d128      	bne.n	276c4 <bt_smp_request_ltk+0x74>
   27672:	e9dd 3200 	ldrd	r3, r2, [sp]
   27676:	4313      	orrs	r3, r2
   27678:	d124      	bne.n	276c4 <bt_smp_request_ltk+0x74>
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   2767a:	2103      	movs	r1, #3
   2767c:	4630      	mov	r0, r6
   2767e:	f7ff fe21 	bl	272c4 <atomic_test_bit>
	if (ediv == 0U && rand == 0U &&
   27682:	b1f8      	cbz	r0, 276c4 <bt_smp_request_ltk+0x74>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   27684:	2101      	movs	r1, #1
   27686:	4630      	mov	r0, r6
   27688:	f7ff fe1c 	bl	272c4 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   2768c:	b1d0      	cbz	r0, 276c4 <bt_smp_request_ltk+0x74>
	return MIN(req->max_key_size, rsp->max_key_size);
   2768e:	7d2c      	ldrb	r4, [r5, #20]
   27690:	7b6b      	ldrb	r3, [r5, #13]
   27692:	f105 0147 	add.w	r1, r5, #71	; 0x47
   27696:	429c      	cmp	r4, r3
   27698:	bf28      	it	cs
   2769a:	461c      	movcs	r4, r3
   2769c:	4622      	mov	r2, r4
   2769e:	4638      	mov	r0, r7
   276a0:	f001 ff19 	bl	294d6 <memcpy>
		if (enc_size < BT_SMP_MAX_ENC_KEY_SIZE) {
   276a4:	2c0f      	cmp	r4, #15
   276a6:	d805      	bhi.n	276b4 <bt_smp_request_ltk+0x64>
__ssp_bos_icheck3(memset, void *, int)
   276a8:	4641      	mov	r1, r8
   276aa:	f1c4 0210 	rsb	r2, r4, #16
   276ae:	1938      	adds	r0, r7, r4
   276b0:	f001 ff4b 	bl	2954a <memset>
		atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   276b4:	4630      	mov	r0, r6
   276b6:	2101      	movs	r1, #1
   276b8:	f7ff fe6b 	bl	27392 <atomic_set_bit>
		return true;
   276bc:	2001      	movs	r0, #1
}
   276be:	b002      	add	sp, #8
   276c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!conn->le.keys) {
   276c4:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   276c8:	b983      	cbnz	r3, 276ec <bt_smp_request_ltk+0x9c>
					     &conn->le.dst);
   276ca:	f104 0890 	add.w	r8, r4, #144	; 0x90
		conn->le.keys = bt_keys_find(BT_KEYS_LTK_P256, conn->id,
   276ce:	4642      	mov	r2, r8
   276d0:	2020      	movs	r0, #32
   276d2:	7a21      	ldrb	r1, [r4, #8]
   276d4:	f7f1 f8c4 	bl	18860 <bt_keys_find>
   276d8:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   276dc:	b930      	cbnz	r0, 276ec <bt_smp_request_ltk+0x9c>
			conn->le.keys = bt_keys_find(BT_KEYS_PERIPH_LTK,
   276de:	4642      	mov	r2, r8
   276e0:	2001      	movs	r0, #1
   276e2:	7a21      	ldrb	r1, [r4, #8]
   276e4:	f7f1 f8bc 	bl	18860 <bt_keys_find>
   276e8:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (ediv == 0U && rand == 0U &&
   276ec:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	    conn->le.keys && (conn->le.keys->keys & BT_KEYS_LTK_P256)) {
   276f0:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
	if (ediv == 0U && rand == 0U &&
   276f4:	f1b8 0f00 	cmp.w	r8, #0
   276f8:	d10c      	bne.n	27714 <bt_smp_request_ltk+0xc4>
   276fa:	e9dd 3200 	ldrd	r3, r2, [sp]
   276fe:	4313      	orrs	r3, r2
   27700:	d108      	bne.n	27714 <bt_smp_request_ltk+0xc4>
   27702:	b300      	cbz	r0, 27746 <bt_smp_request_ltk+0xf6>
	    conn->le.keys && (conn->le.keys->keys & BT_KEYS_LTK_P256)) {
   27704:	89c3      	ldrh	r3, [r0, #14]
   27706:	069a      	lsls	r2, r3, #26
   27708:	d505      	bpl.n	27716 <bt_smp_request_ltk+0xc6>
		enc_size = conn->le.keys->enc_size;
   2770a:	7b04      	ldrb	r4, [r0, #12]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   2770c:	f100 011a 	add.w	r1, r0, #26
   27710:	4622      	mov	r2, r4
   27712:	e7c4      	b.n	2769e <bt_smp_request_ltk+0x4e>
	if (conn->le.keys && (conn->le.keys->keys & BT_KEYS_PERIPH_LTK) &&
   27714:	b1b8      	cbz	r0, 27746 <bt_smp_request_ltk+0xf6>
   27716:	89c3      	ldrh	r3, [r0, #14]
   27718:	07db      	lsls	r3, r3, #31
   2771a:	d514      	bpl.n	27746 <bt_smp_request_ltk+0xf6>
	    !memcmp(conn->le.keys->periph_ltk.rand, &rand, 8) &&
   2771c:	2208      	movs	r2, #8
   2771e:	4669      	mov	r1, sp
   27720:	3040      	adds	r0, #64	; 0x40
   27722:	f001 fec8 	bl	294b6 <memcmp>
	if (conn->le.keys && (conn->le.keys->keys & BT_KEYS_PERIPH_LTK) &&
   27726:	b970      	cbnz	r0, 27746 <bt_smp_request_ltk+0xf6>
	    !memcmp(conn->le.keys->periph_ltk.ediv, &ediv, 2)) {
   27728:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   2772c:	2202      	movs	r2, #2
   2772e:	a908      	add	r1, sp, #32
   27730:	3048      	adds	r0, #72	; 0x48
   27732:	f001 fec0 	bl	294b6 <memcmp>
	    !memcmp(conn->le.keys->periph_ltk.rand, &rand, 8) &&
   27736:	4680      	mov	r8, r0
   27738:	b928      	cbnz	r0, 27746 <bt_smp_request_ltk+0xf6>
		enc_size = conn->le.keys->enc_size;
   2773a:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
   2773e:	7b0c      	ldrb	r4, [r1, #12]
   27740:	314a      	adds	r1, #74	; 0x4a
   27742:	4622      	mov	r2, r4
   27744:	e7ab      	b.n	2769e <bt_smp_request_ltk+0x4e>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   27746:	210f      	movs	r1, #15
   27748:	4630      	mov	r0, r6
   2774a:	f7ff fdbb 	bl	272c4 <atomic_test_bit>
   2774e:	b120      	cbz	r0, 2775a <bt_smp_request_ltk+0x10a>
		bt_conn_security_changed(conn, BT_HCI_ERR_PIN_OR_KEY_MISSING,
   27750:	2202      	movs	r2, #2
   27752:	2106      	movs	r1, #6
   27754:	4620      	mov	r0, r4
   27756:	f7ec fdeb 	bl	14330 <bt_conn_security_changed>
	smp_reset(smp);
   2775a:	4628      	mov	r0, r5
   2775c:	f7ff fec2 	bl	274e4 <smp_reset>
		return false;
   27760:	2000      	movs	r0, #0
   27762:	e7ac      	b.n	276be <bt_smp_request_ltk+0x6e>

00027764 <bt_smp_sign>:
int bt_smp_sign(struct bt_conn *conn, struct net_buf *buf)
   27764:	f06f 0085 	mvn.w	r0, #133	; 0x85
   27768:	4770      	bx	lr

0002776a <bt_smp_dhkey_ready>:
{
   2776a:	b570      	push	{r4, r5, r6, lr}
   2776c:	4604      	mov	r4, r0
	struct bt_smp *smp = smp_find(SMP_FLAG_DHKEY_GEN);
   2776e:	2008      	movs	r0, #8
   27770:	f7ef fb7e 	bl	16e70 <smp_find>
	if (smp) {
   27774:	4605      	mov	r5, r0
   27776:	b1e0      	cbz	r0, 277b2 <bt_smp_dhkey_ready+0x48>
		atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   27778:	1d06      	adds	r6, r0, #4
   2777a:	2108      	movs	r1, #8
   2777c:	4630      	mov	r0, r6
   2777e:	f7ff fdc8 	bl	27312 <atomic_clear_bit>
	if (!dhkey) {
   27782:	b3bc      	cbz	r4, 277f4 <bt_smp_dhkey_ready+0x8a>
	atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_PENDING);
   27784:	2107      	movs	r1, #7
   27786:	f7ff fdc4 	bl	27312 <atomic_clear_bit>
   2778a:	4623      	mov	r3, r4
   2778c:	f105 0297 	add.w	r2, r5, #151	; 0x97
   27790:	f104 0120 	add.w	r1, r4, #32
   27794:	f853 0b04 	ldr.w	r0, [r3], #4
   27798:	428b      	cmp	r3, r1
   2779a:	f842 0b04 	str.w	r0, [r2], #4
   2779e:	d1f9      	bne.n	27794 <bt_smp_dhkey_ready+0x2a>
	if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   277a0:	210a      	movs	r1, #10
   277a2:	4630      	mov	r0, r6
   277a4:	f7ff fd8e 	bl	272c4 <atomic_test_bit>
   277a8:	b170      	cbz	r0, 277c8 <bt_smp_dhkey_ready+0x5e>
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   277aa:	2109      	movs	r1, #9
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   277ac:	4630      	mov	r0, r6
   277ae:	f7ff fdf0 	bl	27392 <atomic_set_bit>
		smp = smp_find(SMP_FLAG_DHKEY_PENDING);
   277b2:	2007      	movs	r0, #7
   277b4:	f7ef fb5c 	bl	16e70 <smp_find>
		if (smp) {
   277b8:	4604      	mov	r4, r0
   277ba:	b1e8      	cbz	r0, 277f8 <bt_smp_dhkey_ready+0x8e>
			err = smp_dhkey_generate(smp);
   277bc:	f7ef fc1a 	bl	16ff4 <smp_dhkey_generate>
			if (err) {
   277c0:	4601      	mov	r1, r0
   277c2:	b1c8      	cbz	r0, 277f8 <bt_smp_dhkey_ready+0x8e>
				smp_error(smp, err);
   277c4:	4620      	mov	r0, r4
   277c6:	e012      	b.n	277ee <bt_smp_dhkey_ready+0x84>
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT)) {
   277c8:	2110      	movs	r1, #16
   277ca:	4630      	mov	r0, r6
   277cc:	f7ff fd7a 	bl	272c4 <atomic_test_bit>
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   277d0:	2109      	movs	r1, #9
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT)) {
   277d2:	2800      	cmp	r0, #0
   277d4:	d1ea      	bne.n	277ac <bt_smp_dhkey_ready+0x42>
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHKEY_SEND)) {
   277d6:	4630      	mov	r0, r6
   277d8:	f7ff fd74 	bl	272c4 <atomic_test_bit>
   277dc:	2800      	cmp	r0, #0
   277de:	d0e8      	beq.n	277b2 <bt_smp_dhkey_ready+0x48>
		return  compute_and_check_and_send_periph_dhcheck(smp);
   277e0:	4628      	mov	r0, r5
   277e2:	f7ef ffbf 	bl	17764 <compute_and_check_and_send_periph_dhcheck>
		if (err) {
   277e6:	4601      	mov	r1, r0
   277e8:	2800      	cmp	r0, #0
   277ea:	d0e2      	beq.n	277b2 <bt_smp_dhkey_ready+0x48>
			smp_error(smp, err);
   277ec:	4628      	mov	r0, r5
   277ee:	f7f0 fb4d 	bl	17e8c <smp_error>
   277f2:	e7de      	b.n	277b2 <bt_smp_dhkey_ready+0x48>
		return BT_SMP_ERR_DHKEY_CHECK_FAILED;
   277f4:	210b      	movs	r1, #11
   277f6:	e7f9      	b.n	277ec <bt_smp_dhkey_ready+0x82>
}
   277f8:	bd70      	pop	{r4, r5, r6, pc}

000277fa <bt_smp_disconnected>:
{
   277fa:	b570      	push	{r4, r5, r6, lr}
   277fc:	4604      	mov	r4, r0
	struct bt_smp *smp = CONTAINER_OF(chan, struct bt_smp, chan);
   277fe:	f1a0 06ec 	sub.w	r6, r0, #236	; 0xec
	struct bt_keys *keys = chan->conn->le.keys;
   27802:	f850 3b94 	ldr.w	r3, [r0], #148
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   27806:	3ce8      	subs	r4, #232	; 0xe8
	struct bt_keys *keys = chan->conn->le.keys;
   27808:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
	(void)k_work_cancel_delayable(&smp->work);
   2780c:	f7f8 ff3e 	bl	2068c <k_work_cancel_delayable>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   27810:	2103      	movs	r1, #3
   27812:	4620      	mov	r0, r4
   27814:	f7ff fd56 	bl	272c4 <atomic_test_bit>
   27818:	b1a0      	cbz	r0, 27844 <bt_smp_disconnected+0x4a>
		smp_pairing_complete(smp, BT_SMP_ERR_UNSPECIFIED);
   2781a:	2108      	movs	r1, #8
   2781c:	4630      	mov	r0, r6
   2781e:	f7f0 fab7 	bl	17d90 <smp_pairing_complete>
	if (keys) {
   27822:	b13d      	cbz	r5, 27834 <bt_smp_disconnected+0x3a>
		if (!keys->keys || (!IS_ENABLED(CONFIG_BT_STORE_DEBUG_KEYS) &&
   27824:	89eb      	ldrh	r3, [r5, #14]
   27826:	b113      	cbz	r3, 2782e <bt_smp_disconnected+0x34>
   27828:	7b6b      	ldrb	r3, [r5, #13]
   2782a:	079b      	lsls	r3, r3, #30
   2782c:	d502      	bpl.n	27834 <bt_smp_disconnected+0x3a>
			bt_keys_clear(keys);
   2782e:	4628      	mov	r0, r5
   27830:	f7f1 f8fc 	bl	18a2c <bt_keys_clear>
__ssp_bos_icheck3(memset, void *, int)
   27834:	4630      	mov	r0, r6
}
   27836:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   2783a:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
   2783e:	2100      	movs	r1, #0
   27840:	f001 be83 	b.w	2954a <memset>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   27844:	2101      	movs	r1, #1
   27846:	4620      	mov	r0, r4
   27848:	f7ff fd3c 	bl	272c4 <atomic_test_bit>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   2784c:	2800      	cmp	r0, #0
   2784e:	d1e4      	bne.n	2781a <bt_smp_disconnected+0x20>
	    atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   27850:	210f      	movs	r1, #15
   27852:	4620      	mov	r0, r4
   27854:	f7ff fd36 	bl	272c4 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   27858:	2800      	cmp	r0, #0
   2785a:	d1de      	bne.n	2781a <bt_smp_disconnected+0x20>
   2785c:	e7e1      	b.n	27822 <bt_smp_disconnected+0x28>

0002785e <sys_mem_swap.constprop.0>:
static inline void sys_mem_swap(void *buf, size_t length)
   2785e:	b510      	push	{r4, lr}
   27860:	1e43      	subs	r3, r0, #1
   27862:	f100 0210 	add.w	r2, r0, #16
   27866:	3007      	adds	r0, #7
		uint8_t tmp = ((uint8_t *)buf)[i];
   27868:	f813 1f01 	ldrb.w	r1, [r3, #1]!
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   2786c:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
	for (i = 0; i < (length/2); i++) {
   27870:	4283      	cmp	r3, r0
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   27872:	701c      	strb	r4, [r3, #0]
		((uint8_t *)buf)[length - 1 - i] = tmp;
   27874:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < (length/2); i++) {
   27876:	d1f7      	bne.n	27868 <sys_mem_swap.constprop.0+0xa>
	}
}
   27878:	bd10      	pop	{r4, pc}

0002787a <bt_crypto_aes_cmac>:
{
   2787a:	b570      	push	{r4, r5, r6, lr}
   2787c:	b0c2      	sub	sp, #264	; 0x108
   2787e:	460d      	mov	r5, r1
   27880:	4616      	mov	r6, r2
	if (tc_cmac_setup(&state, key, &sched) == TC_CRYPTO_FAIL) {
   27882:	4601      	mov	r1, r0
   27884:	aa16      	add	r2, sp, #88	; 0x58
   27886:	4668      	mov	r0, sp
{
   27888:	461c      	mov	r4, r3
	if (tc_cmac_setup(&state, key, &sched) == TC_CRYPTO_FAIL) {
   2788a:	f7fd fe01 	bl	25490 <tc_cmac_setup>
   2788e:	b918      	cbnz	r0, 27898 <bt_crypto_aes_cmac+0x1e>
		return -EIO;
   27890:	f06f 0004 	mvn.w	r0, #4
}
   27894:	b042      	add	sp, #264	; 0x108
   27896:	bd70      	pop	{r4, r5, r6, pc}
	if (tc_cmac_update(&state, in, len) == TC_CRYPTO_FAIL) {
   27898:	4632      	mov	r2, r6
   2789a:	4629      	mov	r1, r5
   2789c:	4668      	mov	r0, sp
   2789e:	f7fd fe22 	bl	254e6 <tc_cmac_update>
   278a2:	2800      	cmp	r0, #0
   278a4:	d0f4      	beq.n	27890 <bt_crypto_aes_cmac+0x16>
	if (tc_cmac_final(out, &state) == TC_CRYPTO_FAIL) {
   278a6:	4669      	mov	r1, sp
   278a8:	4620      	mov	r0, r4
   278aa:	f7fd fe86 	bl	255ba <tc_cmac_final>
   278ae:	2800      	cmp	r0, #0
   278b0:	d0ee      	beq.n	27890 <bt_crypto_aes_cmac+0x16>
	return 0;
   278b2:	2000      	movs	r0, #0
   278b4:	e7ee      	b.n	27894 <bt_crypto_aes_cmac+0x1a>

000278b6 <bt_crypto_f4>:
{
   278b6:	b5f0      	push	{r4, r5, r6, r7, lr}
   278b8:	460e      	mov	r6, r1
   278ba:	4614      	mov	r4, r2
   278bc:	461d      	mov	r5, r3
   278be:	b097      	sub	sp, #92	; 0x5c
	sys_memcpy_swap(m, u, 32);
   278c0:	4601      	mov	r1, r0
   278c2:	2220      	movs	r2, #32
   278c4:	a805      	add	r0, sp, #20
{
   278c6:	9f1c      	ldr	r7, [sp, #112]	; 0x70
	sys_memcpy_swap(m, u, 32);
   278c8:	f7f1 f8d2 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, v, 32);
   278cc:	2220      	movs	r2, #32
   278ce:	4631      	mov	r1, r6
   278d0:	a80d      	add	r0, sp, #52	; 0x34
   278d2:	f7f1 f8cd 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(xs, x, 16);
   278d6:	4621      	mov	r1, r4
   278d8:	2210      	movs	r2, #16
   278da:	a801      	add	r0, sp, #4
	m[64] = z;
   278dc:	f88d 5054 	strb.w	r5, [sp, #84]	; 0x54
	sys_memcpy_swap(xs, x, 16);
   278e0:	f7f1 f8c6 	bl	18a70 <sys_memcpy_swap>
	err = bt_crypto_aes_cmac(xs, m, sizeof(m), res);
   278e4:	463b      	mov	r3, r7
   278e6:	2241      	movs	r2, #65	; 0x41
   278e8:	a905      	add	r1, sp, #20
   278ea:	a801      	add	r0, sp, #4
   278ec:	f7ff ffc5 	bl	2787a <bt_crypto_aes_cmac>
	if (err) {
   278f0:	4604      	mov	r4, r0
   278f2:	b910      	cbnz	r0, 278fa <bt_crypto_f4+0x44>
	sys_mem_swap(res, 16);
   278f4:	4638      	mov	r0, r7
   278f6:	f7ff ffb2 	bl	2785e <sys_mem_swap.constprop.0>
}
   278fa:	4620      	mov	r0, r4
   278fc:	b017      	add	sp, #92	; 0x5c
   278fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00027900 <bt_crypto_f6>:
{
   27900:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   27904:	4616      	mov	r6, r2
   27906:	461d      	mov	r5, r3
   27908:	b097      	sub	sp, #92	; 0x5c
   2790a:	4604      	mov	r4, r0
   2790c:	e9dd 981f 	ldrd	r9, r8, [sp, #124]	; 0x7c
	sys_memcpy_swap(m, n1, 16);
   27910:	2210      	movs	r2, #16
   27912:	a805      	add	r0, sp, #20
{
   27914:	9f21      	ldr	r7, [sp, #132]	; 0x84
	sys_memcpy_swap(m, n1, 16);
   27916:	f7f1 f8ab 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 16, n2, 16);
   2791a:	2210      	movs	r2, #16
   2791c:	4631      	mov	r1, r6
   2791e:	a809      	add	r0, sp, #36	; 0x24
   27920:	f7f1 f8a6 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, r, 16);
   27924:	2210      	movs	r2, #16
   27926:	4629      	mov	r1, r5
   27928:	a80d      	add	r0, sp, #52	; 0x34
   2792a:	f7f1 f8a1 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(m + 48, iocap, 3);
   2792e:	2203      	movs	r2, #3
   27930:	991e      	ldr	r1, [sp, #120]	; 0x78
   27932:	a811      	add	r0, sp, #68	; 0x44
   27934:	f7f1 f89c 	bl	18a70 <sys_memcpy_swap>
	m[51] = a1->type;
   27938:	4649      	mov	r1, r9
   2793a:	f811 3b01 	ldrb.w	r3, [r1], #1
	memcpy(m + 52, a1->a.val, 6);
   2793e:	f8d9 0001 	ldr.w	r0, [r9, #1]
	m[51] = a1->type;
   27942:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
	memcpy(m + 52, a1->a.val, 6);
   27946:	888b      	ldrh	r3, [r1, #4]
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27948:	2206      	movs	r2, #6
	memcpy(m + 52, a1->a.val, 6);
   2794a:	9012      	str	r0, [sp, #72]	; 0x48
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   2794c:	a812      	add	r0, sp, #72	; 0x48
	memcpy(m + 52, a1->a.val, 6);
   2794e:	f8ad 304c 	strh.w	r3, [sp, #76]	; 0x4c
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27952:	f7f1 f88d 	bl	18a70 <sys_memcpy_swap>
	m[58] = a2->type;
   27956:	4641      	mov	r1, r8
   27958:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   2795c:	2206      	movs	r2, #6
	m[58] = a2->type;
   2795e:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
	memcpy(m + 59, a2->a.val, 6);
   27962:	f8d8 3001 	ldr.w	r3, [r8, #1]
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27966:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
	memcpy(m + 59, a2->a.val, 6);
   2796a:	f8cd 304f 	str.w	r3, [sp, #79]	; 0x4f
   2796e:	888b      	ldrh	r3, [r1, #4]
   27970:	f8ad 3053 	strh.w	r3, [sp, #83]	; 0x53
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27974:	f7f1 f87c 	bl	18a70 <sys_memcpy_swap>
	sys_memcpy_swap(ws, w, 16);
   27978:	4621      	mov	r1, r4
   2797a:	2210      	movs	r2, #16
   2797c:	a801      	add	r0, sp, #4
   2797e:	f7f1 f877 	bl	18a70 <sys_memcpy_swap>
	err = bt_crypto_aes_cmac(ws, m, sizeof(m), check);
   27982:	463b      	mov	r3, r7
   27984:	2241      	movs	r2, #65	; 0x41
   27986:	a905      	add	r1, sp, #20
   27988:	a801      	add	r0, sp, #4
   2798a:	f7ff ff76 	bl	2787a <bt_crypto_aes_cmac>
	if (err) {
   2798e:	4604      	mov	r4, r0
   27990:	b910      	cbnz	r0, 27998 <bt_crypto_f6+0x98>
	sys_mem_swap(check, 16);
   27992:	4638      	mov	r0, r7
   27994:	f7ff ff63 	bl	2785e <sys_mem_swap.constprop.0>
}
   27998:	4620      	mov	r0, r4
   2799a:	b017      	add	sp, #92	; 0x5c
   2799c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000279a0 <fixed_data_unref>:
}
   279a0:	4770      	bx	lr

000279a2 <net_buf_alloc_fixed>:
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   279a2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
	return net_buf_alloc_len(pool, fixed->data_size, timeout);
   279a4:	6849      	ldr	r1, [r1, #4]
   279a6:	6809      	ldr	r1, [r1, #0]
   279a8:	f7f1 b964 	b.w	18c74 <net_buf_alloc_len>

000279ac <net_buf_get>:
	return z_impl_k_queue_get(queue, timeout);
   279ac:	f7f8 b85e 	b.w	1fa6c <z_impl_k_queue_get>

000279b0 <net_buf_simple_push_u8>:
{
   279b0:	b510      	push	{r4, lr}
   279b2:	460c      	mov	r4, r1
	uint8_t *data = net_buf_simple_push(buf, 1);
   279b4:	2101      	movs	r1, #1
   279b6:	f7f1 fc2b 	bl	19210 <net_buf_simple_push>
	*data = val;
   279ba:	7004      	strb	r4, [r0, #0]
}
   279bc:	bd10      	pop	{r4, pc}

000279be <net_buf_simple_pull_le16>:
{
   279be:	b510      	push	{r4, lr}
	val = UNALIGNED_GET((uint16_t *)buf->data);
   279c0:	6803      	ldr	r3, [r0, #0]
	net_buf_simple_pull(buf, sizeof(val));
   279c2:	2102      	movs	r1, #2
	val = UNALIGNED_GET((uint16_t *)buf->data);
   279c4:	881c      	ldrh	r4, [r3, #0]
	net_buf_simple_pull(buf, sizeof(val));
   279c6:	f7f1 fc43 	bl	19250 <net_buf_simple_pull>
}
   279ca:	4620      	mov	r0, r4
   279cc:	bd10      	pop	{r4, pc}

000279ce <net_buf_simple_headroom>:
	return buf->data - buf->__buf;
   279ce:	6802      	ldr	r2, [r0, #0]
   279d0:	6880      	ldr	r0, [r0, #8]
}
   279d2:	1a10      	subs	r0, r2, r0
   279d4:	4770      	bx	lr

000279d6 <net_buf_simple_tailroom>:

size_t net_buf_simple_tailroom(struct net_buf_simple *buf)
{
	return buf->size - net_buf_simple_headroom(buf) - buf->len;
   279d6:	8883      	ldrh	r3, [r0, #4]
   279d8:	88c2      	ldrh	r2, [r0, #6]
	return buf->data - buf->__buf;
   279da:	6881      	ldr	r1, [r0, #8]
	return buf->size - net_buf_simple_headroom(buf) - buf->len;
   279dc:	1ad2      	subs	r2, r2, r3
	return buf->data - buf->__buf;
   279de:	6803      	ldr	r3, [r0, #0]
   279e0:	1a5b      	subs	r3, r3, r1
}
   279e2:	1ad0      	subs	r0, r2, r3
   279e4:	4770      	bx	lr

000279e6 <net_buf_simple_add_mem>:
{
   279e6:	b538      	push	{r3, r4, r5, lr}
   279e8:	460d      	mov	r5, r1
   279ea:	4614      	mov	r4, r2
	return memcpy(net_buf_simple_add(buf, len), mem, len);
   279ec:	4611      	mov	r1, r2
   279ee:	f7f1 fc6b 	bl	192c8 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   279f2:	4622      	mov	r2, r4
   279f4:	4629      	mov	r1, r5
}
   279f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   279fa:	f001 bd6c 	b.w	294d6 <memcpy>

000279fe <net_buf_simple_add_u8>:
{
   279fe:	b510      	push	{r4, lr}
   27a00:	460c      	mov	r4, r1
	u8 = net_buf_simple_add(buf, 1);
   27a02:	2101      	movs	r1, #1
   27a04:	f7f1 fc60 	bl	192c8 <net_buf_simple_add>
	*u8 = val;
   27a08:	7004      	strb	r4, [r0, #0]
}
   27a0a:	bd10      	pop	{r4, pc}

00027a0c <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27a0c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27a0e:	ab0b      	add	r3, sp, #44	; 0x2c
   27a10:	9305      	str	r3, [sp, #20]
   27a12:	9303      	str	r3, [sp, #12]
   27a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27a16:	2201      	movs	r2, #1
   27a18:	9302      	str	r3, [sp, #8]
   27a1a:	2300      	movs	r3, #0
   27a1c:	4618      	mov	r0, r3
   27a1e:	e9cd 3300 	strd	r3, r3, [sp]
   27a22:	f7e6 fb27 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   27a26:	b007      	add	sp, #28
   27a28:	f85d fb04 	ldr.w	pc, [sp], #4

00027a2c <adc_context_on_timer_expired>:
{
   27a2c:	b410      	push	{r4}
   27a2e:	4603      	mov	r3, r0
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
   27a30:	3808      	subs	r0, #8
   27a32:	e8d0 2fef 	ldaex	r2, [r0]
   27a36:	1c51      	adds	r1, r2, #1
   27a38:	e8c0 1fe4 	stlex	r4, r1, [r0]
   27a3c:	2c00      	cmp	r4, #0
   27a3e:	d1f8      	bne.n	27a32 <adc_context_on_timer_expired+0x6>
	if (atomic_inc(&ctx->sampling_requested) == 0) {
   27a40:	b912      	cbnz	r2, 27a48 <adc_context_on_timer_expired+0x1c>
}
   27a42:	bc10      	pop	{r4}
		adc_context_start_sampling(ctx);
   27a44:	f7f1 bc82 	b.w	1934c <adc_context_start_sampling>
		ctx->status = -EBUSY;
   27a48:	f06f 020f 	mvn.w	r2, #15
}
   27a4c:	bc10      	pop	{r4}
		ctx->status = -EBUSY;
   27a4e:	669a      	str	r2, [r3, #104]	; 0x68
}
   27a50:	4770      	bx	lr

00027a52 <set_on_state>:
	__asm__ volatile(
   27a52:	f04f 0320 	mov.w	r3, #32
   27a56:	f3ef 8211 	mrs	r2, BASEPRI
   27a5a:	f383 8812 	msr	BASEPRI_MAX, r3
   27a5e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   27a62:	6803      	ldr	r3, [r0, #0]
   27a64:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   27a68:	f043 0302 	orr.w	r3, r3, #2
   27a6c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   27a6e:	f382 8811 	msr	BASEPRI, r2
   27a72:	f3bf 8f6f 	isb	sy
}
   27a76:	4770      	bx	lr

00027a78 <async_start>:
{
   27a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   27a7a:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
   27a7c:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
   27a7e:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
   27a80:	f04f 0520 	mov.w	r5, #32
   27a84:	f3ef 8611 	mrs	r6, BASEPRI
   27a88:	f385 8812 	msr	BASEPRI_MAX, r5
   27a8c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   27a90:	250c      	movs	r5, #12
   27a92:	4369      	muls	r1, r5
   27a94:	440c      	add	r4, r1
   27a96:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   27a9a:	f005 0c07 	and.w	ip, r5, #7
   27a9e:	f1bc 0f01 	cmp.w	ip, #1
   27aa2:	d10c      	bne.n	27abe <async_start+0x46>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   27aa4:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
	__asm__ volatile(
   27aa8:	f386 8811 	msr	BASEPRI, r6
   27aac:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
   27ab0:	e9c4 2320 	strd	r2, r3, [r4, #128]	; 0x80
	 get_sub_config(dev, type)->start();
   27ab4:	6843      	ldr	r3, [r0, #4]
   27ab6:	585b      	ldr	r3, [r3, r1]
   27ab8:	4798      	blx	r3
	return 0;
   27aba:	2000      	movs	r0, #0
}
   27abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
   27abe:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
   27ac2:	42af      	cmp	r7, r5
   27ac4:	f386 8811 	msr	BASEPRI, r6
   27ac8:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
   27acc:	bf0c      	ite	eq
   27ace:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
   27ad2:	f04f 30ff 	movne.w	r0, #4294967295
   27ad6:	e7f1      	b.n	27abc <async_start+0x44>

00027ad8 <api_start>:
{
   27ad8:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
   27ada:	2480      	movs	r4, #128	; 0x80
   27adc:	9400      	str	r4, [sp, #0]
   27ade:	f7ff ffcb 	bl	27a78 <async_start>
}
   27ae2:	b002      	add	sp, #8
   27ae4:	bd10      	pop	{r4, pc}

00027ae6 <onoff_started_callback>:
	return &data->mgr[type];
   27ae6:	6900      	ldr	r0, [r0, #16]
   27ae8:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
   27aea:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   27aee:	2100      	movs	r1, #0
   27af0:	4710      	bx	r2

00027af2 <hfclkaudio_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   27af2:	2003      	movs	r0, #3
   27af4:	f7f4 beaa 	b.w	1c84c <nrfx_clock_start>

00027af8 <hfclk192m_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
   27af8:	2002      	movs	r0, #2
   27afa:	f7f4 bea7 	b.w	1c84c <nrfx_clock_start>

00027afe <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   27afe:	2000      	movs	r0, #0
   27b00:	f7f4 bea4 	b.w	1c84c <nrfx_clock_start>

00027b04 <hfclkaudio_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   27b04:	2003      	movs	r0, #3
   27b06:	f7f4 bf1f 	b.w	1c948 <nrfx_clock_stop>

00027b0a <hfclk192m_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
   27b0a:	2002      	movs	r0, #2
   27b0c:	f7f4 bf1c 	b.w	1c948 <nrfx_clock_stop>

00027b10 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   27b10:	2000      	movs	r0, #0
   27b12:	f7f4 bf19 	b.w	1c948 <nrfx_clock_stop>

00027b16 <blocking_start_callback>:
{
   27b16:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   27b18:	f7f8 b812 	b.w	1fb40 <z_impl_k_sem_give>

00027b1c <api_stop>:
	return stop(dev, subsys, CTX_API);
   27b1c:	2280      	movs	r2, #128	; 0x80
   27b1e:	f7f1 be67 	b.w	197f0 <stop>

00027b22 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b22:	6843      	ldr	r3, [r0, #4]
}
   27b24:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b26:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   27b28:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
   27b2a:	600b      	str	r3, [r1, #0]
}
   27b2c:	4770      	bx	lr

00027b2e <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b2e:	6843      	ldr	r3, [r0, #4]
	const uint32_t set_mask = value & mask;
   27b30:	ea02 0001 	and.w	r0, r2, r1
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b34:	685b      	ldr	r3, [r3, #4]
	const uint32_t clear_mask = (~set_mask) & mask;
   27b36:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
   27b3a:	6098      	str	r0, [r3, #8]
}
   27b3c:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   27b3e:	60d9      	str	r1, [r3, #12]
   27b40:	4770      	bx	lr

00027b42 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b42:	6843      	ldr	r3, [r0, #4]
}
   27b44:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b46:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   27b48:	6099      	str	r1, [r3, #8]
}
   27b4a:	4770      	bx	lr

00027b4c <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b4c:	6843      	ldr	r3, [r0, #4]
}
   27b4e:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b50:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   27b52:	60d9      	str	r1, [r3, #12]
}
   27b54:	4770      	bx	lr

00027b56 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27b56:	6843      	ldr	r3, [r0, #4]
   27b58:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   27b5a:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
   27b5c:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
   27b60:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
   27b62:	6090      	str	r0, [r2, #8]
}
   27b64:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   27b66:	60d3      	str	r3, [r2, #12]
   27b68:	4770      	bx	lr

00027b6a <irq_connect4>:
#ifdef CONFIG_SPI_3_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(3);
#endif

#ifdef CONFIG_SPI_4_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(4);
   27b6a:	2200      	movs	r2, #0
   27b6c:	2101      	movs	r1, #1
   27b6e:	200a      	movs	r0, #10
   27b70:	f7e8 b98e 	b.w	fe90 <z_arm_irq_priority_set>

00027b74 <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
   27b74:	b510      	push	{r4, lr}
	while (*count) {
   27b76:	680b      	ldr	r3, [r1, #0]
   27b78:	b913      	cbnz	r3, 27b80 <spi_context_get_next_buf.constprop.0+0xc>
	return NULL;
   27b7a:	4618      	mov	r0, r3
	*buf_len = 0;
   27b7c:	6013      	str	r3, [r2, #0]
	return NULL;
   27b7e:	e005      	b.n	27b8c <spi_context_get_next_buf.constprop.0+0x18>
		if (((*current)->len / dfs) != 0) {
   27b80:	6803      	ldr	r3, [r0, #0]
   27b82:	685c      	ldr	r4, [r3, #4]
   27b84:	b11c      	cbz	r4, 27b8e <spi_context_get_next_buf.constprop.0+0x1a>
			*buf_len = (*current)->len / dfs;
   27b86:	6014      	str	r4, [r2, #0]
			return (*current)->buf;
   27b88:	6803      	ldr	r3, [r0, #0]
   27b8a:	6818      	ldr	r0, [r3, #0]
}
   27b8c:	bd10      	pop	{r4, pc}
		++(*current);
   27b8e:	3308      	adds	r3, #8
   27b90:	6003      	str	r3, [r0, #0]
		--(*count);
   27b92:	680b      	ldr	r3, [r1, #0]
   27b94:	3b01      	subs	r3, #1
   27b96:	600b      	str	r3, [r1, #0]
   27b98:	e7ed      	b.n	27b76 <spi_context_get_next_buf.constprop.0+0x2>

00027b9a <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27b9a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27b9c:	ab0b      	add	r3, sp, #44	; 0x2c
   27b9e:	9305      	str	r3, [sp, #20]
   27ba0:	9303      	str	r3, [sp, #12]
   27ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27ba4:	2201      	movs	r2, #1
   27ba6:	9302      	str	r3, [sp, #8]
   27ba8:	2300      	movs	r3, #0
   27baa:	4618      	mov	r0, r3
   27bac:	e9cd 3300 	strd	r3, r3, [sp]
   27bb0:	f7e6 fa60 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   27bb4:	b007      	add	sp, #28
   27bb6:	f85d fb04 	ldr.w	pc, [sp], #4

00027bba <_spi_context_cs_control>:
{
   27bba:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   27bbc:	6803      	ldr	r3, [r0, #0]
{
   27bbe:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   27bc0:	b1e3      	cbz	r3, 27bfc <_spi_context_cs_control+0x42>
   27bc2:	6898      	ldr	r0, [r3, #8]
   27bc4:	b1d0      	cbz	r0, 27bfc <_spi_context_cs_control+0x42>
   27bc6:	6805      	ldr	r5, [r0, #0]
   27bc8:	b1c5      	cbz	r5, 27bfc <_spi_context_cs_control+0x42>
		if (on) {
   27bca:	b149      	cbz	r1, 27be0 <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
   27bcc:	2101      	movs	r1, #1
   27bce:	f7f2 f9f9 	bl	19fc4 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
   27bd2:	6823      	ldr	r3, [r4, #0]
   27bd4:	689b      	ldr	r3, [r3, #8]
   27bd6:	6898      	ldr	r0, [r3, #8]
}
   27bd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
   27bdc:	f001 bb72 	b.w	292c4 <z_impl_k_busy_wait>
			if (!force_off &&
   27be0:	b912      	cbnz	r2, 27be8 <_spi_context_cs_control+0x2e>
   27be2:	889b      	ldrh	r3, [r3, #4]
   27be4:	04db      	lsls	r3, r3, #19
   27be6:	d409      	bmi.n	27bfc <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
   27be8:	6880      	ldr	r0, [r0, #8]
   27bea:	f001 fb6b 	bl	292c4 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   27bee:	6823      	ldr	r3, [r4, #0]
   27bf0:	2100      	movs	r1, #0
   27bf2:	6898      	ldr	r0, [r3, #8]
}
   27bf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   27bf8:	f7f2 b9e4 	b.w	19fc4 <gpio_pin_set_dt.isra.0>
}
   27bfc:	bd38      	pop	{r3, r4, r5, pc}

00027bfe <spi_context_unlock_unconditionally>:
{
   27bfe:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
   27c00:	2201      	movs	r2, #1
   27c02:	2100      	movs	r1, #0
{
   27c04:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
   27c06:	f7ff ffd8 	bl	27bba <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
   27c0a:	69a3      	ldr	r3, [r4, #24]
   27c0c:	b933      	cbnz	r3, 27c1c <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
   27c0e:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   27c10:	f104 0010 	add.w	r0, r4, #16
}
   27c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   27c18:	f7f7 bf92 	b.w	1fb40 <z_impl_k_sem_give>
   27c1c:	bd10      	pop	{r4, pc}

00027c1e <spi_nrfx_release>:
{
   27c1e:	b510      	push	{r4, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   27c20:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
   27c22:	6803      	ldr	r3, [r0, #0]
   27c24:	428b      	cmp	r3, r1
   27c26:	d106      	bne.n	27c36 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
   27c28:	f890 406c 	ldrb.w	r4, [r0, #108]	; 0x6c
   27c2c:	b934      	cbnz	r4, 27c3c <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
   27c2e:	f7ff ffe6 	bl	27bfe <spi_context_unlock_unconditionally>
	return 0;
   27c32:	4620      	mov	r0, r4
}
   27c34:	bd10      	pop	{r4, pc}
		return -EINVAL;
   27c36:	f06f 0015 	mvn.w	r0, #21
   27c3a:	e7fb      	b.n	27c34 <spi_nrfx_release+0x16>
		return -EBUSY;
   27c3c:	f06f 000f 	mvn.w	r0, #15
   27c40:	e7f8      	b.n	27c34 <spi_nrfx_release+0x16>

00027c42 <k_sem_give>:
   27c42:	f7f7 bf7d 	b.w	1fb40 <z_impl_k_sem_give>

00027c46 <qspi_handler>:
	if (event == NRFX_QSPI_EVENT_DONE) {
   27c46:	b918      	cbnz	r0, 27c50 <qspi_handler+0xa>
	k_sem_give(&dev_data->sync);
   27c48:	f101 0030 	add.w	r0, r1, #48	; 0x30
   27c4c:	f7ff bff9 	b.w	27c42 <k_sem_give>
}
   27c50:	4770      	bx	lr

00027c52 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27c52:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27c54:	ab0b      	add	r3, sp, #44	; 0x2c
   27c56:	9305      	str	r3, [sp, #20]
   27c58:	9303      	str	r3, [sp, #12]
   27c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27c5c:	9302      	str	r3, [sp, #8]
   27c5e:	2300      	movs	r3, #0
   27c60:	4618      	mov	r0, r3
   27c62:	e9cd 3300 	strd	r3, r3, [sp]
   27c66:	f7e6 fa05 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   27c6a:	b007      	add	sp, #28
   27c6c:	f85d fb04 	ldr.w	pc, [sp], #4

00027c70 <qspi_lock.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
   27c70:	f04f 32ff 	mov.w	r2, #4294967295
   27c74:	f04f 33ff 	mov.w	r3, #4294967295
   27c78:	3018      	adds	r0, #24
   27c7a:	f7f7 bfa5 	b.w	1fbc8 <z_impl_k_sem_take>

00027c7e <qspi_trans_lock.isra.0>:
   27c7e:	f04f 32ff 	mov.w	r2, #4294967295
   27c82:	f04f 33ff 	mov.w	r3, #4294967295
   27c86:	f7f7 bf9f 	b.w	1fbc8 <z_impl_k_sem_take>

00027c8a <qspi_nor_write_protection_set>:
{
   27c8a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct qspi_cmd cmd = {
   27c8c:	2200      	movs	r2, #0
   27c8e:	4291      	cmp	r1, r2
   27c90:	bf0c      	ite	eq
   27c92:	2306      	moveq	r3, #6
   27c94:	2304      	movne	r3, #4
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
   27c96:	a901      	add	r1, sp, #4
	struct qspi_cmd cmd = {
   27c98:	e9cd 2201 	strd	r2, r2, [sp, #4]
   27c9c:	9203      	str	r2, [sp, #12]
   27c9e:	f88d 3004 	strb.w	r3, [sp, #4]
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
   27ca2:	f7f2 fcf7 	bl	1a694 <qspi_send_cmd>
		ret = -EIO;
   27ca6:	2800      	cmp	r0, #0
}
   27ca8:	bf18      	it	ne
   27caa:	f06f 0004 	mvnne.w	r0, #4
   27cae:	b005      	add	sp, #20
   27cb0:	f85d fb04 	ldr.w	pc, [sp], #4

00027cb4 <qspi_rdsr.constprop.0>:
static int qspi_rdsr(const struct device *dev, uint8_t sr_num)
   27cb4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t sr = 0xFF;
   27cb6:	23ff      	movs	r3, #255	; 0xff
   27cb8:	f88d 3003 	strb.w	r3, [sp, #3]
	const struct qspi_buf sr_buf = {
   27cbc:	f10d 0303 	add.w	r3, sp, #3
	struct qspi_cmd cmd = {
   27cc0:	2200      	movs	r2, #0
	const struct qspi_buf sr_buf = {
   27cc2:	9301      	str	r3, [sp, #4]
	struct qspi_cmd cmd = {
   27cc4:	2301      	movs	r3, #1
   27cc6:	e9cd 3202 	strd	r3, r2, [sp, #8]
   27cca:	2305      	movs	r3, #5
	int ret = qspi_send_cmd(dev, &cmd, false);
   27ccc:	a903      	add	r1, sp, #12
	struct qspi_cmd cmd = {
   27cce:	f88d 300c 	strb.w	r3, [sp, #12]
   27cd2:	ab01      	add	r3, sp, #4
   27cd4:	9204      	str	r2, [sp, #16]
   27cd6:	9305      	str	r3, [sp, #20]
	int ret = qspi_send_cmd(dev, &cmd, false);
   27cd8:	f7f2 fcdc 	bl	1a694 <qspi_send_cmd>
	return (ret < 0) ? ret : sr;
   27cdc:	2800      	cmp	r0, #0
   27cde:	bfa8      	it	ge
   27ce0:	f89d 0003 	ldrbge.w	r0, [sp, #3]
}
   27ce4:	b007      	add	sp, #28
   27ce6:	f85d fb04 	ldr.w	pc, [sp], #4

00027cea <is_regular_addr_valid>:
{
   27cea:	b538      	push	{r3, r4, r5, lr}
   27cec:	4605      	mov	r5, r0
   27cee:	460c      	mov	r4, r1
	return is_within_bounds(addr, len, 0, nrfx_nvmc_flash_size_get());
   27cf0:	f000 fc6a 	bl	285c8 <nrfx_nvmc_flash_size_get>
			(addr < (boundary_start + boundary_size)) &&
   27cf4:	2d00      	cmp	r5, #0
   27cf6:	db07      	blt.n	27d08 <is_regular_addr_valid+0x1e>
	return (addr >= boundary_start &&
   27cf8:	42a8      	cmp	r0, r5
   27cfa:	d905      	bls.n	27d08 <is_regular_addr_valid+0x1e>
			(len <= (boundary_start + boundary_size - addr)));
   27cfc:	1b40      	subs	r0, r0, r5
			(addr < (boundary_start + boundary_size)) &&
   27cfe:	4284      	cmp	r4, r0
   27d00:	bf8c      	ite	hi
   27d02:	2000      	movhi	r0, #0
   27d04:	2001      	movls	r0, #1
}
   27d06:	bd38      	pop	{r3, r4, r5, pc}
			(addr < (boundary_start + boundary_size)) &&
   27d08:	2000      	movs	r0, #0
   27d0a:	e7fc      	b.n	27d06 <is_regular_addr_valid+0x1c>

00027d0c <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27d0c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27d0e:	ab0b      	add	r3, sp, #44	; 0x2c
   27d10:	9305      	str	r3, [sp, #20]
   27d12:	9303      	str	r3, [sp, #12]
   27d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27d16:	2201      	movs	r2, #1
   27d18:	9302      	str	r3, [sp, #8]
   27d1a:	2300      	movs	r3, #0
   27d1c:	4618      	mov	r0, r3
   27d1e:	e9cd 3300 	strd	r3, r3, [sp]
   27d22:	f7e6 f9a7 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   27d26:	b007      	add	sp, #28
   27d28:	f85d fb04 	ldr.w	pc, [sp], #4

00027d2c <flash_get_page_info>:

#include <zephyr/drivers/flash.h>

static int flash_get_page_info(const struct device *dev, off_t offs,
			       uint32_t index, struct flash_pages_info *info)
{
   27d2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   27d2e:	461c      	mov	r4, r3
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	size_t layout_size;
	uint32_t index_jmp;

	info->start_offset = 0;
   27d30:	2300      	movs	r3, #0
{
   27d32:	4616      	mov	r6, r2
	const struct flash_driver_api *api = dev->api;
   27d34:	6882      	ldr	r2, [r0, #8]
	info->start_offset = 0;
   27d36:	6023      	str	r3, [r4, #0]
	info->index = 0U;
   27d38:	60a3      	str	r3, [r4, #8]
{
   27d3a:	460d      	mov	r5, r1

	api->page_layout(dev, &layout, &layout_size);
   27d3c:	6913      	ldr	r3, [r2, #16]
   27d3e:	4669      	mov	r1, sp
   27d40:	aa01      	add	r2, sp, #4
   27d42:	4798      	blx	r3

	while (layout_size--) {
   27d44:	9b01      	ldr	r3, [sp, #4]
   27d46:	1e5a      	subs	r2, r3, #1
   27d48:	9201      	str	r2, [sp, #4]
   27d4a:	b91b      	cbnz	r3, 27d54 <flash_get_page_info+0x28>
		}

		layout++;
	}

	return -EINVAL; /* page at offs or idx doesn't exist */
   27d4c:	f06f 0015 	mvn.w	r0, #21
}
   27d50:	b003      	add	sp, #12
   27d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
		info->size = layout->pages_size;
   27d54:	9800      	ldr	r0, [sp, #0]
			index_jmp = index - info->index;
   27d56:	68a2      	ldr	r2, [r4, #8]
		info->size = layout->pages_size;
   27d58:	6847      	ldr	r7, [r0, #4]
			index_jmp = (offs - info->start_offset) / info->size;
   27d5a:	6821      	ldr	r1, [r4, #0]
		info->size = layout->pages_size;
   27d5c:	6067      	str	r7, [r4, #4]
		if (offs == 0) {
   27d5e:	b985      	cbnz	r5, 27d82 <flash_get_page_info+0x56>
			index_jmp = index - info->index;
   27d60:	1ab3      	subs	r3, r6, r2
		index_jmp = MIN(index_jmp, layout->pages_count);
   27d62:	f8d0 c000 	ldr.w	ip, [r0]
   27d66:	4563      	cmp	r3, ip
   27d68:	bf28      	it	cs
   27d6a:	4663      	movcs	r3, ip
		info->start_offset += (index_jmp * info->size);
   27d6c:	fb03 1107 	mla	r1, r3, r7, r1
		info->index += index_jmp;
   27d70:	441a      	add	r2, r3
		info->start_offset += (index_jmp * info->size);
   27d72:	6021      	str	r1, [r4, #0]
		info->index += index_jmp;
   27d74:	60a2      	str	r2, [r4, #8]
		if (index_jmp < layout->pages_count) {
   27d76:	6802      	ldr	r2, [r0, #0]
   27d78:	429a      	cmp	r2, r3
   27d7a:	d806      	bhi.n	27d8a <flash_get_page_info+0x5e>
		layout++;
   27d7c:	3008      	adds	r0, #8
   27d7e:	9000      	str	r0, [sp, #0]
   27d80:	e7e0      	b.n	27d44 <flash_get_page_info+0x18>
			index_jmp = (offs - info->start_offset) / info->size;
   27d82:	1a6b      	subs	r3, r5, r1
   27d84:	fbb3 f3f7 	udiv	r3, r3, r7
   27d88:	e7eb      	b.n	27d62 <flash_get_page_info+0x36>
			return 0;
   27d8a:	2000      	movs	r0, #0
   27d8c:	e7e0      	b.n	27d50 <flash_get_page_info+0x24>

00027d8e <z_impl_flash_get_page_info_by_offs>:

int z_impl_flash_get_page_info_by_offs(const struct device *dev, off_t offs,
				       struct flash_pages_info *info)
{
   27d8e:	4613      	mov	r3, r2
	return flash_get_page_info(dev, offs, 0U, info);
   27d90:	2200      	movs	r2, #0
   27d92:	f7ff bfcb 	b.w	27d2c <flash_get_page_info>

00027d96 <uarte_nrfx_config_get>:
{
   27d96:	460b      	mov	r3, r1
	struct uarte_nrfx_data *data = dev->data;
   27d98:	6902      	ldr	r2, [r0, #16]
	*cfg = data->uart_config;
   27d9a:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
   27d9e:	e883 0003 	stmia.w	r3, {r0, r1}
}
   27da2:	2000      	movs	r0, #0
   27da4:	4770      	bx	lr

00027da6 <uarte_nrfx_err_check>:
	return config->uarte_regs;
   27da6:	6843      	ldr	r3, [r0, #4]
   27da8:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   27daa:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   27dae:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   27db2:	4770      	bx	lr

00027db4 <tx_start>:
{
   27db4:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
   27db6:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
   27db8:	6823      	ldr	r3, [r4, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   27dba:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   27dbe:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27dc2:	2200      	movs	r2, #0
   27dc4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   27dc8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
   27dcc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
   27dd0:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   27dd4:	6862      	ldr	r2, [r4, #4]
   27dd6:	06d2      	lsls	r2, r2, #27
   27dd8:	d511      	bpl.n	27dfe <tx_start+0x4a>
	if (data->async) {
   27dda:	6902      	ldr	r2, [r0, #16]
   27ddc:	68d2      	ldr	r2, [r2, #12]
   27dde:	b12a      	cbz	r2, 27dec <tx_start+0x38>
		data->async->low_power_mask |= mask;
   27de0:	f8d2 10c0 	ldr.w	r1, [r2, #192]	; 0xc0
   27de4:	f041 0101 	orr.w	r1, r1, #1
   27de8:	f8c2 10c0 	str.w	r1, [r2, #192]	; 0xc0
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   27dec:	2108      	movs	r1, #8
	return config->uarte_regs;
   27dee:	6842      	ldr	r2, [r0, #4]
   27df0:	6812      	ldr	r2, [r2, #0]
   27df2:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
   27df6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   27dfa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   27dfe:	2201      	movs	r2, #1
   27e00:	609a      	str	r2, [r3, #8]
}
   27e02:	bd10      	pop	{r4, pc}

00027e04 <user_callback>:
	if (data->async->user_callback) {
   27e04:	6903      	ldr	r3, [r0, #16]
   27e06:	68da      	ldr	r2, [r3, #12]
   27e08:	6813      	ldr	r3, [r2, #0]
   27e0a:	b10b      	cbz	r3, 27e10 <user_callback+0xc>
		data->async->user_callback(dev, evt, data->async->user_data);
   27e0c:	6852      	ldr	r2, [r2, #4]
   27e0e:	4718      	bx	r3
}
   27e10:	4770      	bx	lr

00027e12 <notify_uart_rx_rdy>:
{
   27e12:	b570      	push	{r4, r5, r6, lr}
   27e14:	b086      	sub	sp, #24
	struct uarte_nrfx_data *data = dev->data;
   27e16:	6906      	ldr	r6, [r0, #16]
{
   27e18:	4604      	mov	r4, r0
   27e1a:	460d      	mov	r5, r1
	struct uart_event evt = {
   27e1c:	2214      	movs	r2, #20
   27e1e:	2100      	movs	r1, #0
   27e20:	a801      	add	r0, sp, #4
   27e22:	f001 fb92 	bl	2954a <memset>
   27e26:	2302      	movs	r3, #2
   27e28:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
   27e2c:	68f3      	ldr	r3, [r6, #12]
	user_callback(dev, &evt);
   27e2e:	4620      	mov	r0, r4
	struct uart_event evt = {
   27e30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
   27e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	user_callback(dev, &evt);
   27e34:	a901      	add	r1, sp, #4
	struct uart_event evt = {
   27e36:	e9cd 3503 	strd	r3, r5, [sp, #12]
   27e3a:	9202      	str	r2, [sp, #8]
	user_callback(dev, &evt);
   27e3c:	f7ff ffe2 	bl	27e04 <user_callback>
}
   27e40:	b006      	add	sp, #24
   27e42:	bd70      	pop	{r4, r5, r6, pc}

00027e44 <rx_buf_release>:
{
   27e44:	b570      	push	{r4, r5, r6, lr}
	if (*buf) {
   27e46:	680e      	ldr	r6, [r1, #0]
{
   27e48:	4605      	mov	r5, r0
   27e4a:	460c      	mov	r4, r1
   27e4c:	b086      	sub	sp, #24
	if (*buf) {
   27e4e:	b17e      	cbz	r6, 27e70 <rx_buf_release+0x2c>
		struct uart_event evt = {
   27e50:	2214      	movs	r2, #20
   27e52:	2100      	movs	r1, #0
   27e54:	a801      	add	r0, sp, #4
   27e56:	f001 fb78 	bl	2954a <memset>
   27e5a:	2304      	movs	r3, #4
		user_callback(dev, &evt);
   27e5c:	4628      	mov	r0, r5
   27e5e:	eb0d 0103 	add.w	r1, sp, r3
		struct uart_event evt = {
   27e62:	f88d 3004 	strb.w	r3, [sp, #4]
   27e66:	9602      	str	r6, [sp, #8]
		user_callback(dev, &evt);
   27e68:	f7ff ffcc 	bl	27e04 <user_callback>
		*buf = NULL;
   27e6c:	2300      	movs	r3, #0
   27e6e:	6023      	str	r3, [r4, #0]
}
   27e70:	b006      	add	sp, #24
   27e72:	bd70      	pop	{r4, r5, r6, pc}

00027e74 <notify_rx_disable>:
{
   27e74:	b510      	push	{r4, lr}
   27e76:	b086      	sub	sp, #24
   27e78:	4604      	mov	r4, r0
	struct uart_event evt = {
   27e7a:	2214      	movs	r2, #20
   27e7c:	2100      	movs	r1, #0
   27e7e:	a801      	add	r0, sp, #4
   27e80:	f001 fb63 	bl	2954a <memset>
   27e84:	2305      	movs	r3, #5
	user_callback(dev, (struct uart_event *)&evt);
   27e86:	4620      	mov	r0, r4
   27e88:	a901      	add	r1, sp, #4
	struct uart_event evt = {
   27e8a:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
   27e8e:	f7ff ffb9 	bl	27e04 <user_callback>
}
   27e92:	b006      	add	sp, #24
   27e94:	bd10      	pop	{r4, pc}

00027e96 <uarte_nrfx_rx_buf_rsp>:
{
   27e96:	b570      	push	{r4, r5, r6, lr}
	return config->uarte_regs;
   27e98:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   27e9a:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
   27e9c:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   27e9e:	f04f 0020 	mov.w	r0, #32
   27ea2:	f3ef 8611 	mrs	r6, BASEPRI
   27ea6:	f380 8812 	msr	BASEPRI_MAX, r0
   27eaa:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
   27eae:	68ec      	ldr	r4, [r5, #12]
   27eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   27eb2:	b198      	cbz	r0, 27edc <uarte_nrfx_rx_buf_rsp+0x46>
	} else if (data->async->rx_next_buf == NULL) {
   27eb4:	6e60      	ldr	r0, [r4, #100]	; 0x64
   27eb6:	b9a0      	cbnz	r0, 27ee2 <uarte_nrfx_rx_buf_rsp+0x4c>
		data->async->rx_next_buf = buf;
   27eb8:	6661      	str	r1, [r4, #100]	; 0x64
		data->async->rx_next_buf_len = len;
   27eba:	68ec      	ldr	r4, [r5, #12]
   27ebc:	66a2      	str	r2, [r4, #104]	; 0x68
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   27ebe:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   27ec2:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
   27ec6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   27eca:	f042 0220 	orr.w	r2, r2, #32
   27ece:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	__asm__ volatile(
   27ed2:	f386 8811 	msr	BASEPRI, r6
   27ed6:	f3bf 8f6f 	isb	sy
}
   27eda:	bd70      	pop	{r4, r5, r6, pc}
		err = -EACCES;
   27edc:	f06f 000c 	mvn.w	r0, #12
   27ee0:	e7f7      	b.n	27ed2 <uarte_nrfx_rx_buf_rsp+0x3c>
		err = -EBUSY;
   27ee2:	f06f 000f 	mvn.w	r0, #15
   27ee6:	e7f4      	b.n	27ed2 <uarte_nrfx_rx_buf_rsp+0x3c>

00027ee8 <uarte_nrfx_callback_set>:
	struct uarte_nrfx_data *data = dev->data;
   27ee8:	6903      	ldr	r3, [r0, #16]
	if (!data->async) {
   27eea:	68d8      	ldr	r0, [r3, #12]
   27eec:	b120      	cbz	r0, 27ef8 <uarte_nrfx_callback_set+0x10>
	data->async->user_callback = callback;
   27eee:	6001      	str	r1, [r0, #0]
	data->async->user_data = user_data;
   27ef0:	68db      	ldr	r3, [r3, #12]
	return 0;
   27ef2:	2000      	movs	r0, #0
	data->async->user_data = user_data;
   27ef4:	605a      	str	r2, [r3, #4]
	return 0;
   27ef6:	4770      	bx	lr
		return -ENOTSUP;
   27ef8:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   27efc:	4770      	bx	lr

00027efe <uarte_nrfx_poll_in>:
{
   27efe:	b510      	push	{r4, lr}
	const struct uarte_nrfx_data *data = dev->data;
   27f00:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
   27f02:	6843      	ldr	r3, [r0, #4]
	if (data->async) {
   27f04:	68d0      	ldr	r0, [r2, #12]
	return config->uarte_regs;
   27f06:	681b      	ldr	r3, [r3, #0]
	if (data->async) {
   27f08:	b960      	cbnz	r0, 27f24 <uarte_nrfx_poll_in+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   27f0a:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   27f0e:	b164      	cbz	r4, 27f2a <uarte_nrfx_poll_in+0x2c>
	*c = *data->rx_data;
   27f10:	6992      	ldr	r2, [r2, #24]
   27f12:	7812      	ldrb	r2, [r2, #0]
   27f14:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27f16:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   27f1a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   27f1e:	2201      	movs	r2, #1
   27f20:	601a      	str	r2, [r3, #0]
}
   27f22:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
   27f24:	f06f 0085 	mvn.w	r0, #133	; 0x85
   27f28:	e7fb      	b.n	27f22 <uarte_nrfx_poll_in+0x24>
		return -1;
   27f2a:	f04f 30ff 	mov.w	r0, #4294967295
   27f2e:	e7f8      	b.n	27f22 <uarte_nrfx_poll_in+0x24>

00027f30 <uarte_nrfx_rx_disable>:
{
   27f30:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
   27f32:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   27f34:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
   27f36:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
   27f38:	68eb      	ldr	r3, [r5, #12]
   27f3a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
   27f3c:	b1ba      	cbz	r2, 27f6e <uarte_nrfx_rx_disable+0x3e>
	if (data->async->rx_next_buf != NULL) {
   27f3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   27f40:	b153      	cbz	r3, 27f58 <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
   27f42:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
   27f46:	f023 0320 	bic.w	r3, r3, #32
   27f4a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27f4e:	2300      	movs	r3, #0
   27f50:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
   27f54:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	k_timer_stop(&data->async->rx_timeout_timer);
   27f58:	68e8      	ldr	r0, [r5, #12]
   27f5a:	3080      	adds	r0, #128	; 0x80
	z_impl_k_timer_stop(timer);
   27f5c:	f001 f9e4 	bl	29328 <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
   27f60:	2000      	movs	r0, #0
   27f62:	68eb      	ldr	r3, [r5, #12]
   27f64:	f883 00ca 	strb.w	r0, [r3, #202]	; 0xca
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   27f68:	2301      	movs	r3, #1
   27f6a:	6063      	str	r3, [r4, #4]
}
   27f6c:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
   27f6e:	f06f 000d 	mvn.w	r0, #13
   27f72:	e7fb      	b.n	27f6c <uarte_nrfx_rx_disable+0x3c>

00027f74 <setup_tx_cache>:
{
   27f74:	b508      	push	{r3, lr}
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
   27f76:	68c3      	ldr	r3, [r0, #12]
   27f78:	68da      	ldr	r2, [r3, #12]
   27f7a:	69d9      	ldr	r1, [r3, #28]
	if (!remaining) {
   27f7c:	1a52      	subs	r2, r2, r1
   27f7e:	d00f      	beq.n	27fa0 <setup_tx_cache+0x2c>
	size_t len = MIN(remaining, CONFIG_UART_ASYNC_TX_CACHE_SIZE);
   27f80:	2a08      	cmp	r2, #8
   27f82:	bf28      	it	cs
   27f84:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
   27f86:	615a      	str	r2, [r3, #20]
	data->async->xfer_buf = data->async->tx_cache;
   27f88:	68c3      	ldr	r3, [r0, #12]
   27f8a:	6999      	ldr	r1, [r3, #24]
   27f8c:	6119      	str	r1, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
   27f8e:	68c3      	ldr	r3, [r0, #12]
   27f90:	6898      	ldr	r0, [r3, #8]
   27f92:	69d9      	ldr	r1, [r3, #28]
   27f94:	4401      	add	r1, r0
   27f96:	6998      	ldr	r0, [r3, #24]
   27f98:	f001 fa9d 	bl	294d6 <memcpy>
	return true;
   27f9c:	2001      	movs	r0, #1
}
   27f9e:	bd08      	pop	{r3, pc}
		return false;
   27fa0:	4610      	mov	r0, r2
   27fa2:	e7fc      	b.n	27f9e <setup_tx_cache+0x2a>

00027fa4 <rx_flush.isra.0>:
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
   27fa4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return config->uarte_regs;
   27fa6:	6806      	ldr	r6, [r0, #0]
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
   27fa8:	4614      	mov	r4, r2
	uint8_t *flush_buf = buf ? buf : tmp_buf;
   27faa:	460b      	mov	r3, r1
    return p_reg->RXD.AMOUNT;
   27fac:	f8d6 553c 	ldr.w	r5, [r6, #1340]	; 0x53c
   27fb0:	b1f1      	cbz	r1, 27ff0 <rx_flush.isra.0+0x4c>
__ssp_bos_icheck3(memset, void *, int)
   27fb2:	2100      	movs	r1, #0
   27fb4:	4618      	mov	r0, r3
   27fb6:	f001 fac8 	bl	2954a <memset>
   27fba:	4603      	mov	r3, r0
   27fbc:	4601      	mov	r1, r0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   27fbe:	f8c6 1534 	str.w	r1, [r6, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27fc2:	2100      	movs	r1, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   27fc4:	2001      	movs	r0, #1
    p_reg->RXD.MAXCNT = length;
   27fc6:	f8c6 4538 	str.w	r4, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27fca:	f8c6 1110 	str.w	r1, [r6, #272]	; 0x110
   27fce:	f8d6 2110 	ldr.w	r2, [r6, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   27fd2:	62f0      	str	r0, [r6, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   27fd4:	f8d6 0110 	ldr.w	r0, [r6, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   27fd8:	2800      	cmp	r0, #0
   27fda:	d0fb      	beq.n	27fd4 <rx_flush.isra.0+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27fdc:	f8c6 1110 	str.w	r1, [r6, #272]	; 0x110
   27fe0:	f8d6 2110 	ldr.w	r2, [r6, #272]	; 0x110
    return p_reg->RXD.AMOUNT;
   27fe4:	f8d6 053c 	ldr.w	r0, [r6, #1340]	; 0x53c
	if (!buf) {
   27fe8:	b92b      	cbnz	r3, 27ff6 <rx_flush.isra.0+0x52>
			return rx_amount;
   27fea:	b2c0      	uxtb	r0, r0
}
   27fec:	b002      	add	sp, #8
   27fee:	bd70      	pop	{r4, r5, r6, pc}
		flush_len = sizeof(tmp_buf);
   27ff0:	2405      	movs	r4, #5
		flush_buf = tmp_buf;
   27ff2:	4669      	mov	r1, sp
   27ff4:	e7e3      	b.n	27fbe <rx_flush.isra.0+0x1a>
	if (rx_amount != prev_rx_amount) {
   27ff6:	4285      	cmp	r5, r0
   27ff8:	d1f7      	bne.n	27fea <rx_flush.isra.0+0x46>
   27ffa:	191a      	adds	r2, r3, r4
	for (int i = 0; i < flush_len; i++) {
   27ffc:	4293      	cmp	r3, r2
   27ffe:	d101      	bne.n	28004 <rx_flush.isra.0+0x60>
	return 0;
   28000:	2000      	movs	r0, #0
   28002:	e7f3      	b.n	27fec <rx_flush.isra.0+0x48>
		if (buf[i] != dirty) {
   28004:	f813 1b01 	ldrb.w	r1, [r3], #1
   28008:	2900      	cmp	r1, #0
   2800a:	d0f7      	beq.n	27ffc <rx_flush.isra.0+0x58>
   2800c:	e7ed      	b.n	27fea <rx_flush.isra.0+0x46>

0002800e <async_uart_release>:
{
   2800e:	b570      	push	{r4, r5, r6, lr}
   28010:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
   28012:	6902      	ldr	r2, [r0, #16]
	__asm__ volatile(
   28014:	f04f 0320 	mov.w	r3, #32
   28018:	f3ef 8611 	mrs	r6, BASEPRI
   2801c:	f383 8812 	msr	BASEPRI_MAX, r3
   28020:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
   28024:	68d0      	ldr	r0, [r2, #12]
   28026:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
   2802a:	ea23 0301 	bic.w	r3, r3, r1
   2802e:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
	if (!data->async->low_power_mask) {
   28032:	68d5      	ldr	r5, [r2, #12]
   28034:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   28038:	b973      	cbnz	r3, 28058 <async_uart_release+0x4a>
		if (dir_mask == UARTE_LOW_POWER_RX) {
   2803a:	2902      	cmp	r1, #2
   2803c:	d107      	bne.n	2804e <async_uart_release+0x40>
				rx_flush(dev, data->async->rx_flush_buffer,
   2803e:	2205      	movs	r2, #5
   28040:	6860      	ldr	r0, [r4, #4]
   28042:	f105 01c4 	add.w	r1, r5, #196	; 0xc4
   28046:	f7ff ffad 	bl	27fa4 <rx_flush.isra.0>
			data->async->rx_flush_cnt =
   2804a:	f885 00c9 	strb.w	r0, [r5, #201]	; 0xc9
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   2804e:	2200      	movs	r2, #0
	return config->uarte_regs;
   28050:	6863      	ldr	r3, [r4, #4]
   28052:	681b      	ldr	r3, [r3, #0]
   28054:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
   28058:	f386 8811 	msr	BASEPRI, r6
   2805c:	f3bf 8f6f 	isb	sy
}
   28060:	bd70      	pop	{r4, r5, r6, pc}

00028062 <is_tx_ready.isra.0>:
	return config->uarte_regs;
   28062:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
   28064:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   28066:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   2806a:	b940      	cbnz	r0, 2807e <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   2806c:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   2806e:	079b      	lsls	r3, r3, #30
   28070:	d406      	bmi.n	28080 <is_tx_ready.isra.0+0x1e>
   28072:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
   28076:	3800      	subs	r0, #0
   28078:	bf18      	it	ne
   2807a:	2001      	movne	r0, #1
   2807c:	4770      	bx	lr
   2807e:	2001      	movs	r0, #1
}
   28080:	4770      	bx	lr

00028082 <start_tx_locked>:
{
   28082:	b510      	push	{r4, lr}
   28084:	4604      	mov	r4, r0
	if (!is_tx_ready(dev)) {
   28086:	6840      	ldr	r0, [r0, #4]
   28088:	f7ff ffeb 	bl	28062 <is_tx_ready.isra.0>
   2808c:	68cb      	ldr	r3, [r1, #12]
   2808e:	b918      	cbnz	r0, 28098 <start_tx_locked+0x16>
		data->async->pending_tx = true;
   28090:	2201      	movs	r2, #1
   28092:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
}
   28096:	bd10      	pop	{r4, pc}
		data->async->pending_tx = false;
   28098:	2200      	movs	r2, #0
   2809a:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
		data->async->tx_amount = -1;
   2809e:	f04f 32ff 	mov.w	r2, #4294967295
   280a2:	68cb      	ldr	r3, [r1, #12]
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   280a4:	4620      	mov	r0, r4
		data->async->tx_amount = -1;
   280a6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   280aa:	68cb      	ldr	r3, [r1, #12]
}
   280ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   280b0:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   280b4:	f7ff be7e 	b.w	27db4 <tx_start>

000280b8 <uarte_2_init>:
#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
#endif

#ifdef CONFIG_UART_2_NRF_UARTE
UART_NRF_UARTE_DEVICE(2);
   280b8:	b510      	push	{r4, lr}
   280ba:	4604      	mov	r4, r0
   280bc:	2200      	movs	r2, #0
   280be:	2101      	movs	r1, #1
   280c0:	200b      	movs	r0, #11
   280c2:	f7e7 fee5 	bl	fe90 <z_arm_irq_priority_set>
   280c6:	200b      	movs	r0, #11
   280c8:	f7e7 feb2 	bl	fe30 <arch_irq_enable>
   280cc:	4620      	mov	r0, r4
   280ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   280d2:	f7f3 b843 	b.w	1b15c <uarte_instance_init.constprop.0>

000280d6 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
   280d6:	b510      	push	{r4, lr}
   280d8:	4604      	mov	r4, r0
   280da:	2200      	movs	r2, #0
   280dc:	2101      	movs	r1, #1
   280de:	2008      	movs	r0, #8
   280e0:	f7e7 fed6 	bl	fe90 <z_arm_irq_priority_set>
   280e4:	2008      	movs	r0, #8
   280e6:	f7e7 fea3 	bl	fe30 <arch_irq_enable>
   280ea:	4620      	mov	r0, r4
   280ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   280f0:	f7f3 b834 	b.w	1b15c <uarte_instance_init.constprop.0>

000280f4 <rx_timeout>:
{
   280f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return timer->user_data;
   280f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (data->async->is_in_irq) {
   280f8:	68e3      	ldr	r3, [r4, #12]
   280fa:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
   280fe:	f003 07ff 	and.w	r7, r3, #255	; 0xff
   28102:	bb13      	cbnz	r3, 2814a <rx_timeout+0x56>
    p_reg->INTENCLR = mask;
   28104:	2210      	movs	r2, #16
	const struct device *dev = data->dev;
   28106:	6826      	ldr	r6, [r4, #0]
	return config->uarte_regs;
   28108:	6873      	ldr	r3, [r6, #4]
   2810a:	681b      	ldr	r3, [r3, #0]
   2810c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
   28110:	68e3      	ldr	r3, [r4, #12]
   28112:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
	if (read != data->async->rx_total_byte_cnt) {
   28116:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   28118:	4291      	cmp	r1, r2
		data->async->rx_total_byte_cnt = read;
   2811a:	bf1f      	itttt	ne
   2811c:	66da      	strne	r2, [r3, #108]	; 0x6c
		data->async->rx_timeout_left = data->async->rx_timeout;
   2811e:	68e3      	ldrne	r3, [r4, #12]
   28120:	6f5a      	ldrne	r2, [r3, #116]	; 0x74
   28122:	67da      	strne	r2, [r3, #124]	; 0x7c
	int32_t len = data->async->rx_total_byte_cnt
   28124:	68e3      	ldr	r3, [r4, #12]
		    - data->async->rx_total_user_byte_cnt;
   28126:	e9d3 211b 	ldrd	r2, r1, [r3, #108]	; 0x6c
   2812a:	1a52      	subs	r2, r2, r1
	if (!HW_RX_COUNTING_ENABLED(data) &&
   2812c:	2a00      	cmp	r2, #0
	int32_t len = data->async->rx_total_byte_cnt
   2812e:	4615      	mov	r5, r2
	if (!HW_RX_COUNTING_ENABLED(data) &&
   28130:	da0c      	bge.n	2814c <rx_timeout+0x58>
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
   28132:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
   28136:	68e3      	ldr	r3, [r4, #12]
   28138:	e9d3 0117 	ldrd	r0, r1, [r3, #92]	; 0x5c
   2813c:	4281      	cmp	r1, r0
   2813e:	d80b      	bhi.n	28158 <rx_timeout+0x64>
    p_reg->INTENSET = mask;
   28140:	2210      	movs	r2, #16
	return config->uarte_regs;
   28142:	6873      	ldr	r3, [r6, #4]
   28144:	681b      	ldr	r3, [r3, #0]
   28146:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   2814a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
   2814c:	e9d3 0117 	ldrd	r0, r1, [r3, #92]	; 0x5c
   28150:	eb02 0c01 	add.w	ip, r2, r1
   28154:	4584      	cmp	ip, r0
   28156:	d904      	bls.n	28162 <rx_timeout+0x6e>
		len = data->async->rx_buf_len - data->async->rx_offset;
   28158:	1a45      	subs	r5, r0, r1
	if (len > 0) {
   2815a:	2d00      	cmp	r5, #0
   2815c:	ddf0      	ble.n	28140 <rx_timeout+0x4c>
		clipped = true;
   2815e:	2701      	movs	r7, #1
   28160:	e005      	b.n	2816e <rx_timeout+0x7a>
	if (len > 0) {
   28162:	2a00      	cmp	r2, #0
   28164:	d0ec      	beq.n	28140 <rx_timeout+0x4c>
				< data->async->rx_timeout_slab)) {
   28166:	e9d3 121e 	ldrd	r1, r2, [r3, #120]	; 0x78
		if (clipped ||
   2816a:	428a      	cmp	r2, r1
   2816c:	da12      	bge.n	28194 <rx_timeout+0xa0>
			notify_uart_rx_rdy(dev, len);
   2816e:	4629      	mov	r1, r5
   28170:	4630      	mov	r0, r6
   28172:	f7ff fe4e 	bl	27e12 <notify_uart_rx_rdy>
			data->async->rx_offset += len;
   28176:	68e2      	ldr	r2, [r4, #12]
   28178:	6e13      	ldr	r3, [r2, #96]	; 0x60
   2817a:	442b      	add	r3, r5
   2817c:	6613      	str	r3, [r2, #96]	; 0x60
			data->async->rx_total_user_byte_cnt += len;
   2817e:	68e2      	ldr	r2, [r4, #12]
   28180:	6f13      	ldr	r3, [r2, #112]	; 0x70
   28182:	442b      	add	r3, r5
   28184:	6713      	str	r3, [r2, #112]	; 0x70
		if (clipped) {
   28186:	2f00      	cmp	r7, #0
   28188:	d0da      	beq.n	28140 <rx_timeout+0x4c>
			k_timer_stop(&data->async->rx_timeout_timer);
   2818a:	68e0      	ldr	r0, [r4, #12]
   2818c:	3080      	adds	r0, #128	; 0x80
   2818e:	f001 f8cb 	bl	29328 <z_impl_k_timer_stop>
}
   28192:	e7d5      	b.n	28140 <rx_timeout+0x4c>
			data->async->rx_timeout_left -=
   28194:	1a52      	subs	r2, r2, r1
   28196:	67da      	str	r2, [r3, #124]	; 0x7c
		if (clipped) {
   28198:	e7d2      	b.n	28140 <rx_timeout+0x4c>

0002819a <uarte_nrfx_tx_abort>:
{
   2819a:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
   2819c:	6842      	ldr	r2, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   2819e:	6903      	ldr	r3, [r0, #16]
	return config->uarte_regs;
   281a0:	6815      	ldr	r5, [r2, #0]
	if (data->async->tx_buf == NULL) {
   281a2:	68da      	ldr	r2, [r3, #12]
   281a4:	6891      	ldr	r1, [r2, #8]
   281a6:	b151      	cbz	r1, 281be <uarte_nrfx_tx_abort+0x24>
	data->async->pending_tx = false;
   281a8:	2400      	movs	r4, #0
   281aa:	f882 40cc 	strb.w	r4, [r2, #204]	; 0xcc
	k_timer_stop(&data->async->tx_timeout_timer);
   281ae:	68d8      	ldr	r0, [r3, #12]
   281b0:	3020      	adds	r0, #32
	z_impl_k_timer_stop(timer);
   281b2:	f001 f8b9 	bl	29328 <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   281b6:	2301      	movs	r3, #1
	return 0;
   281b8:	4620      	mov	r0, r4
   281ba:	60eb      	str	r3, [r5, #12]
}
   281bc:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
   281be:	f06f 000d 	mvn.w	r0, #13
   281c2:	e7fb      	b.n	281bc <uarte_nrfx_tx_abort+0x22>

000281c4 <tx_timeout>:
	(void) uarte_nrfx_tx_abort(data->dev);
   281c4:	6b43      	ldr	r3, [r0, #52]	; 0x34
   281c6:	6818      	ldr	r0, [r3, #0]
   281c8:	f7ff bfe7 	b.w	2819a <uarte_nrfx_tx_abort>

000281cc <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   281cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   281ce:	ab0b      	add	r3, sp, #44	; 0x2c
   281d0:	9305      	str	r3, [sp, #20]
   281d2:	9303      	str	r3, [sp, #12]
   281d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   281d6:	9302      	str	r3, [sp, #8]
   281d8:	2300      	movs	r3, #0
   281da:	4618      	mov	r0, r3
   281dc:	e9cd 3300 	strd	r3, r3, [sp]
   281e0:	f7e5 ff48 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   281e4:	b007      	add	sp, #28
   281e6:	f85d fb04 	ldr.w	pc, [sp], #4

000281ea <entropy_bt_init>:

static int entropy_bt_init(const struct device *dev)
{
	/* Nothing to do */
	return 0;
}
   281ea:	2000      	movs	r0, #0
   281ec:	4770      	bx	lr

000281ee <entropy_bt_get_entropy>:

static int entropy_bt_get_entropy(const struct device *dev,
				  uint8_t *buffer, uint16_t length)
{
   281ee:	b538      	push	{r3, r4, r5, lr}
   281f0:	460c      	mov	r4, r1
   281f2:	4615      	mov	r5, r2
	if (!bt_is_ready()) {
   281f4:	f7ea fa08 	bl	12608 <bt_is_ready>
   281f8:	b128      	cbz	r0, 28206 <entropy_bt_get_entropy+0x18>
		return -EAGAIN;
	}

	return bt_hci_le_rand(buffer, length);
   281fa:	4629      	mov	r1, r5
   281fc:	4620      	mov	r0, r4
}
   281fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_hci_le_rand(buffer, length);
   28202:	f7e9 bc0f 	b.w	11a24 <bt_hci_le_rand>
}
   28206:	f06f 000a 	mvn.w	r0, #10
   2820a:	bd38      	pop	{r3, r4, r5, pc}

0002820c <entropy_psa_crypto_rng_get_entropy>:
}

/* API implementation: get_entropy */
static int entropy_psa_crypto_rng_get_entropy(const struct device *dev,
					      uint8_t *buffer, uint16_t length)
{
   2820c:	4608      	mov	r0, r1
   2820e:	b508      	push	{r3, lr}
	psa_status_t status = PSA_ERROR_CORRUPTION_DETECTED;

	ARG_UNUSED(dev);

	status = psa_generate_random(buffer, length);
   28210:	4611      	mov	r1, r2
   28212:	f7f4 f959 	bl	1c4c8 <psa_generate_random>
	if (status != PSA_SUCCESS) {
		return -EIO;
   28216:	2800      	cmp	r0, #0
	}

	return 0;
}
   28218:	bf18      	it	ne
   2821a:	f06f 0004 	mvnne.w	r0, #4
   2821e:	bd08      	pop	{r3, pc}

00028220 <entropy_psa_crypto_rng_init>:
{
   28220:	b508      	push	{r3, lr}
	status = psa_crypto_init();
   28222:	f000 f921 	bl	28468 <psa_crypto_init>
		return -EIO;
   28226:	2800      	cmp	r0, #0
}
   28228:	bf18      	it	ne
   2822a:	f06f 0004 	mvnne.w	r0, #4
   2822e:	bd08      	pop	{r3, pc}

00028230 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   28230:	4770      	bx	lr

00028232 <sys_clock_cycle_get_32>:
{
   28232:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
   28234:	f7f3 fd7c 	bl	1bd30 <z_nrf_rtc_timer_read>
}
   28238:	bd08      	pop	{r3, pc}

0002823a <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
   2823a:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
   2823c:	6843      	ldr	r3, [r0, #4]
   2823e:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
   28240:	7a05      	ldrb	r5, [r0, #8]
   28242:	6844      	ldr	r4, [r0, #4]
   28244:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   28248:	42a3      	cmp	r3, r4
   2824a:	d302      	bcc.n	28252 <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
   2824c:	f06f 0001 	mvn.w	r0, #1
}
   28250:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
   28252:	795c      	ldrb	r4, [r3, #5]
   28254:	428c      	cmp	r4, r1
   28256:	d001      	beq.n	2825c <pinctrl_lookup_state+0x22>
		(*state)++;
   28258:	3308      	adds	r3, #8
   2825a:	e7f0      	b.n	2823e <pinctrl_lookup_state+0x4>
			return 0;
   2825c:	2000      	movs	r0, #0
   2825e:	e7f7      	b.n	28250 <pinctrl_lookup_state+0x16>

00028260 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
   28260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28264:	4615      	mov	r5, r2
   28266:	4682      	mov	sl, r0
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   28268:	f04f 0901 	mov.w	r9, #1
   2826c:	b085      	sub	sp, #20
   2826e:	eb00 0881 	add.w	r8, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   28272:	45d0      	cmp	r8, sl
   28274:	d103      	bne.n	2827e <pinctrl_configure_pins+0x1e>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
   28276:	2000      	movs	r0, #0
}
   28278:	b005      	add	sp, #20
   2827a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
   2827e:	f8da 3000 	ldr.w	r3, [sl]
		uint32_t pin = NRF_GET_PIN(pins[i]);
   28282:	f003 047f 	and.w	r4, r3, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
   28286:	f3c3 2743 	ubfx	r7, r3, #9, #4
			pin = 0xFFFFFFFFU;
   2828a:	2c7f      	cmp	r4, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
   2828c:	ea4f 4313 	mov.w	r3, r3, lsr #16
			pin = 0xFFFFFFFFU;
   28290:	bf08      	it	eq
   28292:	f04f 34ff 	moveq.w	r4, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
   28296:	2b22      	cmp	r3, #34	; 0x22
   28298:	f200 8091 	bhi.w	283be <pinctrl_configure_pins+0x15e>
   2829c:	e8df f003 	tbb	[pc, r3]
   282a0:	38231e12 	.word	0x38231e12
   282a4:	8f383426 	.word	0x8f383426
   282a8:	3b8f8f8f 	.word	0x3b8f8f8f
   282ac:	8f8f8f65 	.word	0x8f8f8f65
   282b0:	8f8f8f8f 	.word	0x8f8f8f8f
   282b4:	71688f8f 	.word	0x71688f8f
   282b8:	8f8f7774 	.word	0x8f8f7774
   282bc:	83807a8f 	.word	0x83807a8f
   282c0:	8986      	.short	0x8986
   282c2:	8c          	.byte	0x8c
   282c3:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = pin;
   282c4:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   282c8:	a803      	add	r0, sp, #12
   282ca:	9403      	str	r4, [sp, #12]
   282cc:	f7f3 ff68 	bl	1c1a0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   282d0:	9b03      	ldr	r3, [sp, #12]
        nrf_gpio_pin_set(pin_number);
   282d2:	2601      	movs	r6, #1
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   282d4:	fa09 f303 	lsl.w	r3, r9, r3
    p_reg->OUTSET = set_mask;
   282d8:	6083      	str	r3, [r0, #8]
   282da:	e002      	b.n	282e2 <pinctrl_configure_pins+0x82>
			NRF_PSEL_UART(reg, RXD) = pin;
   282dc:	f8c5 4514 	str.w	r4, [r5, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   282e0:	2600      	movs	r6, #0
        nrf_gpio_pin_set(pin_number);
   282e2:	46b3      	mov	fp, r6
   282e4:	e01e      	b.n	28324 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_UART(reg, RTS) = pin;
   282e6:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			if (write != NO_WRITE) {
   282ea:	e7ed      	b.n	282c8 <pinctrl_configure_pins+0x68>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   282ec:	2600      	movs	r6, #0
			NRF_PSEL_SPIM(reg, SCK) = pin;
   282ee:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   282f2:	a803      	add	r0, sp, #12
   282f4:	9403      	str	r4, [sp, #12]
   282f6:	f7f3 ff53 	bl	1c1a0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   282fa:	9b03      	ldr	r3, [sp, #12]
   282fc:	f04f 0b01 	mov.w	fp, #1
   28300:	fa09 f303 	lsl.w	r3, r9, r3
    p_reg->OUTCLR = clr_mask;
   28304:	60c3      	str	r3, [r0, #12]
   28306:	e00d      	b.n	28324 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
   28308:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
   2830c:	2601      	movs	r6, #1
   2830e:	e7f0      	b.n	282f2 <pinctrl_configure_pins+0x92>
			NRF_PSEL_SPIM(reg, MISO) = pin;
   28310:	f8c5 4510 	str.w	r4, [r5, #1296]	; 0x510
			if (write != NO_WRITE) {
   28314:	e7e4      	b.n	282e0 <pinctrl_configure_pins+0x80>
			NRF_PSEL_TWIM(reg, SCL) = pin;
   28316:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
   2831a:	2f00      	cmp	r7, #0
   2831c:	d1e0      	bne.n	282e0 <pinctrl_configure_pins+0x80>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   2831e:	2600      	movs	r6, #0
				drive = NRF_DRIVE_S0D1;
   28320:	2706      	movs	r7, #6
			dir = NRF_GPIO_PIN_DIR_INPUT;
   28322:	46b3      	mov	fp, r6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
   28324:	f85a 3b04 	ldr.w	r3, [sl], #4
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28328:	a803      	add	r0, sp, #12
   2832a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   2832e:	2a00      	cmp	r2, #0
   28330:	bf1c      	itt	ne
   28332:	2601      	movne	r6, #1
   28334:	f04f 0b00 	movne.w	fp, #0
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
   28338:	9301      	str	r3, [sp, #4]
   2833a:	9403      	str	r4, [sp, #12]
   2833c:	f7f3 ff30 	bl	1c1a0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28340:	9a03      	ldr	r2, [sp, #12]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   28342:	9b01      	ldr	r3, [sp, #4]
   28344:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28348:	f8d0 1200 	ldr.w	r1, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   2834c:	f3c3 12c1 	ubfx	r2, r3, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   28350:	023b      	lsls	r3, r7, #8
   28352:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
   28356:	ea43 030b 	orr.w	r3, r3, fp
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2835a:	f001 42e0 	and.w	r2, r1, #1879048192	; 0x70000000
   2835e:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   28360:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
   28364:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   28368:	e783      	b.n	28272 <pinctrl_configure_pins+0x12>
			NRF_PSEL_TWIM(reg, SDA) = pin;
   2836a:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
   2836e:	e7d4      	b.n	2831a <pinctrl_configure_pins+0xba>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
   28370:	f8c5 4560 	str.w	r4, [r5, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
   28374:	f8da 3000 	ldr.w	r3, [sl]
   28378:	f3c3 3380 	ubfx	r3, r3, #14, #1
    if (value == 0)
   2837c:	2b00      	cmp	r3, #0
   2837e:	d0c5      	beq.n	2830c <pinctrl_configure_pins+0xac>
   28380:	e7a2      	b.n	282c8 <pinctrl_configure_pins+0x68>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
   28382:	f8c5 4564 	str.w	r4, [r5, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
   28386:	e7f5      	b.n	28374 <pinctrl_configure_pins+0x114>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
   28388:	f8c5 4568 	str.w	r4, [r5, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
   2838c:	e7f2      	b.n	28374 <pinctrl_configure_pins+0x114>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
   2838e:	f8c5 456c 	str.w	r4, [r5, #1388]	; 0x56c
   28392:	e7ef      	b.n	28374 <pinctrl_configure_pins+0x114>
			NRF_PSEL_QSPI(reg, SCK) = pin;
   28394:	f8c5 4524 	str.w	r4, [r5, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   28398:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
   2839a:	f04f 0b00 	mov.w	fp, #0
   2839e:	e7c1      	b.n	28324 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_QSPI(reg, CSN) = pin;
   283a0:	f8c5 4528 	str.w	r4, [r5, #1320]	; 0x528
   283a4:	e790      	b.n	282c8 <pinctrl_configure_pins+0x68>
			NRF_PSEL_QSPI(reg, IO0) = pin;
   283a6:	f8c5 4530 	str.w	r4, [r5, #1328]	; 0x530
			if (write != NO_WRITE) {
   283aa:	e7f5      	b.n	28398 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO1) = pin;
   283ac:	f8c5 4534 	str.w	r4, [r5, #1332]	; 0x534
   283b0:	e7f2      	b.n	28398 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO2) = pin;
   283b2:	f8c5 4538 	str.w	r4, [r5, #1336]	; 0x538
			if (write != NO_WRITE) {
   283b6:	e7ef      	b.n	28398 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO3) = pin;
   283b8:	f8c5 453c 	str.w	r4, [r5, #1340]	; 0x53c
			if (write != NO_WRITE) {
   283bc:	e7ec      	b.n	28398 <pinctrl_configure_pins+0x138>
		switch (NRF_GET_FUN(pins[i])) {
   283be:	f06f 0085 	mvn.w	r0, #133	; 0x85
   283c2:	e759      	b.n	28278 <pinctrl_configure_pins+0x18>

000283c4 <mbox_nrf_register_callback>:
{
   283c4:	b510      	push	{r4, lr}
	struct mbox_nrf_data *data = dev->data;
   283c6:	6900      	ldr	r0, [r0, #16]
	if (channel >= IPC_CONF_NUM) {
   283c8:	290f      	cmp	r1, #15
	data->cb[channel] = cb;
   283ca:	bf9f      	itttt	ls
   283cc:	eb00 0481 	addls.w	r4, r0, r1, lsl #2
   283d0:	f840 2021 	strls.w	r2, [r0, r1, lsl #2]
	data->user_data[channel] = user_data;
   283d4:	6423      	strls	r3, [r4, #64]	; 0x40
	return 0;
   283d6:	2000      	movls	r0, #0
		return -EINVAL;
   283d8:	bf88      	it	hi
   283da:	f06f 0015 	mvnhi.w	r0, #21
}
   283de:	bd10      	pop	{r4, pc}

000283e0 <mbox_nrf_mtu_get>:
}
   283e0:	2000      	movs	r0, #0
   283e2:	4770      	bx	lr

000283e4 <mbox_nrf_max_channels_get>:
}
   283e4:	2010      	movs	r0, #16
   283e6:	4770      	bx	lr

000283e8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   283e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   283ea:	ab0b      	add	r3, sp, #44	; 0x2c
   283ec:	9305      	str	r3, [sp, #20]
   283ee:	9303      	str	r3, [sp, #12]
   283f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   283f2:	2202      	movs	r2, #2
   283f4:	9302      	str	r3, [sp, #8]
   283f6:	2300      	movs	r3, #0
   283f8:	4618      	mov	r0, r3
   283fa:	e9cd 3300 	strd	r3, r3, [sp]
   283fe:	f7e5 fe39 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   28402:	b007      	add	sp, #28
   28404:	f85d fb04 	ldr.w	pc, [sp], #4

00028408 <ns_interface_init>:

	__ASSERT(tfm_ns_interface_init() == TFM_SUCCESS,
		"TF-M NS interface init failed");

	return 0;
}
   28408:	2000      	movs	r0, #0
   2840a:	4770      	bx	lr

0002840c <tfm_platform_ioctl>:
enum tfm_platform_err_t
tfm_platform_ioctl(tfm_platform_ioctl_req_t request,
                   psa_invec *input, psa_outvec *output)
{
    tfm_platform_ioctl_req_t req = request;
    struct psa_invec in_vec[2] = { {0} };
   2840c:	2300      	movs	r3, #0
{
   2840e:	b570      	push	{r4, r5, r6, lr}
   28410:	b088      	sub	sp, #32
    struct psa_invec in_vec[2] = { {0} };
   28412:	e9cd 3306 	strd	r3, r3, [sp, #24]
    size_t inlen, outlen;
    psa_status_t status = PSA_ERROR_CONNECTION_REFUSED;
    psa_handle_t handle = PSA_NULL_HANDLE;

    in_vec[0].base = &req;
   28416:	ab03      	add	r3, sp, #12
   28418:	9304      	str	r3, [sp, #16]
    in_vec[0].len = sizeof(req);
   2841a:	2304      	movs	r3, #4
{
   2841c:	4614      	mov	r4, r2
    tfm_platform_ioctl_req_t req = request;
   2841e:	9003      	str	r0, [sp, #12]
    in_vec[0].len = sizeof(req);
   28420:	9305      	str	r3, [sp, #20]
    if (input != NULL) {
   28422:	b169      	cbz	r1, 28440 <tfm_platform_ioctl+0x34>
        in_vec[1].base = input->base;
        in_vec[1].len = input->len;
        inlen = 2;
   28424:	2602      	movs	r6, #2
        in_vec[1].base = input->base;
   28426:	680b      	ldr	r3, [r1, #0]
   28428:	9306      	str	r3, [sp, #24]
        in_vec[1].len = input->len;
   2842a:	684b      	ldr	r3, [r1, #4]
   2842c:	9307      	str	r3, [sp, #28]
        outlen = 1;
    } else {
        outlen = 0;
    }

    handle = psa_connect(TFM_SP_PLATFORM_IOCTL_SID,
   2842e:	2101      	movs	r1, #1
   28430:	2041      	movs	r0, #65	; 0x41
   28432:	f7f4 f887 	bl	1c544 <psa_connect>
                         TFM_SP_PLATFORM_IOCTL_VERSION);
    if (handle <= 0) {
   28436:	1e05      	subs	r5, r0, #0
   28438:	dc04      	bgt.n	28444 <tfm_platform_ioctl+0x38>
        return TFM_PLATFORM_ERR_SYSTEM_ERROR;
   2843a:	2001      	movs	r0, #1
    if (status < PSA_SUCCESS) {
        return TFM_PLATFORM_ERR_SYSTEM_ERROR;
    } else {
        return (enum tfm_platform_err_t) status;
    }
}
   2843c:	b008      	add	sp, #32
   2843e:	bd70      	pop	{r4, r5, r6, pc}
        inlen = 1;
   28440:	2601      	movs	r6, #1
   28442:	e7f4      	b.n	2842e <tfm_platform_ioctl+0x22>
    if (output != NULL) {
   28444:	1e23      	subs	r3, r4, #0
   28446:	bf18      	it	ne
   28448:	2301      	movne	r3, #1
    status = psa_call(handle, PSA_IPC_CALL,
   2844a:	2100      	movs	r1, #0
   2844c:	e9cd 4300 	strd	r4, r3, [sp]
   28450:	aa04      	add	r2, sp, #16
   28452:	4633      	mov	r3, r6
   28454:	f7f4 f85a 	bl	1c50c <psa_call>
   28458:	4604      	mov	r4, r0
    psa_close(handle);
   2845a:	4628      	mov	r0, r5
   2845c:	f7f4 f880 	bl	1c560 <psa_close>
    if (status < PSA_SUCCESS) {
   28460:	2c00      	cmp	r4, #0
   28462:	dbea      	blt.n	2843a <tfm_platform_ioctl+0x2e>
        return (enum tfm_platform_err_t) status;
   28464:	4620      	mov	r0, r4
   28466:	e7e9      	b.n	2843c <tfm_platform_ioctl+0x30>

00028468 <psa_crypto_init>:
}
   28468:	2000      	movs	r0, #0
   2846a:	4770      	bx	lr

0002846c <tfm_platform_mem_read>:
#include <tfm_platform_api.h>
#include <tfm_ioctl_core_api.h>

enum tfm_platform_err_t tfm_platform_mem_read(void *destination, uint32_t addr,
					      size_t len, uint32_t *result)
{
   2846c:	b510      	push	{r4, lr}
   2846e:	b088      	sub	sp, #32
   28470:	461c      	mov	r4, r3
	psa_invec in_vec;
	psa_outvec out_vec;
	struct tfm_read_service_args_t args;
	struct tfm_read_service_out_t out;

	in_vec.base = (const void *)&args;
   28472:	ab05      	add	r3, sp, #20
   28474:	9301      	str	r3, [sp, #4]
	in_vec.len = sizeof(args);
   28476:	230c      	movs	r3, #12
   28478:	9302      	str	r3, [sp, #8]

	out_vec.base = (void *)&out;
	out_vec.len = sizeof(out);
   2847a:	2304      	movs	r3, #4

	args.destination = destination;
	args.addr = addr;
	args.len = len;
   2847c:	e9cd 1206 	strd	r1, r2, [sp, #24]
	args.destination = destination;
   28480:	e9cd 3004 	strd	r3, r0, [sp, #16]

	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_READ_SERVICE, &in_vec,
   28484:	eb0d 0103 	add.w	r1, sp, r3
   28488:	aa03      	add	r2, sp, #12
   2848a:	2000      	movs	r0, #0
	out_vec.base = (void *)&out;
   2848c:	f8cd d00c 	str.w	sp, [sp, #12]
	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_READ_SERVICE, &in_vec,
   28490:	f7ff ffbc 	bl	2840c <tfm_platform_ioctl>
				 &out_vec);

	*result = out.result;
   28494:	9b00      	ldr	r3, [sp, #0]
   28496:	6023      	str	r3, [r4, #0]

	return ret;
}
   28498:	b008      	add	sp, #32
   2849a:	bd10      	pop	{r4, pc}

0002849c <tfm_platform_gpio_pin_mcu_select>:
	psa_invec in_vec;
	psa_outvec out_vec;
	struct tfm_gpio_service_args args;
	struct tfm_gpio_service_out out;

	args.type = TFM_GPIO_SERVICE_TYPE_PIN_MCU_SELECT;
   2849c:	2300      	movs	r3, #0
{
   2849e:	b510      	push	{r4, lr}
   284a0:	b088      	sub	sp, #32
	args.mcu_select.pin_number = pin_number;
   284a2:	e9cd 3005 	strd	r3, r0, [sp, #20]
	args.mcu_select.mcu = mcu;

	in_vec.base = (const void *)&args;
   284a6:	ab05      	add	r3, sp, #20
   284a8:	9301      	str	r3, [sp, #4]
	in_vec.len = sizeof(args);
   284aa:	230c      	movs	r3, #12
   284ac:	9302      	str	r3, [sp, #8]

	out_vec.base = (void *)&out;
	out_vec.len = sizeof(out);
   284ae:	2304      	movs	r3, #4
{
   284b0:	4614      	mov	r4, r2
	args.mcu_select.mcu = mcu;
   284b2:	9107      	str	r1, [sp, #28]

	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_GPIO_SERVICE, &in_vec,
   284b4:	aa03      	add	r2, sp, #12
   284b6:	eb0d 0103 	add.w	r1, sp, r3
   284ba:	2001      	movs	r0, #1
	out_vec.len = sizeof(out);
   284bc:	9304      	str	r3, [sp, #16]
	out_vec.base = (void *)&out;
   284be:	f8cd d00c 	str.w	sp, [sp, #12]
	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_GPIO_SERVICE, &in_vec,
   284c2:	f7ff ffa3 	bl	2840c <tfm_platform_ioctl>
				 &out_vec);

	*result = out.result;
   284c6:	9b00      	ldr	r3, [sp, #0]
   284c8:	6023      	str	r3, [r4, #0]

	return ret;
#else
	return TFM_PLATFORM_ERR_NOT_SUPPORTED;
#endif
}
   284ca:	b008      	add	sp, #32
   284cc:	bd10      	pop	{r4, pc}

000284ce <SystemInit>:
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
   284ce:	f7f4 b855 	b.w	1c57c <SystemCoreClockUpdate>

000284d2 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
   284d2:	4700      	bx	r0

000284d4 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
   284d4:	f000 bef6 	b.w	292c4 <z_impl_k_busy_wait>

000284d8 <nrf_gpio_pin_present_check>:
    switch (port)
   284d8:	0943      	lsrs	r3, r0, #5
   284da:	d00b      	beq.n	284f4 <nrf_gpio_pin_present_check+0x1c>
    uint32_t mask = 0;
   284dc:	2b01      	cmp	r3, #1
   284de:	f64f 73ff 	movw	r3, #65535	; 0xffff
   284e2:	bf18      	it	ne
   284e4:	2300      	movne	r3, #0
    pin_number &= 0x1F;
   284e6:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
   284ea:	fa23 f000 	lsr.w	r0, r3, r0
}
   284ee:	f000 0001 	and.w	r0, r0, #1
   284f2:	4770      	bx	lr
    switch (port)
   284f4:	f04f 33ff 	mov.w	r3, #4294967295
   284f8:	e7f5      	b.n	284e6 <nrf_gpio_pin_present_check+0xe>

000284fa <pin_is_task_output>:
{
   284fa:	b508      	push	{r3, lr}
   284fc:	4602      	mov	r2, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   284fe:	f7f4 fabf 	bl	1ca80 <pin_is_output>
   28502:	b110      	cbz	r0, 2850a <pin_is_task_output+0x10>
   28504:	4610      	mov	r0, r2
   28506:	f7f4 faa5 	bl	1ca54 <pin_in_use_by_te>
}
   2850a:	f000 0001 	and.w	r0, r0, #1
   2850e:	bd08      	pop	{r3, pc}

00028510 <nrf_gpio_reconfigure>:
{
   28510:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   28514:	4617      	mov	r7, r2
   28516:	e9dd 5808 	ldrd	r5, r8, [sp, #32]
   2851a:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   2851c:	a801      	add	r0, sp, #4
{
   2851e:	460c      	mov	r4, r1
   28520:	461e      	mov	r6, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28522:	f7f4 fb31 	bl	1cb88 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
   28526:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   28528:	1e39      	subs	r1, r7, #0
   2852a:	bf18      	it	ne
   2852c:	2101      	movne	r1, #1
   2852e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   28532:	1e23      	subs	r3, r4, #0
   28534:	bf18      	it	ne
   28536:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   28538:	2e00      	cmp	r6, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   2853a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   2853e:	bf14      	ite	ne
   28540:	210c      	movne	r1, #12
   28542:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   28544:	2d00      	cmp	r5, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   28546:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   2854a:	bf14      	ite	ne
   2854c:	f44f 6170 	movne.w	r1, #3840	; 0xf00
   28550:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   28552:	f1b8 0f00 	cmp.w	r8, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   28556:	ea43 0301 	orr.w	r3, r3, r1
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   2855a:	bf14      	ite	ne
   2855c:	f44f 3140 	movne.w	r1, #196608	; 0x30000
   28560:	2100      	moveq	r1, #0
    uint32_t cnf = reg->PIN_CNF[pin_number];
   28562:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   28566:	430b      	orrs	r3, r1
    cnf &= ~to_update;
   28568:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   2856c:	b104      	cbz	r4, 28570 <nrf_gpio_reconfigure+0x60>
   2856e:	7824      	ldrb	r4, [r4, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   28570:	b10f      	cbz	r7, 28576 <nrf_gpio_reconfigure+0x66>
   28572:	783f      	ldrb	r7, [r7, #0]
   28574:	007f      	lsls	r7, r7, #1
   28576:	431c      	orrs	r4, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   28578:	b10e      	cbz	r6, 2857e <nrf_gpio_reconfigure+0x6e>
   2857a:	7836      	ldrb	r6, [r6, #0]
   2857c:	00b6      	lsls	r6, r6, #2
   2857e:	433c      	orrs	r4, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   28580:	b18d      	cbz	r5, 285a6 <nrf_gpio_reconfigure+0x96>
   28582:	7829      	ldrb	r1, [r5, #0]
   28584:	0209      	lsls	r1, r1, #8
   28586:	4334      	orrs	r4, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
   28588:	f1b8 0f00 	cmp.w	r8, #0
   2858c:	d003      	beq.n	28596 <nrf_gpio_reconfigure+0x86>
   2858e:	f898 8000 	ldrb.w	r8, [r8]
   28592:	ea4f 4808 	mov.w	r8, r8, lsl #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   28596:	4321      	orrs	r1, r4
   28598:	ea41 0108 	orr.w	r1, r1, r8
    reg->PIN_CNF[pin_number] = cnf;
   2859c:	f8c0 1200 	str.w	r1, [r0, #512]	; 0x200
}
   285a0:	b002      	add	sp, #8
   285a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   285a6:	4629      	mov	r1, r5
   285a8:	e7ed      	b.n	28586 <nrf_gpio_reconfigure+0x76>

000285aa <nrf_gpio_cfg_sense_set>:
{
   285aa:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   285ac:	f10d 030f 	add.w	r3, sp, #15
   285b0:	9301      	str	r3, [sp, #4]
   285b2:	2300      	movs	r3, #0
{
   285b4:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   285b8:	461a      	mov	r2, r3
   285ba:	4619      	mov	r1, r3
   285bc:	9300      	str	r3, [sp, #0]
   285be:	f7ff ffa7 	bl	28510 <nrf_gpio_reconfigure>
}
   285c2:	b005      	add	sp, #20
   285c4:	f85d fb04 	ldr.w	pc, [sp], #4

000285c8 <nrfx_nvmc_flash_size_get>:
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    return flash_total_size_get();
}
   285c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   285cc:	4770      	bx	lr

000285ce <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    return flash_page_size_get();
}
   285ce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   285d2:	4770      	bx	lr

000285d4 <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    return flash_page_count_get();
}
   285d4:	f44f 7080 	mov.w	r0, #256	; 0x100
   285d8:	4770      	bx	lr

000285da <nrf_gpio_cfg_default>:
    nrf_gpio_cfg(
   285da:	2100      	movs	r1, #0
   285dc:	f7f5 b826 	b.w	1d62c <nrf_gpio_cfg.constprop.0>

000285e0 <nrfx_qspi_write>:
    return qspi_xfer((void *)p_tx_buffer, tx_buffer_length, dst_address, NRFX_QSPI_STATE_WRITE);
   285e0:	2302      	movs	r3, #2
   285e2:	f7f4 bf5f 	b.w	1d4a4 <qspi_xfer>

000285e6 <nrfx_qspi_read>:
    return qspi_xfer((void *)p_rx_buffer, rx_buffer_length, src_address, NRFX_QSPI_STATE_READ);
   285e6:	2303      	movs	r3, #3
   285e8:	f7f4 bf5c 	b.w	1d4a4 <qspi_xfer>

000285ec <nrfx_qspi_chip_erase>:
    return nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_ALL, 0);
   285ec:	2100      	movs	r1, #0
   285ee:	2002      	movs	r0, #2
   285f0:	f7f5 ba7e 	b.w	1daf0 <nrfx_qspi_erase>

000285f4 <nrf_gpio_pin_clear>:
{
   285f4:	b507      	push	{r0, r1, r2, lr}
   285f6:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   285f8:	a801      	add	r0, sp, #4
   285fa:	f7f5 faf3 	bl	1dbe4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   285fe:	2301      	movs	r3, #1
   28600:	9a01      	ldr	r2, [sp, #4]
   28602:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   28604:	60c3      	str	r3, [r0, #12]
}
   28606:	b003      	add	sp, #12
   28608:	f85d fb04 	ldr.w	pc, [sp], #4

0002860c <nrf_gpio_pin_set>:
{
   2860c:	b507      	push	{r0, r1, r2, lr}
   2860e:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28610:	a801      	add	r0, sp, #4
   28612:	f7f5 fae7 	bl	1dbe4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   28616:	2301      	movs	r3, #1
   28618:	9a01      	ldr	r2, [sp, #4]
   2861a:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   2861c:	6083      	str	r3, [r0, #8]
}
   2861e:	b003      	add	sp, #12
   28620:	f85d fb04 	ldr.w	pc, [sp], #4

00028624 <set_ss_pin_state>:
    if (p_cb->use_hw_ss)
   28624:	7f83      	ldrb	r3, [r0, #30]
   28626:	075a      	lsls	r2, r3, #29
   28628:	d40b      	bmi.n	28642 <set_ss_pin_state+0x1e>
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   2862a:	7fc0      	ldrb	r0, [r0, #31]
   2862c:	28ff      	cmp	r0, #255	; 0xff
   2862e:	d008      	beq.n	28642 <set_ss_pin_state+0x1e>
        nrf_gpio_pin_write(p_cb->ss_pin,
   28630:	079b      	lsls	r3, r3, #30
   28632:	bf58      	it	pl
   28634:	f081 0101 	eorpl.w	r1, r1, #1
    if (value == 0)
   28638:	b909      	cbnz	r1, 2863e <set_ss_pin_state+0x1a>
        nrf_gpio_pin_clear(pin_number);
   2863a:	f7ff bfdb 	b.w	285f4 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
   2863e:	f7ff bfe5 	b.w	2860c <nrf_gpio_pin_set>
}
   28642:	4770      	bx	lr

00028644 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
   28644:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   28648:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   2864a:	a801      	add	r0, sp, #4
NRF_STATIC_INLINE void nrf_gpio_cfg(
   2864c:	4698      	mov	r8, r3
   2864e:	460f      	mov	r7, r1
   28650:	4616      	mov	r6, r2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28652:	f7f5 fac7 	bl	1dbe4 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28656:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   28658:	f89d 4020 	ldrb.w	r4, [sp, #32]
   2865c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   28660:	0224      	lsls	r4, r4, #8
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28662:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   28666:	ea44 0388 	orr.w	r3, r4, r8, lsl #2
   2866a:	ea43 0107 	orr.w	r1, r3, r7
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2866e:	f005 45e0 	and.w	r5, r5, #1879048192	; 0x70000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   28672:	ea41 0246 	orr.w	r2, r1, r6, lsl #1
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   28676:	432a      	orrs	r2, r5
    reg->PIN_CNF[pin_number] = cnf;
   28678:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
}
   2867c:	b002      	add	sp, #8
   2867e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00028682 <spim_pin_uninit>:
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   28682:	1c43      	adds	r3, r0, #1
{
   28684:	b507      	push	{r0, r1, r2, lr}
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   28686:	d005      	beq.n	28694 <spim_pin_uninit+0x12>
    nrf_gpio_cfg(
   28688:	2300      	movs	r3, #0
   2868a:	2201      	movs	r2, #1
   2868c:	4619      	mov	r1, r3
   2868e:	9300      	str	r3, [sp, #0]
   28690:	f7ff ffd8 	bl	28644 <nrf_gpio_cfg.constprop.0>
}
   28694:	b003      	add	sp, #12
   28696:	f85d fb04 	ldr.w	pc, [sp], #4

0002869a <metal_device_open>:
{
   2869a:	b573      	push	{r0, r1, r4, r5, r6, lr}
   2869c:	460c      	mov	r4, r1
   2869e:	4615      	mov	r5, r2
	if (!bus_name || !strlen(bus_name) ||
   286a0:	4606      	mov	r6, r0
   286a2:	b918      	cbnz	r0, 286ac <metal_device_open+0x12>
		return -EINVAL;
   286a4:	f06f 0015 	mvn.w	r0, #21
}
   286a8:	b002      	add	sp, #8
   286aa:	bd70      	pop	{r4, r5, r6, pc}
	if (!bus_name || !strlen(bus_name) ||
   286ac:	f7e0 fe58 	bl	9360 <strlen>
   286b0:	2800      	cmp	r0, #0
   286b2:	d0f7      	beq.n	286a4 <metal_device_open+0xa>
   286b4:	2c00      	cmp	r4, #0
   286b6:	d0f5      	beq.n	286a4 <metal_device_open+0xa>
	    !dev_name || !strlen(dev_name) ||
   286b8:	4620      	mov	r0, r4
   286ba:	f7e0 fe51 	bl	9360 <strlen>
   286be:	2800      	cmp	r0, #0
   286c0:	d0f0      	beq.n	286a4 <metal_device_open+0xa>
   286c2:	2d00      	cmp	r5, #0
   286c4:	d0ee      	beq.n	286a4 <metal_device_open+0xa>
	error = metal_bus_find(bus_name, &bus);
   286c6:	4630      	mov	r0, r6
   286c8:	a901      	add	r1, sp, #4
   286ca:	f7f5 fda1 	bl	1e210 <metal_bus_find>
	if (error)
   286ce:	2800      	cmp	r0, #0
   286d0:	d1ea      	bne.n	286a8 <metal_device_open+0xe>
	if (!bus->ops.dev_open)
   286d2:	9801      	ldr	r0, [sp, #4]
   286d4:	6883      	ldr	r3, [r0, #8]
   286d6:	b12b      	cbz	r3, 286e4 <metal_device_open+0x4a>
	error = (*bus->ops.dev_open)(bus, dev_name, device);
   286d8:	462a      	mov	r2, r5
   286da:	4621      	mov	r1, r4
}
   286dc:	b002      	add	sp, #8
   286de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	error = (*bus->ops.dev_open)(bus, dev_name, device);
   286e2:	4718      	bx	r3
		return -ENODEV;
   286e4:	f06f 0012 	mvn.w	r0, #18
   286e8:	e7de      	b.n	286a8 <metal_device_open+0xe>

000286ea <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
   286ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   286ee:	b089      	sub	sp, #36	; 0x24
   286f0:	9e10      	ldr	r6, [sp, #64]	; 0x40
   286f2:	4604      	mov	r4, r0
   286f4:	4689      	mov	r9, r1
   286f6:	4690      	mov	r8, r2
	const struct metal_io_ops nops = {
   286f8:	2100      	movs	r1, #0
   286fa:	2220      	movs	r2, #32
   286fc:	4668      	mov	r0, sp
{
   286fe:	461f      	mov	r7, r3
   28700:	9d12      	ldr	r5, [sp, #72]	; 0x48
	const struct metal_io_ops nops = {
   28702:	f000 ff22 	bl	2954a <memset>

	io->virt = virt;
	io->physmap = physmap;
	io->size = size;
	io->page_shift = page_shift;
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
   28706:	2e1f      	cmp	r6, #31
		/* avoid overflow */
		io->page_mask = -1UL;
	else
		io->page_mask = (1UL << page_shift) - 1UL;
   28708:	bf97      	itett	ls
   2870a:	2301      	movls	r3, #1
		io->page_mask = -1UL;
   2870c:	f04f 33ff 	movhi.w	r3, #4294967295
		io->page_mask = (1UL << page_shift) - 1UL;
   28710:	40b3      	lslls	r3, r6
   28712:	f103 33ff 	addls.w	r3, r3, #4294967295
   28716:	6123      	str	r3, [r4, #16]
	io->mem_flags = mem_flags;
   28718:	9b11      	ldr	r3, [sp, #68]	; 0x44
	io->physmap = physmap;
   2871a:	e9c4 9800 	strd	r9, r8, [r4]
	io->page_shift = page_shift;
   2871e:	e9c4 7602 	strd	r7, r6, [r4, #8]
	io->mem_flags = mem_flags;
   28722:	6163      	str	r3, [r4, #20]
	io->ops = ops ? *ops : nops;
   28724:	3418      	adds	r4, #24
   28726:	b145      	cbz	r5, 2873a <metal_io_init+0x50>
   28728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   2872a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   2872c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   28730:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
}
   28734:	b009      	add	sp, #36	; 0x24
   28736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	io->ops = ops ? *ops : nops;
   2873a:	466d      	mov	r5, sp
   2873c:	e7f4      	b.n	28728 <metal_io_init+0x3e>

0002873e <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
   2873e:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return (io->virt != METAL_BAD_VA && offset < io->size
   28740:	6804      	ldr	r4, [r0, #0]
		: NULL);
   28742:	1c66      	adds	r6, r4, #1
   28744:	d031      	beq.n	287aa <metal_io_block_read+0x6c>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28746:	6885      	ldr	r5, [r0, #8]
   28748:	42a9      	cmp	r1, r5
   2874a:	d22e      	bcs.n	287aa <metal_io_block_read+0x6c>
	unsigned char *ptr = metal_io_virt(io, offset);
	unsigned char *dest = dst;
	int retlen;

	if (!ptr)
   2874c:	1864      	adds	r4, r4, r1
   2874e:	d02c      	beq.n	287aa <metal_io_block_read+0x6c>
		return -ERANGE;
	if ((offset + len) > io->size)
   28750:	185e      	adds	r6, r3, r1
   28752:	42ae      	cmp	r6, r5
		len = io->size - offset;
   28754:	bf88      	it	hi
   28756:	1a6b      	subhi	r3, r5, r1
	retlen = len;
	if (io->ops.block_read) {
   28758:	6a05      	ldr	r5, [r0, #32]
   2875a:	b135      	cbz	r5, 2876a <metal_io_block_read+0x2c>
		retlen = (*io->ops.block_read)(
   2875c:	9300      	str	r3, [sp, #0]
   2875e:	2305      	movs	r3, #5
   28760:	47a8      	blx	r5
   28762:	4603      	mov	r3, r0
		for (; len != 0; dest++, ptr++, len--)
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
	}
	return retlen;
}
   28764:	4618      	mov	r0, r3
   28766:	b002      	add	sp, #8
   28768:	bd70      	pop	{r4, r5, r6, pc}
		atomic_thread_fence(memory_order_seq_cst);
   2876a:	f3bf 8f5b 	dmb	ish
		while ( len && (
   2876e:	4619      	mov	r1, r3
   28770:	1aa4      	subs	r4, r4, r2
   28772:	1910      	adds	r0, r2, r4
   28774:	b119      	cbz	r1, 2877e <metal_io_block_read+0x40>
			((uintptr_t)dest % sizeof(int)) ||
   28776:	ea40 0502 	orr.w	r5, r0, r2
   2877a:	07ad      	lsls	r5, r5, #30
   2877c:	d10a      	bne.n	28794 <metal_io_block_read+0x56>
		for (; len >= (int)sizeof(int); dest += sizeof(int),
   2877e:	2903      	cmp	r1, #3
   28780:	dc0d      	bgt.n	2879e <metal_io_block_read+0x60>
   28782:	3801      	subs	r0, #1
   28784:	4411      	add	r1, r2
		for (; len != 0; dest++, ptr++, len--)
   28786:	428a      	cmp	r2, r1
   28788:	d0ec      	beq.n	28764 <metal_io_block_read+0x26>
				*(const unsigned char *)ptr;
   2878a:	f810 4f01 	ldrb.w	r4, [r0, #1]!
			*(unsigned char *)dest =
   2878e:	f802 4b01 	strb.w	r4, [r2], #1
		for (; len != 0; dest++, ptr++, len--)
   28792:	e7f8      	b.n	28786 <metal_io_block_read+0x48>
				*(const unsigned char *)ptr;
   28794:	7800      	ldrb	r0, [r0, #0]
			len--;
   28796:	3901      	subs	r1, #1
			*(unsigned char *)dest =
   28798:	f802 0b01 	strb.w	r0, [r2], #1
			len--;
   2879c:	e7e9      	b.n	28772 <metal_io_block_read+0x34>
			*(unsigned int *)dest = *(const unsigned int *)ptr;
   2879e:	f850 4b04 	ldr.w	r4, [r0], #4
   287a2:	3904      	subs	r1, #4
   287a4:	f842 4b04 	str.w	r4, [r2], #4
					ptr += sizeof(int),
   287a8:	e7e9      	b.n	2877e <metal_io_block_read+0x40>
		return -ERANGE;
   287aa:	f06f 0321 	mvn.w	r3, #33	; 0x21
   287ae:	e7d9      	b.n	28764 <metal_io_block_read+0x26>

000287b0 <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
   287b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   287b2:	6804      	ldr	r4, [r0, #0]
		: NULL);
   287b4:	1c65      	adds	r5, r4, #1
   287b6:	d032      	beq.n	2881e <metal_io_block_write+0x6e>
	return (io->virt != METAL_BAD_VA && offset < io->size
   287b8:	6885      	ldr	r5, [r0, #8]
   287ba:	42a9      	cmp	r1, r5
   287bc:	d22f      	bcs.n	2881e <metal_io_block_write+0x6e>
	unsigned char *ptr = metal_io_virt(io, offset);
	const unsigned char *source = src;
	int retlen;

	if (!ptr)
   287be:	1864      	adds	r4, r4, r1
   287c0:	d02d      	beq.n	2881e <metal_io_block_write+0x6e>
		return -ERANGE;
	if ((offset + len) > io->size)
   287c2:	185e      	adds	r6, r3, r1
   287c4:	42ae      	cmp	r6, r5
		len = io->size - offset;
   287c6:	bf88      	it	hi
   287c8:	1a6b      	subhi	r3, r5, r1
	retlen = len;
	if (io->ops.block_write) {
   287ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
   287cc:	b1cd      	cbz	r5, 28802 <metal_io_block_write+0x52>
		retlen = (*io->ops.block_write)(
   287ce:	9300      	str	r3, [sp, #0]
   287d0:	2305      	movs	r3, #5
   287d2:	47a8      	blx	r5
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
		atomic_thread_fence(memory_order_seq_cst);
	}
	return retlen;
}
   287d4:	b002      	add	sp, #8
   287d6:	bd70      	pop	{r4, r5, r6, pc}
				*(const unsigned char *)source;
   287d8:	f812 5b01 	ldrb.w	r5, [r2], #1
			len--;
   287dc:	3901      	subs	r1, #1
			*(unsigned char *)ptr =
   287de:	7005      	strb	r5, [r0, #0]
			len--;
   287e0:	4615      	mov	r5, r2
   287e2:	18a0      	adds	r0, r4, r2
		while ( len && (
   287e4:	b119      	cbz	r1, 287ee <metal_io_block_write+0x3e>
			((uintptr_t)ptr % sizeof(int)) ||
   287e6:	ea40 0602 	orr.w	r6, r0, r2
   287ea:	07b6      	lsls	r6, r6, #30
   287ec:	d1f4      	bne.n	287d8 <metal_io_block_write+0x28>
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   287ee:	2903      	cmp	r1, #3
   287f0:	dc0a      	bgt.n	28808 <metal_io_block_write+0x58>
   287f2:	3d01      	subs	r5, #1
   287f4:	4401      	add	r1, r0
		for (; len != 0; ptr++, source++, len--)
   287f6:	4288      	cmp	r0, r1
   287f8:	d10c      	bne.n	28814 <metal_io_block_write+0x64>
		atomic_thread_fence(memory_order_seq_cst);
   287fa:	f3bf 8f5b 	dmb	ish
	retlen = len;
   287fe:	4618      	mov	r0, r3
   28800:	e7e8      	b.n	287d4 <metal_io_block_write+0x24>
   28802:	4619      	mov	r1, r3
   28804:	1aa4      	subs	r4, r4, r2
   28806:	e7eb      	b.n	287e0 <metal_io_block_write+0x30>
			*(unsigned int *)ptr = *(const unsigned int *)source;
   28808:	f855 2b04 	ldr.w	r2, [r5], #4
   2880c:	3904      	subs	r1, #4
   2880e:	f840 2b04 	str.w	r2, [r0], #4
					source += sizeof(int),
   28812:	e7ec      	b.n	287ee <metal_io_block_write+0x3e>
				*(const unsigned char *)source;
   28814:	f815 2f01 	ldrb.w	r2, [r5, #1]!
			*(unsigned char *)ptr =
   28818:	f800 2b01 	strb.w	r2, [r0], #1
		for (; len != 0; ptr++, source++, len--)
   2881c:	e7eb      	b.n	287f6 <metal_io_block_write+0x46>
		return -ERANGE;
   2881e:	f06f 0021 	mvn.w	r0, #33	; 0x21
   28822:	e7d7      	b.n	287d4 <metal_io_block_write+0x24>

00028824 <metal_io_block_set>:

int metal_io_block_set(struct metal_io_region *io, unsigned long offset,
	       unsigned char value, int len)
{
   28824:	b573      	push	{r0, r1, r4, r5, r6, lr}
   28826:	6804      	ldr	r4, [r0, #0]
   28828:	461d      	mov	r5, r3
		: NULL);
   2882a:	1c66      	adds	r6, r4, #1
   2882c:	d02b      	beq.n	28886 <metal_io_block_set+0x62>
	return (io->virt != METAL_BAD_VA && offset < io->size
   2882e:	6883      	ldr	r3, [r0, #8]
   28830:	4299      	cmp	r1, r3
   28832:	d228      	bcs.n	28886 <metal_io_block_set+0x62>
	unsigned char *ptr = metal_io_virt(io, offset);
	int retlen = len;

	if (!ptr)
   28834:	1864      	adds	r4, r4, r1
   28836:	d026      	beq.n	28886 <metal_io_block_set+0x62>
		return -ERANGE;
	if ((offset + len) > io->size)
   28838:	186e      	adds	r6, r5, r1
   2883a:	429e      	cmp	r6, r3
		len = io->size - offset;
	retlen = len;
	if (io->ops.block_set) {
   2883c:	6a86      	ldr	r6, [r0, #40]	; 0x28
		len = io->size - offset;
   2883e:	bf88      	it	hi
   28840:	1a5d      	subhi	r5, r3, r1
	if (io->ops.block_set) {
   28842:	b12e      	cbz	r6, 28850 <metal_io_block_set+0x2c>
		(*io->ops.block_set)(
   28844:	2305      	movs	r3, #5
   28846:	9500      	str	r5, [sp, #0]
   28848:	47b0      	blx	r6
			*(unsigned int *)ptr = cint;
		for (; len != 0; ptr++, len--)
			*(unsigned char *)ptr = (unsigned char) value;
		atomic_thread_fence(memory_order_seq_cst);
	}
	return retlen;
   2884a:	4628      	mov	r0, r5
}
   2884c:	b002      	add	sp, #8
   2884e:	bd70      	pop	{r4, r5, r6, pc}
		: NULL);
   28850:	4621      	mov	r1, r4
   28852:	462b      	mov	r3, r5
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
   28854:	b94b      	cbnz	r3, 2886a <metal_io_block_set+0x46>
   28856:	440b      	add	r3, r1
		for (; len != 0; ptr++, len--)
   28858:	4299      	cmp	r1, r3
   2885a:	d111      	bne.n	28880 <metal_io_block_set+0x5c>
		atomic_thread_fence(memory_order_seq_cst);
   2885c:	f3bf 8f5b 	dmb	ish
   28860:	e7f3      	b.n	2884a <metal_io_block_set+0x26>
			*(unsigned char *)ptr = (unsigned char) value;
   28862:	f801 2b01 	strb.w	r2, [r1], #1
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
   28866:	3b01      	subs	r3, #1
   28868:	e7f4      	b.n	28854 <metal_io_block_set+0x30>
   2886a:	0788      	lsls	r0, r1, #30
   2886c:	d1f9      	bne.n	28862 <metal_io_block_set+0x3e>
			cint |= ((unsigned int)value << (CHAR_BIT * i));
   2886e:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
   28872:	4350      	muls	r0, r2
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   28874:	2b03      	cmp	r3, #3
   28876:	ddee      	ble.n	28856 <metal_io_block_set+0x32>
			*(unsigned int *)ptr = cint;
   28878:	f841 0b04 	str.w	r0, [r1], #4
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   2887c:	3b04      	subs	r3, #4
   2887e:	e7f9      	b.n	28874 <metal_io_block_set+0x50>
			*(unsigned char *)ptr = (unsigned char) value;
   28880:	f801 2b01 	strb.w	r2, [r1], #1
		for (; len != 0; ptr++, len--)
   28884:	e7e8      	b.n	28858 <metal_io_block_set+0x34>
		return -ERANGE;
   28886:	f06f 0021 	mvn.w	r0, #33	; 0x21
   2888a:	e7df      	b.n	2884c <metal_io_block_set+0x28>

0002888c <metal_generic_dev_sys_open>:

	/* Since Zephyr runs bare-metal there is no mapping that needs to be
	 * done of IO regions
	 */
	return 0;
}
   2888c:	2000      	movs	r0, #0
   2888e:	4770      	bx	lr

00028890 <metal_io_phys>:
 * @return	METAL_BAD_PHYS if offset is out of range, or physical address
 *		of offset.
 */
static inline metal_phys_addr_t
metal_io_phys(struct metal_io_region *io, unsigned long offset)
{
   28890:	b410      	push	{r4}
	if (!io->ops.offset_to_phys) {
   28892:	6b04      	ldr	r4, [r0, #48]	; 0x30
{
   28894:	4602      	mov	r2, r0
   28896:	460b      	mov	r3, r1
	if (!io->ops.offset_to_phys) {
   28898:	b984      	cbnz	r4, 288bc <metal_io_phys+0x2c>
		unsigned long page = (io->page_shift >=
   2889a:	68c1      	ldr	r1, [r0, #12]
				     sizeof(offset) * CHAR_BIT ?
				     0 : offset >> io->page_shift);
   2889c:	291f      	cmp	r1, #31
   2889e:	bf98      	it	ls
   288a0:	fa23 f401 	lsrls.w	r4, r3, r1
		return (io->physmap && offset < io->size
   288a4:	6841      	ldr	r1, [r0, #4]
			? io->physmap[page] + (offset & io->page_mask)
			: METAL_BAD_PHYS);
   288a6:	b161      	cbz	r1, 288c2 <metal_io_phys+0x32>
		return (io->physmap && offset < io->size
   288a8:	6880      	ldr	r0, [r0, #8]
   288aa:	4283      	cmp	r3, r0
   288ac:	d209      	bcs.n	288c2 <metal_io_phys+0x32>
			? io->physmap[page] + (offset & io->page_mask)
   288ae:	6910      	ldr	r0, [r2, #16]
   288b0:	4018      	ands	r0, r3
			: METAL_BAD_PHYS);
   288b2:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
   288b6:	4418      	add	r0, r3
	}

	return io->ops.offset_to_phys(io, offset);
}
   288b8:	bc10      	pop	{r4}
   288ba:	4770      	bx	lr
	return io->ops.offset_to_phys(io, offset);
   288bc:	4623      	mov	r3, r4
}
   288be:	bc10      	pop	{r4}
	return io->ops.offset_to_phys(io, offset);
   288c0:	4718      	bx	r3
			: METAL_BAD_PHYS);
   288c2:	f04f 30ff 	mov.w	r0, #4294967295
   288c6:	e7f7      	b.n	288b8 <metal_io_phys+0x28>

000288c8 <metal_io_phys_to_virt>:
 * @param[in]	phys	Physical address within segment.
 * @return	NULL if out of range, or corresponding virtual address.
 */
static inline void *
metal_io_phys_to_virt(struct metal_io_region *io, metal_phys_addr_t phys)
{
   288c8:	b570      	push	{r4, r5, r6, lr}
	if (!io->ops.phys_to_offset) {
   288ca:	6b43      	ldr	r3, [r0, #52]	; 0x34
{
   288cc:	4605      	mov	r5, r0
   288ce:	460e      	mov	r6, r1
	if (!io->ops.phys_to_offset) {
   288d0:	b9e3      	cbnz	r3, 2890c <metal_io_phys_to_virt+0x44>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
   288d2:	6904      	ldr	r4, [r0, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
   288d4:	1c62      	adds	r2, r4, #1
   288d6:	bf09      	itett	eq
   288d8:	6843      	ldreq	r3, [r0, #4]
   288da:	400c      	andne	r4, r1
   288dc:	681c      	ldreq	r4, [r3, #0]
   288de:	1b0c      	subeq	r4, r1, r4
			if (metal_io_phys(io, offset) == phys)
   288e0:	4621      	mov	r1, r4
   288e2:	4628      	mov	r0, r5
   288e4:	f7ff ffd4 	bl	28890 <metal_io_phys>
   288e8:	4286      	cmp	r6, r0
   288ea:	d007      	beq.n	288fc <metal_io_phys_to_virt+0x34>
			offset += io->page_mask + 1;
   288ec:	692b      	ldr	r3, [r5, #16]
   288ee:	3301      	adds	r3, #1
   288f0:	441c      	add	r4, r3
		} while (offset < io->size);
   288f2:	68ab      	ldr	r3, [r5, #8]
   288f4:	429c      	cmp	r4, r3
   288f6:	d3f3      	bcc.n	288e0 <metal_io_phys_to_virt+0x18>
		return METAL_BAD_OFFSET;
   288f8:	f04f 34ff 	mov.w	r4, #4294967295
	return (io->virt != METAL_BAD_VA && offset < io->size
   288fc:	6828      	ldr	r0, [r5, #0]
		: NULL);
   288fe:	1c43      	adds	r3, r0, #1
   28900:	d007      	beq.n	28912 <metal_io_phys_to_virt+0x4a>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28902:	68ab      	ldr	r3, [r5, #8]
   28904:	42a3      	cmp	r3, r4
   28906:	d904      	bls.n	28912 <metal_io_phys_to_virt+0x4a>
		? (void *)((uintptr_t)io->virt + offset)
   28908:	4420      	add	r0, r4
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
}
   2890a:	bd70      	pop	{r4, r5, r6, pc}
	return (*io->ops.phys_to_offset)(io, phys);
   2890c:	4798      	blx	r3
   2890e:	4604      	mov	r4, r0
   28910:	e7f4      	b.n	288fc <metal_io_phys_to_virt+0x34>
		: NULL);
   28912:	2000      	movs	r0, #0
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
   28914:	e7f9      	b.n	2890a <metal_io_phys_to_virt+0x42>

00028916 <virtqueue_create>:
{
   28916:	b530      	push	{r4, r5, lr}
   28918:	9c05      	ldr	r4, [sp, #20]
		vq->vq_name = name;
   2891a:	e9c4 0200 	strd	r0, r2, [r4]
		vq->callback = callback;
   2891e:	9a03      	ldr	r2, [sp, #12]
		vq->vq_queue_index = id;
   28920:	8121      	strh	r1, [r4, #8]
		vq->vq_nentries = ring->num_descs;
   28922:	8919      	ldrh	r1, [r3, #8]
		vq->callback = callback;
   28924:	60e2      	str	r2, [r4, #12]
		vq->notify = notify;
   28926:	9a04      	ldr	r2, [sp, #16]
		vq->vq_nentries = ring->num_descs;
   28928:	8161      	strh	r1, [r4, #10]
		vq->vq_free_cnt = vq->vq_nentries;
   2892a:	84a1      	strh	r1, [r4, #36]	; 0x24
		vq->notify = notify;
   2892c:	6122      	str	r2, [r4, #16]
		vq_ring_init(vq, ring->vaddr, ring->align);
   2892e:	e9d3 2500 	ldrd	r2, r5, [r3]
static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
	vr->num = num;
	vr->desc = (struct vring_desc *)p;
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
   28932:	eb02 1301 	add.w	r3, r2, r1, lsl #4
	vr->desc = (struct vring_desc *)p;
   28936:	e9c4 1205 	strd	r1, r2, [r4, #20]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
   2893a:	1c8a      	adds	r2, r1, #2
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
   2893c:	61e3      	str	r3, [r4, #28]
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
   2893e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	      align - 1) & ~(align - 1));
   28942:	1c6a      	adds	r2, r5, #1
   28944:	4413      	add	r3, r2
   28946:	426d      	negs	r5, r5
   28948:	402b      	ands	r3, r5
	vr->used = (struct vring_used *)
   2894a:	6223      	str	r3, [r4, #32]
	vr = &vq->vq_ring;

	vring_init(vr, size, ring_mem, alignment);

#ifndef VIRTIO_DEVICE_ONLY
	if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   2894c:	6983      	ldr	r3, [r0, #24]
   2894e:	b953      	cbnz	r3, 28966 <virtqueue_create+0x50>
		int i;

		for (i = 0; i < size - 1; i++)
   28950:	3901      	subs	r1, #1
			vr->desc[i].next = i + 1;
   28952:	69a2      	ldr	r2, [r4, #24]
		for (i = 0; i < size - 1; i++)
   28954:	428b      	cmp	r3, r1
			vr->desc[i].next = i + 1;
   28956:	eb02 1203 	add.w	r2, r2, r3, lsl #4
		for (i = 0; i < size - 1; i++)
   2895a:	db06      	blt.n	2896a <virtqueue_create+0x54>
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
   2895c:	2300      	movs	r3, #0
   2895e:	7393      	strb	r3, [r2, #14]
   28960:	f06f 037f 	mvn.w	r3, #127	; 0x7f
   28964:	73d3      	strb	r3, [r2, #15]
}
   28966:	2000      	movs	r0, #0
   28968:	bd30      	pop	{r4, r5, pc}
			vr->desc[i].next = i + 1;
   2896a:	3301      	adds	r3, #1
   2896c:	81d3      	strh	r3, [r2, #14]
		for (i = 0; i < size - 1; i++)
   2896e:	e7f0      	b.n	28952 <virtqueue_create+0x3c>

00028970 <virtqueue_add_buffer>:
{
   28970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		head_idx = vq->vq_desc_head_idx;
   28974:	f8b0 a02c 	ldrh.w	sl, [r0, #44]	; 0x2c
{
   28978:	4604      	mov	r4, r0
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   2897a:	4655      	mov	r5, sl
   2897c:	2600      	movs	r6, #0
{
   2897e:	b085      	sub	sp, #20
	needed = readable + writable;
   28980:	eb02 0803 	add.w	r8, r2, r3
{
   28984:	4691      	mov	r9, r2
		dxp->cookie = cookie;
   28986:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   28988:	eb00 03ca 	add.w	r3, r0, sl, lsl #3
		dxp->ndescs = needed;
   2898c:	fa1f fb88 	uxth.w	fp, r8
		dxp->cookie = cookie;
   28990:	635a      	str	r2, [r3, #52]	; 0x34
		dxp->ndescs = needed;
   28992:	f8a3 b038 	strh.w	fp, [r3, #56]	; 0x38
		if (i < needed - 1)
   28996:	f108 32ff 	add.w	r2, r8, #4294967295
		idx = vq_ring_add_buffer(vq, vq->vq_ring.desc, head_idx,
   2899a:	6983      	ldr	r3, [r0, #24]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   2899c:	1d0f      	adds	r7, r1, #4
		if (i < needed - 1)
   2899e:	9201      	str	r2, [sp, #4]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   289a0:	45b0      	cmp	r8, r6
   289a2:	dc1a      	bgt.n	289da <virtqueue_add_buffer+0x6a>
		vq->vq_free_cnt -= needed;
   289a4:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
		vq->vq_desc_head_idx = idx;
   289a6:	85a5      	strh	r5, [r4, #44]	; 0x2c
		vq->vq_free_cnt -= needed;
   289a8:	eba3 030b 	sub.w	r3, r3, fp
   289ac:	84a3      	strh	r3, [r4, #36]	; 0x24
	 * currently running on another CPU, we can keep it processing the new
	 * descriptor.
	 *
	 * CACHE: avail is never written by remote, so it is safe to not invalidate here
	 */
	avail_idx = vq->vq_ring.avail->idx & (vq->vq_nentries - 1);
   289ae:	69e3      	ldr	r3, [r4, #28]
   289b0:	8961      	ldrh	r1, [r4, #10]
   289b2:	885a      	ldrh	r2, [r3, #2]
   289b4:	3901      	subs	r1, #1
	vq->vq_ring.avail->ring[avail_idx] = desc_idx;
   289b6:	400a      	ands	r2, r1
   289b8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   289bc:	f8a3 a004 	strh.w	sl, [r3, #4]

	/* We still need to flush the ring */
	VRING_FLUSH(vq->vq_ring.avail->ring[avail_idx]);

	atomic_thread_fence(memory_order_seq_cst);
   289c0:	f3bf 8f5b 	dmb	ish
}
   289c4:	2000      	movs	r0, #0

	vq->vq_ring.avail->idx++;
   289c6:	69e2      	ldr	r2, [r4, #28]
   289c8:	8853      	ldrh	r3, [r2, #2]
   289ca:	3301      	adds	r3, #1
   289cc:	8053      	strh	r3, [r2, #2]

	/* And the index */
	VRING_FLUSH(vq->vq_ring.avail->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
   289ce:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
   289d0:	3301      	adds	r3, #1
   289d2:	84e3      	strh	r3, [r4, #38]	; 0x26
}
   289d4:	b005      	add	sp, #20
   289d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		dp = &desc[idx];
   289da:	6aa0      	ldr	r0, [r4, #40]	; 0x28
   289dc:	012a      	lsls	r2, r5, #4
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   289de:	f857 1c04 	ldr.w	r1, [r7, #-4]
   289e2:	eb03 1505 	add.w	r5, r3, r5, lsl #4
   289e6:	9302      	str	r3, [sp, #8]
   289e8:	6803      	ldr	r3, [r0, #0]
   289ea:	9203      	str	r2, [sp, #12]
   289ec:	1ac9      	subs	r1, r1, r3
 *		physical address.
 */
static inline metal_phys_addr_t
metal_io_virt_to_phys(struct metal_io_region *io, void *virt)
{
	return metal_io_phys(io, metal_io_virt_to_offset(io, virt));
   289ee:	6883      	ldr	r3, [r0, #8]
   289f0:	3708      	adds	r7, #8
   289f2:	4299      	cmp	r1, r3
   289f4:	bf28      	it	cs
   289f6:	f04f 31ff 	movcs.w	r1, #4294967295
   289fa:	f7ff ff49 	bl	28890 <metal_io_phys>
		dp->addr = virtqueue_virt_to_phys(vq, buf_list[i].buf);
   289fe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
   28a02:	5098      	str	r0, [r3, r2]
   28a04:	2200      	movs	r2, #0
   28a06:	606a      	str	r2, [r5, #4]
		dp->len = buf_list[i].len;
   28a08:	f857 2c08 	ldr.w	r2, [r7, #-8]
   28a0c:	60aa      	str	r2, [r5, #8]
		if (i < needed - 1)
   28a0e:	9a01      	ldr	r2, [sp, #4]
   28a10:	4296      	cmp	r6, r2
   28a12:	bfac      	ite	ge
   28a14:	2200      	movge	r2, #0
   28a16:	2201      	movlt	r2, #1
		if (i >= readable)
   28a18:	45b1      	cmp	r9, r6
			dp->flags |= VRING_DESC_F_WRITE;
   28a1a:	bfd8      	it	le
   28a1c:	f042 0202 	orrle.w	r2, r2, #2
   28a20:	81aa      	strh	r2, [r5, #12]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28a22:	3601      	adds	r6, #1
   28a24:	89ed      	ldrh	r5, [r5, #14]
   28a26:	e7bb      	b.n	289a0 <virtqueue_add_buffer+0x30>

00028a28 <virtqueue_get_buffer>:
{
   28a28:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!vq || vq->vq_used_cons_idx == vq->vq_ring.used->idx)
   28a2a:	b350      	cbz	r0, 28a82 <virtqueue_get_buffer+0x5a>
   28a2c:	6a05      	ldr	r5, [r0, #32]
   28a2e:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
   28a30:	886b      	ldrh	r3, [r5, #2]
   28a32:	42a3      	cmp	r3, r4
   28a34:	d030      	beq.n	28a98 <virtqueue_get_buffer+0x70>
	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
   28a36:	1c63      	adds	r3, r4, #1
   28a38:	85c3      	strh	r3, [r0, #46]	; 0x2e
   28a3a:	8943      	ldrh	r3, [r0, #10]
	atomic_thread_fence(memory_order_seq_cst);
   28a3c:	f3bf 8f5b 	dmb	ish
	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
   28a40:	3b01      	subs	r3, #1
   28a42:	401c      	ands	r4, r3
	desc_idx = (uint16_t)uep->id;
   28a44:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
   28a48:	686b      	ldr	r3, [r5, #4]
   28a4a:	b29e      	uxth	r6, r3
	if (len)
   28a4c:	b109      	cbz	r1, 28a52 <virtqueue_get_buffer+0x2a>
		*len = uep->len;
   28a4e:	68ad      	ldr	r5, [r5, #8]
   28a50:	600d      	str	r5, [r1, #0]
	dp = &vq->vq_ring.desc[desc_idx];
   28a52:	f8d0 c018 	ldr.w	ip, [r0, #24]
   28a56:	b29b      	uxth	r3, r3
   28a58:	eb0c 1103 	add.w	r1, ip, r3, lsl #4
	vq->vq_free_cnt += dxp->ndescs;
   28a5c:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
   28a60:	8f1d      	ldrh	r5, [r3, #56]	; 0x38
   28a62:	8c87      	ldrh	r7, [r0, #36]	; 0x24
   28a64:	442f      	add	r7, r5
	dxp->ndescs--;
   28a66:	3d01      	subs	r5, #1
	vq->vq_free_cnt += dxp->ndescs;
   28a68:	8487      	strh	r7, [r0, #36]	; 0x24
	dxp->ndescs--;
   28a6a:	871d      	strh	r5, [r3, #56]	; 0x38
	if ((dp->flags & VRING_DESC_F_INDIRECT) == 0) {
   28a6c:	898d      	ldrh	r5, [r1, #12]
   28a6e:	076f      	lsls	r7, r5, #29
   28a70:	d50e      	bpl.n	28a90 <virtqueue_get_buffer+0x68>
	dp->next = vq->vq_desc_head_idx;
   28a72:	8d85      	ldrh	r5, [r0, #44]	; 0x2c
   28a74:	81cd      	strh	r5, [r1, #14]
	vq->vq_descx[desc_idx].cookie = NULL;
   28a76:	2100      	movs	r1, #0
	vq->vq_desc_head_idx = desc_idx;
   28a78:	8586      	strh	r6, [r0, #44]	; 0x2c
	cookie = vq->vq_descx[desc_idx].cookie;
   28a7a:	6b58      	ldr	r0, [r3, #52]	; 0x34
	vq->vq_descx[desc_idx].cookie = NULL;
   28a7c:	6359      	str	r1, [r3, #52]	; 0x34
	if (idx)
   28a7e:	b102      	cbz	r2, 28a82 <virtqueue_get_buffer+0x5a>
		*idx = used_idx;
   28a80:	8014      	strh	r4, [r2, #0]
}
   28a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dxp->ndescs--;
   28a84:	8f1d      	ldrh	r5, [r3, #56]	; 0x38
			dp = &vq->vq_ring.desc[dp->next];
   28a86:	89c9      	ldrh	r1, [r1, #14]
			dxp->ndescs--;
   28a88:	3d01      	subs	r5, #1
			dp = &vq->vq_ring.desc[dp->next];
   28a8a:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
			dxp->ndescs--;
   28a8e:	871d      	strh	r5, [r3, #56]	; 0x38
		while (dp->flags & VRING_DESC_F_NEXT) {
   28a90:	898d      	ldrh	r5, [r1, #12]
   28a92:	07ed      	lsls	r5, r5, #31
   28a94:	d4f6      	bmi.n	28a84 <virtqueue_get_buffer+0x5c>
   28a96:	e7ec      	b.n	28a72 <virtqueue_get_buffer+0x4a>
		return NULL;
   28a98:	2000      	movs	r0, #0
   28a9a:	e7f2      	b.n	28a82 <virtqueue_get_buffer+0x5a>

00028a9c <virtqueue_get_buffer_length>:
	return vq->vq_ring.desc[idx].len;
   28a9c:	6983      	ldr	r3, [r0, #24]
   28a9e:	eb03 1301 	add.w	r3, r3, r1, lsl #4
}
   28aa2:	6898      	ldr	r0, [r3, #8]
   28aa4:	4770      	bx	lr

00028aa6 <virtqueue_get_available_buffer>:
{
   28aa6:	b570      	push	{r4, r5, r6, lr}
	atomic_thread_fence(memory_order_seq_cst);
   28aa8:	f3bf 8f5b 	dmb	ish
{
   28aac:	460d      	mov	r5, r1
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28aae:	69c1      	ldr	r1, [r0, #28]
{
   28ab0:	4616      	mov	r6, r2
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28ab2:	8e03      	ldrh	r3, [r0, #48]	; 0x30
   28ab4:	884a      	ldrh	r2, [r1, #2]
{
   28ab6:	4604      	mov	r4, r0
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28ab8:	429a      	cmp	r2, r3
   28aba:	d016      	beq.n	28aea <virtqueue_get_available_buffer+0x44>
	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
   28abc:	1c5a      	adds	r2, r3, #1
   28abe:	8602      	strh	r2, [r0, #48]	; 0x30
   28ac0:	8942      	ldrh	r2, [r0, #10]
   28ac2:	3a01      	subs	r2, #1
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
   28ac4:	4013      	ands	r3, r2
   28ac6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
   28aca:	888a      	ldrh	r2, [r1, #4]
   28acc:	802a      	strh	r2, [r5, #0]
   28ace:	b293      	uxth	r3, r2
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
   28ad0:	6982      	ldr	r2, [r0, #24]
   28ad2:	011b      	lsls	r3, r3, #4
	return metal_io_phys_to_virt(io, phys);
   28ad4:	58d1      	ldr	r1, [r2, r3]
   28ad6:	6a80      	ldr	r0, [r0, #40]	; 0x28
   28ad8:	f7ff fef6 	bl	288c8 <metal_io_phys_to_virt>
	*len = vq->vq_ring.desc[*avail_idx].len;
   28adc:	882a      	ldrh	r2, [r5, #0]
   28ade:	69a3      	ldr	r3, [r4, #24]
   28ae0:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   28ae4:	689b      	ldr	r3, [r3, #8]
   28ae6:	6033      	str	r3, [r6, #0]
}
   28ae8:	bd70      	pop	{r4, r5, r6, pc}
		return NULL;
   28aea:	2000      	movs	r0, #0
   28aec:	e7fc      	b.n	28ae8 <virtqueue_get_available_buffer+0x42>

00028aee <virtqueue_disable_cb>:
{
   28aee:	b510      	push	{r4, lr}
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28af0:	6802      	ldr	r2, [r0, #0]
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28af2:	6993      	ldr	r3, [r2, #24]
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28af4:	6912      	ldr	r2, [r2, #16]
   28af6:	0092      	lsls	r2, r2, #2
   28af8:	d517      	bpl.n	28b2a <virtqueue_disable_cb+0x3c>
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28afa:	b943      	cbnz	r3, 28b0e <virtqueue_disable_cb+0x20>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
   28afc:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
			vring_used_event(&vq->vq_ring) =
   28afe:	69c2      	ldr	r2, [r0, #28]
   28b00:	6941      	ldr	r1, [r0, #20]
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
   28b02:	8944      	ldrh	r4, [r0, #10]
   28b04:	3b01      	subs	r3, #1
   28b06:	1b1b      	subs	r3, r3, r4
			vring_used_event(&vq->vq_ring) =
   28b08:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   28b0c:	8093      	strh	r3, [r2, #4]
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28b0e:	6803      	ldr	r3, [r0, #0]
   28b10:	699b      	ldr	r3, [r3, #24]
   28b12:	2b01      	cmp	r3, #1
   28b14:	d108      	bne.n	28b28 <virtqueue_disable_cb+0x3a>
			    vq->vq_available_idx - vq->vq_nentries - 1;
   28b16:	8e03      	ldrh	r3, [r0, #48]	; 0x30
			vring_avail_event(&vq->vq_ring) =
   28b18:	6a02      	ldr	r2, [r0, #32]
   28b1a:	6941      	ldr	r1, [r0, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
   28b1c:	8940      	ldrh	r0, [r0, #10]
   28b1e:	3b01      	subs	r3, #1
   28b20:	1a1b      	subs	r3, r3, r0
			vring_avail_event(&vq->vq_ring) =
   28b22:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   28b26:	8093      	strh	r3, [r2, #4]
}
   28b28:	bd10      	pop	{r4, pc}
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28b2a:	b923      	cbnz	r3, 28b36 <virtqueue_disable_cb+0x48>
			vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
   28b2c:	69c2      	ldr	r2, [r0, #28]
   28b2e:	8813      	ldrh	r3, [r2, #0]
   28b30:	f043 0301 	orr.w	r3, r3, #1
   28b34:	8013      	strh	r3, [r2, #0]
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28b36:	6803      	ldr	r3, [r0, #0]
   28b38:	699b      	ldr	r3, [r3, #24]
   28b3a:	2b01      	cmp	r3, #1
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
   28b3c:	bf01      	itttt	eq
   28b3e:	6a02      	ldreq	r2, [r0, #32]
   28b40:	8813      	ldrheq	r3, [r2, #0]
   28b42:	f043 0301 	orreq.w	r3, r3, #1
   28b46:	8013      	strheq	r3, [r2, #0]
}
   28b48:	e7ee      	b.n	28b28 <virtqueue_disable_cb+0x3a>

00028b4a <virtqueue_kick>:
{
   28b4a:	b510      	push	{r4, lr}
	atomic_thread_fence(memory_order_seq_cst);
   28b4c:	f3bf 8f5b 	dmb	ish
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28b50:	6803      	ldr	r3, [r0, #0]
{
   28b52:	4604      	mov	r4, r0
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28b54:	691a      	ldr	r2, [r3, #16]
   28b56:	699b      	ldr	r3, [r3, #24]
   28b58:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
   28b5c:	d01a      	beq.n	28b94 <virtqueue_kick+0x4a>
#ifndef VIRTIO_DEVICE_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28b5e:	b97b      	cbnz	r3, 28b80 <virtqueue_kick+0x36>
			/* CACHE: no need to invalidate avail */
			new_idx = vq->vq_ring.avail->idx;
   28b60:	69c3      	ldr	r3, [r0, #28]
			prev_idx = new_idx - vq->vq_queued_cnt;
			VRING_INVALIDATE(vring_avail_event(&vq->vq_ring));
			event_idx = vring_avail_event(&vq->vq_ring);
   28b62:	6a02      	ldr	r2, [r0, #32]
			new_idx = vq->vq_ring.avail->idx;
   28b64:	885b      	ldrh	r3, [r3, #2]
			event_idx = vring_avail_event(&vq->vq_ring);
   28b66:	6941      	ldr	r1, [r0, #20]
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
	return (uint16_t)(new_idx - event_idx - 1) <
   28b68:	3b01      	subs	r3, #1
   28b6a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
			prev_idx = new_idx - vq->vq_queued_cnt;
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
   28b6e:	8892      	ldrh	r2, [r2, #4]
   28b70:	1a9b      	subs	r3, r3, r2
	if (vq_ring_must_notify(vq))
   28b72:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
   28b74:	b29b      	uxth	r3, r3
   28b76:	429a      	cmp	r2, r3
   28b78:	d814      	bhi.n	28ba4 <virtqueue_kick+0x5a>
	vq->vq_queued_cnt = 0;
   28b7a:	2300      	movs	r3, #0
   28b7c:	84e3      	strh	r3, [r4, #38]	; 0x26
}
   28b7e:	bd10      	pop	{r4, pc}
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28b80:	2b01      	cmp	r3, #1
   28b82:	d1fa      	bne.n	28b7a <virtqueue_kick+0x30>
			new_idx = vq->vq_ring.used->idx;
   28b84:	6a03      	ldr	r3, [r0, #32]
			event_idx = vring_used_event(&vq->vq_ring);
   28b86:	69c2      	ldr	r2, [r0, #28]
			new_idx = vq->vq_ring.used->idx;
   28b88:	885b      	ldrh	r3, [r3, #2]
			event_idx = vring_used_event(&vq->vq_ring);
   28b8a:	6941      	ldr	r1, [r0, #20]
   28b8c:	3b01      	subs	r3, #1
   28b8e:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   28b92:	e7ec      	b.n	28b6e <virtqueue_kick+0x24>
						prev_idx) != 0;
		}
#endif /*VIRTIO_DRIVER_ONLY*/
	} else {
#ifndef VIRTIO_DEVICE_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28b94:	b963      	cbnz	r3, 28bb0 <virtqueue_kick+0x66>
			VRING_INVALIDATE(vq->vq_ring.used->flags);
			return (vq->vq_ring.used->flags &
   28b96:	6a03      	ldr	r3, [r0, #32]
		}
#endif /*VIRTIO_DEVICE_ONLY*/
#ifndef VIRTIO_DRIVER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
   28b98:	881b      	ldrh	r3, [r3, #0]
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
   28b9a:	43db      	mvns	r3, r3
   28b9c:	f003 0301 	and.w	r3, r3, #1
	if (vq_ring_must_notify(vq))
   28ba0:	2b00      	cmp	r3, #0
   28ba2:	d0ea      	beq.n	28b7a <virtqueue_kick+0x30>
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
	if (vq->notify)
   28ba4:	6923      	ldr	r3, [r4, #16]
   28ba6:	2b00      	cmp	r3, #0
   28ba8:	d0e7      	beq.n	28b7a <virtqueue_kick+0x30>
		vq->notify(vq);
   28baa:	4620      	mov	r0, r4
   28bac:	4798      	blx	r3
   28bae:	e7e4      	b.n	28b7a <virtqueue_kick+0x30>
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28bb0:	2b01      	cmp	r3, #1
   28bb2:	d1e2      	bne.n	28b7a <virtqueue_kick+0x30>
			return (vq->vq_ring.avail->flags &
   28bb4:	69c3      	ldr	r3, [r0, #28]
   28bb6:	e7ef      	b.n	28b98 <virtqueue_kick+0x4e>

00028bb8 <virtqueue_get_desc_size>:
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28bb8:	69c3      	ldr	r3, [r0, #28]
   28bba:	8e02      	ldrh	r2, [r0, #48]	; 0x30
   28bbc:	8859      	ldrh	r1, [r3, #2]
   28bbe:	4291      	cmp	r1, r2
   28bc0:	d00a      	beq.n	28bd8 <virtqueue_get_desc_size+0x20>
	head_idx = vq->vq_available_idx & (vq->vq_nentries - 1);
   28bc2:	8941      	ldrh	r1, [r0, #10]
   28bc4:	3901      	subs	r1, #1
	avail_idx = vq->vq_ring.avail->ring[head_idx];
   28bc6:	400a      	ands	r2, r1
   28bc8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	len = vq->vq_ring.desc[avail_idx].len;
   28bcc:	889a      	ldrh	r2, [r3, #4]
   28bce:	6983      	ldr	r3, [r0, #24]
   28bd0:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   28bd4:	6898      	ldr	r0, [r3, #8]
	return len;
   28bd6:	4770      	bx	lr
		return 0;
   28bd8:	2000      	movs	r0, #0
}
   28bda:	4770      	bx	lr

00028bdc <virtqueue_notification>:
	atomic_thread_fence(memory_order_seq_cst);
   28bdc:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
   28be0:	68c3      	ldr	r3, [r0, #12]
   28be2:	b103      	cbz	r3, 28be6 <virtqueue_notification+0xa>
		vq->callback(vq);
   28be4:	4718      	bx	r3
}
   28be6:	4770      	bx	lr

00028be8 <__metal_mutex_acquire>:
	return z_impl_k_sem_take(sem, timeout);
   28be8:	f04f 32ff 	mov.w	r2, #4294967295
   28bec:	f04f 33ff 	mov.w	r3, #4294967295
   28bf0:	f7f6 bfea 	b.w	1fbc8 <z_impl_k_sem_take>

00028bf4 <rpmsg_unregister_endpoint>:
{
   28bf4:	b570      	push	{r4, r5, r6, lr}
   28bf6:	4604      	mov	r4, r0
	struct rpmsg_device *rdev = ept->rdev;
   28bf8:	6a05      	ldr	r5, [r0, #32]
	metal_mutex_acquire(&rdev->lock);
   28bfa:	f105 0658 	add.w	r6, r5, #88	; 0x58
   28bfe:	4630      	mov	r0, r6
   28c00:	f7ff fff2 	bl	28be8 <__metal_mutex_acquire>
	if (ept->addr != RPMSG_ADDR_ANY)
   28c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
   28c06:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   28c0a:	2b7f      	cmp	r3, #127	; 0x7f
   28c0c:	d80b      	bhi.n	28c26 <rpmsg_unregister_endpoint+0x32>
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   28c0e:	2201      	movs	r2, #1
	bitmap[bit / METAL_BITS_PER_ULONG] &=
   28c10:	0959      	lsrs	r1, r3, #5
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
   28c12:	3548      	adds	r5, #72	; 0x48
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   28c14:	f003 031f 	and.w	r3, r3, #31
   28c18:	409a      	lsls	r2, r3
	bitmap[bit / METAL_BITS_PER_ULONG] &=
   28c1a:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
   28c1e:	ea23 0302 	bic.w	r3, r3, r2
   28c22:	f845 3021 	str.w	r3, [r5, r1, lsl #2]
	node->next->prev = node->prev;
   28c26:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	; 0x34
   28c2a:	604a      	str	r2, [r1, #4]
	node->prev->next = node->next;
   28c2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
	metal_list_del(&ept->node);
   28c2e:	f104 0334 	add.w	r3, r4, #52	; 0x34
   28c32:	6011      	str	r1, [r2, #0]
	node->next = node;
   28c34:	e9c4 330d 	strd	r3, r3, [r4, #52]	; 0x34
	ept->rdev = NULL;
   28c38:	2300      	movs	r3, #0
   28c3a:	6223      	str	r3, [r4, #32]
	z_impl_k_sem_give(sem);
   28c3c:	4630      	mov	r0, r6
}
   28c3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   28c42:	f7f6 bf7d 	b.w	1fb40 <z_impl_k_sem_give>

00028c46 <rpmsg_send_ns_message>:
{
   28c46:	b530      	push	{r4, r5, lr}
   28c48:	b08d      	sub	sp, #52	; 0x34
	ns_msg.addr = ept->addr;
   28c4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
{
   28c4c:	4604      	mov	r4, r0
	ns_msg.flags = flags;
   28c4e:	910b      	str	r1, [sp, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
   28c50:	2220      	movs	r2, #32
   28c52:	4601      	mov	r1, r0
   28c54:	a802      	add	r0, sp, #8
	ns_msg.addr = ept->addr;
   28c56:	950a      	str	r5, [sp, #40]	; 0x28
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
   28c58:	f000 fdb9 	bl	297ce <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
   28c5c:	2328      	movs	r3, #40	; 0x28
   28c5e:	2201      	movs	r2, #1
   28c60:	4629      	mov	r1, r5
   28c62:	e9cd 3200 	strd	r3, r2, [sp]
   28c66:	4620      	mov	r0, r4
   28c68:	2235      	movs	r2, #53	; 0x35
   28c6a:	ab02      	add	r3, sp, #8
   28c6c:	f7f5 fc3e 	bl	1e4ec <rpmsg_send_offchannel_raw>
}
   28c70:	ea00 70e0 	and.w	r0, r0, r0, asr #31
   28c74:	b00d      	add	sp, #52	; 0x34
   28c76:	bd30      	pop	{r4, r5, pc}

00028c78 <rpmsg_hold_rx_buffer>:
	if (!ept || !ept->rdev || !rxbuf)
   28c78:	b128      	cbz	r0, 28c86 <rpmsg_hold_rx_buffer+0xe>
   28c7a:	6a00      	ldr	r0, [r0, #32]
   28c7c:	b118      	cbz	r0, 28c86 <rpmsg_hold_rx_buffer+0xe>
   28c7e:	b111      	cbz	r1, 28c86 <rpmsg_hold_rx_buffer+0xe>
	if (rdev->ops.hold_rx_buffer)
   28c80:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
   28c82:	b103      	cbz	r3, 28c86 <rpmsg_hold_rx_buffer+0xe>
		rdev->ops.hold_rx_buffer(rdev, rxbuf);
   28c84:	4718      	bx	r3
}
   28c86:	4770      	bx	lr

00028c88 <rpmsg_release_rx_buffer>:
	if (!ept || !ept->rdev || !rxbuf)
   28c88:	b130      	cbz	r0, 28c98 <rpmsg_release_rx_buffer+0x10>
   28c8a:	6a00      	ldr	r0, [r0, #32]
   28c8c:	b120      	cbz	r0, 28c98 <rpmsg_release_rx_buffer+0x10>
   28c8e:	b119      	cbz	r1, 28c98 <rpmsg_release_rx_buffer+0x10>
	if (rdev->ops.release_rx_buffer)
   28c90:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
   28c94:	b103      	cbz	r3, 28c98 <rpmsg_release_rx_buffer+0x10>
		rdev->ops.release_rx_buffer(rdev, rxbuf);
   28c96:	4718      	bx	r3
}
   28c98:	4770      	bx	lr

00028c9a <rpmsg_get_tx_payload_buffer>:
	if (!ept || !ept->rdev || !len)
   28c9a:	b130      	cbz	r0, 28caa <rpmsg_get_tx_payload_buffer+0x10>
   28c9c:	6a00      	ldr	r0, [r0, #32]
   28c9e:	b120      	cbz	r0, 28caa <rpmsg_get_tx_payload_buffer+0x10>
   28ca0:	b119      	cbz	r1, 28caa <rpmsg_get_tx_payload_buffer+0x10>
	if (rdev->ops.get_tx_payload_buffer)
   28ca2:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
   28ca6:	b103      	cbz	r3, 28caa <rpmsg_get_tx_payload_buffer+0x10>
		return rdev->ops.get_tx_payload_buffer(rdev, len, wait);
   28ca8:	4718      	bx	r3
}
   28caa:	2000      	movs	r0, #0
   28cac:	4770      	bx	lr

00028cae <rpmsg_get_endpoint>:
{
   28cae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   28cb2:	4606      	mov	r6, r0
   28cb4:	4688      	mov	r8, r1
   28cb6:	4617      	mov	r7, r2
   28cb8:	4699      	mov	r9, r3
	metal_list_for_each(&rdev->endpoints, node) {
   28cba:	6804      	ldr	r4, [r0, #0]
   28cbc:	42a6      	cmp	r6, r4
   28cbe:	d101      	bne.n	28cc4 <rpmsg_get_endpoint+0x16>
	return NULL;
   28cc0:	2500      	movs	r5, #0
   28cc2:	e023      	b.n	28d0c <rpmsg_get_endpoint+0x5e>
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28cc4:	1c7a      	adds	r2, r7, #1
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28cc6:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28cca:	d002      	beq.n	28cd2 <rpmsg_get_endpoint+0x24>
   28ccc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   28cce:	42bb      	cmp	r3, r7
   28cd0:	d01c      	beq.n	28d0c <rpmsg_get_endpoint+0x5e>
		if (name)
   28cd2:	f1b8 0f00 	cmp.w	r8, #0
   28cd6:	d101      	bne.n	28cdc <rpmsg_get_endpoint+0x2e>
	metal_list_for_each(&rdev->endpoints, node) {
   28cd8:	6824      	ldr	r4, [r4, #0]
   28cda:	e7ef      	b.n	28cbc <rpmsg_get_endpoint+0xe>
			name_match = !strncmp(ept->name, name,
   28cdc:	2220      	movs	r2, #32
   28cde:	4641      	mov	r1, r8
   28ce0:	4628      	mov	r0, r5
   28ce2:	f000 fd62 	bl	297aa <strncmp>
		if (!name || !name_match)
   28ce6:	2800      	cmp	r0, #0
   28ce8:	d1f6      	bne.n	28cd8 <rpmsg_get_endpoint+0x2a>
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
   28cea:	f1b9 3fff 	cmp.w	r9, #4294967295
   28cee:	d002      	beq.n	28cf6 <rpmsg_get_endpoint+0x48>
   28cf0:	6aab      	ldr	r3, [r5, #40]	; 0x28
   28cf2:	454b      	cmp	r3, r9
   28cf4:	d00a      	beq.n	28d0c <rpmsg_get_endpoint+0x5e>
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
   28cf6:	1c7b      	adds	r3, r7, #1
   28cf8:	d00b      	beq.n	28d12 <rpmsg_get_endpoint+0x64>
	metal_list_for_each(&rdev->endpoints, node) {
   28cfa:	6824      	ldr	r4, [r4, #0]
   28cfc:	42b4      	cmp	r4, r6
   28cfe:	d0df      	beq.n	28cc0 <rpmsg_get_endpoint+0x12>
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28d00:	f854 3c10 	ldr.w	r3, [r4, #-16]
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28d04:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28d08:	429f      	cmp	r7, r3
   28d0a:	d1e7      	bne.n	28cdc <rpmsg_get_endpoint+0x2e>
}
   28d0c:	4628      	mov	r0, r5
   28d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
   28d12:	6aab      	ldr	r3, [r5, #40]	; 0x28
   28d14:	3301      	adds	r3, #1
   28d16:	d0f9      	beq.n	28d0c <rpmsg_get_endpoint+0x5e>
	metal_list_for_each(&rdev->endpoints, node) {
   28d18:	6824      	ldr	r4, [r4, #0]
   28d1a:	42b4      	cmp	r4, r6
   28d1c:	d0d0      	beq.n	28cc0 <rpmsg_get_endpoint+0x12>
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28d1e:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28d22:	e7d6      	b.n	28cd2 <rpmsg_get_endpoint+0x24>

00028d24 <rpmsg_destroy_ept>:
 *
 * @param ept - pointer to endpoint to destroy
 *
 */
void rpmsg_destroy_ept(struct rpmsg_endpoint *ept)
{
   28d24:	b510      	push	{r4, lr}
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev)
   28d26:	4604      	mov	r4, r0
   28d28:	b190      	cbz	r0, 28d50 <rpmsg_destroy_ept+0x2c>
   28d2a:	6a03      	ldr	r3, [r0, #32]
   28d2c:	b183      	cbz	r3, 28d50 <rpmsg_destroy_ept+0x2c>
		return;

	rdev = ept->rdev;

	if (ept->name[0] && rdev->support_ns &&
   28d2e:	7802      	ldrb	r2, [r0, #0]
   28d30:	b14a      	cbz	r2, 28d46 <rpmsg_destroy_ept+0x22>
   28d32:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
   28d36:	b133      	cbz	r3, 28d46 <rpmsg_destroy_ept+0x22>
   28d38:	6a43      	ldr	r3, [r0, #36]	; 0x24
   28d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   28d3e:	d302      	bcc.n	28d46 <rpmsg_destroy_ept+0x22>
	    ept->addr >= RPMSG_RESERVED_ADDRESSES)
		(void)rpmsg_send_ns_message(ept, RPMSG_NS_DESTROY);
   28d40:	2101      	movs	r1, #1
   28d42:	f7ff ff80 	bl	28c46 <rpmsg_send_ns_message>
	rpmsg_unregister_endpoint(ept);
   28d46:	4620      	mov	r0, r4
}
   28d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	rpmsg_unregister_endpoint(ept);
   28d4c:	f7ff bf52 	b.w	28bf4 <rpmsg_unregister_endpoint>
}
   28d50:	bd10      	pop	{r4, pc}

00028d52 <rpmsg_virtio_hold_rx_buffer>:
	rp_hdr->reserved |= RPMSG_BUF_HELD;
   28d52:	f851 3c08 	ldr.w	r3, [r1, #-8]
   28d56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   28d5a:	f841 3c08 	str.w	r3, [r1, #-8]
}
   28d5e:	4770      	bx	lr

00028d60 <rpmsg_virtio_tx_callback>:
}
   28d60:	4770      	bx	lr

00028d62 <k_sem_give>:
   28d62:	f7f6 beed 	b.w	1fb40 <z_impl_k_sem_give>

00028d66 <__metal_mutex_acquire>:
	return z_impl_k_sem_take(sem, timeout);
   28d66:	f04f 32ff 	mov.w	r2, #4294967295
   28d6a:	f04f 33ff 	mov.w	r3, #4294967295
   28d6e:	f7f6 bf2b 	b.w	1fbc8 <z_impl_k_sem_take>

00028d72 <rpmsg_virtio_release_tx_buffer>:
{
   28d72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   28d74:	460c      	mov	r4, r1
   28d76:	4605      	mov	r5, r0
	idx = rp_hdr->reserved;
   28d78:	f851 6c08 	ldr.w	r6, [r1, #-8]
	metal_mutex_acquire(&rdev->lock);
   28d7c:	f100 0758 	add.w	r7, r0, #88	; 0x58
   28d80:	4638      	mov	r0, r7
	idx = rp_hdr->reserved;
   28d82:	b2b6      	uxth	r6, r6
   28d84:	f7ff ffef 	bl	28d66 <__metal_mutex_acquire>
	r_desc->idx = idx;
   28d88:	f824 6c08 	strh.w	r6, [r4, #-8]
	new_node->prev = node->prev;
   28d8c:	f8d5 20b8 	ldr.w	r2, [r5, #184]	; 0xb8
	metal_list_add_tail(&rvdev->reclaimer, &r_desc->node);
   28d90:	f1a4 0310 	sub.w	r3, r4, #16
   28d94:	f844 2c0c 	str.w	r2, [r4, #-12]
   28d98:	f105 02b4 	add.w	r2, r5, #180	; 0xb4
	new_node->next = node;
   28d9c:	f844 2c10 	str.w	r2, [r4, #-16]
	new_node->next->prev = new_node;
   28da0:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
	new_node->prev->next = new_node;
   28da4:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   28da8:	4638      	mov	r0, r7
   28daa:	6013      	str	r3, [r2, #0]
   28dac:	f7ff ffd9 	bl	28d62 <k_sem_give>
}
   28db0:	2000      	movs	r0, #0
   28db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00028db4 <rpmsg_virtio_ns_callback>:
{
   28db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct rpmsg_device *rdev = ept->rdev;
   28db8:	6a05      	ldr	r5, [r0, #32]
	if (len != sizeof(*ns_msg))
   28dba:	2a28      	cmp	r2, #40	; 0x28
{
   28dbc:	460f      	mov	r7, r1
	struct metal_io_region *io = rvdev->shbuf_io;
   28dbe:	f8d5 00ac 	ldr.w	r0, [r5, #172]	; 0xac
{
   28dc2:	b088      	sub	sp, #32
	if (len != sizeof(*ns_msg))
   28dc4:	d126      	bne.n	28e14 <rpmsg_virtio_ns_callback+0x60>
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   28dc6:	6801      	ldr	r1, [r0, #0]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   28dc8:	6884      	ldr	r4, [r0, #8]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   28dca:	1a79      	subs	r1, r7, r1
	metal_io_block_read(io,
   28dcc:	42a1      	cmp	r1, r4
   28dce:	bf28      	it	cs
   28dd0:	f04f 31ff 	movcs.w	r1, #4294967295
   28dd4:	2320      	movs	r3, #32
   28dd6:	466a      	mov	r2, sp
   28dd8:	f7ff fcb1 	bl	2873e <metal_io_block_read>
	metal_mutex_acquire(&rdev->lock);
   28ddc:	f105 0658 	add.w	r6, r5, #88	; 0x58
	dest = ns_msg->addr;
   28de0:	f8d7 8020 	ldr.w	r8, [r7, #32]
   28de4:	4630      	mov	r0, r6
   28de6:	f7ff ffbe 	bl	28d66 <__metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
   28dea:	4643      	mov	r3, r8
   28dec:	f04f 32ff 	mov.w	r2, #4294967295
   28df0:	4669      	mov	r1, sp
   28df2:	4628      	mov	r0, r5
   28df4:	f7ff ff5b 	bl	28cae <rpmsg_get_endpoint>
	if (ns_msg->flags & RPMSG_NS_DESTROY) {
   28df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
   28dfa:	4604      	mov	r4, r0
	if (ns_msg->flags & RPMSG_NS_DESTROY) {
   28dfc:	07db      	lsls	r3, r3, #31
   28dfe:	d519      	bpl.n	28e34 <rpmsg_virtio_ns_callback+0x80>
		if (_ept)
   28e00:	b960      	cbnz	r0, 28e1c <rpmsg_virtio_ns_callback+0x68>
   28e02:	4630      	mov	r0, r6
   28e04:	f7ff ffad 	bl	28d62 <k_sem_give>
		if (rdev->ns_unbind_cb)
   28e08:	6f6b      	ldr	r3, [r5, #116]	; 0x74
			if (rdev->ns_bind_cb)
   28e0a:	b11b      	cbz	r3, 28e14 <rpmsg_virtio_ns_callback+0x60>
				rdev->ns_bind_cb(rdev, name, dest);
   28e0c:	4642      	mov	r2, r8
   28e0e:	4669      	mov	r1, sp
   28e10:	4628      	mov	r0, r5
   28e12:	4798      	blx	r3
}
   28e14:	2000      	movs	r0, #0
   28e16:	b008      	add	sp, #32
   28e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			_ept->dest_addr = RPMSG_ADDR_ANY;
   28e1c:	f04f 33ff 	mov.w	r3, #4294967295
   28e20:	6283      	str	r3, [r0, #40]	; 0x28
   28e22:	4630      	mov	r0, r6
   28e24:	f7ff ff9d 	bl	28d62 <k_sem_give>
		if (_ept && _ept->ns_unbind_cb)
   28e28:	6b23      	ldr	r3, [r4, #48]	; 0x30
   28e2a:	2b00      	cmp	r3, #0
   28e2c:	d0ec      	beq.n	28e08 <rpmsg_virtio_ns_callback+0x54>
			_ept->ns_unbind_cb(_ept);
   28e2e:	4620      	mov	r0, r4
   28e30:	4798      	blx	r3
   28e32:	e7e9      	b.n	28e08 <rpmsg_virtio_ns_callback+0x54>
		if (!_ept) {
   28e34:	b920      	cbnz	r0, 28e40 <rpmsg_virtio_ns_callback+0x8c>
   28e36:	4630      	mov	r0, r6
   28e38:	f7ff ff93 	bl	28d62 <k_sem_give>
			if (rdev->ns_bind_cb)
   28e3c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
   28e3e:	e7e4      	b.n	28e0a <rpmsg_virtio_ns_callback+0x56>
			_ept->dest_addr = dest;
   28e40:	f8c0 8028 	str.w	r8, [r0, #40]	; 0x28
   28e44:	4630      	mov	r0, r6
   28e46:	f7ff ff8c 	bl	28d62 <k_sem_give>
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
	__metal_mutex_release(mutex);
}
   28e4a:	e7e3      	b.n	28e14 <rpmsg_virtio_ns_callback+0x60>

00028e4c <rpmsg_virtio_get_rx_buffer>:
{
   28e4c:	b430      	push	{r4, r5}
	return rvdev->vdev->role;
   28e4e:	f8d0 50a0 	ldr.w	r5, [r0, #160]	; 0xa0
   28e52:	4613      	mov	r3, r2
   28e54:	69ad      	ldr	r5, [r5, #24]
	if (role == RPMSG_HOST) {
   28e56:	b925      	cbnz	r5, 28e62 <rpmsg_virtio_get_rx_buffer+0x16>
}
   28e58:	bc30      	pop	{r4, r5}
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
   28e5a:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   28e5e:	f7ff bde3 	b.w	28a28 <virtqueue_get_buffer>
	if (role == RPMSG_REMOTE) {
   28e62:	2d01      	cmp	r5, #1
   28e64:	d106      	bne.n	28e74 <rpmsg_virtio_get_rx_buffer+0x28>
}
   28e66:	bc30      	pop	{r4, r5}
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
   28e68:	460a      	mov	r2, r1
   28e6a:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   28e6e:	4619      	mov	r1, r3
   28e70:	f7ff be19 	b.w	28aa6 <virtqueue_get_available_buffer>
}
   28e74:	2000      	movs	r0, #0
   28e76:	bc30      	pop	{r4, r5}
   28e78:	4770      	bx	lr

00028e7a <rpmsg_virtio_return_buffer>:
{
   28e7a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   28e7c:	460c      	mov	r4, r1
   28e7e:	4619      	mov	r1, r3
   28e80:	f8d0 30a0 	ldr.w	r3, [r0, #160]	; 0xa0
   28e84:	699d      	ldr	r5, [r3, #24]
	if (role == RPMSG_HOST) {
   28e86:	b95d      	cbnz	r5, 28ea0 <rpmsg_virtio_return_buffer+0x26>
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
   28e88:	9400      	str	r4, [sp, #0]
		vqbuf.len = len;
   28e8a:	e9cd 4202 	strd	r4, r2, [sp, #8]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
   28e8e:	2301      	movs	r3, #1
   28e90:	462a      	mov	r2, r5
   28e92:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   28e96:	a902      	add	r1, sp, #8
   28e98:	f7ff fd6a 	bl	28970 <virtqueue_add_buffer>
}
   28e9c:	b004      	add	sp, #16
   28e9e:	bd70      	pop	{r4, r5, r6, pc}
	if (role == RPMSG_REMOTE) {
   28ea0:	2d01      	cmp	r5, #1
   28ea2:	d1fb      	bne.n	28e9c <rpmsg_virtio_return_buffer+0x22>
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
   28ea4:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
}
   28ea8:	b004      	add	sp, #16
   28eaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
   28eae:	f7f5 bb01 	b.w	1e4b4 <virtqueue_add_consumed_buffer>

00028eb2 <rpmsg_virtio_release_rx_buffer>:
{
   28eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   28eb4:	4604      	mov	r4, r0
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
   28eb6:	f851 6c08 	ldr.w	r6, [r1, #-8]
	metal_mutex_acquire(&rdev->lock);
   28eba:	f100 0758 	add.w	r7, r0, #88	; 0x58
	__metal_mutex_acquire(mutex);
   28ebe:	4638      	mov	r0, r7
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
   28ec0:	b2b6      	uxth	r6, r6
{
   28ec2:	460d      	mov	r5, r1
   28ec4:	f7ff ff4f 	bl	28d66 <__metal_mutex_acquire>
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
   28ec8:	4631      	mov	r1, r6
   28eca:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   28ece:	f7ff fde5 	bl	28a9c <virtqueue_get_buffer_length>
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   28ed2:	4633      	mov	r3, r6
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
   28ed4:	4602      	mov	r2, r0
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   28ed6:	f1a5 0110 	sub.w	r1, r5, #16
   28eda:	4620      	mov	r0, r4
   28edc:	f7ff ffcd 	bl	28e7a <rpmsg_virtio_return_buffer>
	virtqueue_kick(rvdev->rvq);
   28ee0:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   28ee4:	f7ff fe31 	bl	28b4a <virtqueue_kick>
   28ee8:	4638      	mov	r0, r7
}
   28eea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   28eee:	f7ff bf38 	b.w	28d62 <k_sem_give>

00028ef2 <rpmsg_virtio_shm_pool_get_buffer>:
{
   28ef2:	b510      	push	{r4, lr}
	if (!shpool || size == 0 || shpool->avail < size)
   28ef4:	b148      	cbz	r0, 28f0a <rpmsg_virtio_shm_pool_get_buffer+0x18>
   28ef6:	b149      	cbz	r1, 28f0c <rpmsg_virtio_shm_pool_get_buffer+0x1a>
   28ef8:	6843      	ldr	r3, [r0, #4]
   28efa:	428b      	cmp	r3, r1
   28efc:	d306      	bcc.n	28f0c <rpmsg_virtio_shm_pool_get_buffer+0x1a>
	buffer = (char *)shpool->base + shpool->size - shpool->avail;
   28efe:	6882      	ldr	r2, [r0, #8]
   28f00:	6804      	ldr	r4, [r0, #0]
   28f02:	1ad2      	subs	r2, r2, r3
	shpool->avail -= size;
   28f04:	1a5b      	subs	r3, r3, r1
   28f06:	6043      	str	r3, [r0, #4]
	return buffer;
   28f08:	18a0      	adds	r0, r4, r2
}
   28f0a:	bd10      	pop	{r4, pc}
		return NULL;
   28f0c:	2000      	movs	r0, #0
   28f0e:	e7fc      	b.n	28f0a <rpmsg_virtio_shm_pool_get_buffer+0x18>

00028f10 <rpmsg_virtio_get_tx_payload_buffer>:
{
   28f10:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   28f14:	4605      	mov	r5, r0
   28f16:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
   28f1a:	460e      	mov	r6, r1
	return rvdev->vdev->func->get_status(rvdev->vdev);
   28f1c:	6a03      	ldr	r3, [r0, #32]
   28f1e:	4617      	mov	r7, r2
   28f20:	681b      	ldr	r3, [r3, #0]
   28f22:	4798      	blx	r3
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
   28f24:	0743      	lsls	r3, r0, #29
   28f26:	d403      	bmi.n	28f30 <rpmsg_virtio_get_tx_payload_buffer+0x20>
		return NULL;
   28f28:	2000      	movs	r0, #0
}
   28f2a:	b002      	add	sp, #8
   28f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
   28f30:	f643 2398 	movw	r3, #15000	; 0x3a98
   28f34:	2f00      	cmp	r7, #0
   28f36:	bf18      	it	ne
   28f38:	461f      	movne	r7, r3
		metal_mutex_acquire(&rdev->lock);
   28f3a:	f105 0858 	add.w	r8, r5, #88	; 0x58
	node = metal_list_first(&rvdev->reclaimer);
   28f3e:	f105 0ab4 	add.w	sl, r5, #180	; 0xb4
   28f42:	4640      	mov	r0, r8
   28f44:	f7ff ff0f 	bl	28d66 <__metal_mutex_acquire>
	return list->next == list;
   28f48:	f8d5 40b4 	ldr.w	r4, [r5, #180]	; 0xb4
	return rvdev->vdev->role;
   28f4c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
}

static inline struct metal_list *metal_list_first(struct metal_list *list)
{
	return metal_list_is_empty(list) ? NULL : list->next;
   28f50:	4554      	cmp	r4, sl
   28f52:	f8d3 9018 	ldr.w	r9, [r3, #24]
   28f56:	d025      	beq.n	28fa4 <rpmsg_virtio_get_tx_payload_buffer+0x94>
	if (node) {
   28f58:	b324      	cbz	r4, 28fa4 <rpmsg_virtio_get_tx_payload_buffer+0x94>
	node->next->prev = node->prev;
   28f5a:	e9d4 2300 	ldrd	r2, r3, [r4]
   28f5e:	6053      	str	r3, [r2, #4]
	node->prev->next = node->next;
   28f60:	6822      	ldr	r2, [r4, #0]
   28f62:	601a      	str	r2, [r3, #0]
	node->next = node;
   28f64:	e9c4 4400 	strd	r4, r4, [r4]
		if (role == RPMSG_HOST)
   28f68:	f1b9 0f00 	cmp.w	r9, #0
   28f6c:	d10e      	bne.n	28f8c <rpmsg_virtio_get_tx_payload_buffer+0x7c>
			*len = rvdev->config.h2r_buf_size;
   28f6e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
   28f72:	6033      	str	r3, [r6, #0]
   28f74:	4640      	mov	r0, r8
   28f76:	f7ff fef4 	bl	28d62 <k_sem_give>
	rp_hdr->reserved = idx;
   28f7a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	return RPMSG_LOCATE_DATA(rp_hdr);
   28f7e:	f104 0010 	add.w	r0, r4, #16
	rp_hdr->reserved = idx;
   28f82:	60a3      	str	r3, [r4, #8]
	*len -= sizeof(struct rpmsg_hdr);
   28f84:	6833      	ldr	r3, [r6, #0]
   28f86:	3b10      	subs	r3, #16
   28f88:	6033      	str	r3, [r6, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
   28f8a:	e7ce      	b.n	28f2a <rpmsg_virtio_get_tx_payload_buffer+0x1a>
		if (role == RPMSG_REMOTE) {
   28f8c:	f1b9 0f01 	cmp.w	r9, #1
   28f90:	d1f0      	bne.n	28f74 <rpmsg_virtio_get_tx_payload_buffer+0x64>
			*idx = r_desc->idx;
   28f92:	8921      	ldrh	r1, [r4, #8]
			*len = virtqueue_get_buffer_length(rvdev->svq, *idx);
   28f94:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
			*idx = r_desc->idx;
   28f98:	f8ad 1006 	strh.w	r1, [sp, #6]
			*len = virtqueue_get_buffer_length(rvdev->svq, *idx);
   28f9c:	f7ff fd7e 	bl	28a9c <virtqueue_get_buffer_length>
   28fa0:	6030      	str	r0, [r6, #0]
   28fa2:	e7e7      	b.n	28f74 <rpmsg_virtio_get_tx_payload_buffer+0x64>
	} else if (role == RPMSG_HOST) {
   28fa4:	f1b9 0f00 	cmp.w	r9, #0
   28fa8:	d12a      	bne.n	29000 <rpmsg_virtio_get_tx_payload_buffer+0xf0>
		data = virtqueue_get_buffer(rvdev->svq, len, idx);
   28faa:	4631      	mov	r1, r6
   28fac:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
   28fb0:	f10d 0206 	add.w	r2, sp, #6
   28fb4:	f7ff fd38 	bl	28a28 <virtqueue_get_buffer>
		if (!data && rvdev->svq->vq_free_cnt) {
   28fb8:	4604      	mov	r4, r0
   28fba:	2800      	cmp	r0, #0
   28fbc:	d1da      	bne.n	28f74 <rpmsg_virtio_get_tx_payload_buffer+0x64>
   28fbe:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
   28fc2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
   28fc4:	b953      	cbnz	r3, 28fdc <rpmsg_virtio_get_tx_payload_buffer+0xcc>
   28fc6:	4640      	mov	r0, r8
   28fc8:	f7ff fecb 	bl	28d62 <k_sem_give>
		if (rp_hdr || !tick_count)
   28fcc:	2f00      	cmp	r7, #0
   28fce:	d0ab      	beq.n	28f28 <rpmsg_virtio_get_tx_payload_buffer+0x18>
	return z_impl_k_sleep(timeout);
   28fd0:	2021      	movs	r0, #33	; 0x21
   28fd2:	2100      	movs	r1, #0
   28fd4:	f7f8 fca8 	bl	21928 <z_impl_k_sleep>
		tick_count--;
   28fd8:	3f01      	subs	r7, #1
		metal_mutex_acquire(&rdev->lock);
   28fda:	e7b2      	b.n	28f42 <rpmsg_virtio_get_tx_payload_buffer+0x32>
			data = rpmsg_virtio_shm_pool_get_buffer(rvdev->shpool,
   28fdc:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
   28fe0:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
   28fe4:	f7ff ff85 	bl	28ef2 <rpmsg_virtio_shm_pool_get_buffer>
   28fe8:	4604      	mov	r4, r0
			*len = rvdev->config.h2r_buf_size;
   28fea:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
			*idx = 0;
   28fee:	f8ad 9006 	strh.w	r9, [sp, #6]
			*len = rvdev->config.h2r_buf_size;
   28ff2:	6033      	str	r3, [r6, #0]
   28ff4:	4640      	mov	r0, r8
   28ff6:	f7ff feb4 	bl	28d62 <k_sem_give>
		if (rp_hdr || !tick_count)
   28ffa:	2c00      	cmp	r4, #0
   28ffc:	d0e6      	beq.n	28fcc <rpmsg_virtio_get_tx_payload_buffer+0xbc>
   28ffe:	e7bc      	b.n	28f7a <rpmsg_virtio_get_tx_payload_buffer+0x6a>
	} else if (role == RPMSG_REMOTE) {
   29000:	f1b9 0f01 	cmp.w	r9, #1
   29004:	d1df      	bne.n	28fc6 <rpmsg_virtio_get_tx_payload_buffer+0xb6>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
   29006:	4632      	mov	r2, r6
   29008:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
   2900c:	f10d 0106 	add.w	r1, sp, #6
   29010:	f7ff fd49 	bl	28aa6 <virtqueue_get_available_buffer>
   29014:	4604      	mov	r4, r0
   29016:	e7ed      	b.n	28ff4 <rpmsg_virtio_get_tx_payload_buffer+0xe4>

00029018 <rpmsg_virtio_init_shm_pool>:
	if (!shpool || !shb || size == 0)
   29018:	b120      	cbz	r0, 29024 <rpmsg_virtio_init_shm_pool+0xc>
   2901a:	b119      	cbz	r1, 29024 <rpmsg_virtio_init_shm_pool+0xc>
   2901c:	b112      	cbz	r2, 29024 <rpmsg_virtio_init_shm_pool+0xc>
	shpool->avail = size;
   2901e:	e9c0 2201 	strd	r2, r2, [r0, #4]
	shpool->base = shb;
   29022:	6001      	str	r1, [r0, #0]
}
   29024:	4770      	bx	lr

00029026 <rpmsg_deinit_vdev>:

void rpmsg_deinit_vdev(struct rpmsg_virtio_device *rvdev)
{
   29026:	b510      	push	{r4, lr}
	struct metal_list *node;
	struct rpmsg_device *rdev;
	struct rpmsg_endpoint *ept;

	if (rvdev) {
   29028:	4604      	mov	r4, r0
   2902a:	b918      	cbnz	r0, 29034 <rpmsg_deinit_vdev+0xe>
		rvdev->rvq = 0;
		rvdev->svq = 0;

		metal_mutex_deinit(&rdev->lock);
	}
}
   2902c:	bd10      	pop	{r4, pc}
			rpmsg_destroy_ept(ept);
   2902e:	3834      	subs	r0, #52	; 0x34
   29030:	f7ff fe78 	bl	28d24 <rpmsg_destroy_ept>
	return list->next == list;
   29034:	6820      	ldr	r0, [r4, #0]
		while (!metal_list_is_empty(&rdev->endpoints)) {
   29036:	4284      	cmp	r4, r0
   29038:	d1f9      	bne.n	2902e <rpmsg_deinit_vdev+0x8>
		rvdev->rvq = 0;
   2903a:	2300      	movs	r3, #0
		rvdev->svq = 0;
   2903c:	e9c4 3329 	strd	r3, r3, [r4, #164]	; 0xa4
}
   29040:	e7f4      	b.n	2902c <rpmsg_deinit_vdev+0x6>

00029042 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
   29042:	f7f5 bda9 	b.w	1eb98 <_DoInit>

00029046 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
   29046:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
   29048:	f7ff fffb 	bl	29042 <SEGGER_RTT_Init>

	return 0;
}
   2904c:	2000      	movs	r0, #0
   2904e:	bd08      	pop	{r3, pc}

00029050 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
   29050:	4770      	bx	lr

00029052 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   29052:	b140      	cbz	r0, 29066 <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   29054:	68c3      	ldr	r3, [r0, #12]
   29056:	7858      	ldrb	r0, [r3, #1]
   29058:	f010 0001 	ands.w	r0, r0, #1
   2905c:	bf1e      	ittt	ne
   2905e:	7818      	ldrbne	r0, [r3, #0]
   29060:	fab0 f080 	clzne	r0, r0
   29064:	0940      	lsrne	r0, r0, #5
}
   29066:	4770      	bx	lr

00029068 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   29068:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2906a:	ab0b      	add	r3, sp, #44	; 0x2c
   2906c:	9305      	str	r3, [sp, #20]
   2906e:	9303      	str	r3, [sp, #12]
   29070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   29072:	2201      	movs	r2, #1
   29074:	9302      	str	r3, [sp, #8]
   29076:	2300      	movs	r3, #0
   29078:	4618      	mov	r0, r3
   2907a:	e9cd 3300 	strd	r3, r3, [sp]
   2907e:	f7e4 fff9 	bl	e074 <z_impl_z_log_msg_runtime_vcreate>
}
   29082:	b007      	add	sp, #28
   29084:	f85d fb04 	ldr.w	pc, [sp], #4

00029088 <z_early_memset>:
   29088:	f000 ba5f 	b.w	2954a <memset>

0002908c <z_early_memcpy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   2908c:	f000 ba23 	b.w	294d6 <memcpy>

00029090 <k_heap_init>:
{
   29090:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
   29092:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
   29096:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
   2909a:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
   2909c:	f7e3 bd52 	b.w	cb44 <sys_heap_init>

000290a0 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   290a0:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
   290a4:	4313      	orrs	r3, r2
   290a6:	f013 0303 	ands.w	r3, r3, #3
   290aa:	d10c      	bne.n	290c6 <create_free_list+0x26>
	slab->free_list = NULL;
   290ac:	6183      	str	r3, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   290ae:	68c1      	ldr	r1, [r0, #12]
   290b0:	4299      	cmp	r1, r3
   290b2:	d801      	bhi.n	290b8 <create_free_list+0x18>
	return 0;
   290b4:	2000      	movs	r0, #0
   290b6:	4770      	bx	lr
		*(char **)p = slab->free_list;
   290b8:	6981      	ldr	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   290ba:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
   290bc:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
   290be:	6901      	ldr	r1, [r0, #16]
		slab->free_list = p;
   290c0:	6182      	str	r2, [r0, #24]
		p += slab->block_size;
   290c2:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   290c4:	e7f3      	b.n	290ae <create_free_list+0xe>
		return -EINVAL;
   290c6:	f06f 0015 	mvn.w	r0, #21
}
   290ca:	4770      	bx	lr

000290cc <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   290cc:	f3ef 8005 	mrs	r0, IPSR
}
   290d0:	3800      	subs	r0, #0
   290d2:	bf18      	it	ne
   290d4:	2001      	movne	r0, #1
   290d6:	4770      	bx	lr

000290d8 <z_impl_k_thread_name_set>:
}
   290d8:	f06f 0057 	mvn.w	r0, #87	; 0x57
   290dc:	4770      	bx	lr

000290de <k_thread_name_get>:
}
   290de:	2000      	movs	r0, #0
   290e0:	4770      	bx	lr

000290e2 <z_impl_k_thread_start>:
	z_sched_start(thread);
   290e2:	f7f7 bd81 	b.w	20be8 <z_sched_start>

000290e6 <z_pm_save_idle_exit>:
{
   290e6:	b508      	push	{r3, lr}
	pm_system_resume();
   290e8:	f7e6 fb3a 	bl	f760 <pm_system_resume>
}
   290ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
   290f0:	f7ff b89e 	b.w	28230 <sys_clock_idle_exit>

000290f4 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
   290f4:	f990 300e 	ldrsb.w	r3, [r0, #14]
   290f8:	428b      	cmp	r3, r1
   290fa:	d001      	beq.n	29100 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
   290fc:	f7f8 b876 	b.w	211ec <z_set_prio>
}
   29100:	2000      	movs	r0, #0
   29102:	4770      	bx	lr

00029104 <z_impl_k_mutex_init>:
{
   29104:	4603      	mov	r3, r0
	mutex->owner = NULL;
   29106:	2000      	movs	r0, #0
   29108:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
   2910c:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
   29110:	4770      	bx	lr

00029112 <z_queue_node_peek>:
{
   29112:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
   29114:	4604      	mov	r4, r0
   29116:	b130      	cbz	r0, 29126 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   29118:	6802      	ldr	r2, [r0, #0]
   2911a:	0793      	lsls	r3, r2, #30
   2911c:	d003      	beq.n	29126 <z_queue_node_peek+0x14>
		ret = anode->data;
   2911e:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
   29120:	b109      	cbz	r1, 29126 <z_queue_node_peek+0x14>
			k_free(anode);
   29122:	f000 f9bc 	bl	2949e <k_free>
}
   29126:	4620      	mov	r0, r4
   29128:	bd10      	pop	{r4, pc}

0002912a <z_impl_k_queue_init>:
	list->head = NULL;
   2912a:	2300      	movs	r3, #0
	list->tail = NULL;
   2912c:	e9c0 3300 	strd	r3, r3, [r0]
	queue->lock = (struct k_spinlock) {};
   29130:	6083      	str	r3, [r0, #8]
   29132:	f100 030c 	add.w	r3, r0, #12
   29136:	e9c0 3303 	strd	r3, r3, [r0, #12]
	sys_dlist_init(&queue->poll_events);
   2913a:	f100 0314 	add.w	r3, r0, #20
   2913e:	e9c0 3305 	strd	r3, r3, [r0, #20]
}
   29142:	4770      	bx	lr

00029144 <k_queue_append>:
	(void)queue_insert(queue, NULL, data, false, true);
   29144:	2301      	movs	r3, #1
{
   29146:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
   29148:	9300      	str	r3, [sp, #0]
   2914a:	2300      	movs	r3, #0
{
   2914c:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
   2914e:	4619      	mov	r1, r3
   29150:	f7f6 fbf2 	bl	1f938 <queue_insert>
}
   29154:	b003      	add	sp, #12
   29156:	f85d fb04 	ldr.w	pc, [sp], #4

0002915a <k_queue_prepend>:
	(void)queue_insert(queue, NULL, data, false, false);
   2915a:	2300      	movs	r3, #0
{
   2915c:	b507      	push	{r0, r1, r2, lr}
   2915e:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, false);
   29160:	9300      	str	r3, [sp, #0]
   29162:	4619      	mov	r1, r3
   29164:	f7f6 fbe8 	bl	1f938 <queue_insert>
}
   29168:	b003      	add	sp, #12
   2916a:	f85d fb04 	ldr.w	pc, [sp], #4

0002916e <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   2916e:	b15a      	cbz	r2, 29188 <z_impl_k_sem_init+0x1a>
   29170:	428a      	cmp	r2, r1
   29172:	d309      	bcc.n	29188 <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
   29174:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
   29178:	e9c0 1202 	strd	r1, r2, [r0, #8]
   2917c:	e9c0 0000 	strd	r0, r0, [r0]
   29180:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
   29184:	2000      	movs	r0, #0
   29186:	4770      	bx	lr
		return -EINVAL;
   29188:	f06f 0015 	mvn.w	r0, #21
}
   2918c:	4770      	bx	lr

0002918e <flag_test_and_clear>:
	*flagp &= ~BIT(bit);
   2918e:	2301      	movs	r3, #1
	return (*flagp & BIT(bit)) != 0U;
   29190:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
   29192:	408b      	lsls	r3, r1
   29194:	ea22 0303 	bic.w	r3, r2, r3
   29198:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
   2919a:	fa22 f001 	lsr.w	r0, r2, r1
}
   2919e:	f000 0001 	and.w	r0, r0, #1
   291a2:	4770      	bx	lr

000291a4 <unschedule_locked>:
{
   291a4:	b538      	push	{r3, r4, r5, lr}
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   291a6:	2103      	movs	r1, #3
{
   291a8:	4605      	mov	r5, r0
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   291aa:	300c      	adds	r0, #12
   291ac:	f7ff ffef 	bl	2918e <flag_test_and_clear>
   291b0:	4604      	mov	r4, r0
   291b2:	b118      	cbz	r0, 291bc <unschedule_locked+0x18>
		z_abort_timeout(&dwork->timeout);
   291b4:	f105 0010 	add.w	r0, r5, #16
   291b8:	f7f8 fe56 	bl	21e68 <z_abort_timeout>
}
   291bc:	4620      	mov	r0, r4
   291be:	bd38      	pop	{r3, r4, r5, pc}

000291c0 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
   291c0:	b120      	cbz	r0, 291cc <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
   291c2:	2200      	movs	r2, #0
   291c4:	3090      	adds	r0, #144	; 0x90
   291c6:	4611      	mov	r1, r2
   291c8:	f7f8 bcb0 	b.w	21b2c <z_sched_wake>
}
   291cc:	4770      	bx	lr

000291ce <cancel_async_locked>:
{
   291ce:	b570      	push	{r4, r5, r6, lr}
	return (*flagp & BIT(bit)) != 0U;
   291d0:	68c3      	ldr	r3, [r0, #12]
{
   291d2:	4604      	mov	r4, r0
	if (!flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   291d4:	f3c3 0640 	ubfx	r6, r3, #1, #1
   291d8:	079b      	lsls	r3, r3, #30
   291da:	d416      	bmi.n	2920a <cancel_async_locked+0x3c>
		queue_remove_locked(work->queue, work);
   291dc:	6885      	ldr	r5, [r0, #8]
	if (flag_test_and_clear(&work->flags, K_WORK_QUEUED_BIT)) {
   291de:	2102      	movs	r1, #2
   291e0:	300c      	adds	r0, #12
   291e2:	f7ff ffd4 	bl	2918e <flag_test_and_clear>
   291e6:	b180      	cbz	r0, 2920a <cancel_async_locked+0x3c>
	return list->head;
   291e8:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   291ec:	b16a      	cbz	r2, 2920a <cancel_async_locked+0x3c>
   291ee:	4294      	cmp	r4, r2
   291f0:	d11d      	bne.n	2922e <cancel_async_locked+0x60>
	return node->next;
   291f2:	6822      	ldr	r2, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
   291f4:	b99e      	cbnz	r6, 2921e <cancel_async_locked+0x50>
   291f6:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
	list->head = node;
   291fa:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
Z_GENLIST_REMOVE(slist, snode)
   291fe:	429c      	cmp	r4, r3
   29200:	d101      	bne.n	29206 <cancel_async_locked+0x38>
	list->tail = node;
   29202:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
	parent->next = child;
   29206:	2300      	movs	r3, #0
   29208:	6023      	str	r3, [r4, #0]
	return *flagp;
   2920a:	68e3      	ldr	r3, [r4, #12]
	if (ret != 0) {
   2920c:	f013 000f 	ands.w	r0, r3, #15
	*flagp |= BIT(bit);
   29210:	bf1e      	ittt	ne
   29212:	f043 0302 	orrne.w	r3, r3, #2
   29216:	60e3      	strne	r3, [r4, #12]
	return flags_get(&work->flags) & K_WORK_MASK;
   29218:	f040 0002 	orrne.w	r0, r0, #2
}
   2921c:	bd70      	pop	{r4, r5, r6, pc}
   2921e:	6032      	str	r2, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
   29220:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
   29224:	4294      	cmp	r4, r2
	list->tail = node;
   29226:	bf08      	it	eq
   29228:	f8c5 608c 	streq.w	r6, [r5, #140]	; 0x8c
}
   2922c:	e7eb      	b.n	29206 <cancel_async_locked+0x38>
	return node->next;
   2922e:	4616      	mov	r6, r2
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   29230:	6812      	ldr	r2, [r2, #0]
   29232:	e7db      	b.n	291ec <cancel_async_locked+0x1e>

00029234 <k_work_submit_to_queue>:
{
   29234:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
   29236:	f7f6 ff97 	bl	20168 <z_work_submit_to_queue>
	if (ret > 0) {
   2923a:	1e04      	subs	r4, r0, #0
   2923c:	dd09      	ble.n	29252 <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
   2923e:	f04f 0320 	mov.w	r3, #32
   29242:	f3ef 8011 	mrs	r0, BASEPRI
   29246:	f383 8812 	msr	BASEPRI_MAX, r3
   2924a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   2924e:	f000 f80d 	bl	2926c <z_reschedule_irqlock>
}
   29252:	4620      	mov	r0, r4
   29254:	bd10      	pop	{r4, pc}

00029256 <k_work_delayable_busy_get>:
int k_work_delayable_busy_get(const struct k_work_delayable *dwork)
   29256:	f7f6 bf41 	b.w	200dc <k_work_busy_get>

0002925a <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   2925a:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   2925e:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   29262:	4283      	cmp	r3, r0
		return b2 - b1;
   29264:	bf14      	ite	ne
   29266:	1ac0      	subne	r0, r0, r3
	return 0;
   29268:	2000      	moveq	r0, #0
}
   2926a:	4770      	bx	lr

0002926c <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   2926c:	4603      	mov	r3, r0
   2926e:	b920      	cbnz	r0, 2927a <z_reschedule_irqlock+0xe>
   29270:	f3ef 8205 	mrs	r2, IPSR
   29274:	b90a      	cbnz	r2, 2927a <z_reschedule_irqlock+0xe>
   29276:	f7e6 be5d 	b.w	ff34 <arch_swap>
	__asm__ volatile(
   2927a:	f383 8811 	msr	BASEPRI, r3
   2927e:	f3bf 8f6f 	isb	sy
}
   29282:	4770      	bx	lr

00029284 <z_reschedule_unlocked>:
	__asm__ volatile(
   29284:	f04f 0320 	mov.w	r3, #32
   29288:	f3ef 8011 	mrs	r0, BASEPRI
   2928c:	f383 8812 	msr	BASEPRI_MAX, r3
   29290:	f3bf 8f6f 	isb	sy
   29294:	f7ff bfea 	b.w	2926c <z_reschedule_irqlock>

00029298 <z_unpend_all>:
{
   29298:	b538      	push	{r3, r4, r5, lr}
   2929a:	4605      	mov	r5, r0
	int need_sched = 0;
   2929c:	2000      	movs	r0, #0
	return list->head == list;
   2929e:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   292a0:	42a5      	cmp	r5, r4
   292a2:	d000      	beq.n	292a6 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   292a4:	b904      	cbnz	r4, 292a8 <z_unpend_all+0x10>
}
   292a6:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
   292a8:	4620      	mov	r0, r4
   292aa:	f7f8 f8b9 	bl	21420 <z_unpend_thread>
		z_ready_thread(thread);
   292ae:	4620      	mov	r0, r4
   292b0:	f7f7 fbcc 	bl	20a4c <z_ready_thread>
		need_sched = 1;
   292b4:	2001      	movs	r0, #1
   292b6:	e7f2      	b.n	2929e <z_unpend_all+0x6>

000292b8 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   292b8:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   292ba:	f7f8 ff57 	bl	2216c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   292be:	bd08      	pop	{r3, pc}

000292c0 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
   292c0:	f7f8 bf54 	b.w	2216c <sys_clock_tick_get>

000292c4 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   292c4:	b108      	cbz	r0, 292ca <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   292c6:	f7e4 bbad 	b.w	da24 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   292ca:	4770      	bx	lr

000292cc <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   292cc:	f1b1 3fff 	cmp.w	r1, #4294967295
   292d0:	bf08      	it	eq
   292d2:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
   292d6:	b538      	push	{r3, r4, r5, lr}
   292d8:	460c      	mov	r4, r1
   292da:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   292dc:	d014      	beq.n	29308 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   292de:	4308      	orrs	r0, r1
   292e0:	d103      	bne.n	292ea <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
   292e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
   292e6:	f7f8 bf41 	b.w	2216c <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
   292ea:	f06f 0001 	mvn.w	r0, #1
   292ee:	f04f 33ff 	mov.w	r3, #4294967295
   292f2:	1b40      	subs	r0, r0, r5
   292f4:	eb63 0101 	sbc.w	r1, r3, r1
   292f8:	2900      	cmp	r1, #0
   292fa:	da04      	bge.n	29306 <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
   292fc:	f7f8 ff36 	bl	2216c <sys_clock_tick_get>
   29300:	1940      	adds	r0, r0, r5
   29302:	eb41 0104 	adc.w	r1, r1, r4
}
   29306:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
   29308:	f04f 30ff 	mov.w	r0, #4294967295
   2930c:	4601      	mov	r1, r0
   2930e:	e7fa      	b.n	29306 <sys_clock_timeout_end_calc+0x3a>

00029310 <k_timer_init>:
	timer->status = 0U;
   29310:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
   29312:	e9c0 1208 	strd	r1, r2, [r0, #32]
   29316:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
   2931a:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
   2931e:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
   29322:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
   29324:	6343      	str	r3, [r0, #52]	; 0x34
}
   29326:	4770      	bx	lr

00029328 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
   29328:	b510      	push	{r4, lr}
   2932a:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
   2932c:	f7f8 fd9c 	bl	21e68 <z_abort_timeout>

	if (inactive) {
   29330:	b9b0      	cbnz	r0, 29360 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
   29332:	6a63      	ldr	r3, [r4, #36]	; 0x24
   29334:	b10b      	cbz	r3, 2933a <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
   29336:	4620      	mov	r0, r4
   29338:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
   2933a:	f104 0018 	add.w	r0, r4, #24
   2933e:	f7f8 f911 	bl	21564 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
   29342:	b168      	cbz	r0, 29360 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
   29344:	f7f7 fb82 	bl	20a4c <z_ready_thread>
   29348:	f04f 0320 	mov.w	r3, #32
   2934c:	f3ef 8011 	mrs	r0, BASEPRI
   29350:	f383 8812 	msr	BASEPRI_MAX, r3
   29354:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
   29358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   2935c:	f7ff bf86 	b.w	2926c <z_reschedule_irqlock>
   29360:	bd10      	pop	{r4, pc}

00029362 <add_event>:
{
   29362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29364:	460d      	mov	r5, r1
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   29366:	e9d0 1300 	ldrd	r1, r3, [r0]
   2936a:	4288      	cmp	r0, r1
   2936c:	4604      	mov	r4, r0
   2936e:	d105      	bne.n	2937c <add_event+0x1a>
	sys_dnode_t *const tail = list->tail;
   29370:	6863      	ldr	r3, [r4, #4]
	node->prev = tail;
   29372:	e9c5 4300 	strd	r4, r3, [r5]
	tail->next = node;
   29376:	601d      	str	r5, [r3, #0]
	list->tail = node;
   29378:	6065      	str	r5, [r4, #4]
   2937a:	e01d      	b.n	293b8 <add_event+0x56>
	if ((pending == NULL) ||
   2937c:	2b00      	cmp	r3, #0
   2937e:	d0f7      	beq.n	29370 <add_event+0xe>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   29380:	6898      	ldr	r0, [r3, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   29382:	b100      	cbz	r0, 29386 <add_event+0x24>
   29384:	3860      	subs	r0, #96	; 0x60
   29386:	f1a2 0760 	sub.w	r7, r2, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
   2938a:	4639      	mov	r1, r7
   2938c:	f7ff ff65 	bl	2925a <z_sched_prio_cmp>
	if ((pending == NULL) ||
   29390:	2800      	cmp	r0, #0
   29392:	dced      	bgt.n	29370 <add_event+0xe>
	return list->head == list;
   29394:	6826      	ldr	r6, [r4, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   29396:	42b4      	cmp	r4, r6
   29398:	d0ea      	beq.n	29370 <add_event+0xe>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   2939a:	2e00      	cmp	r6, #0
   2939c:	d0e8      	beq.n	29370 <add_event+0xe>
		if (z_sched_prio_cmp(poller_thread(poller),
   2939e:	68b1      	ldr	r1, [r6, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   293a0:	b101      	cbz	r1, 293a4 <add_event+0x42>
   293a2:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
   293a4:	4638      	mov	r0, r7
   293a6:	f7ff ff58 	bl	2925a <z_sched_prio_cmp>
   293aa:	2800      	cmp	r0, #0
   293ac:	dd05      	ble.n	293ba <add_event+0x58>
	sys_dnode_t *const prev = successor->prev;
   293ae:	6873      	ldr	r3, [r6, #4]
	node->next = successor;
   293b0:	e9c5 6300 	strd	r6, r3, [r5]
	prev->next = node;
   293b4:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   293b6:	6075      	str	r5, [r6, #4]
}
   293b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
   293ba:	6863      	ldr	r3, [r4, #4]
   293bc:	429e      	cmp	r6, r3
   293be:	d0d7      	beq.n	29370 <add_event+0xe>
   293c0:	6836      	ldr	r6, [r6, #0]
   293c2:	e7ea      	b.n	2939a <add_event+0x38>

000293c4 <signal_poll_event>:
{
   293c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
   293c8:	6884      	ldr	r4, [r0, #8]
{
   293ca:	4605      	mov	r5, r0
   293cc:	460e      	mov	r6, r1
	if (poller != NULL) {
   293ce:	b144      	cbz	r4, 293e2 <signal_poll_event+0x1e>
		if (poller->mode == MODE_POLL) {
   293d0:	7863      	ldrb	r3, [r4, #1]
   293d2:	2b01      	cmp	r3, #1
   293d4:	d12e      	bne.n	29434 <signal_poll_event+0x70>
	if (!z_is_thread_pending(thread)) {
   293d6:	f814 3c53 	ldrb.w	r3, [r4, #-83]
   293da:	f013 0302 	ands.w	r3, r3, #2
   293de:	d10a      	bne.n	293f6 <signal_poll_event+0x32>
		poller->is_polling = false;
   293e0:	7023      	strb	r3, [r4, #0]
	event->poller = NULL;
   293e2:	2000      	movs	r0, #0
	event->state |= state;
   293e4:	68eb      	ldr	r3, [r5, #12]
	event->poller = NULL;
   293e6:	60a8      	str	r0, [r5, #8]
	event->state |= state;
   293e8:	f3c3 3286 	ubfx	r2, r3, #14, #7
   293ec:	4316      	orrs	r6, r2
   293ee:	f366 3394 	bfi	r3, r6, #14, #7
   293f2:	60eb      	str	r3, [r5, #12]
	return retcode;
   293f4:	e03e      	b.n	29474 <signal_poll_event+0xb0>
	if (z_is_thread_timeout_expired(thread)) {
   293f6:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
   293fa:	f1b3 3fff 	cmp.w	r3, #4294967295
   293fe:	bf08      	it	eq
   29400:	f112 0f02 	cmneq.w	r2, #2
   29404:	d032      	beq.n	2946c <signal_poll_event+0xa8>
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   29406:	f1a4 0860 	sub.w	r8, r4, #96	; 0x60
	z_unpend_thread(thread);
   2940a:	4640      	mov	r0, r8
   2940c:	f7f8 f808 	bl	21420 <z_unpend_thread>
	arch_thread_return_value_set(thread,
   29410:	2e08      	cmp	r6, #8
   29412:	bf0c      	ite	eq
   29414:	f06f 0303 	mvneq.w	r3, #3
   29418:	2300      	movne	r3, #0
   2941a:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   2941c:	f814 3c53 	ldrb.w	r3, [r4, #-83]
   29420:	06db      	lsls	r3, r3, #27
   29422:	d109      	bne.n	29438 <signal_poll_event+0x74>
   29424:	f854 7c48 	ldr.w	r7, [r4, #-72]
   29428:	b937      	cbnz	r7, 29438 <signal_poll_event+0x74>
	z_ready_thread(thread);
   2942a:	4640      	mov	r0, r8
   2942c:	f7f7 fb0e 	bl	20a4c <z_ready_thread>
		poller->is_polling = false;
   29430:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
   29432:	e7d6      	b.n	293e2 <signal_poll_event+0x1e>
		} else if (poller->mode == MODE_TRIGGERED) {
   29434:	2b02      	cmp	r3, #2
   29436:	d001      	beq.n	2943c <signal_poll_event+0x78>
		poller->is_polling = false;
   29438:	2300      	movs	r3, #0
   2943a:	e7d1      	b.n	293e0 <signal_poll_event+0x1c>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
   2943c:	7823      	ldrb	r3, [r4, #0]
   2943e:	2b00      	cmp	r3, #0
   29440:	d0cf      	beq.n	293e2 <signal_poll_event+0x1e>
   29442:	f854 7c04 	ldr.w	r7, [r4, #-4]
   29446:	2f00      	cmp	r7, #0
   29448:	d0f2      	beq.n	29430 <signal_poll_event+0x6c>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
		twork->poll_result = 0;
   2944a:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
   2944e:	f1a4 0914 	sub.w	r9, r4, #20
   29452:	f104 0014 	add.w	r0, r4, #20
   29456:	f7f8 fd07 	bl	21e68 <z_abort_timeout>
		z_work_submit_to_queue(work_q, &twork->work);
   2945a:	4649      	mov	r1, r9
   2945c:	4638      	mov	r0, r7
		twork->poll_result = 0;
   2945e:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		z_work_submit_to_queue(work_q, &twork->work);
   29462:	f7f6 fe81 	bl	20168 <z_work_submit_to_queue>
		poller->is_polling = false;
   29466:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
   2946a:	e7ba      	b.n	293e2 <signal_poll_event+0x1e>
		poller->is_polling = false;
   2946c:	2300      	movs	r3, #0
		return -EAGAIN;
   2946e:	f06f 000a 	mvn.w	r0, #10
		poller->is_polling = false;
   29472:	7023      	strb	r3, [r4, #0]
}
   29474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00029478 <z_handle_obj_poll_events>:
{
   29478:	4603      	mov	r3, r0
	return list->head == list;
   2947a:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
   2947c:	4283      	cmp	r3, r0
   2947e:	d008      	beq.n	29492 <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
   29480:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   29484:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   29486:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   29488:	2300      	movs	r3, #0
	node->prev = NULL;
   2948a:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
   2948e:	f7ff bf99 	b.w	293c4 <signal_poll_event>
}
   29492:	4770      	bx	lr

00029494 <z_impl_k_poll_signal_init>:
	sig->signaled = 0U;
   29494:	2300      	movs	r3, #0
	list->tail = (sys_dnode_t *)list;
   29496:	e9c0 0000 	strd	r0, r0, [r0]
   2949a:	6083      	str	r3, [r0, #8]
}
   2949c:	4770      	bx	lr

0002949e <k_free>:
	if (ptr != NULL) {
   2949e:	b120      	cbz	r0, 294aa <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
   294a0:	1f01      	subs	r1, r0, #4
   294a2:	f850 0c04 	ldr.w	r0, [r0, #-4]
   294a6:	f7f5 be2f 	b.w	1f108 <k_heap_free>
}
   294aa:	4770      	bx	lr

000294ac <k_malloc>:
{
   294ac:	4601      	mov	r1, r0
	void *ret = k_aligned_alloc(sizeof(void *), size);
   294ae:	2004      	movs	r0, #4
   294b0:	f7f9 bb22 	b.w	22af8 <k_aligned_alloc>

000294b4 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   294b4:	4770      	bx	lr

000294b6 <memcmp>:
   294b6:	3901      	subs	r1, #1
   294b8:	4402      	add	r2, r0
   294ba:	b510      	push	{r4, lr}
   294bc:	4290      	cmp	r0, r2
   294be:	d101      	bne.n	294c4 <memcmp+0xe>
   294c0:	2000      	movs	r0, #0
   294c2:	e005      	b.n	294d0 <memcmp+0x1a>
   294c4:	7803      	ldrb	r3, [r0, #0]
   294c6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   294ca:	42a3      	cmp	r3, r4
   294cc:	d001      	beq.n	294d2 <memcmp+0x1c>
   294ce:	1b18      	subs	r0, r3, r4
   294d0:	bd10      	pop	{r4, pc}
   294d2:	3001      	adds	r0, #1
   294d4:	e7f2      	b.n	294bc <memcmp+0x6>

000294d6 <memcpy>:
   294d6:	440a      	add	r2, r1
   294d8:	1e43      	subs	r3, r0, #1
   294da:	4291      	cmp	r1, r2
   294dc:	d100      	bne.n	294e0 <memcpy+0xa>
   294de:	4770      	bx	lr
   294e0:	b510      	push	{r4, lr}
   294e2:	f811 4b01 	ldrb.w	r4, [r1], #1
   294e6:	4291      	cmp	r1, r2
   294e8:	f803 4f01 	strb.w	r4, [r3, #1]!
   294ec:	d1f9      	bne.n	294e2 <memcpy+0xc>
   294ee:	bd10      	pop	{r4, pc}

000294f0 <__memcpy_chk>:
   294f0:	429a      	cmp	r2, r3
   294f2:	b508      	push	{r3, lr}
   294f4:	d901      	bls.n	294fa <__memcpy_chk+0xa>
   294f6:	f7e7 fc7b 	bl	10df0 <__chk_fail>
   294fa:	4281      	cmp	r1, r0
   294fc:	d804      	bhi.n	29508 <__memcpy_chk+0x18>
   294fe:	188b      	adds	r3, r1, r2
   29500:	4298      	cmp	r0, r3
   29502:	d3f8      	bcc.n	294f6 <__memcpy_chk+0x6>
   29504:	4281      	cmp	r1, r0
   29506:	d102      	bne.n	2950e <__memcpy_chk+0x1e>
   29508:	1883      	adds	r3, r0, r2
   2950a:	4299      	cmp	r1, r3
   2950c:	d3f3      	bcc.n	294f6 <__memcpy_chk+0x6>
   2950e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   29512:	f7ff bfe0 	b.w	294d6 <memcpy>

00029516 <memmove>:
   29516:	4288      	cmp	r0, r1
   29518:	b510      	push	{r4, lr}
   2951a:	eb01 0402 	add.w	r4, r1, r2
   2951e:	d902      	bls.n	29526 <memmove+0x10>
   29520:	4284      	cmp	r4, r0
   29522:	4623      	mov	r3, r4
   29524:	d807      	bhi.n	29536 <memmove+0x20>
   29526:	1e43      	subs	r3, r0, #1
   29528:	42a1      	cmp	r1, r4
   2952a:	d008      	beq.n	2953e <memmove+0x28>
   2952c:	f811 2b01 	ldrb.w	r2, [r1], #1
   29530:	f803 2f01 	strb.w	r2, [r3, #1]!
   29534:	e7f8      	b.n	29528 <memmove+0x12>
   29536:	4402      	add	r2, r0
   29538:	4601      	mov	r1, r0
   2953a:	428a      	cmp	r2, r1
   2953c:	d100      	bne.n	29540 <memmove+0x2a>
   2953e:	bd10      	pop	{r4, pc}
   29540:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   29544:	f802 4d01 	strb.w	r4, [r2, #-1]!
   29548:	e7f7      	b.n	2953a <memmove+0x24>

0002954a <memset>:
   2954a:	4402      	add	r2, r0
   2954c:	4603      	mov	r3, r0
   2954e:	4293      	cmp	r3, r2
   29550:	d100      	bne.n	29554 <memset+0xa>
   29552:	4770      	bx	lr
   29554:	f803 1b01 	strb.w	r1, [r3], #1
   29558:	e7f9      	b.n	2954e <memset+0x4>

0002955a <_calloc_r>:
   2955a:	b538      	push	{r3, r4, r5, lr}
   2955c:	fb02 f501 	mul.w	r5, r2, r1
   29560:	4629      	mov	r1, r5
   29562:	f7f9 fbb5 	bl	22cd0 <_malloc_r>
   29566:	4604      	mov	r4, r0
   29568:	b118      	cbz	r0, 29572 <_calloc_r+0x18>
   2956a:	462a      	mov	r2, r5
   2956c:	2100      	movs	r1, #0
   2956e:	f7ff ffec 	bl	2954a <memset>
   29572:	4620      	mov	r0, r4
   29574:	bd38      	pop	{r3, r4, r5, pc}

00029576 <__cvt>:
   29576:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2957a:	b089      	sub	sp, #36	; 0x24
   2957c:	2b00      	cmp	r3, #0
   2957e:	461d      	mov	r5, r3
   29580:	4614      	mov	r4, r2
   29582:	bfba      	itte	lt
   29584:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   29588:	4614      	movlt	r4, r2
   2958a:	2300      	movge	r3, #0
   2958c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   2958e:	bfbc      	itt	lt
   29590:	461d      	movlt	r5, r3
   29592:	232d      	movlt	r3, #45	; 0x2d
   29594:	e9dd 9815 	ldrd	r9, r8, [sp, #84]	; 0x54
   29598:	e9dd 6b12 	ldrd	r6, fp, [sp, #72]	; 0x48
   2959c:	f028 0a20 	bic.w	sl, r8, #32
   295a0:	7013      	strb	r3, [r2, #0]
   295a2:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   295a6:	d005      	beq.n	295b4 <__cvt+0x3e>
   295a8:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
   295ac:	d100      	bne.n	295b0 <__cvt+0x3a>
   295ae:	3601      	adds	r6, #1
   295b0:	2302      	movs	r3, #2
   295b2:	e000      	b.n	295b6 <__cvt+0x40>
   295b4:	2303      	movs	r3, #3
   295b6:	aa07      	add	r2, sp, #28
   295b8:	9204      	str	r2, [sp, #16]
   295ba:	aa06      	add	r2, sp, #24
   295bc:	e9cd 3600 	strd	r3, r6, [sp]
   295c0:	e9cd 9202 	strd	r9, r2, [sp, #8]
   295c4:	462b      	mov	r3, r5
   295c6:	4622      	mov	r2, r4
   295c8:	f7e0 fb56 	bl	9c78 <_dtoa_r>
   295cc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
   295d0:	4607      	mov	r7, r0
   295d2:	d119      	bne.n	29608 <__cvt+0x92>
   295d4:	f01b 0f01 	tst.w	fp, #1
   295d8:	d00e      	beq.n	295f8 <__cvt+0x82>
   295da:	eb07 0806 	add.w	r8, r7, r6
   295de:	2200      	movs	r2, #0
   295e0:	2300      	movs	r3, #0
   295e2:	4620      	mov	r0, r4
   295e4:	4629      	mov	r1, r5
   295e6:	f7df fcf3 	bl	8fd0 <__aeabi_dcmpeq>
   295ea:	b108      	cbz	r0, 295f0 <__cvt+0x7a>
   295ec:	f8cd 801c 	str.w	r8, [sp, #28]
   295f0:	2230      	movs	r2, #48	; 0x30
   295f2:	9b07      	ldr	r3, [sp, #28]
   295f4:	4543      	cmp	r3, r8
   295f6:	d321      	bcc.n	2963c <__cvt+0xc6>
   295f8:	9b07      	ldr	r3, [sp, #28]
   295fa:	4638      	mov	r0, r7
   295fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   295fe:	1bdb      	subs	r3, r3, r7
   29600:	6013      	str	r3, [r2, #0]
   29602:	b009      	add	sp, #36	; 0x24
   29604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29608:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   2960c:	d0e2      	beq.n	295d4 <__cvt+0x5e>
   2960e:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   29612:	eb00 0806 	add.w	r8, r0, r6
   29616:	d1e2      	bne.n	295de <__cvt+0x68>
   29618:	7803      	ldrb	r3, [r0, #0]
   2961a:	2b30      	cmp	r3, #48	; 0x30
   2961c:	d10a      	bne.n	29634 <__cvt+0xbe>
   2961e:	2200      	movs	r2, #0
   29620:	2300      	movs	r3, #0
   29622:	4620      	mov	r0, r4
   29624:	4629      	mov	r1, r5
   29626:	f7df fcd3 	bl	8fd0 <__aeabi_dcmpeq>
   2962a:	b918      	cbnz	r0, 29634 <__cvt+0xbe>
   2962c:	f1c6 0601 	rsb	r6, r6, #1
   29630:	f8c9 6000 	str.w	r6, [r9]
   29634:	f8d9 3000 	ldr.w	r3, [r9]
   29638:	4498      	add	r8, r3
   2963a:	e7d0      	b.n	295de <__cvt+0x68>
   2963c:	1c59      	adds	r1, r3, #1
   2963e:	9107      	str	r1, [sp, #28]
   29640:	701a      	strb	r2, [r3, #0]
   29642:	e7d6      	b.n	295f2 <__cvt+0x7c>

00029644 <__exponent>:
   29644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   29646:	2900      	cmp	r1, #0
   29648:	7002      	strb	r2, [r0, #0]
   2964a:	bfba      	itte	lt
   2964c:	4249      	neglt	r1, r1
   2964e:	232d      	movlt	r3, #45	; 0x2d
   29650:	232b      	movge	r3, #43	; 0x2b
   29652:	2909      	cmp	r1, #9
   29654:	7043      	strb	r3, [r0, #1]
   29656:	dd28      	ble.n	296aa <__exponent+0x66>
   29658:	f10d 0307 	add.w	r3, sp, #7
   2965c:	270a      	movs	r7, #10
   2965e:	461d      	mov	r5, r3
   29660:	461a      	mov	r2, r3
   29662:	3b01      	subs	r3, #1
   29664:	fbb1 f6f7 	udiv	r6, r1, r7
   29668:	fb07 1416 	mls	r4, r7, r6, r1
   2966c:	3430      	adds	r4, #48	; 0x30
   2966e:	f802 4c01 	strb.w	r4, [r2, #-1]
   29672:	460c      	mov	r4, r1
   29674:	4631      	mov	r1, r6
   29676:	2c63      	cmp	r4, #99	; 0x63
   29678:	dcf2      	bgt.n	29660 <__exponent+0x1c>
   2967a:	3130      	adds	r1, #48	; 0x30
   2967c:	1e94      	subs	r4, r2, #2
   2967e:	f803 1c01 	strb.w	r1, [r3, #-1]
   29682:	1c41      	adds	r1, r0, #1
   29684:	4623      	mov	r3, r4
   29686:	42ab      	cmp	r3, r5
   29688:	d30a      	bcc.n	296a0 <__exponent+0x5c>
   2968a:	f10d 0309 	add.w	r3, sp, #9
   2968e:	1a9b      	subs	r3, r3, r2
   29690:	42ac      	cmp	r4, r5
   29692:	bf88      	it	hi
   29694:	2300      	movhi	r3, #0
   29696:	3302      	adds	r3, #2
   29698:	4403      	add	r3, r0
   2969a:	1a18      	subs	r0, r3, r0
   2969c:	b003      	add	sp, #12
   2969e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   296a0:	f813 6b01 	ldrb.w	r6, [r3], #1
   296a4:	f801 6f01 	strb.w	r6, [r1, #1]!
   296a8:	e7ed      	b.n	29686 <__exponent+0x42>
   296aa:	2330      	movs	r3, #48	; 0x30
   296ac:	3130      	adds	r1, #48	; 0x30
   296ae:	7083      	strb	r3, [r0, #2]
   296b0:	1d03      	adds	r3, r0, #4
   296b2:	70c1      	strb	r1, [r0, #3]
   296b4:	e7f1      	b.n	2969a <__exponent+0x56>

000296b6 <_printf_common>:
   296b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   296ba:	4616      	mov	r6, r2
   296bc:	4698      	mov	r8, r3
   296be:	688a      	ldr	r2, [r1, #8]
   296c0:	4607      	mov	r7, r0
   296c2:	690b      	ldr	r3, [r1, #16]
   296c4:	460c      	mov	r4, r1
   296c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
   296ca:	4293      	cmp	r3, r2
   296cc:	bfb8      	it	lt
   296ce:	4613      	movlt	r3, r2
   296d0:	6033      	str	r3, [r6, #0]
   296d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   296d6:	b10a      	cbz	r2, 296dc <_printf_common+0x26>
   296d8:	3301      	adds	r3, #1
   296da:	6033      	str	r3, [r6, #0]
   296dc:	6823      	ldr	r3, [r4, #0]
   296de:	0699      	lsls	r1, r3, #26
   296e0:	bf42      	ittt	mi
   296e2:	6833      	ldrmi	r3, [r6, #0]
   296e4:	3302      	addmi	r3, #2
   296e6:	6033      	strmi	r3, [r6, #0]
   296e8:	6825      	ldr	r5, [r4, #0]
   296ea:	f015 0506 	ands.w	r5, r5, #6
   296ee:	d106      	bne.n	296fe <_printf_common+0x48>
   296f0:	f104 0a19 	add.w	sl, r4, #25
   296f4:	68e3      	ldr	r3, [r4, #12]
   296f6:	6832      	ldr	r2, [r6, #0]
   296f8:	1a9b      	subs	r3, r3, r2
   296fa:	42ab      	cmp	r3, r5
   296fc:	dc2b      	bgt.n	29756 <_printf_common+0xa0>
   296fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   29702:	6822      	ldr	r2, [r4, #0]
   29704:	3b00      	subs	r3, #0
   29706:	bf18      	it	ne
   29708:	2301      	movne	r3, #1
   2970a:	0692      	lsls	r2, r2, #26
   2970c:	d430      	bmi.n	29770 <_printf_common+0xba>
   2970e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   29712:	4641      	mov	r1, r8
   29714:	4638      	mov	r0, r7
   29716:	47c8      	blx	r9
   29718:	3001      	adds	r0, #1
   2971a:	d023      	beq.n	29764 <_printf_common+0xae>
   2971c:	6823      	ldr	r3, [r4, #0]
   2971e:	341a      	adds	r4, #26
   29720:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   29724:	f003 0306 	and.w	r3, r3, #6
   29728:	2b04      	cmp	r3, #4
   2972a:	bf0a      	itet	eq
   2972c:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
   29730:	2500      	movne	r5, #0
   29732:	6833      	ldreq	r3, [r6, #0]
   29734:	f04f 0600 	mov.w	r6, #0
   29738:	bf08      	it	eq
   2973a:	1aed      	subeq	r5, r5, r3
   2973c:	f854 3c12 	ldr.w	r3, [r4, #-18]
   29740:	bf08      	it	eq
   29742:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   29746:	4293      	cmp	r3, r2
   29748:	bfc4      	itt	gt
   2974a:	1a9b      	subgt	r3, r3, r2
   2974c:	18ed      	addgt	r5, r5, r3
   2974e:	42b5      	cmp	r5, r6
   29750:	d11a      	bne.n	29788 <_printf_common+0xd2>
   29752:	2000      	movs	r0, #0
   29754:	e008      	b.n	29768 <_printf_common+0xb2>
   29756:	2301      	movs	r3, #1
   29758:	4652      	mov	r2, sl
   2975a:	4641      	mov	r1, r8
   2975c:	4638      	mov	r0, r7
   2975e:	47c8      	blx	r9
   29760:	3001      	adds	r0, #1
   29762:	d103      	bne.n	2976c <_printf_common+0xb6>
   29764:	f04f 30ff 	mov.w	r0, #4294967295
   29768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2976c:	3501      	adds	r5, #1
   2976e:	e7c1      	b.n	296f4 <_printf_common+0x3e>
   29770:	18e1      	adds	r1, r4, r3
   29772:	1c5a      	adds	r2, r3, #1
   29774:	2030      	movs	r0, #48	; 0x30
   29776:	3302      	adds	r3, #2
   29778:	4422      	add	r2, r4
   2977a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   2977e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   29782:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   29786:	e7c2      	b.n	2970e <_printf_common+0x58>
   29788:	2301      	movs	r3, #1
   2978a:	4622      	mov	r2, r4
   2978c:	4641      	mov	r1, r8
   2978e:	4638      	mov	r0, r7
   29790:	47c8      	blx	r9
   29792:	3001      	adds	r0, #1
   29794:	d0e6      	beq.n	29764 <_printf_common+0xae>
   29796:	3601      	adds	r6, #1
   29798:	e7d9      	b.n	2974e <_printf_common+0x98>

0002979a <strcpy>:
   2979a:	4603      	mov	r3, r0
   2979c:	f811 2b01 	ldrb.w	r2, [r1], #1
   297a0:	f803 2b01 	strb.w	r2, [r3], #1
   297a4:	2a00      	cmp	r2, #0
   297a6:	d1f9      	bne.n	2979c <strcpy+0x2>
   297a8:	4770      	bx	lr

000297aa <strncmp>:
   297aa:	b510      	push	{r4, lr}
   297ac:	b16a      	cbz	r2, 297ca <strncmp+0x20>
   297ae:	3901      	subs	r1, #1
   297b0:	1884      	adds	r4, r0, r2
   297b2:	f810 2b01 	ldrb.w	r2, [r0], #1
   297b6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   297ba:	429a      	cmp	r2, r3
   297bc:	d103      	bne.n	297c6 <strncmp+0x1c>
   297be:	42a0      	cmp	r0, r4
   297c0:	d001      	beq.n	297c6 <strncmp+0x1c>
   297c2:	2a00      	cmp	r2, #0
   297c4:	d1f5      	bne.n	297b2 <strncmp+0x8>
   297c6:	1ad0      	subs	r0, r2, r3
   297c8:	bd10      	pop	{r4, pc}
   297ca:	4610      	mov	r0, r2
   297cc:	e7fc      	b.n	297c8 <strncmp+0x1e>

000297ce <strncpy>:
   297ce:	3901      	subs	r1, #1
   297d0:	4603      	mov	r3, r0
   297d2:	b510      	push	{r4, lr}
   297d4:	b132      	cbz	r2, 297e4 <strncpy+0x16>
   297d6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   297da:	3a01      	subs	r2, #1
   297dc:	f803 4b01 	strb.w	r4, [r3], #1
   297e0:	2c00      	cmp	r4, #0
   297e2:	d1f7      	bne.n	297d4 <strncpy+0x6>
   297e4:	441a      	add	r2, r3
   297e6:	2100      	movs	r1, #0
   297e8:	4293      	cmp	r3, r2
   297ea:	d100      	bne.n	297ee <strncpy+0x20>
   297ec:	bd10      	pop	{r4, pc}
   297ee:	f803 1b01 	strb.w	r1, [r3], #1
   297f2:	e7f9      	b.n	297e8 <strncpy+0x1a>

000297f4 <strnlen>:
   297f4:	4602      	mov	r2, r0
   297f6:	4401      	add	r1, r0
   297f8:	b510      	push	{r4, lr}
   297fa:	428a      	cmp	r2, r1
   297fc:	4613      	mov	r3, r2
   297fe:	d003      	beq.n	29808 <strnlen+0x14>
   29800:	781c      	ldrb	r4, [r3, #0]
   29802:	3201      	adds	r2, #1
   29804:	2c00      	cmp	r4, #0
   29806:	d1f8      	bne.n	297fa <strnlen+0x6>
   29808:	1a18      	subs	r0, r3, r0
   2980a:	bd10      	pop	{r4, pc}

0002980c <quorem>:
   2980c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29810:	6903      	ldr	r3, [r0, #16]
   29812:	4607      	mov	r7, r0
   29814:	690c      	ldr	r4, [r1, #16]
   29816:	42a3      	cmp	r3, r4
   29818:	f2c0 8083 	blt.w	29922 <quorem+0x116>
   2981c:	3c01      	subs	r4, #1
   2981e:	f100 0514 	add.w	r5, r0, #20
   29822:	f101 0814 	add.w	r8, r1, #20
   29826:	00a3      	lsls	r3, r4, #2
   29828:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   2982c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   29830:	9300      	str	r3, [sp, #0]
   29832:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   29836:	9301      	str	r3, [sp, #4]
   29838:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   2983c:	3301      	adds	r3, #1
   2983e:	429a      	cmp	r2, r3
   29840:	fbb2 f6f3 	udiv	r6, r2, r3
   29844:	d331      	bcc.n	298aa <quorem+0x9e>
   29846:	f04f 0a00 	mov.w	sl, #0
   2984a:	46c4      	mov	ip, r8
   2984c:	46ae      	mov	lr, r5
   2984e:	46d3      	mov	fp, sl
   29850:	f85c 3b04 	ldr.w	r3, [ip], #4
   29854:	b298      	uxth	r0, r3
   29856:	45e1      	cmp	r9, ip
   29858:	ea4f 4313 	mov.w	r3, r3, lsr #16
   2985c:	fb06 a000 	mla	r0, r6, r0, sl
   29860:	ea4f 4210 	mov.w	r2, r0, lsr #16
   29864:	b280      	uxth	r0, r0
   29866:	fb06 2303 	mla	r3, r6, r3, r2
   2986a:	f8de 2000 	ldr.w	r2, [lr]
   2986e:	b292      	uxth	r2, r2
   29870:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   29874:	eba2 0200 	sub.w	r2, r2, r0
   29878:	b29b      	uxth	r3, r3
   2987a:	f8de 0000 	ldr.w	r0, [lr]
   2987e:	445a      	add	r2, fp
   29880:	ebc3 4322 	rsb	r3, r3, r2, asr #16
   29884:	b292      	uxth	r2, r2
   29886:	eb03 4310 	add.w	r3, r3, r0, lsr #16
   2988a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   2988e:	ea4f 4b23 	mov.w	fp, r3, asr #16
   29892:	f84e 2b04 	str.w	r2, [lr], #4
   29896:	d2db      	bcs.n	29850 <quorem+0x44>
   29898:	9b00      	ldr	r3, [sp, #0]
   2989a:	58eb      	ldr	r3, [r5, r3]
   2989c:	b92b      	cbnz	r3, 298aa <quorem+0x9e>
   2989e:	9b01      	ldr	r3, [sp, #4]
   298a0:	3b04      	subs	r3, #4
   298a2:	429d      	cmp	r5, r3
   298a4:	461a      	mov	r2, r3
   298a6:	d330      	bcc.n	2990a <quorem+0xfe>
   298a8:	613c      	str	r4, [r7, #16]
   298aa:	4638      	mov	r0, r7
   298ac:	f000 f8cd 	bl	29a4a <__mcmp>
   298b0:	2800      	cmp	r0, #0
   298b2:	db26      	blt.n	29902 <quorem+0xf6>
   298b4:	4629      	mov	r1, r5
   298b6:	2000      	movs	r0, #0
   298b8:	f858 2b04 	ldr.w	r2, [r8], #4
   298bc:	f8d1 c000 	ldr.w	ip, [r1]
   298c0:	fa1f fe82 	uxth.w	lr, r2
   298c4:	45c1      	cmp	r9, r8
   298c6:	fa1f f38c 	uxth.w	r3, ip
   298ca:	ea4f 4212 	mov.w	r2, r2, lsr #16
   298ce:	eba3 030e 	sub.w	r3, r3, lr
   298d2:	4403      	add	r3, r0
   298d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
   298d8:	b29b      	uxth	r3, r3
   298da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
   298de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   298e2:	ea4f 4022 	mov.w	r0, r2, asr #16
   298e6:	f841 3b04 	str.w	r3, [r1], #4
   298ea:	d2e5      	bcs.n	298b8 <quorem+0xac>
   298ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   298f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   298f4:	b922      	cbnz	r2, 29900 <quorem+0xf4>
   298f6:	3b04      	subs	r3, #4
   298f8:	429d      	cmp	r5, r3
   298fa:	461a      	mov	r2, r3
   298fc:	d30b      	bcc.n	29916 <quorem+0x10a>
   298fe:	613c      	str	r4, [r7, #16]
   29900:	3601      	adds	r6, #1
   29902:	4630      	mov	r0, r6
   29904:	b003      	add	sp, #12
   29906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2990a:	6812      	ldr	r2, [r2, #0]
   2990c:	3b04      	subs	r3, #4
   2990e:	2a00      	cmp	r2, #0
   29910:	d1ca      	bne.n	298a8 <quorem+0x9c>
   29912:	3c01      	subs	r4, #1
   29914:	e7c5      	b.n	298a2 <quorem+0x96>
   29916:	6812      	ldr	r2, [r2, #0]
   29918:	3b04      	subs	r3, #4
   2991a:	2a00      	cmp	r2, #0
   2991c:	d1ef      	bne.n	298fe <quorem+0xf2>
   2991e:	3c01      	subs	r4, #1
   29920:	e7ea      	b.n	298f8 <quorem+0xec>
   29922:	2000      	movs	r0, #0
   29924:	e7ee      	b.n	29904 <quorem+0xf8>

00029926 <__sfmoreglue>:
   29926:	b570      	push	{r4, r5, r6, lr}
   29928:	2368      	movs	r3, #104	; 0x68
   2992a:	1e4d      	subs	r5, r1, #1
   2992c:	460e      	mov	r6, r1
   2992e:	435d      	muls	r5, r3
   29930:	f105 0174 	add.w	r1, r5, #116	; 0x74
   29934:	f7f9 f9cc 	bl	22cd0 <_malloc_r>
   29938:	4604      	mov	r4, r0
   2993a:	b140      	cbz	r0, 2994e <__sfmoreglue+0x28>
   2993c:	2100      	movs	r1, #0
   2993e:	f105 0268 	add.w	r2, r5, #104	; 0x68
   29942:	e9c0 1600 	strd	r1, r6, [r0]
   29946:	300c      	adds	r0, #12
   29948:	60a0      	str	r0, [r4, #8]
   2994a:	f7ff fdfe 	bl	2954a <memset>
   2994e:	4620      	mov	r0, r4
   29950:	bd70      	pop	{r4, r5, r6, pc}

00029952 <_fwalk_reent>:
   29952:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   29956:	4606      	mov	r6, r0
   29958:	4688      	mov	r8, r1
   2995a:	f100 0448 	add.w	r4, r0, #72	; 0x48
   2995e:	2700      	movs	r7, #0
   29960:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   29964:	f1b9 0901 	subs.w	r9, r9, #1
   29968:	d505      	bpl.n	29976 <_fwalk_reent+0x24>
   2996a:	6824      	ldr	r4, [r4, #0]
   2996c:	2c00      	cmp	r4, #0
   2996e:	d1f7      	bne.n	29960 <_fwalk_reent+0xe>
   29970:	4638      	mov	r0, r7
   29972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   29976:	89ab      	ldrh	r3, [r5, #12]
   29978:	2b01      	cmp	r3, #1
   2997a:	d907      	bls.n	2998c <_fwalk_reent+0x3a>
   2997c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   29980:	3301      	adds	r3, #1
   29982:	d003      	beq.n	2998c <_fwalk_reent+0x3a>
   29984:	4629      	mov	r1, r5
   29986:	4630      	mov	r0, r6
   29988:	47c0      	blx	r8
   2998a:	4307      	orrs	r7, r0
   2998c:	3568      	adds	r5, #104	; 0x68
   2998e:	e7e9      	b.n	29964 <_fwalk_reent+0x12>

00029990 <memchr>:
   29990:	b2c9      	uxtb	r1, r1
   29992:	4603      	mov	r3, r0
   29994:	4402      	add	r2, r0
   29996:	b510      	push	{r4, lr}
   29998:	4293      	cmp	r3, r2
   2999a:	4618      	mov	r0, r3
   2999c:	d101      	bne.n	299a2 <memchr+0x12>
   2999e:	2000      	movs	r0, #0
   299a0:	e003      	b.n	299aa <memchr+0x1a>
   299a2:	7804      	ldrb	r4, [r0, #0]
   299a4:	3301      	adds	r3, #1
   299a6:	428c      	cmp	r4, r1
   299a8:	d1f6      	bne.n	29998 <memchr+0x8>
   299aa:	bd10      	pop	{r4, pc}

000299ac <__hi0bits>:
   299ac:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
   299b0:	4603      	mov	r3, r0
   299b2:	bf36      	itet	cc
   299b4:	0403      	lslcc	r3, r0, #16
   299b6:	2000      	movcs	r0, #0
   299b8:	2010      	movcc	r0, #16
   299ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   299be:	bf3c      	itt	cc
   299c0:	021b      	lslcc	r3, r3, #8
   299c2:	3008      	addcc	r0, #8
   299c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   299c8:	bf3c      	itt	cc
   299ca:	011b      	lslcc	r3, r3, #4
   299cc:	3004      	addcc	r0, #4
   299ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
   299d2:	d303      	bcc.n	299dc <__hi0bits+0x30>
   299d4:	2b00      	cmp	r3, #0
   299d6:	db0a      	blt.n	299ee <__hi0bits+0x42>
   299d8:	3001      	adds	r0, #1
   299da:	4770      	bx	lr
   299dc:	009b      	lsls	r3, r3, #2
   299de:	d501      	bpl.n	299e4 <__hi0bits+0x38>
   299e0:	3002      	adds	r0, #2
   299e2:	4770      	bx	lr
   299e4:	005b      	lsls	r3, r3, #1
   299e6:	d501      	bpl.n	299ec <__hi0bits+0x40>
   299e8:	3003      	adds	r0, #3
   299ea:	4770      	bx	lr
   299ec:	2020      	movs	r0, #32
   299ee:	4770      	bx	lr

000299f0 <__lo0bits>:
   299f0:	6803      	ldr	r3, [r0, #0]
   299f2:	4602      	mov	r2, r0
   299f4:	f013 0007 	ands.w	r0, r3, #7
   299f8:	d00b      	beq.n	29a12 <__lo0bits+0x22>
   299fa:	07d9      	lsls	r1, r3, #31
   299fc:	d421      	bmi.n	29a42 <__lo0bits+0x52>
   299fe:	0798      	lsls	r0, r3, #30
   29a00:	bf47      	ittee	mi
   29a02:	085b      	lsrmi	r3, r3, #1
   29a04:	2001      	movmi	r0, #1
   29a06:	089b      	lsrpl	r3, r3, #2
   29a08:	2002      	movpl	r0, #2
   29a0a:	bf4c      	ite	mi
   29a0c:	6013      	strmi	r3, [r2, #0]
   29a0e:	6013      	strpl	r3, [r2, #0]
   29a10:	4770      	bx	lr
   29a12:	b299      	uxth	r1, r3
   29a14:	b909      	cbnz	r1, 29a1a <__lo0bits+0x2a>
   29a16:	0c1b      	lsrs	r3, r3, #16
   29a18:	2010      	movs	r0, #16
   29a1a:	b2d9      	uxtb	r1, r3
   29a1c:	b909      	cbnz	r1, 29a22 <__lo0bits+0x32>
   29a1e:	3008      	adds	r0, #8
   29a20:	0a1b      	lsrs	r3, r3, #8
   29a22:	0719      	lsls	r1, r3, #28
   29a24:	bf04      	itt	eq
   29a26:	091b      	lsreq	r3, r3, #4
   29a28:	3004      	addeq	r0, #4
   29a2a:	0799      	lsls	r1, r3, #30
   29a2c:	bf04      	itt	eq
   29a2e:	089b      	lsreq	r3, r3, #2
   29a30:	3002      	addeq	r0, #2
   29a32:	07d9      	lsls	r1, r3, #31
   29a34:	d403      	bmi.n	29a3e <__lo0bits+0x4e>
   29a36:	085b      	lsrs	r3, r3, #1
   29a38:	f100 0001 	add.w	r0, r0, #1
   29a3c:	d003      	beq.n	29a46 <__lo0bits+0x56>
   29a3e:	6013      	str	r3, [r2, #0]
   29a40:	4770      	bx	lr
   29a42:	2000      	movs	r0, #0
   29a44:	4770      	bx	lr
   29a46:	2020      	movs	r0, #32
   29a48:	4770      	bx	lr

00029a4a <__mcmp>:
   29a4a:	4603      	mov	r3, r0
   29a4c:	690a      	ldr	r2, [r1, #16]
   29a4e:	6900      	ldr	r0, [r0, #16]
   29a50:	1a80      	subs	r0, r0, r2
   29a52:	b530      	push	{r4, r5, lr}
   29a54:	d10e      	bne.n	29a74 <__mcmp+0x2a>
   29a56:	3314      	adds	r3, #20
   29a58:	3114      	adds	r1, #20
   29a5a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   29a5e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   29a62:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   29a66:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   29a6a:	4295      	cmp	r5, r2
   29a6c:	d003      	beq.n	29a76 <__mcmp+0x2c>
   29a6e:	d205      	bcs.n	29a7c <__mcmp+0x32>
   29a70:	f04f 30ff 	mov.w	r0, #4294967295
   29a74:	bd30      	pop	{r4, r5, pc}
   29a76:	42a3      	cmp	r3, r4
   29a78:	d3f3      	bcc.n	29a62 <__mcmp+0x18>
   29a7a:	e7fb      	b.n	29a74 <__mcmp+0x2a>
   29a7c:	2001      	movs	r0, #1
   29a7e:	e7f9      	b.n	29a74 <__mcmp+0x2a>

00029a80 <__sfputc_r>:
   29a80:	6893      	ldr	r3, [r2, #8]
   29a82:	3b01      	subs	r3, #1
   29a84:	2b00      	cmp	r3, #0
   29a86:	6093      	str	r3, [r2, #8]
   29a88:	b410      	push	{r4}
   29a8a:	da07      	bge.n	29a9c <__sfputc_r+0x1c>
   29a8c:	6994      	ldr	r4, [r2, #24]
   29a8e:	42a3      	cmp	r3, r4
   29a90:	db01      	blt.n	29a96 <__sfputc_r+0x16>
   29a92:	290a      	cmp	r1, #10
   29a94:	d102      	bne.n	29a9c <__sfputc_r+0x1c>
   29a96:	bc10      	pop	{r4}
   29a98:	f7fa ba4a 	b.w	23f30 <__swbuf_r>
   29a9c:	6813      	ldr	r3, [r2, #0]
   29a9e:	1c58      	adds	r0, r3, #1
   29aa0:	6010      	str	r0, [r2, #0]
   29aa2:	4608      	mov	r0, r1
   29aa4:	7019      	strb	r1, [r3, #0]
   29aa6:	bc10      	pop	{r4}
   29aa8:	4770      	bx	lr

00029aaa <__sfputs_r>:
   29aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29aac:	4606      	mov	r6, r0
   29aae:	460f      	mov	r7, r1
   29ab0:	4614      	mov	r4, r2
   29ab2:	18d5      	adds	r5, r2, r3
   29ab4:	42ac      	cmp	r4, r5
   29ab6:	d101      	bne.n	29abc <__sfputs_r+0x12>
   29ab8:	2000      	movs	r0, #0
   29aba:	e007      	b.n	29acc <__sfputs_r+0x22>
   29abc:	463a      	mov	r2, r7
   29abe:	f814 1b01 	ldrb.w	r1, [r4], #1
   29ac2:	4630      	mov	r0, r6
   29ac4:	f7ff ffdc 	bl	29a80 <__sfputc_r>
   29ac8:	1c43      	adds	r3, r0, #1
   29aca:	d1f3      	bne.n	29ab4 <__sfputs_r+0xa>
   29acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00029ace <__sread>:
   29ace:	b510      	push	{r4, lr}
   29ad0:	460c      	mov	r4, r1
   29ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29ad6:	f7fa fb99 	bl	2420c <_read_r>
   29ada:	2800      	cmp	r0, #0
   29adc:	bfab      	itete	ge
   29ade:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   29ae0:	89a3      	ldrhlt	r3, [r4, #12]
   29ae2:	181b      	addge	r3, r3, r0
   29ae4:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   29ae8:	bfac      	ite	ge
   29aea:	6563      	strge	r3, [r4, #84]	; 0x54
   29aec:	81a3      	strhlt	r3, [r4, #12]
   29aee:	bd10      	pop	{r4, pc}

00029af0 <__swrite>:
   29af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   29af4:	461f      	mov	r7, r3
   29af6:	898b      	ldrh	r3, [r1, #12]
   29af8:	4605      	mov	r5, r0
   29afa:	460c      	mov	r4, r1
   29afc:	05db      	lsls	r3, r3, #23
   29afe:	4616      	mov	r6, r2
   29b00:	d505      	bpl.n	29b0e <__swrite+0x1e>
   29b02:	2302      	movs	r3, #2
   29b04:	2200      	movs	r2, #0
   29b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29b0a:	f7fa fb2d 	bl	24168 <_lseek_r>
   29b0e:	89a3      	ldrh	r3, [r4, #12]
   29b10:	4632      	mov	r2, r6
   29b12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   29b16:	4628      	mov	r0, r5
   29b18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   29b1c:	81a3      	strh	r3, [r4, #12]
   29b1e:	463b      	mov	r3, r7
   29b20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   29b24:	f7fa ba56 	b.w	23fd4 <_write_r>

00029b28 <__sseek>:
   29b28:	b510      	push	{r4, lr}
   29b2a:	460c      	mov	r4, r1
   29b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29b30:	f7fa fb1a 	bl	24168 <_lseek_r>
   29b34:	1c43      	adds	r3, r0, #1
   29b36:	89a3      	ldrh	r3, [r4, #12]
   29b38:	bf15      	itete	ne
   29b3a:	6560      	strne	r0, [r4, #84]	; 0x54
   29b3c:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   29b40:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   29b44:	81a3      	strheq	r3, [r4, #12]
   29b46:	bf18      	it	ne
   29b48:	81a3      	strhne	r3, [r4, #12]
   29b4a:	bd10      	pop	{r4, pc}

00029b4c <__sclose>:
   29b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29b50:	f7fa babe 	b.w	240d0 <_close_r>

00029b54 <abort>:
   29b54:	2006      	movs	r0, #6
   29b56:	b508      	push	{r3, lr}
   29b58:	f7fa fb6a 	bl	24230 <raise>
   29b5c:	2001      	movs	r0, #1
   29b5e:	f7e7 f8c7 	bl	10cf0 <_exit>

00029b62 <__sflush_r>:
   29b62:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   29b66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29b68:	0717      	lsls	r7, r2, #28
   29b6a:	4605      	mov	r5, r0
   29b6c:	460c      	mov	r4, r1
   29b6e:	d456      	bmi.n	29c1e <__sflush_r+0xbc>
   29b70:	684b      	ldr	r3, [r1, #4]
   29b72:	2b00      	cmp	r3, #0
   29b74:	dc02      	bgt.n	29b7c <__sflush_r+0x1a>
   29b76:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   29b78:	2b00      	cmp	r3, #0
   29b7a:	dd3d      	ble.n	29bf8 <__sflush_r+0x96>
   29b7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   29b7e:	2e00      	cmp	r6, #0
   29b80:	d03a      	beq.n	29bf8 <__sflush_r+0x96>
   29b82:	2300      	movs	r3, #0
   29b84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   29b88:	682f      	ldr	r7, [r5, #0]
   29b8a:	6a21      	ldr	r1, [r4, #32]
   29b8c:	602b      	str	r3, [r5, #0]
   29b8e:	d025      	beq.n	29bdc <__sflush_r+0x7a>
   29b90:	6d62      	ldr	r2, [r4, #84]	; 0x54
   29b92:	89a3      	ldrh	r3, [r4, #12]
   29b94:	0758      	lsls	r0, r3, #29
   29b96:	d505      	bpl.n	29ba4 <__sflush_r+0x42>
   29b98:	6863      	ldr	r3, [r4, #4]
   29b9a:	1ad2      	subs	r2, r2, r3
   29b9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   29b9e:	b10b      	cbz	r3, 29ba4 <__sflush_r+0x42>
   29ba0:	6c23      	ldr	r3, [r4, #64]	; 0x40
   29ba2:	1ad2      	subs	r2, r2, r3
   29ba4:	6a21      	ldr	r1, [r4, #32]
   29ba6:	2300      	movs	r3, #0
   29ba8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   29baa:	4628      	mov	r0, r5
   29bac:	47b0      	blx	r6
   29bae:	1c41      	adds	r1, r0, #1
   29bb0:	d024      	beq.n	29bfc <__sflush_r+0x9a>
   29bb2:	2300      	movs	r3, #0
   29bb4:	6063      	str	r3, [r4, #4]
   29bb6:	6923      	ldr	r3, [r4, #16]
   29bb8:	6023      	str	r3, [r4, #0]
   29bba:	89a3      	ldrh	r3, [r4, #12]
   29bbc:	04da      	lsls	r2, r3, #19
   29bbe:	d500      	bpl.n	29bc2 <__sflush_r+0x60>
   29bc0:	6560      	str	r0, [r4, #84]	; 0x54
   29bc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
   29bc4:	602f      	str	r7, [r5, #0]
   29bc6:	b1b9      	cbz	r1, 29bf8 <__sflush_r+0x96>
   29bc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
   29bcc:	4299      	cmp	r1, r3
   29bce:	d002      	beq.n	29bd6 <__sflush_r+0x74>
   29bd0:	4628      	mov	r0, r5
   29bd2:	f7f9 f833 	bl	22c3c <_free_r>
   29bd6:	2300      	movs	r3, #0
   29bd8:	6363      	str	r3, [r4, #52]	; 0x34
   29bda:	e00d      	b.n	29bf8 <__sflush_r+0x96>
   29bdc:	2301      	movs	r3, #1
   29bde:	4628      	mov	r0, r5
   29be0:	47b0      	blx	r6
   29be2:	1c46      	adds	r6, r0, #1
   29be4:	4602      	mov	r2, r0
   29be6:	d1d4      	bne.n	29b92 <__sflush_r+0x30>
   29be8:	682b      	ldr	r3, [r5, #0]
   29bea:	2b00      	cmp	r3, #0
   29bec:	d0d1      	beq.n	29b92 <__sflush_r+0x30>
   29bee:	2b1d      	cmp	r3, #29
   29bf0:	d001      	beq.n	29bf6 <__sflush_r+0x94>
   29bf2:	2b16      	cmp	r3, #22
   29bf4:	d129      	bne.n	29c4a <__sflush_r+0xe8>
   29bf6:	602f      	str	r7, [r5, #0]
   29bf8:	2000      	movs	r0, #0
   29bfa:	e02d      	b.n	29c58 <__sflush_r+0xf6>
   29bfc:	682a      	ldr	r2, [r5, #0]
   29bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   29c02:	b142      	cbz	r2, 29c16 <__sflush_r+0xb4>
   29c04:	2a1d      	cmp	r2, #29
   29c06:	d001      	beq.n	29c0c <__sflush_r+0xaa>
   29c08:	2a16      	cmp	r2, #22
   29c0a:	d120      	bne.n	29c4e <__sflush_r+0xec>
   29c0c:	2300      	movs	r3, #0
   29c0e:	6063      	str	r3, [r4, #4]
   29c10:	6923      	ldr	r3, [r4, #16]
   29c12:	6023      	str	r3, [r4, #0]
   29c14:	e7d5      	b.n	29bc2 <__sflush_r+0x60>
   29c16:	6062      	str	r2, [r4, #4]
   29c18:	6922      	ldr	r2, [r4, #16]
   29c1a:	6022      	str	r2, [r4, #0]
   29c1c:	e7ce      	b.n	29bbc <__sflush_r+0x5a>
   29c1e:	690f      	ldr	r7, [r1, #16]
   29c20:	2f00      	cmp	r7, #0
   29c22:	d0e9      	beq.n	29bf8 <__sflush_r+0x96>
   29c24:	0793      	lsls	r3, r2, #30
   29c26:	680e      	ldr	r6, [r1, #0]
   29c28:	600f      	str	r7, [r1, #0]
   29c2a:	bf0c      	ite	eq
   29c2c:	694b      	ldreq	r3, [r1, #20]
   29c2e:	2300      	movne	r3, #0
   29c30:	1bf6      	subs	r6, r6, r7
   29c32:	608b      	str	r3, [r1, #8]
   29c34:	2e00      	cmp	r6, #0
   29c36:	dddf      	ble.n	29bf8 <__sflush_r+0x96>
   29c38:	4633      	mov	r3, r6
   29c3a:	463a      	mov	r2, r7
   29c3c:	6a21      	ldr	r1, [r4, #32]
   29c3e:	4628      	mov	r0, r5
   29c40:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
   29c44:	47e0      	blx	ip
   29c46:	2800      	cmp	r0, #0
   29c48:	dc07      	bgt.n	29c5a <__sflush_r+0xf8>
   29c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   29c4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   29c52:	f04f 30ff 	mov.w	r0, #4294967295
   29c56:	81a3      	strh	r3, [r4, #12]
   29c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   29c5a:	4407      	add	r7, r0
   29c5c:	1a36      	subs	r6, r6, r0
   29c5e:	e7e9      	b.n	29c34 <__sflush_r+0xd2>

00029c60 <__swhatbuf_r>:
   29c60:	b570      	push	{r4, r5, r6, lr}
   29c62:	460c      	mov	r4, r1
   29c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29c68:	b096      	sub	sp, #88	; 0x58
   29c6a:	4615      	mov	r5, r2
   29c6c:	2900      	cmp	r1, #0
   29c6e:	461e      	mov	r6, r3
   29c70:	da0c      	bge.n	29c8c <__swhatbuf_r+0x2c>
   29c72:	89a3      	ldrh	r3, [r4, #12]
   29c74:	2100      	movs	r1, #0
   29c76:	f013 0f80 	tst.w	r3, #128	; 0x80
   29c7a:	bf14      	ite	ne
   29c7c:	2340      	movne	r3, #64	; 0x40
   29c7e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
   29c82:	2000      	movs	r0, #0
   29c84:	6031      	str	r1, [r6, #0]
   29c86:	602b      	str	r3, [r5, #0]
   29c88:	b016      	add	sp, #88	; 0x58
   29c8a:	bd70      	pop	{r4, r5, r6, pc}
   29c8c:	466a      	mov	r2, sp
   29c8e:	f7fa fae9 	bl	24264 <_fstat_r>
   29c92:	2800      	cmp	r0, #0
   29c94:	dbed      	blt.n	29c72 <__swhatbuf_r+0x12>
   29c96:	9901      	ldr	r1, [sp, #4]
   29c98:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
   29c9c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
   29ca0:	4259      	negs	r1, r3
   29ca2:	4159      	adcs	r1, r3
   29ca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   29ca8:	e7eb      	b.n	29c82 <__swhatbuf_r+0x22>

00029caa <__ascii_mbtowc>:
   29caa:	b082      	sub	sp, #8
   29cac:	b901      	cbnz	r1, 29cb0 <__ascii_mbtowc+0x6>
   29cae:	a901      	add	r1, sp, #4
   29cb0:	b142      	cbz	r2, 29cc4 <__ascii_mbtowc+0x1a>
   29cb2:	b14b      	cbz	r3, 29cc8 <__ascii_mbtowc+0x1e>
   29cb4:	7813      	ldrb	r3, [r2, #0]
   29cb6:	600b      	str	r3, [r1, #0]
   29cb8:	7812      	ldrb	r2, [r2, #0]
   29cba:	1e10      	subs	r0, r2, #0
   29cbc:	bf18      	it	ne
   29cbe:	2001      	movne	r0, #1
   29cc0:	b002      	add	sp, #8
   29cc2:	4770      	bx	lr
   29cc4:	4610      	mov	r0, r2
   29cc6:	e7fb      	b.n	29cc0 <__ascii_mbtowc+0x16>
   29cc8:	f06f 0001 	mvn.w	r0, #1
   29ccc:	e7f8      	b.n	29cc0 <__ascii_mbtowc+0x16>

00029cce <_raise_r>:
   29cce:	291f      	cmp	r1, #31
   29cd0:	b538      	push	{r3, r4, r5, lr}
   29cd2:	4605      	mov	r5, r0
   29cd4:	460c      	mov	r4, r1
   29cd6:	d904      	bls.n	29ce2 <_raise_r+0x14>
   29cd8:	2316      	movs	r3, #22
   29cda:	6003      	str	r3, [r0, #0]
   29cdc:	f04f 30ff 	mov.w	r0, #4294967295
   29ce0:	bd38      	pop	{r3, r4, r5, pc}
   29ce2:	6c42      	ldr	r2, [r0, #68]	; 0x44
   29ce4:	b112      	cbz	r2, 29cec <_raise_r+0x1e>
   29ce6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   29cea:	b94b      	cbnz	r3, 29d00 <_raise_r+0x32>
   29cec:	4628      	mov	r0, r5
   29cee:	f000 f816 	bl	29d1e <_getpid_r>
   29cf2:	4622      	mov	r2, r4
   29cf4:	4601      	mov	r1, r0
   29cf6:	4628      	mov	r0, r5
   29cf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   29cfc:	f7fa baa0 	b.w	24240 <_kill_r>
   29d00:	2b01      	cmp	r3, #1
   29d02:	d00a      	beq.n	29d1a <_raise_r+0x4c>
   29d04:	1c59      	adds	r1, r3, #1
   29d06:	d103      	bne.n	29d10 <_raise_r+0x42>
   29d08:	2316      	movs	r3, #22
   29d0a:	6003      	str	r3, [r0, #0]
   29d0c:	2001      	movs	r0, #1
   29d0e:	e7e7      	b.n	29ce0 <_raise_r+0x12>
   29d10:	2100      	movs	r1, #0
   29d12:	4620      	mov	r0, r4
   29d14:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
   29d18:	4798      	blx	r3
   29d1a:	2000      	movs	r0, #0
   29d1c:	e7e0      	b.n	29ce0 <_raise_r+0x12>

00029d1e <_getpid_r>:
   29d1e:	f7fb bf22 	b.w	25b66 <_getpid>

00029d22 <__ascii_wctomb>:
   29d22:	4603      	mov	r3, r0
   29d24:	4608      	mov	r0, r1
   29d26:	b141      	cbz	r1, 29d3a <__ascii_wctomb+0x18>
   29d28:	2aff      	cmp	r2, #255	; 0xff
   29d2a:	d904      	bls.n	29d36 <__ascii_wctomb+0x14>
   29d2c:	228a      	movs	r2, #138	; 0x8a
   29d2e:	f04f 30ff 	mov.w	r0, #4294967295
   29d32:	601a      	str	r2, [r3, #0]
   29d34:	4770      	bx	lr
   29d36:	2001      	movs	r0, #1
   29d38:	700a      	strb	r2, [r1, #0]
   29d3a:	4770      	bx	lr
