# Reading pref.tcl
# do no_pipeline_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline {C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline/no_pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:34:02 on Apr 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline" C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline/no_pipeline.v 
# -- Compiling module no_pipeline
# 
# Top level modules:
# 	no_pipeline
# End time: 07:34:03 on Apr 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline {C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline/tb_no_pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:34:03 on Apr 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline" C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline/tb_no_pipeline.v 
# -- Compiling module tb_no_pipeline
# 
# Top level modules:
# 	tb_no_pipeline
# End time: 07:34:03 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_no_pipeline
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_no_pipeline 
# Start time: 07:34:03 on Apr 17,2022
# Loading work.tb_no_pipeline
# Loading work.no_pipeline
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline/tb_no_pipeline.v(16)
#    Time: 400 ns  Iteration: 0  Instance: /tb_no_pipeline
# Break in Module tb_no_pipeline at C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week07/no_pipeline/tb_no_pipeline.v line 16
# End time: 07:48:51 on Apr 17,2022, Elapsed time: 0:14:48
# Errors: 0, Warnings: 0
