// Seed: 4271796169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  assign module_1.id_0 = 0;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
endmodule
module module_1 #(
    parameter id_5 = 32'd4,
    parameter id_6 = 32'd48
) (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply1 _id_5,
    input supply1 _id_6
);
  parameter id_8 = -1'd0;
  wire [id_6  ==  -1 : (  id_5  )] id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_0 = id_2;
endmodule
