In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libitm.a_clang_-Os:

aatree.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12aa_node_base4skewEv>:
   0:	ldr	w2, [x0, #16]
   4:	cbz	w2, 28 <_ZN3GTM12aa_node_base4skewEv+0x28>
   8:	ldr	x1, [x0]
   c:	ldr	w3, [x1, #16]
  10:	cmp	w2, w3
  14:	b.ne	28 <_ZN3GTM12aa_node_base4skewEv+0x28>  // b.any
  18:	ldr	x2, [x1, #8]
  1c:	str	x2, [x0]
  20:	str	x0, [x1, #8]
  24:	mov	x0, x1
  28:	ret

000000000000002c <_ZN3GTM12aa_node_base5splitEv>:
  2c:	ldr	w2, [x0, #16]
  30:	cbz	w2, 64 <_ZN3GTM12aa_node_base5splitEv+0x38>
  34:	ldr	x1, [x0, #8]
  38:	ldr	x3, [x1, #8]
  3c:	ldr	w3, [x3, #16]
  40:	cmp	w2, w3
  44:	b.ne	64 <_ZN3GTM12aa_node_base5splitEv+0x38>  // b.any
  48:	ldr	x2, [x1]
  4c:	str	x2, [x0, #8]
  50:	str	x0, [x1]
  54:	ldr	w0, [x1, #16]
  58:	add	w0, w0, #0x1
  5c:	str	w0, [x1, #16]
  60:	mov	x0, x1
  64:	ret

0000000000000068 <_ZN3GTM12aa_node_base14decrease_levelEv>:
  68:	ldp	x1, x3, [x0]
  6c:	ldr	w1, [x1, #16]
  70:	ldr	w2, [x3, #16]
  74:	add	w4, w2, #0x1
  78:	cmp	w1, w2
  7c:	csinc	w1, w4, w1, cs  // cs = hs, nlast
  80:	ldr	w4, [x0, #16]
  84:	cmp	w4, w1
  88:	b.ls	9c <_ZN3GTM12aa_node_base14decrease_levelEv+0x34>  // b.plast
  8c:	str	w1, [x0, #16]
  90:	cmp	w1, w2
  94:	b.cs	9c <_ZN3GTM12aa_node_base14decrease_levelEv+0x34>  // b.hs, b.nlast
  98:	str	w1, [x3, #16]
  9c:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImEC2Ev:

0000000000000000 <_ZN3GTM11aa_tree_keyImEC1Ev>:
   0:	str	xzr, [x0]
   4:	ret

Disassembly of section .text._ZNK3GTM11aa_tree_keyImE4findEm:

0000000000000000 <_ZNK3GTM11aa_tree_keyImE4findEm>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, 30 <_ZNK3GTM11aa_tree_keyImE4findEm+0x30>
   8:	adrp	x2, 0 <_ZNK3GTM11aa_tree_keyImE4findEm>
   c:	add	x2, x2, #0x0
  10:	ldr	x3, [x0, #24]
  14:	cmp	x3, x1
  18:	b.eq	30 <_ZNK3GTM11aa_tree_keyImE4findEm+0x30>  // b.none
  1c:	cset	x3, cc  // cc = lo, ul, last
  20:	ldr	x0, [x0, x3, lsl #3]
  24:	cmp	x0, x2
  28:	b.ne	10 <_ZNK3GTM11aa_tree_keyImE4findEm+0x10>  // b.any
  2c:	mov	x0, #0x0                   	// #0
  30:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, #0x8                   	// #8
  14:	ldr	x0, [x0, #24]
  18:	ldr	x3, [x1, #24]
  1c:	cmp	x3, x0
  20:	adrp	x3, 0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  24:	csel	x20, x20, xzr, hi  // hi = pmore
  28:	add	x3, x3, #0x0
  2c:	ldr	x0, [x19, x20]
  30:	cmp	x0, x3
  34:	b.eq	58 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x58>  // b.none
  38:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  3c:	mov	x2, x0
  40:	str	x2, [x19, x20]
  44:	mov	x0, x19
  48:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	b	2c <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x2c>
  58:	mov	x2, x1
  5c:	b	40 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x40>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE:

0000000000000000 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbnz	x0, 28 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x28>
  18:	str	x1, [x19]
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	ret
  28:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  2c:	str	x0, [x19]
  30:	b	1c <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x1c>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #24]
  14:	cmp	x0, x1
  18:	b.ne	d4 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xd4>  // b.any
  1c:	ldp	x0, x4, [x19]
  20:	cbz	x2, 28 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x28>
  24:	str	x19, [x2]
  28:	adrp	x1, 0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  2c:	add	x1, x1, #0x0
  30:	cmp	x0, x1
  34:	b.ne	cc <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xcc>  // b.any
  38:	cmp	x4, x0
  3c:	b.eq	bc <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xbc>  // b.none
  40:	mov	x0, x4
  44:	mov	w20, #0x0                   	// #0
  48:	mov	x2, x0
  4c:	sxtw	x3, w20
  50:	mov	x19, x2
  54:	ldr	x2, [x2, x3, lsl #3]
  58:	cmp	x2, x1
  5c:	b.ne	50 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x50>  // b.any
  60:	eor	w20, w20, #0x1
  64:	mov	x2, #0x0                   	// #0
  68:	ldr	x1, [x19, #24]
  6c:	sxtw	x20, w20
  70:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  74:	str	x0, [x19, x20, lsl #3]
  78:	mov	x0, x19
  7c:	bl	68 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x68>
  80:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  84:	mov	x4, x0
  88:	ldr	x0, [x0, #8]
  8c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  90:	str	x0, [x4, #8]
  94:	mov	x5, x0
  98:	ldr	x0, [x0, #8]
  9c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  a0:	str	x0, [x5, #8]
  a4:	mov	x0, x4
  a8:	bl	2c <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x2c>
  ac:	mov	x4, x0
  b0:	ldr	x0, [x0, #8]
  b4:	bl	2c <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x2c>
  b8:	str	x0, [x4, #8]
  bc:	mov	x0, x4
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret
  cc:	mov	w20, #0x1                   	// #1
  d0:	b	48 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x48>
  d4:	mov	x20, #0x8                   	// #8
  d8:	csel	x20, x20, xzr, cc  // cc = lo, ul, last
  dc:	ldr	x0, [x19, x20]
  e0:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  e4:	str	x0, [x19, x20]
  e8:	b	78 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x78>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE5eraseEm:

0000000000000000 <_ZN3GTM11aa_tree_keyImE5eraseEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 3c <_ZN3GTM11aa_tree_keyImE5eraseEm+0x3c>
  18:	add	x2, sp, #0x28
  1c:	str	xzr, [sp, #40]
  20:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  24:	adrp	x1, 0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  28:	add	x1, x1, #0x0
  2c:	cmp	x0, x1
  30:	csel	x0, x0, xzr, ne  // ne = any
  34:	str	x0, [x19]
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I__ZN3GTM12aa_node_base5s_nilE>:
   0:	adrp	x1, 0 <_GLOBAL__sub_I__ZN3GTM12aa_node_base5s_nilE>
   4:	add	x0, x1, #0x0
   8:	str	x0, [x1]
   c:	str	x0, [x0, #8]
  10:	str	wzr, [x0, #16]
  14:	ret

alloc.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>:
   0:	cmp	x2, #0x0
   4:	ldrb	w3, [x1, #24]
   8:	cset	w2, ne  // ne = any
   c:	cmp	w3, w2
  10:	b.ne	34 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x34>  // b.any
  14:	ldr	x2, [x1, #8]
  18:	cbz	x2, 28 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x28>
  1c:	ldr	x1, [x1, #16]
  20:	mov	x16, x2
  24:	br	x16
  28:	ldr	x1, [x1]
  2c:	mov	x16, x1
  30:	br	x16
  34:	ret

0000000000000038 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>:
  38:	stp	x29, x30, [sp, #-32]!
  3c:	mov	x29, sp
  40:	stp	x19, x20, [sp, #16]
  44:	mov	x19, x0
  48:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
  4c:	ldr	x0, [x0]
  50:	add	x20, x20, #0x0
  54:	cmp	x0, x20
  58:	b.eq	60 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x28>  // b.none
  5c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
  60:	ldr	x0, [x19, #8]
  64:	cmp	x0, x20
  68:	b.eq	70 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x38>  // b.none
  6c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>

0000000000000080 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>:
  80:	stp	x29, x30, [sp, #-32]!
  84:	add	x0, x0, #0xf0
  88:	mov	x29, sp
  8c:	str	x19, [sp, #16]
  90:	mov	x19, x2
  94:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
  98:	stp	x19, xzr, [x0]
  9c:	mov	w1, #0x1                   	// #1
  a0:	strb	w1, [x0, #24]
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

00000000000000b0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>:
  b0:	stp	x29, x30, [sp, #-32]!
  b4:	add	x0, x0, #0xf0
  b8:	mov	x29, sp
  bc:	str	x19, [sp, #16]
  c0:	mov	x19, x2
  c4:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
  c8:	stp	x19, xzr, [x0]
  cc:	strb	wzr, [x0, #24]
  d0:	ldr	x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #32
  d8:	ret

00000000000000dc <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>:
  dc:	stp	x29, x30, [sp, #-32]!
  e0:	add	x0, x0, #0xf0
  e4:	mov	x29, sp
  e8:	stp	x19, x20, [sp, #16]
  ec:	mov	x19, x2
  f0:	mov	x20, x3
  f4:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
  f8:	stp	xzr, x20, [x0]
  fc:	str	x19, [x0, #16]
 100:	strb	wzr, [x0, #24]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #32
 10c:	ret

0000000000000110 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv>:
 110:	stp	x29, x30, [sp, #-32]!
 114:	mov	x29, sp
 118:	str	x19, [sp, #16]
 11c:	mov	x19, x1
 120:	ldrb	w1, [x2, #8]
 124:	cbz	w1, 160 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x50>
 128:	ldrb	w1, [x19, #24]
 12c:	cbz	w1, 17c <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x6c>
 130:	ldr	x2, [x19, #8]
 134:	cbz	x2, 14c <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x3c>
 138:	ldr	x1, [x19, #16]
 13c:	mov	x16, x2
 140:	ldr	x19, [sp, #16]
 144:	ldp	x29, x30, [sp], #32
 148:	br	x16
 14c:	ldr	x1, [x19]
 150:	ldr	x19, [sp, #16]
 154:	mov	x16, x1
 158:	ldp	x29, x30, [sp], #32
 15c:	br	x16
 160:	mov	x1, x0
 164:	ldr	x0, [x2]
 168:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 16c:	ldp	x2, x3, [x19]
 170:	stp	x2, x3, [x0]
 174:	ldp	x2, x3, [x19, #16]
 178:	stp	x2, x3, [x0, #16]
 17c:	ldr	x19, [sp, #16]
 180:	ldp	x29, x30, [sp], #32
 184:	ret

0000000000000188 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>:
 188:	stp	x29, x30, [sp, #-48]!
 18c:	and	w1, w1, #0xff
 190:	mov	x29, sp
 194:	str	x19, [sp, #16]
 198:	mov	x19, x0
 19c:	ldr	x0, [x0, #240]
 1a0:	cbz	x2, 1ec <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x64>
 1a4:	str	x2, [sp, #32]
 1a8:	strb	w1, [sp, #40]
 1ac:	cbz	x0, 1c0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x38>
 1b0:	adrp	x1, 0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 1b4:	add	x2, sp, #0x20
 1b8:	add	x1, x1, #0x0
 1bc:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 1c0:	ldr	x0, [x19, #240]
 1c4:	cbz	x0, 1e0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x58>
 1c8:	str	xzr, [x19, #240]
 1cc:	adrp	x1, 0 <_ZN3GTM12aa_node_base5s_nilE>
 1d0:	add	x1, x1, #0x0
 1d4:	cmp	x0, x1
 1d8:	b.eq	1e0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x58>  // b.none
 1dc:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 1e0:	ldr	x19, [sp, #16]
 1e4:	ldp	x29, x30, [sp], #48
 1e8:	ret
 1ec:	cbz	x0, 1c0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x38>
 1f0:	and	x2, x1, #0xff
 1f4:	adrp	x1, 0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 1f8:	add	x1, x1, #0x0
 1fc:	b	1bc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x34>

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE6insertEm:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE6insertEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, #0x40                  	// #64
  14:	str	x21, [sp, #32]
  18:	mov	x21, x1
  1c:	mov	w1, #0x0                   	// #0
  20:	bl	0 <_ZN3GTM7xmallocEmb>
  24:	adrp	x2, 0 <_ZN3GTM12aa_node_base5s_nilE>
  28:	mov	x19, x0
  2c:	add	x2, x2, #0x0
  30:	mov	w0, #0x1                   	// #1
  34:	mov	x1, x19
  38:	stp	x2, x2, [x19]
  3c:	str	w0, [x19, #16]
  40:	mov	x0, x20
  44:	str	x21, [x19, #24]
  48:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  4c:	add	x0, x19, #0x20
  50:	ldp	x19, x20, [sp, #16]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x1
  14:	stp	x21, x22, [sp, #32]
  18:	adrp	x22, 0 <_ZN3GTM12aa_node_base5s_nilE>
  1c:	mov	x21, x2
  20:	add	x22, x22, #0x0
  24:	cmp	x19, x22
  28:	b.eq	54 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x54>  // b.none
  2c:	ldr	x0, [x19, #24]
  30:	add	x1, x19, #0x20
  34:	mov	x2, x21
  38:	blr	x20
  3c:	ldr	x0, [x19]
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  4c:	ldr	x19, [x19, #8]
  50:	b	24 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x24>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

alloc_c.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_malloc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	bl	0 <malloc>
  10:	mov	x19, x0
  14:	cbz	x0, 38 <_ITM_malloc+0x38>
  18:	mov	x1, x0
  1c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  20:	ldr	x0, [x0]
  24:	mrs	x3, tpidr_el0
  28:	adrp	x2, 0 <free>
  2c:	add	x2, x2, #0x0
  30:	ldr	x0, [x3, x0]
  34:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

0000000000000048 <_ITM_calloc>:
  48:	stp	x29, x30, [sp, #-32]!
  4c:	mov	x29, sp
  50:	str	x19, [sp, #16]
  54:	bl	0 <calloc>
  58:	mov	x19, x0
  5c:	cbz	x0, 80 <_ITM_calloc+0x38>
  60:	mov	x1, x0
  64:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  68:	ldr	x0, [x0]
  6c:	mrs	x3, tpidr_el0
  70:	adrp	x2, 0 <free>
  74:	add	x2, x2, #0x0
  78:	ldr	x0, [x3, x0]
  7c:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

0000000000000090 <_ITM_free>:
  90:	mov	x1, x0
  94:	cbz	x0, b4 <_ITM_free+0x24>
  98:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  9c:	ldr	x0, [x0]
  a0:	mrs	x3, tpidr_el0
  a4:	adrp	x2, 0 <free>
  a8:	add	x2, x2, #0x0
  ac:	ldr	x0, [x3, x0]
  b0:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
  b4:	ret

00000000000000b8 <_ITM_dropReferences>:
  b8:	stp	x29, x30, [sp, #-16]!
  bc:	adrp	x0, 0 <_ITM_malloc>
  c0:	add	x0, x0, #0x0
  c4:	mov	x29, sp
  c8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

alloc_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <del_opnt>:
   0:	mov	x1, #0x0                   	// #0
   4:	b	0 <_ZdlPvRKSt9nothrow_t>

0000000000000008 <del_opvnt>:
   8:	mov	x1, #0x0                   	// #0
   c:	b	0 <_ZdaPvRKSt9nothrow_t>

0000000000000010 <delsz_opnt>:
  10:	mov	x2, #0x0                   	// #0
  14:	b	0 <_ZdlPvmRKSt9nothrow_t>

0000000000000018 <_ZGTtnwm>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	mov	x29, sp
  20:	str	x19, [sp, #16]
  24:	bl	0 <_Znwm>
  28:	mov	x19, x0
  2c:	cbz	x0, 50 <_ZGTtnwm+0x38>
  30:	adrp	x0, 0 <del_opnt>
  34:	mrs	x3, tpidr_el0
  38:	mov	x1, x19
  3c:	ldr	x2, [x0]
  40:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  44:	ldr	x0, [x0]
  48:	ldr	x0, [x3, x0]
  4c:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZGTtnwmRKSt9nothrow_t>:
  60:	stp	x29, x30, [sp, #-32]!
  64:	mov	x29, sp
  68:	str	x19, [sp, #16]
  6c:	bl	0 <_ZnwmRKSt9nothrow_t>
  70:	mov	x19, x0
  74:	cbz	x0, 98 <_ZGTtnwmRKSt9nothrow_t+0x38>
  78:	mov	x1, x0
  7c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  80:	ldr	x0, [x0]
  84:	mrs	x3, tpidr_el0
  88:	adrp	x2, 0 <del_opnt>
  8c:	add	x2, x2, #0x0
  90:	ldr	x0, [x3, x0]
  94:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  98:	mov	x0, x19
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

00000000000000a8 <_ZGTtnam>:
  a8:	stp	x29, x30, [sp, #-32]!
  ac:	mov	x29, sp
  b0:	str	x19, [sp, #16]
  b4:	bl	0 <_Znam>
  b8:	mov	x19, x0
  bc:	cbz	x0, e0 <_ZGTtnam+0x38>
  c0:	adrp	x0, 0 <del_opnt>
  c4:	mrs	x3, tpidr_el0
  c8:	mov	x1, x19
  cc:	ldr	x2, [x0]
  d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  d4:	ldr	x0, [x0]
  d8:	ldr	x0, [x3, x0]
  dc:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  e0:	mov	x0, x19
  e4:	ldr	x19, [sp, #16]
  e8:	ldp	x29, x30, [sp], #32
  ec:	ret

00000000000000f0 <_ZGTtnamRKSt9nothrow_t>:
  f0:	stp	x29, x30, [sp, #-32]!
  f4:	mov	x29, sp
  f8:	str	x19, [sp, #16]
  fc:	bl	0 <_ZnamRKSt9nothrow_t>
 100:	mov	x19, x0
 104:	cbz	x0, 128 <_ZGTtnamRKSt9nothrow_t+0x38>
 108:	mov	x1, x0
 10c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 110:	ldr	x0, [x0]
 114:	mrs	x3, tpidr_el0
 118:	adrp	x2, 0 <del_opnt>
 11c:	add	x2, x2, #0x0
 120:	ldr	x0, [x3, x0]
 124:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 128:	mov	x0, x19
 12c:	ldr	x19, [sp, #16]
 130:	ldp	x29, x30, [sp], #32
 134:	ret

0000000000000138 <_ZGTtdlPv>:
 138:	mov	x1, x0
 13c:	cbz	x0, 15c <_ZGTtdlPv+0x24>
 140:	adrp	x0, 0 <del_opnt>
 144:	mrs	x3, tpidr_el0
 148:	ldr	x2, [x0]
 14c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 150:	ldr	x0, [x0]
 154:	ldr	x0, [x3, x0]
 158:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 15c:	ret

0000000000000160 <_ZGTtdlPvRKSt9nothrow_t>:
 160:	mov	x1, x0
 164:	cbz	x0, 184 <_ZGTtdlPvRKSt9nothrow_t+0x24>
 168:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 16c:	ldr	x0, [x0]
 170:	mrs	x3, tpidr_el0
 174:	adrp	x2, 0 <del_opnt>
 178:	add	x2, x2, #0x0
 17c:	ldr	x0, [x3, x0]
 180:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 184:	ret

0000000000000188 <_ZGTtdaPv>:
 188:	mov	x1, x0
 18c:	cbz	x0, 1ac <_ZGTtdaPv+0x24>
 190:	adrp	x0, 0 <del_opnt>
 194:	mrs	x3, tpidr_el0
 198:	ldr	x2, [x0]
 19c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1a0:	ldr	x0, [x0]
 1a4:	ldr	x0, [x3, x0]
 1a8:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 1ac:	ret

00000000000001b0 <_ZGTtdaPvRKSt9nothrow_t>:
 1b0:	mov	x1, x0
 1b4:	cbz	x0, 1d4 <_ZGTtdaPvRKSt9nothrow_t+0x24>
 1b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1bc:	ldr	x0, [x0]
 1c0:	mrs	x3, tpidr_el0
 1c4:	adrp	x2, 0 <del_opnt>
 1c8:	add	x2, x2, #0x0
 1cc:	ldr	x0, [x3, x0]
 1d0:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 1d4:	ret

00000000000001d8 <_ZGTtdlPvm>:
 1d8:	mov	x2, x1
 1dc:	cbz	x0, 200 <_ZGTtdlPvm+0x28>
 1e0:	adrp	x1, 0 <del_opnt>
 1e4:	mrs	x4, tpidr_el0
 1e8:	ldr	x3, [x1]
 1ec:	mov	x1, x0
 1f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1f4:	ldr	x0, [x0]
 1f8:	ldr	x0, [x4, x0]
 1fc:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 200:	ret

0000000000000204 <_ZGTtdlPvmRKSt9nothrow_t>:
 204:	mov	x2, x1
 208:	cbz	x0, 22c <_ZGTtdlPvmRKSt9nothrow_t+0x28>
 20c:	mov	x1, x0
 210:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 214:	ldr	x0, [x0]
 218:	mrs	x4, tpidr_el0
 21c:	adrp	x3, 0 <del_opnt>
 220:	add	x3, x3, #0x0
 224:	ldr	x0, [x4, x0]
 228:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 22c:	ret

barrier.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>:
       0:	cmp	x0, x1
       4:	b.hi	2c <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0+0x2c>  // b.pmore
       8:	add	x0, x0, x2
       c:	cmp	x1, x0
      10:	cset	w0, cc  // cc = lo, ul, last
      14:	cbz	w0, 38 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0+0x38>
      18:	stp	x29, x30, [sp, #-16]!
      1c:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
      20:	add	x0, x0, #0x0
      24:	mov	x29, sp
      28:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
      2c:	add	x1, x1, x2
      30:	cmp	x0, x1
      34:	b	10 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0+0x10>
      38:	mov	w0, #0x0                   	// #0
      3c:	ret

0000000000000040 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>:
      40:	cmp	w3, #0x0
      44:	ccmp	w4, #0x0, #0x4, ne  // ne = any
      48:	b.ne	50 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x10>  // b.any
      4c:	b	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
      50:	mov	w0, #0x1                   	// #1
      54:	ret

0000000000000058 <_ITM_RU1>:
      58:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      5c:	ldr	x2, [x2]
      60:	mrs	x3, tpidr_el0
      64:	mov	x1, x0
      68:	add	x2, x3, x2
      6c:	ldr	x0, [x2, #8]
      70:	ldr	x2, [x0]
      74:	ldr	x2, [x2, #48]
      78:	mov	x16, x2
      7c:	br	x16

0000000000000080 <_ITM_RaRU1>:
      80:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      84:	ldr	x2, [x2]
      88:	mrs	x3, tpidr_el0
      8c:	mov	x1, x0
      90:	add	x2, x3, x2
      94:	ldr	x0, [x2, #8]
      98:	ldr	x2, [x0]
      9c:	ldr	x2, [x2, #56]
      a0:	mov	x16, x2
      a4:	br	x16

00000000000000a8 <_ITM_RaWU1>:
      a8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      ac:	ldr	x2, [x2]
      b0:	mrs	x3, tpidr_el0
      b4:	mov	x1, x0
      b8:	add	x2, x3, x2
      bc:	ldr	x0, [x2, #8]
      c0:	ldr	x2, [x0]
      c4:	ldr	x2, [x2, #64]
      c8:	mov	x16, x2
      cc:	br	x16

00000000000000d0 <_ITM_RfWU1>:
      d0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      d4:	ldr	x2, [x2]
      d8:	mrs	x3, tpidr_el0
      dc:	mov	x1, x0
      e0:	add	x2, x3, x2
      e4:	ldr	x0, [x2, #8]
      e8:	ldr	x2, [x0]
      ec:	ldr	x2, [x2, #72]
      f0:	mov	x16, x2
      f4:	br	x16

00000000000000f8 <_ITM_WU1>:
      f8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      fc:	ldr	x2, [x2]
     100:	mrs	x3, tpidr_el0
     104:	mov	x4, x0
     108:	add	x2, x3, x2
     10c:	ldr	x0, [x2, #8]
     110:	ldr	x2, [x0]
     114:	ldr	x3, [x2, #80]
     118:	mov	w2, w1
     11c:	mov	x1, x4
     120:	mov	x16, x3
     124:	br	x16

0000000000000128 <_ITM_WaRU1>:
     128:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     12c:	ldr	x2, [x2]
     130:	mrs	x3, tpidr_el0
     134:	mov	x4, x0
     138:	add	x2, x3, x2
     13c:	ldr	x0, [x2, #8]
     140:	ldr	x2, [x0]
     144:	ldr	x3, [x2, #88]
     148:	mov	w2, w1
     14c:	mov	x1, x4
     150:	mov	x16, x3
     154:	br	x16

0000000000000158 <_ITM_WaWU1>:
     158:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     15c:	ldr	x2, [x2]
     160:	mrs	x3, tpidr_el0
     164:	mov	x4, x0
     168:	add	x2, x3, x2
     16c:	ldr	x0, [x2, #8]
     170:	ldr	x2, [x0]
     174:	ldr	x3, [x2, #96]
     178:	mov	w2, w1
     17c:	mov	x1, x4
     180:	mov	x16, x3
     184:	br	x16

0000000000000188 <_ITM_RU2>:
     188:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     18c:	ldr	x2, [x2]
     190:	mrs	x3, tpidr_el0
     194:	mov	x1, x0
     198:	add	x2, x3, x2
     19c:	ldr	x0, [x2, #8]
     1a0:	ldr	x2, [x0]
     1a4:	ldr	x2, [x2, #104]
     1a8:	mov	x16, x2
     1ac:	br	x16

00000000000001b0 <_ITM_RaRU2>:
     1b0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1b4:	ldr	x2, [x2]
     1b8:	mrs	x3, tpidr_el0
     1bc:	mov	x1, x0
     1c0:	add	x2, x3, x2
     1c4:	ldr	x0, [x2, #8]
     1c8:	ldr	x2, [x0]
     1cc:	ldr	x2, [x2, #112]
     1d0:	mov	x16, x2
     1d4:	br	x16

00000000000001d8 <_ITM_RaWU2>:
     1d8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1dc:	ldr	x2, [x2]
     1e0:	mrs	x3, tpidr_el0
     1e4:	mov	x1, x0
     1e8:	add	x2, x3, x2
     1ec:	ldr	x0, [x2, #8]
     1f0:	ldr	x2, [x0]
     1f4:	ldr	x2, [x2, #120]
     1f8:	mov	x16, x2
     1fc:	br	x16

0000000000000200 <_ITM_RfWU2>:
     200:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     204:	ldr	x2, [x2]
     208:	mrs	x3, tpidr_el0
     20c:	mov	x1, x0
     210:	add	x2, x3, x2
     214:	ldr	x0, [x2, #8]
     218:	ldr	x2, [x0]
     21c:	ldr	x2, [x2, #128]
     220:	mov	x16, x2
     224:	br	x16

0000000000000228 <_ITM_WU2>:
     228:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     22c:	ldr	x2, [x2]
     230:	mrs	x3, tpidr_el0
     234:	mov	x4, x0
     238:	add	x2, x3, x2
     23c:	ldr	x0, [x2, #8]
     240:	ldr	x2, [x0]
     244:	ldr	x3, [x2, #136]
     248:	mov	w2, w1
     24c:	mov	x1, x4
     250:	mov	x16, x3
     254:	br	x16

0000000000000258 <_ITM_WaRU2>:
     258:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     25c:	ldr	x2, [x2]
     260:	mrs	x3, tpidr_el0
     264:	mov	x4, x0
     268:	add	x2, x3, x2
     26c:	ldr	x0, [x2, #8]
     270:	ldr	x2, [x0]
     274:	ldr	x3, [x2, #144]
     278:	mov	w2, w1
     27c:	mov	x1, x4
     280:	mov	x16, x3
     284:	br	x16

0000000000000288 <_ITM_WaWU2>:
     288:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     28c:	ldr	x2, [x2]
     290:	mrs	x3, tpidr_el0
     294:	mov	x4, x0
     298:	add	x2, x3, x2
     29c:	ldr	x0, [x2, #8]
     2a0:	ldr	x2, [x0]
     2a4:	ldr	x3, [x2, #152]
     2a8:	mov	w2, w1
     2ac:	mov	x1, x4
     2b0:	mov	x16, x3
     2b4:	br	x16

00000000000002b8 <_ITM_RU4>:
     2b8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2bc:	ldr	x2, [x2]
     2c0:	mrs	x3, tpidr_el0
     2c4:	mov	x1, x0
     2c8:	add	x2, x3, x2
     2cc:	ldr	x0, [x2, #8]
     2d0:	ldr	x2, [x0]
     2d4:	ldr	x2, [x2, #160]
     2d8:	mov	x16, x2
     2dc:	br	x16

00000000000002e0 <_ITM_RaRU4>:
     2e0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2e4:	ldr	x2, [x2]
     2e8:	mrs	x3, tpidr_el0
     2ec:	mov	x1, x0
     2f0:	add	x2, x3, x2
     2f4:	ldr	x0, [x2, #8]
     2f8:	ldr	x2, [x0]
     2fc:	ldr	x2, [x2, #168]
     300:	mov	x16, x2
     304:	br	x16

0000000000000308 <_ITM_RaWU4>:
     308:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     30c:	ldr	x2, [x2]
     310:	mrs	x3, tpidr_el0
     314:	mov	x1, x0
     318:	add	x2, x3, x2
     31c:	ldr	x0, [x2, #8]
     320:	ldr	x2, [x0]
     324:	ldr	x2, [x2, #176]
     328:	mov	x16, x2
     32c:	br	x16

0000000000000330 <_ITM_RfWU4>:
     330:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     334:	ldr	x2, [x2]
     338:	mrs	x3, tpidr_el0
     33c:	mov	x1, x0
     340:	add	x2, x3, x2
     344:	ldr	x0, [x2, #8]
     348:	ldr	x2, [x0]
     34c:	ldr	x2, [x2, #184]
     350:	mov	x16, x2
     354:	br	x16

0000000000000358 <_ITM_WU4>:
     358:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     35c:	ldr	x3, [x3]
     360:	mrs	x4, tpidr_el0
     364:	mov	x5, x0
     368:	add	x3, x4, x3
     36c:	ldr	x0, [x3, #8]
     370:	ldr	x2, [x0]
     374:	ldr	x3, [x2, #192]
     378:	mov	w2, w1
     37c:	mov	x1, x5
     380:	mov	x16, x3
     384:	br	x16

0000000000000388 <_ITM_WaRU4>:
     388:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     38c:	ldr	x3, [x3]
     390:	mrs	x4, tpidr_el0
     394:	mov	x5, x0
     398:	add	x3, x4, x3
     39c:	ldr	x0, [x3, #8]
     3a0:	ldr	x2, [x0]
     3a4:	ldr	x3, [x2, #200]
     3a8:	mov	w2, w1
     3ac:	mov	x1, x5
     3b0:	mov	x16, x3
     3b4:	br	x16

00000000000003b8 <_ITM_WaWU4>:
     3b8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     3bc:	ldr	x3, [x3]
     3c0:	mrs	x4, tpidr_el0
     3c4:	mov	x5, x0
     3c8:	add	x3, x4, x3
     3cc:	ldr	x0, [x3, #8]
     3d0:	ldr	x2, [x0]
     3d4:	ldr	x3, [x2, #208]
     3d8:	mov	w2, w1
     3dc:	mov	x1, x5
     3e0:	mov	x16, x3
     3e4:	br	x16

00000000000003e8 <_ITM_RU8>:
     3e8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     3ec:	ldr	x2, [x2]
     3f0:	mrs	x3, tpidr_el0
     3f4:	mov	x1, x0
     3f8:	add	x2, x3, x2
     3fc:	ldr	x0, [x2, #8]
     400:	ldr	x2, [x0]
     404:	ldr	x2, [x2, #216]
     408:	mov	x16, x2
     40c:	br	x16

0000000000000410 <_ITM_RaRU8>:
     410:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     414:	ldr	x2, [x2]
     418:	mrs	x3, tpidr_el0
     41c:	mov	x1, x0
     420:	add	x2, x3, x2
     424:	ldr	x0, [x2, #8]
     428:	ldr	x2, [x0]
     42c:	ldr	x2, [x2, #224]
     430:	mov	x16, x2
     434:	br	x16

0000000000000438 <_ITM_RaWU8>:
     438:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     43c:	ldr	x2, [x2]
     440:	mrs	x3, tpidr_el0
     444:	mov	x1, x0
     448:	add	x2, x3, x2
     44c:	ldr	x0, [x2, #8]
     450:	ldr	x2, [x0]
     454:	ldr	x2, [x2, #232]
     458:	mov	x16, x2
     45c:	br	x16

0000000000000460 <_ITM_RfWU8>:
     460:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     464:	ldr	x2, [x2]
     468:	mrs	x3, tpidr_el0
     46c:	mov	x1, x0
     470:	add	x2, x3, x2
     474:	ldr	x0, [x2, #8]
     478:	ldr	x2, [x0]
     47c:	ldr	x2, [x2, #240]
     480:	mov	x16, x2
     484:	br	x16

0000000000000488 <_ITM_WU8>:
     488:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     48c:	ldr	x3, [x3]
     490:	mrs	x4, tpidr_el0
     494:	mov	x5, x0
     498:	add	x3, x4, x3
     49c:	ldr	x0, [x3, #8]
     4a0:	ldr	x2, [x0]
     4a4:	ldr	x3, [x2, #248]
     4a8:	mov	x2, x1
     4ac:	mov	x1, x5
     4b0:	mov	x16, x3
     4b4:	br	x16

00000000000004b8 <_ITM_WaRU8>:
     4b8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     4bc:	ldr	x3, [x3]
     4c0:	mrs	x4, tpidr_el0
     4c4:	mov	x5, x0
     4c8:	add	x3, x4, x3
     4cc:	ldr	x0, [x3, #8]
     4d0:	ldr	x2, [x0]
     4d4:	ldr	x3, [x2, #256]
     4d8:	mov	x2, x1
     4dc:	mov	x1, x5
     4e0:	mov	x16, x3
     4e4:	br	x16

00000000000004e8 <_ITM_WaWU8>:
     4e8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     4ec:	ldr	x3, [x3]
     4f0:	mrs	x4, tpidr_el0
     4f4:	mov	x5, x0
     4f8:	add	x3, x4, x3
     4fc:	ldr	x0, [x3, #8]
     500:	ldr	x2, [x0]
     504:	ldr	x3, [x2, #264]
     508:	mov	x2, x1
     50c:	mov	x1, x5
     510:	mov	x16, x3
     514:	br	x16

0000000000000518 <_ITM_RF>:
     518:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     51c:	ldr	x2, [x2]
     520:	mrs	x3, tpidr_el0
     524:	mov	x1, x0
     528:	add	x2, x3, x2
     52c:	ldr	x0, [x2, #8]
     530:	ldr	x2, [x0]
     534:	ldr	x2, [x2, #272]
     538:	mov	x16, x2
     53c:	br	x16

0000000000000540 <_ITM_RaRF>:
     540:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     544:	ldr	x2, [x2]
     548:	mrs	x3, tpidr_el0
     54c:	mov	x1, x0
     550:	add	x2, x3, x2
     554:	ldr	x0, [x2, #8]
     558:	ldr	x2, [x0]
     55c:	ldr	x2, [x2, #280]
     560:	mov	x16, x2
     564:	br	x16

0000000000000568 <_ITM_RaWF>:
     568:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     56c:	ldr	x2, [x2]
     570:	mrs	x3, tpidr_el0
     574:	mov	x1, x0
     578:	add	x2, x3, x2
     57c:	ldr	x0, [x2, #8]
     580:	ldr	x2, [x0]
     584:	ldr	x2, [x2, #288]
     588:	mov	x16, x2
     58c:	br	x16

0000000000000590 <_ITM_RfWF>:
     590:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     594:	ldr	x2, [x2]
     598:	mrs	x3, tpidr_el0
     59c:	mov	x1, x0
     5a0:	add	x2, x3, x2
     5a4:	ldr	x0, [x2, #8]
     5a8:	ldr	x2, [x0]
     5ac:	ldr	x2, [x2, #296]
     5b0:	mov	x16, x2
     5b4:	br	x16

00000000000005b8 <_ITM_WF>:
     5b8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5bc:	ldr	x2, [x2]
     5c0:	mrs	x3, tpidr_el0
     5c4:	mov	x1, x0
     5c8:	add	x2, x3, x2
     5cc:	ldr	x0, [x2, #8]
     5d0:	ldr	x2, [x0]
     5d4:	ldr	x2, [x2, #304]
     5d8:	mov	x16, x2
     5dc:	br	x16

00000000000005e0 <_ITM_WaRF>:
     5e0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5e4:	ldr	x2, [x2]
     5e8:	mrs	x3, tpidr_el0
     5ec:	mov	x1, x0
     5f0:	add	x2, x3, x2
     5f4:	ldr	x0, [x2, #8]
     5f8:	ldr	x2, [x0]
     5fc:	ldr	x2, [x2, #312]
     600:	mov	x16, x2
     604:	br	x16

0000000000000608 <_ITM_WaWF>:
     608:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     60c:	ldr	x2, [x2]
     610:	mrs	x3, tpidr_el0
     614:	mov	x1, x0
     618:	add	x2, x3, x2
     61c:	ldr	x0, [x2, #8]
     620:	ldr	x2, [x0]
     624:	ldr	x2, [x2, #320]
     628:	mov	x16, x2
     62c:	br	x16

0000000000000630 <_ITM_RD>:
     630:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     634:	ldr	x2, [x2]
     638:	mrs	x3, tpidr_el0
     63c:	mov	x1, x0
     640:	add	x2, x3, x2
     644:	ldr	x0, [x2, #8]
     648:	ldr	x2, [x0]
     64c:	ldr	x2, [x2, #328]
     650:	mov	x16, x2
     654:	br	x16

0000000000000658 <_ITM_RaRD>:
     658:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     65c:	ldr	x2, [x2]
     660:	mrs	x3, tpidr_el0
     664:	mov	x1, x0
     668:	add	x2, x3, x2
     66c:	ldr	x0, [x2, #8]
     670:	ldr	x2, [x0]
     674:	ldr	x2, [x2, #336]
     678:	mov	x16, x2
     67c:	br	x16

0000000000000680 <_ITM_RaWD>:
     680:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     684:	ldr	x2, [x2]
     688:	mrs	x3, tpidr_el0
     68c:	mov	x1, x0
     690:	add	x2, x3, x2
     694:	ldr	x0, [x2, #8]
     698:	ldr	x2, [x0]
     69c:	ldr	x2, [x2, #344]
     6a0:	mov	x16, x2
     6a4:	br	x16

00000000000006a8 <_ITM_RfWD>:
     6a8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6ac:	ldr	x2, [x2]
     6b0:	mrs	x3, tpidr_el0
     6b4:	mov	x1, x0
     6b8:	add	x2, x3, x2
     6bc:	ldr	x0, [x2, #8]
     6c0:	ldr	x2, [x0]
     6c4:	ldr	x2, [x2, #352]
     6c8:	mov	x16, x2
     6cc:	br	x16

00000000000006d0 <_ITM_WD>:
     6d0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6d4:	ldr	x2, [x2]
     6d8:	mrs	x3, tpidr_el0
     6dc:	mov	x1, x0
     6e0:	add	x2, x3, x2
     6e4:	ldr	x0, [x2, #8]
     6e8:	ldr	x2, [x0]
     6ec:	ldr	x2, [x2, #360]
     6f0:	mov	x16, x2
     6f4:	br	x16

00000000000006f8 <_ITM_WaRD>:
     6f8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6fc:	ldr	x2, [x2]
     700:	mrs	x3, tpidr_el0
     704:	mov	x1, x0
     708:	add	x2, x3, x2
     70c:	ldr	x0, [x2, #8]
     710:	ldr	x2, [x0]
     714:	ldr	x2, [x2, #368]
     718:	mov	x16, x2
     71c:	br	x16

0000000000000720 <_ITM_WaWD>:
     720:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     724:	ldr	x2, [x2]
     728:	mrs	x3, tpidr_el0
     72c:	mov	x1, x0
     730:	add	x2, x3, x2
     734:	ldr	x0, [x2, #8]
     738:	ldr	x2, [x0]
     73c:	ldr	x2, [x2, #376]
     740:	mov	x16, x2
     744:	br	x16

0000000000000748 <_ITM_RE>:
     748:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     74c:	ldr	x2, [x2]
     750:	mrs	x3, tpidr_el0
     754:	mov	x1, x0
     758:	add	x2, x3, x2
     75c:	ldr	x0, [x2, #8]
     760:	ldr	x2, [x0]
     764:	ldr	x2, [x2, #384]
     768:	mov	x16, x2
     76c:	br	x16

0000000000000770 <_ITM_RaRE>:
     770:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     774:	ldr	x2, [x2]
     778:	mrs	x3, tpidr_el0
     77c:	mov	x1, x0
     780:	add	x2, x3, x2
     784:	ldr	x0, [x2, #8]
     788:	ldr	x2, [x0]
     78c:	ldr	x2, [x2, #392]
     790:	mov	x16, x2
     794:	br	x16

0000000000000798 <_ITM_RaWE>:
     798:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     79c:	ldr	x2, [x2]
     7a0:	mrs	x3, tpidr_el0
     7a4:	mov	x1, x0
     7a8:	add	x2, x3, x2
     7ac:	ldr	x0, [x2, #8]
     7b0:	ldr	x2, [x0]
     7b4:	ldr	x2, [x2, #400]
     7b8:	mov	x16, x2
     7bc:	br	x16

00000000000007c0 <_ITM_RfWE>:
     7c0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7c4:	ldr	x2, [x2]
     7c8:	mrs	x3, tpidr_el0
     7cc:	mov	x1, x0
     7d0:	add	x2, x3, x2
     7d4:	ldr	x0, [x2, #8]
     7d8:	ldr	x2, [x0]
     7dc:	ldr	x2, [x2, #408]
     7e0:	mov	x16, x2
     7e4:	br	x16

00000000000007e8 <_ITM_WE>:
     7e8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7ec:	ldr	x2, [x2]
     7f0:	mrs	x3, tpidr_el0
     7f4:	mov	x1, x0
     7f8:	add	x2, x3, x2
     7fc:	ldr	x0, [x2, #8]
     800:	ldr	x2, [x0]
     804:	ldr	x2, [x2, #416]
     808:	mov	x16, x2
     80c:	br	x16

0000000000000810 <_ITM_WaRE>:
     810:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     814:	ldr	x2, [x2]
     818:	mrs	x3, tpidr_el0
     81c:	mov	x1, x0
     820:	add	x2, x3, x2
     824:	ldr	x0, [x2, #8]
     828:	ldr	x2, [x0]
     82c:	ldr	x2, [x2, #424]
     830:	mov	x16, x2
     834:	br	x16

0000000000000838 <_ITM_WaWE>:
     838:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     83c:	ldr	x2, [x2]
     840:	mrs	x3, tpidr_el0
     844:	mov	x1, x0
     848:	add	x2, x3, x2
     84c:	ldr	x0, [x2, #8]
     850:	ldr	x2, [x0]
     854:	ldr	x2, [x2, #432]
     858:	mov	x16, x2
     85c:	br	x16

0000000000000860 <_ITM_RCF>:
     860:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     864:	ldr	x2, [x2]
     868:	mrs	x3, tpidr_el0
     86c:	mov	x1, x0
     870:	add	x2, x3, x2
     874:	ldr	x0, [x2, #8]
     878:	ldr	x2, [x0]
     87c:	ldr	x2, [x2, #440]
     880:	mov	x16, x2
     884:	br	x16

0000000000000888 <_ITM_RaRCF>:
     888:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     88c:	ldr	x2, [x2]
     890:	mrs	x3, tpidr_el0
     894:	mov	x1, x0
     898:	add	x2, x3, x2
     89c:	ldr	x0, [x2, #8]
     8a0:	ldr	x2, [x0]
     8a4:	ldr	x2, [x2, #448]
     8a8:	mov	x16, x2
     8ac:	br	x16

00000000000008b0 <_ITM_RaWCF>:
     8b0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8b4:	ldr	x2, [x2]
     8b8:	mrs	x3, tpidr_el0
     8bc:	mov	x1, x0
     8c0:	add	x2, x3, x2
     8c4:	ldr	x0, [x2, #8]
     8c8:	ldr	x2, [x0]
     8cc:	ldr	x2, [x2, #456]
     8d0:	mov	x16, x2
     8d4:	br	x16

00000000000008d8 <_ITM_RfWCF>:
     8d8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8dc:	ldr	x2, [x2]
     8e0:	mrs	x3, tpidr_el0
     8e4:	mov	x1, x0
     8e8:	add	x2, x3, x2
     8ec:	ldr	x0, [x2, #8]
     8f0:	ldr	x2, [x0]
     8f4:	ldr	x2, [x2, #464]
     8f8:	mov	x16, x2
     8fc:	br	x16

0000000000000900 <_ITM_WCF>:
     900:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     904:	ldr	x2, [x2]
     908:	mrs	x3, tpidr_el0
     90c:	mov	x1, x0
     910:	add	x2, x3, x2
     914:	ldr	x0, [x2, #8]
     918:	ldr	x2, [x0]
     91c:	ldr	x2, [x2, #472]
     920:	mov	x16, x2
     924:	br	x16

0000000000000928 <_ITM_WaRCF>:
     928:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     92c:	ldr	x2, [x2]
     930:	mrs	x3, tpidr_el0
     934:	mov	x1, x0
     938:	add	x2, x3, x2
     93c:	ldr	x0, [x2, #8]
     940:	ldr	x2, [x0]
     944:	ldr	x2, [x2, #480]
     948:	mov	x16, x2
     94c:	br	x16

0000000000000950 <_ITM_WaWCF>:
     950:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     954:	ldr	x2, [x2]
     958:	mrs	x3, tpidr_el0
     95c:	mov	x1, x0
     960:	add	x2, x3, x2
     964:	ldr	x0, [x2, #8]
     968:	ldr	x2, [x0]
     96c:	ldr	x2, [x2, #488]
     970:	mov	x16, x2
     974:	br	x16

0000000000000978 <_ITM_RCD>:
     978:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     97c:	ldr	x2, [x2]
     980:	mrs	x3, tpidr_el0
     984:	mov	x1, x0
     988:	add	x2, x3, x2
     98c:	ldr	x0, [x2, #8]
     990:	ldr	x2, [x0]
     994:	ldr	x2, [x2, #496]
     998:	mov	x16, x2
     99c:	br	x16

00000000000009a0 <_ITM_RaRCD>:
     9a0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9a4:	ldr	x2, [x2]
     9a8:	mrs	x3, tpidr_el0
     9ac:	mov	x1, x0
     9b0:	add	x2, x3, x2
     9b4:	ldr	x0, [x2, #8]
     9b8:	ldr	x2, [x0]
     9bc:	ldr	x2, [x2, #504]
     9c0:	mov	x16, x2
     9c4:	br	x16

00000000000009c8 <_ITM_RaWCD>:
     9c8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9cc:	ldr	x2, [x2]
     9d0:	mrs	x3, tpidr_el0
     9d4:	mov	x1, x0
     9d8:	add	x2, x3, x2
     9dc:	ldr	x0, [x2, #8]
     9e0:	ldr	x2, [x0]
     9e4:	ldr	x2, [x2, #512]
     9e8:	mov	x16, x2
     9ec:	br	x16

00000000000009f0 <_ITM_RfWCD>:
     9f0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9f4:	ldr	x2, [x2]
     9f8:	mrs	x3, tpidr_el0
     9fc:	mov	x1, x0
     a00:	add	x2, x3, x2
     a04:	ldr	x0, [x2, #8]
     a08:	ldr	x2, [x0]
     a0c:	ldr	x2, [x2, #520]
     a10:	mov	x16, x2
     a14:	br	x16

0000000000000a18 <_ITM_WCD>:
     a18:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a1c:	ldr	x2, [x2]
     a20:	mrs	x3, tpidr_el0
     a24:	mov	x1, x0
     a28:	add	x2, x3, x2
     a2c:	ldr	x0, [x2, #8]
     a30:	ldr	x2, [x0]
     a34:	ldr	x2, [x2, #528]
     a38:	mov	x16, x2
     a3c:	br	x16

0000000000000a40 <_ITM_WaRCD>:
     a40:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a44:	ldr	x2, [x2]
     a48:	mrs	x3, tpidr_el0
     a4c:	mov	x1, x0
     a50:	add	x2, x3, x2
     a54:	ldr	x0, [x2, #8]
     a58:	ldr	x2, [x0]
     a5c:	ldr	x2, [x2, #536]
     a60:	mov	x16, x2
     a64:	br	x16

0000000000000a68 <_ITM_WaWCD>:
     a68:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a6c:	ldr	x2, [x2]
     a70:	mrs	x3, tpidr_el0
     a74:	mov	x1, x0
     a78:	add	x2, x3, x2
     a7c:	ldr	x0, [x2, #8]
     a80:	ldr	x2, [x0]
     a84:	ldr	x2, [x2, #544]
     a88:	mov	x16, x2
     a8c:	br	x16

0000000000000a90 <_ITM_RCE>:
     a90:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a94:	ldr	x2, [x2]
     a98:	mrs	x3, tpidr_el0
     a9c:	mov	x1, x0
     aa0:	add	x2, x3, x2
     aa4:	ldr	x0, [x2, #8]
     aa8:	ldr	x2, [x0]
     aac:	ldr	x2, [x2, #552]
     ab0:	mov	x16, x2
     ab4:	br	x16

0000000000000ab8 <_ITM_RaRCE>:
     ab8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     abc:	ldr	x2, [x2]
     ac0:	mrs	x3, tpidr_el0
     ac4:	mov	x1, x0
     ac8:	add	x2, x3, x2
     acc:	ldr	x0, [x2, #8]
     ad0:	ldr	x2, [x0]
     ad4:	ldr	x2, [x2, #560]
     ad8:	mov	x16, x2
     adc:	br	x16

0000000000000ae0 <_ITM_RaWCE>:
     ae0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ae4:	ldr	x2, [x2]
     ae8:	mrs	x3, tpidr_el0
     aec:	mov	x1, x0
     af0:	add	x2, x3, x2
     af4:	ldr	x0, [x2, #8]
     af8:	ldr	x2, [x0]
     afc:	ldr	x2, [x2, #568]
     b00:	mov	x16, x2
     b04:	br	x16

0000000000000b08 <_ITM_RfWCE>:
     b08:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b0c:	ldr	x2, [x2]
     b10:	mrs	x3, tpidr_el0
     b14:	mov	x1, x0
     b18:	add	x2, x3, x2
     b1c:	ldr	x0, [x2, #8]
     b20:	ldr	x2, [x0]
     b24:	ldr	x2, [x2, #576]
     b28:	mov	x16, x2
     b2c:	br	x16

0000000000000b30 <_ITM_WCE>:
     b30:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b34:	ldr	x2, [x2]
     b38:	mrs	x3, tpidr_el0
     b3c:	mov	x1, x0
     b40:	add	x2, x3, x2
     b44:	ldr	x0, [x2, #8]
     b48:	ldr	x2, [x0]
     b4c:	ldr	x2, [x2, #584]
     b50:	mov	x16, x2
     b54:	br	x16

0000000000000b58 <_ITM_WaRCE>:
     b58:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b5c:	ldr	x2, [x2]
     b60:	mrs	x3, tpidr_el0
     b64:	mov	x1, x0
     b68:	add	x2, x3, x2
     b6c:	ldr	x0, [x2, #8]
     b70:	ldr	x2, [x0]
     b74:	ldr	x2, [x2, #592]
     b78:	mov	x16, x2
     b7c:	br	x16

0000000000000b80 <_ITM_WaWCE>:
     b80:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b84:	ldr	x2, [x2]
     b88:	mrs	x3, tpidr_el0
     b8c:	mov	x1, x0
     b90:	add	x2, x3, x2
     b94:	ldr	x0, [x2, #8]
     b98:	ldr	x2, [x0]
     b9c:	ldr	x2, [x2, #600]
     ba0:	mov	x16, x2
     ba4:	br	x16

0000000000000ba8 <_ITM_memcpyRnWt>:
     ba8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bac:	ldr	x4, [x4]
     bb0:	mrs	x5, tpidr_el0
     bb4:	mov	x8, x0
     bb8:	mov	w6, #0x0                   	// #0
     bbc:	add	x4, x5, x4
     bc0:	mov	w5, #0x5                   	// #5
     bc4:	ldr	x0, [x4, #8]
     bc8:	mov	w4, #0x0                   	// #0
     bcc:	ldr	x3, [x0]
     bd0:	ldr	x7, [x3, #608]
     bd4:	mov	x3, x2
     bd8:	mov	x2, x1
     bdc:	mov	x1, x8
     be0:	mov	x16, x7
     be4:	br	x16

0000000000000be8 <_ITM_memmoveRnWt>:
     be8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bec:	ldr	x3, [x3]
     bf0:	mrs	x4, tpidr_el0
     bf4:	stp	x29, x30, [sp, #-48]!
     bf8:	add	x3, x4, x3
     bfc:	mov	x29, sp
     c00:	stp	x21, x22, [sp, #32]
     c04:	mov	x21, x2
     c08:	ldr	x22, [x3, #8]
     c0c:	stp	x19, x20, [sp, #16]
     c10:	mov	x20, x1
     c14:	mov	x19, x0
     c18:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
     c1c:	ldr	x1, [x22]
     c20:	mov	w4, w0
     c24:	mov	x3, x21
     c28:	mov	x2, x20
     c2c:	mov	x0, x22
     c30:	mov	w6, #0x0                   	// #0
     c34:	ldp	x21, x22, [sp, #32]
     c38:	mov	w5, #0x5                   	// #5
     c3c:	ldr	x7, [x1, #608]
     c40:	mov	x1, x19
     c44:	ldp	x19, x20, [sp, #16]
     c48:	mov	x16, x7
     c4c:	ldp	x29, x30, [sp], #48
     c50:	br	x16

0000000000000c54 <_ITM_memcpyRnWtaR>:
     c54:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c58:	ldr	x4, [x4]
     c5c:	mrs	x5, tpidr_el0
     c60:	mov	x8, x0
     c64:	mov	w6, #0x0                   	// #0
     c68:	add	x4, x5, x4
     c6c:	mov	w5, #0x6                   	// #6
     c70:	ldr	x0, [x4, #8]
     c74:	mov	w4, #0x0                   	// #0
     c78:	ldr	x3, [x0]
     c7c:	ldr	x7, [x3, #608]
     c80:	mov	x3, x2
     c84:	mov	x2, x1
     c88:	mov	x1, x8
     c8c:	mov	x16, x7
     c90:	br	x16

0000000000000c94 <_ITM_memmoveRnWtaR>:
     c94:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c98:	ldr	x3, [x3]
     c9c:	mrs	x4, tpidr_el0
     ca0:	stp	x29, x30, [sp, #-48]!
     ca4:	add	x3, x4, x3
     ca8:	mov	x29, sp
     cac:	stp	x21, x22, [sp, #32]
     cb0:	mov	x21, x2
     cb4:	ldr	x22, [x3, #8]
     cb8:	stp	x19, x20, [sp, #16]
     cbc:	mov	x20, x1
     cc0:	mov	x19, x0
     cc4:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
     cc8:	ldr	x1, [x22]
     ccc:	mov	w4, w0
     cd0:	mov	x3, x21
     cd4:	mov	x2, x20
     cd8:	mov	x0, x22
     cdc:	mov	w6, #0x0                   	// #0
     ce0:	ldp	x21, x22, [sp, #32]
     ce4:	mov	w5, #0x6                   	// #6
     ce8:	ldr	x7, [x1, #608]
     cec:	mov	x1, x19
     cf0:	ldp	x19, x20, [sp, #16]
     cf4:	mov	x16, x7
     cf8:	ldp	x29, x30, [sp], #48
     cfc:	br	x16

0000000000000d00 <_ITM_memcpyRnWtaW>:
     d00:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d04:	ldr	x4, [x4]
     d08:	mrs	x5, tpidr_el0
     d0c:	mov	x8, x0
     d10:	mov	w6, #0x0                   	// #0
     d14:	add	x4, x5, x4
     d18:	mov	w5, #0x7                   	// #7
     d1c:	ldr	x0, [x4, #8]
     d20:	mov	w4, #0x0                   	// #0
     d24:	ldr	x3, [x0]
     d28:	ldr	x7, [x3, #608]
     d2c:	mov	x3, x2
     d30:	mov	x2, x1
     d34:	mov	x1, x8
     d38:	mov	x16, x7
     d3c:	br	x16

0000000000000d40 <_ITM_memmoveRnWtaW>:
     d40:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d44:	ldr	x3, [x3]
     d48:	mrs	x4, tpidr_el0
     d4c:	stp	x29, x30, [sp, #-48]!
     d50:	add	x3, x4, x3
     d54:	mov	x29, sp
     d58:	stp	x21, x22, [sp, #32]
     d5c:	mov	x21, x2
     d60:	ldr	x22, [x3, #8]
     d64:	stp	x19, x20, [sp, #16]
     d68:	mov	x20, x1
     d6c:	mov	x19, x0
     d70:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
     d74:	ldr	x1, [x22]
     d78:	mov	w4, w0
     d7c:	mov	x3, x21
     d80:	mov	x2, x20
     d84:	mov	x0, x22
     d88:	mov	w6, #0x0                   	// #0
     d8c:	ldp	x21, x22, [sp, #32]
     d90:	mov	w5, #0x7                   	// #7
     d94:	ldr	x7, [x1, #608]
     d98:	mov	x1, x19
     d9c:	ldp	x19, x20, [sp, #16]
     da0:	mov	x16, x7
     da4:	ldp	x29, x30, [sp], #48
     da8:	br	x16

0000000000000dac <_ITM_memcpyRtWn>:
     dac:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     db0:	ldr	x4, [x4]
     db4:	mrs	x5, tpidr_el0
     db8:	mov	x8, x0
     dbc:	mov	w6, #0x1                   	// #1
     dc0:	add	x4, x5, x4
     dc4:	mov	w5, #0x0                   	// #0
     dc8:	ldr	x0, [x4, #8]
     dcc:	mov	w4, #0x0                   	// #0
     dd0:	ldr	x3, [x0]
     dd4:	ldr	x7, [x3, #608]
     dd8:	mov	x3, x2
     ddc:	mov	x2, x1
     de0:	mov	x1, x8
     de4:	mov	x16, x7
     de8:	br	x16

0000000000000dec <_ITM_memmoveRtWn>:
     dec:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     df0:	ldr	x3, [x3]
     df4:	mrs	x4, tpidr_el0
     df8:	stp	x29, x30, [sp, #-48]!
     dfc:	add	x3, x4, x3
     e00:	mov	x29, sp
     e04:	stp	x21, x22, [sp, #32]
     e08:	mov	x21, x2
     e0c:	ldr	x22, [x3, #8]
     e10:	stp	x19, x20, [sp, #16]
     e14:	mov	x20, x1
     e18:	mov	x19, x0
     e1c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
     e20:	ldr	x1, [x22]
     e24:	mov	w4, w0
     e28:	mov	x3, x21
     e2c:	mov	x2, x20
     e30:	mov	x0, x22
     e34:	mov	w6, #0x1                   	// #1
     e38:	ldp	x21, x22, [sp, #32]
     e3c:	mov	w5, #0x0                   	// #0
     e40:	ldr	x7, [x1, #608]
     e44:	mov	x1, x19
     e48:	ldp	x19, x20, [sp, #16]
     e4c:	mov	x16, x7
     e50:	ldp	x29, x30, [sp], #48
     e54:	br	x16

0000000000000e58 <_ITM_memcpyRtWt>:
     e58:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e5c:	ldr	x4, [x4]
     e60:	mrs	x5, tpidr_el0
     e64:	mov	x8, x0
     e68:	mov	w6, #0x1                   	// #1
     e6c:	add	x4, x5, x4
     e70:	mov	w5, #0x5                   	// #5
     e74:	ldr	x0, [x4, #8]
     e78:	mov	w4, #0x0                   	// #0
     e7c:	ldr	x3, [x0]
     e80:	ldr	x7, [x3, #608]
     e84:	mov	x3, x2
     e88:	mov	x2, x1
     e8c:	mov	x1, x8
     e90:	mov	x16, x7
     e94:	br	x16

0000000000000e98 <_ITM_memmoveRtWt>:
     e98:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e9c:	ldr	x4, [x4]
     ea0:	mrs	x5, tpidr_el0
     ea4:	mov	x8, x0
     ea8:	mov	w6, #0x1                   	// #1
     eac:	add	x4, x5, x4
     eb0:	mov	w5, #0x5                   	// #5
     eb4:	ldr	x0, [x4, #8]
     eb8:	mov	w4, w6
     ebc:	ldr	x3, [x0]
     ec0:	ldr	x7, [x3, #608]
     ec4:	mov	x3, x2
     ec8:	mov	x2, x1
     ecc:	mov	x1, x8
     ed0:	mov	x16, x7
     ed4:	br	x16

0000000000000ed8 <_ITM_memcpyRtWtaR>:
     ed8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     edc:	ldr	x4, [x4]
     ee0:	mrs	x5, tpidr_el0
     ee4:	mov	x8, x0
     ee8:	mov	w6, #0x1                   	// #1
     eec:	add	x4, x5, x4
     ef0:	mov	w5, #0x6                   	// #6
     ef4:	ldr	x0, [x4, #8]
     ef8:	mov	w4, #0x0                   	// #0
     efc:	ldr	x3, [x0]
     f00:	ldr	x7, [x3, #608]
     f04:	mov	x3, x2
     f08:	mov	x2, x1
     f0c:	mov	x1, x8
     f10:	mov	x16, x7
     f14:	br	x16

0000000000000f18 <_ITM_memmoveRtWtaR>:
     f18:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f1c:	ldr	x4, [x4]
     f20:	mrs	x5, tpidr_el0
     f24:	mov	x8, x0
     f28:	mov	w6, #0x1                   	// #1
     f2c:	add	x4, x5, x4
     f30:	mov	w5, #0x6                   	// #6
     f34:	ldr	x0, [x4, #8]
     f38:	mov	w4, w6
     f3c:	ldr	x3, [x0]
     f40:	ldr	x7, [x3, #608]
     f44:	mov	x3, x2
     f48:	mov	x2, x1
     f4c:	mov	x1, x8
     f50:	mov	x16, x7
     f54:	br	x16

0000000000000f58 <_ITM_memcpyRtWtaW>:
     f58:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f5c:	ldr	x4, [x4]
     f60:	mrs	x5, tpidr_el0
     f64:	mov	x8, x0
     f68:	mov	w6, #0x1                   	// #1
     f6c:	add	x4, x5, x4
     f70:	mov	w5, #0x7                   	// #7
     f74:	ldr	x0, [x4, #8]
     f78:	mov	w4, #0x0                   	// #0
     f7c:	ldr	x3, [x0]
     f80:	ldr	x7, [x3, #608]
     f84:	mov	x3, x2
     f88:	mov	x2, x1
     f8c:	mov	x1, x8
     f90:	mov	x16, x7
     f94:	br	x16

0000000000000f98 <_ITM_memmoveRtWtaW>:
     f98:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f9c:	ldr	x4, [x4]
     fa0:	mrs	x5, tpidr_el0
     fa4:	mov	x8, x0
     fa8:	mov	w6, #0x1                   	// #1
     fac:	add	x4, x5, x4
     fb0:	mov	w5, #0x7                   	// #7
     fb4:	ldr	x0, [x4, #8]
     fb8:	mov	w4, w6
     fbc:	ldr	x3, [x0]
     fc0:	ldr	x7, [x3, #608]
     fc4:	mov	x3, x2
     fc8:	mov	x2, x1
     fcc:	mov	x1, x8
     fd0:	mov	x16, x7
     fd4:	br	x16

0000000000000fd8 <_ITM_memcpyRtaRWn>:
     fd8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fdc:	ldr	x4, [x4]
     fe0:	mrs	x5, tpidr_el0
     fe4:	mov	x8, x0
     fe8:	mov	w6, #0x2                   	// #2
     fec:	add	x4, x5, x4
     ff0:	mov	w5, #0x0                   	// #0
     ff4:	ldr	x0, [x4, #8]
     ff8:	mov	w4, #0x0                   	// #0
     ffc:	ldr	x3, [x0]
    1000:	ldr	x7, [x3, #608]
    1004:	mov	x3, x2
    1008:	mov	x2, x1
    100c:	mov	x1, x8
    1010:	mov	x16, x7
    1014:	br	x16

0000000000001018 <_ITM_memmoveRtaRWn>:
    1018:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    101c:	ldr	x3, [x3]
    1020:	mrs	x4, tpidr_el0
    1024:	stp	x29, x30, [sp, #-48]!
    1028:	add	x3, x4, x3
    102c:	mov	x29, sp
    1030:	stp	x21, x22, [sp, #32]
    1034:	mov	x21, x2
    1038:	ldr	x22, [x3, #8]
    103c:	stp	x19, x20, [sp, #16]
    1040:	mov	x20, x1
    1044:	mov	x19, x0
    1048:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
    104c:	ldr	x1, [x22]
    1050:	mov	w4, w0
    1054:	mov	x3, x21
    1058:	mov	x2, x20
    105c:	mov	x0, x22
    1060:	mov	w6, #0x2                   	// #2
    1064:	ldp	x21, x22, [sp, #32]
    1068:	mov	w5, #0x0                   	// #0
    106c:	ldr	x7, [x1, #608]
    1070:	mov	x1, x19
    1074:	ldp	x19, x20, [sp, #16]
    1078:	mov	x16, x7
    107c:	ldp	x29, x30, [sp], #48
    1080:	br	x16

0000000000001084 <_ITM_memcpyRtaRWt>:
    1084:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1088:	ldr	x4, [x4]
    108c:	mrs	x5, tpidr_el0
    1090:	mov	x8, x0
    1094:	mov	w6, #0x2                   	// #2
    1098:	add	x4, x5, x4
    109c:	mov	w5, #0x5                   	// #5
    10a0:	ldr	x0, [x4, #8]
    10a4:	mov	w4, #0x0                   	// #0
    10a8:	ldr	x3, [x0]
    10ac:	ldr	x7, [x3, #608]
    10b0:	mov	x3, x2
    10b4:	mov	x2, x1
    10b8:	mov	x1, x8
    10bc:	mov	x16, x7
    10c0:	br	x16

00000000000010c4 <_ITM_memmoveRtaRWt>:
    10c4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10c8:	ldr	x4, [x4]
    10cc:	mrs	x5, tpidr_el0
    10d0:	mov	x8, x0
    10d4:	mov	w6, #0x2                   	// #2
    10d8:	add	x4, x5, x4
    10dc:	mov	w5, #0x5                   	// #5
    10e0:	ldr	x0, [x4, #8]
    10e4:	mov	w4, #0x1                   	// #1
    10e8:	ldr	x3, [x0]
    10ec:	ldr	x7, [x3, #608]
    10f0:	mov	x3, x2
    10f4:	mov	x2, x1
    10f8:	mov	x1, x8
    10fc:	mov	x16, x7
    1100:	br	x16

0000000000001104 <_ITM_memcpyRtaRWtaR>:
    1104:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1108:	ldr	x4, [x4]
    110c:	mrs	x5, tpidr_el0
    1110:	mov	x8, x0
    1114:	mov	w6, #0x2                   	// #2
    1118:	add	x4, x5, x4
    111c:	mov	w5, #0x6                   	// #6
    1120:	ldr	x0, [x4, #8]
    1124:	mov	w4, #0x0                   	// #0
    1128:	ldr	x3, [x0]
    112c:	ldr	x7, [x3, #608]
    1130:	mov	x3, x2
    1134:	mov	x2, x1
    1138:	mov	x1, x8
    113c:	mov	x16, x7
    1140:	br	x16

0000000000001144 <_ITM_memmoveRtaRWtaR>:
    1144:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1148:	ldr	x4, [x4]
    114c:	mrs	x5, tpidr_el0
    1150:	mov	x8, x0
    1154:	mov	w6, #0x2                   	// #2
    1158:	add	x4, x5, x4
    115c:	mov	w5, #0x6                   	// #6
    1160:	ldr	x0, [x4, #8]
    1164:	mov	w4, #0x1                   	// #1
    1168:	ldr	x3, [x0]
    116c:	ldr	x7, [x3, #608]
    1170:	mov	x3, x2
    1174:	mov	x2, x1
    1178:	mov	x1, x8
    117c:	mov	x16, x7
    1180:	br	x16

0000000000001184 <_ITM_memcpyRtaRWtaW>:
    1184:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1188:	ldr	x4, [x4]
    118c:	mrs	x5, tpidr_el0
    1190:	mov	x8, x0
    1194:	mov	w6, #0x2                   	// #2
    1198:	add	x4, x5, x4
    119c:	mov	w5, #0x7                   	// #7
    11a0:	ldr	x0, [x4, #8]
    11a4:	mov	w4, #0x0                   	// #0
    11a8:	ldr	x3, [x0]
    11ac:	ldr	x7, [x3, #608]
    11b0:	mov	x3, x2
    11b4:	mov	x2, x1
    11b8:	mov	x1, x8
    11bc:	mov	x16, x7
    11c0:	br	x16

00000000000011c4 <_ITM_memmoveRtaRWtaW>:
    11c4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11c8:	ldr	x4, [x4]
    11cc:	mrs	x5, tpidr_el0
    11d0:	mov	x8, x0
    11d4:	mov	w6, #0x2                   	// #2
    11d8:	add	x4, x5, x4
    11dc:	mov	w5, #0x7                   	// #7
    11e0:	ldr	x0, [x4, #8]
    11e4:	mov	w4, #0x1                   	// #1
    11e8:	ldr	x3, [x0]
    11ec:	ldr	x7, [x3, #608]
    11f0:	mov	x3, x2
    11f4:	mov	x2, x1
    11f8:	mov	x1, x8
    11fc:	mov	x16, x7
    1200:	br	x16

0000000000001204 <_ITM_memcpyRtaWWn>:
    1204:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1208:	ldr	x4, [x4]
    120c:	mrs	x5, tpidr_el0
    1210:	mov	x8, x0
    1214:	mov	w6, #0x3                   	// #3
    1218:	add	x4, x5, x4
    121c:	mov	w5, #0x0                   	// #0
    1220:	ldr	x0, [x4, #8]
    1224:	mov	w4, #0x0                   	// #0
    1228:	ldr	x3, [x0]
    122c:	ldr	x7, [x3, #608]
    1230:	mov	x3, x2
    1234:	mov	x2, x1
    1238:	mov	x1, x8
    123c:	mov	x16, x7
    1240:	br	x16

0000000000001244 <_ITM_memmoveRtaWWn>:
    1244:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1248:	ldr	x3, [x3]
    124c:	mrs	x4, tpidr_el0
    1250:	stp	x29, x30, [sp, #-48]!
    1254:	add	x3, x4, x3
    1258:	mov	x29, sp
    125c:	stp	x21, x22, [sp, #32]
    1260:	mov	x21, x2
    1264:	ldr	x22, [x3, #8]
    1268:	stp	x19, x20, [sp, #16]
    126c:	mov	x20, x1
    1270:	mov	x19, x0
    1274:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_.part.0>
    1278:	ldr	x1, [x22]
    127c:	mov	w4, w0
    1280:	mov	x3, x21
    1284:	mov	x2, x20
    1288:	mov	x0, x22
    128c:	mov	w6, #0x3                   	// #3
    1290:	ldp	x21, x22, [sp, #32]
    1294:	mov	w5, #0x0                   	// #0
    1298:	ldr	x7, [x1, #608]
    129c:	mov	x1, x19
    12a0:	ldp	x19, x20, [sp, #16]
    12a4:	mov	x16, x7
    12a8:	ldp	x29, x30, [sp], #48
    12ac:	br	x16

00000000000012b0 <_ITM_memcpyRtaWWt>:
    12b0:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12b4:	ldr	x4, [x4]
    12b8:	mrs	x5, tpidr_el0
    12bc:	mov	x8, x0
    12c0:	mov	w6, #0x3                   	// #3
    12c4:	add	x4, x5, x4
    12c8:	mov	w5, #0x5                   	// #5
    12cc:	ldr	x0, [x4, #8]
    12d0:	mov	w4, #0x0                   	// #0
    12d4:	ldr	x3, [x0]
    12d8:	ldr	x7, [x3, #608]
    12dc:	mov	x3, x2
    12e0:	mov	x2, x1
    12e4:	mov	x1, x8
    12e8:	mov	x16, x7
    12ec:	br	x16

00000000000012f0 <_ITM_memmoveRtaWWt>:
    12f0:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12f4:	ldr	x4, [x4]
    12f8:	mrs	x5, tpidr_el0
    12fc:	mov	x8, x0
    1300:	mov	w6, #0x3                   	// #3
    1304:	add	x4, x5, x4
    1308:	mov	w5, #0x5                   	// #5
    130c:	ldr	x0, [x4, #8]
    1310:	mov	w4, #0x1                   	// #1
    1314:	ldr	x3, [x0]
    1318:	ldr	x7, [x3, #608]
    131c:	mov	x3, x2
    1320:	mov	x2, x1
    1324:	mov	x1, x8
    1328:	mov	x16, x7
    132c:	br	x16

0000000000001330 <_ITM_memcpyRtaWWtaR>:
    1330:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1334:	ldr	x4, [x4]
    1338:	mrs	x5, tpidr_el0
    133c:	mov	x8, x0
    1340:	mov	w6, #0x3                   	// #3
    1344:	add	x4, x5, x4
    1348:	mov	w5, #0x6                   	// #6
    134c:	ldr	x0, [x4, #8]
    1350:	mov	w4, #0x0                   	// #0
    1354:	ldr	x3, [x0]
    1358:	ldr	x7, [x3, #608]
    135c:	mov	x3, x2
    1360:	mov	x2, x1
    1364:	mov	x1, x8
    1368:	mov	x16, x7
    136c:	br	x16

0000000000001370 <_ITM_memmoveRtaWWtaR>:
    1370:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1374:	ldr	x4, [x4]
    1378:	mrs	x5, tpidr_el0
    137c:	mov	x8, x0
    1380:	mov	w6, #0x3                   	// #3
    1384:	add	x4, x5, x4
    1388:	mov	w5, #0x6                   	// #6
    138c:	ldr	x0, [x4, #8]
    1390:	mov	w4, #0x1                   	// #1
    1394:	ldr	x3, [x0]
    1398:	ldr	x7, [x3, #608]
    139c:	mov	x3, x2
    13a0:	mov	x2, x1
    13a4:	mov	x1, x8
    13a8:	mov	x16, x7
    13ac:	br	x16

00000000000013b0 <_ITM_memcpyRtaWWtaW>:
    13b0:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13b4:	ldr	x4, [x4]
    13b8:	mrs	x5, tpidr_el0
    13bc:	mov	x8, x0
    13c0:	mov	w6, #0x3                   	// #3
    13c4:	add	x4, x5, x4
    13c8:	mov	w5, #0x7                   	// #7
    13cc:	ldr	x0, [x4, #8]
    13d0:	mov	w4, #0x0                   	// #0
    13d4:	ldr	x3, [x0]
    13d8:	ldr	x7, [x3, #608]
    13dc:	mov	x3, x2
    13e0:	mov	x2, x1
    13e4:	mov	x1, x8
    13e8:	mov	x16, x7
    13ec:	br	x16

00000000000013f0 <_ITM_memmoveRtaWWtaW>:
    13f0:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13f4:	ldr	x4, [x4]
    13f8:	mrs	x5, tpidr_el0
    13fc:	mov	x8, x0
    1400:	mov	w6, #0x3                   	// #3
    1404:	add	x4, x5, x4
    1408:	mov	w5, #0x7                   	// #7
    140c:	ldr	x0, [x4, #8]
    1410:	mov	w4, #0x1                   	// #1
    1414:	ldr	x3, [x0]
    1418:	ldr	x7, [x3, #608]
    141c:	mov	x3, x2
    1420:	mov	x2, x1
    1424:	mov	x1, x8
    1428:	mov	x16, x7
    142c:	br	x16

0000000000001430 <_ITM_memsetW>:
    1430:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1434:	ldr	x4, [x4]
    1438:	mrs	x5, tpidr_el0
    143c:	mov	x6, x0
    1440:	add	x4, x5, x4
    1444:	ldr	x0, [x4, #8]
    1448:	mov	w4, #0x5                   	// #5
    144c:	ldr	x3, [x0]
    1450:	ldr	x5, [x3, #616]
    1454:	mov	x3, x2
    1458:	mov	w2, w1
    145c:	mov	x1, x6
    1460:	mov	x16, x5
    1464:	br	x16

0000000000001468 <_ITM_memsetWaR>:
    1468:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    146c:	ldr	x4, [x4]
    1470:	mrs	x5, tpidr_el0
    1474:	mov	x6, x0
    1478:	add	x4, x5, x4
    147c:	ldr	x0, [x4, #8]
    1480:	mov	w4, #0x6                   	// #6
    1484:	ldr	x3, [x0]
    1488:	ldr	x5, [x3, #616]
    148c:	mov	x3, x2
    1490:	mov	w2, w1
    1494:	mov	x1, x6
    1498:	mov	x16, x5
    149c:	br	x16

00000000000014a0 <_ITM_memsetWaW>:
    14a0:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    14a4:	ldr	x4, [x4]
    14a8:	mrs	x5, tpidr_el0
    14ac:	mov	x6, x0
    14b0:	add	x4, x5, x4
    14b4:	ldr	x0, [x4, #8]
    14b8:	mov	w4, #0x7                   	// #7
    14bc:	ldr	x3, [x0]
    14c0:	ldr	x5, [x3, #616]
    14c4:	mov	x3, x2
    14c8:	mov	w2, w1
    14cc:	mov	x1, x6
    14d0:	mov	x16, x5
    14d4:	br	x16

beginend.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL16thread_exit_initv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	adrp	x1, 0 <_ZL16thread_exit_initv>
   8:	adrp	x0, 0 <_ZL16thread_exit_initv>
   c:	mov	x29, sp
  10:	add	x1, x1, #0x0
  14:	add	x0, x0, #0x0
  18:	bl	0 <pthread_key_create>
  1c:	cbz	w0, 2c <_ZL16thread_exit_initv+0x2c>
  20:	adrp	x0, 0 <_ZL16thread_exit_initv>
  24:	add	x0, x0, #0x0
  28:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
  2c:	ldp	x29, x30, [sp], #16
  30:	ret

0000000000000034 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>:
  34:	stp	x29, x30, [sp, #-32]!
  38:	mov	x29, sp
  3c:	stp	x19, x20, [sp, #16]
  40:	mov	x19, x0
  44:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
  48:	ldr	x0, [x0]
  4c:	add	x20, x20, #0x0
  50:	cmp	x0, x20
  54:	b.eq	5c <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x28>  // b.none
  58:	bl	34 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
  5c:	ldr	x0, [x19, #8]
  60:	cmp	x0, x20
  64:	b.eq	6c <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x38>  // b.none
  68:	bl	34 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	b	0 <free>

000000000000007c <_ZN3GTM10gtm_threadnwEm>:
  7c:	stp	x29, x30, [sp, #-32]!
  80:	cmp	x0, #0x280
  84:	mov	x29, sp
  88:	stp	x19, x20, [sp, #16]
  8c:	b.eq	b0 <_ZN3GTM10gtm_threadnwEm+0x34>  // b.none
  90:	adrp	x3, 0 <_ZL16thread_exit_initv>
  94:	adrp	x1, 0 <_ZL16thread_exit_initv>
  98:	adrp	x0, 0 <_ZL16thread_exit_initv>
  9c:	add	x3, x3, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x0, x0, #0x0
  a8:	mov	w2, #0x40                  	// #64
  ac:	bl	0 <__assert_fail>
  b0:	mov	x19, x0
  b4:	mov	w1, #0x1                   	// #1
  b8:	bl	0 <_ZN3GTM7xmallocEmb>
  bc:	mov	x20, x0
  c0:	mov	x2, x19
  c4:	mov	w1, #0x0                   	// #0
  c8:	bl	0 <memset>
  cc:	mov	x0, x20
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x29, x30, [sp], #32
  d8:	ret

00000000000000dc <_ZN3GTM10gtm_threaddlEPv>:
  dc:	b	0 <free>

00000000000000e0 <_ZN3GTM10gtm_threadD1Ev>:
  e0:	stp	x29, x30, [sp, #-32]!
  e4:	mov	x29, sp
  e8:	stp	x19, x20, [sp, #16]
  ec:	mov	x19, x0
  f0:	ldr	w0, [x0, #284]
  f4:	cbz	w0, 104 <_ZN3GTM10gtm_threadD1Ev+0x24>
  f8:	adrp	x0, 0 <_ZL16thread_exit_initv>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 104:	adrp	x20, 0 <_ZL16thread_exit_initv>
 108:	add	x20, x20, #0x0
 10c:	add	x0, x20, #0x80
 110:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 114:	mov	x1, x20
 118:	ldr	x0, [x1, #8]!
 11c:	cbz	x0, 130 <_ZN3GTM10gtm_threadD1Ev+0x50>
 120:	cmp	x19, x0
 124:	ldr	x2, [x0, #512]
 128:	b.ne	1c4 <_ZN3GTM10gtm_threadD1Ev+0xe4>  // b.any
 12c:	str	x2, [x1]
 130:	ldr	w1, [x20, #144]
 134:	mov	x0, x19
 138:	sub	w2, w1, #0x1
 13c:	str	w2, [x20, #144]
 140:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
 144:	add	x0, x20, #0x80
 148:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 14c:	ldr	x1, [x19, #336]
 150:	cbz	x1, 15c <_ZN3GTM10gtm_threadD1Ev+0x7c>
 154:	ldr	x0, [x19, #352]
 158:	bl	0 <free>
 15c:	ldr	x1, [x19, #248]
 160:	cbz	x1, 16c <_ZN3GTM10gtm_threadD1Ev+0x8c>
 164:	ldr	x0, [x19, #264]
 168:	bl	0 <free>
 16c:	ldr	x0, [x19, #240]
 170:	cbz	x0, 18c <_ZN3GTM10gtm_threadD1Ev+0xac>
 174:	str	xzr, [x19, #240]
 178:	adrp	x1, 0 <_ZN3GTM12aa_node_base5s_nilE>
 17c:	add	x1, x1, #0x0
 180:	cmp	x0, x1
 184:	b.eq	18c <_ZN3GTM10gtm_threadD1Ev+0xac>  // b.none
 188:	bl	34 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 18c:	ldr	x1, [x19, #216]
 190:	cbz	x1, 19c <_ZN3GTM10gtm_threadD1Ev+0xbc>
 194:	ldr	x0, [x19, #232]
 198:	bl	0 <free>
 19c:	ldr	x1, [x19, #192]
 1a0:	cbz	x1, 1ac <_ZN3GTM10gtm_threadD1Ev+0xcc>
 1a4:	ldr	x0, [x19, #208]
 1a8:	bl	0 <free>
 1ac:	ldr	x1, [x19, #168]
 1b0:	cbz	x1, 1d0 <_ZN3GTM10gtm_threadD1Ev+0xf0>
 1b4:	ldr	x0, [x19, #184]
 1b8:	ldp	x19, x20, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #32
 1c0:	b	0 <free>
 1c4:	add	x1, x0, #0x200
 1c8:	mov	x0, x2
 1cc:	b	11c <_ZN3GTM10gtm_threadD1Ev+0x3c>
 1d0:	ldp	x19, x20, [sp, #16]
 1d4:	ldp	x29, x30, [sp], #32
 1d8:	ret

00000000000001dc <_ZL19thread_exit_handlerPv>:
 1dc:	stp	x29, x30, [sp, #-48]!
 1e0:	mov	x29, sp
 1e4:	stp	x19, x20, [sp, #16]
 1e8:	adrp	x20, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1ec:	ldr	x20, [x20]
 1f0:	str	x21, [sp, #32]
 1f4:	mrs	x21, tpidr_el0
 1f8:	ldr	x19, [x21, x20]
 1fc:	cbz	x19, 210 <_ZL19thread_exit_handlerPv+0x34>
 200:	mov	x0, x19
 204:	bl	e0 <_ZN3GTM10gtm_threadD1Ev>
 208:	mov	x0, x19
 20c:	bl	0 <free>
 210:	str	xzr, [x21, x20]
 214:	ldp	x19, x20, [sp, #16]
 218:	ldr	x21, [sp, #32]
 21c:	ldp	x29, x30, [sp], #48
 220:	ret

0000000000000224 <_ZN3GTM10gtm_threadC1Ev>:
 224:	stp	x29, x30, [sp, #-48]!
 228:	mov	w1, #0x1                   	// #1
 22c:	mov	x29, sp
 230:	stp	x19, x20, [sp, #16]
 234:	mov	x19, x0
 238:	mov	x20, #0x20                  	// #32
 23c:	stp	x21, x22, [sp, #32]
 240:	stp	x20, xzr, [x0, #168]
 244:	mov	x0, #0x100                 	// #256
 248:	bl	0 <_ZN3GTM7xmallocEmb>
 24c:	stp	x0, x20, [x19, #184]
 250:	mov	w1, #0x1                   	// #1
 254:	str	xzr, [x19, #200]
 258:	mov	x0, #0x200                 	// #512
 25c:	bl	0 <_ZN3GTM7xmallocEmb>
 260:	stp	x0, x20, [x19, #208]
 264:	mov	w1, #0x1                   	// #1
 268:	str	xzr, [x19, #224]
 26c:	mov	x0, #0x200                 	// #512
 270:	bl	0 <_ZN3GTM7xmallocEmb>
 274:	stp	x0, xzr, [x19, #232]
 278:	mov	w1, #0x1                   	// #1
 27c:	stp	x20, xzr, [x19, #248]
 280:	mov	x0, #0x400                 	// #1024
 284:	bl	0 <_ZN3GTM7xmallocEmb>
 288:	str	x0, [x19, #264]
 28c:	stp	x20, xzr, [x19, #336]
 290:	mov	w1, #0x1                   	// #1
 294:	mov	x0, #0x1d00                	// #7424
 298:	bl	0 <_ZN3GTM7xmallocEmb>
 29c:	str	x0, [x19, #352]
 2a0:	mov	x1, #0xffffffffffffffff    	// #-1
 2a4:	add	x0, x19, #0x208
 2a8:	str	x1, [x0]
 2ac:	adrp	x21, 0 <_ZL16thread_exit_initv>
 2b0:	add	x20, x21, #0x0
 2b4:	add	x22, x20, #0x80
 2b8:	mov	x0, x22
 2bc:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 2c0:	ldr	w1, [x20, #144]
 2c4:	ldr	x0, [x20, #8]
 2c8:	add	w2, w1, #0x1
 2cc:	str	x0, [x19, #512]
 2d0:	mov	x0, x19
 2d4:	str	x19, [x20, #8]
 2d8:	str	w2, [x20, #144]
 2dc:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
 2e0:	mov	x0, x22
 2e4:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 2e8:	mov	x0, x19
 2ec:	bl	0 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>
 2f0:	adrp	x1, 0 <_ZL16thread_exit_initv>
 2f4:	add	x0, x20, #0x94
 2f8:	add	x1, x1, #0x0
 2fc:	bl	0 <pthread_once>
 300:	cbz	w0, 310 <_ZN3GTM10gtm_threadC1Ev+0xec>
 304:	adrp	x0, 0 <_ZL16thread_exit_initv>
 308:	add	x0, x0, #0x0
 30c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 310:	ldr	w0, [x21]
 314:	mov	x1, x19
 318:	bl	0 <pthread_setspecific>
 31c:	cbz	w0, 32c <_ZN3GTM10gtm_threadC1Ev+0x108>
 320:	adrp	x0, 0 <_ZL16thread_exit_initv>
 324:	add	x0, x0, #0x0
 328:	b	30c <_ZN3GTM10gtm_threadC1Ev+0xe8>
 32c:	ldp	x19, x20, [sp, #16]
 330:	ldp	x21, x22, [sp, #32]
 334:	ldp	x29, x30, [sp], #48
 338:	ret

000000000000033c <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>:
 33c:	stp	x29, x30, [sp, #-32]!
 340:	mov	x2, #0xa8                  	// #168
 344:	mov	x29, sp
 348:	stp	x19, x20, [sp, #16]
 34c:	mov	x20, x1
 350:	mov	x19, x0
 354:	bl	0 <memcpy>
 358:	ldr	x0, [x20, #176]
 35c:	str	x0, [x19, #168]
 360:	ldr	x0, [x20, #240]
 364:	str	x0, [x19, #176]
 368:	ldr	x0, [x20, #256]
 36c:	str	x0, [x19, #184]
 370:	ldr	x0, [x20, #272]
 374:	str	x0, [x19, #192]
 378:	ldr	w0, [x20, #280]
 37c:	mrs	x1, tpidr_el0
 380:	str	w0, [x19, #200]
 384:	ldr	w0, [x20, #304]
 388:	str	w0, [x19, #204]
 38c:	ldr	w0, [x20, #320]
 390:	str	w0, [x19, #208]
 394:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 398:	ldr	x0, [x0]
 39c:	add	x0, x1, x0
 3a0:	ldr	x0, [x0, #8]
 3a4:	str	x0, [x19, #216]
 3a8:	ldr	w0, [x20, #284]
 3ac:	str	w0, [x19, #224]
 3b0:	ldp	x19, x20, [sp, #16]
 3b4:	ldp	x29, x30, [sp], #32
 3b8:	ret

00000000000003bc <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>:
 3bc:	stp	x29, x30, [sp, #-32]!
 3c0:	mov	x3, x1
 3c4:	mov	x2, #0xa8                  	// #168
 3c8:	mov	x29, sp
 3cc:	str	x19, [sp, #16]
 3d0:	mov	x19, x0
 3d4:	mov	x1, x0
 3d8:	mov	x0, x3
 3dc:	bl	0 <memcpy>
 3e0:	mov	x3, x0
 3e4:	ldr	x0, [x19, #176]
 3e8:	str	x0, [x3, #240]
 3ec:	ldr	x0, [x19, #192]
 3f0:	str	x0, [x3, #272]
 3f4:	ldr	w0, [x19, #200]
 3f8:	ldr	x19, [sp, #16]
 3fc:	str	w0, [x3, #280]
 400:	ldp	x29, x30, [sp], #32
 404:	ret

0000000000000408 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>:
 408:	stp	x29, x30, [sp, #-64]!
 40c:	mov	x29, sp
 410:	stp	x19, x20, [sp, #16]
 414:	mov	x19, x0
 418:	mov	x20, x1
 41c:	stp	x21, x22, [sp, #32]
 420:	add	x0, x0, #0xa8
 424:	and	w22, w2, #0xff
 428:	str	x23, [sp, #48]
 42c:	cbz	x1, 4bc <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xb4>
 430:	ldr	x2, [x1, #168]
 434:	mov	x1, x19
 438:	adrp	x23, 0 <_ZN3GTM12_gtm_thr_tlsE>
 43c:	ldr	x23, [x23]
 440:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 444:	mrs	x21, tpidr_el0
 448:	add	x0, x21, x23
 44c:	ldr	x0, [x0, #8]
 450:	ldr	x1, [x0]
 454:	ldr	x2, [x1, #16]
 458:	mov	x1, x20
 45c:	blr	x2
 460:	cbz	x20, 4c4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xbc>
 464:	ldr	x1, [x20, #184]
 468:	mov	x0, x19
 46c:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 470:	cmp	x20, #0x0
 474:	add	x2, x20, #0xb0
 478:	csel	x2, x2, xzr, ne  // ne = any
 47c:	mov	x0, x19
 480:	mov	w1, #0x1                   	// #1
 484:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 488:	mov	x1, x20
 48c:	mov	x0, x19
 490:	bl	0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>
 494:	cbz	x20, 538 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x130>
 498:	cbnz	w22, 4cc <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xc4>
 49c:	adrp	x3, 0 <_ZL16thread_exit_initv>
 4a0:	adrp	x1, 0 <_ZL16thread_exit_initv>
 4a4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 4a8:	add	x3, x3, #0x0
 4ac:	add	x1, x1, #0x0
 4b0:	add	x0, x0, #0x0
 4b4:	mov	w2, #0x1e6                 	// #486
 4b8:	bl	0 <__assert_fail>
 4bc:	mov	x2, #0x0                   	// #0
 4c0:	b	434 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x2c>
 4c4:	mov	x1, #0x0                   	// #0
 4c8:	b	468 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x60>
 4cc:	mov	x1, x20
 4d0:	mov	x0, x19
 4d4:	add	x21, x21, x23
 4d8:	mov	x2, #0xa8                  	// #168
 4dc:	bl	0 <memcpy>
 4e0:	ldr	x0, [x20, #192]
 4e4:	str	x0, [x19, #272]
 4e8:	ldr	w0, [x20, #200]
 4ec:	str	w0, [x19, #280]
 4f0:	ldr	x1, [x21, #8]
 4f4:	ldr	x0, [x20, #216]
 4f8:	cmp	x0, x1
 4fc:	b.eq	504 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xfc>  // b.none
 500:	str	x0, [x21, #8]
 504:	ldr	x0, [x20, #176]
 508:	str	x0, [x19, #240]
 50c:	ldr	w0, [x20, #224]
 510:	str	w0, [x19, #284]
 514:	ldr	x0, [x19, #328]
 518:	cbz	x0, 524 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x11c>
 51c:	bl	0 <_Unwind_DeleteException>
 520:	str	xzr, [x19, #328]
 524:	ldp	x19, x20, [sp, #16]
 528:	ldp	x21, x22, [sp, #32]
 52c:	ldr	x23, [sp, #48]
 530:	ldp	x29, x30, [sp], #64
 534:	ret
 538:	ldr	x0, [x19, #344]
 53c:	cbz	x0, 564 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x15c>
 540:	ldr	x20, [x19, #352]
 544:	mov	x0, x19
 548:	mov	x2, #0xa8                  	// #168
 54c:	mov	x1, x20
 550:	bl	0 <memcpy>
 554:	ldr	x0, [x20, #192]
 558:	str	x0, [x19, #272]
 55c:	ldr	w0, [x20, #200]
 560:	str	w0, [x19, #280]
 564:	eor	w22, w22, #0x1
 568:	str	w22, [x19, #284]
 56c:	str	xzr, [x19, #344]
 570:	b	514 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x10c>

0000000000000574 <_ZN3GTM10gtm_thread9trycommitEv>:
 574:	stp	x29, x30, [sp, #-48]!
 578:	mov	x29, sp
 57c:	ldr	w2, [x0, #284]
 580:	stp	x19, x20, [sp, #16]
 584:	mov	x19, x0
 588:	sub	w2, w2, #0x1
 58c:	str	w2, [x0, #284]
 590:	cbz	w2, 5dc <_ZN3GTM10gtm_thread9trycommitEv+0x68>
 594:	ldr	x1, [x0, #344]
 598:	cbz	x1, 5d4 <_ZN3GTM10gtm_thread9trycommitEv+0x60>
 59c:	ldr	x3, [x0, #352]
 5a0:	sub	x1, x1, #0x1
 5a4:	mov	x20, #0xe8                  	// #232
 5a8:	madd	x20, x1, x20, x3
 5ac:	ldr	w3, [x20, #224]
 5b0:	cmp	w2, w3
 5b4:	b.hi	5d4 <_ZN3GTM10gtm_thread9trycommitEv+0x60>  // b.pmore
 5b8:	add	x2, x20, #0xb0
 5bc:	str	x1, [x0, #344]
 5c0:	mov	w1, #0x0                   	// #0
 5c4:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 5c8:	mov	x1, x19
 5cc:	mov	x0, x20
 5d0:	bl	3bc <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>
 5d4:	mov	w20, #0x1                   	// #1
 5d8:	b	6f4 <_ZN3GTM10gtm_thread9trycommitEv+0x180>
 5dc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 5e0:	ldr	x0, [x0]
 5e4:	mrs	x1, tpidr_el0
 5e8:	add	x0, x1, x0
 5ec:	ldr	x0, [x0, #8]
 5f0:	ldr	x1, [x0]
 5f4:	str	xzr, [sp, #32]
 5f8:	ldr	x2, [x1, #8]
 5fc:	add	x1, sp, #0x20
 600:	blr	x2
 604:	ands	w20, w0, #0xff
 608:	b.eq	6f4 <_ZN3GTM10gtm_thread9trycommitEv+0x180>  // b.none
 60c:	ldr	w0, [x19, #288]
 610:	tbz	w0, #0, 630 <_ZN3GTM10gtm_thread9trycommitEv+0xbc>
 614:	adrp	x0, 0 <_ZL16thread_exit_initv>
 618:	add	x0, x0, #0x0
 61c:	add	x0, x0, #0x80
 620:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 624:	str	xzr, [sp, #32]
 628:	mov	w1, #0x0                   	// #0
 62c:	b	658 <_ZN3GTM10gtm_thread9trycommitEv+0xe4>
 630:	ldr	x0, [sp, #32]
 634:	cbz	x0, 6a4 <_ZN3GTM10gtm_thread9trycommitEv+0x130>
 638:	str	xzr, [sp, #40]
 63c:	add	x0, sp, #0x28
 640:	ldar	x1, [x0]
 644:	mov	x0, #0xfffffffffffffffe    	// #-2
 648:	sub	x0, x0, x1
 64c:	add	x1, x19, #0x208
 650:	stlr	x0, [x1]
 654:	mov	w1, w20
 658:	ldr	x0, [sp, #32]
 65c:	str	xzr, [x19, #176]
 660:	str	wzr, [x19, #288]
 664:	str	wzr, [x19, #304]
 668:	str	wzr, [x19, #400]
 66c:	cbz	x0, 6c4 <_ZN3GTM10gtm_thread9trycommitEv+0x150>
 670:	cbz	w1, 678 <_ZN3GTM10gtm_thread9trycommitEv+0x104>
 674:	dmb	ish
 678:	adrp	x0, 0 <_ZL16thread_exit_initv>
 67c:	ldr	x0, [x0]
 680:	cbz	x0, 6c4 <_ZN3GTM10gtm_thread9trycommitEv+0x150>
 684:	cmp	x19, x0
 688:	b.eq	6bc <_ZN3GTM10gtm_thread9trycommitEv+0x148>  // b.none
 68c:	add	x2, x0, #0x208
 690:	ldar	x4, [x2]
 694:	ldr	x3, [sp, #32]
 698:	cmp	x4, x3
 69c:	b.cs	6bc <_ZN3GTM10gtm_thread9trycommitEv+0x148>  // b.hs, b.nlast
 6a0:	b	690 <_ZN3GTM10gtm_thread9trycommitEv+0x11c>
 6a4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 6a8:	add	x0, x0, #0x0
 6ac:	mov	x1, x19
 6b0:	add	x0, x0, #0x80
 6b4:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 6b8:	b	628 <_ZN3GTM10gtm_thread9trycommitEv+0xb4>
 6bc:	ldr	x0, [x0, #512]
 6c0:	b	680 <_ZN3GTM10gtm_thread9trycommitEv+0x10c>
 6c4:	cbz	w1, 6dc <_ZN3GTM10gtm_thread9trycommitEv+0x168>
 6c8:	adrp	x0, 0 <_ZL16thread_exit_initv>
 6cc:	add	x0, x0, #0x0
 6d0:	mov	x1, x19
 6d4:	add	x0, x0, #0x80
 6d8:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 6dc:	mov	x0, x19
 6e0:	bl	0 <_ZN3GTM10gtm_thread19commit_user_actionsEv>
 6e4:	mov	x0, x19
 6e8:	mov	x2, #0x0                   	// #0
 6ec:	mov	w1, #0x0                   	// #0
 6f0:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 6f4:	mov	w0, w20
 6f8:	ldp	x19, x20, [sp, #16]
 6fc:	ldp	x29, x30, [sp], #48
 700:	ret

0000000000000704 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>:
 704:	stp	x29, x30, [sp, #-48]!
 708:	mov	x29, sp
 70c:	stp	x19, x20, [sp, #16]
 710:	mov	w20, w1
 714:	mov	x19, x0
 718:	mov	x1, #0x0                   	// #0
 71c:	str	x21, [sp, #32]
 720:	and	w21, w2, #0xff
 724:	mov	w2, #0x0                   	// #0
 728:	bl	408 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
 72c:	cbz	w21, 744 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x40>
 730:	adrp	x0, 0 <_ZL16thread_exit_initv>
 734:	add	x0, x0, #0x0
 738:	mov	x1, x19
 73c:	add	x0, x0, #0x80
 740:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
 744:	mov	w1, w20
 748:	mov	x0, x19
 74c:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
 750:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 754:	ldr	x0, [x0]
 758:	mrs	x1, tpidr_el0
 75c:	add	x0, x1, x0
 760:	mov	x20, x0
 764:	ldr	x21, [x0, #8]
 768:	ldr	x0, [x21]
 76c:	ldr	x1, [x0]
 770:	mov	x0, x21
 774:	blr	x1
 778:	mov	w1, w0
 77c:	cmp	w0, #0xa
 780:	b.eq	794 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x90>  // b.none
 784:	mov	x0, x19
 788:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
 78c:	ldr	x21, [x20, #8]
 790:	b	768 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x64>
 794:	ldr	w2, [x19, #280]
 798:	tbz	w2, #1, 7b8 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0xb4>
 79c:	ldrb	w0, [x21, #10]
 7a0:	cmp	w0, #0x0
 7a4:	cset	w0, ne  // ne = any
 7a8:	add	w0, w0, #0x1
 7ac:	mov	x1, x19
 7b0:	orr	w0, w0, #0x8
 7b4:	bl	0 <GTM_longjmp>
 7b8:	mov	w0, #0x1                   	// #1
 7bc:	b	7ac <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0xa8>

00000000000007c0 <_ITM_abortTransaction>:
 7c0:	stp	x29, x30, [sp, #-224]!
 7c4:	mov	x29, sp
 7c8:	stp	x19, x20, [sp, #16]
 7cc:	stp	x21, x22, [sp, #32]
 7d0:	and	w22, w0, #0xffffffef
 7d4:	cmp	w22, #0x1
 7d8:	b.eq	7fc <_ITM_abortTransaction+0x3c>  // b.none
 7dc:	adrp	x3, 0 <_ZL16thread_exit_initv>
 7e0:	adrp	x1, 0 <_ZL16thread_exit_initv>
 7e4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 7e8:	add	x3, x3, #0x0
 7ec:	add	x1, x1, #0x0
 7f0:	add	x0, x0, #0x0
 7f4:	mov	w2, #0x20f                 	// #527
 7f8:	bl	0 <__assert_fail>
 7fc:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
 800:	ldr	x2, [x2]
 804:	mrs	x1, tpidr_el0
 808:	add	x3, x1, x2
 80c:	ldr	x19, [x1, x2]
 810:	ldr	w21, [x19, #280]
 814:	tbz	w21, #3, 838 <_ITM_abortTransaction+0x78>
 818:	adrp	x3, 0 <_ZL16thread_exit_initv>
 81c:	adrp	x1, 0 <_ZL16thread_exit_initv>
 820:	adrp	x0, 0 <_ZL16thread_exit_initv>
 824:	add	x3, x3, #0x0
 828:	add	x1, x1, #0x0
 82c:	add	x0, x0, #0x0
 830:	mov	w2, #0x210                 	// #528
 834:	b	7f8 <_ITM_abortTransaction+0x38>
 838:	ldr	w1, [x19, #288]
 83c:	tbz	w1, #1, 844 <_ITM_abortTransaction+0x84>
 840:	bl	0 <abort>
 844:	ldr	x1, [x19, #344]
 848:	cbz	x1, 86c <_ITM_abortTransaction+0xac>
 84c:	tbnz	w0, #4, 86c <_ITM_abortTransaction+0xac>
 850:	ldr	x0, [x3, #8]
 854:	ldrb	w0, [x0, #11]
 858:	cbnz	w0, 89c <_ITM_abortTransaction+0xdc>
 85c:	mov	x0, x19
 860:	mov	w2, #0x0                   	// #0
 864:	mov	w1, #0x8                   	// #8
 868:	bl	704 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 86c:	mov	x0, x19
 870:	mov	x1, #0x0                   	// #0
 874:	mov	w2, #0x1                   	// #1
 878:	bl	408 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
 87c:	ldr	w1, [x19, #288]
 880:	adrp	x0, 0 <_ZL16thread_exit_initv>
 884:	add	x0, x0, #0x0
 888:	tbnz	w1, #0, 8e0 <_ITM_abortTransaction+0x120>
 88c:	mov	x1, x19
 890:	add	x0, x0, #0x80
 894:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 898:	b	8e8 <_ITM_abortTransaction+0x128>
 89c:	ldr	x20, [x19, #352]
 8a0:	sub	x0, x1, #0x1
 8a4:	mov	x1, #0xe8                  	// #232
 8a8:	str	x0, [x19, #344]
 8ac:	mov	x2, #0xa8                  	// #168
 8b0:	madd	x20, x0, x1, x20
 8b4:	mov	x1, x19
 8b8:	add	x0, sp, #0x38
 8bc:	bl	0 <memcpy>
 8c0:	mov	w2, w22
 8c4:	mov	x1, x20
 8c8:	mov	x0, x19
 8cc:	bl	408 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
 8d0:	mov	w2, w21
 8d4:	add	x1, sp, #0x38
 8d8:	mov	w0, #0x18                  	// #24
 8dc:	bl	0 <GTM_longjmp>
 8e0:	add	x0, x0, #0x80
 8e4:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 8e8:	ldr	w2, [x19, #280]
 8ec:	mov	x1, x19
 8f0:	str	wzr, [x19, #288]
 8f4:	b	8d8 <_ITM_abortTransaction+0x118>

00000000000008f8 <_ITM_commitTransaction>:
 8f8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 8fc:	ldr	x0, [x0]
 900:	mrs	x1, tpidr_el0
 904:	stp	x29, x30, [sp, #-32]!
 908:	mov	x29, sp
 90c:	str	x19, [sp, #16]
 910:	ldr	x19, [x1, x0]
 914:	mov	x0, x19
 918:	bl	574 <_ZN3GTM10gtm_thread9trycommitEv>
 91c:	tst	w0, #0xff
 920:	b.ne	934 <_ITM_commitTransaction+0x3c>  // b.any
 924:	mov	x0, x19
 928:	mov	w2, #0x0                   	// #0
 92c:	mov	w1, #0x5                   	// #5
 930:	bl	704 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 934:	ldr	x19, [sp, #16]
 938:	ldp	x29, x30, [sp], #32
 93c:	ret

0000000000000940 <_ITM_commitTransactionEH>:
 940:	stp	x29, x30, [sp, #-32]!
 944:	mrs	x1, tpidr_el0
 948:	mov	x29, sp
 94c:	stp	x19, x20, [sp, #16]
 950:	mov	x20, x0
 954:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 958:	ldr	x0, [x0]
 95c:	ldr	x19, [x1, x0]
 960:	mov	x0, x19
 964:	bl	574 <_ZN3GTM10gtm_thread9trycommitEv>
 968:	tst	w0, #0xff
 96c:	b.ne	984 <_ITM_commitTransactionEH+0x44>  // b.any
 970:	str	x20, [x19, #328]
 974:	mov	x0, x19
 978:	mov	w2, #0x0                   	// #0
 97c:	mov	w1, #0x5                   	// #5
 980:	bl	704 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 984:	ldp	x19, x20, [sp, #16]
 988:	ldp	x29, x30, [sp], #32
 98c:	ret

0000000000000990 <GTM_begin_transaction>:
 990:	stp	x29, x30, [sp, #-80]!
 994:	mov	x29, sp
 998:	stp	x19, x20, [sp, #16]
 99c:	stp	x21, x22, [sp, #32]
 9a0:	mov	w21, w0
 9a4:	stp	x23, x24, [sp, #48]
 9a8:	str	x25, [sp, #64]
 9ac:	tbz	w21, #10, 9bc <GTM_begin_transaction+0x2c>
 9b0:	adrp	x0, 0 <_ZL16thread_exit_initv>
 9b4:	add	x0, x0, #0x0
 9b8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 9bc:	adrp	x23, 0 <_ZN3GTM12_gtm_thr_tlsE>
 9c0:	ldr	x23, [x23]
 9c4:	mrs	x22, tpidr_el0
 9c8:	mov	x24, x1
 9cc:	ldr	x19, [x22, x23]
 9d0:	cbnz	x19, 9e8 <GTM_begin_transaction+0x58>
 9d4:	mov	x0, #0x280                 	// #640
 9d8:	bl	7c <_ZN3GTM10gtm_threadnwEm>
 9dc:	mov	x19, x0
 9e0:	bl	224 <_ZN3GTM10gtm_threadC1Ev>
 9e4:	str	x19, [x22, x23]
 9e8:	ldr	w0, [x19, #284]
 9ec:	cbz	w0, b58 <GTM_begin_transaction+0x1c8>
 9f0:	and	w0, w21, #0x1
 9f4:	tbz	w21, #3, a54 <GTM_begin_transaction+0xc4>
 9f8:	cbnz	w0, a14 <GTM_begin_transaction+0x84>
 9fc:	ldr	w0, [x19, #288]
 a00:	and	w0, w0, #0x3
 a04:	cmp	w0, #0x3
 a08:	b.eq	a14 <GTM_begin_transaction+0x84>  // b.none
 a0c:	mov	x0, x19
 a10:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
 a14:	ldr	w0, [x19, #284]
 a18:	add	w0, w0, #0x1
 a1c:	str	w0, [x19, #284]
 a20:	tbz	w21, #1, bcc <GTM_begin_transaction+0x23c>
 a24:	add	x22, x22, x23
 a28:	ldr	x0, [x22, #8]
 a2c:	ldrb	w0, [x0, #10]
 a30:	cmp	w0, #0x0
 a34:	cset	w0, ne  // ne = any
 a38:	add	w0, w0, #0x1
 a3c:	ldp	x19, x20, [sp, #16]
 a40:	ldp	x21, x22, [sp, #32]
 a44:	ldp	x23, x24, [sp, #48]
 a48:	ldr	x25, [sp, #64]
 a4c:	ldp	x29, x30, [sp], #80
 a50:	ret
 a54:	cbnz	w0, a78 <GTM_begin_transaction+0xe8>
 a58:	adrp	x3, 0 <_ZL16thread_exit_initv>
 a5c:	adrp	x1, 0 <_ZL16thread_exit_initv>
 a60:	adrp	x0, 0 <_ZL16thread_exit_initv>
 a64:	add	x3, x3, #0x0
 a68:	add	x1, x1, #0x0
 a6c:	add	x0, x0, #0x0
 a70:	mov	w2, #0x15a                 	// #346
 a74:	bl	0 <__assert_fail>
 a78:	ldr	x0, [x19, #336]
 a7c:	add	x20, x19, #0x150
 a80:	ldr	x1, [x20, #8]
 a84:	cmp	x1, x0
 a88:	b.ne	a94 <GTM_begin_transaction+0x104>  // b.any
 a8c:	mov	x0, x20
 a90:	bl	0 <_ZL16thread_exit_initv>
 a94:	ldp	x2, x0, [x20, #8]
 a98:	mov	x3, #0xe8                  	// #232
 a9c:	add	x25, x22, x23
 aa0:	madd	x0, x2, x3, x0
 aa4:	add	x1, x2, #0x1
 aa8:	str	x1, [x20, #8]
 aac:	mov	x1, x19
 ab0:	bl	33c <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>
 ab4:	ldr	x20, [x25, #8]
 ab8:	ldrb	w0, [x20, #11]
 abc:	str	xzr, [x19, #240]
 ac0:	cbnz	w0, ae0 <GTM_begin_transaction+0x150>
 ac4:	ldr	x0, [x20]
 ac8:	ldr	x1, [x0, #32]
 acc:	mov	x0, x20
 ad0:	blr	x1
 ad4:	cbz	x0, ae0 <GTM_begin_transaction+0x150>
 ad8:	mov	x20, x0
 adc:	str	x0, [x25, #8]
 ae0:	ldr	w0, [x19, #284]
 ae4:	mov	x1, x24
 ae8:	str	w21, [x19, #280]
 aec:	mov	x2, #0xa8                  	// #168
 af0:	add	w0, w0, #0x1
 af4:	str	w0, [x19, #284]
 af8:	mov	x0, x19
 afc:	bl	0 <memcpy>
 b00:	ldr	x0, [x19, #296]
 b04:	tst	w0, #0xffff
 b08:	b.eq	b74 <GTM_begin_transaction+0x1e4>  // b.none
 b0c:	add	x1, x0, #0x1
 b10:	str	x0, [x19, #272]
 b14:	str	x1, [x19, #296]
 b18:	ldr	x0, [x19, #312]
 b1c:	cbz	x0, b28 <GTM_begin_transaction+0x198>
 b20:	ldr	w0, [x0]
 b24:	str	w0, [x19, #320]
 b28:	add	x22, x22, x23
 b2c:	ldr	x0, [x20]
 b30:	ldr	x1, [x0]
 b34:	mov	x0, x20
 b38:	blr	x1
 b3c:	mov	w1, w0
 b40:	cmp	w0, #0xa
 b44:	b.eq	ba0 <GTM_begin_transaction+0x210>  // b.none
 b48:	mov	x0, x19
 b4c:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
 b50:	ldr	x20, [x22, #8]
 b54:	b	b2c <GTM_begin_transaction+0x19c>
 b58:	mov	w1, w21
 b5c:	mov	x0, x19
 b60:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 b64:	mov	x20, x0
 b68:	add	x0, x22, x23
 b6c:	str	x20, [x0, #8]
 b70:	b	ae0 <GTM_begin_transaction+0x150>
 b74:	adrp	x0, 0 <_ZL16thread_exit_initv>
 b78:	add	x0, x0, #0x0
 b7c:	add	x0, x0, #0x98
 b80:	ldxr	x1, [x0]
 b84:	add	x2, x1, #0x10, lsl #12
 b88:	stxr	w3, x2, [x0]
 b8c:	cbnz	w3, b80 <GTM_begin_transaction+0x1f0>
 b90:	str	x1, [x19, #272]
 b94:	add	x1, x1, #0x1
 b98:	str	x1, [x19, #296]
 b9c:	b	b18 <GTM_begin_transaction+0x188>
 ba0:	tbz	w21, #1, bc4 <GTM_begin_transaction+0x234>
 ba4:	ldrb	w0, [x20, #10]
 ba8:	cmp	w0, #0x0
 bac:	cset	w0, ne  // ne = any
 bb0:	add	w0, w0, #0x1
 bb4:	ldr	w1, [x19, #288]
 bb8:	tbnz	w1, #1, a3c <GTM_begin_transaction+0xac>
 bbc:	orr	w0, w0, #0x4
 bc0:	b	a3c <GTM_begin_transaction+0xac>
 bc4:	mov	w0, #0x1                   	// #1
 bc8:	b	bb4 <GTM_begin_transaction+0x224>
 bcc:	mov	w0, #0x1                   	// #1
 bd0:	b	a3c <GTM_begin_transaction+0xac>

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x1
  18:	cmp	x1, #0x800
  1c:	b.ls	68 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x68>  // b.plast
  20:	add	x0, x0, #0x800
  24:	and	x0, x0, #0xfffffffffffff800
  28:	str	x0, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	x0, #0xe8                  	// #232
  48:	mov	w2, #0x1                   	// #1
  4c:	mul	x1, x1, x0
  50:	ldr	x0, [x19, #16]
  54:	bl	0 <_ZN3GTM8xreallocEPvmb>
  58:	str	x0, [x19, #16]
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldr	x0, [x19]
  6c:	cmp	x1, x0
  70:	b.ls	2c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x2c>  // b.plast
  74:	lsl	x0, x0, #1
  78:	str	x0, [x19]
  7c:	b	68 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x68>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_gtm_serial_lock>:
   0:	adrp	x0, 0 <_GLOBAL__sub_I_gtm_serial_lock>
   4:	add	x0, x0, #0x0
   8:	stp	wzr, wzr, [x0, #128]
   c:	stp	wzr, wzr, [x0, #136]
  10:	ret

clone.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL10find_clonePv>:
   0:	mov	x2, x0
   4:	adrp	x0, 0 <_ZL10find_clonePv>
   8:	ldr	x0, [x0]
   c:	cbz	x0, 7c <_ZL10find_clonePv+0x7c>
  10:	ldr	x4, [x0]
  14:	ldr	x1, [x4]
  18:	cmp	x1, x2
  1c:	b.hi	34 <_ZL10find_clonePv+0x34>  // b.pmore
  20:	ldr	x3, [x0, #8]
  24:	add	x1, x4, x3, lsl #4
  28:	ldur	x1, [x1, #-16]
  2c:	cmp	x1, x2
  30:	b.cs	3c <_ZL10find_clonePv+0x3c>  // b.hs, b.nlast
  34:	ldr	x0, [x0, #16]
  38:	b	c <_ZL10find_clonePv+0xc>
  3c:	mov	x0, #0x0                   	// #0
  40:	cmp	x0, x3
  44:	b.cs	80 <_ZL10find_clonePv+0x80>  // b.hs, b.nlast
  48:	add	x1, x0, x3
  4c:	lsr	x1, x1, #1
  50:	lsl	x6, x1, #4
  54:	add	x5, x4, x1, lsl #4
  58:	ldr	x6, [x4, x6]
  5c:	cmp	x6, x2
  60:	b.hi	70 <_ZL10find_clonePv+0x70>  // b.pmore
  64:	b.cs	78 <_ZL10find_clonePv+0x78>  // b.hs, b.nlast
  68:	add	x0, x1, #0x1
  6c:	b	40 <_ZL10find_clonePv+0x40>
  70:	mov	x3, x1
  74:	b	40 <_ZL10find_clonePv+0x40>
  78:	ldr	x0, [x5, #8]
  7c:	ret
  80:	mov	x0, #0x0                   	// #0
  84:	b	7c <_ZL10find_clonePv+0x7c>

0000000000000088 <_ZL19clone_entry_comparePKvS0_>:
  88:	ldr	x2, [x0]
  8c:	ldr	x1, [x1]
  90:	cmp	x2, x1
  94:	cset	w0, hi  // hi = pmore
  98:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  9c:	ret

00000000000000a0 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev>:
  a0:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
  a4:	ldr	x1, [x1]
  a8:	mrs	x2, tpidr_el0
  ac:	ldr	x1, [x2, x1]
  b0:	cbnz	x1, c8 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev+0x28>
  b4:	mov	w1, #0x1                   	// #1
  b8:	strb	w1, [x0]
  bc:	adrp	x0, 0 <gtm_serial_lock>
  c0:	add	x0, x0, #0x0
  c4:	b	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
  c8:	ldr	w1, [x1, #288]
  cc:	mvn	w1, w1
  d0:	and	w1, w1, #0x1
  d4:	strb	w1, [x0]
  d8:	cbnz	w1, bc <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev+0x1c>
  dc:	ret

00000000000000e0 <_ITM_getTMCloneOrIrrevocable>:
  e0:	stp	x29, x30, [sp, #-32]!
  e4:	mov	x29, sp
  e8:	str	x19, [sp, #16]
  ec:	mov	x19, x0
  f0:	bl	0 <_ZL10find_clonePv>
  f4:	cbnz	x0, 110 <_ITM_getTMCloneOrIrrevocable+0x30>
  f8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  fc:	ldr	x0, [x0]
 100:	mrs	x1, tpidr_el0
 104:	ldr	x0, [x1, x0]
 108:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
 10c:	mov	x0, x19
 110:	ldr	x19, [sp, #16]
 114:	ldp	x29, x30, [sp], #32
 118:	ret

000000000000011c <_ITM_getTMCloneSafe>:
 11c:	stp	x29, x30, [sp, #-16]!
 120:	mov	x29, sp
 124:	bl	0 <_ZL10find_clonePv>
 128:	cbnz	x0, 130 <_ITM_getTMCloneSafe+0x14>
 12c:	bl	0 <abort>
 130:	ldp	x29, x30, [sp], #16
 134:	ret

0000000000000138 <_ITM_registerTMCloneTable>:
 138:	stp	x29, x30, [sp, #-64]!
 13c:	mov	x29, sp
 140:	stp	x19, x20, [sp, #16]
 144:	mov	x20, x0
 148:	mov	x0, #0x18                  	// #24
 14c:	str	x21, [sp, #32]
 150:	mov	x21, x1
 154:	mov	w1, #0x0                   	// #0
 158:	bl	0 <_ZN3GTM7xmallocEmb>
 15c:	mov	x1, x21
 160:	adrp	x3, 0 <_ZL10find_clonePv>
 164:	add	x3, x3, #0x0
 168:	stp	x20, x21, [x0]
 16c:	mov	x2, #0x10                  	// #16
 170:	mov	x19, x0
 174:	mov	x0, x20
 178:	bl	0 <qsort>
 17c:	add	x0, sp, #0x38
 180:	bl	a0 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev>
 184:	adrp	x0, 0 <_ZL10find_clonePv>
 188:	ldr	x1, [x0]
 18c:	str	x19, [x0]
 190:	ldrb	w0, [sp, #56]
 194:	str	x1, [x19, #16]
 198:	cbz	w0, 1a8 <_ITM_registerTMCloneTable+0x70>
 19c:	adrp	x0, 0 <gtm_serial_lock>
 1a0:	add	x0, x0, #0x0
 1a4:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldr	x21, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #64
 1b4:	ret

00000000000001b8 <_ITM_deregisterTMCloneTable>:
 1b8:	stp	x29, x30, [sp, #-48]!
 1bc:	mov	x29, sp
 1c0:	stp	x19, x20, [sp, #16]
 1c4:	mov	x20, x0
 1c8:	add	x0, sp, #0x28
 1cc:	bl	a0 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev>
 1d0:	adrp	x1, 0 <_ZL10find_clonePv>
 1d4:	ldr	x19, [x1]
 1d8:	add	x1, x1, #0x0
 1dc:	ldr	x2, [x19]
 1e0:	ldr	x0, [x19, #16]
 1e4:	cmp	x2, x20
 1e8:	b.eq	1f8 <_ITM_deregisterTMCloneTable+0x40>  // b.none
 1ec:	add	x1, x19, #0x10
 1f0:	mov	x19, x0
 1f4:	b	1dc <_ITM_deregisterTMCloneTable+0x24>
 1f8:	str	x0, [x1]
 1fc:	ldrb	w0, [sp, #40]
 200:	cbz	w0, 210 <_ITM_deregisterTMCloneTable+0x58>
 204:	adrp	x0, 0 <gtm_serial_lock>
 208:	add	x0, x0, #0x0
 20c:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 210:	mov	x0, x19
 214:	bl	0 <free>
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x29, x30, [sp], #48
 220:	ret

eh_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL18free_any_exceptionPv>:
   0:	mov	x1, x0
   4:	mov	w2, #0x0                   	// #0
   8:	mov	x0, #0x0                   	// #0
   c:	b	0 <__cxa_tm_cleanup>

0000000000000010 <_ITM_cxa_allocate_exception>:
  10:	stp	x29, x30, [sp, #-32]!
  14:	mov	x29, sp
  18:	str	x19, [sp, #16]
  1c:	bl	0 <__cxa_allocate_exception>
  20:	mov	x19, x0
  24:	mov	x1, x0
  28:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  2c:	ldr	x0, [x0]
  30:	mrs	x3, tpidr_el0
  34:	adrp	x2, 0 <_ZL18free_any_exceptionPv>
  38:	add	x2, x2, #0x0
  3c:	ldr	x0, [x3, x0]
  40:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

0000000000000054 <_ITM_cxa_free_exception>:
  54:	mov	x1, x0
  58:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  5c:	ldr	x0, [x0]
  60:	mrs	x3, tpidr_el0
  64:	adrp	x2, 0 <_ZL18free_any_exceptionPv>
  68:	add	x2, x2, #0x0
  6c:	ldr	x0, [x3, x0]
  70:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>

0000000000000074 <_ITM_cxa_throw>:
  74:	b	0 <__cxa_throw>

0000000000000078 <_ITM_cxa_begin_catch>:
  78:	stp	x29, x30, [sp, #-32]!
  7c:	mrs	x1, tpidr_el0
  80:	mov	x29, sp
  84:	stp	x19, x20, [sp, #16]
  88:	mov	x19, x0
  8c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  90:	ldr	x0, [x0]
  94:	ldr	x20, [x1, x0]
  98:	mov	x1, x19
  9c:	add	x0, x20, #0xf0
  a0:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  a4:	cbz	x0, ac <_ITM_cxa_begin_catch+0x34>
  a8:	bl	0 <free>
  ac:	ldr	w0, [x20, #304]
  b0:	add	w0, w0, #0x1
  b4:	str	w0, [x20, #304]
  b8:	mov	x0, x19
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #32
  c4:	b	0 <__cxa_begin_catch>

00000000000000c8 <_ITM_cxa_end_catch>:
  c8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  cc:	ldr	x0, [x0]
  d0:	mrs	x1, tpidr_el0
  d4:	ldr	x1, [x1, x0]
  d8:	ldr	w0, [x1, #304]
  dc:	sub	w0, w0, #0x1
  e0:	str	w0, [x1, #304]
  e4:	b	0 <__cxa_end_catch>

00000000000000e8 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>:
  e8:	stp	x29, x30, [sp, #-32]!
  ec:	mov	x29, sp
  f0:	str	x19, [sp, #16]
  f4:	mov	x19, x0
  f8:	adrp	x0, 0 <_ZL18free_any_exceptionPv>
  fc:	ldr	x0, [x0]
 100:	cbz	x0, 124 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x3c>
 104:	bl	0 <__cxa_get_globals>
 108:	cbz	x0, 124 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x3c>
 10c:	bl	0 <__cxa_get_globals>
 110:	add	x0, x0, #0x8
 114:	str	x0, [x19, #312]
 118:	ldr	x19, [sp, #16]
 11c:	ldp	x29, x30, [sp], #32
 120:	ret
 124:	str	xzr, [x19, #312]
 128:	b	118 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x30>

000000000000012c <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>:
 12c:	stp	x29, x30, [sp, #-32]!
 130:	mov	x29, sp
 134:	stp	x19, x20, [sp, #16]
 138:	mov	x19, x0
 13c:	ldr	w2, [x0, #304]
 140:	cbz	x1, 1b0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x84>
 144:	ldr	w0, [x1, #204]
 148:	mov	x20, x1
 14c:	cmp	w0, w2
 150:	b.ls	174 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x48>  // b.plast
 154:	adrp	x3, 0 <_ZL18free_any_exceptionPv>
 158:	adrp	x1, 0 <_ZL18free_any_exceptionPv>
 15c:	adrp	x0, 0 <_ZL18free_any_exceptionPv>
 160:	add	x3, x3, #0x0
 164:	add	x1, x1, #0x0
 168:	add	x0, x0, #0x0
 16c:	mov	w2, #0xc2                  	// #194
 170:	bl	0 <__assert_fail>
 174:	subs	w2, w2, w0
 178:	b.eq	190 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x64>  // b.none
 17c:	mov	x0, #0x0                   	// #0
 180:	mov	x1, #0x0                   	// #0
 184:	bl	0 <__cxa_tm_cleanup>
 188:	ldr	w0, [x20, #204]
 18c:	str	w0, [x19, #304]
 190:	ldr	x0, [x19, #312]
 194:	cbz	x0, 1a0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x74>
 198:	ldr	w1, [x19, #320]
 19c:	str	w1, [x0]
 1a0:	str	xzr, [x19, #328]
 1a4:	ldp	x19, x20, [sp, #16]
 1a8:	ldp	x29, x30, [sp], #32
 1ac:	ret
 1b0:	cbz	w2, 190 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x64>
 1b4:	mov	x0, #0x0                   	// #0
 1b8:	bl	0 <__cxa_tm_cleanup>
 1bc:	str	wzr, [x19, #304]
 1c0:	b	190 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x64>

local.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x2
  1c:	ldr	x19, [x20, #8]
  20:	ldr	x22, [x1, #160]
  24:	str	x23, [sp, #48]
  28:	bl	0 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>
  2c:	mov	x23, x0
  30:	cbz	x19, 84 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x84>
  34:	sub	x3, x19, #0x1
  38:	cmp	x19, x21
  3c:	b.ls	80 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x80>  // b.plast
  40:	ldr	x1, [x20, #16]
  44:	lsl	x3, x3, #3
  48:	sub	x19, x19, #0x2
  4c:	ldr	x0, [x1, x3]
  50:	add	x3, x1, x3
  54:	cmp	x0, x22
  58:	ldur	x2, [x3, #-8]
  5c:	add	x3, x2, #0x7
  60:	sub	x19, x19, x3, lsr #3
  64:	b.hi	74 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x74>  // b.pmore
  68:	add	x3, x0, x2
  6c:	cmp	x23, x3
  70:	b.cc	34 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x34>  // b.lo, b.ul, b.last
  74:	add	x1, x1, x19, lsl #3
  78:	bl	0 <memcpy>
  7c:	b	34 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x34>
  80:	str	x21, [x20, #8]
  84:	ldp	x19, x20, [sp, #16]
  88:	ldp	x21, x22, [sp, #32]
  8c:	ldr	x23, [sp, #48]
  90:	ldp	x29, x30, [sp], #64
  94:	ret

0000000000000098 <GTM_LB>:
  98:	stp	x29, x30, [sp, #-64]!
  9c:	mov	x29, sp
  a0:	stp	x23, x24, [sp, #48]
  a4:	mov	x23, x0
  a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  ac:	ldr	x0, [x0]
  b0:	stp	x19, x20, [sp, #16]
  b4:	mov	x19, x1
  b8:	mrs	x1, tpidr_el0
  bc:	add	x24, x19, #0x7
  c0:	stp	x21, x22, [sp, #32]
  c4:	ldr	x1, [x1, x0]
  c8:	lsr	x22, x24, #3
  cc:	add	x21, x22, #0x2
  d0:	add	x20, x1, #0xa8
  d4:	ldr	x0, [x20, #8]
  d8:	ldr	x1, [x1, #168]
  dc:	add	x0, x21, x0
  e0:	cmp	x0, x1
  e4:	b.ls	f4 <GTM_LB+0x5c>  // b.plast
  e8:	mov	x1, x21
  ec:	mov	x0, x20
  f0:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
  f4:	ldp	x1, x3, [x20, #8]
  f8:	and	x24, x24, #0xfffffffffffffff8
  fc:	add	x22, x22, #0x1
 100:	mov	x2, x19
 104:	add	x3, x3, x1, lsl #3
 108:	add	x21, x21, x1
 10c:	str	x21, [x20, #8]
 110:	mov	x1, x23
 114:	mov	x0, x3
 118:	bl	0 <memcpy>
 11c:	str	x19, [x0, x24]
 120:	str	x23, [x0, x22, lsl #3]
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x29, x30, [sp], #64
 134:	ret

0000000000000138 <_ITM_LB>:
 138:	b	98 <GTM_LB>

000000000000013c <_ITM_LU1>:
 13c:	mov	x1, #0x1                   	// #1
 140:	b	98 <GTM_LB>

0000000000000144 <_ITM_LU2>:
 144:	mov	x1, #0x2                   	// #2
 148:	b	98 <GTM_LB>

000000000000014c <_ITM_LU4>:
 14c:	mov	x1, #0x4                   	// #4
 150:	b	98 <GTM_LB>

0000000000000154 <_ITM_LU8>:
 154:	mov	x1, #0x8                   	// #8
 158:	b	98 <GTM_LB>

000000000000015c <_ITM_LF>:
 15c:	mov	x1, #0x4                   	// #4
 160:	b	98 <GTM_LB>

0000000000000164 <_ITM_LD>:
 164:	mov	x1, #0x8                   	// #8
 168:	b	98 <GTM_LB>

000000000000016c <_ITM_LE>:
 16c:	mov	x1, #0x10                  	// #16
 170:	b	98 <GTM_LB>

0000000000000174 <_ITM_LCF>:
 174:	mov	x1, #0x8                   	// #8
 178:	b	98 <GTM_LB>

000000000000017c <_ITM_LCD>:
 17c:	mov	x1, #0x10                  	// #16
 180:	b	98 <GTM_LB>

0000000000000184 <_ITM_LCE>:
 184:	mov	x1, #0x20                  	// #32
 188:	b	98 <GTM_LB>

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	ldr	x0, [x19, #16]
  4c:	lsl	x1, x1, #3
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ldr	x0, [x19]
  68:	cmp	x1, x0
  6c:	b.ls	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.plast
  70:	lsl	x0, x0, #1
  74:	str	x0, [x19]
  78:	b	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>

query.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_versionCompatible>:
   0:	cmp	w0, #0x5a
   4:	cset	w0, eq  // eq = none
   8:	ret

000000000000000c <_ITM_libraryVersion>:
   c:	adrp	x0, 0 <_ITM_versionCompatible>
  10:	add	x0, x0, #0x0
  14:	ret

0000000000000018 <_ITM_inTransaction>:
  18:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  1c:	ldr	x0, [x0]
  20:	mrs	x1, tpidr_el0
  24:	ldr	x1, [x1, x0]
  28:	cbz	x1, 44 <_ITM_inTransaction+0x2c>
  2c:	ldr	w0, [x1, #284]
  30:	cbz	w0, 40 <_ITM_inTransaction+0x28>
  34:	ldr	w0, [x1, #288]
  38:	ubfx	x0, x0, #1, #1
  3c:	add	w0, w0, #0x1
  40:	ret
  44:	mov	w0, #0x0                   	// #0
  48:	b	40 <_ITM_inTransaction+0x28>

000000000000004c <_ITM_getTransactionId>:
  4c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  50:	ldr	x0, [x0]
  54:	mrs	x1, tpidr_el0
  58:	ldr	x0, [x1, x0]
  5c:	cbz	x0, 70 <_ITM_getTransactionId+0x24>
  60:	ldr	w1, [x0, #284]
  64:	cbz	w1, 70 <_ITM_getTransactionId+0x24>
  68:	ldr	x0, [x0, #272]
  6c:	ret
  70:	mov	x0, #0x1                   	// #1
  74:	b	6c <_ITM_getTransactionId+0x20>

Disassembly of section .text.unlikely:

0000000000000000 <_ITM_error>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <abort>

retry.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	mov	w0, #0x41                  	// #65
  18:	str	x23, [sp, #48]
  1c:	and	w0, w1, w0
  20:	adrp	x22, 0 <gtm_serial_lock>
  24:	cmp	w0, #0x1
  28:	add	x22, x22, #0x0
  2c:	b.eq	60 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x60>  // b.none
  30:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
  34:	mov	x19, x0
  38:	mov	x0, x22
  3c:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
  40:	ldr	w0, [x19, #12]
  44:	str	w0, [x21, #288]
  48:	mov	x0, x19
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x21, x22, [sp, #32]
  54:	ldr	x23, [sp, #48]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret
  60:	adrp	x23, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
  64:	add	x23, x23, #0x0
  68:	ldr	x20, [x23]
  6c:	tbnz	w1, #3, d0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xd0>
  70:	ldrb	w0, [x20, #11]
  74:	cbnz	w0, d0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xd0>
  78:	ldr	x0, [x20]
  7c:	ldr	x1, [x0, #32]
  80:	mov	x0, x20
  84:	blr	x1
  88:	cbz	x0, d0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xd0>
  8c:	ldr	x0, [x20]
  90:	ldr	x1, [x0, #32]
  94:	mov	x0, x20
  98:	blr	x1
  9c:	mov	x19, x0
  a0:	ldr	w0, [x19, #12]
  a4:	tbnz	w0, #0, 38 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x38>
  a8:	mov	x0, x22
  ac:	mov	x1, x21
  b0:	bl	0 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>
  b4:	ldr	x0, [x23]
  b8:	cmp	x20, x0
  bc:	b.eq	48 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x48>  // b.none
  c0:	mov	x1, x21
  c4:	mov	x0, x22
  c8:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
  cc:	b	30 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x30>
  d0:	mov	x19, x20
  d4:	b	a0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xa0>

00000000000000d8 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>:
  d8:	stp	x29, x30, [sp, #-64]!
  dc:	mov	x29, sp
  e0:	stp	x19, x20, [sp, #16]
  e4:	mov	x19, x0
  e8:	adrp	x20, 0 <_ZN3GTM12_gtm_thr_tlsE>
  ec:	ldr	x20, [x20]
  f0:	stp	x21, x22, [sp, #32]
  f4:	mrs	x22, tpidr_el0
  f8:	mov	w21, w1
  fc:	add	x0, x22, x20
 100:	add	x1, x19, w1, sxtw #2
 104:	str	x23, [sp, #48]
 108:	cmp	w21, #0x9
 10c:	ldr	x23, [x0, #8]
 110:	ldr	w0, [x1, #360]
 114:	add	w0, w0, #0x1
 118:	str	w0, [x1, #360]
 11c:	ldr	w0, [x19, #400]
 120:	add	w0, w0, #0x1
 124:	str	w0, [x19, #400]
 128:	b.ne	1cc <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xf4>  // b.any
 12c:	ldr	w0, [x19, #288]
 130:	tbnz	w0, #0, 1a8 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xd0>
 134:	mov	x1, x19
 138:	adrp	x21, 0 <gtm_serial_lock>
 13c:	add	x21, x21, #0x0
 140:	mov	x0, x21
 144:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 148:	mov	x0, x21
 14c:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 150:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 154:	add	x1, x1, #0x0
 158:	ldr	x0, [x23, #16]
 15c:	ldr	x1, [x1]
 160:	ldr	x1, [x1, #16]
 164:	cmp	x0, x1
 168:	b.ne	178 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xa0>  // b.any
 16c:	ldr	x1, [x0]
 170:	ldr	x1, [x1, #16]
 174:	blr	x1
 178:	mov	x0, x21
 17c:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 180:	ldr	w1, [x19, #280]
 184:	mov	x0, x19
 188:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 18c:	add	x20, x22, x20
 190:	str	x0, [x20, #8]
 194:	ldp	x19, x20, [sp, #16]
 198:	ldp	x21, x22, [sp, #32]
 19c:	ldr	x23, [sp, #48]
 1a0:	ldp	x29, x30, [sp], #64
 1a4:	ret
 1a8:	ldr	x0, [x23, #16]
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldr	x1, [x0]
 1b4:	ldp	x21, x22, [sp, #32]
 1b8:	ldr	x23, [sp, #48]
 1bc:	ldp	x29, x30, [sp], #64
 1c0:	ldr	x1, [x1, #16]
 1c4:	mov	x16, x1
 1c8:	br	x16
 1cc:	cmp	w21, #0x6
 1d0:	b.eq	1dc <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x104>  // b.none
 1d4:	cmp	w0, #0x64
 1d8:	b.ls	238 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x160>  // b.plast
 1dc:	ldr	w0, [x19, #288]
 1e0:	tbnz	w0, #0, 208 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x130>
 1e4:	orr	w0, w0, #0x1
 1e8:	mov	x1, x19
 1ec:	str	w0, [x19, #288]
 1f0:	adrp	x23, 0 <gtm_serial_lock>
 1f4:	add	x23, x23, #0x0
 1f8:	mov	x0, x23
 1fc:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 200:	mov	x0, x23
 204:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 208:	ldr	w0, [x19, #280]
 20c:	tbz	w0, #3, 228 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x150>
 210:	cmp	w21, #0x8
 214:	b.eq	230 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x158>  // b.none
 218:	mov	w0, #0x3                   	// #3
 21c:	str	w0, [x19, #288]
 220:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 224:	b	18c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xb4>
 228:	cmp	w21, #0x6
 22c:	b.eq	218 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x140>  // b.none
 230:	bl	0 <_ZN3GTM15dispatch_serialEv>
 234:	b	18c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xb4>
 238:	cmp	w21, #0x8
 23c:	b.ne	194 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xbc>  // b.any
 240:	b	1dc <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x104>

0000000000000244 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>:
 244:	stp	x29, x30, [sp, #-32]!
 248:	mov	x29, sp
 24c:	stp	x19, x20, [sp, #16]
 250:	mov	x19, x1
 254:	adrp	x20, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 258:	add	x20, x20, #0x0
 25c:	ldr	x1, [x20]
 260:	cmp	x19, x1
 264:	b.eq	2a0 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x5c>  // b.none
 268:	ldr	x0, [x19, #16]
 26c:	cbz	x1, 290 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x4c>
 270:	ldr	x1, [x1, #16]
 274:	cmp	x1, x0
 278:	b.eq	29c <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x58>  // b.none
 27c:	ldr	x0, [x1]
 280:	ldr	x2, [x0, #8]
 284:	mov	x0, x1
 288:	blr	x2
 28c:	ldr	x0, [x19, #16]
 290:	ldr	x1, [x0]
 294:	ldr	x1, [x1]
 298:	blr	x1
 29c:	str	x19, [x20]
 2a0:	ldp	x19, x20, [sp, #16]
 2a4:	ldp	x29, x30, [sp], #32
 2a8:	ret

00000000000002ac <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>:
 2ac:	stp	x29, x30, [sp, #-80]!
 2b0:	mov	x29, sp
 2b4:	stp	x19, x20, [sp, #16]
 2b8:	mov	x20, x0
 2bc:	stp	x21, x22, [sp, #32]
 2c0:	mov	w22, w2
 2c4:	stp	x23, x24, [sp, #48]
 2c8:	mov	w24, w1
 2cc:	str	x25, [sp, #64]
 2d0:	cbnz	w1, 470 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1c4>
 2d4:	adrp	x23, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 2d8:	add	x23, x23, #0x0
 2dc:	ldrb	w0, [x23, #8]
 2e0:	cbnz	w0, 40c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x160>
 2e4:	mov	w0, #0x1                   	// #1
 2e8:	strb	w0, [x23, #8]
 2ec:	stlr	xzr, [x23]
 2f0:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 2f4:	add	x0, x0, #0x0
 2f8:	bl	0 <getenv>
 2fc:	mov	x19, x0
 300:	cbz	x0, 408 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x15c>
 304:	ldrb	w0, [x19]
 308:	bl	0 <isspace>
 30c:	cbz	w0, 318 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x6c>
 310:	add	x19, x19, #0x1
 314:	b	304 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x58>
 318:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 31c:	mov	x0, x19
 320:	add	x1, x1, #0x0
 324:	mov	x2, #0x11                  	// #17
 328:	bl	0 <strncmp>
 32c:	cbnz	w0, 354 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xa8>
 330:	add	x21, x19, #0x11
 334:	bl	0 <_ZN3GTM26dispatch_serialirr_onwriteEv>
 338:	mov	x19, x0
 33c:	ldrb	w25, [x21]
 340:	mov	w0, w25
 344:	bl	0 <isspace>
 348:	cbz	w0, 468 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1bc>
 34c:	add	x21, x21, #0x1
 350:	b	33c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x90>
 354:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 358:	mov	x0, x19
 35c:	add	x1, x1, #0x0
 360:	mov	x2, #0x9                   	// #9
 364:	bl	0 <strncmp>
 368:	cbnz	w0, 378 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xcc>
 36c:	add	x21, x19, #0x9
 370:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 374:	b	338 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x8c>
 378:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 37c:	mov	x0, x19
 380:	add	x1, x1, #0x0
 384:	mov	x2, #0x6                   	// #6
 388:	bl	0 <strncmp>
 38c:	cbnz	w0, 39c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xf0>
 390:	add	x21, x19, #0x6
 394:	bl	0 <_ZN3GTM15dispatch_serialEv>
 398:	b	338 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x8c>
 39c:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3a0:	mov	x0, x19
 3a4:	add	x1, x1, #0x0
 3a8:	mov	x2, #0x5                   	// #5
 3ac:	bl	0 <strncmp>
 3b0:	cbnz	w0, 3c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x114>
 3b4:	bl	0 <_ZN3GTM14dispatch_gl_wtEv>
 3b8:	add	x21, x19, #0x5
 3bc:	b	338 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x8c>
 3c0:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3c4:	mov	x0, x19
 3c8:	add	x1, x1, #0x0
 3cc:	mov	x2, #0x5                   	// #5
 3d0:	bl	0 <strncmp>
 3d4:	cbnz	w0, 3e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x134>
 3d8:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 3dc:	b	3b8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x10c>
 3e0:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3e4:	mov	x0, x19
 3e8:	add	x1, x1, #0x0
 3ec:	mov	x2, #0x3                   	// #3
 3f0:	bl	0 <strncmp>
 3f4:	cbz	w0, 45c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1b0>
 3f8:	mov	x19, #0x0                   	// #0
 3fc:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 400:	add	x0, x0, #0x0
 404:	bl	0 <_ZN3GTM9GTM_errorEPKcz>
 408:	str	x19, [x23, #16]
 40c:	cmp	w22, #0x1
 410:	b.ne	480 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1d4>  // b.any
 414:	adrp	x19, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 418:	add	x19, x19, #0x0
 41c:	ldr	x0, [x19, #16]
 420:	cbz	x0, 474 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1c8>
 424:	ldr	x1, [x0]
 428:	ldr	x2, [x1, #40]
 42c:	mov	w1, w22
 430:	blr	x2
 434:	tst	w0, #0xff
 438:	b.eq	474 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1c8>  // b.none
 43c:	ldr	x1, [x19, #16]
 440:	mov	x0, x20
 444:	ldp	x19, x20, [sp, #16]
 448:	ldp	x21, x22, [sp, #32]
 44c:	ldp	x23, x24, [sp, #48]
 450:	ldr	x25, [sp, #64]
 454:	ldp	x29, x30, [sp], #80
 458:	b	244 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 45c:	add	x21, x19, #0x3
 460:	bl	0 <_ZN3GTM12dispatch_htmEv>
 464:	b	338 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x8c>
 468:	cbz	w25, 408 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x15c>
 46c:	b	3f8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x14c>
 470:	cbnz	w2, 40c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x160>
 474:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 478:	mov	x1, x0
 47c:	b	440 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x194>
 480:	ccmp	w24, #0x1, #0x2, hi  // hi = pmore
 484:	b.hi	4dc <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x230>  // b.pmore
 488:	adrp	x19, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 48c:	add	x19, x19, #0x0
 490:	ldr	x0, [x19, #16]
 494:	cbnz	x0, 4c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x214>
 498:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 49c:	mov	x19, x0
 4a0:	ldr	x1, [x0]
 4a4:	ldr	x2, [x1, #40]
 4a8:	mov	w1, w22
 4ac:	blr	x2
 4b0:	tst	w0, #0xff
 4b4:	b.eq	474 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1c8>  // b.none
 4b8:	mov	x1, x19
 4bc:	b	440 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x194>
 4c0:	ldr	x1, [x0]
 4c4:	ldr	x2, [x1, #40]
 4c8:	mov	w1, w22
 4cc:	blr	x2
 4d0:	tst	w0, #0xff
 4d4:	b.eq	498 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1ec>  // b.none
 4d8:	b	43c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x190>
 4dc:	ldp	x19, x20, [sp, #16]
 4e0:	ldp	x21, x22, [sp, #32]
 4e4:	ldp	x23, x24, [sp, #48]
 4e8:	ldr	x25, [sp, #64]
 4ec:	ldp	x29, x30, [sp], #80
 4f0:	ret

rwlock.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, x0, #0xc
  14:	stp	x21, x22, [sp, #32]
  18:	add	x21, x1, #0x208
  1c:	add	x22, x0, #0x8
  20:	str	xzr, [x21]
  24:	dmb	ish
  28:	ldr	w0, [x19]
  2c:	cbz	w0, 94 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x94>
  30:	mov	x0, #0xffffffffffffffff    	// #-1
  34:	str	x0, [x21]
  38:	dmb	ish
  3c:	ldr	w0, [x22]
  40:	cmp	w0, #0x0
  44:	b.le	58 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x58>
  48:	str	wzr, [x22]
  4c:	mov	x0, x22
  50:	mov	w1, #0x1                   	// #1
  54:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
  58:	ldr	w0, [x19]
  5c:	cbz	w0, 20 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x20>
  60:	mov	w0, #0x1                   	// #1
  64:	str	w0, [x20]
  68:	dmb	ish
  6c:	ldr	w0, [x19]
  70:	cbz	w0, 84 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x84>
  74:	mov	x0, x20
  78:	mov	w1, #0x1                   	// #1
  7c:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  80:	b	58 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x58>
  84:	str	wzr, [x20]
  88:	mov	x0, x20
  8c:	mov	w1, #0x7fffffff            	// #2147483647
  90:	b	54 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x54>
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret

00000000000000a4 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>:
  a4:	mov	x0, #0xffffffffffffffff    	// #-1
  a8:	add	x1, x1, #0x208
  ac:	stlr	x0, [x1]
  b0:	ret

00000000000000b4 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>:
  b4:	mov	x2, #0xffffffffffffffff    	// #-1
  b8:	add	x1, x1, #0x208
  bc:	stlr	x2, [x1]
  c0:	dmb	ish
  c4:	add	x0, x0, #0x8
  c8:	ldr	w1, [x0]
  cc:	cmp	w1, #0x0
  d0:	b.le	e0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE+0x2c>
  d4:	str	wzr, [x0]
  d8:	mov	w1, #0x1                   	// #1
  dc:	b	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
  e0:	ret

00000000000000e4 <_ZN3GTM10gtm_rwlock12write_unlockEv>:
  e4:	stp	x29, x30, [sp, #-32]!
  e8:	mov	x29, sp
  ec:	str	x19, [sp, #16]
  f0:	mov	x19, x0
  f4:	ldxr	w1, [x19]
  f8:	stlxr	w2, wzr, [x19]
  fc:	cbnz	w2, f4 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x10>
 100:	cmp	w1, #0x2
 104:	b.eq	130 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x4c>  // b.none
 108:	dmb	ish
 10c:	add	x0, x19, #0xc
 110:	ldr	w1, [x0]
 114:	cmp	w1, #0x0
 118:	b.le	140 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x5c>
 11c:	str	wzr, [x0]
 120:	ldr	x19, [sp, #16]
 124:	mov	w1, #0x7fffffff            	// #2147483647
 128:	ldp	x29, x30, [sp], #32
 12c:	b	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 130:	mov	w1, #0x1                   	// #1
 134:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 138:	cmp	x0, #0x0
 13c:	b.le	108 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x24>
 140:	ldr	x19, [sp, #16]
 144:	ldp	x29, x30, [sp], #32
 148:	ret

000000000000014c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>:
 14c:	stp	x29, x30, [sp, #-80]!
 150:	mov	x29, sp
 154:	stp	x19, x20, [sp, #16]
 158:	mov	x19, x0
 15c:	stp	x21, x22, [sp, #32]
 160:	mov	x22, x1
 164:	mov	w1, #0x1                   	// #1
 168:	stp	x23, x24, [sp, #48]
 16c:	ldxr	w0, [x19]
 170:	cbnz	w0, 17c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x30>
 174:	stxr	w2, w1, [x19]
 178:	cbnz	w2, 16c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x20>
 17c:	cmp	w0, #0x0
 180:	b.eq	1c4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x78>  // b.none
 184:	cbnz	x22, 290 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x144>
 188:	cmp	w0, #0x2
 18c:	b.eq	1a0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x54>  // b.none
 190:	mov	w1, #0x2                   	// #2
 194:	ldxr	w0, [x19]
 198:	stxr	w2, w1, [x19]
 19c:	cbnz	w2, 194 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x48>
 1a0:	mov	w20, #0x2                   	// #2
 1a4:	cbz	w0, 1c4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x78>
 1a8:	mov	x0, x19
 1ac:	mov	w1, #0x2                   	// #2
 1b0:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 1b4:	ldxr	w0, [x19]
 1b8:	stxr	w1, w20, [x19]
 1bc:	cbz	w1, 1a4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x58>
 1c0:	b	1b4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x68>
 1c4:	dmb	ish
 1c8:	adrp	x0, 0 <_ZN3GTM10gtm_thread15list_of_threadsE>
 1cc:	mrs	x23, tpidr_el0
 1d0:	ldr	x21, [x0]
 1d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1d8:	ldr	x0, [x0]
 1dc:	add	x23, x23, x0
 1e0:	cbz	x21, 298 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x14c>
 1e4:	cmp	x21, x22
 1e8:	b.eq	288 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x13c>  // b.none
 1ec:	add	x24, x21, #0x208
 1f0:	ldr	x1, [x24]
 1f4:	str	xzr, [sp, #72]
 1f8:	add	x0, sp, #0x48
 1fc:	ldar	x0, [x0]
 200:	mvn	x0, x0
 204:	cmp	x0, x1
 208:	b.eq	288 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x13c>  // b.none
 20c:	cbz	x22, 248 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xfc>
 210:	ldr	x0, [x23, #8]
 214:	ldr	x1, [x0]
 218:	ldr	x1, [x1, #24]
 21c:	blr	x1
 220:	ands	w20, w0, #0xff
 224:	b.ne	1f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xa4>  // b.any
 228:	mov	x0, x19
 22c:	bl	e4 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 230:	mov	w0, w20
 234:	ldp	x19, x20, [sp, #16]
 238:	ldp	x21, x22, [sp, #32]
 23c:	ldp	x23, x24, [sp, #48]
 240:	ldp	x29, x30, [sp], #80
 244:	ret
 248:	add	x0, x19, #0x8
 24c:	mov	w1, #0x1                   	// #1
 250:	str	w1, [x0]
 254:	dmb	ish
 258:	ldr	x2, [x24]
 25c:	str	xzr, [sp, #72]
 260:	add	x1, sp, #0x48
 264:	ldar	x1, [x1]
 268:	mvn	x1, x1
 26c:	cmp	x1, x2
 270:	b.eq	280 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x134>  // b.none
 274:	mov	w1, #0x1                   	// #1
 278:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 27c:	b	1f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xa4>
 280:	str	wzr, [x0]
 284:	b	1f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xa4>
 288:	ldr	x21, [x21, #512]
 28c:	b	1e0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x94>
 290:	mov	w20, #0x0                   	// #0
 294:	b	230 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xe4>
 298:	mov	w20, #0x1                   	// #1
 29c:	b	230 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xe4>

00000000000002a0 <_ZN3GTM10gtm_rwlock10write_lockEv>:
 2a0:	mov	x1, #0x0                   	// #0
 2a4:	b	14c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>

00000000000002a8 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>:
 2a8:	b	14c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>

useraction.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0, #256]
  14:	str	x21, [sp, #32]
  18:	mov	x21, x1
  1c:	cmp	x20, x21
  20:	b.ls	64 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x64>  // b.plast
  24:	ldr	x2, [x19, #256]
  28:	cbz	x2, 5c <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x5c>
  2c:	ldr	x0, [x19, #264]
  30:	sub	x2, x2, #0x1
  34:	str	x2, [x19, #256]
  38:	lsl	x1, x2, #5
  3c:	add	x2, x0, x2, lsl #5
  40:	ldrb	w3, [x2, #16]
  44:	cbnz	w3, 54 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x54>
  48:	ldr	x1, [x0, x1]
  4c:	ldr	x0, [x2, #8]
  50:	blr	x1
  54:	sub	x20, x20, #0x1
  58:	b	1c <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x1c>
  5c:	ldrb	w0, [x2, #16]
  60:	brk	#0x3e8
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

0000000000000074 <_ZN3GTM10gtm_thread19commit_user_actionsEv>:
  74:	stp	x29, x30, [sp, #-48]!
  78:	mov	x29, sp
  7c:	stp	x19, x20, [sp, #16]
  80:	mov	x20, x0
  84:	ldr	x19, [x0, #264]
  88:	str	x21, [sp, #32]
  8c:	ldr	x21, [x0, #256]
  90:	add	x21, x19, x21, lsl #5
  94:	cmp	x19, x21
  98:	b.eq	b4 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x40>  // b.none
  9c:	ldrb	w0, [x19, #16]
  a0:	cbz	w0, ac <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x38>
  a4:	ldp	x1, x0, [x19]
  a8:	blr	x1
  ac:	add	x19, x19, #0x20
  b0:	b	94 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x20>
  b4:	ldr	x21, [sp, #32]
  b8:	str	xzr, [x20, #256]
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret

00000000000000c8 <_ITM_addUserCommitAction>:
  c8:	stp	x29, x30, [sp, #-48]!
  cc:	mov	x29, sp
  d0:	str	x21, [sp, #32]
  d4:	mov	x21, x0
  d8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  dc:	ldr	x0, [x0]
  e0:	stp	x19, x20, [sp, #16]
  e4:	mov	x19, x1
  e8:	mrs	x1, tpidr_el0
  ec:	cmp	x19, #0x1
  f0:	ldr	x0, [x1, x0]
  f4:	b.eq	104 <_ITM_addUserCommitAction+0x3c>  // b.none
  f8:	adrp	x0, 0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 104:	mov	x20, x2
 108:	add	x0, x0, #0xf8
 10c:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 110:	stp	x21, x20, [x0]
 114:	strb	w19, [x0, #16]
 118:	str	x19, [x0, #24]
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldr	x21, [sp, #32]
 124:	ldp	x29, x30, [sp], #48
 128:	ret

000000000000012c <_ITM_addUserUndoAction>:
 12c:	stp	x29, x30, [sp, #-32]!
 130:	mov	x29, sp
 134:	stp	x19, x20, [sp, #16]
 138:	mov	x20, x0
 13c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 140:	ldr	x0, [x0]
 144:	mov	x19, x1
 148:	mrs	x1, tpidr_el0
 14c:	ldr	x0, [x1, x0]
 150:	add	x0, x0, #0xf8
 154:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 158:	stp	x20, x19, [x0]
 15c:	strb	wzr, [x0, #16]
 160:	ldp	x19, x20, [sp, #16]
 164:	ldp	x29, x30, [sp], #32
 168:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x1
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x64>  // b.plast
  20:	add	x0, x0, #0x800
  24:	and	x0, x0, #0xfffffffffffff800
  28:	str	x0, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	ldr	x0, [x19, #16]
  4c:	lsl	x1, x1, #5
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ldr	x0, [x19]
  68:	cmp	x1, x0
  6c:	b.ls	2c <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x2c>  // b.plast
  70:	lsl	x0, x0, #1
  74:	str	x0, [x19]
  78:	b	64 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x64>

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldp	x1, x2, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	x2, x1
  18:	b.ne	20 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv+0x20>  // b.any
  1c:	bl	0 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv>
  20:	ldp	x0, x1, [x19, #8]
  24:	add	x2, x0, #0x1
  28:	str	x2, [x19, #8]
  2c:	add	x0, x1, x0, lsl #5
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

util.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x20, 0 <stderr>
  10:	mov	x19, x1
  14:	ldr	x1, [x20]
  18:	str	x21, [sp, #32]
  1c:	mov	x21, x0
  20:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
  24:	add	x0, x0, #0x0
  28:	bl	0 <fputs>
  2c:	ldp	x0, x1, [x19]
  30:	stp	x0, x1, [sp, #48]
  34:	add	x2, sp, #0x30
  38:	ldp	x0, x1, [x19, #16]
  3c:	stp	x0, x1, [sp, #64]
  40:	ldr	x0, [x20]
  44:	mov	x1, x21
  48:	bl	0 <vfprintf>
  4c:	ldr	x1, [x20]
  50:	mov	w0, #0xa                   	// #10
  54:	ldp	x19, x20, [sp, #16]
  58:	ldr	x21, [sp, #32]
  5c:	ldp	x29, x30, [sp], #80
  60:	b	0 <fputc>

0000000000000064 <_ZN3GTM9GTM_errorEPKcz>:
  64:	stp	x29, x30, [sp, #-272]!
  68:	mov	x29, sp
  6c:	stp	x1, x2, [sp, #216]
  70:	add	x1, sp, #0x110
  74:	stp	x1, x1, [sp, #48]
  78:	add	x1, sp, #0xd0
  7c:	str	x1, [sp, #64]
  80:	mov	w1, #0xffffffc8            	// #-56
  84:	str	w1, [sp, #72]
  88:	mov	w1, #0xffffff80            	// #-128
  8c:	str	w1, [sp, #76]
  90:	add	x1, sp, #0x10
  94:	stp	x3, x4, [sp, #232]
  98:	ldp	x2, x3, [sp, #48]
  9c:	stp	x2, x3, [sp, #16]
  a0:	ldp	x2, x3, [sp, #64]
  a4:	stp	x2, x3, [sp, #32]
  a8:	str	q0, [sp, #80]
  ac:	str	q1, [sp, #96]
  b0:	str	q2, [sp, #112]
  b4:	str	q3, [sp, #128]
  b8:	str	q4, [sp, #144]
  bc:	str	q5, [sp, #160]
  c0:	str	q6, [sp, #176]
  c4:	str	q7, [sp, #192]
  c8:	stp	x5, x6, [sp, #248]
  cc:	str	x7, [sp, #264]
  d0:	bl	0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
  d4:	ldp	x29, x30, [sp], #272
  d8:	ret

00000000000000dc <_ZN3GTM9GTM_fatalEPKcz>:
  dc:	stp	x29, x30, [sp, #-272]!
  e0:	mov	x29, sp
  e4:	stp	x1, x2, [sp, #216]
  e8:	add	x1, sp, #0x110
  ec:	stp	x1, x1, [sp, #48]
  f0:	add	x1, sp, #0xd0
  f4:	str	x1, [sp, #64]
  f8:	mov	w1, #0xffffffc8            	// #-56
  fc:	str	w1, [sp, #72]
 100:	mov	w1, #0xffffff80            	// #-128
 104:	str	w1, [sp, #76]
 108:	add	x1, sp, #0x10
 10c:	stp	x3, x4, [sp, #232]
 110:	ldp	x2, x3, [sp, #48]
 114:	stp	x2, x3, [sp, #16]
 118:	ldp	x2, x3, [sp, #64]
 11c:	stp	x2, x3, [sp, #32]
 120:	str	q0, [sp, #80]
 124:	str	q1, [sp, #96]
 128:	str	q2, [sp, #112]
 12c:	str	q3, [sp, #128]
 130:	str	q4, [sp, #144]
 134:	str	q5, [sp, #160]
 138:	str	q6, [sp, #176]
 13c:	str	q7, [sp, #192]
 140:	stp	x5, x6, [sp, #248]
 144:	str	x7, [sp, #264]
 148:	bl	0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 14c:	mov	w0, #0x1                   	// #1
 150:	bl	0 <exit>

0000000000000154 <_ZN3GTM7xmallocEmb>:
 154:	stp	x29, x30, [sp, #-48]!
 158:	tst	w1, #0xff
 15c:	mov	x29, sp
 160:	str	x19, [sp, #16]
 164:	mov	x19, x0
 168:	b.eq	190 <_ZN3GTM7xmallocEmb+0x3c>  // b.none
 16c:	mov	x2, x0
 170:	mov	x1, #0x80                  	// #128
 174:	add	x0, sp, #0x28
 178:	bl	0 <posix_memalign>
 17c:	cbnz	w0, 1a8 <_ZN3GTM7xmallocEmb+0x54>
 180:	ldr	x0, [sp, #40]
 184:	ldr	x19, [sp, #16]
 188:	ldp	x29, x30, [sp], #48
 18c:	ret
 190:	bl	0 <malloc>
 194:	cbnz	x0, 184 <_ZN3GTM7xmallocEmb+0x30>
 198:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 19c:	mov	x1, x19
 1a0:	add	x0, x0, #0x0
 1a4:	bl	dc <_ZN3GTM9GTM_fatalEPKcz>
 1a8:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 1ac:	mov	x1, x19
 1b0:	add	x0, x0, #0x0
 1b4:	b	1a4 <_ZN3GTM7xmallocEmb+0x50>

00000000000001b8 <_ZN3GTM7xcallocEmb>:
 1b8:	stp	x29, x30, [sp, #-32]!
 1bc:	mov	x1, x0
 1c0:	mov	x29, sp
 1c4:	str	x19, [sp, #16]
 1c8:	mov	x19, x0
 1cc:	mov	x0, #0x1                   	// #1
 1d0:	bl	0 <calloc>
 1d4:	cbnz	x0, 1e8 <_ZN3GTM7xcallocEmb+0x30>
 1d8:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 1dc:	mov	x1, x19
 1e0:	add	x0, x0, #0x0
 1e4:	bl	dc <_ZN3GTM9GTM_fatalEPKcz>
 1e8:	ldr	x19, [sp, #16]
 1ec:	ldp	x29, x30, [sp], #32
 1f0:	ret

00000000000001f4 <_ZN3GTM8xreallocEPvmb>:
 1f4:	stp	x29, x30, [sp, #-32]!
 1f8:	mov	x29, sp
 1fc:	str	x19, [sp, #16]
 200:	mov	x19, x1
 204:	bl	0 <realloc>
 208:	cbnz	x0, 21c <_ZN3GTM8xreallocEPvmb+0x28>
 20c:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 210:	mov	x1, x19
 214:	add	x0, x0, #0x0
 218:	bl	dc <_ZN3GTM9GTM_fatalEPKcz>
 21c:	ldr	x19, [sp, #16]
 220:	ldp	x29, x30, [sp], #32
 224:	ret

sjlj.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_beginTransaction>:
   0:	mov	x1, sp
   4:	stp	x29, x30, [sp, #-176]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	stp	d8, d9, [sp, #96]
  24:	stp	d10, d11, [sp, #112]
  28:	stp	d12, d13, [sp, #128]
  2c:	stp	d14, d15, [sp, #144]
  30:	str	x1, [sp, #160]
  34:	mov	x1, sp
  38:	bl	0 <GTM_begin_transaction>
  3c:	ldp	x29, x30, [sp], #176
  40:	ret

0000000000000044 <GTM_longjmp>:
  44:	ldp	x19, x20, [x1, #16]
  48:	ldp	x21, x22, [x1, #32]
  4c:	ldp	x23, x24, [x1, #48]
  50:	ldp	x25, x26, [x1, #64]
  54:	ldp	x27, x28, [x1, #80]
  58:	ldp	d8, d9, [x1, #96]
  5c:	ldp	d10, d11, [x1, #112]
  60:	ldp	d12, d13, [x1, #128]
  64:	ldp	d14, d15, [x1, #144]
  68:	ldr	x3, [x1, #160]
  6c:	ldp	x29, x30, [x1]
  70:	mov	sp, x3
  74:	br	x30

tls.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>:
   0:	sub	x0, sp, #0x100
   4:	ret

method-serial.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_16htm_mg4initEv>:
   0:	ret

0000000000000004 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU1EPKh>:
   4:	ldrb	w0, [x1]
   8:	ret

000000000000000c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU1EPhh>:
   c:	strb	w2, [x1]
  10:	ret

0000000000000014 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU2EPKt>:
  14:	ldrh	w0, [x1]
  18:	ret

000000000000001c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU2EPtt>:
  1c:	strh	w2, [x1]
  20:	ret

0000000000000024 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU4EPKj>:
  24:	ldr	w0, [x1]
  28:	ret

000000000000002c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU4EPjj>:
  2c:	str	w2, [x1]
  30:	ret

0000000000000034 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU8EPKm>:
  34:	ldr	x0, [x1]
  38:	ret

000000000000003c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU8EPmm>:
  3c:	str	x2, [x1]
  40:	ret

0000000000000044 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RFEPKf>:
  44:	ldr	s0, [x1]
  48:	ret

000000000000004c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWFEPff>:
  4c:	str	s0, [x1]
  50:	ret

0000000000000054 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RDEPKd>:
  54:	ldr	d0, [x1]
  58:	ret

000000000000005c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWDEPdd>:
  5c:	str	d0, [x1]
  60:	ret

0000000000000064 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_REEPKe>:
  64:	ldr	q0, [x1]
  68:	ret

000000000000006c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWEEPee>:
  6c:	str	q0, [x1]
  70:	ret

0000000000000074 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCFEPKCf>:
  74:	ldp	s0, s1, [x1]
  78:	ret

000000000000007c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCFEPCfS1_>:
  7c:	stp	s0, s1, [x1]
  80:	ret

0000000000000084 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCDEPKCd>:
  84:	ldp	d0, d1, [x1]
  88:	ret

000000000000008c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCDEPCdS1_>:
  8c:	stp	d0, d1, [x1]
  90:	ret

0000000000000094 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCEEPKCe>:
  94:	ldr	q0, [x1]
  98:	ldr	q1, [x1, #16]
  9c:	ret

00000000000000a0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCEEPCeS1_>:
  a0:	str	q0, [x1]
  a4:	str	q1, [x1, #16]
  a8:	ret

00000000000000ac <_ZN12_GLOBAL__N_115serial_dispatch16begin_or_restartEv>:
  ac:	mov	w0, #0xa                   	// #10
  b0:	ret

00000000000000b4 <_ZN12_GLOBAL__N_115serial_dispatch9trycommitERm>:
  b4:	mov	w0, #0x1                   	// #1
  b8:	ret

00000000000000bc <_ZN12_GLOBAL__N_115serial_dispatch20snapshot_most_recentEv>:
  bc:	mov	w0, #0x1                   	// #1
  c0:	ret

00000000000000c4 <_ZN12_GLOBAL__N_118serialirr_dispatch26closed_nesting_alternativeEv>:
  c4:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
  c8:	add	x0, x0, #0x0
  cc:	ret

00000000000000d0 <_ZN12_GLOBAL__N_115serial_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
  d0:	ret

00000000000000d4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
  d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  d8:	ldr	x0, [x0]
  dc:	mrs	x1, tpidr_el0
  e0:	ldr	x0, [x1, x0]
  e4:	ldr	w0, [x0, #288]
  e8:	tbz	w0, #1, f8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x24>
  ec:	stp	x29, x30, [sp, #-16]!
  f0:	mov	x29, sp
  f4:	bl	0 <abort>
  f8:	ret

00000000000000fc <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
  fc:	mov	x0, x1
 100:	mov	w1, w2
 104:	mov	x2, x3
 108:	cbz	x3, 110 <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x14>
 10c:	b	0 <memset>
 110:	ret

0000000000000114 <_ZN12_GLOBAL__N_16htm_mg4finiEv>:
 114:	adrp	x0, 0 <gtm_serial_lock>
 118:	add	x0, x0, #0x0
 11c:	str	wzr, [x0]
 120:	ret

0000000000000124 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
 124:	mov	x0, x1
 128:	and	w4, w4, #0xff
 12c:	mov	x1, x2
 130:	mov	x2, x3
 134:	cbz	x3, 144 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x20>
 138:	cbnz	w4, 140 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1c>
 13c:	b	0 <memcpy>
 140:	b	0 <memmove>
 144:	ret

0000000000000148 <_ZN3GTM18dispatch_serialirrEv>:
 148:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 14c:	add	x0, x0, #0x0
 150:	add	x0, x0, #0x18
 154:	ret

0000000000000158 <_ZN3GTM15dispatch_serialEv>:
 158:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 15c:	add	x0, x0, #0x0
 160:	ret

0000000000000164 <_ZN3GTM26dispatch_serialirr_onwriteEv>:
 164:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 168:	add	x0, x0, #0x0
 16c:	add	x0, x0, #0x30
 170:	ret

0000000000000174 <_ZN3GTM12dispatch_htmEv>:
 174:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 178:	add	x0, x0, #0x0
 17c:	add	x0, x0, #0x48
 180:	ret

0000000000000184 <_ZN3GTM10gtm_thread14serialirr_modeEv>:
 184:	stp	x29, x30, [sp, #-80]!
 188:	mov	x29, sp
 18c:	str	x23, [sp, #48]
 190:	adrp	x23, 0 <_ZN3GTM12_gtm_thr_tlsE>
 194:	ldr	x23, [x23]
 198:	stp	x19, x20, [sp, #16]
 19c:	mrs	x20, tpidr_el0
 1a0:	mov	x19, x0
 1a4:	add	x0, x20, x23
 1a8:	stp	x21, x22, [sp, #32]
 1ac:	ldr	x22, [x0, #8]
 1b0:	ldr	w0, [x19, #288]
 1b4:	tbz	w0, #0, 1fc <_ZN3GTM10gtm_thread14serialirr_modeEv+0x78>
 1b8:	tbnz	w0, #1, 280 <_ZN3GTM10gtm_thread14serialirr_modeEv+0xfc>
 1bc:	ldr	x0, [x22]
 1c0:	add	x1, sp, #0x48
 1c4:	ldr	x2, [x0, #8]
 1c8:	str	xzr, [sp, #72]
 1cc:	mov	x0, x22
 1d0:	blr	x2
 1d4:	tst	w0, #0xff
 1d8:	b.ne	260 <_ZN3GTM10gtm_thread14serialirr_modeEv+0xdc>  // b.any
 1dc:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 1e0:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 1e4:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 1e8:	add	x3, x3, #0x0
 1ec:	add	x1, x1, #0x0
 1f0:	add	x0, x0, #0x0
 1f4:	mov	w2, #0x137                 	// #311
 1f8:	bl	0 <__assert_fail>
 1fc:	adrp	x21, 0 <gtm_serial_lock>
 200:	add	x21, x21, #0x0
 204:	mov	x1, x19
 208:	mov	x0, x21
 20c:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
 210:	tst	w0, #0xff
 214:	b.eq	294 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x110>  // b.none
 218:	ldr	w0, [x19, #288]
 21c:	add	x1, sp, #0x48
 220:	orr	w0, w0, #0x1
 224:	str	w0, [x19, #288]
 228:	ldr	x0, [x22]
 22c:	ldr	x2, [x0, #8]
 230:	str	xzr, [sp, #72]
 234:	mov	x0, x22
 238:	blr	x2
 23c:	tst	w0, #0xff
 240:	b.ne	254 <_ZN3GTM10gtm_thread14serialirr_modeEv+0xd0>  // b.any
 244:	mov	w2, #0x1                   	// #1
 248:	mov	x0, x19
 24c:	mov	w1, #0x6                   	// #6
 250:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 254:	mov	x1, x19
 258:	mov	x0, x21
 25c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
 260:	ldr	w0, [x19, #288]
 264:	add	x20, x20, x23
 268:	orr	w0, w0, #0x3
 26c:	str	w0, [x19, #288]
 270:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 274:	add	x0, x0, #0x0
 278:	add	x0, x0, #0x18
 27c:	str	x0, [x20, #8]
 280:	ldp	x19, x20, [sp, #16]
 284:	ldp	x21, x22, [sp, #32]
 288:	ldr	x23, [sp, #48]
 28c:	ldp	x29, x30, [sp], #80
 290:	ret
 294:	mov	w2, #0x0                   	// #0
 298:	b	248 <_ZN3GTM10gtm_thread14serialirr_modeEv+0xc4>

000000000000029c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>:
 29c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 2a0:	ldr	x0, [x0]
 2a4:	mrs	x1, tpidr_el0
 2a8:	ldr	x0, [x1, x0]
 2ac:	ldr	w1, [x0, #288]
 2b0:	tst	x1, #0x3
 2b4:	b.ne	2bc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv+0x20>  // b.any
 2b8:	b	184 <_ZN3GTM10gtm_thread14serialirr_modeEv>
 2bc:	ret

00000000000002c0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
 2c0:	cbz	x3, 300 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x40>
 2c4:	stp	x29, x30, [sp, #-48]!
 2c8:	mov	x29, sp
 2cc:	stp	x19, x20, [sp, #16]
 2d0:	mov	x20, x1
 2d4:	mov	x19, x3
 2d8:	str	x21, [sp, #32]
 2dc:	mov	w21, w2
 2e0:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 2e4:	mov	x2, x19
 2e8:	mov	w1, w21
 2ec:	mov	x0, x20
 2f0:	ldp	x19, x20, [sp, #16]
 2f4:	ldr	x21, [sp, #32]
 2f8:	ldp	x29, x30, [sp], #48
 2fc:	b	0 <memset>
 300:	ret

0000000000000304 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
 304:	cbz	x3, 35c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58>
 308:	stp	x29, x30, [sp, #-48]!
 30c:	mov	x29, sp
 310:	stp	x19, x20, [sp, #16]
 314:	mov	x20, x1
 318:	mov	x19, x3
 31c:	stp	x21, x22, [sp, #32]
 320:	mov	x21, x2
 324:	and	w22, w4, #0xff
 328:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 32c:	mov	x2, x19
 330:	mov	x1, x21
 334:	mov	x0, x20
 338:	cbnz	w22, 34c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x48>
 33c:	ldp	x19, x20, [sp, #16]
 340:	ldp	x21, x22, [sp, #32]
 344:	ldp	x29, x30, [sp], #48
 348:	b	0 <memcpy>
 34c:	ldp	x19, x20, [sp, #16]
 350:	ldp	x21, x22, [sp, #32]
 354:	ldp	x29, x30, [sp], #48
 358:	b	0 <memmove>
 35c:	ret

0000000000000360 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_>:
 360:	stp	x29, x30, [sp, #-64]!
 364:	mov	x29, sp
 368:	str	x19, [sp, #16]
 36c:	mov	x19, x1
 370:	str	q1, [sp, #32]
 374:	str	q0, [sp, #48]
 378:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 37c:	ldr	q2, [sp, #32]
 380:	ldr	q0, [sp, #48]
 384:	str	q2, [x19, #16]
 388:	str	q0, [x19]
 38c:	ldr	x19, [sp, #16]
 390:	ldp	x29, x30, [sp], #64
 394:	ret

0000000000000398 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_>:
 398:	stp	x29, x30, [sp, #-48]!
 39c:	mov	x29, sp
 3a0:	stp	d8, d9, [sp, #32]
 3a4:	fmov	d9, d0
 3a8:	fmov	d8, d1
 3ac:	str	x19, [sp, #16]
 3b0:	mov	x19, x1
 3b4:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 3b8:	stp	d9, d8, [x19]
 3bc:	ldr	x19, [sp, #16]
 3c0:	ldp	d8, d9, [sp, #32]
 3c4:	ldp	x29, x30, [sp], #48
 3c8:	ret

00000000000003cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_>:
 3cc:	stp	x29, x30, [sp, #-48]!
 3d0:	mov	x29, sp
 3d4:	stp	d8, d9, [sp, #32]
 3d8:	fmov	s9, s0
 3dc:	fmov	s8, s1
 3e0:	str	x19, [sp, #16]
 3e4:	mov	x19, x1
 3e8:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 3ec:	stp	s9, s8, [x19]
 3f0:	ldr	x19, [sp, #16]
 3f4:	ldp	d8, d9, [sp, #32]
 3f8:	ldp	x29, x30, [sp], #48
 3fc:	ret

0000000000000400 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee>:
 400:	stp	x29, x30, [sp, #-48]!
 404:	mov	x29, sp
 408:	str	x19, [sp, #16]
 40c:	mov	x19, x1
 410:	str	q0, [sp, #32]
 414:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 418:	ldr	q0, [sp, #32]
 41c:	str	q0, [x19]
 420:	ldr	x19, [sp, #16]
 424:	ldp	x29, x30, [sp], #48
 428:	ret

000000000000042c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd>:
 42c:	stp	x29, x30, [sp, #-32]!
 430:	mov	x29, sp
 434:	str	d8, [sp, #24]
 438:	fmov	d8, d0
 43c:	str	x19, [sp, #16]
 440:	mov	x19, x1
 444:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 448:	str	d8, [x19]
 44c:	ldr	x19, [sp, #16]
 450:	ldr	d8, [sp, #24]
 454:	ldp	x29, x30, [sp], #32
 458:	ret

000000000000045c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff>:
 45c:	stp	x29, x30, [sp, #-32]!
 460:	mov	x29, sp
 464:	str	d8, [sp, #24]
 468:	fmov	s8, s0
 46c:	str	x19, [sp, #16]
 470:	mov	x19, x1
 474:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 478:	str	s8, [x19]
 47c:	ldr	x19, [sp, #16]
 480:	ldr	d8, [sp, #24]
 484:	ldp	x29, x30, [sp], #32
 488:	ret

000000000000048c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm>:
 48c:	stp	x29, x30, [sp, #-32]!
 490:	mov	x29, sp
 494:	stp	x19, x20, [sp, #16]
 498:	mov	x19, x1
 49c:	mov	x20, x2
 4a0:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 4a4:	str	x20, [x19]
 4a8:	ldp	x19, x20, [sp, #16]
 4ac:	ldp	x29, x30, [sp], #32
 4b0:	ret

00000000000004b4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj>:
 4b4:	stp	x29, x30, [sp, #-32]!
 4b8:	mov	x29, sp
 4bc:	stp	x19, x20, [sp, #16]
 4c0:	mov	x19, x1
 4c4:	mov	w20, w2
 4c8:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 4cc:	str	w20, [x19]
 4d0:	ldp	x19, x20, [sp, #16]
 4d4:	ldp	x29, x30, [sp], #32
 4d8:	ret

00000000000004dc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt>:
 4dc:	stp	x29, x30, [sp, #-32]!
 4e0:	mov	x29, sp
 4e4:	stp	x19, x20, [sp, #16]
 4e8:	mov	x19, x1
 4ec:	and	w20, w2, #0xffff
 4f0:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 4f4:	strh	w20, [x19]
 4f8:	ldp	x19, x20, [sp, #16]
 4fc:	ldp	x29, x30, [sp], #32
 500:	ret

0000000000000504 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh>:
 504:	stp	x29, x30, [sp, #-32]!
 508:	mov	x29, sp
 50c:	stp	x19, x20, [sp, #16]
 510:	mov	x19, x1
 514:	and	w20, w2, #0xff
 518:	bl	29c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
 51c:	strb	w20, [x19]
 520:	ldp	x19, x20, [sp, #16]
 524:	ldp	x29, x30, [sp], #32
 528:	ret

000000000000052c <_ITM_changeTransactionMode>:
 52c:	cbz	w0, 558 <_ITM_changeTransactionMode+0x2c>
 530:	stp	x29, x30, [sp, #-16]!
 534:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 538:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 53c:	mov	x29, sp
 540:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 544:	add	x3, x3, #0x0
 548:	add	x1, x1, #0x0
 54c:	add	x0, x0, #0x0
 550:	mov	w2, #0x151                 	// #337
 554:	bl	0 <__assert_fail>
 558:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 55c:	ldr	x0, [x0]
 560:	mrs	x1, tpidr_el0
 564:	ldr	x0, [x1, x0]
 568:	b	184 <_ZN3GTM10gtm_thread14serialirr_modeEv>

000000000000056c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>:
 56c:	stp	x29, x30, [sp, #-64]!
 570:	mov	x29, sp
 574:	stp	x23, x24, [sp, #48]
 578:	mov	x23, x0
 57c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 580:	ldr	x0, [x0]
 584:	stp	x19, x20, [sp, #16]
 588:	mov	x19, x1
 58c:	mrs	x1, tpidr_el0
 590:	add	x24, x19, #0x7
 594:	stp	x21, x22, [sp, #32]
 598:	ldr	x1, [x1, x0]
 59c:	lsr	x22, x24, #3
 5a0:	add	x21, x22, #0x2
 5a4:	add	x20, x1, #0xa8
 5a8:	ldr	x0, [x20, #8]
 5ac:	ldr	x1, [x1, #168]
 5b0:	add	x0, x21, x0
 5b4:	cmp	x0, x1
 5b8:	b.ls	5c8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm+0x5c>  // b.plast
 5bc:	mov	x1, x21
 5c0:	mov	x0, x20
 5c4:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
 5c8:	ldp	x1, x3, [x20, #8]
 5cc:	and	x24, x24, #0xfffffffffffffff8
 5d0:	add	x22, x22, #0x1
 5d4:	mov	x2, x19
 5d8:	add	x3, x3, x1, lsl #3
 5dc:	add	x21, x21, x1
 5e0:	str	x21, [x20, #8]
 5e4:	mov	x1, x23
 5e8:	mov	x0, x3
 5ec:	bl	0 <memcpy>
 5f0:	str	x19, [x0, x24]
 5f4:	str	x23, [x0, x22, lsl #3]
 5f8:	ldp	x19, x20, [sp, #16]
 5fc:	ldp	x21, x22, [sp, #32]
 600:	ldp	x23, x24, [sp, #48]
 604:	ldp	x29, x30, [sp], #64
 608:	ret

000000000000060c <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
 60c:	cbz	x3, 65c <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x50>
 610:	stp	x29, x30, [sp, #-48]!
 614:	cmp	w4, #0x7
 618:	mov	x29, sp
 61c:	stp	x19, x20, [sp, #16]
 620:	mov	x20, x1
 624:	mov	x19, x3
 628:	str	x21, [sp, #32]
 62c:	mov	w21, w2
 630:	b.eq	640 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
 634:	mov	x1, x3
 638:	mov	x0, x20
 63c:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 640:	mov	x2, x19
 644:	mov	w1, w21
 648:	mov	x0, x20
 64c:	ldp	x19, x20, [sp, #16]
 650:	ldr	x21, [sp, #32]
 654:	ldp	x29, x30, [sp], #48
 658:	b	0 <memset>
 65c:	ret

0000000000000660 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
 660:	cbz	x3, 6cc <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6c>
 664:	stp	x29, x30, [sp, #-48]!
 668:	cmp	w5, #0x0
 66c:	ccmp	w5, #0x7, #0x4, ne  // ne = any
 670:	mov	x29, sp
 674:	stp	x19, x20, [sp, #16]
 678:	mov	x20, x1
 67c:	mov	x19, x3
 680:	stp	x21, x22, [sp, #32]
 684:	mov	x21, x2
 688:	and	w22, w4, #0xff
 68c:	b.eq	69c <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3c>  // b.none
 690:	mov	x1, x3
 694:	mov	x0, x20
 698:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 69c:	mov	x2, x19
 6a0:	mov	x1, x21
 6a4:	mov	x0, x20
 6a8:	cbnz	w22, 6bc <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5c>
 6ac:	ldp	x19, x20, [sp, #16]
 6b0:	ldp	x21, x22, [sp, #32]
 6b4:	ldp	x29, x30, [sp], #48
 6b8:	b	0 <memcpy>
 6bc:	ldp	x19, x20, [sp, #16]
 6c0:	ldp	x21, x22, [sp, #32]
 6c4:	ldp	x29, x30, [sp], #48
 6c8:	b	0 <memmove>
 6cc:	ret

00000000000006d0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_>:
 6d0:	stp	x29, x30, [sp, #-64]!
 6d4:	mov	x29, sp
 6d8:	str	x19, [sp, #16]
 6dc:	mov	x19, x1
 6e0:	mov	x0, x19
 6e4:	mov	x1, #0x20                  	// #32
 6e8:	str	q1, [sp, #32]
 6ec:	str	q0, [sp, #48]
 6f0:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 6f4:	ldr	q2, [sp, #32]
 6f8:	ldr	q0, [sp, #48]
 6fc:	str	q2, [x19, #16]
 700:	str	q0, [x19]
 704:	ldr	x19, [sp, #16]
 708:	ldp	x29, x30, [sp], #64
 70c:	ret

0000000000000710 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_>:
 710:	stp	x29, x30, [sp, #-48]!
 714:	mov	x29, sp
 718:	stp	d8, d9, [sp, #32]
 71c:	fmov	d9, d0
 720:	fmov	d8, d1
 724:	str	x19, [sp, #16]
 728:	mov	x19, x1
 72c:	mov	x0, x19
 730:	mov	x1, #0x10                  	// #16
 734:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 738:	stp	d9, d8, [x19]
 73c:	ldr	x19, [sp, #16]
 740:	ldp	d8, d9, [sp, #32]
 744:	ldp	x29, x30, [sp], #48
 748:	ret

000000000000074c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_>:
 74c:	stp	x29, x30, [sp, #-48]!
 750:	mov	x29, sp
 754:	stp	d8, d9, [sp, #32]
 758:	fmov	s9, s0
 75c:	fmov	s8, s1
 760:	str	x19, [sp, #16]
 764:	mov	x19, x1
 768:	mov	x0, x19
 76c:	mov	x1, #0x8                   	// #8
 770:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 774:	stp	s9, s8, [x19]
 778:	ldr	x19, [sp, #16]
 77c:	ldp	d8, d9, [sp, #32]
 780:	ldp	x29, x30, [sp], #48
 784:	ret

0000000000000788 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee>:
 788:	stp	x29, x30, [sp, #-48]!
 78c:	mov	x29, sp
 790:	str	x19, [sp, #16]
 794:	mov	x19, x1
 798:	mov	x0, x19
 79c:	mov	x1, #0x10                  	// #16
 7a0:	str	q0, [sp, #32]
 7a4:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 7a8:	ldr	q0, [sp, #32]
 7ac:	str	q0, [x19]
 7b0:	ldr	x19, [sp, #16]
 7b4:	ldp	x29, x30, [sp], #48
 7b8:	ret

00000000000007bc <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd>:
 7bc:	stp	x29, x30, [sp, #-32]!
 7c0:	mov	x29, sp
 7c4:	str	d8, [sp, #24]
 7c8:	fmov	d8, d0
 7cc:	str	x19, [sp, #16]
 7d0:	mov	x19, x1
 7d4:	mov	x0, x19
 7d8:	mov	x1, #0x8                   	// #8
 7dc:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 7e0:	str	d8, [x19]
 7e4:	ldr	x19, [sp, #16]
 7e8:	ldr	d8, [sp, #24]
 7ec:	ldp	x29, x30, [sp], #32
 7f0:	ret

00000000000007f4 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff>:
 7f4:	stp	x29, x30, [sp, #-32]!
 7f8:	mov	x29, sp
 7fc:	str	d8, [sp, #24]
 800:	fmov	s8, s0
 804:	str	x19, [sp, #16]
 808:	mov	x19, x1
 80c:	mov	x0, x19
 810:	mov	x1, #0x4                   	// #4
 814:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 818:	str	s8, [x19]
 81c:	ldr	x19, [sp, #16]
 820:	ldr	d8, [sp, #24]
 824:	ldp	x29, x30, [sp], #32
 828:	ret

000000000000082c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm>:
 82c:	stp	x29, x30, [sp, #-32]!
 830:	mov	x29, sp
 834:	stp	x19, x20, [sp, #16]
 838:	mov	x19, x1
 83c:	mov	x20, x2
 840:	mov	x0, x19
 844:	mov	x1, #0x8                   	// #8
 848:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 84c:	str	x20, [x19]
 850:	ldp	x19, x20, [sp, #16]
 854:	ldp	x29, x30, [sp], #32
 858:	ret

000000000000085c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj>:
 85c:	stp	x29, x30, [sp, #-32]!
 860:	mov	x29, sp
 864:	stp	x19, x20, [sp, #16]
 868:	mov	x19, x1
 86c:	mov	w20, w2
 870:	mov	x0, x19
 874:	mov	x1, #0x4                   	// #4
 878:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 87c:	str	w20, [x19]
 880:	ldp	x19, x20, [sp, #16]
 884:	ldp	x29, x30, [sp], #32
 888:	ret

000000000000088c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt>:
 88c:	stp	x29, x30, [sp, #-32]!
 890:	mov	x29, sp
 894:	stp	x19, x20, [sp, #16]
 898:	mov	x19, x1
 89c:	and	w20, w2, #0xffff
 8a0:	mov	x0, x19
 8a4:	mov	x1, #0x2                   	// #2
 8a8:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 8ac:	strh	w20, [x19]
 8b0:	ldp	x19, x20, [sp, #16]
 8b4:	ldp	x29, x30, [sp], #32
 8b8:	ret

00000000000008bc <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh>:
 8bc:	stp	x29, x30, [sp, #-32]!
 8c0:	mov	x29, sp
 8c4:	stp	x19, x20, [sp, #16]
 8c8:	mov	x19, x1
 8cc:	and	w20, w2, #0xff
 8d0:	mov	x0, x19
 8d4:	mov	x1, #0x1                   	// #1
 8d8:	bl	56c <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
 8dc:	strb	w20, [x19]
 8e0:	ldp	x19, x20, [sp, #16]
 8e4:	ldp	x29, x30, [sp], #32
 8e8:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x1, [x1, #8]
  18:	blr	x1
  1c:	ldr	x0, [x19]
  20:	ldr	x1, [x0]
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	mov	x16, x1
  30:	ldp	x29, x30, [sp], #32
  34:	br	x16

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text.unlikely:

0000000000000000 <_ZN12_GLOBAL__N_118serialirr_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <abort>

000000000000000c <__cxa_pure_virtual>:
   c:	stp	x29, x30, [sp, #-16]!
  10:	mov	x29, sp
  14:	bl	0 <abort>

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	ldr	x0, [x19, #16]
  4c:	lsl	x1, x1, #3
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ldr	x0, [x19]
  68:	cmp	x1, x0
  6c:	b.ls	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.plast
  70:	lsl	x0, x0, #1
  74:	str	x0, [x19]
  78:	b	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I___cxa_pure_virtual>:
   0:	adrp	x3, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
   4:	add	x0, x3, #0x0
   8:	mov	x1, #0x100                 	// #256
   c:	adrp	x2, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
  10:	add	x2, x2, #0x0
  14:	movk	x1, #0x1, lsl #16
  18:	add	x4, x2, #0x10
  1c:	movk	x1, #0x3, lsl #32
  20:	stp	x4, x1, [x0, #24]
  24:	mov	w4, #0x1000100             	// #16777472
  28:	movk	x4, #0x1, lsl #32
  2c:	adrp	x1, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
  30:	add	x1, x1, #0x0
  34:	stp	x4, x1, [x0, #8]
  38:	add	x4, x2, #0x290
  3c:	add	x2, x2, #0x510
  40:	str	x4, [x3]
  44:	mov	x3, #0x100                 	// #256
  48:	str	x1, [x0, #40]
  4c:	mov	x4, #0x100                 	// #256
  50:	str	x1, [x0, #64]
  54:	add	x1, x1, #0x8
  58:	movk	x3, #0x3, lsl #32
  5c:	stp	x2, x4, [x0, #48]
  60:	stp	x3, x1, [x0, #80]
  64:	adrp	x1, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
  68:	add	x1, x1, #0x0
  6c:	str	x1, [x0, #72]
  70:	ret

method-gl.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_15gl_mg4finiEv>:
   0:	ret

0000000000000004 <_ZN12_GLOBAL__N_15gl_mg4initEv>:
   4:	add	x0, x0, #0x80
   8:	str	xzr, [x0]
   c:	ret

0000000000000010 <_ZN12_GLOBAL__N_114gl_wt_dispatch20snapshot_most_recentEv>:
  10:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
  14:	add	x0, x0, #0x0
  18:	add	x0, x0, #0x80
  1c:	ldr	x1, [x0]
  20:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  24:	ldr	x0, [x0]
  28:	mrs	x2, tpidr_el0
  2c:	ldr	x0, [x2, x0]
  30:	add	x0, x0, #0x208
  34:	ldr	x0, [x0]
  38:	cmp	x0, x1
  3c:	cset	w0, eq  // eq = none
  40:	ret

0000000000000044 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm>:
  44:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  48:	ldr	x0, [x0]
  4c:	mrs	x2, tpidr_el0
  50:	ldr	x0, [x2, x0]
  54:	add	x0, x0, #0x208
  58:	ldr	x0, [x0]
  5c:	tbz	x0, #63, 78 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm+0x34>
  60:	and	x0, x0, #0x7fffffffffffffff
  64:	add	x0, x0, #0x1
  68:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
  6c:	add	x2, x2, #0x0
  70:	add	x2, x2, #0x80
  74:	stlr	x0, [x2]
  78:	str	x0, [x1]
  7c:	mov	w0, #0x1                   	// #1
  80:	ret

0000000000000084 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv>:
  84:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  88:	ldr	x0, [x0]
  8c:	mrs	x1, tpidr_el0
  90:	ldr	x1, [x1, x0]
  94:	ldr	x0, [x1, #344]
  98:	cbnz	x0, d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x50>
  9c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
  a0:	add	x0, x0, #0x0
  a4:	add	x0, x0, #0x80
  a8:	mov	w2, #0x0                   	// #0
  ac:	adrp	x4, 0 <_ZN3GTM18gtm_spin_count_varE>
  b0:	ldar	x3, [x0]
  b4:	tbz	x3, #63, cc <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x48>
  b8:	ldr	x3, [x4]
  bc:	add	w2, w2, #0x1
  c0:	cmp	x3, w2, uxtw
  c4:	b.cc	dc <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x58>  // b.lo, b.ul, b.last
  c8:	b	b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x2c>
  cc:	add	x1, x1, #0x208
  d0:	str	x3, [x1]
  d4:	mov	w0, #0xa                   	// #10
  d8:	ret
  dc:	mov	w0, #0x3                   	// #3
  e0:	b	d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x54>

00000000000000e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>:
  e4:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
  e8:	add	x2, x2, #0x0
  ec:	add	x2, x2, #0x80
  f0:	ldr	x2, [x2]
  f4:	add	x1, x0, #0x208
  f8:	ldr	x1, [x1]
  fc:	cmp	x1, x2
 100:	b.eq	118 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE+0x34>  // b.none
 104:	stp	x29, x30, [sp, #-16]!
 108:	mov	w2, #0x0                   	// #0
 10c:	mov	w1, #0x3                   	// #3
 110:	mov	x29, sp
 114:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 118:	ret

000000000000011c <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
 11c:	cbnz	x1, 158 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x3c>
 120:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 124:	ldr	x0, [x0]
 128:	mrs	x1, tpidr_el0
 12c:	ldr	x1, [x1, x0]
 130:	add	x1, x1, #0x208
 134:	ldr	x0, [x1]
 138:	tbz	x0, #63, 158 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x3c>
 13c:	and	x0, x0, #0x7fffffffffffffff
 140:	add	x0, x0, #0x1
 144:	stlr	x0, [x1]
 148:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
 14c:	add	x1, x1, #0x0
 150:	add	x1, x1, #0x80
 154:	stlr	x0, [x1]
 158:	ret

000000000000015c <_ZN3GTM14dispatch_gl_wtEv>:
 15c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
 160:	add	x0, x0, #0x0
 164:	add	x0, x0, #0x100
 168:	ret

000000000000016c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>:
 16c:	stp	x29, x30, [sp, #-64]!
 170:	add	x4, x2, #0x208
 174:	mov	x29, sp
 178:	stp	x19, x20, [sp, #16]
 17c:	mov	x19, x1
 180:	stp	x21, x22, [sp, #32]
 184:	mov	x21, x0
 188:	mov	x0, x2
 18c:	stp	x23, x24, [sp, #48]
 190:	ldr	x1, [x4]
 194:	tbnz	x1, #63, 208 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x9c>
 198:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
 19c:	cmp	x1, x2
 1a0:	b.cc	1b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x44>  // b.lo, b.ul, b.last
 1a4:	mov	w2, #0x0                   	// #0
 1a8:	mov	w1, #0x9                   	// #9
 1ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 1b0:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
 1b4:	add	x2, x2, #0x0
 1b8:	add	x2, x2, #0x80
 1bc:	ldr	x3, [x2]
 1c0:	cmp	x1, x3
 1c4:	b.eq	1d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x68>  // b.none
 1c8:	mov	w2, #0x0                   	// #0
 1cc:	mov	w1, #0x4                   	// #4
 1d0:	b	1ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x40>
 1d4:	orr	x5, x1, #0x8000000000000000
 1d8:	ldaxr	x3, [x2]
 1dc:	cmp	x3, x1
 1e0:	b.ne	1ec <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x80>  // b.any
 1e4:	stxr	w6, x5, [x2]
 1e8:	cbnz	w6, 1d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x6c>
 1ec:	b.eq	1fc <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x90>  // b.none
 1f0:	mov	w2, #0x0                   	// #0
 1f4:	mov	w1, #0x2                   	// #2
 1f8:	b	1ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x40>
 1fc:	dmb	ish
 200:	orr	x1, x3, #0x8000000000000000
 204:	stlr	x1, [x4]
 208:	add	x24, x19, #0x7
 20c:	add	x20, x0, #0xa8
 210:	ldr	x1, [x20, #8]
 214:	lsr	x23, x24, #3
 218:	ldr	x0, [x0, #168]
 21c:	add	x22, x23, #0x2
 220:	add	x1, x22, x1
 224:	cmp	x1, x0
 228:	b.ls	238 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0xcc>  // b.plast
 22c:	mov	x1, x22
 230:	mov	x0, x20
 234:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
 238:	ldp	x1, x3, [x20, #8]
 23c:	and	x24, x24, #0xfffffffffffffff8
 240:	add	x23, x23, #0x1
 244:	mov	x2, x19
 248:	add	x3, x3, x1, lsl #3
 24c:	add	x22, x22, x1
 250:	str	x22, [x20, #8]
 254:	mov	x1, x21
 258:	mov	x0, x3
 25c:	bl	0 <memcpy>
 260:	str	x19, [x0, x24]
 264:	str	x21, [x0, x23, lsl #3]
 268:	ldp	x19, x20, [sp, #16]
 26c:	ldp	x21, x22, [sp, #32]
 270:	ldp	x23, x24, [sp, #48]
 274:	ldp	x29, x30, [sp], #64
 278:	ret

000000000000027c <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
 27c:	cbz	x3, 2dc <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x60>
 280:	stp	x29, x30, [sp, #-48]!
 284:	cmp	w4, #0x7
 288:	mov	x29, sp
 28c:	stp	x19, x20, [sp, #16]
 290:	mov	x20, x1
 294:	mov	x19, x3
 298:	str	x21, [sp, #32]
 29c:	mov	w21, w2
 2a0:	b.eq	2c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
 2a4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 2a8:	ldr	x0, [x0]
 2ac:	mrs	x1, tpidr_el0
 2b0:	ldr	x2, [x1, x0]
 2b4:	mov	x1, x3
 2b8:	mov	x0, x20
 2bc:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 2c0:	mov	x2, x19
 2c4:	mov	w1, w21
 2c8:	mov	x0, x20
 2cc:	ldp	x19, x20, [sp, #16]
 2d0:	ldr	x21, [sp, #32]
 2d4:	ldp	x29, x30, [sp], #48
 2d8:	b	0 <memset>
 2dc:	ret

00000000000002e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
 2e0:	cbz	x3, 3c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xe0>
 2e4:	stp	x29, x30, [sp, #-80]!
 2e8:	cmp	w5, #0x0
 2ec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 2f0:	ldr	x0, [x0]
 2f4:	mov	x29, sp
 2f8:	stp	x21, x22, [sp, #32]
 2fc:	mov	x22, x1
 300:	mrs	x1, tpidr_el0
 304:	stp	x19, x20, [sp, #16]
 308:	mov	w21, w6
 30c:	mov	x19, x3
 310:	stp	x23, x24, [sp, #48]
 314:	mov	w20, w5
 318:	mov	x23, x2
 31c:	ldr	x24, [x1, x0]
 320:	str	x25, [sp, #64]
 324:	ccmp	w5, #0x7, #0x4, ne  // ne = any
 328:	and	w25, w4, #0xff
 32c:	b.eq	340 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x60>  // b.none
 330:	mov	x2, x24
 334:	mov	x1, x3
 338:	mov	x0, x22
 33c:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 340:	cmp	w21, #0x4
 344:	b.ne	358 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x78>  // b.any
 348:	mov	x2, x24
 34c:	mov	x1, x19
 350:	mov	x0, x23
 354:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 358:	mov	x2, x19
 35c:	mov	x1, x23
 360:	mov	x0, x22
 364:	cbnz	w25, 3a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xc0>
 368:	bl	0 <memcpy>
 36c:	sub	w0, w21, #0x3
 370:	cmp	w21, #0x0
 374:	ccmp	w0, #0x1, #0x0, ne  // ne = any
 378:	b.ls	3a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xc8>  // b.plast
 37c:	cmp	w20, #0x7
 380:	b.eq	3a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xc8>  // b.none
 384:	mov	x0, x24
 388:	ldp	x19, x20, [sp, #16]
 38c:	ldp	x21, x22, [sp, #32]
 390:	ldp	x23, x24, [sp, #48]
 394:	ldr	x25, [sp, #64]
 398:	ldp	x29, x30, [sp], #80
 39c:	b	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 3a0:	bl	0 <memmove>
 3a4:	b	36c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8c>
 3a8:	ldp	x19, x20, [sp, #16]
 3ac:	ldp	x21, x22, [sp, #32]
 3b0:	ldp	x23, x24, [sp, #48]
 3b4:	ldr	x25, [sp, #64]
 3b8:	ldp	x29, x30, [sp], #80
 3bc:	ret
 3c0:	ret

00000000000003c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_>:
 3c4:	stp	x29, x30, [sp, #-64]!
 3c8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 3cc:	ldr	x0, [x0]
 3d0:	mov	x29, sp
 3d4:	str	x19, [sp, #16]
 3d8:	mov	x19, x1
 3dc:	mrs	x1, tpidr_el0
 3e0:	str	q1, [sp, #32]
 3e4:	str	q0, [sp, #48]
 3e8:	ldr	x2, [x1, x0]
 3ec:	mov	x0, x19
 3f0:	mov	x1, #0x20                  	// #32
 3f4:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 3f8:	ldr	q2, [sp, #32]
 3fc:	ldr	q0, [sp, #48]
 400:	str	q2, [x19, #16]
 404:	str	q0, [x19]
 408:	ldr	x19, [sp, #16]
 40c:	ldp	x29, x30, [sp], #64
 410:	ret

0000000000000414 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
 414:	stp	x29, x30, [sp, #-64]!
 418:	cmp	w1, #0x4
 41c:	mov	x29, sp
 420:	str	x19, [sp, #16]
 424:	mov	x19, x0
 428:	b.ne	458 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.any
 42c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 430:	ldr	x1, [x1]
 434:	mrs	x2, tpidr_el0
 438:	ldr	x2, [x2, x1]
 43c:	mov	x1, #0x20                  	// #32
 440:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 444:	ldr	q0, [x19]
 448:	ldr	q1, [x19, #16]
 44c:	ldr	x19, [sp, #16]
 450:	ldp	x29, x30, [sp], #64
 454:	ret
 458:	cmp	w1, #0x3
 45c:	ldr	q0, [x0]
 460:	ldr	q1, [x0, #16]
 464:	b.eq	44c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
 468:	str	q0, [sp, #32]
 46c:	str	q1, [sp, #48]
 470:	dmb	ishld
 474:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 478:	ldr	x0, [x0]
 47c:	mrs	x1, tpidr_el0
 480:	ldr	x0, [x1, x0]
 484:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 488:	ldr	q0, [sp, #32]
 48c:	ldr	q1, [sp, #48]
 490:	b	44c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x38>

0000000000000494 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe>:
 494:	mov	x0, x1
 498:	mov	w1, #0x4                   	// #4
 49c:	b	414 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

00000000000004a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCEEPKCe>:
 4a0:	mov	x0, x1
 4a4:	mov	w1, #0x3                   	// #3
 4a8:	b	414 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

00000000000004ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCEEPKCe>:
 4ac:	mov	x0, x1
 4b0:	mov	w1, #0x2                   	// #2
 4b4:	b	414 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

00000000000004b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCEEPKCe>:
 4b8:	mov	x0, x1
 4bc:	mov	w1, #0x1                   	// #1
 4c0:	b	414 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

00000000000004c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCDEPCdS1_>:
 4c4:	stp	d0, d1, [x1]
 4c8:	ret

00000000000004cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
 4cc:	stp	x29, x30, [sp, #-48]!
 4d0:	cmp	w1, #0x4
 4d4:	mov	x29, sp
 4d8:	str	x19, [sp, #16]
 4dc:	mov	x19, x0
 4e0:	stp	d8, d9, [sp, #32]
 4e4:	b.ne	51c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.any
 4e8:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 4ec:	ldr	x1, [x1]
 4f0:	mrs	x2, tpidr_el0
 4f4:	ldr	x2, [x2, x1]
 4f8:	mov	x1, #0x10                  	// #16
 4fc:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 500:	ldp	d9, d8, [x19]
 504:	fmov	d0, d9
 508:	fmov	d1, d8
 50c:	ldr	x19, [sp, #16]
 510:	ldp	d8, d9, [sp, #32]
 514:	ldp	x29, x30, [sp], #48
 518:	ret
 51c:	cmp	w1, #0x3
 520:	ldp	d9, d8, [x0]
 524:	b.eq	504 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
 528:	dmb	ishld
 52c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 530:	ldr	x0, [x0]
 534:	mrs	x1, tpidr_el0
 538:	ldr	x0, [x1, x0]
 53c:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 540:	b	504 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x38>

0000000000000544 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd>:
 544:	mov	x0, x1
 548:	mov	w1, #0x4                   	// #4
 54c:	b	4cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000550 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCDEPKCd>:
 550:	mov	x0, x1
 554:	mov	w1, #0x3                   	// #3
 558:	b	4cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

000000000000055c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCDEPKCd>:
 55c:	mov	x0, x1
 560:	mov	w1, #0x2                   	// #2
 564:	b	4cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000568 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCDEPKCd>:
 568:	mov	x0, x1
 56c:	mov	w1, #0x1                   	// #1
 570:	b	4cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000574 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCFEPCfS1_>:
 574:	stp	s0, s1, [x1]
 578:	ret

000000000000057c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
 57c:	stp	x29, x30, [sp, #-48]!
 580:	cmp	w1, #0x4
 584:	mov	x29, sp
 588:	str	x19, [sp, #16]
 58c:	mov	x19, x0
 590:	stp	d8, d9, [sp, #32]
 594:	b.ne	5cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.any
 598:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 59c:	ldr	x1, [x1]
 5a0:	mrs	x2, tpidr_el0
 5a4:	ldr	x2, [x2, x1]
 5a8:	mov	x1, #0x8                   	// #8
 5ac:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 5b0:	ldp	s9, s8, [x19]
 5b4:	fmov	s0, s9
 5b8:	fmov	s1, s8
 5bc:	ldr	x19, [sp, #16]
 5c0:	ldp	d8, d9, [sp, #32]
 5c4:	ldp	x29, x30, [sp], #48
 5c8:	ret
 5cc:	cmp	w1, #0x3
 5d0:	ldp	s9, s8, [x0]
 5d4:	b.eq	5b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
 5d8:	dmb	ishld
 5dc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 5e0:	ldr	x0, [x0]
 5e4:	mrs	x1, tpidr_el0
 5e8:	ldr	x0, [x1, x0]
 5ec:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 5f0:	b	5b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x38>

00000000000005f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf>:
 5f4:	mov	x0, x1
 5f8:	mov	w1, #0x4                   	// #4
 5fc:	b	57c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000600 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCFEPKCf>:
 600:	mov	x0, x1
 604:	mov	w1, #0x3                   	// #3
 608:	b	57c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

000000000000060c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCFEPKCf>:
 60c:	mov	x0, x1
 610:	mov	w1, #0x2                   	// #2
 614:	b	57c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000618 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCFEPKCf>:
 618:	mov	x0, x1
 61c:	mov	w1, #0x1                   	// #1
 620:	b	57c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000624 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWEEPee>:
 624:	str	q0, [x1]
 628:	ret

000000000000062c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 62c:	stp	x29, x30, [sp, #-48]!
 630:	cmp	w1, #0x4
 634:	mov	x29, sp
 638:	str	x19, [sp, #16]
 63c:	mov	x19, x0
 640:	b.ne	66c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x40>  // b.any
 644:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 648:	ldr	x1, [x1]
 64c:	mrs	x2, tpidr_el0
 650:	ldr	x2, [x2, x1]
 654:	mov	x1, #0x10                  	// #16
 658:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 65c:	ldr	q0, [x19]
 660:	ldr	x19, [sp, #16]
 664:	ldp	x29, x30, [sp], #48
 668:	ret
 66c:	cmp	w1, #0x3
 670:	ldr	q0, [x0]
 674:	b.eq	660 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
 678:	str	q0, [sp, #32]
 67c:	dmb	ishld
 680:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 684:	ldr	x0, [x0]
 688:	mrs	x1, tpidr_el0
 68c:	ldr	x0, [x1, x0]
 690:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 694:	ldr	q0, [sp, #32]
 698:	b	660 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>

000000000000069c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe>:
 69c:	mov	x0, x1
 6a0:	mov	w1, #0x4                   	// #4
 6a4:	b	62c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000006a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWEEPKe>:
 6a8:	mov	x0, x1
 6ac:	mov	w1, #0x3                   	// #3
 6b0:	b	62c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000006b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaREEPKe>:
 6b4:	mov	x0, x1
 6b8:	mov	w1, #0x2                   	// #2
 6bc:	b	62c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000006c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_REEPKe>:
 6c0:	mov	x0, x1
 6c4:	mov	w1, #0x1                   	// #1
 6c8:	b	62c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000006cc <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWDEPdd>:
 6cc:	str	d0, [x1]
 6d0:	ret

00000000000006d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 6d4:	stp	x29, x30, [sp, #-32]!
 6d8:	cmp	w1, #0x4
 6dc:	mov	x29, sp
 6e0:	str	x19, [sp, #16]
 6e4:	mov	x19, x0
 6e8:	str	d8, [sp, #24]
 6ec:	b.ne	720 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.any
 6f0:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 6f4:	ldr	x1, [x1]
 6f8:	mrs	x2, tpidr_el0
 6fc:	ldr	x2, [x2, x1]
 700:	mov	x1, #0x8                   	// #8
 704:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 708:	ldr	d8, [x19]
 70c:	fmov	d0, d8
 710:	ldr	d8, [sp, #24]
 714:	ldr	x19, [sp, #16]
 718:	ldp	x29, x30, [sp], #32
 71c:	ret
 720:	cmp	w1, #0x3
 724:	ldr	d8, [x0]
 728:	b.eq	70c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
 72c:	dmb	ishld
 730:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 734:	ldr	x0, [x0]
 738:	mrs	x1, tpidr_el0
 73c:	ldr	x0, [x1, x0]
 740:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 744:	b	70c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x38>

0000000000000748 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd>:
 748:	mov	x0, x1
 74c:	mov	w1, #0x4                   	// #4
 750:	b	6d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000754 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWDEPKd>:
 754:	mov	x0, x1
 758:	mov	w1, #0x3                   	// #3
 75c:	b	6d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000760 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRDEPKd>:
 760:	mov	x0, x1
 764:	mov	w1, #0x2                   	// #2
 768:	b	6d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

000000000000076c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RDEPKd>:
 76c:	mov	x0, x1
 770:	mov	w1, #0x1                   	// #1
 774:	b	6d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000778 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff>:
 778:	stp	x29, x30, [sp, #-32]!
 77c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 780:	ldr	x0, [x0]
 784:	mov	x29, sp
 788:	str	x19, [sp, #16]
 78c:	mov	x19, x1
 790:	mrs	x1, tpidr_el0
 794:	str	d8, [sp, #24]
 798:	fmov	s8, s0
 79c:	ldr	x2, [x1, x0]
 7a0:	mov	x0, x19
 7a4:	mov	x1, #0x4                   	// #4
 7a8:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 7ac:	str	s8, [x19]
 7b0:	ldr	x19, [sp, #16]
 7b4:	ldr	d8, [sp, #24]
 7b8:	ldp	x29, x30, [sp], #32
 7bc:	ret

00000000000007c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 7c0:	stp	x29, x30, [sp, #-32]!
 7c4:	cmp	w1, #0x4
 7c8:	mov	x29, sp
 7cc:	str	x19, [sp, #16]
 7d0:	mov	x19, x0
 7d4:	str	d8, [sp, #24]
 7d8:	b.ne	80c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.any
 7dc:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 7e0:	ldr	x1, [x1]
 7e4:	mrs	x2, tpidr_el0
 7e8:	ldr	x2, [x2, x1]
 7ec:	mov	x1, #0x4                   	// #4
 7f0:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 7f4:	ldr	s8, [x19]
 7f8:	fmov	s0, s8
 7fc:	ldr	d8, [sp, #24]
 800:	ldr	x19, [sp, #16]
 804:	ldp	x29, x30, [sp], #32
 808:	ret
 80c:	cmp	w1, #0x3
 810:	ldr	s8, [x0]
 814:	b.eq	7f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
 818:	dmb	ishld
 81c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 820:	ldr	x0, [x0]
 824:	mrs	x1, tpidr_el0
 828:	ldr	x0, [x1, x0]
 82c:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 830:	b	7f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x38>

0000000000000834 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf>:
 834:	mov	x0, x1
 838:	mov	w1, #0x4                   	// #4
 83c:	b	7c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000840 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWFEPKf>:
 840:	mov	x0, x1
 844:	mov	w1, #0x3                   	// #3
 848:	b	7c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

000000000000084c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRFEPKf>:
 84c:	mov	x0, x1
 850:	mov	w1, #0x2                   	// #2
 854:	b	7c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000858 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RFEPKf>:
 858:	mov	x0, x1
 85c:	mov	w1, #0x1                   	// #1
 860:	b	7c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000864 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU8EPmm>:
 864:	str	x2, [x1]
 868:	ret

000000000000086c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 86c:	stp	x29, x30, [sp, #-32]!
 870:	cmp	w1, #0x4
 874:	mov	x29, sp
 878:	str	x19, [sp, #16]
 87c:	mov	x19, x0
 880:	b.ne	8b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.any
 884:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 888:	ldr	x1, [x1]
 88c:	mrs	x2, tpidr_el0
 890:	ldr	x2, [x2, x1]
 894:	mov	x1, #0x8                   	// #8
 898:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 89c:	ldr	x19, [x19]
 8a0:	mov	x0, x19
 8a4:	ldr	x19, [sp, #16]
 8a8:	ldp	x29, x30, [sp], #32
 8ac:	ret
 8b0:	cmp	w1, #0x3
 8b4:	ldr	x19, [x0]
 8b8:	b.eq	8a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
 8bc:	dmb	ishld
 8c0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 8c4:	ldr	x0, [x0]
 8c8:	mrs	x1, tpidr_el0
 8cc:	ldr	x0, [x1, x0]
 8d0:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 8d4:	b	8a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>

00000000000008d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm>:
 8d8:	mov	x0, x1
 8dc:	mov	w1, #0x4                   	// #4
 8e0:	b	86c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000008e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU8EPKm>:
 8e4:	mov	x0, x1
 8e8:	mov	w1, #0x3                   	// #3
 8ec:	b	86c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000008f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU8EPKm>:
 8f0:	mov	x0, x1
 8f4:	mov	w1, #0x2                   	// #2
 8f8:	b	86c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000008fc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU8EPKm>:
 8fc:	mov	x0, x1
 900:	mov	w1, #0x1                   	// #1
 904:	b	86c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000908 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU4EPjj>:
 908:	str	w2, [x1]
 90c:	ret

0000000000000910 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 910:	stp	x29, x30, [sp, #-32]!
 914:	cmp	w1, #0x4
 918:	mov	x29, sp
 91c:	str	x19, [sp, #16]
 920:	mov	x19, x0
 924:	b.ne	954 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.any
 928:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 92c:	ldr	x1, [x1]
 930:	mrs	x2, tpidr_el0
 934:	ldr	x2, [x2, x1]
 938:	mov	x1, #0x4                   	// #4
 93c:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 940:	ldr	w19, [x19]
 944:	mov	w0, w19
 948:	ldr	x19, [sp, #16]
 94c:	ldp	x29, x30, [sp], #32
 950:	ret
 954:	ldr	w19, [x0]
 958:	cmp	w1, #0x3
 95c:	b.eq	944 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
 960:	dmb	ishld
 964:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 968:	ldr	x0, [x0]
 96c:	mrs	x1, tpidr_el0
 970:	ldr	x0, [x1, x0]
 974:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 978:	b	944 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>

000000000000097c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj>:
 97c:	mov	x0, x1
 980:	mov	w1, #0x4                   	// #4
 984:	b	910 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000988 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU4EPKj>:
 988:	mov	x0, x1
 98c:	mov	w1, #0x3                   	// #3
 990:	b	910 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000994 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU4EPKj>:
 994:	mov	x0, x1
 998:	mov	w1, #0x2                   	// #2
 99c:	b	910 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000009a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU4EPKj>:
 9a0:	mov	x0, x1
 9a4:	mov	w1, #0x1                   	// #1
 9a8:	b	910 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000009ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU2EPtt>:
 9ac:	strh	w2, [x1]
 9b0:	ret

00000000000009b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 9b4:	stp	x29, x30, [sp, #-32]!
 9b8:	cmp	w1, #0x4
 9bc:	mov	x29, sp
 9c0:	str	x19, [sp, #16]
 9c4:	mov	x19, x0
 9c8:	b.ne	9f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.any
 9cc:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 9d0:	ldr	x1, [x1]
 9d4:	mrs	x2, tpidr_el0
 9d8:	ldr	x2, [x2, x1]
 9dc:	mov	x1, #0x2                   	// #2
 9e0:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 9e4:	ldrh	w19, [x19]
 9e8:	mov	w0, w19
 9ec:	ldr	x19, [sp, #16]
 9f0:	ldp	x29, x30, [sp], #32
 9f4:	ret
 9f8:	ldrh	w19, [x0]
 9fc:	cmp	w1, #0x3
 a00:	b.eq	9e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
 a04:	dmb	ishld
 a08:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 a0c:	ldr	x0, [x0]
 a10:	mrs	x1, tpidr_el0
 a14:	ldr	x0, [x1, x0]
 a18:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 a1c:	b	9e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>

0000000000000a20 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt>:
 a20:	mov	x0, x1
 a24:	mov	w1, #0x4                   	// #4
 a28:	b	9b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU2EPKt>:
 a2c:	mov	x0, x1
 a30:	mov	w1, #0x3                   	// #3
 a34:	b	9b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000a38 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU2EPKt>:
 a38:	mov	x0, x1
 a3c:	mov	w1, #0x2                   	// #2
 a40:	b	9b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000a44 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU2EPKt>:
 a44:	mov	x0, x1
 a48:	mov	w1, #0x1                   	// #1
 a4c:	b	9b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000a50 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU1EPhh>:
 a50:	strb	w2, [x1]
 a54:	ret

0000000000000a58 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
 a58:	stp	x29, x30, [sp, #-32]!
 a5c:	cmp	w1, #0x4
 a60:	mov	x29, sp
 a64:	str	x19, [sp, #16]
 a68:	mov	x19, x0
 a6c:	b.ne	a9c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.any
 a70:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 a74:	ldr	x1, [x1]
 a78:	mrs	x2, tpidr_el0
 a7c:	ldr	x2, [x2, x1]
 a80:	mov	x1, #0x1                   	// #1
 a84:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 a88:	ldrb	w19, [x19]
 a8c:	mov	w0, w19
 a90:	ldr	x19, [sp, #16]
 a94:	ldp	x29, x30, [sp], #32
 a98:	ret
 a9c:	ldrb	w19, [x0]
 aa0:	cmp	w1, #0x3
 aa4:	b.eq	a8c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
 aa8:	dmb	ishld
 aac:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 ab0:	ldr	x0, [x0]
 ab4:	mrs	x1, tpidr_el0
 ab8:	ldr	x0, [x1, x0]
 abc:	bl	e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
 ac0:	b	a8c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>

0000000000000ac4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh>:
 ac4:	mov	x0, x1
 ac8:	mov	w1, #0x4                   	// #4
 acc:	b	a58 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ad0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU1EPKh>:
 ad0:	mov	x0, x1
 ad4:	mov	w1, #0x3                   	// #3
 ad8:	b	a58 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000adc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU1EPKh>:
 adc:	mov	x0, x1
 ae0:	mov	w1, #0x2                   	// #2
 ae4:	b	a58 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ae8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU1EPKh>:
 ae8:	mov	x0, x1
 aec:	mov	w1, #0x1                   	// #1
 af0:	b	a58 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000af4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCEEPCeS1_>:
 af4:	str	q0, [x1]
 af8:	str	q1, [x1, #16]
 afc:	ret

0000000000000b00 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_>:
 b00:	stp	x29, x30, [sp, #-64]!
 b04:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 b08:	ldr	x0, [x0]
 b0c:	mov	x29, sp
 b10:	str	x19, [sp, #16]
 b14:	mov	x19, x1
 b18:	mrs	x1, tpidr_el0
 b1c:	str	q1, [sp, #32]
 b20:	str	q0, [sp, #48]
 b24:	ldr	x2, [x1, x0]
 b28:	mov	x0, x19
 b2c:	mov	x1, #0x20                  	// #32
 b30:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 b34:	ldr	q2, [sp, #32]
 b38:	ldr	q0, [sp, #48]
 b3c:	str	q2, [x19, #16]
 b40:	str	q0, [x19]
 b44:	ldr	x19, [sp, #16]
 b48:	ldp	x29, x30, [sp], #64
 b4c:	ret

0000000000000b50 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_>:
 b50:	stp	x29, x30, [sp, #-48]!
 b54:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 b58:	ldr	x0, [x0]
 b5c:	mov	x29, sp
 b60:	str	x19, [sp, #16]
 b64:	mov	x19, x1
 b68:	mrs	x1, tpidr_el0
 b6c:	stp	d8, d9, [sp, #32]
 b70:	fmov	s9, s0
 b74:	fmov	s8, s1
 b78:	ldr	x2, [x1, x0]
 b7c:	mov	x0, x19
 b80:	mov	x1, #0x8                   	// #8
 b84:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 b88:	stp	s9, s8, [x19]
 b8c:	ldr	x19, [sp, #16]
 b90:	ldp	d8, d9, [sp, #32]
 b94:	ldp	x29, x30, [sp], #48
 b98:	ret

0000000000000b9c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_>:
 b9c:	stp	x29, x30, [sp, #-48]!
 ba0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 ba4:	ldr	x0, [x0]
 ba8:	mov	x29, sp
 bac:	str	x19, [sp, #16]
 bb0:	mov	x19, x1
 bb4:	mrs	x1, tpidr_el0
 bb8:	stp	d8, d9, [sp, #32]
 bbc:	fmov	s9, s0
 bc0:	fmov	s8, s1
 bc4:	ldr	x2, [x1, x0]
 bc8:	mov	x0, x19
 bcc:	mov	x1, #0x8                   	// #8
 bd0:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 bd4:	stp	s9, s8, [x19]
 bd8:	ldr	x19, [sp, #16]
 bdc:	ldp	d8, d9, [sp, #32]
 be0:	ldp	x29, x30, [sp], #48
 be4:	ret

0000000000000be8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_>:
 be8:	stp	x29, x30, [sp, #-48]!
 bec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 bf0:	ldr	x0, [x0]
 bf4:	mov	x29, sp
 bf8:	str	x19, [sp, #16]
 bfc:	mov	x19, x1
 c00:	mrs	x1, tpidr_el0
 c04:	stp	d8, d9, [sp, #32]
 c08:	fmov	d9, d0
 c0c:	fmov	d8, d1
 c10:	ldr	x2, [x1, x0]
 c14:	mov	x0, x19
 c18:	mov	x1, #0x10                  	// #16
 c1c:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 c20:	stp	d9, d8, [x19]
 c24:	ldr	x19, [sp, #16]
 c28:	ldp	d8, d9, [sp, #32]
 c2c:	ldp	x29, x30, [sp], #48
 c30:	ret

0000000000000c34 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff>:
 c34:	stp	x29, x30, [sp, #-32]!
 c38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 c3c:	ldr	x0, [x0]
 c40:	mov	x29, sp
 c44:	str	x19, [sp, #16]
 c48:	mov	x19, x1
 c4c:	mrs	x1, tpidr_el0
 c50:	str	d8, [sp, #24]
 c54:	fmov	s8, s0
 c58:	ldr	x2, [x1, x0]
 c5c:	mov	x0, x19
 c60:	mov	x1, #0x4                   	// #4
 c64:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 c68:	str	s8, [x19]
 c6c:	ldr	x19, [sp, #16]
 c70:	ldr	d8, [sp, #24]
 c74:	ldp	x29, x30, [sp], #32
 c78:	ret

0000000000000c7c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWFEPff>:
 c7c:	str	s0, [x1]
 c80:	ret

0000000000000c84 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd>:
 c84:	stp	x29, x30, [sp, #-32]!
 c88:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 c8c:	ldr	x0, [x0]
 c90:	mov	x29, sp
 c94:	str	x19, [sp, #16]
 c98:	mov	x19, x1
 c9c:	mrs	x1, tpidr_el0
 ca0:	str	d8, [sp, #24]
 ca4:	fmov	d8, d0
 ca8:	ldr	x2, [x1, x0]
 cac:	mov	x0, x19
 cb0:	mov	x1, #0x8                   	// #8
 cb4:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 cb8:	str	d8, [x19]
 cbc:	ldr	x19, [sp, #16]
 cc0:	ldr	d8, [sp, #24]
 cc4:	ldp	x29, x30, [sp], #32
 cc8:	ret

0000000000000ccc <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd>:
 ccc:	stp	x29, x30, [sp, #-32]!
 cd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 cd4:	ldr	x0, [x0]
 cd8:	mov	x29, sp
 cdc:	str	x19, [sp, #16]
 ce0:	mov	x19, x1
 ce4:	mrs	x1, tpidr_el0
 ce8:	str	d8, [sp, #24]
 cec:	fmov	d8, d0
 cf0:	ldr	x2, [x1, x0]
 cf4:	mov	x0, x19
 cf8:	mov	x1, #0x8                   	// #8
 cfc:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 d00:	str	d8, [x19]
 d04:	ldr	x19, [sp, #16]
 d08:	ldr	d8, [sp, #24]
 d0c:	ldp	x29, x30, [sp], #32
 d10:	ret

0000000000000d14 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee>:
 d14:	stp	x29, x30, [sp, #-48]!
 d18:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 d1c:	ldr	x0, [x0]
 d20:	mov	x29, sp
 d24:	str	x19, [sp, #16]
 d28:	mov	x19, x1
 d2c:	mrs	x1, tpidr_el0
 d30:	str	q0, [sp, #32]
 d34:	ldr	x2, [x1, x0]
 d38:	mov	x0, x19
 d3c:	mov	x1, #0x10                  	// #16
 d40:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 d44:	ldr	q0, [sp, #32]
 d48:	str	q0, [x19]
 d4c:	ldr	x19, [sp, #16]
 d50:	ldp	x29, x30, [sp], #48
 d54:	ret

0000000000000d58 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee>:
 d58:	stp	x29, x30, [sp, #-48]!
 d5c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 d60:	ldr	x0, [x0]
 d64:	mov	x29, sp
 d68:	str	x19, [sp, #16]
 d6c:	mov	x19, x1
 d70:	mrs	x1, tpidr_el0
 d74:	str	q0, [sp, #32]
 d78:	ldr	x2, [x1, x0]
 d7c:	mov	x0, x19
 d80:	mov	x1, #0x10                  	// #16
 d84:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 d88:	ldr	q0, [sp, #32]
 d8c:	str	q0, [x19]
 d90:	ldr	x19, [sp, #16]
 d94:	ldp	x29, x30, [sp], #48
 d98:	ret

0000000000000d9c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_>:
 d9c:	stp	x29, x30, [sp, #-48]!
 da0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 da4:	ldr	x0, [x0]
 da8:	mov	x29, sp
 dac:	str	x19, [sp, #16]
 db0:	mov	x19, x1
 db4:	mrs	x1, tpidr_el0
 db8:	stp	d8, d9, [sp, #32]
 dbc:	fmov	d9, d0
 dc0:	fmov	d8, d1
 dc4:	ldr	x2, [x1, x0]
 dc8:	mov	x0, x19
 dcc:	mov	x1, #0x10                  	// #16
 dd0:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 dd4:	stp	d9, d8, [x19]
 dd8:	ldr	x19, [sp, #16]
 ddc:	ldp	d8, d9, [sp, #32]
 de0:	ldp	x29, x30, [sp], #48
 de4:	ret

0000000000000de8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh>:
 de8:	stp	x29, x30, [sp, #-32]!
 dec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 df0:	ldr	x0, [x0]
 df4:	mov	x29, sp
 df8:	stp	x19, x20, [sp, #16]
 dfc:	mov	x19, x1
 e00:	mrs	x1, tpidr_el0
 e04:	and	w20, w2, #0xff
 e08:	ldr	x2, [x1, x0]
 e0c:	mov	x0, x19
 e10:	mov	x1, #0x1                   	// #1
 e14:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 e18:	strb	w20, [x19]
 e1c:	ldp	x19, x20, [sp, #16]
 e20:	ldp	x29, x30, [sp], #32
 e24:	ret

0000000000000e28 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh>:
 e28:	stp	x29, x30, [sp, #-32]!
 e2c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 e30:	ldr	x0, [x0]
 e34:	mov	x29, sp
 e38:	stp	x19, x20, [sp, #16]
 e3c:	mov	x19, x1
 e40:	mrs	x1, tpidr_el0
 e44:	and	w20, w2, #0xff
 e48:	ldr	x2, [x1, x0]
 e4c:	mov	x0, x19
 e50:	mov	x1, #0x1                   	// #1
 e54:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 e58:	strb	w20, [x19]
 e5c:	ldp	x19, x20, [sp, #16]
 e60:	ldp	x29, x30, [sp], #32
 e64:	ret

0000000000000e68 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt>:
 e68:	stp	x29, x30, [sp, #-32]!
 e6c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 e70:	ldr	x0, [x0]
 e74:	mov	x29, sp
 e78:	stp	x19, x20, [sp, #16]
 e7c:	mov	x19, x1
 e80:	mrs	x1, tpidr_el0
 e84:	and	w20, w2, #0xffff
 e88:	ldr	x2, [x1, x0]
 e8c:	mov	x0, x19
 e90:	mov	x1, #0x2                   	// #2
 e94:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 e98:	strh	w20, [x19]
 e9c:	ldp	x19, x20, [sp, #16]
 ea0:	ldp	x29, x30, [sp], #32
 ea4:	ret

0000000000000ea8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt>:
 ea8:	stp	x29, x30, [sp, #-32]!
 eac:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 eb0:	ldr	x0, [x0]
 eb4:	mov	x29, sp
 eb8:	stp	x19, x20, [sp, #16]
 ebc:	mov	x19, x1
 ec0:	mrs	x1, tpidr_el0
 ec4:	and	w20, w2, #0xffff
 ec8:	ldr	x2, [x1, x0]
 ecc:	mov	x0, x19
 ed0:	mov	x1, #0x2                   	// #2
 ed4:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 ed8:	strh	w20, [x19]
 edc:	ldp	x19, x20, [sp, #16]
 ee0:	ldp	x29, x30, [sp], #32
 ee4:	ret

0000000000000ee8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj>:
 ee8:	stp	x29, x30, [sp, #-32]!
 eec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 ef0:	ldr	x0, [x0]
 ef4:	mov	x29, sp
 ef8:	stp	x19, x20, [sp, #16]
 efc:	mov	x19, x1
 f00:	mrs	x1, tpidr_el0
 f04:	mov	w20, w2
 f08:	ldr	x2, [x1, x0]
 f0c:	mov	x0, x19
 f10:	mov	x1, #0x4                   	// #4
 f14:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 f18:	str	w20, [x19]
 f1c:	ldp	x19, x20, [sp, #16]
 f20:	ldp	x29, x30, [sp], #32
 f24:	ret

0000000000000f28 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj>:
 f28:	stp	x29, x30, [sp, #-32]!
 f2c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 f30:	ldr	x0, [x0]
 f34:	mov	x29, sp
 f38:	stp	x19, x20, [sp, #16]
 f3c:	mov	x19, x1
 f40:	mrs	x1, tpidr_el0
 f44:	mov	w20, w2
 f48:	ldr	x2, [x1, x0]
 f4c:	mov	x0, x19
 f50:	mov	x1, #0x4                   	// #4
 f54:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 f58:	str	w20, [x19]
 f5c:	ldp	x19, x20, [sp, #16]
 f60:	ldp	x29, x30, [sp], #32
 f64:	ret

0000000000000f68 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm>:
 f68:	stp	x29, x30, [sp, #-32]!
 f6c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 f70:	ldr	x0, [x0]
 f74:	mov	x29, sp
 f78:	stp	x19, x20, [sp, #16]
 f7c:	mov	x19, x1
 f80:	mrs	x1, tpidr_el0
 f84:	mov	x20, x2
 f88:	ldr	x2, [x1, x0]
 f8c:	mov	x0, x19
 f90:	mov	x1, #0x8                   	// #8
 f94:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 f98:	str	x20, [x19]
 f9c:	ldp	x19, x20, [sp, #16]
 fa0:	ldp	x29, x30, [sp], #32
 fa4:	ret

0000000000000fa8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm>:
 fa8:	stp	x29, x30, [sp, #-32]!
 fac:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 fb0:	ldr	x0, [x0]
 fb4:	mov	x29, sp
 fb8:	stp	x19, x20, [sp, #16]
 fbc:	mov	x19, x1
 fc0:	mrs	x1, tpidr_el0
 fc4:	mov	x20, x2
 fc8:	ldr	x2, [x1, x0]
 fcc:	mov	x0, x19
 fd0:	mov	x1, #0x8                   	// #8
 fd4:	bl	16c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
 fd8:	str	x20, [x19]
 fdc:	ldp	x19, x20, [sp, #16]
 fe0:	ldp	x29, x30, [sp], #32
 fe4:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x1, [x1, #8]
  18:	blr	x1
  1c:	ldr	x0, [x19]
  20:	ldr	x1, [x0]
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	mov	x16, x1
  30:	ldp	x29, x30, [sp], #32
  34:	br	x16

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	ldr	x0, [x19, #16]
  4c:	lsl	x1, x1, #3
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ldr	x0, [x19]
  68:	cmp	x1, x0
  6c:	b.ls	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.plast
  70:	lsl	x0, x0, #1
  74:	str	x0, [x19]
  78:	b	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>:
   0:	adrp	x2, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>
   4:	add	x1, x2, #0x0
   8:	adrp	x0, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>
   c:	add	x0, x0, #0x0
  10:	add	x3, x0, #0x10
  14:	add	x0, x0, #0x38
  18:	str	x3, [x2]
  1c:	mov	x3, #0x100                 	// #256
  20:	stp	x0, x3, [x1, #256]
  24:	str	x1, [x1, #272]
  28:	ret

method-ml.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>:
       0:	mov	w0, #0x1                   	// #1
       4:	ret

0000000000000008 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU1EPhh>:
       8:	strb	w2, [x1]
       c:	ret

0000000000000010 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU2EPtt>:
      10:	strh	w2, [x1]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU4EPjj>:
      18:	str	w2, [x1]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU8EPmm>:
      20:	str	x2, [x1]
      24:	ret

0000000000000028 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWFEPff>:
      28:	str	s0, [x1]
      2c:	ret

0000000000000030 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWDEPdd>:
      30:	str	d0, [x1]
      34:	ret

0000000000000038 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWEEPee>:
      38:	str	q0, [x1]
      3c:	ret

0000000000000040 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCFEPCfS1_>:
      40:	stp	s0, s1, [x1]
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCDEPCdS1_>:
      48:	stp	d0, d1, [x1]
      4c:	ret

0000000000000050 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCEEPCeS1_>:
      50:	str	q0, [x1]
      54:	str	q1, [x1, #16]
      58:	ret

000000000000005c <_ZN12_GLOBAL__N_15ml_mg6reinitEv>:
      5c:	add	x1, x0, #0x80
      60:	str	xzr, [x1]
      64:	ldr	x0, [x0, #256]
      68:	mov	x2, #0x80000               	// #524288
      6c:	mov	w1, #0x0                   	// #0
      70:	b	0 <memset>

0000000000000074 <_ZN12_GLOBAL__N_15ml_mg4finiEv>:
      74:	ldr	x0, [x0, #256]
      78:	b	0 <free>

000000000000007c <_ZN12_GLOBAL__N_15ml_mg4initEv>:
      7c:	stp	x29, x30, [sp, #-32]!
      80:	mov	w1, #0x1                   	// #1
      84:	mov	x29, sp
      88:	str	x19, [sp, #16]
      8c:	mov	x19, x0
      90:	mov	x0, #0x80000               	// #524288
      94:	bl	0 <_ZN3GTM7xcallocEmb>
      98:	add	x19, x19, #0x80
      9c:	str	x0, [x19, #128]
      a0:	str	xzr, [x19]
      a4:	ldr	x19, [sp, #16]
      a8:	ldp	x29, x30, [sp], #32
      ac:	ret

00000000000000b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>:
      b0:	lsr	x2, x0, #1
      b4:	ldr	x1, [x0, #208]
      b8:	orr	x2, x2, #0x8000000000000000
      bc:	ldr	x0, [x0, #200]
      c0:	add	x0, x1, x0, lsl #4
      c4:	cmp	x1, x0
      c8:	b.eq	f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0x44>  // b.none
      cc:	ldr	x3, [x1]
      d0:	ldr	x3, [x3]
      d4:	lsr	x4, x3, #3
      d8:	ldr	x5, [x1, #8]
      dc:	cmp	x4, x5, lsr #3
      e0:	b.eq	ec <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0x3c>  // b.none
      e4:	cmp	x3, x2
      e8:	b.ne	fc <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0x4c>  // b.any
      ec:	add	x1, x1, #0x10
      f0:	b	c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0x14>
      f4:	mov	w0, #0x1                   	// #1
      f8:	ret
      fc:	mov	w0, #0x0                   	// #0
     100:	b	f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0x48>

0000000000000104 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv>:
     104:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     108:	ldr	x0, [x0]
     10c:	mrs	x1, tpidr_el0
     110:	ldr	x0, [x1, x0]
     114:	adrp	x1, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     118:	add	x1, x1, #0x0
     11c:	add	x1, x1, #0x80
     120:	ldar	x7, [x1]
     124:	add	x6, x0, #0x208
     128:	ldr	x1, [x6]
     12c:	cmp	x1, x7
     130:	b.eq	154 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x50>  // b.none
     134:	stp	x29, x30, [sp, #-16]!
     138:	mov	x29, sp
     13c:	bl	b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>
     140:	ands	w0, w0, #0xff
     144:	b.eq	14c <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x48>  // b.none
     148:	stlr	x7, [x6]
     14c:	ldp	x29, x30, [sp], #16
     150:	ret
     154:	mov	w0, #0x1                   	// #1
     158:	ret

000000000000015c <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv>:
     15c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     160:	ldr	x0, [x0]
     164:	mrs	x1, tpidr_el0
     168:	ldr	x1, [x1, x0]
     16c:	ldr	x0, [x1, #344]
     170:	cbnz	x0, 198 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x3c>
     174:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     178:	add	x0, x0, #0x0
     17c:	add	x0, x0, #0x80
     180:	ldar	x0, [x0]
     184:	mov	x2, #0x7fffffffffffffe     	// #576460752303423486
     188:	cmp	x0, x2
     18c:	b.hi	1a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x44>  // b.pmore
     190:	add	x1, x1, #0x208
     194:	str	x0, [x1]
     198:	mov	w0, #0xa                   	// #10
     19c:	ret
     1a0:	mov	w0, #0x9                   	// #9
     1a4:	b	19c <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x40>

00000000000001a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm>:
     1a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1ac:	ldr	x0, [x0]
     1b0:	mov	x7, x1
     1b4:	mrs	x1, tpidr_el0
     1b8:	ldr	x6, [x1, x0]
     1bc:	add	x2, x6, #0x208
     1c0:	ldr	x0, [x6, #224]
     1c4:	cbnz	x0, 1dc <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x34>
     1c8:	str	xzr, [x6, #200]
     1cc:	ldr	x0, [x2]
     1d0:	str	x0, [x7]
     1d4:	mov	w0, #0x1                   	// #1
     1d8:	ret
     1dc:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     1e0:	add	x0, x0, #0x0
     1e4:	add	x0, x0, #0x80
     1e8:	ldaxr	x1, [x0]
     1ec:	add	x3, x1, #0x1
     1f0:	stlxr	w4, x3, [x0]
     1f4:	cbnz	w4, 1e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x40>
     1f8:	add	x8, x1, #0x1
     1fc:	ldr	x0, [x2]
     200:	cmp	x0, x1
     204:	b.cc	248 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xa0>  // b.lo, b.ul, b.last
     208:	ldp	x1, x0, [x6, #224]
     20c:	lsl	x3, x8, #3
     210:	add	x1, x0, x1, lsl #4
     214:	cmp	x0, x1
     218:	b.eq	27c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xd4>  // b.none
     21c:	ldr	x2, [x0], #16
     220:	stlr	x3, [x2]
     224:	b	214 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x6c>
     228:	ldp	x1, x0, [x6, #224]
     22c:	lsl	x3, x8, #3
     230:	add	x1, x0, x1, lsl #4
     234:	cmp	x0, x1
     238:	b.eq	268 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xc0>  // b.none
     23c:	ldr	x2, [x0], #16
     240:	stlr	x3, [x2]
     244:	b	234 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x8c>
     248:	stp	x29, x30, [sp, #-16]!
     24c:	mov	x0, x6
     250:	mov	x29, sp
     254:	bl	b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>
     258:	ands	w0, w0, #0xff
     25c:	b.ne	228 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x80>  // b.any
     260:	ldp	x29, x30, [sp], #16
     264:	ret
     268:	str	xzr, [x6, #200]
     26c:	mov	w0, #0x1                   	// #1
     270:	str	xzr, [x6, #224]
     274:	str	x8, [x7]
     278:	b	260 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xb8>
     27c:	str	xzr, [x6, #200]
     280:	str	xzr, [x6, #224]
     284:	str	x8, [x7]
     288:	b	1d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x2c>

000000000000028c <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE>:
     28c:	stp	x29, x30, [sp, #-16]!
     290:	adrp	x1, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     294:	add	x1, x1, #0x0
     298:	mov	x29, sp
     29c:	mov	x6, x0
     2a0:	add	x1, x1, #0x80
     2a4:	ldar	x7, [x1]
     2a8:	bl	b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>
     2ac:	tst	w0, #0xff
     2b0:	b.ne	2c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE+0x38>  // b.any
     2b4:	mov	x0, x6
     2b8:	mov	w2, #0x0                   	// #0
     2bc:	mov	w1, #0x3                   	// #3
     2c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     2c4:	add	x6, x6, #0x208
     2c8:	stlr	x7, [x6]
     2cc:	mov	x0, x7
     2d0:	ldp	x29, x30, [sp], #16
     2d4:	ret

00000000000002d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     2d8:	cbnz	x1, 364 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8c>
     2dc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2e0:	ldr	x0, [x0]
     2e4:	mrs	x1, tpidr_el0
     2e8:	adrp	x2, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     2ec:	add	x2, x2, #0x0
     2f0:	add	x2, x2, #0x80
     2f4:	ldr	x3, [x1, x0]
     2f8:	mov	x1, #0x0                   	// #0
     2fc:	ldp	x5, x0, [x3, #224]
     300:	add	x5, x0, x5, lsl #4
     304:	cmp	x5, x0
     308:	b.eq	358 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x80>  // b.none
     30c:	ldr	x4, [x0, #8]
     310:	and	x6, x4, #0x7
     314:	cmp	x6, #0x7
     318:	b.eq	330 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x58>  // b.none
     31c:	add	x4, x4, #0x1
     320:	ldr	x6, [x0]
     324:	stlr	x4, [x6]
     328:	add	x0, x0, #0x10
     32c:	b	304 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x2c>
     330:	cbnz	x1, 34c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x74>
     334:	ldxr	x1, [x2]
     338:	add	x4, x1, #0x1
     33c:	stlxr	w6, x4, [x2]
     340:	cbnz	w6, 334 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x5c>
     344:	add	x1, x1, #0x1
     348:	lsl	x1, x1, #3
     34c:	ldr	x4, [x0]
     350:	stlr	x1, [x4]
     354:	b	328 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x50>
     358:	dmb	ish
     35c:	str	xzr, [x3, #200]
     360:	str	xzr, [x3, #224]
     364:	ret

0000000000000368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>:
     368:	ldp	x2, x3, [x0, #200]
     36c:	add	x2, x3, x2, lsl #4
     370:	cmp	x1, x2
     374:	b.eq	3a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE+0x40>  // b.none
     378:	ldr	x3, [x1]
     37c:	ldr	x3, [x3]
     380:	ldr	x4, [x1, #8]
     384:	cmp	x4, x3
     388:	b.eq	3a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE+0x38>  // b.none
     38c:	stp	x29, x30, [sp, #-16]!
     390:	mov	w2, #0x0                   	// #0
     394:	mov	w1, #0x3                   	// #3
     398:	mov	x29, sp
     39c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     3a0:	add	x1, x1, #0x10
     3a4:	b	370 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE+0x8>
     3a8:	ret

00000000000003ac <_ZN3GTM14dispatch_ml_wtEv>:
     3ac:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     3b0:	add	x0, x0, #0x0
     3b4:	add	x0, x0, #0x180
     3b8:	ret

00000000000003bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>:
     3bc:	stp	x29, x30, [sp, #-112]!
     3c0:	mov	x29, sp
     3c4:	stp	x19, x20, [sp, #16]
     3c8:	mov	x19, x0
     3cc:	add	x0, x0, #0x208
     3d0:	stp	x21, x22, [sp, #32]
     3d4:	mov	x22, x1
     3d8:	stp	x23, x24, [sp, #48]
     3dc:	mov	x23, x2
     3e0:	stp	x25, x26, [sp, #64]
     3e4:	stp	x27, x28, [sp, #80]
     3e8:	ldr	x2, [x0]
     3ec:	add	x20, x23, #0x1f
     3f0:	add	x20, x20, x22
     3f4:	lsr	x21, x1, #5
     3f8:	mov	w25, #0x3c6f                	// #15471
     3fc:	lsr	x24, x19, #1
     400:	lsr	x20, x20, #5
     404:	movk	w25, #0x1, lsl #16
     408:	adrp	x28, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     40c:	orr	x24, x24, #0x8000000000000000
     410:	mul	w21, w21, w25
     414:	add	x28, x28, #0x0
     418:	mul	w20, w20, w25
     41c:	add	x27, x19, #0xd8
     420:	lsr	w1, w21, #16
     424:	add	w21, w21, w25
     428:	lsr	w20, w20, #16
     42c:	ldr	x0, [x28, #256]
     430:	lsl	x26, x1, #3
     434:	add	x1, x0, x1, lsl #3
     438:	ldr	x1, [x1]
     43c:	cmp	x1, x24
     440:	b.eq	4b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0xfc>  // b.none
     444:	tbz	x1, #63, 458 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x9c>
     448:	mov	x0, x19
     44c:	mov	w2, #0x0                   	// #0
     450:	mov	w1, #0x2                   	// #2
     454:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     458:	cmp	x2, x1, lsr #3
     45c:	b.cs	474 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0xb8>  // b.hs, b.nlast
     460:	mov	x0, x19
     464:	str	x1, [sp, #96]
     468:	bl	28c <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE>
     46c:	mov	x2, x0
     470:	ldr	x1, [sp, #96]
     474:	str	x2, [sp, #104]
     478:	ldr	x0, [x28, #256]
     47c:	add	x0, x0, x26
     480:	ldaxr	x3, [x0]
     484:	cmp	x3, x1
     488:	b.ne	494 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0xd8>  // b.any
     48c:	stxr	w2, x24, [x0]
     490:	cbnz	w2, 480 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0xc4>
     494:	str	x3, [sp, #96]
     498:	b.ne	448 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x8c>  // b.any
     49c:	dmb	ish
     4a0:	mov	x0, x27
     4a4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     4a8:	ldr	x1, [x28, #256]
     4ac:	ldp	x3, x2, [sp, #96]
     4b0:	add	x26, x1, x26
     4b4:	stp	x26, x3, [x0]
     4b8:	lsr	w0, w21, #16
     4bc:	lsr	w1, w21, #16
     4c0:	cmp	w20, w0
     4c4:	add	w21, w21, w25
     4c8:	b.ne	42c <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x70>  // b.any
     4cc:	add	x25, x23, #0x7
     4d0:	add	x20, x19, #0xa8
     4d4:	ldr	x0, [x20, #8]
     4d8:	lsr	x24, x25, #3
     4dc:	ldr	x1, [x19, #168]
     4e0:	add	x21, x24, #0x2
     4e4:	add	x0, x21, x0
     4e8:	cmp	x0, x1
     4ec:	b.ls	4fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x140>  // b.plast
     4f0:	mov	x1, x21
     4f4:	mov	x0, x20
     4f8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     4fc:	ldp	x1, x3, [x20, #8]
     500:	and	x25, x25, #0xfffffffffffffff8
     504:	add	x24, x24, #0x1
     508:	mov	x2, x23
     50c:	add	x3, x3, x1, lsl #3
     510:	add	x21, x21, x1
     514:	str	x21, [x20, #8]
     518:	mov	x1, x22
     51c:	mov	x0, x3
     520:	bl	0 <memcpy>
     524:	str	x23, [x0, x25]
     528:	str	x22, [x0, x24, lsl #3]
     52c:	ldp	x19, x20, [sp, #16]
     530:	ldp	x21, x22, [sp, #32]
     534:	ldp	x23, x24, [sp, #48]
     538:	ldp	x25, x26, [sp, #64]
     53c:	ldp	x27, x28, [sp, #80]
     540:	ldp	x29, x30, [sp], #112
     544:	ret

0000000000000548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>:
     548:	mov	x2, x1
     54c:	mov	x1, x0
     550:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     554:	ldr	x0, [x0]
     558:	mrs	x3, tpidr_el0
     55c:	ldr	x0, [x3, x0]
     560:	b	3bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>

0000000000000564 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
     564:	cbz	x3, 5b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x50>
     568:	stp	x29, x30, [sp, #-48]!
     56c:	cmp	w4, #0x7
     570:	mov	x29, sp
     574:	stp	x19, x20, [sp, #16]
     578:	mov	x20, x1
     57c:	mov	x19, x3
     580:	str	x21, [sp, #32]
     584:	mov	w21, w2
     588:	b.eq	598 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x34>  // b.none
     58c:	mov	x1, x3
     590:	mov	x0, x20
     594:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     598:	mov	x2, x19
     59c:	mov	w1, w21
     5a0:	mov	x0, x20
     5a4:	ldp	x19, x20, [sp, #16]
     5a8:	ldr	x21, [sp, #32]
     5ac:	ldp	x29, x30, [sp], #48
     5b0:	b	0 <memset>
     5b4:	ret

00000000000005b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_>:
     5b8:	stp	x29, x30, [sp, #-64]!
     5bc:	mov	x29, sp
     5c0:	str	x19, [sp, #16]
     5c4:	mov	x19, x1
     5c8:	mov	x0, x19
     5cc:	mov	x1, #0x20                  	// #32
     5d0:	str	q1, [sp, #32]
     5d4:	str	q0, [sp, #48]
     5d8:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     5dc:	ldr	q2, [sp, #32]
     5e0:	ldr	q0, [sp, #48]
     5e4:	str	q2, [x19, #16]
     5e8:	str	q0, [x19]
     5ec:	ldr	x19, [sp, #16]
     5f0:	ldp	x29, x30, [sp], #64
     5f4:	ret

00000000000005f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_>:
     5f8:	stp	x29, x30, [sp, #-48]!
     5fc:	mov	x29, sp
     600:	stp	d8, d9, [sp, #32]
     604:	fmov	d9, d0
     608:	fmov	d8, d1
     60c:	str	x19, [sp, #16]
     610:	mov	x19, x1
     614:	mov	x0, x19
     618:	mov	x1, #0x10                  	// #16
     61c:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     620:	stp	d9, d8, [x19]
     624:	ldr	x19, [sp, #16]
     628:	ldp	d8, d9, [sp, #32]
     62c:	ldp	x29, x30, [sp], #48
     630:	ret

0000000000000634 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_>:
     634:	stp	x29, x30, [sp, #-48]!
     638:	mov	x29, sp
     63c:	stp	d8, d9, [sp, #32]
     640:	fmov	s9, s0
     644:	fmov	s8, s1
     648:	str	x19, [sp, #16]
     64c:	mov	x19, x1
     650:	mov	x0, x19
     654:	mov	x1, #0x8                   	// #8
     658:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     65c:	stp	s9, s8, [x19]
     660:	ldr	x19, [sp, #16]
     664:	ldp	d8, d9, [sp, #32]
     668:	ldp	x29, x30, [sp], #48
     66c:	ret

0000000000000670 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee>:
     670:	stp	x29, x30, [sp, #-48]!
     674:	mov	x29, sp
     678:	str	x19, [sp, #16]
     67c:	mov	x19, x1
     680:	mov	x0, x19
     684:	mov	x1, #0x10                  	// #16
     688:	str	q0, [sp, #32]
     68c:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     690:	ldr	q0, [sp, #32]
     694:	str	q0, [x19]
     698:	ldr	x19, [sp, #16]
     69c:	ldp	x29, x30, [sp], #48
     6a0:	ret

00000000000006a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd>:
     6a4:	stp	x29, x30, [sp, #-32]!
     6a8:	mov	x29, sp
     6ac:	str	d8, [sp, #24]
     6b0:	fmov	d8, d0
     6b4:	str	x19, [sp, #16]
     6b8:	mov	x19, x1
     6bc:	mov	x0, x19
     6c0:	mov	x1, #0x8                   	// #8
     6c4:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     6c8:	str	d8, [x19]
     6cc:	ldr	x19, [sp, #16]
     6d0:	ldr	d8, [sp, #24]
     6d4:	ldp	x29, x30, [sp], #32
     6d8:	ret

00000000000006dc <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff>:
     6dc:	stp	x29, x30, [sp, #-32]!
     6e0:	mov	x29, sp
     6e4:	str	d8, [sp, #24]
     6e8:	fmov	s8, s0
     6ec:	str	x19, [sp, #16]
     6f0:	mov	x19, x1
     6f4:	mov	x0, x19
     6f8:	mov	x1, #0x4                   	// #4
     6fc:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     700:	str	s8, [x19]
     704:	ldr	x19, [sp, #16]
     708:	ldr	d8, [sp, #24]
     70c:	ldp	x29, x30, [sp], #32
     710:	ret

0000000000000714 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm>:
     714:	stp	x29, x30, [sp, #-32]!
     718:	mov	x29, sp
     71c:	stp	x19, x20, [sp, #16]
     720:	mov	x19, x1
     724:	mov	x20, x2
     728:	mov	x0, x19
     72c:	mov	x1, #0x8                   	// #8
     730:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     734:	str	x20, [x19]
     738:	ldp	x19, x20, [sp, #16]
     73c:	ldp	x29, x30, [sp], #32
     740:	ret

0000000000000744 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj>:
     744:	stp	x29, x30, [sp, #-32]!
     748:	mov	x29, sp
     74c:	stp	x19, x20, [sp, #16]
     750:	mov	x19, x1
     754:	mov	w20, w2
     758:	mov	x0, x19
     75c:	mov	x1, #0x4                   	// #4
     760:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     764:	str	w20, [x19]
     768:	ldp	x19, x20, [sp, #16]
     76c:	ldp	x29, x30, [sp], #32
     770:	ret

0000000000000774 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt>:
     774:	stp	x29, x30, [sp, #-32]!
     778:	mov	x29, sp
     77c:	stp	x19, x20, [sp, #16]
     780:	mov	x19, x1
     784:	and	w20, w2, #0xffff
     788:	mov	x0, x19
     78c:	mov	x1, #0x2                   	// #2
     790:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     794:	strh	w20, [x19]
     798:	ldp	x19, x20, [sp, #16]
     79c:	ldp	x29, x30, [sp], #32
     7a0:	ret

00000000000007a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh>:
     7a4:	stp	x29, x30, [sp, #-32]!
     7a8:	mov	x29, sp
     7ac:	stp	x19, x20, [sp, #16]
     7b0:	mov	x19, x1
     7b4:	and	w20, w2, #0xff
     7b8:	mov	x0, x19
     7bc:	mov	x1, #0x1                   	// #1
     7c0:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     7c4:	strb	w20, [x19]
     7c8:	ldp	x19, x20, [sp, #16]
     7cc:	ldp	x29, x30, [sp], #32
     7d0:	ret

00000000000007d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>:
     7d4:	stp	x29, x30, [sp, #-112]!
     7d8:	mov	x29, sp
     7dc:	stp	x19, x20, [sp, #16]
     7e0:	mov	x20, x0
     7e4:	ldr	x0, [x0, #200]
     7e8:	stp	x21, x22, [sp, #32]
     7ec:	stp	x23, x24, [sp, #48]
     7f0:	stp	x25, x26, [sp, #64]
     7f4:	stp	x27, x28, [sp, #80]
     7f8:	str	x0, [sp, #104]
     7fc:	add	x0, x20, #0x208
     800:	ldr	x27, [x0]
     804:	add	x19, x2, #0x1f
     808:	add	x19, x19, x1
     80c:	lsr	x21, x1, #5
     810:	mov	w24, #0x3c6f                	// #15471
     814:	lsr	x22, x20, #1
     818:	lsr	x19, x19, #5
     81c:	movk	w24, #0x1, lsl #16
     820:	adrp	x28, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     824:	orr	x22, x22, #0x8000000000000000
     828:	mul	w21, w21, w24
     82c:	add	x28, x28, #0x0
     830:	mul	w19, w19, w24
     834:	add	x25, x20, #0xc0
     838:	lsr	w3, w21, #16
     83c:	add	w21, w21, w24
     840:	lsr	w19, w19, #16
     844:	ldr	x0, [x28, #256]
     848:	lsl	x26, x3, #3
     84c:	add	x3, x0, x3, lsl #3
     850:	ldar	x23, [x3]
     854:	cmp	x27, x23, lsr #3
     858:	b.cc	8ac <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0xd8>  // b.lo, b.ul, b.last
     85c:	mov	x0, x25
     860:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     864:	ldr	x2, [x28, #256]
     868:	add	x26, x2, x26
     86c:	stp	x26, x23, [x0]
     870:	lsr	w0, w21, #16
     874:	lsr	w3, w21, #16
     878:	cmp	w19, w0
     87c:	add	w21, w21, w24
     880:	b.ne	844 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x70>  // b.any
     884:	ldr	x1, [sp, #104]
     888:	ldr	x0, [x20, #208]
     88c:	ldp	x19, x20, [sp, #16]
     890:	add	x0, x0, x1, lsl #4
     894:	ldp	x21, x22, [sp, #32]
     898:	ldp	x23, x24, [sp, #48]
     89c:	ldp	x25, x26, [sp, #64]
     8a0:	ldp	x27, x28, [sp, #80]
     8a4:	ldp	x29, x30, [sp], #112
     8a8:	ret
     8ac:	tbnz	x23, #63, 8c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0xec>
     8b0:	mov	x0, x20
     8b4:	bl	28c <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE>
     8b8:	mov	x27, x0
     8bc:	b	85c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x88>
     8c0:	cmp	x23, x22
     8c4:	b.eq	870 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x9c>  // b.none
     8c8:	mov	x0, x20
     8cc:	mov	w2, #0x0                   	// #0
     8d0:	mov	w1, #0x1                   	// #1
     8d4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000008d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     8d8:	cbz	x3, a30 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x158>
     8dc:	stp	x29, x30, [sp, #-96]!
     8e0:	cmp	w6, #0x0
     8e4:	mov	x29, sp
     8e8:	stp	x19, x20, [sp, #16]
     8ec:	mov	x20, x3
     8f0:	mov	w19, w6
     8f4:	stp	x21, x22, [sp, #32]
     8f8:	mov	x22, x2
     8fc:	stp	x23, x24, [sp, #48]
     900:	mov	x24, x1
     904:	stp	x25, x26, [sp, #64]
     908:	cset	w26, ne  // ne = any
     90c:	mov	w25, w5
     910:	str	x27, [sp, #80]
     914:	cmp	w6, #0x4
     918:	and	w27, w4, #0xff
     91c:	b.ne	948 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x70>  // b.any
     920:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     924:	ldr	x0, [x0]
     928:	mrs	x1, tpidr_el0
     92c:	mov	x2, x3
     930:	ldr	x21, [x1, x0]
     934:	mov	x1, x22
     938:	mov	x0, x21
     93c:	bl	3bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>
     940:	mov	x23, #0x0                   	// #0
     944:	b	978 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa0>
     948:	cmp	w26, #0x0
     94c:	ccmp	w6, #0x3, #0x4, ne  // ne = any
     950:	b.eq	a04 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x12c>  // b.none
     954:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     958:	ldr	x0, [x0]
     95c:	mrs	x1, tpidr_el0
     960:	mov	x2, x3
     964:	ldr	x21, [x1, x0]
     968:	mov	x1, x22
     96c:	mov	x0, x21
     970:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     974:	mov	x23, x0
     978:	cmp	w25, #0x0
     97c:	ccmp	w25, #0x7, #0x4, ne  // ne = any
     980:	b.eq	9b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xe0>  // b.none
     984:	cmp	w19, #0x4
     988:	b.eq	9a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd0>  // b.none
     98c:	cmp	w19, #0x0
     990:	ccmp	w19, #0x3, #0x4, ne  // ne = any
     994:	b.ne	9a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd0>  // b.any
     998:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     99c:	ldr	x0, [x0]
     9a0:	mrs	x1, tpidr_el0
     9a4:	ldr	x21, [x1, x0]
     9a8:	mov	x2, x20
     9ac:	mov	x1, x24
     9b0:	mov	x0, x21
     9b4:	bl	3bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>
     9b8:	mov	x2, x20
     9bc:	mov	x1, x22
     9c0:	mov	x0, x24
     9c4:	cbnz	w27, a0c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x134>
     9c8:	bl	0 <memcpy>
     9cc:	sub	w19, w19, #0x3
     9d0:	cmp	w26, #0x0
     9d4:	ccmp	w19, #0x1, #0x0, ne  // ne = any
     9d8:	b.ls	a14 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x13c>  // b.plast
     9dc:	dmb	ishld
     9e0:	mov	x1, x23
     9e4:	mov	x0, x21
     9e8:	ldp	x19, x20, [sp, #16]
     9ec:	ldp	x21, x22, [sp, #32]
     9f0:	ldp	x23, x24, [sp, #48]
     9f4:	ldp	x25, x26, [sp, #64]
     9f8:	ldr	x27, [sp, #80]
     9fc:	ldp	x29, x30, [sp], #96
     a00:	b	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     a04:	mov	x21, #0x0                   	// #0
     a08:	b	940 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x68>
     a0c:	bl	0 <memmove>
     a10:	b	9cc <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xf4>
     a14:	ldp	x19, x20, [sp, #16]
     a18:	ldp	x21, x22, [sp, #32]
     a1c:	ldp	x23, x24, [sp, #48]
     a20:	ldp	x25, x26, [sp, #64]
     a24:	ldr	x27, [sp, #80]
     a28:	ldp	x29, x30, [sp], #96
     a2c:	ret
     a30:	ret

0000000000000a34 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
     a34:	stp	x29, x30, [sp, #-64]!
     a38:	cmp	w1, #0x4
     a3c:	mov	x29, sp
     a40:	stp	x19, x20, [sp, #16]
     a44:	mov	x19, x0
     a48:	b.ne	a68 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.any
     a4c:	mov	x1, #0x20                  	// #32
     a50:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     a54:	ldr	q0, [x19]
     a58:	ldr	q1, [x19, #16]
     a5c:	ldp	x19, x20, [sp, #16]
     a60:	ldp	x29, x30, [sp], #64
     a64:	ret
     a68:	cmp	w1, #0x3
     a6c:	b.eq	a54 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x20>  // b.none
     a70:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a74:	ldr	x0, [x0]
     a78:	mrs	x1, tpidr_el0
     a7c:	mov	x2, #0x20                  	// #32
     a80:	ldr	x20, [x1, x0]
     a84:	mov	x1, x19
     a88:	mov	x0, x20
     a8c:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     a90:	ldr	q0, [x19]
     a94:	mov	x1, x0
     a98:	ldr	q1, [x19, #16]
     a9c:	str	q0, [sp, #48]
     aa0:	str	q1, [sp, #32]
     aa4:	dmb	ishld
     aa8:	mov	x0, x20
     aac:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     ab0:	ldr	q1, [sp, #32]
     ab4:	ldr	q0, [sp, #48]
     ab8:	b	a5c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x28>

0000000000000abc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe>:
     abc:	mov	x0, x1
     ac0:	mov	w1, #0x4                   	// #4
     ac4:	b	a34 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ac8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCEEPKCe>:
     ac8:	mov	x0, x1
     acc:	mov	w1, #0x3                   	// #3
     ad0:	b	a34 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ad4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe>:
     ad4:	mov	x0, x1
     ad8:	mov	w1, #0x2                   	// #2
     adc:	b	a34 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ae0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe>:
     ae0:	mov	x0, x1
     ae4:	mov	w1, #0x1                   	// #1
     ae8:	b	a34 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000aec <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
     aec:	stp	x29, x30, [sp, #-48]!
     af0:	cmp	w1, #0x4
     af4:	mov	x29, sp
     af8:	stp	x19, x20, [sp, #16]
     afc:	mov	x19, x0
     b00:	stp	d8, d9, [sp, #32]
     b04:	b.ne	b2c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x40>  // b.any
     b08:	mov	x1, #0x10                  	// #16
     b0c:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     b10:	ldp	d9, d8, [x19]
     b14:	fmov	d0, d9
     b18:	fmov	d1, d8
     b1c:	ldp	x19, x20, [sp, #16]
     b20:	ldp	d8, d9, [sp, #32]
     b24:	ldp	x29, x30, [sp], #48
     b28:	ret
     b2c:	cmp	w1, #0x3
     b30:	b.eq	b10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x24>  // b.none
     b34:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b38:	ldr	x0, [x0]
     b3c:	mrs	x1, tpidr_el0
     b40:	mov	x2, #0x10                  	// #16
     b44:	ldr	x20, [x1, x0]
     b48:	mov	x1, x19
     b4c:	mov	x0, x20
     b50:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     b54:	mov	x1, x0
     b58:	ldp	d9, d8, [x19]
     b5c:	dmb	ishld
     b60:	mov	x0, x20
     b64:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     b68:	b	b14 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x28>

0000000000000b6c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd>:
     b6c:	mov	x0, x1
     b70:	mov	w1, #0x4                   	// #4
     b74:	b	aec <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000b78 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCDEPKCd>:
     b78:	mov	x0, x1
     b7c:	mov	w1, #0x3                   	// #3
     b80:	b	aec <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000b84 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd>:
     b84:	mov	x0, x1
     b88:	mov	w1, #0x2                   	// #2
     b8c:	b	aec <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000b90 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd>:
     b90:	mov	x0, x1
     b94:	mov	w1, #0x1                   	// #1
     b98:	b	aec <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000b9c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
     b9c:	stp	x29, x30, [sp, #-48]!
     ba0:	cmp	w1, #0x4
     ba4:	mov	x29, sp
     ba8:	stp	x19, x20, [sp, #16]
     bac:	mov	x19, x0
     bb0:	stp	d8, d9, [sp, #32]
     bb4:	b.ne	bdc <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x40>  // b.any
     bb8:	mov	x1, #0x8                   	// #8
     bbc:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     bc0:	ldp	s9, s8, [x19]
     bc4:	fmov	s0, s9
     bc8:	fmov	s1, s8
     bcc:	ldp	x19, x20, [sp, #16]
     bd0:	ldp	d8, d9, [sp, #32]
     bd4:	ldp	x29, x30, [sp], #48
     bd8:	ret
     bdc:	cmp	w1, #0x3
     be0:	b.eq	bc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x24>  // b.none
     be4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     be8:	ldr	x0, [x0]
     bec:	mrs	x1, tpidr_el0
     bf0:	mov	x2, #0x8                   	// #8
     bf4:	ldr	x20, [x1, x0]
     bf8:	mov	x1, x19
     bfc:	mov	x0, x20
     c00:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     c04:	mov	x1, x0
     c08:	ldp	s9, s8, [x19]
     c0c:	dmb	ishld
     c10:	mov	x0, x20
     c14:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     c18:	b	bc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x28>

0000000000000c1c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf>:
     c1c:	mov	x0, x1
     c20:	mov	w1, #0x4                   	// #4
     c24:	b	b9c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000c28 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCFEPKCf>:
     c28:	mov	x0, x1
     c2c:	mov	w1, #0x3                   	// #3
     c30:	b	b9c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000c34 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf>:
     c34:	mov	x0, x1
     c38:	mov	w1, #0x2                   	// #2
     c3c:	b	b9c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000c40 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf>:
     c40:	mov	x0, x1
     c44:	mov	w1, #0x1                   	// #1
     c48:	b	b9c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>

0000000000000c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
     c4c:	stp	x29, x30, [sp, #-48]!
     c50:	cmp	w1, #0x4
     c54:	mov	x29, sp
     c58:	stp	x19, x20, [sp, #16]
     c5c:	mov	x19, x0
     c60:	b.ne	c7c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x30>  // b.any
     c64:	mov	x1, #0x10                  	// #16
     c68:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     c6c:	ldr	q0, [x19]
     c70:	ldp	x19, x20, [sp, #16]
     c74:	ldp	x29, x30, [sp], #48
     c78:	ret
     c7c:	cmp	w1, #0x3
     c80:	b.eq	c6c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x20>  // b.none
     c84:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c88:	ldr	x0, [x0]
     c8c:	mrs	x1, tpidr_el0
     c90:	mov	x2, #0x10                  	// #16
     c94:	ldr	x20, [x1, x0]
     c98:	mov	x1, x19
     c9c:	mov	x0, x20
     ca0:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     ca4:	ldr	q0, [x19]
     ca8:	mov	x1, x0
     cac:	str	q0, [sp, #32]
     cb0:	dmb	ishld
     cb4:	mov	x0, x20
     cb8:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     cbc:	ldr	q0, [sp, #32]
     cc0:	b	c70 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>

0000000000000cc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe>:
     cc4:	mov	x0, x1
     cc8:	mov	w1, #0x4                   	// #4
     ccc:	b	c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000cd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWEEPKe>:
     cd0:	mov	x0, x1
     cd4:	mov	w1, #0x3                   	// #3
     cd8:	b	c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000cdc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe>:
     cdc:	mov	x0, x1
     ce0:	mov	w1, #0x2                   	// #2
     ce4:	b	c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ce8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe>:
     ce8:	mov	x0, x1
     cec:	mov	w1, #0x1                   	// #1
     cf0:	b	c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
     cf4:	stp	x29, x30, [sp, #-48]!
     cf8:	cmp	w1, #0x4
     cfc:	mov	x29, sp
     d00:	stp	x19, x20, [sp, #16]
     d04:	mov	x19, x0
     d08:	str	d8, [sp, #32]
     d0c:	b.ne	d30 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.any
     d10:	mov	x1, #0x8                   	// #8
     d14:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     d18:	ldr	d8, [x19]
     d1c:	fmov	d0, d8
     d20:	ldr	d8, [sp, #32]
     d24:	ldp	x19, x20, [sp, #16]
     d28:	ldp	x29, x30, [sp], #48
     d2c:	ret
     d30:	cmp	w1, #0x3
     d34:	b.eq	d18 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>  // b.none
     d38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d3c:	ldr	x0, [x0]
     d40:	mrs	x1, tpidr_el0
     d44:	mov	x2, #0x8                   	// #8
     d48:	ldr	x20, [x1, x0]
     d4c:	mov	x1, x19
     d50:	mov	x0, x20
     d54:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     d58:	mov	x1, x0
     d5c:	ldr	d8, [x19]
     d60:	dmb	ishld
     d64:	mov	x0, x20
     d68:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     d6c:	b	d1c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x28>

0000000000000d70 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd>:
     d70:	mov	x0, x1
     d74:	mov	w1, #0x4                   	// #4
     d78:	b	cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000d7c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWDEPKd>:
     d7c:	mov	x0, x1
     d80:	mov	w1, #0x3                   	// #3
     d84:	b	cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000d88 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd>:
     d88:	mov	x0, x1
     d8c:	mov	w1, #0x2                   	// #2
     d90:	b	cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000d94 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd>:
     d94:	mov	x0, x1
     d98:	mov	w1, #0x1                   	// #1
     d9c:	b	cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000da0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
     da0:	stp	x29, x30, [sp, #-48]!
     da4:	cmp	w1, #0x4
     da8:	mov	x29, sp
     dac:	stp	x19, x20, [sp, #16]
     db0:	mov	x19, x0
     db4:	str	d8, [sp, #32]
     db8:	b.ne	ddc <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.any
     dbc:	mov	x1, #0x4                   	// #4
     dc0:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     dc4:	ldr	s8, [x19]
     dc8:	fmov	s0, s8
     dcc:	ldr	d8, [sp, #32]
     dd0:	ldp	x19, x20, [sp, #16]
     dd4:	ldp	x29, x30, [sp], #48
     dd8:	ret
     ddc:	cmp	w1, #0x3
     de0:	b.eq	dc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>  // b.none
     de4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     de8:	ldr	x0, [x0]
     dec:	mrs	x1, tpidr_el0
     df0:	mov	x2, #0x4                   	// #4
     df4:	ldr	x20, [x1, x0]
     df8:	mov	x1, x19
     dfc:	mov	x0, x20
     e00:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     e04:	mov	x1, x0
     e08:	ldr	s8, [x19]
     e0c:	dmb	ishld
     e10:	mov	x0, x20
     e14:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     e18:	b	dc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x28>

0000000000000e1c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf>:
     e1c:	mov	x0, x1
     e20:	mov	w1, #0x4                   	// #4
     e24:	b	da0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000e28 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWFEPKf>:
     e28:	mov	x0, x1
     e2c:	mov	w1, #0x3                   	// #3
     e30:	b	da0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000e34 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf>:
     e34:	mov	x0, x1
     e38:	mov	w1, #0x2                   	// #2
     e3c:	b	da0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000e40 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf>:
     e40:	mov	x0, x1
     e44:	mov	w1, #0x1                   	// #1
     e48:	b	da0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000e4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
     e4c:	stp	x29, x30, [sp, #-32]!
     e50:	cmp	w1, #0x4
     e54:	mov	x29, sp
     e58:	stp	x19, x20, [sp, #16]
     e5c:	mov	x19, x0
     e60:	b.ne	e80 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.any
     e64:	mov	x1, #0x8                   	// #8
     e68:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     e6c:	ldr	x19, [x19]
     e70:	mov	x0, x19
     e74:	ldp	x19, x20, [sp, #16]
     e78:	ldp	x29, x30, [sp], #32
     e7c:	ret
     e80:	cmp	w1, #0x3
     e84:	b.eq	e6c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x20>  // b.none
     e88:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e8c:	ldr	x0, [x0]
     e90:	mrs	x1, tpidr_el0
     e94:	mov	x2, #0x8                   	// #8
     e98:	ldr	x20, [x1, x0]
     e9c:	mov	x1, x19
     ea0:	mov	x0, x20
     ea4:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     ea8:	mov	x1, x0
     eac:	ldr	x19, [x19]
     eb0:	dmb	ishld
     eb4:	mov	x0, x20
     eb8:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     ebc:	b	e70 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>

0000000000000ec0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm>:
     ec0:	mov	x0, x1
     ec4:	mov	w1, #0x4                   	// #4
     ec8:	b	e4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ecc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU8EPKm>:
     ecc:	mov	x0, x1
     ed0:	mov	w1, #0x3                   	// #3
     ed4:	b	e4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ed8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm>:
     ed8:	mov	x0, x1
     edc:	mov	w1, #0x2                   	// #2
     ee0:	b	e4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ee4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm>:
     ee4:	mov	x0, x1
     ee8:	mov	w1, #0x1                   	// #1
     eec:	b	e4c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
     ef0:	stp	x29, x30, [sp, #-32]!
     ef4:	cmp	w1, #0x4
     ef8:	mov	x29, sp
     efc:	stp	x19, x20, [sp, #16]
     f00:	mov	x19, x0
     f04:	b.ne	f24 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.any
     f08:	mov	x1, #0x4                   	// #4
     f0c:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     f10:	ldr	w19, [x19]
     f14:	mov	w0, w19
     f18:	ldp	x19, x20, [sp, #16]
     f1c:	ldp	x29, x30, [sp], #32
     f20:	ret
     f24:	cmp	w1, #0x3
     f28:	b.eq	f10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x20>  // b.none
     f2c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f30:	ldr	x0, [x0]
     f34:	mrs	x1, tpidr_el0
     f38:	mov	x2, #0x4                   	// #4
     f3c:	ldr	x20, [x1, x0]
     f40:	mov	x1, x19
     f44:	mov	x0, x20
     f48:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     f4c:	ldr	w19, [x19]
     f50:	mov	x1, x0
     f54:	dmb	ishld
     f58:	mov	x0, x20
     f5c:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     f60:	b	f14 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>

0000000000000f64 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj>:
     f64:	mov	x0, x1
     f68:	mov	w1, #0x4                   	// #4
     f6c:	b	ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000f70 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU4EPKj>:
     f70:	mov	x0, x1
     f74:	mov	w1, #0x3                   	// #3
     f78:	b	ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000f7c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj>:
     f7c:	mov	x0, x1
     f80:	mov	w1, #0x2                   	// #2
     f84:	b	ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000f88 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj>:
     f88:	mov	x0, x1
     f8c:	mov	w1, #0x1                   	// #1
     f90:	b	ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000000f94 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
     f94:	stp	x29, x30, [sp, #-32]!
     f98:	cmp	w1, #0x4
     f9c:	mov	x29, sp
     fa0:	stp	x19, x20, [sp, #16]
     fa4:	mov	x19, x0
     fa8:	b.ne	fc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.any
     fac:	mov	x1, #0x2                   	// #2
     fb0:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     fb4:	ldrh	w19, [x19]
     fb8:	mov	w0, w19
     fbc:	ldp	x19, x20, [sp, #16]
     fc0:	ldp	x29, x30, [sp], #32
     fc4:	ret
     fc8:	cmp	w1, #0x3
     fcc:	b.eq	fb4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x20>  // b.none
     fd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fd4:	ldr	x0, [x0]
     fd8:	mrs	x1, tpidr_el0
     fdc:	mov	x2, #0x2                   	// #2
     fe0:	ldr	x20, [x1, x0]
     fe4:	mov	x1, x19
     fe8:	mov	x0, x20
     fec:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     ff0:	ldrh	w19, [x19]
     ff4:	mov	x1, x0
     ff8:	dmb	ishld
     ffc:	mov	x0, x20
    1000:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    1004:	b	fb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>

0000000000001008 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt>:
    1008:	mov	x0, x1
    100c:	mov	w1, #0x4                   	// #4
    1010:	b	f94 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000001014 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU2EPKt>:
    1014:	mov	x0, x1
    1018:	mov	w1, #0x3                   	// #3
    101c:	b	f94 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000001020 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt>:
    1020:	mov	x0, x1
    1024:	mov	w1, #0x2                   	// #2
    1028:	b	f94 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

000000000000102c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt>:
    102c:	mov	x0, x1
    1030:	mov	w1, #0x1                   	// #1
    1034:	b	f94 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

0000000000001038 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1038:	stp	x29, x30, [sp, #-32]!
    103c:	cmp	w1, #0x4
    1040:	mov	x29, sp
    1044:	stp	x19, x20, [sp, #16]
    1048:	mov	x19, x0
    104c:	b.ne	106c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x34>  // b.any
    1050:	mov	x1, #0x1                   	// #1
    1054:	bl	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    1058:	ldrb	w19, [x19]
    105c:	mov	w0, w19
    1060:	ldp	x19, x20, [sp, #16]
    1064:	ldp	x29, x30, [sp], #32
    1068:	ret
    106c:	cmp	w1, #0x3
    1070:	b.eq	1058 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x20>  // b.none
    1074:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1078:	ldr	x0, [x0]
    107c:	mrs	x1, tpidr_el0
    1080:	mov	x2, #0x1                   	// #1
    1084:	ldr	x20, [x1, x0]
    1088:	mov	x1, x19
    108c:	mov	x0, x20
    1090:	bl	7d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    1094:	ldrb	w19, [x19]
    1098:	mov	x1, x0
    109c:	dmb	ishld
    10a0:	mov	x0, x20
    10a4:	bl	368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    10a8:	b	105c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x24>

00000000000010ac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh>:
    10ac:	mov	x0, x1
    10b0:	mov	w1, #0x4                   	// #4
    10b4:	b	1038 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000010b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU1EPKh>:
    10b8:	mov	x0, x1
    10bc:	mov	w1, #0x3                   	// #3
    10c0:	b	1038 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000010c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh>:
    10c4:	mov	x0, x1
    10c8:	mov	w1, #0x2                   	// #2
    10cc:	b	1038 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

00000000000010d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh>:
    10d0:	mov	x0, x1
    10d4:	mov	w1, #0x1                   	// #1
    10d8:	b	1038 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	ldr	x0, [x19, #16]
  4c:	lsl	x1, x1, #3
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ldr	x0, [x19]
  68:	cmp	x1, x0
  6c:	b.ls	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.plast
  70:	lsl	x0, x0, #1
  74:	str	x0, [x19]
  78:	b	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x1
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x64>  // b.plast
  20:	add	x0, x0, #0x800
  24:	and	x0, x0, #0xfffffffffffff800
  28:	str	x0, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	ldr	x0, [x19, #16]
  4c:	lsl	x1, x1, #4
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	ldr	x0, [x19]
  68:	cmp	x1, x0
  6c:	b.ls	2c <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x2c>  // b.plast
  70:	lsl	x0, x0, #1
  74:	str	x0, [x19]
  78:	b	64 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x64>

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldp	x1, x2, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	x2, x1
  18:	b.ne	20 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv+0x20>  // b.any
  1c:	bl	0 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv>
  20:	ldp	x0, x1, [x19, #8]
  24:	add	x2, x0, #0x1
  28:	str	x2, [x19, #8]
  2c:	add	x0, x1, x0, lsl #4
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>:
   0:	adrp	x2, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>
   4:	add	x1, x2, #0x0
   8:	adrp	x0, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>
   c:	add	x0, x0, #0x0
  10:	add	x3, x0, #0x10
  14:	add	x0, x0, #0x38
  18:	str	x3, [x2]
  1c:	mov	x3, #0x100                 	// #256
  20:	stp	x0, x3, [x1, #384]
  24:	str	x1, [x1, #400]
  28:	ret

futex.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL10sys_futex0PSt6atomicIiEii>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	w3, w2
   8:	mov	w4, #0x0                   	// #0
   c:	mov	x29, sp
  10:	mov	w2, w1
  14:	mov	x1, x0
  18:	mov	x0, #0x62                  	// #98
  1c:	bl	0 <syscall>
  20:	cmn	x0, #0x1
  24:	b.ne	38 <_ZL10sys_futex0PSt6atomicIiEii+0x38>  // b.any
  28:	bl	0 <__errno_location>
  2c:	ldr	w0, [x0]
  30:	neg	w0, w0
  34:	sxtw	x0, w0
  38:	ldp	x29, x30, [sp], #16
  3c:	ret

0000000000000040 <_ZN3GTM10futex_waitEPSt6atomicIiEi>:
  40:	stp	x29, x30, [sp, #-48]!
  44:	mov	w2, w1
  48:	mov	x29, sp
  4c:	stp	x21, x22, [sp, #32]
  50:	adrp	x21, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  54:	stp	x19, x20, [sp, #16]
  58:	mov	w20, w1
  5c:	ldr	w1, [x21]
  60:	mov	x19, x0
  64:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
  68:	cmn	x0, #0x26
  6c:	b.ne	90 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x50>  // b.any
  70:	add	x22, x21, #0x0
  74:	mov	w0, #0x1                   	// #1
  78:	mov	w2, w20
  7c:	str	wzr, [x21]
  80:	mov	w1, #0x0                   	// #0
  84:	str	w0, [x22, #4]
  88:	mov	x0, x19
  8c:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
  90:	tbz	x0, #63, d0 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x90>
  94:	cmn	x0, #0x6e
  98:	ccmn	x0, #0xb, #0x4, ne  // ne = any
  9c:	b.eq	d0 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x90>  // b.none
  a0:	cmn	x0, #0xe
  a4:	b.ne	b8 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x78>  // b.any
  a8:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  ac:	mov	x1, x19
  b0:	add	x0, x0, #0x0
  b4:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
  b8:	neg	w0, w0
  bc:	bl	0 <strerror>
  c0:	mov	x1, x0
  c4:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  c8:	add	x0, x0, #0x0
  cc:	b	b4 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x74>
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x21, x22, [sp, #32]
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

00000000000000e0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>:
  e0:	stp	x29, x30, [sp, #-48]!
  e4:	mov	w2, w1
  e8:	mov	x29, sp
  ec:	stp	x21, x22, [sp, #32]
  f0:	adrp	x22, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  f4:	add	x21, x22, #0x0
  f8:	stp	x19, x20, [sp, #16]
  fc:	mov	w19, w1
 100:	mov	x20, x0
 104:	ldr	w1, [x21, #4]
 108:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
 10c:	cmn	x0, #0x26
 110:	b.ne	12c <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x4c>  // b.any
 114:	mov	w1, #0x1                   	// #1
 118:	mov	w2, w19
 11c:	mov	x0, x20
 120:	str	wzr, [x22]
 124:	str	w1, [x21, #4]
 128:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
 12c:	tbz	x0, #63, 148 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x68>
 130:	neg	w0, w0
 134:	bl	0 <strerror>
 138:	mov	x1, x0
 13c:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 140:	add	x0, x0, #0x0
 144:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 148:	ldp	x19, x20, [sp, #16]
 14c:	ldp	x21, x22, [sp, #32]
 150:	ldp	x29, x30, [sp], #48
 154:	ret
