#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f97dcc07e70 .scope module, "Assignment3" "Assignment3" 2 22;
 .timescale 0 0;
v0x7f97dcc1c080_0 .net "ALUOp", 1 0, v0x7f97dcc18d70_0;  1 drivers
v0x7f97dcc1c140_0 .net "ALUSrc", 0 0, v0x7f97dcc18e20_0;  1 drivers
v0x7f97dcc1c1f0_0 .var "Ctl", 3 0;
v0x7f97dcc1c2c0_0 .net "IMOut", 31 0, v0x7f97dcc1a800_0;  1 drivers
v0x7f97dcc1c370_0 .net "PCSrc", 0 0, v0x7f97dcc18f80_0;  1 drivers
v0x7f97dcc1c440_0 .net "PCtoAdd", 31 0, v0x7f97dcc1acb0_0;  1 drivers
v0x7f97dcc1c4d0_0 .net "addToPC", 31 0, v0x7f97dcc1a170_0;  1 drivers
v0x7f97dcc1c5a0_0 .var "address", 31 0;
v0x7f97dcc1c630_0 .var "aluA", 31 0;
v0x7f97dcc1c760_0 .var "aluB", 31 0;
v0x7f97dcc1c7f0_0 .net "aluOut", 31 0, v0x7f97dcc18210_0;  1 drivers
v0x7f97dcc1c880_0 .net "branch", 0 0, v0x7f97dcc19020_0;  1 drivers
v0x7f97dcc1c930_0 .net "clockWire", 0 0, v0x7f97dcc189b0_0;  1 drivers
v0x7f97dcc1c9c0_0 .net "data1", 31 0, L_0x7f97dcc1e2c0;  1 drivers
v0x7f97dcc1ca70_0 .net "data2", 31 0, L_0x7f97dcc1e5b0;  1 drivers
v0x7f97dcc1cb20_0 .var "dmMemWrite", 0 0;
v0x7f97dcc1cbd0_0 .var "dmWriteData", 31 0;
v0x7f97dcc1cd80_0 .net "jump", 0 0, v0x7f97dcc19190_0;  1 drivers
v0x7f97dcc1ce10_0 .var "memRead", 0 0;
v0x7f97dcc1cea0_0 .net "memRead2", 0 0, v0x7f97dcc19220_0;  1 drivers
v0x7f97dcc1cf30_0 .net "memToReg", 0 0, v0x7f97dcc192c0_0;  1 drivers
v0x7f97dcc1cfc0_0 .net "memWrite", 0 0, v0x7f97dcc193e0_0;  1 drivers
v0x7f97dcc1d070_0 .var "read1", 5 0;
v0x7f97dcc1d120_0 .var "read2", 5 0;
v0x7f97dcc1d1d0_0 .net "readData", 31 0, v0x7f97dcc19d50_0;  1 drivers
v0x7f97dcc1d280_0 .net "regDest", 0 0, v0x7f97dcc19480_0;  1 drivers
v0x7f97dcc1d330_0 .var "regWrite", 0 0;
v0x7f97dcc1d3e0_0 .net "regWrite2", 0 0, v0x7f97dcc19520_0;  1 drivers
v0x7f97dcc1d490_0 .var "seIn", 15 0;
v0x7f97dcc1d540_0 .net "seOut", 31 0, L_0x7f97dcc1de40;  1 drivers
v0x7f97dcc1d5f0_0 .var "writeData", 31 0;
v0x7f97dcc1d6a0_0 .var "writeReg", 5 0;
v0x7f97dcc1d750_0 .var "zero", 0 0;
L_0x7f97dcc1e6a0 .part v0x7f97dcc1a800_0, 26, 6;
S_0x7f97dcc07fd0 .scope module, "alu" "MIPSALU" 2 41, 2 304 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUOut"
    .port_info 1 /INPUT 1 "Zero"
    .port_info 2 /INPUT 4 "ALUctl"
    .port_info 3 /INPUT 32 "A"
    .port_info 4 /INPUT 32 "B"
v0x7f97dcc081b0_0 .net "A", 31 0, v0x7f97dcc1c630_0;  1 drivers
v0x7f97dcc18210_0 .var "ALUOut", 31 0;
v0x7f97dcc182c0_0 .net "ALUctl", 3 0, v0x7f97dcc1c1f0_0;  1 drivers
v0x7f97dcc18380_0 .net "B", 31 0, v0x7f97dcc1c760_0;  1 drivers
RS_0x10900f0c8 .resolv tri, L_0x7f97dcc1d9e0, v0x7f97dcc1d750_0;
v0x7f97dcc18430_0 .net8 "Zero", 0 0, RS_0x10900f0c8;  2 drivers
L_0x109041050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97dcc18510_0 .net/2u *"_s0", 31 0, L_0x109041050;  1 drivers
E_0x7f97dcc06ff0 .event edge, v0x7f97dcc18380_0, v0x7f97dcc081b0_0, v0x7f97dcc182c0_0;
L_0x7f97dcc1d9e0 .cmp/eq 32, v0x7f97dcc18210_0, L_0x109041050;
S_0x7f97dcc18640 .scope module, "c1" "Clock" 2 28, 2 382 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock"
P_0x7f97dcc187f0 .param/l "HI" 0 2 387, +C4<00000000000000000000000000000010>;
P_0x7f97dcc18830 .param/l "LO" 0 2 387, +C4<00000000000000000000000000000010>;
v0x7f97dcc189b0_0 .var "clock", 0 0;
S_0x7f97dcc18a60 .scope module, "con" "Control" 2 64, 2 115 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "regDest"
    .port_info 1 /OUTPUT 1 "regWrite"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 2 "ALUOp"
    .port_info 4 /OUTPUT 1 "memWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "PCSrc"
    .port_info 8 /OUTPUT 1 "jump"
    .port_info 9 /OUTPUT 1 "branch"
    .port_info 10 /INPUT 6 "IMin"
    .port_info 11 /INPUT 1 "clock"
v0x7f97dcc18d70_0 .var "ALUOp", 1 0;
v0x7f97dcc18e20_0 .var "ALUSrc", 0 0;
v0x7f97dcc18ec0_0 .net "IMin", 5 0, L_0x7f97dcc1e6a0;  1 drivers
v0x7f97dcc18f80_0 .var "PCSrc", 0 0;
v0x7f97dcc19020_0 .var "branch", 0 0;
v0x7f97dcc19100_0 .net "clock", 0 0, v0x7f97dcc189b0_0;  alias, 1 drivers
v0x7f97dcc19190_0 .var "jump", 0 0;
v0x7f97dcc19220_0 .var "memRead", 0 0;
v0x7f97dcc192c0_0 .var "memToReg", 0 0;
v0x7f97dcc193e0_0 .var "memWrite", 0 0;
v0x7f97dcc19480_0 .var "regDest", 0 0;
v0x7f97dcc19520_0 .var "regWrite", 0 0;
o0x10900f488 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f97dcc195c0_0 .net "zero", 0 0, o0x10900f488;  0 drivers
E_0x7f97dcc18d40 .event edge, v0x7f97dcc18ec0_0;
S_0x7f97dcc19780 .scope module, "dm" "DataMemory" 2 53, 2 229 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "writeData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
v0x7f97dcc19a00_0 .net "address", 31 0, v0x7f97dcc1c5a0_0;  1 drivers
v0x7f97dcc19ac0_0 .net "clock", 0 0, v0x7f97dcc189b0_0;  alias, 1 drivers
v0x7f97dcc19b60 .array "mem", 1023 0, 31 0;
v0x7f97dcc19bf0_0 .net "memRead", 0 0, v0x7f97dcc1ce10_0;  1 drivers
v0x7f97dcc19c80_0 .net "memWrite", 0 0, v0x7f97dcc1cb20_0;  1 drivers
v0x7f97dcc19d50_0 .var "readData", 31 0;
v0x7f97dcc19df0_0 .net "writeData", 31 0, v0x7f97dcc1cbd0_0;  1 drivers
E_0x7f97dcc199c0 .event edge, v0x7f97dcc189b0_0;
S_0x7f97dcc19f30 .scope module, "i1" "Add" 2 25, 2 329 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "val"
    .port_info 2 /INPUT 32 "val2"
v0x7f97dcc1a170_0 .var "out", 31 0;
v0x7f97dcc1a230_0 .net "val", 31 0, v0x7f97dcc1acb0_0;  alias, 1 drivers
L_0x109041008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f97dcc1a2e0_0 .net "val2", 31 0, L_0x109041008;  1 drivers
E_0x7f97dcc190b0 .event edge, v0x7f97dcc1a230_0;
S_0x7f97dcc1a3f0 .scope module, "im1" "IM" 2 33, 2 365 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "word"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "clock"
v0x7f97dcc1a5f0_0 .net "addr", 31 0, v0x7f97dcc1acb0_0;  alias, 1 drivers
v0x7f97dcc1a6c0_0 .net "clock", 0 0, v0x7f97dcc189b0_0;  alias, 1 drivers
v0x7f97dcc1a750 .array "my_memory", 255 0, 31 0;
v0x7f97dcc1a800_0 .var "word", 31 0;
S_0x7f97dcc1a8f0 .scope module, "p1" "PC" 2 30, 2 347 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "clock"
v0x7f97dcc1aaf0_0 .net "clock", 0 0, v0x7f97dcc189b0_0;  alias, 1 drivers
v0x7f97dcc1ac10_0 .net "in", 31 0, v0x7f97dcc1a170_0;  alias, 1 drivers
v0x7f97dcc1acb0_0 .var "out", 31 0;
S_0x7f97dcc1ada0 .scope module, "regi" "RegisterFile" 2 59, 2 273 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Data1"
    .port_info 1 /OUTPUT 32 "Data2"
    .port_info 2 /INPUT 6 "WriteReg"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 6 "Read1"
    .port_info 6 /INPUT 6 "Read2"
    .port_info 7 /INPUT 1 "clock"
L_0x7f97dcc1e2c0 .functor BUFZ 32, L_0x7f97dcc1e140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f97dcc1e5b0 .functor BUFZ 32, L_0x7f97dcc1e3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f97dcc1b050_0 .net "Data1", 31 0, L_0x7f97dcc1e2c0;  alias, 1 drivers
v0x7f97dcc1b110_0 .net "Data2", 31 0, L_0x7f97dcc1e5b0;  alias, 1 drivers
v0x7f97dcc1b1b0 .array "RF", 0 31, 31 0;
v0x7f97dcc1b260_0 .net "Read1", 5 0, v0x7f97dcc1d070_0;  1 drivers
v0x7f97dcc1b300_0 .net "Read2", 5 0, v0x7f97dcc1d120_0;  1 drivers
v0x7f97dcc1b3f0_0 .net "RegWrite", 0 0, v0x7f97dcc1d330_0;  1 drivers
v0x7f97dcc1b490_0 .net "WriteData", 31 0, v0x7f97dcc1d5f0_0;  1 drivers
v0x7f97dcc1b540_0 .net "WriteReg", 5 0, v0x7f97dcc1d6a0_0;  1 drivers
v0x7f97dcc1b5f0_0 .net *"_s0", 31 0, L_0x7f97dcc1e140;  1 drivers
v0x7f97dcc1b700_0 .net *"_s10", 6 0, L_0x7f97dcc1e450;  1 drivers
L_0x1090410e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97dcc1b7b0_0 .net *"_s13", 0 0, L_0x1090410e0;  1 drivers
v0x7f97dcc1b860_0 .net *"_s2", 6 0, L_0x7f97dcc1e1e0;  1 drivers
L_0x109041098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97dcc1b910_0 .net *"_s5", 0 0, L_0x109041098;  1 drivers
v0x7f97dcc1b9c0_0 .net *"_s8", 31 0, L_0x7f97dcc1e3b0;  1 drivers
v0x7f97dcc1ba70_0 .net "clock", 0 0, v0x7f97dcc189b0_0;  alias, 1 drivers
L_0x7f97dcc1e140 .array/port v0x7f97dcc1b1b0, L_0x7f97dcc1e1e0;
L_0x7f97dcc1e1e0 .concat [ 6 1 0 0], v0x7f97dcc1d070_0, L_0x109041098;
L_0x7f97dcc1e3b0 .array/port v0x7f97dcc1b1b0, L_0x7f97dcc1e450;
L_0x7f97dcc1e450 .concat [ 6 1 0 0], v0x7f97dcc1d120_0, L_0x1090410e0;
S_0x7f97dcc1bb80 .scope module, "se" "SignExtender" 2 45, 2 253 0, S_0x7f97dcc07e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x7f97dcc1bdb0_0 .net *"_s1", 0 0, L_0x7f97dcc1db70;  1 drivers
v0x7f97dcc1be70_0 .net *"_s2", 15 0, L_0x7f97dcc1dc50;  1 drivers
v0x7f97dcc1bf10_0 .net "in", 15 0, v0x7f97dcc1d490_0;  1 drivers
v0x7f97dcc1bfa0_0 .net "out", 31 0, L_0x7f97dcc1de40;  alias, 1 drivers
L_0x7f97dcc1db70 .part v0x7f97dcc1d490_0, 15, 1;
LS_0x7f97dcc1dc50_0_0 .concat [ 1 1 1 1], L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70;
LS_0x7f97dcc1dc50_0_4 .concat [ 1 1 1 1], L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70;
LS_0x7f97dcc1dc50_0_8 .concat [ 1 1 1 1], L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70;
LS_0x7f97dcc1dc50_0_12 .concat [ 1 1 1 1], L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70, L_0x7f97dcc1db70;
L_0x7f97dcc1dc50 .concat [ 4 4 4 4], LS_0x7f97dcc1dc50_0_0, LS_0x7f97dcc1dc50_0_4, LS_0x7f97dcc1dc50_0_8, LS_0x7f97dcc1dc50_0_12;
L_0x7f97dcc1de40 .concat [ 16 16 0 0], v0x7f97dcc1d490_0, L_0x7f97dcc1dc50;
    .scope S_0x7f97dcc19f30;
T_0 ;
    %wait E_0x7f97dcc190b0;
    %load/vec4 v0x7f97dcc1a230_0;
    %load/vec4 v0x7f97dcc1a2e0_0;
    %add;
    %store/vec4 v0x7f97dcc1a170_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f97dcc18640;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc189b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7f97dcc18640;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7f97dcc189b0_0;
    %inv;
    %store/vec4 v0x7f97dcc189b0_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x7f97dcc189b0_0;
    %inv;
    %store/vec4 v0x7f97dcc189b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f97dcc1a8f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97dcc1acb0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7f97dcc1a8f0;
T_4 ;
    %wait E_0x7f97dcc199c0;
    %load/vec4 v0x7f97dcc1ac10_0;
    %store/vec4 v0x7f97dcc1acb0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f97dcc1a3f0;
T_5 ;
    %wait E_0x7f97dcc190b0;
    %ix/getv 4, v0x7f97dcc1a5f0_0;
    %load/vec4a v0x7f97dcc1a750, 4;
    %store/vec4 v0x7f97dcc1a800_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f97dcc07fd0;
T_6 ;
    %wait E_0x7f97dcc06ff0;
    %load/vec4 v0x7f97dcc182c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7f97dcc081b0_0;
    %load/vec4 v0x7f97dcc18380_0;
    %and;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x7f97dcc081b0_0;
    %load/vec4 v0x7f97dcc18380_0;
    %or;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7f97dcc081b0_0;
    %load/vec4 v0x7f97dcc18380_0;
    %add;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7f97dcc081b0_0;
    %load/vec4 v0x7f97dcc18380_0;
    %sub;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7f97dcc081b0_0;
    %load/vec4 v0x7f97dcc18380_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7f97dcc081b0_0;
    %load/vec4 v0x7f97dcc18380_0;
    %or;
    %inv;
    %assign/vec4 v0x7f97dcc18210_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f97dcc19780;
T_7 ;
    %wait E_0x7f97dcc199c0;
    %load/vec4 v0x7f97dcc19bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x7f97dcc19a00_0;
    %load/vec4a v0x7f97dcc19b60, 4;
    %store/vec4 v0x7f97dcc19d50_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f97dcc19780;
T_8 ;
    %wait E_0x7f97dcc199c0;
    %load/vec4 v0x7f97dcc19c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f97dcc19df0_0;
    %ix/getv 4, v0x7f97dcc19a00_0;
    %store/vec4a v0x7f97dcc19b60, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f97dcc1ada0;
T_9 ;
    %wait E_0x7f97dcc199c0;
    %load/vec4 v0x7f97dcc1b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f97dcc1b490_0;
    %load/vec4 v0x7f97dcc1b540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f97dcc1b1b0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f97dcc18a60;
T_10 ;
    %wait E_0x7f97dcc18d40;
    %load/vec4 v0x7f97dcc18ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc192c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc192c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19190_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19190_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19190_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc18e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97dcc193e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97dcc19020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97dcc18d70_0, 0, 2;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f97dcc07e70;
T_11 ;
    %vpi_call 2 71 "$readmemb", "data.dat", v0x7f97dcc1a750 {0 0 0};
    %vpi_call 2 74 "$monitor", "Opcode:%b regDest:%b, regWrite:%b, ALUSrc:%b, memWrite:%b, memRead:%b ,memToReg:%b, PCSrc:%b, jump:%b, branch,:%b ", &PV<v0x7f97dcc1c2c0_0, 26, 6>, v0x7f97dcc1d280_0, v0x7f97dcc1d3e0_0, v0x7f97dcc1c140_0, v0x7f97dcc1cfc0_0, v0x7f97dcc1cea0_0, v0x7f97dcc1cf30_0, v0x7f97dcc1c370_0, v0x7f97dcc1cd80_0, v0x7f97dcc1c880_0 {0 0 0};
    %delay 400, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "assignment3.v";
