$date
	Mon Jan 30 08:36:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! w_w [31:0] $end
$var wire 32 " r_data [31:0] $end
$var reg 32 # addr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % r $end
$var reg 1 & w $end
$var reg 32 ' w_data [31:0] $end
$scope module ram $end
$var wire 32 ( Addr [31:0] $end
$var wire 1 ) CLK $end
$var wire 1 % R $end
$var wire 1 & W $end
$var wire 32 * W_data [31:0] $end
$var wire 32 + R_data [31:0] $end
$var reg 32 , data_out [31:0] $end
$scope begin MEM_READ $end
$upscope $end
$scope begin MEM_WRITE $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b0zzzzzzzz +
b0 *
z)
b0 (
b0 '
1&
0%
0$
b0 #
b0zzzzzzzz "
b0 !
$end
#5
b0 ,
b0 "
b0 +
0&
1%
#10
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b1 !
b1 '
b1 *
1$
#15
b1 ,
b1 "
b1 +
0&
1%
#20
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b10 !
b10 '
b10 *
0$
#25
b10 ,
b10 "
b10 +
0&
1%
#30
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b11 !
b11 '
b11 *
1$
#35
b11 ,
b11 "
b11 +
0&
1%
#40
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b100 !
b100 '
b100 *
0$
#45
b100 ,
b100 "
b100 +
0&
1%
#50
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b101 !
b101 '
b101 *
1$
#55
b101 ,
b101 "
b101 +
0&
1%
#60
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b110 !
b110 '
b110 *
0$
#65
b110 ,
b110 "
b110 +
0&
1%
#70
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b111 !
b111 '
b111 *
1$
#75
b111 ,
b111 "
b111 +
0&
1%
#80
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b1000 !
b1000 '
b1000 *
0$
#85
b1000 ,
b1000 "
b1000 +
0&
1%
#90
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b1001 !
b1001 '
b1001 *
1$
#95
b1001 ,
b1001 "
b1001 +
0&
1%
#100
b0zzzzzzzz "
b0zzzzzzzz +
1&
0%
b1010 !
b1010 '
b1010 *
0$
