/** @file

  Boot Setting File for Platform Configuration.

  Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution.  The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

  This file is automatically generated. Please do NOT modify !!!

**/



GlobalDataDef
    SKUID = 0, "DEFAULT"
EndGlobalData


StructDef

    Find "APLUPD_T"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x01

    Find "APLUPD_M"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x01
        Skip 31 bytes
        $gBroxtonFspPkgTokenSpaceGuid_StackBase                        4 bytes    $_DEFAULT_ = 0xFEF16000
        $gBroxtonFspPkgTokenSpaceGuid_StackSize                        4 bytes    $_DEFAULT_ = 0x0002A000
        $gBroxtonFspPkgTokenSpaceGuid_BootLoaderTolumSize              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_Bootmode                        4 bytes    $_DEFAULT_ = 0x00000000
        Skip 8 bytes
        $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortAddress           4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortType              1 bytes    $_DEFAULT_ = 0x02
        $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortDevice            1 bytes    $_DEFAULT_ = 0x02
        $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortStrideSize        1 bytes    $_DEFAULT_ = 0x02
        $gBroxtonFspPkgTokenSpaceGuid_MrcFastBoot                      1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Igd                              1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc                1 bytes    $_DEFAULT_ = 0x02
        $gBroxtonFspPkgTokenSpaceGuid_IgdApertureSize                  1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_GttSize                          1 bytes    $_DEFAULT_ = 0x03
        $gBroxtonFspPkgTokenSpaceGuid_PrimaryVideoAdaptor              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Package                          1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Profile                          1 bytes    $_DEFAULT_ = 0x19
        $gBroxtonFspPkgTokenSpaceGuid_MemoryDown                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DDR3LPageSize                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DDR3LASR                         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_ScramblerSupport                 1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_InterleavedMode                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_ChannelHashMask                  2 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SliceHashMask                    2 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_ChannelsSlicesEnable             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_MinRefRate2xEnable               1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DualRankSupportEnable            1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_RmtMode                          1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_MemorySizeLimit                  2 bytes    $_DEFAULT_ = 0x0000
        $gBroxtonFspPkgTokenSpaceGuid_LowMemoryMaxValue                2 bytes    $_DEFAULT_ = 0x0000
        $gBroxtonFspPkgTokenSpaceGuid_HighMemoryMaxValue               2 bytes    $_DEFAULT_ = 0x0000
        $gBroxtonFspPkgTokenSpaceGuid_DisableFastBoot                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DIMM0SPDAddress                  1 bytes    $_DEFAULT_ = 0xA0
        $gBroxtonFspPkgTokenSpaceGuid_DIMM1SPDAddress                  1 bytes    $_DEFAULT_ = 0xA4
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_RankEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_DeviceWidth                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_DramDensity                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_Option                       1 bytes    $_DEFAULT_ = 0x03
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_OdtConfig                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_TristateClk1                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_Mode2N                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_OdtLevels                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_RankEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_DeviceWidth                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_DramDensity                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_Option                       1 bytes    $_DEFAULT_ = 0x03
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_OdtConfig                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_TristateClk1                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_Mode2N                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_OdtLevels                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_RankEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_DeviceWidth                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_DramDensity                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_Option                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_OdtConfig                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_TristateClk1                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_Mode2N                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_OdtLevels                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_RankEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_DeviceWidth                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_DramDensity                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_Option                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_OdtConfig                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_TristateClk1                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_Mode2N                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_OdtLevels                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_RmtCheckRun                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_RmtMarginCheckScaleHighThreshold   2 bytes    $_DEFAULT_ = 0x0000
        $gBroxtonFspPkgTokenSpaceGuid_Ch0_Bit_swizzling               32 bytes    $_DEFAULT_ = 0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F,0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D,0x1E,0x1F
        $gBroxtonFspPkgTokenSpaceGuid_Ch1_Bit_swizzling               32 bytes    $_DEFAULT_ = 0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F,0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D,0x1E,0x1F
        $gBroxtonFspPkgTokenSpaceGuid_Ch2_Bit_swizzling               32 bytes    $_DEFAULT_ = 0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F,0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D,0x1E,0x1F
        $gBroxtonFspPkgTokenSpaceGuid_Ch3_Bit_swizzling               32 bytes    $_DEFAULT_ = 0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F,0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D,0x1E,0x1F
        $gBroxtonFspPkgTokenSpaceGuid_MsgLevelMask                     4 bytes    $_DEFAULT_ = 0x00000000
        Skip 4 bytes
        $gPlatformFspPkgTokenSpaceGuid_PreMemGpioTablePinNum           4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PreMemGpioTablePtr              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PreMemGpioTableEntryNum         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_EnhancePort8xhDecoding           1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SpdWriteEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_MrcDataSaving                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_OemLoadingBase                   4 bytes    $_DEFAULT_ = 0x7AD00000
        $gBroxtonFspPkgTokenSpaceGuid_OemFileName                     16 bytes    $_DEFAULT_ = ""
        Skip 4 bytes
        $gBroxtonFspPkgTokenSpaceGuid_eMMCTraceLen                     1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SkipCseRbp                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_NpkEn                            1 bytes    $_DEFAULT_ = 0x03
        $gBroxtonFspPkgTokenSpaceGuid_FwTraceEn                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_FwTraceDestination               1 bytes    $_DEFAULT_ = 0x04
        $gBroxtonFspPkgTokenSpaceGuid_RecoverDump                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Msc0Wrap                         1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Msc1Wrap                         1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Msc0Size                         4 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Msc1Size                         4 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PtiMode                          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PtiTraining                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PtiSpeed                         1 bytes    $_DEFAULT_ = 0x02
        $gBroxtonFspPkgTokenSpaceGuid_PunitMlvl                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PmcMlvl                          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SwTraceEn                        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PeriodicRetrainingDisable        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_EnableResetSystem                1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_EnableS3Heci2                    1 bytes    $_DEFAULT_ = 0x01
        Skip 7 bytes
        $gBroxtonFspPkgTokenSpaceGuid_StartTimerTickerOfPfetAssert     8 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_RtEn                             1 bytes    $_DEFAULT_ = 0x00

    Find "APLUPD_S"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x01
        Skip 23 bytes
        $gBroxtonFspPkgTokenSpaceGuid_ActiveProcessorCores             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DisableCore1                     1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DisableCore2                     1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DisableCore3                     1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_VmxEnable                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ProcTraceMemSize                 1 bytes    $_DEFAULT_ = 0xFF
        $gBroxtonFspPkgTokenSpaceGuid_ProcTraceEnable                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Eist                             1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_BootPState                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_EnableCx                         1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_C1e                              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_BiProcHot                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PkgCStateLimit                   1 bytes    $_DEFAULT_ = 0x02
        $gBroxtonFspPkgTokenSpaceGuid_CStateAutoDemotion               1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_CStateUnDemotion                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_MaxCoreCState                    1 bytes    $_DEFAULT_ = 0x08
        $gBroxtonFspPkgTokenSpaceGuid_PkgCStateDemotion                1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PkgCStateUnDemotion              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_TurboMode                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_HdaVerbTableEntryNum             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdaVerbTablePtr                  4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_P2sbUnhide                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_IpuEn                            1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_IpuAcpiMode                      1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ForceWake                        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_GttMmAdr                         4 bytes    $_DEFAULT_ = 0xBF000000
        $gBroxtonFspPkgTokenSpaceGuid_GmAdr                            4 bytes    $_DEFAULT_ = 0xA0000000
        $gBroxtonFspPkgTokenSpaceGuid_PavpLock                         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_GraphicsFreqModify               1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_GraphicsFreqReq                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_GraphicsVideoFreq                1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PmLock                           1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DopClockGating                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_UnsolicitedAttackOverride        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_WOPCMSupport                     1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_WOPCMSize                        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PowerGating                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_UnitLevelClockGating             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_FastBoot                         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DynSR                            1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SaIpuEnable                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PmSupport                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_EnableRenderStandby              1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_LogoSize                         4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_LogoPtr                          4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_GraphicsConfigPtr                4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_PavpEnable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PavpPr3                          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_CdClock                          1 bytes    $_DEFAULT_ = 0x04
        $gBroxtonFspPkgTokenSpaceGuid_PeiGraphicsPeimInit              1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_WriteProtectionEnable            5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_ReadProtectionEnable             5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_ProtectedRangeLimit             10 bytes    $_DEFAULT_ = 0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F
        $gBroxtonFspPkgTokenSpaceGuid_ProtectedRangeBase              10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gBroxtonFspPkgTokenSpaceGuid_Gmm                              1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingPgcbClkTrunk            1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingSb                      1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingSbClkTrunk              1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingSbClkPartition          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingCore                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingDma                     1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingRegAccess               1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingHost                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingPartition               1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ClkGatingTrunk                   1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_HdaEnable                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DspEnable                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Pme                              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferOwnership         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferVoltage           1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioVcType                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioLinkFrequency             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkFrequency        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkTmode            1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DspEndpointDmic                  1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DspEndpointBluetooth             1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DspEndpointI2sSkp                1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DspEndpointI2sHp                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_AudioCtlPwrGate                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_AudioDspPwrGate                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Mmt                              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Hmt                              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HDAudioPwrGate                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HDAudioClkGate                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DspFeatureMask                   4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_DspPpModuleMask                  4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_BiosCfgLockDown                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Hpet                             1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_HpetBdfValid                     1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_HpetBusNumber                    1 bytes    $_DEFAULT_ = 0xFA
        $gBroxtonFspPkgTokenSpaceGuid_HpetDeviceNumber                 1 bytes    $_DEFAULT_ = 0x1F
        $gBroxtonFspPkgTokenSpaceGuid_HpetFunctionNumber               1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_IoApicBdfValid                   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_IoApicBusNumber                  1 bytes    $_DEFAULT_ = 0xFA
        $gBroxtonFspPkgTokenSpaceGuid_IoApicDeviceNumber               1 bytes    $_DEFAULT_ = 0x0F
        $gBroxtonFspPkgTokenSpaceGuid_IoApicFunctionNumber             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_IoApicEntry24_119                1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_IoApicId                         1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_IoApicRangeSelect                1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_IshEnable                        1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_BiosInterface                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_BiosLock                         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SpiEiss                          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_BiosLockSwSmiNumber              1 bytes    $_DEFAULT_ = 0xA9
        $gBroxtonFspPkgTokenSpaceGuid_LPSS_S0ixEnable                  1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gBroxtonFspPkgTokenSpaceGuid_I2cClkGateCfg                    8 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_HsuartClkGateCfg                 4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SpiClkGateCfg                    3 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c0Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c1Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c2Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c3Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c4Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c5Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c6Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_I2c7Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Hsuart0Enable                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Hsuart1Enable                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Hsuart2Enable                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Hsuart3Enable                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Spi0Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Spi1Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Spi2Enable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_OsDbgEnable                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DciEn                            1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Uart2KernelDebugBaseAddress      4 bytes    $_DEFAULT_ = 0x0000000
        $gBroxtonFspPkgTokenSpaceGuid_PcieClockGatingDisabled          1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRootPort8xhDecode            1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_Pcie8xhDecodePortIndex           1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRootPortPeerMemoryWriteEnable   1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieAspmSwSmiNumber              1 bytes    $_DEFAULT_ = 0xAA
        Skip 1 bytes
        $gBroxtonFspPkgTokenSpaceGuid_PcieRootPortEn                   6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpHide                       6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSlotImplemented            6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpHotPlug                    6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpPmSci                      6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpExtSync                    6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpTransmitterHalfSwing       6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpAcsEnabled                 6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpClkReqSupported            6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpClkReqNumber               6 bytes    $_DEFAULT_ = 0x04, 0x05, 0x00, 0x01, 0x02, 0x03
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpClkReqDetect               6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_AdvancedErrorReporting           6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PmeInterrupt                     6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_UnsupportedRequestReport         6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_FatalErrorReport                 6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_NoFatalErrorReport               6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_CorrectableErrorReport           6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SystemErrorOnFatalError          6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SystemErrorOnNonFatalError       6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SystemErrorOnCorrectableError    6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSpeed                      6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PhysicalSlotNumber               6 bytes    $_DEFAULT_ = 0x00, 0x01, 0x02, 0x03, 0x04, 0x05
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpCompletionTimeout          6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PtmEnable                        6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpAspm                       6 bytes    $_DEFAULT_ = 0x04, 0x04, 0x04, 0x04, 0x04, 0x04
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpL1Substates                6 bytes    $_DEFAULT_ = 0x03, 0x03, 0x03, 0x03, 0x03, 0x03
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrEnable                  6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrConfigLock              6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PmeB0S5Dis                       1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PciClockRun                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Timer8254ClkSetting              1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_EnableSata                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SataMode                         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataSalpSupport                  1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SataPwrOptEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_eSATASpeedLimit                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SpeedLimit                       1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsEnable                  2 bytes    $_DEFAULT_ = 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsDevSlp                  2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsHotPlug                 2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsInterlockSw             2 bytes    $_DEFAULT_ = 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsExternal                2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsSpinUp                  2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsSolidStateDrive         2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsEnableDitoConfig        2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsDmVal                   2 bytes    $_DEFAULT_ = 0x0F, 0x0F
        Skip 2 bytes
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsDitoVal                 4 bytes    $_DEFAULT_ = 0x71,0x02,0x71,0x02
        $gBroxtonFspPkgTokenSpaceGuid_SubSystemVendorId                2 bytes    $_DEFAULT_ = 0x8086
        $gBroxtonFspPkgTokenSpaceGuid_SubSystemId                      2 bytes    $_DEFAULT_ = 0x7270
        $gBroxtonFspPkgTokenSpaceGuid_CRIDSettings                     1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_ResetSelect                      1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SdcardEnabled                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_eMMCEnabled                      1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_eMMCHostMaxSpeed                 1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_UfsEnabled                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SdioEnabled                      1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_GppLock                          1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SirqEnable                       1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SirqMode                         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_StartFramePulse                  1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SmbusEnable                      1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ArpEnable                        1 bytes    $_DEFAULT_ = 0x01
        Skip 1 bytes
        $gBroxtonFspPkgTokenSpaceGuid_NumRsvdSmbusAddresses            2 bytes    $_DEFAULT_ = 0x0080
        $gBroxtonFspPkgTokenSpaceGuid_RsvdSmbusAddressTable          128 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DisableComplianceMode            1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_UsbPerPortCtl                    1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_Usb30Mode                        1 bytes    $_DEFAULT_ = 0x02
        Skip 1 bytes
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20Enable                  8 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PortUs20bOverCurrentPin          8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_UsbOtg                           1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_HsicSupportEnable                1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb30Enable                  6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PortUs30bOverCurrentPin          6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SsicPortEnable                   2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DlanePwrGating                   2 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_VtdEnable                        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_LockDownGlobalSmi                1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_ResetWaitTimer                   2 bytes    $_DEFAULT_ = 0x012C
        $gBroxtonFspPkgTokenSpaceGuid_RtcLock                          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SataTestMode                     1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SsicRate                         2 bytes    $_DEFAULT_ = 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_DynamicPowerGating               2 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrMaxSnoopLatency        12 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMode   6 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        Skip 2 bytes
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideValue  12 bytes    $_DEFAULT_ = 0x3C,0x00,0x3C,0x00,0x00,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMultiplier   6 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gBroxtonFspPkgTokenSpaceGuid_SkipMpInit                       1 bytes    $_DEFAULT_ = 0
        $gBroxtonFspPkgTokenSpaceGuid_DciAutoDetect                    1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrMaxNonSnoopLatency     12 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMode   6 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gBroxtonFspPkgTokenSpaceGuid_TcoTimerHaltLock                 1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PwrBtnOverridePeriod             1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideValue  12 bytes    $_DEFAULT_ = 0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMultiplier   6 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitScale        6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitValue        6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_DisableNativePowerButton         1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PowerButterDebounceMode          1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_SdioTxCmdCntl                    4 bytes    $_DEFAULT_ = 0x00000505
        $gBroxtonFspPkgTokenSpaceGuid_SdioTxDataCntl1                  4 bytes    $_DEFAULT_ = 0x0000000E
        $gBroxtonFspPkgTokenSpaceGuid_SdioTxDataCntl2                  4 bytes    $_DEFAULT_ = 0x22272828
        $gBroxtonFspPkgTokenSpaceGuid_SdioRxCmdDataCntl1               4 bytes    $_DEFAULT_ = 0x16161616
        $gBroxtonFspPkgTokenSpaceGuid_SdioRxCmdDataCntl2               4 bytes    $_DEFAULT_ = 0x00010000
        $gBroxtonFspPkgTokenSpaceGuid_SdcardTxCmdCntl                  4 bytes    $_DEFAULT_ = 0x00000505
        $gBroxtonFspPkgTokenSpaceGuid_SdcardTxDataCntl1                4 bytes    $_DEFAULT_ = 0x00000A13
        $gBroxtonFspPkgTokenSpaceGuid_SdcardTxDataCntl2                4 bytes    $_DEFAULT_ = 0x24242828
        $gBroxtonFspPkgTokenSpaceGuid_SdcardRxCmdDataCntl1             4 bytes    $_DEFAULT_ = 0x073A3637
        $gBroxtonFspPkgTokenSpaceGuid_SdcardRxStrobeCntl               4 bytes    $_DEFAULT_ = 0x00000000
        $gBroxtonFspPkgTokenSpaceGuid_SdcardRxCmdDataCntl2             4 bytes    $_DEFAULT_ = 0x00010000
        $gBroxtonFspPkgTokenSpaceGuid_EmmcTxCmdCntl                    4 bytes    $_DEFAULT_ = 0x00000505
        $gBroxtonFspPkgTokenSpaceGuid_EmmcTxDataCntl1                  4 bytes    $_DEFAULT_ = 0x00000C11
        $gBroxtonFspPkgTokenSpaceGuid_EmmcTxDataCntl2                  4 bytes    $_DEFAULT_ = 0x1C2A2927
        $gBroxtonFspPkgTokenSpaceGuid_EmmcRxCmdDataCntl1               4 bytes    $_DEFAULT_ = 0x000D162F
        $gBroxtonFspPkgTokenSpaceGuid_EmmcRxStrobeCntl                 4 bytes    $_DEFAULT_ = 0x00000a0a
        $gBroxtonFspPkgTokenSpaceGuid_EmmcRxCmdDataCntl2               4 bytes    $_DEFAULT_ = 0x0001003b
        $gBroxtonFspPkgTokenSpaceGuid_EmmcMasterSwCntl                 4 bytes    $_DEFAULT_ = 0x00000001
        $gBroxtonFspPkgTokenSpaceGuid_PcieRpSelectableDeemphasis       6 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_MonitorMwaitEnable               1 bytes    $_DEFAULT_ = 0x01
        $gBroxtonFspPkgTokenSpaceGuid_HdAudioDspUaaCompliance          1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_IPC                             16 bytes    $_DEFAULT_ = 0xF8,0xEE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
        $gBroxtonFspPkgTokenSpaceGuid_SataPortsDisableDynamicPg        2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_InitS3Cpu                        1 bytes    $_DEFAULT_ = 0x00
        $gBroxtonFspPkgTokenSpaceGuid_SkipPunitInit                    1 bytes    $_DEFAULT_ = 0x00
        Skip 4 bytes
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortTxPeHalf         8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortPeTxiSet         8 bytes    $_DEFAULT_ = 0x07, 0x06, 0x06, 0x06, 0x07, 0x07, 0x07, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortTxiSet           8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20HsSkewSel               8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20IUsbTxEmphasisEn        8 bytes    $_DEFAULT_ = 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x01
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortRXISet           8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gBroxtonFspPkgTokenSpaceGuid_PortUsb20HsNpreDrvSel            8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03

EndStruct


List &EN_DIS
    Selection 0x1 , "Enabled"
    Selection 0x0 , "Disabled"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc
    Selection 0x02 , "64 MB"
    Selection 0x03 , "96 MB"
    Selection 0x04 , "128 MB"
    Selection 0x05 , "160 MB"
    Selection 0x06 , "192 MB"
    Selection 0x07 , "224 MB"
    Selection 0x08 , "256 MB"
    Selection 0x09 , "288 MB"
    Selection 0x0A , "320 MB"
    Selection 0x0B , "352 MB"
    Selection 0x0C , "384 MB"
    Selection 0x0D , "416 MB"
    Selection 0x0E , "448 MB"
    Selection 0x0F , "480 MB"
    Selection 0x10 , "512 MB"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Usb30Mode
    Selection 0 , "Disable"
    Selection 1 , "Enable"
    Selection 2 , "Auto"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_SataMode
    Selection 0 , "AHCI"
    Selection 1 , "RAID"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c6Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c4Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_IgdApertureSize
    Selection 0x1 , "128 MB"
    Selection 0x2 , "256 MB"
    Selection 0x3 , "512 MB"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkTmode
    Selection 0 , " 2T"
    Selection 1 , " 1T"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_MemoryDown
    Selection 0x0 , "No"
    Selection 0x1 , "Yes"
    Selection 0x2 , "1MD+SODIMM (for DDR3L only) ACRD"
    Selection 0x3 , "1x32 LPDDR4"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch3_Mode2N
    Selection 0x0 , "Auto"
    Selection 0x1 , "Force 2N CMD Timing Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch1_DeviceWidth
    Selection 0b0000 , "x8"
    Selection 0b0001 , "x16"
    Selection 0b0010 , "x32"
    Selection 0b0011 , "x64"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_RmtMode
    Selection 0x0 , "Disabled"
    Selection 0x3 , "Enabled"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Profile
    Selection 0x1 , "WIO2_800_7_8_8"
    Selection 0x2 , "WIO2_1066_9_10_10"
    Selection 0x3 , "LPDDR3_1066_8_10_10"
    Selection 0x4 , "LPDDR3_1333_10_12_12"
    Selection 0x5 , "LPDDR3_1600_12_15_15"
    Selection 0x6 , "LPDDR3_1866_14_17_17"
    Selection 0x7 , "LPDDR3_2133_16_20_20"
    Selection 0x8 , "LPDDR4_1066_10_10_10"
    Selection 0x9 , "LPDDR4_1600_14_15_15"
    Selection 0xA , "LPDDR4_2133_20_20_20"
    Selection 0xB , "LPDDR4_2400_24_22_22"
    Selection 0xC , "LPDDR4_2666_24_24_24"
    Selection 0xD , "LPDDR4_2933_28_27_27"
    Selection 0xE , "LPDDR4_3200_28_29_29"
    Selection 0xF , "DDR3_1066_6_6_6"
    Selection 0x10 , "DDR3_1066_7_7_7"
    Selection 0x11 , "DDR3_1066_8_8_8"
    Selection 0x12 , "DDR3_1333_7_7_7"
    Selection 0x13 , "DDR3_1333_8_8_8"
    Selection 0x14 , "DDR3_1333_9_9_9"
    Selection 0x15 , "DDR3_1333_10_10_10"
    Selection 0x16 , "DDR3_1600_8_8_8"
    Selection 0x17 , "DDR3_1600_9_9_9"
    Selection 0x18 , "DDR3_1600_10_10_10"
    Selection 0x19 , "DDR3_1600_11_11_11"
    Selection 0x1A , "DDR3_1866_10_10_10"
    Selection 0x1B , "DDR3_1866_11_11_11"
    Selection 0x1C , "DDR3_1866_12_12_12"
    Selection 0x1D , "DDR3_1866_13_13_13"
    Selection 0x1E , "DDR3_2133_11_11_11"
    Selection 0x1F , "DDR3_2133_12_12_12"
    Selection 0x20 , "DDR3_2133_13_13_13"
    Selection 0x21 , "DDR3_2133_14_14_14"
    Selection 0x22 , "DDR4_1333_10_10_10"
    Selection 0x23 , "DDR4_1600_10_10_10"
    Selection 0x24 , "DDR4_1600_11_11_11"
    Selection 0x25 , "DDR4_1600_12_12_12"
    Selection 0x26 , "DDR4_1866_12_12_12"
    Selection 0x27 , "DDR4_1866_13_13_13"
    Selection 0x28 , "DDR4_1866_14_14_14"
    Selection 0x29 , "DDR4_2133_14_14_14"
    Selection 0x2A , "DDR4_2133_15_15_15"
    Selection 0x2B , "DDR4_2133_16_16_16"
    Selection 0x2C , "DDR4_2400_15_15_15"
    Selection 0x2D , "DDR4_2400_16_16_16"
    Selection 0x2E , "DDR4_2400_17_17_17"
    Selection 0x2F , "DDR4_2400_18_18_18"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Hsuart0Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c5Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Spi0Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_HdAudioLinkFrequency
    Selection 0 , " 6MHz"
    Selection 1 , " 12MHz"
    Selection 2 , " 24MHz"
    Selection 3 , " 48MHz"
    Selection 4 , " 96MHz"
    Selection 5 , " Invalid"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortType
    Selection 0 , "NONE"
    Selection 1 , "I/O"
    Selection 2 , "MMIO"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_EnableResetSystem
    Selection 0x0 , "Disabled"
    Selection 0x1 , "Eabled"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_TcoTimerHaltLock
    Selection 0 , "No"
    Selection 1 , "Yes (default)"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Mmt
    Selection 0 , " VC0"
    Selection 1 , " VC2"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_StartFramePulse
    Selection 0 , "ScSfpw4Clk"
    Selection 1 , "ScSfpw6Clk"
    Selection 2 , "ScSfpw8Clk"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c0Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Hsuart1Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch0_Mode2N
    Selection 0x0 , "Auto"
    Selection 0x1 , "Force 2N CMD Timing Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Hsuart3Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_SpeedLimit
    Selection 0 , "Default"
    Selection 1 , " 1.5 Gb/s (Gen 1)"
    Selection 2 , " 3 Gb/s(Gen 2)"
    Selection 3 , " 6 Gb/s (Gen 1)"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_HdAudioVcType
    Selection 0 , " VC0"
    Selection 1 , " VC1"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Hmt
    Selection 0 , " VC0"
    Selection 1 , " VC2"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkFrequency
    Selection 0 , " 6MHz"
    Selection 1 , " 12MHz"
    Selection 2 , " 24MHz"
    Selection 3 , " 48MHz"
    Selection 4 , " 96MHz"
    Selection 5 , " Invalid"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_DspEndpointDmic
    Selection 0 , " Disable"
    Selection 1 , " 2ch array"
    Selection 2 , " 4ch array"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch3_DeviceWidth
    Selection 0b0000 , "x8"
    Selection 0b0001 , "x16"
    Selection 0b0010 , "x32"
    Selection 0b0011 , "x64"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_DDR3LASR
    Selection 0x0 , "Not Supported"
    Selection 0x1 , "Supported"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_UsbOtg
    Selection 0 , "Disable"
    Selection 1 , "PCI_Mode"
    Selection 2 , "ACPI_mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_GttSize
    Selection 0x1 , "2 MB"
    Selection 0x2 , "4 MB"
    Selection 0x3 , "8 MB"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferVoltage
    Selection 0 , " 3.3V"
    Selection 1 , " 1.8V"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_IpuAcpiMode
    Selection 0 , "Disable"
    Selection 1 , "IGFX Child device"
    Selection 2 , "ACPI device"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_NpkEn
    Selection 0 , "Disable"
    Selection 1 , "Enable"
    Selection 2 , "Debugger"
    Selection 3 , "Auto"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortDevice
    Selection 0 , "SOC UART0"
    Selection 1 , "SOC UART1"
    Selection 2 , "SOC UART2"
    Selection 3 , "External Device"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Spi1Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch0_DramDensity
    Selection 0b0000 , "4Gb"
    Selection 0b0001 , "6Gb"
    Selection 0b0010 , "8Gb"
    Selection 0b0011 , "12Gb"
    Selection 0b0100 , "16Gb"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_PwrBtnOverridePeriod
    Selection 0x0 , "4s"
    Selection 0x1 , "6s"
    Selection 0x2 , "8s"
    Selection 0x3 , "10s"
    Selection 0x4 , "12s"
    Selection 0x5 , "14s"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_EnableS3Heci2
    Selection 0x0 , "Disabled"
    Selection 0x1 , "Eabled"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch1_DramDensity
    Selection 0b0000 , "4Gb"
    Selection 0b0001 , "6Gb"
    Selection 0b0010 , "8Gb"
    Selection 0b0011 , "12Gb"
    Selection 0b0100 , "16Gb"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch3_DramDensity
    Selection 0b0000 , "4Gb"
    Selection 0b0001 , "6Gb"
    Selection 0b0010 , "8Gb"
    Selection 0b0011 , "12Gb"
    Selection 0b0100 , "16Gb"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c3Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_PcieClockGatingDisabled
    Selection 0 , "Enable"
    Selection 1 , "Disable"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c2Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch1_Mode2N
    Selection 0x0 , "Auto"
    Selection 0x1 , "Force 2N CMD Timing Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch2_DramDensity
    Selection 0b0000 , "4Gb"
    Selection 0b0001 , "6Gb"
    Selection 0b0010 , "8Gb"
    Selection 0b0011 , "12Gb"
    Selection 0b0100 , "16Gb"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch2_DeviceWidth
    Selection 0b0000 , "x8"
    Selection 0b0001 , "x16"
    Selection 0b0010 , "x32"
    Selection 0b0011 , "x64"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Package
    Selection 0x0 , "SODIMM"
    Selection 0x1 , "BGA"
    Selection 0x2 , "BGA mirrored (LPDDR3 only)"
    Selection 0x3 , "SODIMM/UDIMM with Rank 1 Mirrored (DDR3L)"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c7Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortStrideSize
    Selection 0 , "1"
    Selection 2 , "4"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_eMMCTraceLen
    Selection 0x0 , "Long"
    Selection 0x1 , "Short"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferOwnership
    Selection 0 , "HD-Audio link owns all the I/O buffers"
    Selection 1 , "HD-Audio link owns 4 I/O buffers and I2S port owns 4 I/O buffers"
    Selection 3 , "I2S port owns all the I/O buffers"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_PrimaryVideoAdaptor
    Selection 0x0 , "AUTO"
    Selection 0x2 , "IGD"
    Selection 0x3 , "PCI"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Spi2Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch0_DeviceWidth
    Selection 0b0000 , "x8"
    Selection 0b0001 , "x16"
    Selection 0b0010 , "x32"
    Selection 0b0011 , "x64"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_eMMCHostMaxSpeed
    Selection 0 , "HS400"
    Selection 1 , " HS200"
    Selection 2 , "DDR50"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Ch2_Mode2N
    Selection 0x0 , "Auto"
    Selection 0x1 , "Force 2N CMD Timing Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_PeriodicRetrainingDisable
    Selection 0x0 , "Enabled"
    Selection 0x1 , "Disabled"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_DDR3LPageSize
    Selection 0x1 , "1KB"
    Selection 0x2 , "2KB"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_CdClock
    Selection 0 , " 144 MHz"
    Selection 1 , " 288 MHz"
    Selection 2 , " 384 MHz"
    Selection 3 , " 576 MHz"
    Selection 4 , " 624 MHz"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_Hsuart2Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_I2c1Enable
    Selection 0 , " Disabled"
    Selection 1 , " PCI Mode"
    Selection 2 , " ACPI Mode"
EndList

List &gBroxtonFspPkgTokenSpaceGuid_InterleavedMode
    Selection 0x0 , "Disable"
    Selection 0x2 , "Enable"
EndList

BeginInfoBlock
    PPVer       "0.1"
    Description "Apollo Lake Platform"
EndInfoBlock

Page "FSP MemoryInit Settings"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortAddress, "Debug Serial Port Base address", HEX,
        Help "Debug serial port base address. This option will be used only when the 'Serial Port Debug Device' option is set to 'External Device'. 0x00000000(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortType, "Debug Serial Port Type", &gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortType,
        Help "16550 compatible debug serial port resource type. NONE means no serial port support. 0x02:MMIO(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortDevice, "Serial Port Debug Device", &gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortDevice,
        Help "Select active serial port device for debug. For SOC UART devices,'Debug Serial Port Base' options will be ignored. 0x02:SOC UART2(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortStrideSize, "Debug Serial Port Stride Size", &gBroxtonFspPkgTokenSpaceGuid_SerialDebugPortStrideSize,
        Help "Debug serial port register map stride size in bytes. 0x00:1, 0x02:4(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_MrcFastBoot, "Memory Fast Boot", &EN_DIS,
        Help "Enable/Disable MRC fast boot support. 0x00:Disable, 0x01:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Igd, "Integrated Graphics Device", &EN_DIS,
        Help "Enable : Enable Integrated Graphics Device (IGD) when selected as the Primary Video Adaptor. Disable: Always disable IGD. 0x00:Disable, 0x01:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc, "DVMT Pre-Allocated", &gBroxtonFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc,
        Help "Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device. 0x02:64 MB(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_IgdApertureSize, "Aperture Size", &gBroxtonFspPkgTokenSpaceGuid_IgdApertureSize,
        Help "Select the Aperture Size used by the Internal Graphics Device. 0x1:128 MB(Default), 0x2:256 MB, 0x3:512 MB."
    Combo $gBroxtonFspPkgTokenSpaceGuid_GttSize, "GTT Size", &gBroxtonFspPkgTokenSpaceGuid_GttSize,
        Help "Select the GTT Size used by the Internal Graphics Device. 0x1:2 MB, 0x2:4 MB, 0x3:8 MB(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PrimaryVideoAdaptor, "Primary Display", &gBroxtonFspPkgTokenSpaceGuid_PrimaryVideoAdaptor,
        Help "Select which of IGD/PCI Graphics device should be Primary Display. 0x0:AUTO(Default), 0x2:IGD, 0x3:PCI"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Package, "Package", &gBroxtonFspPkgTokenSpaceGuid_Package,
        Help "NOTE: Specifies CA Mapping for all technologies. Supported CA Mappings: 0 - SODIMM(Default); 1 - BGA; 2 - BGA mirrored (LPDDR3 only); 3 - SODIMM/UDIMM with Rank 1 Mirrored (DDR3L); Refer to the IAFW spec for specific details about each CA mapping."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Profile, "Profile", &gBroxtonFspPkgTokenSpaceGuid_Profile,
        Help "Profile list. 0x19(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_MemoryDown, "MemoryDown", &gBroxtonFspPkgTokenSpaceGuid_MemoryDown,
        Help "Memory Down. 0x0(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DDR3LPageSize, "DDR3LPageSize", &gBroxtonFspPkgTokenSpaceGuid_DDR3LPageSize,
        Help "NOTE: Only for memory down (soldered down memory with no SPD). 0x01:1KB(Default), 0x02:2KB."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DDR3LASR, "DDR3LASR", &gBroxtonFspPkgTokenSpaceGuid_DDR3LASR,
        Help "NOTE: Only for memory down. This is specific to ddr3l and used for refresh adjustment in Self Refresh, does not affect LP4. 0x00:Not Supported(Default), 0x01:Supported."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ScramblerSupport, "ScramblerSupport", &EN_DIS,
        Help "Scrambler Support -  Enable or disable the memory scrambler. Data scrambling is provided as a means to increase signal integrity/reduce RFI generated by the DRAM interface. This is achieved by randomizing seed that encodes/decodes memory data so repeating a worse case pattern is hard to repeat. 00: Disable Scrambler Support, 01: Enable Scrambler Support"
    Combo $gBroxtonFspPkgTokenSpaceGuid_InterleavedMode, "InterleavedMode", &gBroxtonFspPkgTokenSpaceGuid_InterleavedMode,
        Help "This field is ignored if one of the PnP channel configurations is used. If the memory configuration is different, then the field is used directly to populate. 0x00:Disable(Default), 0x02:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ChannelHashMask, "ChannelHashMask", HEX,
        Help "ChannelHashMask and SliceHashMask allow for the channel hashing algorithm to be modified. These inputs are not used for configurations where an optimized ChannelHashMask has been provided by the PnP validation teams. 0x00(Default)."
             "Valid range: 0x0 ~ 0xF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SliceHashMask, "SliceHashMask", HEX,
        Help "ChannelHashMask and SliceHashMask allow for the channel hashing algorithm to be modified. These inputs are not used for configurations where an optimized ChannelHashMask has been provided by the PnP validation teams. 0x00(Default)."
             "Valid range: 0x0 ~ 0xF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_ChannelsSlicesEnable, "ChannelsSlicesEnable", &EN_DIS,
        Help "ChannelSlicesEnable field is not used at all on BXTP. The Channel Slice Configuration is calculated internally based on the enabled channel configuration. 0x00:Disable(Default), 0x01:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_MinRefRate2xEnable, "MinRefRate2xEnable", &EN_DIS,
        Help "Provided as a means to defend against Row-Hammer attacks. 0x00:Disable(Default), 0x01:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DualRankSupportEnable, "DualRankSupportEnable", &EN_DIS,
        Help "Dual Rank Support Enable. 0x00:Disable, 0x01:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_RmtMode, "RmtMode", &gBroxtonFspPkgTokenSpaceGuid_RmtMode,
        Help "Rank Margin Tool Mode. 0x00(Default), 0x3(Enabled)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_MemorySizeLimit, "MemorySizeLimit", HEX,
        Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB. Example encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB. 0x0000(Default)"
             "Valid range: 0x0000 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_LowMemoryMaxValue, "LowMemoryMaxValue", HEX,
        Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB.Example encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB. 0x0000(Default)."
             "Valid range: 0x0000 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HighMemoryMaxValue, "HighMemoryMaxValue", HEX,
        Help "High Memory Max Value: This value is used to restrict the amount of memory above 4GB and the calculations based on it. Value is in MB. Example encodings are: 0x0400:1GB, 0x0800:2GB, 0x1000:4GB, 0x2000:8GB. 0x00(Default)."
             "Valid range: 0x0000 ~ 0xFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DisableFastBoot, "DisableFastBoot", &EN_DIS,
        Help "00:Disabled; Use saved training data (if valid) after first boot(Default), 01:Enabled; Full re-train of memory on every boot."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_DIMM0SPDAddress, "DIMM0SPDAddress", HEX,
        Help "DIMM0 SPD Address (NOTE: Only for DDR3L only. Please put 0 for MemoryDown. 0xA0(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_DIMM1SPDAddress, "DIMM1SPDAddress", HEX,
        Help "DIMM1 SPD Address (NOTE: Only for DDR3L only. Please put 0 for MemoryDown. 0xA4(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch0_RankEnable, "Ch0_RankEnable", HEX,
        Help "NOTE: Only for memory down. This is a bit mask which specifies what ranks are enabled. NOTE: Only for memory down (soldered down memory with no SPD): BIT[0] Enable Rank 0:  Must be set to 1 to enable use of this rank; BIT1[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
             "Valid range: 0x00 ~ 0xF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch0_DeviceWidth, "Ch0_DeviceWidth", &gBroxtonFspPkgTokenSpaceGuid_Ch0_DeviceWidth,
        Help "NOTE: Only for memory down. Must specify the DRAM device width per DRAM channel (not to be confused with the SoC Memory Channel width which is always x32 for LPDDR3\LPDDR4 and x64 for DDR3L). LPDDR4 devices typically have two channels per die and a x16 device width: 00 - x8; 01 - x16; 10 - x32; 11 - x64"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch0_DramDensity, "Ch0_DramDensity", &gBroxtonFspPkgTokenSpaceGuid_Ch0_DramDensity,
        Help "NOTE: Only for memory down. For LPDDR3 and LPDDR4: Must specify the DRAM device density per rank (per Chip Select). The simplest way of identifying the density per rank is to divide the total SoC memory channel density by the number of ranks. For DDR3L: Must specify the DRAM device density per DRAM device. For example, an 8GB 2Rx8 configuration will utilize sixteen 4Gb density DRAMS. In this configuration, a 4Gb density setting would be selected in the MRC: 000 - 4Gb; 001 - 6Gb; 010 - 8Gb; 011 - 12Gb; 100 - 16Gb; 101 - 2Gb; 110-111 - Reserved"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch0_Option, "Ch0_Option", HEX,
        Help "BIT[0] Rank Select Interleaving Enable.  See Address Mapping section for full description: 0 - Rank Select Interleaving disabled; 1 - Rank Select Interleaving enabled. BIT[1] Bank Address Hashing Enable. See Address Mapping section for full description: 0 - Bank Address Hashing disabled; 1 - Bank Address Hashing enabled. BIT[2] CH1 CLK Disable. Disables the CH1 CLK PHY Signal when set to 1. This is used on board designs where the CH1 CLK is not routed and left floating or stubbed out: 0 - CH1 CLK is enabled; 1 -  CH1 CLK is disabled. BIT[3] Reserved; BIT[5:4] This register specifies the address mapping to be used: 00 - 1KB (A); 01 - 2KB (B)"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch0_OdtConfig, "Ch0_OdtConfig", HEX,
        Help "[0] RX ODT - DDR3L & LPDDR3 only: Change the READ ODT strength , for SOC termination during a READ transaction, ON DQ BITs. STRONG ==> 60 OHMS roughly, WEAK ==> 120 OHMS or so roughly. Purpose: Save power on these technologies which burn power directly proportional to ODT strength, because ODT looks like a PU and PD (e.g. a resistor divider, which always burns power when ODT is ON).   0 - WEAK_ODT_CONFIG,   1 - STRONG_ODT_CONFIG. LPDDR4:   X - Don't Care. [1] CA ODT - LPDDR4 Only: The customer needs to choose this based on their actual board strapping (how they tie the DRAM's ODT PINs). Effect: LPDDR4 MR11 will be set based on this setting. CAODT_A_B_HIGH_LOW ==> MR11 = 0x34, which is CA ODT = 80 ohms. CAODT_A_B_HIGH_HIGH ==> MR11 = 0x24, which is CA ODT = 120 ohms (results in 60 ohm final   effective impedance on CA/CLK/CS signals). Purpose: To improve signal integrity and provide a much more optimized CA VREF value during training.  Not to save power.  0 - ODT_AB_HIGH_LOW (default),  1 - ODT_AB_HIGH_HIGH. DDR3L & LPDDR3:  X - Don't Care. [4] TX ODT. DDR3L only:   0 = RZQ/4 (60 Ohms)  = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_60_OHMS,   1 = RZQ/2 (120 Ohms) = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_120_OHMS. LPDDR3 & LPDDR4:   X = Don't Care"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch0_TristateClk1, "Ch0_TristateClk1", HEX,
        Help "Not used"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch0_Mode2N, "Ch0_Mode2N", &gBroxtonFspPkgTokenSpaceGuid_Ch0_Mode2N,
        Help "DDR3L Only: Configures the DDR3L command timing mode. 2N Mode is a stretched command mode that provides more setup and hold time for DRAM commands on the DRAM command bus. This is useful for platforms with unusual CMD bus routing or marginal signal integrity: 0 - Auto (1N or 2N mode is automatically selected during Command and Control training), 1 - Force 2N Mode"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch0_OdtLevels, "Ch0_OdtLevels", HEX,
        Help "Parameter used to determine if ODT will be held high or low: 0 - ODT Connected to SoC, 1 - ODT held high"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch1_RankEnable, "Ch1_RankEnable", HEX,
        Help "NOTE: Only for memory down. This is a bit mask which specifies what ranks are enabled. NOTE: Only for memory down (soldered down memory with no SPD): BIT[0] Enable Rank 0:  Must be set to 1 to enable use of this rank; BIT1[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch1_DeviceWidth, "Ch1_DeviceWidth", &gBroxtonFspPkgTokenSpaceGuid_Ch1_DeviceWidth,
        Help "NOTE: Only for memory down. Must specify the DRAM device width per DRAM channel (not to be confused with the SoC Memory Channel width which is always x32 for LPDDR3\LPDDR4 and x64 for DDR3L). LPDDR4 devices typically have two channels per die and a x16 device width: 00 - x8; 01 - x16; 10 - x32; 11 - x64"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch1_DramDensity, "Ch1_DramDensity", &gBroxtonFspPkgTokenSpaceGuid_Ch1_DramDensity,
        Help "NOTE: Only for memory down. For LPDDR3 and LPDDR4: Must specify the DRAM device density per rank (per Chip Select). The simplest way of identifying the density per rank is to divide the total SoC memory channel density by the number of ranks. For DDR3L: Must specify the DRAM device density per DRAM device. For example, an 8GB 2Rx8 configuration will utilize sixteen 4Gb density DRAMS. In this configuration, a 4Gb density setting would be selected in the MRC: 000 - 4Gb; 001 - 6Gb; 010 - 8Gb; 011 - 12Gb; 100 - 16Gb; 101 - 2Gb; 110-111 - Reserved"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch1_Option, "Ch1_Option", HEX,
        Help "BIT[0] Rank Select Interleaving Enable.  See Address Mapping section for full description: 0 - Rank Select Interleaving disabled; 1 - Rank Select Interleaving enabled. BIT[1] Bank Address Hashing Enable. See Address Mapping section for full description: 0 - Bank Address Hashing disabled; 1 - Bank Address Hashing enabled. BIT[2] CH1 CLK Disable. Disables the CH1 CLK PHY Signal when set to 1. This is used on board designs where the CH1 CLK is not routed and left floating or stubbed out: 0 - CH1 CLK is enabled; 1 -  CH1 CLK is disabled. BIT[3] Reserved; BIT[5:4] This register specifies the address mapping to be used: 00 - 1KB (A); 01 - 2KB (B)"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch1_OdtConfig, "Ch1_OdtConfig", HEX,
        Help "[0] RX ODT - DDR3L & LPDDR3 only: Change the READ ODT strength , for SOC termination during a READ transaction, ON DQ BITs. STRONG ==> 60 OHMS roughly, WEAK ==> 120 OHMS or so roughly. Purpose: Save power on these technologies which burn power directly proportional to ODT strength, because ODT looks like a PU and PD (e.g. a resistor divider, which always burns power when ODT is ON).   0 - WEAK_ODT_CONFIG,   1 - STRONG_ODT_CONFIG. LPDDR4:   X - Don't Care. [1] CA ODT - LPDDR4 Only: The customer needs to choose this based on their actual board strapping (how they tie the DRAM's ODT PINs). Effect: LPDDR4 MR11 will be set based on this setting. CAODT_A_B_HIGH_LOW ==> MR11 = 0x34, which is CA ODT = 80 ohms. CAODT_A_B_HIGH_HIGH ==> MR11 = 0x24, which is CA ODT = 120 ohms (results in 60 ohm final   effective impedance on CA/CLK/CS signals). Purpose: To improve signal integrity and provide a much more optimized CA VREF value during training.  Not to save power.  0 - ODT_AB_HIGH_LOW (default),  1 - ODT_AB_HIGH_HIGH. DDR3L & LPDDR3:  X - Don't Care. [4] TX ODT. DDR3L only:   0 = RZQ/4 (60 Ohms)  = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_60_OHMS,   1 = RZQ/2 (120 Ohms) = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_120_OHMS. LPDDR3 & LPDDR4:   X = Don't Care"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch1_TristateClk1, "Ch1_TristateClk1", HEX,
        Help "Not used"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch1_Mode2N, "Ch1_Mode2N", &gBroxtonFspPkgTokenSpaceGuid_Ch1_Mode2N,
        Help "DDR3L Only: Configures the DDR3L command timing mode. 2N Mode is a stretched command mode that provides more setup and hold time for DRAM commands on the DRAM command bus. This is useful for platforms with unusual CMD bus routing or marginal signal integrity: 0 - Auto (1N or 2N mode is automatically selected during Command and Control training), 1 - Force 2N Mode"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch1_OdtLevels, "Ch1_OdtLevels", HEX,
        Help "DDR3L Only: Parameter used to determine if ODT will be held high or low: 0 - ODT_AB_HIGH_LOW (default), 1 - ODT_AB_HIGH_HIGH"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch2_RankEnable, "Ch2_RankEnable", HEX,
        Help "NOTE: Only for memory down. This is a bit mask which specifies what ranks are enabled. NOTE: Only for memory down (soldered down memory with no SPD): BIT[0] Enable Rank 0:  Must be set to 1 to enable use of this rank; BIT1[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch2_DeviceWidth, "Ch2_DeviceWidth", &gBroxtonFspPkgTokenSpaceGuid_Ch2_DeviceWidth,
        Help "NOTE: Only for memory down. Must specify the DRAM device width per DRAM channel (not to be confused with the SoC Memory Channel width which is always x32 for LPDDR3\LPDDR4 and x64 for DDR3L). LPDDR4 devices typically have two channels per die and a x16 device width: 00 - x8; 01 - x16; 10 - x32; 11 - x64"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch2_DramDensity, "Ch2_DramDensity", &gBroxtonFspPkgTokenSpaceGuid_Ch2_DramDensity,
        Help "NOTE: Only for memory down. For LPDDR3 and LPDDR4: Must specify the DRAM device density per rank (per Chip Select). The simplest way of identifying the density per rank is to divide the total SoC memory channel density by the number of ranks. For DDR3L: Must specify the DRAM device density per DRAM device. For example, an 8GB 2Rx8 configuration will utilize sixteen 4Gb density DRAMS. In this configuration, a 4Gb density setting would be selected in the MRC: 000 - 4Gb; 001 - 6Gb; 010 - 8Gb; 011 - 12Gb; 100 - 16Gb; 101 - 2Gb; 110-111 - Reserved"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch2_Option, "Ch2_Option", HEX,
        Help "BIT[0] Rank Select Interleaving Enable.  See Address Mapping section for full description: 0 - Rank Select Interleaving disabled; 1 - Rank Select Interleaving enabled. BIT[1] Bank Address Hashing Enable. See Address Mapping section for full description: 0 - Bank Address Hashing disabled; 1 - Bank Address Hashing enabled. BIT[2] CH1 CLK Disable. Disables the CH1 CLK PHY Signal when set to 1. This is used on board designs where the CH1 CLK is not routed and left floating or stubbed out: 0 - CH1 CLK is enabled; 1 -  CH1 CLK is disabled. BIT[3] Reserved; BIT[5:4] This register specifies the address mapping to be used: 00 - 1KB (A); 01 - 2KB (B)"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch2_OdtConfig, "Ch2_OdtConfig", HEX,
        Help "[0] RX ODT - DDR3L & LPDDR3 only: Change the READ ODT strength , for SOC termination during a READ transaction, ON DQ BITs. STRONG ==> 60 OHMS roughly, WEAK ==> 120 OHMS or so roughly. Purpose: Save power on these technologies which burn power directly proportional to ODT strength, because ODT looks like a PU and PD (e.g. a resistor divider, which always burns power when ODT is ON).   0 - WEAK_ODT_CONFIG,   1 - STRONG_ODT_CONFIG. LPDDR4:   X - Don't Care. [1] CA ODT - LPDDR4 Only: The customer needs to choose this based on their actual board strapping (how they tie the DRAM's ODT PINs). Effect: LPDDR4 MR11 will be set based on this setting. CAODT_A_B_HIGH_LOW ==> MR11 = 0x34, which is CA ODT = 80 ohms. CAODT_A_B_HIGH_HIGH ==> MR11 = 0x24, which is CA ODT = 120 ohms (results in 60 ohm final   effective impedance on CA/CLK/CS signals). Purpose: To improve signal integrity and provide a much more optimized CA VREF value during training.  Not to save power.  0 - ODT_AB_HIGH_LOW (default),  1 - ODT_AB_HIGH_HIGH. DDR3L & LPDDR3:  X - Don't Care. [4] TX ODT. DDR3L only:   0 = RZQ/4 (60 Ohms)  = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_60_OHMS,   1 = RZQ/2 (120 Ohms) = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_120_OHMS. LPDDR3 & LPDDR4:   X = Don't Care"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch2_TristateClk1, "Ch2_TristateClk1", HEX,
        Help "Not used"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch2_Mode2N, "Ch2_Mode2N", &gBroxtonFspPkgTokenSpaceGuid_Ch2_Mode2N,
        Help "DDR3L Only: Configures the DDR3L command timing mode. 2N Mode is a stretched command mode that provides more setup and hold time for DRAM commands on the DRAM command bus. This is useful for platforms with unusual CMD bus routing or marginal signal integrity: 0 - Auto (1N or 2N mode is automatically selected during Command and Control training), 1 - Force 2N Mode"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch2_OdtLevels, "Ch2_OdtLevels", HEX,
        Help "DDR3L Only: Parameter used to determine if ODT will be held high or low: 0 - ODT_AB_HIGH_LOW (default), 1 - ODT_AB_HIGH_HIGH"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch3_RankEnable, "Ch3_RankEnable", HEX,
        Help "NOTE: Only for memory down. This is a bit mask which specifies what ranks are enabled. NOTE: Only for memory down (soldered down memory with no SPD): BIT[0] Enable Rank 0:  Must be set to 1 to enable use of this rank; BIT1[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch3_DeviceWidth, "Ch3_DeviceWidth", &gBroxtonFspPkgTokenSpaceGuid_Ch3_DeviceWidth,
        Help "NOTE: Only for memory down. Must specify the DRAM device width per DRAM channel (not to be confused with the SoC Memory Channel width which is always x32 for LPDDR3\LPDDR4 and x64 for DDR3L). LPDDR4 devices typically have two channels per die and a x16 device width: 00 - x8; 01 - x16; 10 - x32; 11 - x64"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch3_DramDensity, "Ch3_DramDensity", &gBroxtonFspPkgTokenSpaceGuid_Ch3_DramDensity,
        Help "NOTE: Only for memory down. For LPDDR3 and LPDDR4: Must specify the DRAM device density per rank (per Chip Select). The simplest way of identifying the density per rank is to divide the total SoC memory channel density by the number of ranks. For DDR3L: Must specify the DRAM device density per DRAM device. For example, an 8GB 2Rx8 configuration will utilize sixteen 4Gb density DRAMS. In this configuration, a 4Gb density setting would be selected in the MRC: 000 - 4Gb; 001 - 6Gb; 010 - 8Gb; 011 - 12Gb; 100 - 16Gb; 101 - 2Gb; 110-111 - Reserved"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch3_Option, "Ch3_Option", HEX,
        Help "BIT[0] Rank Select Interleaving Enable.  See Address Mapping section for full description: 0 - Rank Select Interleaving disabled; 1 - Rank Select Interleaving enabled. BIT[1] Bank Address Hashing Enable. See Address Mapping section for full description: 0 - Bank Address Hashing disabled; 1 - Bank Address Hashing enabled. BIT[2] CH1 CLK Disable. Disables the CH1 CLK PHY Signal when set to 1. This is used on board designs where the CH1 CLK is not routed and left floating or stubbed out: 0 - CH1 CLK is enabled; 1 -  CH1 CLK is disabled. BIT[3] Reserved; BIT[5:4] This register specifies the address mapping to be used: 00 - 1KB (A); 01 - 2KB (B)"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch3_OdtConfig, "Ch3_OdtConfig", HEX,
        Help "[0] RX ODT - DDR3L & LPDDR3 only: Change the READ ODT strength , for SOC termination during a READ transaction, ON DQ BITs. STRONG ==> 60 OHMS roughly, WEAK ==> 120 OHMS or so roughly. Purpose: Save power on these technologies which burn power directly proportional to ODT strength, because ODT looks like a PU and PD (e.g. a resistor divider, which always burns power when ODT is ON).   0 - WEAK_ODT_CONFIG,   1 - STRONG_ODT_CONFIG. LPDDR4:   X - Don't Care. [1] CA ODT - LPDDR4 Only: The customer needs to choose this based on their actual board strapping (how they tie the DRAM's ODT PINs). Effect: LPDDR4 MR11 will be set based on this setting. CAODT_A_B_HIGH_LOW ==> MR11 = 0x34, which is CA ODT = 80 ohms. CAODT_A_B_HIGH_HIGH ==> MR11 = 0x24, which is CA ODT = 120 ohms (results in 60 ohm final   effective impedance on CA/CLK/CS signals). Purpose: To improve signal integrity and provide a much more optimized CA VREF value during training.  Not to save power.  0 - ODT_AB_HIGH_LOW (default),  1 - ODT_AB_HIGH_HIGH. DDR3L & LPDDR3:  X - Don't Care. [4] TX ODT. DDR3L only:   0 = RZQ/4 (60 Ohms)  = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_60_OHMS,   1 = RZQ/2 (120 Ohms) = MRC_SMIP_DDR3L_TX_ODT_RTT_WR_120_OHMS. LPDDR3 & LPDDR4:   X = Don't Care"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch3_TristateClk1, "Ch3_TristateClk1", HEX,
        Help "Not used"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Ch3_Mode2N, "Ch3_Mode2N", &gBroxtonFspPkgTokenSpaceGuid_Ch3_Mode2N,
        Help "DDR3L Only: Configures the DDR3L command timing mode. 2N Mode is a stretched command mode that provides more setup and hold time for DRAM commands on the DRAM command bus. This is useful for platforms with unusual CMD bus routing or marginal signal integrity: 0 - Auto (1N or 2N mode is automatically selected during Command and Control training), 1 - Force 2N Mode"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch3_OdtLevels, "Ch3_OdtLevels", HEX,
        Help "DDR3L Only: Parameter used to determine if ODT will be held high or low: 0 - ODT_AB_HIGH_LOW (default), 1 - ODT_AB_HIGH_HIGH"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_RmtCheckRun, "RmtCheckRun", HEX,
        Help "Parameter used to determine whether to run the margin check. Bit 0 is used for MINIMUM MARGIN CHECK and bit 1 is used for DEGRADE MARGIN CHECK"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_RmtMarginCheckScaleHighThreshold, "RmtMarginCheckScaleHighThreshold", HEX,
        Help "Percentage used to determine the margin tolerances over the failing margin."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch0_Bit_swizzling, "Ch0_Bit_swizzling", HEX,
        Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32. Frequently asked questions: Q: The DQS (strobes) need to go with the corresponding byte lanes on the DDR module. Are the DQS being swapped around as well? Ans: Yes, DQ strobes need to follow the DQ byte lane they correspond too. So for example if you have DQ[7:0] swapped with DQ[15:8], DQS0 pair also need to be swapped with DQS1 pair. Also, the spreadsheet used for Amenia is essentially a swizzle value lookup that specifies what DRAM DQ bit a particular SoC DQ bit is connected to. Some confusion can arrise from the fact that the indexes to the array do not necessarily map 1:1 to an SoC DQ pin. For example, the CH0 array at index 0 maps to SoC DQB8. The value of 9 at index 0 tells us that SoC DQB8 is connected to DRAM DQA9. Q: The PDG indicates a 2 physical channels need to be stuffed and operated together. Are the CHx_A and CHx_B physical channels operated in tandem or completely separate? If separate, why requirement of pairing them? Ans: We have 2 PHY instances on the SoC each supporting up to 2 x32 LP4 channels. If you have 4 channels both PHYs are active, but if you have 2 channels in order to power gate one PHY, those two channel populated must be on one PHY instance. So yes all channels are independent of each other, but there are some restrictions on how they need to be populated. Q: How is it that an LPDDR4 device is identified as having a x16 width when all 32-bits are used at the same time with a single chip select? That's effectively a x32 device. Ans:LPDDR4 DRAM devices are x16. Each die has 2 x16 devices on them. To make a x32 channel the CS of the two devices in the same die are connected together to make a single rank of one x32 channel (SDP). The second die in the DDP package makes the second rank."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch1_Bit_swizzling, "Ch1_Bit_swizzling", HEX,
        Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch2_Bit_swizzling, "Ch2_Bit_swizzling", HEX,
        Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Ch3_Bit_swizzling, "Ch3_Bit_swizzling", HEX,
        Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_MsgLevelMask, "MsgLevelMask", HEX,
        Help "32 bits used to mask out debug messages. Masking out bit 0 mask all other messages."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PreMemGpioTablePinNum, "PreMem GPIO Pin Number for each table", HEX,
        Help "Number of Pins in each PreMem GPIO Table. 0(Default)."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PreMemGpioTablePtr, "PreMem GPIO Table Pointer", HEX,
        Help "Pointer to Array of pointers to PreMem GPIO Table. 0x00000000(Default)."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PreMemGpioTableEntryNum, "PreMem GPIO Table Entry Number. Currently maximum entry number is 4", HEX,
        Help "Number of Entries in PreMem GPIO Table. 0(Default)."
             "Valid range: 0x0 ~ 0x04"
    Combo $gBroxtonFspPkgTokenSpaceGuid_EnhancePort8xhDecoding, "Enhance the port 8xh decoding", &EN_DIS,
        Help "Enable/Disable Enhance the port 8xh decoding. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SpdWriteEnable, "SPD Data Write", &EN_DIS,
        Help "Enable/Disable SPD data write on the SMBUS. 0x00:Disable(Default), 0x01:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_MrcDataSaving, "MRC Training Data Saving", &EN_DIS,
        Help "Enable/Disable MRC training data saving in FSP. 0x00:Disable(Default), 0x01:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_OemLoadingBase, "OEM File Loading Address", HEX,
        Help "Determine the memory base address to load a specified file from CSE file system after memory is available."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditText $gBroxtonFspPkgTokenSpaceGuid_OemFileName, "OEM File Name to Load",
        Help "Specify a file name to load from CSE file system after memory is available. Empty indicates no file needs to be loaded."
    Combo $gBroxtonFspPkgTokenSpaceGuid_eMMCTraceLen, "eMMC Trace Length", &gBroxtonFspPkgTokenSpaceGuid_eMMCTraceLen,
        Help "Select eMMC trace length to load OEM file from when loading OEM file name is specified. 0x0:Long(Default), 0x1:Short."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SkipCseRbp, "Skip CSE RBP to support zero sized IBB", &EN_DIS,
        Help "Enable/Disable skip CSE RBP for bootloader which loads IBB without assistance of CSE. 0x00:Disable(Default), 0x01:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_NpkEn, "Npk Enable", &gBroxtonFspPkgTokenSpaceGuid_NpkEn,
        Help "Enable/Disable Npk. 0:Disable, 1:Enable, 2:Debugger, 3:Auto(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_FwTraceEn, "FW Trace Enable", &EN_DIS,
        Help "Enable/Disable FW Trace. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_FwTraceDestination, "FW Trace Destination", HEX,
        Help "FW Trace Destination. 1-NPK_TRACE_TO_MEMORY, 2-NPK_TRACE_TO_DCI, 3-NPK_TRACE_TO_BSSB, 4-NPK_TRACE_TO_PTI(Default)."
             "Valid range: 0x1 ~ 0x04"
    Combo $gBroxtonFspPkgTokenSpaceGuid_RecoverDump, "NPK Recovery Dump", &EN_DIS,
        Help "Enable/Disable NPK Recovery Dump. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Msc0Wrap, "Memory Region 0 Buffer WrapAround", HEX,
        Help "Memory Region 0 Buffer WrapAround. 0-n0-warp, 1-warp(Default)."
             "Valid range: 0x0 ~ 0x01"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Msc1Wrap, "Memory Region 1 Buffer WrapAround", HEX,
        Help "Memory Region 1 Buffer WrapAround. 0-n0-warp, 1-warp(Default)."
             "Valid range: 0x0 ~ 0x01"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Msc0Size, "Memory Region 0 Buffer Size", HEX,
        Help "Memory Region 0 Buffer Size. 0-0MB(Default), 1-1MB, 2-8MB, 3-64MB, 4-128MB, 5-256MB, 6-512MB, 7-1GB."
             "Valid range: 0x0 ~ 0x07"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Msc1Size, "Memory Region 1 Buffer Size", HEX,
        Help "Memory Region 1 Buffer Size, 0-0MB(Default), 1-1MB, 2-8MB, 3-64MB, 4-128MB, 5-256MB, 6-512MB, 7-1GB."
             "Valid range: 0x0 ~ 0x07"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PtiMode, "PTI Mode", HEX,
        Help "PTI Mode. 0-0ff, 1-x4(Default), 2-x8, 3-x12, 4-x16."
             "Valid range: 0x0 ~ 0x04"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PtiTraining, "PTI Training", HEX,
        Help "PTI Training. 0-off(Default), 1-6=1-6."
             "Valid range: 0x0 ~ 0x06"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PtiSpeed, "PTI Speed", HEX,
        Help "PTI Speed. 0-full, 1-half, 2-quarter(Default)."
             "Valid range: 0x0 ~ 0x02"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PunitMlvl, "Punit Message Level", HEX,
        Help "Punit Message Output Verbosity Level. 0, 1(Default), 2-4=2-4."
             "Valid range: 0x0 ~ 0x04"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PmcMlvl, "PMC Message Level", HEX,
        Help "PMC Message Output Verbosity Level. 0, 1(Default), 2-4=2-4."
             "Valid range: 0x0 ~ 0x04"
    Combo $gBroxtonFspPkgTokenSpaceGuid_SwTraceEn, "SW Trace Enable", &EN_DIS,
        Help "Enable/Disable SW Trace. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PeriodicRetrainingDisable, "Periodic Retraining Disable", &gBroxtonFspPkgTokenSpaceGuid_PeriodicRetrainingDisable,
        Help "Periodic Retraining Disable - This option allows customers to disable LPDDR4 Periodic Retraining for debug purposes. Periodic Retraining should be enabled in production. Periodic retraining allows the platform to operate reliably over a larger voltage and temperature range. This field has no effect for DDR3L and LPDDR3 memory type configurations. 0x00: Enable Periodic Retraining (default); 0x01: Disable Periodic Retraining (debug configuration only)"
    Combo $gBroxtonFspPkgTokenSpaceGuid_EnableResetSystem, "Enable Reset System", &gBroxtonFspPkgTokenSpaceGuid_EnableResetSystem,
        Help " Enable FSP to trigger reset instead of returning reset request. 0x00: Return the Return Status from FSP if a reset is required. (default); 0x01: Perform Reset inside FSP instead of returning from the API."
    Combo $gBroxtonFspPkgTokenSpaceGuid_EnableS3Heci2, "Enable HECI2 in S3 resume path", &gBroxtonFspPkgTokenSpaceGuid_EnableS3Heci2,
        Help " Enable HECI2 in S3 resume path. 0x00: Skip HECI2 initialization in S3 resume. ; 0x01: Enable HECI2 in S3 resume path.(Default)"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_StartTimerTickerOfPfetAssert, "PCIE SLOT Power Enable Assert Time - PFET.", HEX,
        Help "ACPI Timer Ticker to measure when PCIE Slot Power is enabled through PFET. FSP will wait for 100ms for the power to be stable, before de-asserting PERST bin. Customer who designed the board PCIE slot Power automatically enabled, can pass value of zero here."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_RtEn, "Real Time Enabling", &EN_DIS,
        Help "Real-Time Feature Configuration Bits settings. 0x0:Disabled (default), 0x1:Enabled"
EndPage

Page "FSP SiliconInit Settings"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ActiveProcessorCores, "ActiveProcessorCores", HEX,
        Help "Number of active cores. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DisableCore1, "Disable Core1", &EN_DIS,
        Help "Disable/Enable Core1. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DisableCore2, "Disable Core2", &EN_DIS,
        Help "Disable/Enable Core2. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DisableCore3, "Disable Core3", &EN_DIS,
        Help "Disable/Enable Core3. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_VmxEnable, "VMX Enable", &EN_DIS,
        Help "Enable or Disable VMX. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ProcTraceMemSize, "Memory region allocation for Processor Trace", HEX,
        Help "Memory region allocation for Processor Trace, allowed range is from 4K (0x0) to 128MB (0xF); <b>0xFF: Disable. 0xFF:Disable(Default)"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_ProcTraceEnable, "Enable Processor Trace", &EN_DIS,
        Help "Enable or Disable Processor Trace feature.  0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Eist, "Eist", &EN_DIS,
        Help "Enable or Disable Intel SpeedStep Technology. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_BootPState, "Boot PState", HEX,
        Help "Boot PState with HFM or LFM. 0:HFM(Default), 1:LFM."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_EnableCx, "CPU power states (C-states)", &EN_DIS,
        Help "Enable or Disable CPU power states (C-states). 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_C1e, "Enhanced C-states", &EN_DIS,
        Help "Enable or Disable Enhanced C-states. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_BiProcHot, "Bi-Directional PROCHOT#", &EN_DIS,
        Help "Enable or Disable Bi-Directional PROCHOT#. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PkgCStateLimit, "Max Pkg Cstate", HEX,
        Help "Max Pkg Cstate. 0:PkgC0C1, 1:PkgC2, 2:PkgC3(Default), 3:PkgC6, 4:PkgC7, 5:PkgC7s, 6:PkgC8, 7:PkgC9, 8:PkgC10, 9:PkgCMax, 254:PkgCpuDefault, 255:PkgAuto."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_CStateAutoDemotion, "C-State auto-demotion", HEX,
        Help "C-State Auto Demotion. 0:Disable(Default) C1 and C3 Auto-demotion, 1:Enable C3/C6/C7 Auto-demotion to C1, 2:Enable C6/C7 Auto-demotion to C3, 3:Enable C6/C7 Auto-demotion to C1 and C3."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_CStateUnDemotion, "C-State un-demotion", HEX,
        Help "C-State un-demotion. 0:Disable(Default) C1 and C3 Un-demotion, 1:Enable C1 Un-demotion, 2:Enable C3 Un-demotion, 3:Enable C1 and C3 Un-demotion."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_MaxCoreCState, "Max Core C-State", HEX,
        Help "Max Core C-State. 0:Unlimited, 1:C1, 2:C3, 3:C6, 4:C7, 5:C8, 6:C9, 7:C10, 8:CCx(Default)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_PkgCStateDemotion, "Package C-State Demotion", &EN_DIS,
        Help "Enable or Disable Package Cstate Demotion. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PkgCStateUnDemotion, "Package C-State Un-demotion", &EN_DIS,
        Help "Enable or Disable Package Cstate UnDemotion. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_TurboMode, "Turbo Mode", &EN_DIS,
        Help "Enable or Disable long duration Turbo Mode. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HdaVerbTableEntryNum, "SC HDA Verb Table Entry Number", HEX,
        Help "Number of Entries in Verb Table. 0(Default)."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HdaVerbTablePtr, "SC HDA Verb Table Pointer", HEX,
        Help "Pointer to Array of pointers to Verb Table. 0x00000000(Default)."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_P2sbUnhide, "Enable/Disable P2SB device hidden.", &EN_DIS,
        Help "Enable/Disable P2SB device hidden. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_IpuEn, "IPU Enable/Disable", &EN_DIS,
        Help "Enable/Disable IPU Device. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_IpuAcpiMode, "IMGU ACPI mode selection", &gBroxtonFspPkgTokenSpaceGuid_IpuAcpiMode,
        Help "0:Auto, 1:IGFX Child device(Default), 2:ACPI device."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ForceWake, "Enable ForceWake", &EN_DIS,
        Help "Enable/disable ForceWake Models. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_GttMmAdr, "GttMmAdr", HEX,
        Help "GttMmAdr structure for initialization. 0xBF000000(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_GmAdr, "GmAdr", HEX,
        Help "GmAdr structure for initialization. 0xA0000000(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_PavpLock, "Enable PavpLock", &EN_DIS,
        Help "Enable/disable PavpLock. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_GraphicsFreqModify, "Enable GraphicsFreqModify", &EN_DIS,
        Help "Enable/disable GraphicsFreqModify. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_GraphicsFreqReq, "Enable GraphicsFreqReq", &EN_DIS,
        Help "Enable/disable GraphicsFreqReq. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_GraphicsVideoFreq, "Enable GraphicsVideoFreq", &EN_DIS,
        Help "Enable/disable GraphicsVideoFreq. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PmLock, "Enable PmLock", &EN_DIS,
        Help "Enable/disable PmLock. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DopClockGating, "Enable DopClockGating", &EN_DIS,
        Help "Enable/disable DopClockGating. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_UnsolicitedAttackOverride, "Enable UnsolicitedAttackOverride", &EN_DIS,
        Help "Enable/disable UnsolicitedAttackOverride. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_WOPCMSupport, "Enable WOPCMSupport", &EN_DIS,
        Help "Enable/disable WOPCMSupport. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_WOPCMSize, "Enable WOPCMSize", &EN_DIS,
        Help "Enable/disable WOPCMSize. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PowerGating, "Enable PowerGating", &EN_DIS,
        Help "Enable/disable PowerGating. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_UnitLevelClockGating, "Enable UnitLevelClockGating", &EN_DIS,
        Help "Enable/disable UnitLevelClockGating. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_FastBoot, "Enable FastBoot", &EN_DIS,
        Help "Enable/disable FastBoot. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DynSR, "Enable DynSR", &EN_DIS,
        Help "Enable/disable DynSR. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SaIpuEnable, "Enable SaIpuEnable", &EN_DIS,
        Help "Enable/disable SaIpuEnable. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PmSupport, "GT PM Support", &EN_DIS,
        Help "Enable/Disable GT power management support. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_EnableRenderStandby, "RC6(Render Standby)", &EN_DIS,
        Help "Enable/Disable render standby support. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PavpEnable, "PAVP Enable", &EN_DIS,
        Help "Enable/Disable Protected Audio Visual Path (PAVP). 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PavpPr3, "PAVP PR3", &EN_DIS,
        Help "Enable/Disable PAVP PR3 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_CdClock, "CdClock Frequency selection", &gBroxtonFspPkgTokenSpaceGuid_CdClock,
        Help "0:144MHz, 1:288MHz, 2:384MHz, 3:576MHz, 4:624MHz(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PeiGraphicsPeimInit, "Enable/Disable PeiGraphicsPeimInit", &EN_DIS,
        Help "Enable/Disable PeiGraphicsPeimInit 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_WriteProtectionEnable, "Write Protection Support", HEX,
        Help "Enable/disable Write Protection. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ReadProtectionEnable, "Read Protection Support", HEX,
        Help "Enable/disable Read Protection. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ProtectedRangeLimit, "Protected Range Limitation", HEX,
        Help "The address of the upper limit of protection, 0x0FFFh(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ProtectedRangeBase, "Protected Range Base", HEX,
        Help "The base address of the upper limit of protection. 0x0000(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Gmm, "Enable SC Gaussian Mixture Models", &EN_DIS,
        Help "Enable/disable SC Gaussian Mixture Models. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingPgcbClkTrunk, "GMM Clock Gating - PGCB Clock Trunk", &EN_DIS,
        Help "Enable/disable PGCB Clock Trunk. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingSb, "GMM Clock Gating  - Sideband", &EN_DIS,
        Help "Enable/disable Sideband. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingSbClkTrunk, "GMM Clock Gating  - Sideband", &EN_DIS,
        Help "Enable/disable Sideband. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingSbClkPartition, "GMM Clock Gating  - Sideband Clock Partition", &EN_DIS,
        Help "Enable/disable Sideband Clock Partition. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingCore, "GMM Clock Gating  - Core", &EN_DIS,
        Help "Enable/disable Core. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingDma, "GMM Clock Gating  - DMA", &EN_DIS,
        Help "Enable/disable DMA. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingRegAccess, "GMM Clock Gating  - Register Access", &EN_DIS,
        Help "Enable/disable Register Access. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingHost, "GMM Clock Gating  - Host", &EN_DIS,
        Help "Enable/disable Host. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingPartition, "GMM Clock Gating  - Partition", &EN_DIS,
        Help "Enable/disable Partition. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ClkGatingTrunk, "Clock Gating  - Trunk", &EN_DIS,
        Help "Enable/disable Trunk. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdaEnable, "HD Audio Support", &EN_DIS,
        Help "Enable/disable HDA Audio Feature. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DspEnable, "HD Audio DSP Support", &EN_DIS,
        Help "Enable/disable HDA Audio DSP Feature. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Pme, "Azalia wake-on-ring", &EN_DIS,
        Help "Enable/disable Azalia wake-on-ring. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferOwnership, "HD-Audio I/O Buffer Ownership", &gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferOwnership,
        Help "Set HD-Audio I/O Buffer Ownership. 0:HD-Audio link owns all the I/O buffers(Default)"
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferVoltage, "HD-Audio I/O Buffer Voltage", &gBroxtonFspPkgTokenSpaceGuid_HdAudioIoBufferVoltage,
        Help "HD-Audio I/O Buffer Voltage Mode Selectiton . 0:3.3V(Default), 1:1.8V."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioVcType, "HD-Audio Virtual Channel Type", &gBroxtonFspPkgTokenSpaceGuid_HdAudioVcType,
        Help "HD-Audio Virtual Channel Type Selectiton. 0:VC0(Default), 1:VC1."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioLinkFrequency, "HD-Audio Link Frequency", &gBroxtonFspPkgTokenSpaceGuid_HdAudioLinkFrequency,
        Help "HD-Audio Virtual Channel Type Selectiton. 0:6MHz(Default), 1:12MHz, 2:24MHz, 3:48MHz, 4:96MHz, 5:Invalid."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkFrequency, "HD-Audio iDisp-Link Frequency", &gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkFrequency,
        Help "HD-Audio iDisp-Link Frequency Selectiton. 0:6MHz(Default), 1:12MHz, 2:24MHz, 3:48MHz, 4:96MHz, 5:Invalid."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkTmode, "HD-Audio iDisp-Link T-Mode", &gBroxtonFspPkgTokenSpaceGuid_HdAudioIDispLinkTmode,
        Help "HD-Audio iDisp-Link T-Mode Selectiton. 0:2T(Default), 1:1T."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DspEndpointDmic, "HD-Audio Disp DMIC", &gBroxtonFspPkgTokenSpaceGuid_DspEndpointDmic,
        Help "HD-Audio Disp DMIC Selectiton. 0:Disable, 1:2ch array(Default), 2:4ch array."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DspEndpointBluetooth, "HD-Audio Bluetooth", &EN_DIS,
        Help "Enable/Disable HD-Audio bluetooth. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DspEndpointI2sSkp, "HD-Audio I2S SHK", &EN_DIS,
        Help "Enable/Disable HD-Audio I2S SHK. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DspEndpointI2sHp, "HD-Audio I2S HP", &EN_DIS,
        Help "Enable/Disable HD-Audio I2S HP. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_AudioCtlPwrGate, "HD-Audio Controller Power Gating", &EN_DIS,
        Help "Enable/Disable HD-Audio Controller Power Gating. This option is deprecated."
    Combo $gBroxtonFspPkgTokenSpaceGuid_AudioDspPwrGate, "HD-Audio ADSP Power Gating", &EN_DIS,
        Help "Enable/Disable HD-Audio ADSP Power Gating. This option is deprecated."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Mmt, "HD-Audio CSME Memory Transfers", &gBroxtonFspPkgTokenSpaceGuid_Mmt,
        Help "Enable/Disable HD-Audio CSME Memory Transfers. 0:VC0(Default), 1:VC2."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Hmt, "HD-Audio Host Memory Transfers", &gBroxtonFspPkgTokenSpaceGuid_Hmt,
        Help "Enable/Disable HD-Audio Host Memory Transfers. 0:VC0(Default), 1:VC2."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HDAudioPwrGate, "HD-Audio Power Gating", &EN_DIS,
        Help "Enable/Disable HD-Audio BIOS Configuration Lock Down. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HDAudioClkGate, "HD-Audio Clock Gatingn", &EN_DIS,
        Help "Enable/Disable HD-Audio Clock Gating. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_DspFeatureMask, "Bitmask of DSP Feature", HEX,
        Help "Set Bitmask of HD-Audio DSP Feature. 0x00000000(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_DspPpModuleMask, "Bitmask of supported DSP Post-Processing Modules", HEX,
        Help "Set HD-Audio Bitmask of supported DSP Post-Processing Modules. 0x00000000(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_BiosCfgLockDown, "HD-Audio BIOS Configuration Lock Down", &EN_DIS,
        Help "Enable/Disable HD-Audio BIOS Configuration Lock Down. 0:Disable(Default), 1:Enable. This option is deprecated"
    Combo $gBroxtonFspPkgTokenSpaceGuid_Hpet, "Enable High Precision Timer", &EN_DIS,
        Help "Enable/Disable Hpet. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HpetBdfValid, "Hpet Valid BDF Value", &EN_DIS,
        Help "Enable/Disable Hpet Valid BDF Value. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HpetBusNumber, "Bus Number of Hpet", HEX,
        Help "Completer ID of Bus Number of Hpet. Default = 0xFA(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HpetDeviceNumber, "Device Number of Hpet", HEX,
        Help "Completer ID of Device Number of Hpet. 0x1F(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HpetFunctionNumber, "Function Number of Hpet", HEX,
        Help "Completer ID of Function Number of Hpet. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_IoApicBdfValid, "IoApic Valid BDF Value", &EN_DIS,
        Help "Enable/Disable IoApic Valid BDF Value. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_IoApicBusNumber, "Bus Number of IoApic", HEX,
        Help "Completer ID of Bus Number of IoApic. 0xFA(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_IoApicDeviceNumber, "Device Number of IoApic", HEX,
        Help "Completer ID of Device Number of IoApic. 0x0F(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_IoApicFunctionNumber, "Function Number of IoApic", HEX,
        Help "Completer ID of Function Number of IoApic. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_IoApicEntry24_119, "IOAPIC Entry 24-119", &EN_DIS,
        Help "Enable/Disable IOAPIC Entry 24-119. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_IoApicId, "IO APIC ID", HEX,
        Help "This member determines IOAPIC ID. 0x01(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_IoApicRangeSelect, "IoApic Range", HEX,
        Help "Define address bits 19:12 for the IOxAPIC range. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_IshEnable, "ISH Controller", &EN_DIS,
        Help "Enable/Disable ISH Controller. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_BiosInterface, "BIOS Interface Lock Down", &EN_DIS,
        Help "Enable/Disable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_BiosLock, "Bios LockDown Enable", &EN_DIS,
        Help "Enable the BIOS Lock Enable (BLE) feature and set EISS bit. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SpiEiss, "SPI EISS Status", &EN_DIS,
        Help "Enable/Disable InSMM.STS (EISS) in SPI. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_BiosLockSwSmiNumber, "BiosLock SWSMI Number", HEX,
        Help "This member describes the SwSmi value for Bios Lock. 0xA9(Default)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_LPSS_S0ixEnable, "LPSS IOSF PMCTL S0ix Enable", &EN_DIS,
        Help "Enable/Disable LPSS IOSF Bridge PMCTL Register S0ix Bits. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_I2cClkGateCfg, "LPSS I2C Clock Gating Configuration", HEX,
        Help "Enable/Disable LPSS I2C Clock Gating. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_HsuartClkGateCfg, "PSS HSUART Clock Gating Configuration", HEX,
        Help "Enable/Disable LPSS HSUART Clock Gating. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SpiClkGateCfg, "LPSS SPI Clock Gating Configuration", HEX,
        Help "Enable/Disable LPSS SPI Clock Gating. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c0Enable, "I2C Device 0", &gBroxtonFspPkgTokenSpaceGuid_I2c0Enable,
        Help "Enable/Disable I2C Device 0. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c1Enable, "I2C Device 1", &gBroxtonFspPkgTokenSpaceGuid_I2c1Enable,
        Help "Enable/Disable I2C Device 1. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c2Enable, "I2C Device 2", &gBroxtonFspPkgTokenSpaceGuid_I2c2Enable,
        Help "Enable/Disable I2C Device 2. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c3Enable, "I2C Device 3", &gBroxtonFspPkgTokenSpaceGuid_I2c3Enable,
        Help "Enable/Disable I2C Device 3. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c4Enable, "I2C Device 4", &gBroxtonFspPkgTokenSpaceGuid_I2c4Enable,
        Help "Enable/Disable I2C Device 4. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c5Enable, "I2C Device 5", &gBroxtonFspPkgTokenSpaceGuid_I2c5Enable,
        Help "Enable/Disable I2C Device 5. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c6Enable, "I2C Device 6", &gBroxtonFspPkgTokenSpaceGuid_I2c6Enable,
        Help "Enable/Disable I2C Device 6. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_I2c7Enable, "I2C Device 7", &gBroxtonFspPkgTokenSpaceGuid_I2c7Enable,
        Help "Enable/Disable I2C Device 7. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Hsuart0Enable, "UART Device 0", &gBroxtonFspPkgTokenSpaceGuid_Hsuart0Enable,
        Help "Enable/Disable UART Device 0. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Hsuart1Enable, "UART Device 1", &gBroxtonFspPkgTokenSpaceGuid_Hsuart1Enable,
        Help "Enable/Disable UART Device 1. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Hsuart2Enable, "UART Device 2", &gBroxtonFspPkgTokenSpaceGuid_Hsuart2Enable,
        Help "Enable/Disable UART Device 2. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Hsuart3Enable, "UART Device 3", &gBroxtonFspPkgTokenSpaceGuid_Hsuart3Enable,
        Help "Enable/Disable UART Device 3. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Spi0Enable, "SPI UART Device 0", &gBroxtonFspPkgTokenSpaceGuid_Spi0Enable,
        Help "Enable/Disable SPI Device 0. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Spi1Enable, "SPI UART Device 1", &gBroxtonFspPkgTokenSpaceGuid_Spi1Enable,
        Help "Enable/Disable SPI Device 1. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Spi2Enable, "SPI UART Device 2", &gBroxtonFspPkgTokenSpaceGuid_Spi2Enable,
        Help "Enable/Disable SPI Device 2. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_OsDbgEnable, "OS Debug Feature", &EN_DIS,
        Help "Enable/Disable OS Debug Feature. 0:Disable(Default), 1: Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_DciEn, "DCI Feature", &EN_DIS,
        Help "Enable/Disable DCI Feature. 0:Disable(Default), 1: Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Uart2KernelDebugBaseAddress, "UART Debug Base Address", HEX,
        Help "UART Debug Base Address. 0x00000000(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_PcieClockGatingDisabled, "Enable PCIE Clock Gating", &gBroxtonFspPkgTokenSpaceGuid_PcieClockGatingDisabled,
        Help "Enable/disable PCIE Clock Gating. 0:Enable, 1:Disable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PcieRootPort8xhDecode, "Enable PCIE Root Port 8xh Decode", &EN_DIS,
        Help "Enable/disable PCIE Root Port 8xh Decode. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_Pcie8xhDecodePortIndex, "PCIE 8xh Decode Port Index", HEX,
        Help "PCIE 8xh Decode Port Index. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_PcieRootPortPeerMemoryWriteEnable, "Enable PCIE Root Port Peer Memory Write", &EN_DIS,
        Help "Enable/disable PCIE root port peer memory write. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieAspmSwSmiNumber, "PCIE SWSMI Number", HEX,
        Help "This member describes the SwSmi value for override PCIe ASPM table. 0xAA(Default)."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRootPortEn, "PCI Express Root Port", HEX,
        Help "Control the PCI Express Root Port . 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpHide, "Hide PCIE Root Port Configuration Space", HEX,
        Help "Enable/disable Hide PCIE Root Port Configuration Space. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSlotImplemented, "PCIE Root Port Slot Implement", HEX,
        Help "Enable/disable PCIE Root Port Slot Implement. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpHotPlug, "Hot Plug", HEX,
        Help "PCI Express Hot Plug Enable/Disable. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpPmSci, "PCIE PM SCI", HEX,
        Help "Enable/Disable PCI Express PME SCI. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpExtSync, "PCIE Root Port Extended Sync", HEX,
        Help "Enable/Disable PCIE Root Port Extended Sync. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpTransmitterHalfSwing, "Transmitter Half Swing", HEX,
        Help "Transmitter Half Swing Enable/Disable. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpAcsEnabled, "ACS", HEX,
        Help "Enable/Disable Access Control Services Extended Capability. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpClkReqSupported, "Clock Request Support", HEX,
        Help "Enable/Disable CLKREQ# Support. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpClkReqNumber, "Configure CLKREQ Number", HEX,
        Help "Configure Root Port CLKREQ Number if CLKREQ is supported. Default=0x04, 0x05, 0x00, 0x01, 0x02, 0x03."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpClkReqDetect, "CLKREQ# Detection", HEX,
        Help "Enable/Disable CLKREQ# Detection Probe. 0: Disable(Default), 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_AdvancedErrorReporting, "Advanced Error Reporting", HEX,
        Help "Enable/Disable Advanced Error Reporting. 0: Disable(Default), 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PmeInterrupt, "PME Interrupt", HEX,
        Help "Enable/Disable PME Interrupt. 0: Disable(Default), 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_UnsupportedRequestReport, "  URR", HEX,
        Help "PCI Express Unsupported Request Reporting Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_FatalErrorReport, "  FER", HEX,
        Help "PCI Express Device Fatal Error Reporting Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_NoFatalErrorReport, "  NFER", HEX,
        Help "PCI Express Device Non-Fatal Error Reporting Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_CorrectableErrorReport, "  CER", HEX,
        Help "PCI Express Device Correctable Error Reporting Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SystemErrorOnFatalError, "  SEFE", HEX,
        Help "Root PCI Express System Error on Fatal Error Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SystemErrorOnNonFatalError, "  SENFE", HEX,
        Help "Root PCI Express System Error on Non-Fatal Error Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SystemErrorOnCorrectableError, "  SECE", HEX,
        Help "Root PCI Express System Error on Correctable Error Enable/Disable. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSpeed, "PCIe Speed", HEX,
        Help "Configure PCIe Speed. 0:Auto(Default), 1:Gen1, 2:Gen2, 3:Gen3."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PhysicalSlotNumber, "Physical Slot Number", HEX,
        Help "Physical Slot Number for PCIE Root Port. Default=0x00, 0x01, 0x02, 0x03, 0x04, 0x05."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpCompletionTimeout, "CTO", HEX,
        Help "Enable/Disable PCI Express Completion Timer TO . 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PtmEnable, "PTM Support", HEX,
        Help "Enable/Disable PTM Support. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpAspm, "ASPM", HEX,
        Help "PCI Express Active State Power Management settings. 0:Disable, 1:L0s, 2:L1, 3:L0sL1, 4:Auto(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpL1Substates, "L1 Substates", HEX,
        Help "PCI Express L1 Substates settings. 0:Disable, 1:L1.1, 2:L1.2, 3:L1.1 & L1.2(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrEnable, "PCH PCIe LTR", HEX,
        Help "PCH PCIE Latency Reporting Enable/Disable. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrConfigLock, "PCIE LTR Lock", HEX,
        Help "PCIE LTR Configuration Lock. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_PmeB0S5Dis, "PME_B0_S5 Disable bit", &EN_DIS,
        Help "PME_B0_S5_DIS bit in the General PM Configuration B (GEN_PMCON_B) register. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PciClockRun, "PCI Clock Run", &EN_DIS,
        Help "This member describes whether or not the PCI ClockRun feature of SC should be enabled. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Timer8254ClkSetting, "Enable/Disable Timer 8254 Clock Setting", &EN_DIS,
        Help "Enable/Disable Timer 8254 Clock. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_EnableSata, "Chipset SATA", &EN_DIS,
        Help "Enables or Disables the Chipset SATA Controller. The Chipset SATA controller supports the 2 black internal SATA ports (up to 3Gb/s supported per port). 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SataMode, "SATA Mode Selection", &gBroxtonFspPkgTokenSpaceGuid_SataMode,
        Help "Determines how SATA controller(s) operate. 0:AHCI(Default), 1:RAID."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SataSalpSupport, "Aggressive LPM Support", &EN_DIS,
        Help "Enable PCH to aggressively enter link power state.  0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SataPwrOptEnable, "SATA Power Optimization", &EN_DIS,
        Help "Enable SATA Power Optimizer on SC side.  0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_eSATASpeedLimit, "eSATA Speed Limit", &EN_DIS,
        Help "Enable/Disable eSATA Speed Limit.  0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SpeedLimit, "SATA Speed Limit", &gBroxtonFspPkgTokenSpaceGuid_SpeedLimit,
        Help "SATA Speed Limit. 0h:ScSataSpeed(Default), 1h:1.5Gb/s(Gen 1), 2h:3Gb/s(Gen 2), 3h:6Gb/s(Gen 3)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsEnable, "SATA Port", HEX,
        Help "Enable or Disable SATA Port.  0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsDevSlp, "SATA Port DevSlp", HEX,
        Help "Enable/Disable SATA Port  DevSlp. Board rework for LP needed before enable.  0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsHotPlug, "SATA Port HotPlug", HEX,
        Help "Enable/Disable SATA Port Hotplug . 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsInterlockSw, "Mechanical Presence Switch", HEX,
        Help "Controls reporting if this port has an Mechanical Presence Switch.\nNote:Requires hardware support.  0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsExternal, "External SATA Ports", HEX,
        Help "Enable/Disable External SATA Ports. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsSpinUp, "Spin Up Device", HEX,
        Help "Enable/Disable device spin up at boot on selected Sata Ports. 0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsSolidStateDrive, "SATA Solid State", HEX,
        Help "Identify the SATA port is connected to Solid State Drive or Hard Disk Drive.  0:Hard Disk Drive(Default), 1:Solid State Drive."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsEnableDitoConfig, "  DITO Configuration", HEX,
        Help "Enable/Disable DITO Configuration.  0:Disable(Default), 1:Enable."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsDmVal, "DM Value", HEX,
        Help "DM Value.  0:Minimum, 0x0F:Maximum(Default)."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsDitoVal, "DITO Value", HEX,
        Help "DEVSLP Idle Timeout Value. 0:Minimum, 0x03FF:Maximum, 0x0271(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SubSystemVendorId, "Subsystem Vendor ID", HEX,
        Help "Subsystem Vendor ID. 0x8086(Default)."
             "Valid range: 0x0000 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SubSystemId, "Subsystem ID", HEX,
        Help "Subsystem ID. 0x7270(Default)."
             "Valid range: 0x0000 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_CRIDSettings, "CRIDSettings", HEX,
        Help "PMC CRID setting. 0:Disable(Default), 1:CRID_1, 2:CRID_2, 3:CRID_3."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ResetSelect, "ResetSelect", HEX,
        Help "ResetSelect. 0x6:warm reset(Default), 0xE:cold reset."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_SdcardEnabled, "SD Card Support (D27:F0)", &EN_DIS,
        Help "Enable/Disable SD Card Support. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_eMMCEnabled, "SeMMC Support (D28:F0)", &EN_DIS,
        Help "Enable/Disable eMMC Support. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_eMMCHostMaxSpeed, "eMMC Max Speed", &gBroxtonFspPkgTokenSpaceGuid_eMMCHostMaxSpeed,
        Help "Select the eMMC max Speed allowed. 0:HS400(Default), 1:HS200, 2:DDR50."
    Combo $gBroxtonFspPkgTokenSpaceGuid_UfsEnabled, "UFS Support (D29:F0)", &EN_DIS,
        Help "Enable/Disable SDIO Support. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SdioEnabled, "SDIO Support (D30:F0)", &EN_DIS,
        Help "Enable/Disable SDIO Support. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_GppLock, "GPP Lock Feature", &EN_DIS,
        Help "Enable/Disable GPP lock. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SirqEnable, "Serial IRQ", &EN_DIS,
        Help "Enable/Disable Serial IRQ. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SirqMode, "Serial IRQ Mode", &EN_DIS,
        Help "Serial IRQ Mode Selection. 0:Quiet mode(Default), 1:Continuous mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_StartFramePulse, "Start Frame Pulse Width", &gBroxtonFspPkgTokenSpaceGuid_StartFramePulse,
        Help "Start Frame Pulse Width Value. 0:ScSfpw4Clk(Default), 1: ScSfpw6Clk, 2:ScSfpw8Clk."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SmbusEnable, "Enable SMBus", &EN_DIS,
        Help "Enable/disable SMBus controller. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_ArpEnable, "SMBus ARP Support", &EN_DIS,
        Help "Enable/disable SMBus ARP Support. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_NumRsvdSmbusAddresses, "SMBus Table Elements", HEX,
        Help "The number of elements in the Reserved SMBus Address Table. 0x0080(Default)."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_RsvdSmbusAddressTable, "Reserved SMBus Address Table", HEX,
        Help "Array of addresses reserved for non-ARP-capable SMBus devices. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DisableComplianceMode, "XHCI Disable Compliance Mode", &EN_DIS,
        Help "Options to disable XHCI Link Compliance Mode. Default is FALSE to not disable Compliance Mode. Set TRUE to disable Compliance Mode. 0:FALSE(Default), 1:True."
    Combo $gBroxtonFspPkgTokenSpaceGuid_UsbPerPortCtl, "USB Per-Port Control", &EN_DIS,
        Help "Control each of the USB ports enable/disable. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_Usb30Mode, "xHCI Mode", &gBroxtonFspPkgTokenSpaceGuid_Usb30Mode,
        Help "Mode of operation of xHCI controller. 0:Disable, 1:Enable, 2:Auto(Default)"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20Enable, "Enable USB2 ports", HEX,
        Help "Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on. 0x01(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUs20bOverCurrentPin, "USB20 Over Current Pin", HEX,
        Help "Over Current Pin number of USB 2.0 Port. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_UsbOtg, "XDCI Support", &gBroxtonFspPkgTokenSpaceGuid_UsbOtg,
        Help "Enable/Disable XDCI. 0:Disable, 1:PCI_Mode(Default), 2:ACPI_mode."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HsicSupportEnable, "Enable XHCI HSIC Support", &EN_DIS,
        Help "Enable/Disable USB HSIC1. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb30Enable, "Enable USB3 ports", HEX,
        Help "Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on. 0x01(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUs30bOverCurrentPin, "USB20 Over Current Pin", HEX,
        Help "Over Current Pin number of USB 3.0 Port. 0x01(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SsicPortEnable, "Enable XHCI SSIC Support", HEX,
        Help "Enable/disable XHCI SSIC ports. One byte for each port, byte0 for port0, byte1 for port1. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DlanePwrGating, "SSIC Dlane PowerGating", &EN_DIS,
        Help "Enable/Disable SSIC Data lane Power Gating. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_VtdEnable, "VT-d", &EN_DIS,
        Help "Enable/Disable VT-d. 0:Disable(Default), 1:Enable."
    Combo $gBroxtonFspPkgTokenSpaceGuid_LockDownGlobalSmi, "SMI Lock bit", &EN_DIS,
        Help "Enable/Disable SMI_LOCK bit to prevent writes to the Global SMI Enable bit. 0:Disable, 1:Enable(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_ResetWaitTimer, "HDAudio Delay Timer", HEX,
        Help "The delay timer after Azalia reset. 0x012C(Default)."
             "Valid range: 0x0000 ~ 0xFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_RtcLock, "RTC Lock Bits", &EN_DIS,
        Help "Enable/Disable RTC Lock Bits. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SataTestMode, "SATA Test Mode Selection", &EN_DIS,
        Help "Enable/Disable SATA Test Mode. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SsicRate, "XHCI SSIC RATE", HEX,
        Help "Set XHCI SSIC1 Rate to A Series or B Series. 1:A Series(Default), 2:B Series."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DynamicPowerGating, "SMBus Dynamic Power Gating", &EN_DIS,
        Help "Enable/Disable SMBus dynamic power gating. 0:Disable(Default), 1:Enable."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrMaxSnoopLatency, "Max Snoop Latency", HEX,
        Help "Latency Tolerance Reporting Max Snoop Latency. 0x0000(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMode, "  Snoop Latency Override", HEX,
        Help "Snoop Latency Override for PCH PCIE. \nDisabled:Disable override.\nManual:Manually enter override values.\nAuto:Maintain default BIOS flow. 0:Disable, 1:Enable, 2:Auto(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideValue, "  Snoop Latency Value", HEX,
        Help "LTR Snoop Latency value of PCH PCIE. 0:Minimum, 0x03FF:Maximum, 0x003C(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMultiplier, "  Snoop Latency Multiplier", HEX,
        Help "LTR Snoop Latency Multiplier of PCH PCIE. 0:1ns, 1:32ns, 2:1024ns(Default), 3:32768ns, 4:1048576ns, 5:33554432ns."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_SkipMpInit, "Skip Multi-Processor Initialization", &EN_DIS,
        Help "When this is skipped, boot loader must initialize processors before SilicionInit API. 0: Initialize(Default), <b>1: Skip"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DciAutoDetect, "DCI Auto Detect", &EN_DIS,
        Help "Deprecated: Enable/disable DCI AUTO mode. Enabled(Default)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpLtrMaxNonSnoopLatency, "Max Non-Snoop Latency", HEX,
        Help "Latency Tolerance Reporting, Max Non-Snoop Latency. 0x0000(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMode, "  Non Snoop Latency Override", HEX,
        Help "Non Snoop Latency Override for PCH PCIE. \nDisabled:Disable override.\nManual:Manually enter override values.\nAuto: Maintain default BIOS flow. 0:Disable, 1:Enable, 2:Auto(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_TcoTimerHaltLock, "Halt and Lock TCO Timer", &gBroxtonFspPkgTokenSpaceGuid_TcoTimerHaltLock,
        Help "Halt and Lock the TCO Timer (Watchdog)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_PwrBtnOverridePeriod, "Power Button Override Period", &gBroxtonFspPkgTokenSpaceGuid_PwrBtnOverridePeriod,
        Help "specifies how long will PMC wait before initiating a global reset. 000b-4s(default), 001b-6s, 010b-8s, 011b-10s, 100b-12s, 101b-14s.)"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideValue, "  Non Snoop Latency Value", HEX,
        Help "LTR Non Snoop Latency value of PCH PCIE. 0:Minimum, 0x03FF:Maximum, 0x003C(Default)."
             "Valid range: 0x0000 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMultiplier, "  Non Snoop Latency Multiplier", HEX,
        Help "LTR Non Snoop Latency Multiplier of PCH PCIE. 0:1ns, 1:32ns, 2:1024ns(Default), 3:32768ns, 4:1048576ns, 5:33554432ns."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitScale, "PCIE Root Port Slot Power Limit Scale", HEX,
        Help "Specifies scale used for slot power limit value. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitValue, "PCIE Root Port Slot Power Limit Value", HEX,
        Help "Specifies upper limit on power supplie by slot. 0x00(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_DisableNativePowerButton, "Power Button Native Mode Disable", &EN_DIS,
        Help "Disable power button native mode, when 1, this will result in the PMC logic constantly seeing the power button as de-asserted. 0 (default))"
    Combo $gBroxtonFspPkgTokenSpaceGuid_PowerButterDebounceMode, "Power Button Debounce Mode", &EN_DIS,
        Help "Enable interrupt when PWRBTN# is asserted. 0:Disabled, 1:Enabled(default)"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdioTxCmdCntl, "SDIO_TX_CMD_DLL_CNTL", HEX,
        Help "SDIO_TX_CMD_DLL_CNTL. 0x505(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdioTxDataCntl1, "SDIO_TX_DATA_DLL_CNTL1", HEX,
        Help "SDIO_TX_DATA_DLL_CNTL1. 0xE(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdioTxDataCntl2, "SDIO_TX_DATA_DLL_CNTL2", HEX,
        Help "SDIO_TX_DATA_DLL_CNTL2. 0x22272828(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdioRxCmdDataCntl1, "SDIO_RX_CMD_DATA_DLL_CNTL1", HEX,
        Help "SDIO_RX_CMD_DATA_DLL_CNTL1. 0x16161616(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdioRxCmdDataCntl2, "SDIO_RX_CMD_DATA_DLL_CNTL2", HEX,
        Help "SDIO_RX_CMD_DATA_DLL_CNTL2. 0x10000(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdcardTxCmdCntl, "SDCARD_TX_CMD_DLL_CNTL", HEX,
        Help "SDCARD_TX_CMD_DLL_CNTL. 0x505(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdcardTxDataCntl1, "SDCARD_TX_DATA_DLL_CNTL1", HEX,
        Help "SDCARD_TX_DATA_DLL_CNTL1. 0xA13(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdcardTxDataCntl2, "SDCARD_TX_DATA_DLL_CNTL2", HEX,
        Help "SDCARD_TX_DATA_DLL_CNTL2. 0x24242828(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdcardRxCmdDataCntl1, "SDCARD_RX_CMD_DATA_DLL_CNTL1", HEX,
        Help "SDCARD_RX_CMD_DATA_DLL_CNTL1. 0x73A3637(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdcardRxStrobeCntl, "SDCARD_RX_STROBE_DLL_CNTL", HEX,
        Help "SDCARD_RX_STROBE_DLL_CNTL. 0x0(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SdcardRxCmdDataCntl2, "SDCARD_RX_CMD_DATA_DLL_CNTL2", HEX,
        Help "SDCARD_RX_CMD_DATA_DLL_CNTL2. 0x10000(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcTxCmdCntl, "EMMC_TX_CMD_DLL_CNTL", HEX,
        Help "EMMC_TX_CMD_DLL_CNTL. 0x505(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcTxDataCntl1, "EMMC_TX_DATA_DLL_CNTL1", HEX,
        Help "EMMC_TX_DATA_DLL_CNTL1. 0xC11(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcTxDataCntl2, "EMMC_TX_DATA_DLL_CNTL2", HEX,
        Help "EMMC_TX_DATA_DLL_CNTL2. 0x1C2A2927(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcRxCmdDataCntl1, "EMMC_RX_CMD_DATA_DLL_CNTL1", HEX,
        Help "EMMC_RX_CMD_DATA_DLL_CNTL1. 0x000D162F(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcRxStrobeCntl, "EMMC_RX_STROBE_DLL_CNTL", HEX,
        Help "EMMC_RX_STROBE_DLL_CNTL. 0x0a0a(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcRxCmdDataCntl2, "EMMC_RX_CMD_DATA_DLL_CNTL2", HEX,
        Help "EMMC_RX_CMD_DATA_DLL_CNTL2. 0x1003b(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_EmmcMasterSwCntl, "EMMC_MASTER_DLL_CNTL", HEX,
        Help "EMMC_MASTER_DLL_CNTL. 0x001(Default)."
             "Valid range: 0x00000000 ~ 0xFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PcieRpSelectableDeemphasis, "PCIe Selectable De-emphasis", HEX,
        Help "When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component. 1b:-3.5 dB 0b:-6 dB. 0:Disable, 1:Enable(Default)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_MonitorMwaitEnable, "Monitor Mwait Enable", &EN_DIS,
        Help "Enable/Disable Monitor Mwait. For Windows* OS, this should be Enabled. For Linux based OS, this should be Disabled. 0:Disable, 1:Enable(Default)."
    Combo $gBroxtonFspPkgTokenSpaceGuid_HdAudioDspUaaCompliance, "Universal Audio Architecture compliance for DSP enabled system", &EN_DIS,
        Help "0: Not-UAA Compliant (Intel SST driver supported only), 1: UAA Compliant (HDA Inbox driver or SST driver supported)."
    EditNum $gBroxtonFspPkgTokenSpaceGuid_IPC, "IRQ Interrupt Polarity Control", HEX,
        Help "Set IRQ Interrupt Polarity Control to ITSS.IPC[0]~IPC[3]. 0:Active High, 1:Active Low"
             "Valid range: 0x00000000 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_SataPortsDisableDynamicPg, "Disable ModPHY dynamic power gate", HEX,
        Help "Disable ModPHY dynamic power gate for the specific SATA port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gBroxtonFspPkgTokenSpaceGuid_InitS3Cpu, "Init CPU during S3 resume", &EN_DIS,
        Help "0: Do not initialize CPU during S3 resume. 1: Initialize CPU during S3 resume."
    Combo $gBroxtonFspPkgTokenSpaceGuid_SkipPunitInit, "Skip P-unit Initialization", &EN_DIS,
        Help "When this is skipped, boot loader must initialize P-unit before SilicionInit API. 0: Initialize(Default), 1: Skip"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortTxPeHalf, "PerPort Half Bit Pre-emphasis", HEX,
        Help "PerPort Half Bit Pre-emphasis. Value of register USB2_PER_PORT_PPX [14]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortPeTxiSet, "PerPort HS Pre-emphasis Bias", HEX,
        Help "PerPort HS Pre-emphasis Bias. Value of register USB2_PER_PORT_PPX [13:11]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortTxiSet, "PerPort HS Transmitter Bias", HEX,
        Help "PerPort HS Transmitter Bias. Value of register USB2_PER_PORT_PPX [10:8]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20HsSkewSel, "Select the skew direction for HS transition", HEX,
        Help "Select the skew direction for HS transition. Value of register USB2_PER_PORT_2_PPX [25]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20IUsbTxEmphasisEn, "Per Port HS Transmitter Emphasis", HEX,
        Help "Per Port HS Transmitter Emphasis. Value of register USB2_PER_PORT_2_PPX [24:23]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20PerPortRXISet, "PerPort HS Receiver Bias", HEX,
        Help "PerPort HS Receiver Bias. Value of register  USB2_PER_PORT_2_PPX [19:17]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gBroxtonFspPkgTokenSpaceGuid_PortUsb20HsNpreDrvSel, "Delay/skew's strength control for HS driver", HEX,
        Help "Delay/skew's strength control for HS driver. Value of register USB2_PER_PORT_2_PPX [1:0]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
EndPage

