{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Creador de templates FIR para VHDL sin truncamiento a la salida\n",
    "Para utilizar:\n",
    "\n",
    "1-  Cambiar los parametros \n",
    "\n",
    "2-  Correr todas las celdas "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "NUMBER_TAPS = 50\n",
    "NUMBER_BITS_COEFS = 8\n",
    "NUMBER_BITS_SAMPLES = 12\n",
    "NUMBER_BITS_MULTIPLICATION = 20\n",
    "# NUMBER BITS ADDITION INCREASE WITH EACH STAGE \n",
    "FILTER_NAME = 'FIR_TEMPLATE'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "vhdl_architechture_header = '''\n",
    " ----------------------------------------------------------------\n",
    " --Module Architecture: FIR_IAN\n",
    " ----------------------------------------------------------------\n",
    " ARCHITECTURE rtl OF FIR_IAN IS\n",
    "   -- Local Functions\n",
    "   -- Type Definitions\n",
    "   TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(11 DOWNTO 0); -- sfix16_En15\n",
    "   -- Constants\n",
    "   CONSTANT coeff1                         : signed(7 DOWNTO 0) := to_signed(-1, 8); -- sfix16_En16\n",
    "'''\n",
    "# COEFS\n",
    "#lambda expression that returns a string with a template\n",
    "vhdl_coef_template = lambda index, coef: f\"CONSTANT coeff{index}                         : signed({NUMBER_BITS_COEFS-1} DOWNTO 0) := to_signed(REPLACE_ME, {NUMBER_BITS_COEFS});\"\n",
    "vhdl_coefs = [vhdl_coef_template(index, coef) for index, coef in enumerate(range(NUMBER_TAPS))]\n",
    "#join vhdl_coefs a string separated by a new line character\n",
    "vhdl_coefs = '\\n'.join(vhdl_coefs) \n",
    "\n",
    "vhdl_delay_pipeline_type = f\"TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed({NUMBER_BITS_SAMPLES-1} DOWNTO 0); -- sfix16_En15\"\n",
    "vhdl_delay_pipeline_signal = f\"signal delay_pipeline : delay_pipeline_type(0 to {NUMBER_TAPS-1});\"\n",
    "# Product template\n",
    "#lambda expression that returns a string with a template\n",
    "vhdl_signal_product_template = lambda index, coef: f\"SIGNAL product{index}                         : signed({NUMBER_BITS_MULTIPLICATION-1} DOWNTO 0);\"\n",
    "vhdl_signal_product = [vhdl_signal_product_template(index, coef) for index, coef in enumerate(range(NUMBER_TAPS))]\n",
    "vhdl_signal_product = '\\n'.join(vhdl_signal_product) \n",
    "\n",
    "vhdl_signal_mul_temp_template = lambda index, coef: f\"SIGNAL mul_temp{'' if index==0 else '_'+str(index)}                         : signed({NUMBER_BITS_MULTIPLICATION-1} DOWNTO 0);\"\n",
    "vhdl_signal_mul_temp = [vhdl_signal_mul_temp_template(index, coef) for index, coef in enumerate(range(NUMBER_TAPS))]\n",
    "vhdl_signal_mul_temp = '\\n'.join(vhdl_signal_mul_temp) \n",
    "\n",
    "# Sum template\n",
    "#lambda expression that returns a string with a template\n",
    "vhdl_signal_sum_template = lambda index, numbits: f\"SIGNAL sum{index+1}                             : signed({numbits-1} DOWNTO 0);\"\n",
    "vhdl_signal_sum = [vhdl_signal_sum_template(index, NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+index+1) for index in range(NUMBER_TAPS-1)]\n",
    "\n",
    "vhdl_signal_add_template = lambda index, numbits: f\"SIGNAL add_temp{'' if index==0 else '_'+str(index)}                             : signed({numbits-1} DOWNTO 0);\"\n",
    "vhdl_add_temp_sum = [vhdl_signal_add_template(index, NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+index+1) for index in range(NUMBER_TAPS-1)]\n",
    "\n",
    "vhdl_signal_sum = '\\n'.join(vhdl_signal_sum)\n",
    "vhdl_add_temp_sum = '\\n'.join(vhdl_add_temp_sum)\n",
    "\n",
    "vhdl_output_typeconvert = f\"SIGNAL output_typeconvert               : signed({NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+NUMBER_TAPS-2} DOWNTO 0);\"\n",
    "vhdl_output_register = f\"filter_out <= std_logic_vector(output_register);\"\n",
    "\n",
    "vhdl_delay_pipeline_process = '''\n",
    "  -- Block Statements\n",
    "  Delay_Pipeline_process : PROCESS (clk, reset)\n",
    "  BEGIN\n",
    "    IF reset = '1' THEN\n",
    "      delay_pipeline(0 TO 9) <= (OTHERS => (OTHERS => '0'));\n",
    "    ELSIF clk'event AND clk = '1' THEN\n",
    "      IF clk_enable = '1' THEN\n",
    "        delay_pipeline(0) <= signed(filter_in);\n",
    "        delay_pipeline(1 TO 9) <= delay_pipeline(0 TO 8);\n",
    "      END IF;\n",
    "    END IF; \n",
    "  END PROCESS Delay_Pipeline_process;\n",
    "  '''\n",
    "\n",
    "# Multiplications\n",
    "line_1_template = lambda index: f\"mul_temp{'' if index==0 else '_'+str(index)} <= delay_pipeline({NUMBER_TAPS-1-index}) * coeff{NUMBER_TAPS-index}; \\n\"\n",
    "line_2_template = lambda index: f\"product{NUMBER_TAPS-1-index} <= resize(mul_temp{'' if index==0 else '_'+str(index)}, {NUMBER_BITS_MULTIPLICATION}); \\n\"\n",
    "\n",
    "vhdl_multiplications_both_lines = [line_1_template(index) + line_2_template(index)   for index in range(NUMBER_TAPS)]\n",
    "vhdl_multiplications_both_lines = \"\\n\".join(vhdl_multiplications_both_lines)\n",
    "\n",
    "# Sums\n",
    "temp_lambda = lambda index: f\"product{index}\" if index == 0 else f\"sum{index}\" \n",
    "line_1_template = lambda index: f\"add_temp{'' if index==0 else '_'+str(index)} <= resize({temp_lambda(index)}, {NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+index+1}) + resize(product{index+1}, {NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+index+1}); \\n\"\n",
    "line_2_template = lambda index: f\"sum{index+1} <= resize(add_temp{'' if index==0 else '_'+str(index)}, {NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+index+1}); \\n\"\n",
    "\n",
    "vhdl_sums_both_lines = [line_1_template(index) + line_2_template(index)   for index in range(NUMBER_TAPS-1)]\n",
    "vhdl_sums_both_lines = \"\\n\".join(vhdl_sums_both_lines)\n",
    "\n",
    "\n",
    "\n",
    "vhdl_output_process = '''\n",
    "  Output_Register_process : PROCESS (clk, reset)\n",
    "  BEGIN\n",
    "    IF reset = '1' THEN\n",
    "      output_register <= (OTHERS => '0');\n",
    "    ELSIF clk'event AND clk = '1' THEN\n",
    "      IF clk_enable = '1' THEN\n",
    "        output_register <= output_typeconvert;\n",
    "      END IF;\n",
    "    END IF; \n",
    "  END PROCESS Output_Register_process;\n",
    "\n",
    "    filter_out <= std_logic_vector(output_register);\n",
    "'''    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "import datetime\n",
    "# Output a file with vhdl extension\n",
    "with open(f'{FILTER_NAME}.vhd', 'w') as f:\n",
    "    f.write(f'''\n",
    "-- {FILTER_NAME}.vhd\n",
    "-- {datetime.datetime.now()}\n",
    "-- This filter has {NUMBER_TAPS} taps\n",
    "-- The number of bits for the coefficients is {NUMBER_BITS_COEFS}\n",
    "-- The number of bits for the samples is {NUMBER_BITS_SAMPLES}\n",
    "-- The number of bits for the multiplications is {NUMBER_BITS_MULTIPLICATION}\n",
    "-- The number of bits for the output is {NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+NUMBER_TAPS-2}\n",
    "\n",
    "\n",
    "LIBRARY IEEE;\n",
    "USE IEEE.std_logic_1164.all;\n",
    "USE IEEE.numeric_std.ALL;\n",
    "\n",
    "entity f'{FILTER_NAME} is\n",
    "    Port ( clk : in std_logic;\n",
    "           reset : in std_logic; \n",
    "           clk_enable : in std_logic;\n",
    "           filter_in : in signed({NUMBER_BITS_SAMPLES-1} downto 0);\n",
    "           filter_out : out signed({NUMBER_BITS_COEFS+NUMBER_BITS_SAMPLES+NUMBER_TAPS-2} downto 0));\n",
    "end f'{FILTER_NAME};\n",
    "\n",
    "architecture rtl of f'{FILTER_NAME} is\n",
    "\n",
    "    -- Signals\n",
    "    {vhdl_delay_pipeline_type}\n",
    "    \n",
    "    {vhdl_coefs}\n",
    "\n",
    "    {vhdl_delay_pipeline_signal}\n",
    "    \n",
    "    {vhdl_signal_product}\n",
    "    \n",
    "    {vhdl_signal_mul_temp}\n",
    "    \n",
    "    {vhdl_signal_sum}\n",
    "    \n",
    "    {vhdl_add_temp_sum}\n",
    "    \n",
    "    {vhdl_output_typeconvert}\n",
    "    \n",
    "    {vhdl_output_register}\n",
    "\n",
    "begin\n",
    "\n",
    "    -- Block Statements\n",
    "    {vhdl_delay_pipeline_process}\n",
    "\n",
    "    -- Multiplications\n",
    "    {vhdl_multiplications_both_lines}\n",
    "    \n",
    "    -- Sums\n",
    "    {vhdl_sums_both_lines}\n",
    "\n",
    "    -- Output\n",
    "    output_typeconvert <= sum{NUMBER_TAPS-1}\n",
    "\n",
    "    -- Output Process\n",
    "    {vhdl_output_process}\n",
    "end rtl;\n",
    "''')\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.8"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "4444ce9030fccc2741722026dc4f0e2d504f7342113104e66a1ea701db71ccf8"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
