{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701580575476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701580575476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 10:46:15 2023 " "Processing started: Sun Dec 03 10:46:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701580575476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580575476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580575476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701580575831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701580575831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/risc_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/risc_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "Design_Files/RISC_V.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Design_Files/mux2.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "Design_Files/instructionmemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/instructionmemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen " "Found entity 1: imm_Gen" {  } { { "Design_Files/imm_Gen.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/imm_Gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_blt Con_BLT Datapath.sv(28) " "Verilog HDL Declaration information at Datapath.sv(28): object \"Con_blt\" differs only in case from object \"Con_BLT\" in the same scope" {  } { { "Design_Files/Datapath.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_bgt Con_BGT Datapath.sv(27) " "Verilog HDL Declaration information at Datapath.sv(27): object \"Con_bgt\" differs only in case from object \"Con_BGT\" in the same scope" {  } { { "Design_Files/Datapath.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Design_Files/Datapath.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/data_extract.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/data_extract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extract " "Found entity 1: data_extract" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "Design_Files/clock_divider.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/bcd_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/bcd_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "Design_Files/bcd_to_7seg.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/bcd_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/alucontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/alucontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "Design_Files/ALUController.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/ALUController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Design_Files/alu.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "Design_Files/adder_32.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/adder_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Design_Files/adder.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/cpu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/cpu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Top " "Found entity 1: CPU_Top" {  } { { "Design_Files/CPU_Top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580583185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Top " "Elaborating entity \"CPU_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701580583232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_INST " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_INST\"" {  } { { "Design_Files/CPU_Top.sv" "clock_divider_INST" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V RISC_V:RISC_V_INST " "Elaborating entity \"RISC_V\" for hierarchy \"RISC_V:RISC_V_INST\"" {  } { { "Design_Files/CPU_Top.sv" "RISC_V_INST" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller RISC_V:RISC_V_INST\|Controller:c " "Elaborating entity \"Controller\" for hierarchy \"RISC_V:RISC_V_INST\|Controller:c\"" {  } { { "Design_Files/RISC_V.sv" "c" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(48) " "Verilog HDL or VHDL warning at the Controller.sv(48): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 48 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(49) " "Verilog HDL or VHDL warning at the Controller.sv(49): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 49 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(50) " "Verilog HDL or VHDL warning at the Controller.sv(50): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 50 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(51) " "Verilog HDL or VHDL warning at the Controller.sv(51): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 51 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(52) " "Verilog HDL or VHDL warning at the Controller.sv(52): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 52 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(53) " "Verilog HDL or VHDL warning at the Controller.sv(53): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 53 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(54) " "Verilog HDL or VHDL warning at the Controller.sv(54): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 54 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(55) " "Verilog HDL or VHDL warning at the Controller.sv(55): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(56) " "Verilog HDL or VHDL warning at the Controller.sv(56): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 56 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(57) " "Verilog HDL or VHDL warning at the Controller.sv(57): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 57 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(58) " "Verilog HDL or VHDL warning at the Controller.sv(58): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 58 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(59) " "Verilog HDL or VHDL warning at the Controller.sv(59): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 59 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(60) " "Verilog HDL or VHDL warning at the Controller.sv(60): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 60 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(61) " "Verilog HDL or VHDL warning at the Controller.sv(61): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 61 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[0..2\] 0 Controller.sv(22) " "Net \"rom_data\[0..2\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[4..18\] 0 Controller.sv(22) " "Net \"rom_data\[4..18\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[20..22\] 0 Controller.sv(22) " "Net \"rom_data\[20..22\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[24..34\] 0 Controller.sv(22) " "Net \"rom_data\[24..34\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[36..50\] 0 Controller.sv(22) " "Net \"rom_data\[36..50\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[52..54\] 0 Controller.sv(22) " "Net \"rom_data\[52..54\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[56..98\] 0 Controller.sv(22) " "Net \"rom_data\[56..98\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[100..102\] 0 Controller.sv(22) " "Net \"rom_data\[100..102\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[104..110\] 0 Controller.sv(22) " "Net \"rom_data\[104..110\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[112..127\] 0 Controller.sv(22) " "Net \"rom_data\[112..127\]\" at Controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 "|RISC_V|Controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController RISC_V:RISC_V_INST\|ALUController:ac " "Elaborating entity \"ALUController\" for hierarchy \"RISC_V:RISC_V_INST\|ALUController:ac\"" {  } { { "Design_Files/RISC_V.sv" "ac" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath RISC_V:RISC_V_INST\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\"" {  } { { "Design_Files/RISC_V.sv" "dp" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder RISC_V:RISC_V_INST\|Datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|adder:pcadd1\"" {  } { { "Design_Files/Datapath.sv" "pcadd1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 RISC_V:RISC_V_INST\|Datapath:dp\|adder_32:pcadd2 " "Elaborating entity \"adder_32\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|adder_32:pcadd2\"" {  } { { "Design_Files/Datapath.sv" "pcadd2" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RISC_V:RISC_V_INST\|Datapath:dp\|mux2:next_pc1 " "Elaborating entity \"mux2\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|mux2:next_pc1\"" {  } { { "Design_Files/Datapath.sv" "next_pc1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\"" {  } { { "Design_Files/Datapath.sv" "pcreg" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory RISC_V:RISC_V_INST\|Datapath:dp\|instructionmemory:instr_mem " "Elaborating entity \"instructionmemory\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|instructionmemory:instr_mem\"" {  } { { "Design_Files/Datapath.sv" "instr_mem" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583263 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[127..33\] 0 instructionmemory.sv(12) " "Net \"Inst_mem\[127..33\]\" at instructionmemory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/instructionmemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/instructionmemory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|instructionmemory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extract RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex " "Elaborating entity \"data_extract\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\"" {  } { { "Design_Files/Datapath.sv" "store_data_ex" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_out data_extract.sv(12) " "Verilog HDL or VHDL warning at data_extract.sv(12): object \"Imm_out\" assigned a value but never read" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y data_extract.sv(23) " "Verilog HDL Always Construct warning at data_extract.sv(23): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] data_extract.sv(39) " "Inferred latch for \"y\[0\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] data_extract.sv(39) " "Inferred latch for \"y\[1\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] data_extract.sv(39) " "Inferred latch for \"y\[2\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] data_extract.sv(39) " "Inferred latch for \"y\[3\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] data_extract.sv(39) " "Inferred latch for \"y\[4\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] data_extract.sv(39) " "Inferred latch for \"y\[5\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] data_extract.sv(39) " "Inferred latch for \"y\[6\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] data_extract.sv(39) " "Inferred latch for \"y\[7\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] data_extract.sv(39) " "Inferred latch for \"y\[8\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] data_extract.sv(39) " "Inferred latch for \"y\[9\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] data_extract.sv(39) " "Inferred latch for \"y\[10\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] data_extract.sv(39) " "Inferred latch for \"y\[11\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] data_extract.sv(39) " "Inferred latch for \"y\[12\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] data_extract.sv(39) " "Inferred latch for \"y\[13\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] data_extract.sv(39) " "Inferred latch for \"y\[14\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] data_extract.sv(39) " "Inferred latch for \"y\[15\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] data_extract.sv(39) " "Inferred latch for \"y\[16\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] data_extract.sv(39) " "Inferred latch for \"y\[17\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] data_extract.sv(39) " "Inferred latch for \"y\[18\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] data_extract.sv(39) " "Inferred latch for \"y\[19\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] data_extract.sv(39) " "Inferred latch for \"y\[20\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] data_extract.sv(39) " "Inferred latch for \"y\[21\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] data_extract.sv(39) " "Inferred latch for \"y\[22\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] data_extract.sv(39) " "Inferred latch for \"y\[23\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] data_extract.sv(39) " "Inferred latch for \"y\[24\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] data_extract.sv(39) " "Inferred latch for \"y\[25\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] data_extract.sv(39) " "Inferred latch for \"y\[26\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] data_extract.sv(39) " "Inferred latch for \"y\[27\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] data_extract.sv(39) " "Inferred latch for \"y\[28\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] data_extract.sv(39) " "Inferred latch for \"y\[29\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] data_extract.sv(39) " "Inferred latch for \"y\[30\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] data_extract.sv(39) " "Inferred latch for \"y\[31\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583279 "|data_extract"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RISC_V:RISC_V_INST\|Datapath:dp\|mux2:resmux_store " "Elaborating entity \"mux2\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|mux2:resmux_store\"" {  } { { "Design_Files/Datapath.sv" "resmux_store" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf " "Elaborating entity \"RegFile\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\"" {  } { { "Design_Files/Datapath.sv" "rf" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RegFile.sv(64) " "Verilog HDL assignment warning at RegFile.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 "|RegFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RegFile.sv(65) " "Verilog HDL assignment warning at RegFile.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 "|RegFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RegFile.sv(66) " "Verilog HDL assignment warning at RegFile.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 "|RegFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RegFile.sv(67) " "Verilog HDL assignment warning at RegFile.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 "|RegFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RegFile.sv(68) " "Verilog HDL assignment warning at RegFile.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 "|RegFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RegFile.sv(69) " "Verilog HDL assignment warning at RegFile.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 "|RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_Gen RISC_V:RISC_V_INST\|Datapath:dp\|imm_Gen:Ext_Imm " "Elaborating entity \"imm_Gen\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|imm_Gen:Ext_Imm\"" {  } { { "Design_Files/Datapath.sv" "Ext_Imm" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RISC_V:RISC_V_INST\|Datapath:dp\|alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|alu:alu_module\"" {  } { { "Design_Files/Datapath.sv" "alu_module" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem " "Elaborating entity \"datamemory\" for hierarchy \"RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\"" {  } { { "Design_Files/Datapath.sv" "data_mem" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583310 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd datamemory.sv(82) " "Verilog HDL Always Construct warning at datamemory.sv(82): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datamemory.sv(94) " "Verilog HDL assignment warning at datamemory.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datamemory.sv(95) " "Verilog HDL assignment warning at datamemory.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datamemory.sv(96) " "Verilog HDL assignment warning at datamemory.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datamemory.sv(97) " "Verilog HDL assignment warning at datamemory.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] datamemory.sv(82) " "Inferred latch for \"rd\[0\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] datamemory.sv(82) " "Inferred latch for \"rd\[1\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] datamemory.sv(82) " "Inferred latch for \"rd\[2\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] datamemory.sv(82) " "Inferred latch for \"rd\[3\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] datamemory.sv(82) " "Inferred latch for \"rd\[4\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[5\] datamemory.sv(82) " "Inferred latch for \"rd\[5\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[6\] datamemory.sv(82) " "Inferred latch for \"rd\[6\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[7\] datamemory.sv(82) " "Inferred latch for \"rd\[7\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[8\] datamemory.sv(82) " "Inferred latch for \"rd\[8\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[9\] datamemory.sv(82) " "Inferred latch for \"rd\[9\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[10\] datamemory.sv(82) " "Inferred latch for \"rd\[10\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[11\] datamemory.sv(82) " "Inferred latch for \"rd\[11\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[12\] datamemory.sv(82) " "Inferred latch for \"rd\[12\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[13\] datamemory.sv(82) " "Inferred latch for \"rd\[13\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[14\] datamemory.sv(82) " "Inferred latch for \"rd\[14\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[15\] datamemory.sv(82) " "Inferred latch for \"rd\[15\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[16\] datamemory.sv(82) " "Inferred latch for \"rd\[16\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[17\] datamemory.sv(82) " "Inferred latch for \"rd\[17\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[18\] datamemory.sv(82) " "Inferred latch for \"rd\[18\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[19\] datamemory.sv(82) " "Inferred latch for \"rd\[19\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[20\] datamemory.sv(82) " "Inferred latch for \"rd\[20\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[21\] datamemory.sv(82) " "Inferred latch for \"rd\[21\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[22\] datamemory.sv(82) " "Inferred latch for \"rd\[22\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[23\] datamemory.sv(82) " "Inferred latch for \"rd\[23\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[24\] datamemory.sv(82) " "Inferred latch for \"rd\[24\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[25\] datamemory.sv(82) " "Inferred latch for \"rd\[25\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[26\] datamemory.sv(82) " "Inferred latch for \"rd\[26\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[27\] datamemory.sv(82) " "Inferred latch for \"rd\[27\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[28\] datamemory.sv(82) " "Inferred latch for \"rd\[28\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[29\] datamemory.sv(82) " "Inferred latch for \"rd\[29\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[30\] datamemory.sv(82) " "Inferred latch for \"rd\[30\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[31\] datamemory.sv(82) " "Inferred latch for \"rd\[31\]\" at datamemory.sv(82)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 "|CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:bcd_IN1 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:bcd_IN1\"" {  } { { "Design_Files/CPU_Top.sv" "bcd_IN1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580583373 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Div0\"" {  } { { "Design_Files/RegFile.sv" "Div0" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Mod0\"" {  } { { "Design_Files/RegFile.sv" "Mod0" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Div1\"" {  } { { "Design_Files/RegFile.sv" "Div1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|Mod1\"" {  } { { "Design_Files/RegFile.sv" "Mod1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Div0\"" {  } { { "Design_Files/datamemory.sv" "Div0" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Mod0\"" {  } { { "Design_Files/datamemory.sv" "Mod0" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Div1\"" {  } { { "Design_Files/datamemory.sv" "Div1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|Mod1\"" {  } { { "Design_Files/datamemory.sv" "Mod1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701580612446 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701580612446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Div0\"" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580612478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Div0 " "Instantiated megafunction \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612478 ""}  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701580612478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580612525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580612525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580612525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580612525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580612556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580612556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580612587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580612587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580612634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580612634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Mod0\"" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580612634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Mod0 " "Instantiated megafunction \"RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701580612634 ""}  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701580612634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701580612665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580612665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[0\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[1\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[2\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[3\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[11\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[10\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[9\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[8\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[15\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[14\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[13\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[12\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[17\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[18\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[19\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[20\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[21\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[22\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[24\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[16\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[29\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[31\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[30\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[23\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[25\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[26\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[27\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[28\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[0\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[1\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[2\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[3\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[7\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[11\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[10\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[9\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[8\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[15\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[14\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[13\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[6\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[12\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[5\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[17\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[18\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627964 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[19\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[20\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[21\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[22\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[24\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[16\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[29\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[31\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[30\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[23\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[25\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[26\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[27\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[28\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[4\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|datamemory:data_mem\|rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[4\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[5\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[6\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[7\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[2\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[11\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[10\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[9\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[8\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[15\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[14\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[13\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[12\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[17\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[18\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[19\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[20\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[21\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[22\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[24\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[16\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[29\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[31\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[30\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[23\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[25\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[26\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[27\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[28\] " "Latch RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:store_data_ex\|y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701580627979 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701580627979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701580655049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/output_files/200462U_RISCV_FPGA.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/output_files/200462U_RISCV_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580669158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701580669909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701580669909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33372 " "Implemented 33372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701580671096 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701580671096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33311 " "Implemented 33311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701580671096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701580671096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701580671128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 10:47:51 2023 " "Processing ended: Sun Dec 03 10:47:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701580671128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701580671128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701580671128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701580671128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701580672159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701580672175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 10:47:51 2023 " "Processing started: Sun Dec 03 10:47:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701580672175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701580672175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701580672175 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1701580672253 ""}
{ "Info" "0" "" "Project  = 200462U_RISCV_FPGA" {  } {  } 0 0 "Project  = 200462U_RISCV_FPGA" 0 0 "Fitter" 0 0 1701580672253 ""}
{ "Info" "0" "" "Revision = 200462U_RISCV_FPGA" {  } {  } 0 0 "Revision = 200462U_RISCV_FPGA" 0 0 "Fitter" 0 0 1701580672253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701580672471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701580672471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "200462U_RISCV_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"200462U_RISCV_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701580672579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701580672618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701580672618 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701580673048 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701580673064 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580673371 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701580673371 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580673403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580673403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580673403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580673403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580673403 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701580673403 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701580673418 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701580678465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "200462U_RISCV_FPGA.sdc " "Synopsys Design Constraints File file not found: '200462U_RISCV_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701580678481 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701580678481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~2  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580678637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~1  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580678637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~2  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580678637 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580678637 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701580678637 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701580678809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701580678809 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701580678809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580680246 ""}  } { { "Design_Files/CPU_Top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580680246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_INST\|clock_out  " "Automatically promoted node clock_divider:clock_divider_INST\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[3\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[3\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[6\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[6\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[5\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[5\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[4\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[4\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[7\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[7\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OUT_CLOCK~output " "Destination node OUT_CLOCK~output" {  } { { "Design_Files/CPU_Top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701580680246 ""}  } { { "Design_Files/clock_divider.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/clock_divider.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580680246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[31\]~0  " "Automatically promoted node RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580680246 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580680246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_V:RISC_V_INST\|Controller:c\|Mux1~2  " "Automatically promoted node RISC_V:RISC_V_INST\|Controller:c\|Mux1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~6 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~6" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~27 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~27" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~29 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~29" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~31 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~31" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~33 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~33" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~35 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~35" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~37 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~37" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~39 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~39" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~40 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~40" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~41 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~41" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580680246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701580680246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701580680246 ""}  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 37487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580680246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701580681809 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701580681840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701580681840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701580681887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701580681949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701580682012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701580682012 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701580682043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701580682059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701580682090 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701580682090 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701580685325 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701580685356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701580688246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701580697372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701580697529 ""}
