<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Generic SIMD Library: /gsa/yktgsa-h1/01/pengwu/Web20/SPMD_ON_SIMD/generic_simd.github/include/power_vsx4.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Generic SIMD Library
   &#160;<span id="projectnumber">0.4</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">/gsa/yktgsa-h1/01/pengwu/Web20/SPMD_ON_SIMD/generic_simd.github/include/power_vsx4.h File Reference</div>  </div>
</div>
<div class="contents">

<p>SIMD LANES=4 interfaces implemented by Power vsx.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br/>
<code>#include &lt;math.h&gt;</code><br/>
<code>#include &lt;altivec.h&gt;</code><br/>
<code>#include &lt;assert.h&gt;</code><br/>
<code>#include &lt;iostream&gt;</code><br/>
<code>#include &quot;gsimd_utility.h&quot;</code><br/>
<code>#include &quot;platform_intrinsics.h&quot;</code><br/>
</div>
<p><a href="power__vsx4_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__i1.html">vsx::svec4_i1</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data representation and operations on a vector of 4 boolean values. This is used in predicated vector operations. Specifically the ith value of <a class="el" href="structvsx_1_1svec4__i1.html" title="Data representation and operations on a vector of 4 boolean values. This is used in predicated vector...">svec4_i1</a> indicates whether the ith lane of a predicated vector operation is enabled or not.  <a href="structvsx_1_1svec4__i1.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__i8.html">vsx::svec4_i8</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 signed chars.  <a href="structvsx_1_1svec4__i8.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__u8.html">vsx::svec4_u8</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 unsigned chars.  <a href="structvsx_1_1svec4__u8.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__i16.html">vsx::svec4_i16</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 signed short.  <a href="structvsx_1_1svec4__i16.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__u16.html">vsx::svec4_u16</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 unsigned short.  <a href="structvsx_1_1svec4__u16.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__i32.html">vsx::svec4_i32</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 signed int.  <a href="structvsx_1_1svec4__i32.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__u32.html">vsx::svec4_u32</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 unsigned int.  <a href="structvsx_1_1svec4__u32.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__i64.html">vsx::svec4_i64</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 signed long long.  <a href="structvsx_1_1svec4__i64.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__u64.html">vsx::svec4_u64</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 unsigned long long.  <a href="structvsx_1_1svec4__u64.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__f.html">vsx::svec4_f</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 float.  <a href="structvsx_1_1svec4__f.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__d.html">vsx::svec4_d</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 double.  <a href="structvsx_1_1svec4__d.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsx_1_1svec4__ptr.html">vsx::svec4_ptr</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">data representation and operations on a vector of 4 pointers. This is only used in gather and scatter.  <a href="structvsx_1_1svec4__ptr.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html">vsx</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#ac7c189caf55844fb7dc5bdbe1ccc8bc0">LANES</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#aa4ab32a627640296368744375800f36d">INSERT_EXTRACT_OPT</a>(VTYPE, STYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a5319671f2bbc1bb74777d82ebf55e4fb">INSERT_EXTRACT_OPT64</a>(VTYPE, STYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#adb00bf5afa089e01cc2bd82e6a014ff8">BROADCAST_OPT32</a>(VTYPE, STYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a943c9ed015a38dfa60d28e319d01ba5e">BROADCAST_OPT64</a>(VTYPE, STYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#aa499f843ab6f4dcc752de57a77b945dc">UNARY_OP_OPT</a>(TYPE, NAME, OP)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#afd55dc60a52198d903168148da20ea62">UNARY_OP_OPT64</a>(TYPE, NAME, OP)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macros for 64bit object, i64/u64/double  <a href="#afd55dc60a52198d903168148da20ea62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#aa8bd7ffe4b36f1658c11d608015ec4a6">BINARY_OP_OPT</a>(TYPE, NAME, OP)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macros based on __vector type's operator overload  <a href="#aa8bd7ffe4b36f1658c11d608015ec4a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a186faabf3b2fde6cd5b12706c6682a85">BINARY_OP_OPT64</a>(TYPE, NAME, OP)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a9fdee2c9d983754d61909c2ee071fa35">BINARY_OP_OPT_FUNC</a>(TYPE, TYPE_B, NAME, FUNC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a3b070581bc6fa34f3b17055969008d7f">BINARY_OP_OPT_FUNC64</a>(TYPE, TYPE_B, NAME, FUNC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a416f4766dd52463d1258701a2e5c63b2">BIN_VEC_SCAL</a>(VTYPE, STYPE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#af1fa29d793f3c4d5500855ecb3d86d6a">CAST_OPT</a>(FROM, TO, STO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast based on directly change the __vector type  <a href="#af1fa29d793f3c4d5500855ecb3d86d6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#ad83252c9f29629485e1c6a9821423335">CAST_OPT64</a>(FROM, TO, STO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast based on directly change the __vector type  <a href="#ad83252c9f29629485e1c6a9821423335"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#ac9f0907f36b8e1e39e0eb8e8f5bde0e3">CAST_BITS_OPT</a>(FROM, TO, STO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast based on directly change the __vector type  <a href="#ac9f0907f36b8e1e39e0eb8e8f5bde0e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a44dd753da26ca71c731c2c6039fadfbf">CAST_BITS_OPT64</a>(FROM, TO, STO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast based on directly change the __vector type  <a href="#a44dd753da26ca71c731c2c6039fadfbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#ad158a8eaffe8501f34d363bfe398fa95">SUBSCRIPT_FUNC_IMPL_VSX</a>(VTYPE, STYPE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">this macro uses vsx specific intrinsics to do extract, insert  <a href="#ad158a8eaffe8501f34d363bfe398fa95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="power__vsx4_8h.html#a73dbc42392411412de3ccdd5cce64331">SUBSCRIPT_FUNC_OPT_IMPL</a>(VTYPE, STYPE)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af6902e32895345e78391f340b320a584">vsx::LOAD_STORE</a> (svec4_i16, int16_t)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">load and store for svec4_i16/svec4_u16. Generic implementation. Should be slow  <a href="#af6902e32895345e78391f340b320a584"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aeb30c21fb5b2aa82d2ca2ce97a5bb3f8">vsx::LOAD_STORE</a> (svec4_u16, uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_i1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0">vsx::svec_select</a> (svec4_i1 mask, svec4_i1 a, svec4_i1 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">construct c by selecting elements from two input vectors according to the mask  <a href="#af026add605931f855f5f253c13c5e8e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_i8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a60026fdcf641ffeaefac8c70c6a8c52b">vsx::svec_select</a> (svec4_i1 mask, svec4_i8 a, svec4_i8 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a60026fdcf641ffeaefac8c70c6a8c52b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#adc253c98982d5d845e4c6200f32bf181">vsx::svec_select</a> (svec4_i1 mask, svec4_u8 a, svec4_u8 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#adc253c98982d5d845e4c6200f32bf181"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa7a16434b256ba68397b27bb8e3d198d">vsx::svec_select</a> (svec4_i1 mask, svec4_i16 a, svec4_i16 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#aa7a16434b256ba68397b27bb8e3d198d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2a7caea9f33e1b0c5b0c0b120117ae4c">vsx::svec_select</a> (svec4_i1 mask, svec4_u16 a, svec4_u16 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a2a7caea9f33e1b0c5b0c0b120117ae4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3d67fcfb8dcea35701c6907fbc2d48e4">vsx::svec_select</a> (svec4_i1 mask, svec4_i32 a, svec4_i32 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a3d67fcfb8dcea35701c6907fbc2d48e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a6afbcadcc91488ab47b9f77616d4fb44">vsx::svec_select</a> (svec4_i1 mask, svec4_u32 a, svec4_u32 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a6afbcadcc91488ab47b9f77616d4fb44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5b0b1d9baea8d0177e5fc6a60f5636c6">vsx::svec_select</a> (svec4_i1 mask, svec4_i64 a, svec4_i64 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a5b0b1d9baea8d0177e5fc6a60f5636c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a61de85888da977636b8bba6c08f6999e">vsx::svec_select</a> (svec4_i1 mask, svec4_u64 a, svec4_u64 b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a61de85888da977636b8bba6c08f6999e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a072523d5a3af65ab46bc58c88f04e1aa">vsx::svec_select</a> (svec4_i1 mask, svec4_f a, svec4_f b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a072523d5a3af65ab46bc58c88f04e1aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a92e9ddbb03256fe5e2e72cd620f04a05">vsx::svec_select</a> (svec4_i1 mask, svec4_d a, svec4_d b)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">select of <a class="el" href="structvsx_1_1svec4__d.html" title="data representation and operations on a vector of 4 double.">svec4_d</a> vectors by a mask vector see <a class="el" href="namespacevsx.html#af026add605931f855f5f253c13c5e8e0" title="construct c by selecting elements from two input vectors according to the mask">svec_select(svec4_i1 mask, svec4_i1 a, svec4_i1 b)</a>  <a href="#a92e9ddbb03256fe5e2e72cd620f04a05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abe8f725f726bc155dab011a438e1ae15">vsx::SELECT_BOOLCOND</a> (svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0329099d33bddb55a0cb260c378a2c33">vsx::SELECT_BOOLCOND</a> (svec4_i8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4d175c48be185dee33007db75775e920">vsx::SELECT_BOOLCOND</a> (svec4_u8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aea44516ef5a1b6efe66f500261607635">vsx::SELECT_BOOLCOND</a> (svec4_i16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a595ed81aa27e8899fa05d129f2c3ec15">vsx::SELECT_BOOLCOND</a> (svec4_u16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0ef51a1e5dbd8bcda4c0c54b3299cc42">vsx::SELECT_BOOLCOND</a> (svec4_i32)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a541f4b48ceb44d3ceb99653edab7b55b">vsx::SELECT_BOOLCOND</a> (svec4_u32)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aeae2a98071a5ea58c4f36f33891745e8">vsx::SELECT_BOOLCOND</a> (svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a85cb74c0bcb1ddbdd70591c8f583409d">vsx::SELECT_BOOLCOND</a> (svec4_u64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a65062d591290a4a9e5421e721efb963c">vsx::SELECT_BOOLCOND</a> (svec4_f)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7686eec4a20dae5af25bfcd78530b276">vsx::SELECT_BOOLCOND</a> (svec4_d)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0b528d5faf39aaeb64e57776f8a9d11f">vsx::BROADCAST_L4</a> (svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aafd921b2f72cd8cc55b0b1c51c8b9a76">vsx::BROADCAST_L4</a> (svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a68fbe1bcfd03bcd31b5dae0c1b998056">vsx::BROADCAST_L4</a> (svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1b450e03a1b3b8a2c36d46d72b581eba">vsx::BROADCAST_L4</a> (svec4_u16, uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3fe9c8f7f1abb3e6909d385b0e39beba">vsx::ROTATE_L4</a> (svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac017a0bd70f6bd873bd0b1b36a0c518b">vsx::ROTATE_L4</a> (svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a99560c6cb77b215d11277a842edd03ca">vsx::ROTATE_L4</a> (svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a25b472f0692434e0585cd438bcbbb190">vsx::ROTATE_L4</a> (svec4_u16, uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a205b75cf328c555382106d4046cfd027">vsx::ROTATE_L4</a> (svec4_i32, int32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a96845c5d222e895a12ccd9ce3b755b4e">vsx::ROTATE_L4</a> (svec4_u32, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9979300ac516d0f93adf1b9eab1790f9">vsx::ROTATE_L4</a> (svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa647eb4ea1c3390177de400315a563d8">vsx::ROTATE_L4</a> (svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a27f4773f30492acb95f65a719a36be1b">vsx::ROTATE_L4</a> (svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a42912d9b57eb6ac21776983263afbc26">vsx::ROTATE_L4</a> (svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a587876bece3040636e297d9db4d0a117">vsx::SHUFFLES_L4</a> (svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac0c63d39c3cbc4a6db597a0732854f35">vsx::SHUFFLES_L4</a> (svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7d7b5f4d20a75b2b1c5abc670150ac13">vsx::SHUFFLES_L4</a> (svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2f334a8a80c80b9869573962b705a3b0">vsx::SHUFFLES_L4</a> (svec4_u16, uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2c2d4521065f1ad1b7e670e0c76e8b5c">vsx::SHUFFLES_L4</a> (svec4_i32, int32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aab0dfc7204c0ec9c3df7ecadd5ae15d4">vsx::SHUFFLES_L4</a> (svec4_u32, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab66cc647d9c62a8546982c839479cb0f">vsx::SHUFFLES_L4</a> (svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a29c31106ca216caea22b064b939e4e1d">vsx::SHUFFLES_L4</a> (svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8e0c5241ec8491bb1a5d35e95cdccd4b">vsx::SHUFFLES_L4</a> (svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afa371d147d5a0058191e53cd2a652b1b">vsx::SHUFFLES_L4</a> (svec4_d, double)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a128e2f7d71f6629180ae783d05efa7e4">vsx::svec_load_const&lt; svec4_i8 &gt;</a> (const int8_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a47428a02b3f27c69b25fae164e3c2c3b">vsx::svec_load_const&lt; svec4_u8 &gt;</a> (const uint8_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afc04932b349942318600923adc68dc60">vsx::svec_load_const&lt; svec4_i16 &gt;</a> (const int16_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa0e3c6aaf9c66322cc9b5496fb32409d">vsx::svec_load_const&lt; svec4_u16 &gt;</a> (const uint16_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7abcdf2656e6b2df9c0d9734eaa8cad1">vsx::svec_load_const&lt; svec4_i32 &gt;</a> (const int32_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a42f3cbd5c06a4f58dc30fc3236008c1e">vsx::svec_load_const&lt; svec4_u32 &gt;</a> (const uint32_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a33583de55438b30c15924e6af1aafe5b">vsx::svec_load_const&lt; svec4_i64 &gt;</a> (const int64_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3804a47ee0ef9c7ccfd6d0153c7a513f">vsx::svec_load_const&lt; svec4_u64 &gt;</a> (const uint64_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af041fd9ef0931ebdac5e6e334c42107a">vsx::svec_load_const&lt; svec4_f &gt;</a> (const float *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3c7a7071d79eabb8afc038deff54553f">vsx::svec_load_const&lt; svec4_d &gt;</a> (const double *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1ee5ec25d41217fdad3b097b300eba7f">vsx::svec_load_and_splat&lt; svec4_i8 &gt;</a> (int8_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a40da20effbeb09191de19bd391ae627c">vsx::svec_load_and_splat&lt; svec4_u8 &gt;</a> (uint8_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac80d3c1b1389299788b1268e764a2b2a">vsx::svec_load_and_splat&lt; svec4_i16 &gt;</a> (int16_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ace57ea5c796956d385bf5894a41e7872">vsx::svec_load_and_splat&lt; svec4_u16 &gt;</a> (uint16_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7c70e90b40e9a1b1908ce3424192e612">vsx::svec_load_and_splat&lt; svec4_i32 &gt;</a> (int32_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a319739e7822ede9403d969b572c7c0c3">vsx::svec_load_and_splat&lt; svec4_u32 &gt;</a> (uint32_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa1400fb845cf638275541cb0a9c88c9e">vsx::svec_load_and_splat&lt; svec4_i64 &gt;</a> (int64_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4e5eee03ba7474ba4adecb708e32c0d6">vsx::svec_load_and_splat&lt; svec4_u64 &gt;</a> (uint64_t *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abe90bf1cd1c3b540db0ef528d151f11d">vsx::svec_load_and_splat&lt; svec4_f &gt;</a> (float *p)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac69360c4335f0a6a6cbda0aea25126d8">vsx::svec_load_and_splat&lt; svec4_d &gt;</a> (double *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab22b92a43d94faeee6d415d544aa8fab">vsx::MASKED_LOAD_STORE</a> (svec4_i8, int8_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1b9e2780709a0f36953067cfd94131a0">vsx::MASKED_LOAD_STORE</a> (svec4_u8, uint8_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afa44311f3bd74e34372a0f160f8bac42">vsx::MASKED_LOAD_STORE</a> (svec4_i16, int16_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8c9ba02fd1d3a69221565f7760128dfd">vsx::MASKED_LOAD_STORE</a> (svec4_u16, uint16_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#addfc1e293ff4db4f9bb80373563e83eb">vsx::MASKED_LOAD_STORE</a> (svec4_i32, int32_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab00205f45ea5c697076dcff84cfab678">vsx::MASKED_LOAD_STORE</a> (svec4_u32, uint32_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2d3e73938b706235e788ba03dc3db307">vsx::MASKED_LOAD_STORE</a> (svec4_i64, int64_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5521b3b0b764119f3129692f71cb3c84">vsx::MASKED_LOAD_STORE</a> (svec4_u64, uint64_t, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5908f1602558b12422b844cd7030a76c">vsx::MASKED_LOAD_STORE</a> (svec4_f, float, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af1dd0f57810ff25eedf119eda74b2327">vsx::MASKED_LOAD_STORE</a> (svec4_d, double, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ae72ac702146c6f9e8471b7294e8dcd28">vsx::UNARY_OP_L4</a> (svec4_f, svec_round, roundf)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2f2156ef59c93ccd75b847a99e191b34">vsx::UNARY_OP_L4</a> (svec4_d, svec_round, round)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a38988404a478a839fd157da86002eb56">vsx::UNARY_OP_L4</a> (svec4_d, svec_floor, floor)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab62cda6505879ecac12f61b12565185c">vsx::UNARY_OP_L4</a> (svec4_d, svec_ceil, ceil)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab613dcfd086b0dea5cc5cee593ddc5fe">vsx::UNARY_OP_L4</a> (svec4_d, svec_rcp, 1.0/)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af05e8e820dd098b68c150330d3032554">vsx::UNARY_OP_L4</a> (svec4_d, svec_rsqrt, 1.0/sqrt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ade60599cff0304f7c48e415024b633d2">vsx::UNARY_OP_L4</a> (svec4_d, svec_sqrt, sqrt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a70f92cc4ae1431456f8d98325600cb82">vsx::UNARY_OP_L4</a> (svec4_d, svec_exp, exp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af612178dc09a8a5ae4915ffa10a90091">vsx::UNARY_OP_L4</a> (svec4_d, svec_log, log)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a94d191e025e33c4f09298b111a78d101">vsx::UNARY_OP_L4</a> (svec4_i64, svec_abs, abs&lt; int64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad24e9a12ebf4e676ea92d818d29d8540">vsx::BINARY_OP_FUNC_L4</a> (svec4_f, svec_pow, powf)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a81e39cdf4beb39849d2796657233e17c">vsx::BINARY_OP_FUNC_L4</a> (svec4_d, svec_pow, pow)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#acd6c30e298e1e0f13d632fcd732c8684">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i8, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4b9581c0fb5bd51e25d81c2355f06678">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u8, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad57c550fde05e9f4379920c711db3631">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i16, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3aedeb3c795ce31a7ab396bb435dbb95">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u16, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3aa6e209625b99cc8ecb93db020e78b7">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i32, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4fb981eaf8beff482a14fc51fbeeac31">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u32, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8fa96b35d938f80897325f27a95a35df">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i64, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5d69037cc3b3f021db0811263cb7c07a">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u64, int32_t, svec_shl,&lt;&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a6224a8dd364816a2338c78e0751de025">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i8, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9d1e765697b6a2d097dbd0ff05656ec5">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u8, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4d48c571cc3e9048c98c0b31423a0dbc">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i16, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af0987da2d896263116088a0ee6982a5c">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u16, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab82553b4684a1ccc204d7df38addf1f9">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i32, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af69b76f80f967284d055f058e666d0b5">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u32, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a584c182814bf30bd3b4b08896570ac66">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i64, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a23063a9569a35326b0800f7c84e805f9">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u64, int32_t, svec_shr, &gt;&gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0817240f2321b246c1c794dda2ff98a5">vsx::BINARY_OP_L4</a> (svec4_i8, svec_rem,%)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">remainder impl uses generic one  <a href="#a0817240f2321b246c1c794dda2ff98a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a795fe1cb3985986e1ed60e80af9d9dff">vsx::BINARY_OP_L4</a> (svec4_u8, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2b1e83cbade3632e40f845b63f345a88">vsx::BINARY_OP_L4</a> (svec4_i16, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#adb61572c444c87590a37c3d2edc96e5b">vsx::BINARY_OP_L4</a> (svec4_u16, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9aa64f3f53e59216c4cff83dab4fed8c">vsx::BINARY_OP_L4</a> (svec4_i32, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a401d12e0f7b4d9601bcd1088b8aba716">vsx::BINARY_OP_L4</a> (svec4_u32, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a85f712adaf84f9564141a9491020b17a">vsx::BINARY_OP_L4</a> (svec4_i64, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aae90f93a1db7b5478a01dc10e42bd286">vsx::BINARY_OP_L4</a> (svec4_u64, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a418f1b8df7f32a9c8f08a6d62214ef50">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i8, int8_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4736b36b31e44b7468eafb26485e20e7">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u8, uint8_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad381b8f676cd51c12249c3628fd3ff1c">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i16, int16_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#adaecff29b293ec31f7f5618ff86f5c72">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u16, uint16_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a150d0d86aca2ad5d4c1b4e2f6c930e1b">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i32, int32_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3277153ebed8932fb7bfe9b705832099">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u32, uint16_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a24f7dab8d163aca60a45b7d47d9b3c00">vsx::BINARY_OP_SCALAR_L4</a> (svec4_i64, int64_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8f633762b32a2508dea2dabd241cad86">vsx::BINARY_OP_SCALAR_L4</a> (svec4_u64, uint64_t, svec_rem,%)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#adf5180a00f0829bf0fbe4d602d7d4990">vsx::TERNERY_L4</a> (svec4_i32)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a60c11d26dd058b0a56fe598887ef93d8">vsx::TERNERY_L4</a> (svec4_u32)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0ea8d3cc825028148eafcebc91dd8777">vsx::TERNERY_L4</a> (svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3de7a2bc8a5939702b655349f865d139">vsx::TERNERY_L4</a> (svec4_u64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af9fff4f4e59959f04b27d60933b7dce9">vsx::svec_madd</a> (svec4_f a, svec4_f b, svec4_f c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vector multiply and add operation. return a * b + c.  <a href="#af9fff4f4e59959f04b27d60933b7dce9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac0059579d7361c7c34cc3a4e18956ddf">vsx::svec_madd</a> (svec4_d a, svec4_d b, svec4_d c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vector multiply and add operation. return a * b + c.  <a href="#ac0059579d7361c7c34cc3a4e18956ddf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa511cbaf2d0a2d289865a7003ded46e1">vsx::svec_msub</a> (svec4_f a, svec4_f b, svec4_f c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vector multiply and add operation. return a * b - c.  <a href="#aa511cbaf2d0a2d289865a7003ded46e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab6dac656949ce3dad021216b85988555">vsx::svec_msub</a> (svec4_d a, svec4_d b, svec4_d c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vector multiply and add operation. return a * b - c.  <a href="#ab6dac656949ce3dad021216b85988555"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad0788a56717d6bc3a80a6be1e7bab99c">vsx::svec_nmsub</a> (svec4_f a, svec4_f b, svec4_f c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vector multiply and add operation. return -(a * b - c).  <a href="#ad0788a56717d6bc3a80a6be1e7bab99c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a78a370f8602575a908273ca347fc76d7">vsx::svec_nmsub</a> (svec4_d a, svec4_d b, svec4_d c)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vector multiply and add operation. return -(a * b - c).  <a href="#a78a370f8602575a908273ca347fc76d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa54e800a08d412b13a2777345f590ca9">vsx::BINARY_OP_FUNC_L4</a> (svec4_i64, svec_max, max&lt; int64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a839c3164fc6143134643b481fc1fa614">vsx::BINARY_OP_FUNC_L4</a> (svec4_u64, svec_max, max&lt; uint64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abad8481e5e9b88e6a82a594d7c6f268c">vsx::BINARY_OP_FUNC_L4</a> (svec4_d, svec_max, max&lt; double &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1adac7bdd5e8c70f0665cde2aa28e986">vsx::BINARY_OP_FUNC_L4</a> (svec4_i64, svec_min, min&lt; int64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac06a59d7a09152de8c563321e7a9dfa4">vsx::BINARY_OP_FUNC_L4</a> (svec4_u64, svec_min, min&lt; uint64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a84a77ff0c234bbd3157d2a68cdb1b1d2">vsx::BINARY_OP_FUNC_L4</a> (svec4_d, svec_min, min&lt; double &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ae034513b7a768bbc4e3ddcc75903a8e1">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i8, int8_t, svec_reduce_add, add&lt; int8_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7a40038c6508f730e16ed22aff2aba49">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u8, uint8_t, svec_reduce_add, add&lt; uint8_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa3ddf6c5a1b5f3834fbb0a8a17932262">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i16, int16_t, svec_reduce_add, add&lt; int16_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a39f08d8865ef05cfb84afc80a442171c">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u16, uint16_t, svec_reduce_add, add&lt; uint16_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a662e63bff905d1d03e2d175bd173bd6f">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i32, int32_t, svec_reduce_add, add&lt; int32_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a121104ac4edaa5f64f561f023467c96c">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u32, uint32_t, svec_reduce_add, add&lt; uint32_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3913144f5e487fe31350347cb33f519b">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i64, int64_t, svec_reduce_add, add&lt; int64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0e14ba27a391b107155fac0f0e9f12a4">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u64, uint64_t, svec_reduce_add, add&lt; uint64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1cad26f43b086ae41016617d313d10ad">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_f, float, svec_reduce_add, add&lt; float &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a834b53a516898759d23b0e084f109277">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_d, double, svec_reduce_add, add&lt; double &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aad23026efc477c75f90dde05928d3143">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i8, int8_t, svec_reduce_max, max&lt; int8_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#add0d2187fc8a9bd409fa3ee74f3f96bf">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u8, uint8_t, svec_reduce_max, max&lt; uint8_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a203352876dbf7a974568ff17e7123cb1">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i16, int16_t, svec_reduce_max, max&lt; int16_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ace50f994e26ab1917ca162073f084a2b">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u16, uint16_t, svec_reduce_max, max&lt; uint16_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a88834fd2f3bd7431e144251e3a6fa33b">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i32, int32_t, svec_reduce_max, max&lt; int32_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a17269876badbf57700cfccde4761bd29">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u32, uint32_t, svec_reduce_max, max&lt; uint32_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa0136adae3dce2f97bcfb316bf7098c7">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i64, int64_t, svec_reduce_max, max&lt; int64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad66caf0a3e6616979078b6ac2cc0caf5">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u64, uint64_t, svec_reduce_max, max&lt; uint64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af1141fca6549973f86c69cfc7862d98e">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_f, float, svec_reduce_max, max&lt; float &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3c31776532737cf332c14463fec7a644">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_d, double, svec_reduce_max, max&lt; double &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7176f6fbe1bba3ea7b53eb546d570488">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i8, int8_t, svec_reduce_min, min&lt; int8_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8fa7efe1ec914a7b8438ebb18b912252">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u8, uint8_t, svec_reduce_min, min&lt; uint8_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac9eac9f4abee957f6fd35c0d038f2e89">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i16, int16_t, svec_reduce_min, min&lt; int16_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab6f96d4b51f633ac9251ec825eb91bbe">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u16, uint16_t, svec_reduce_min, min&lt; uint16_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4fadb608c9203a445ce93a6759b00662">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i32, int32_t, svec_reduce_min, min&lt; int32_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a645628e7ff2c2ba7896edacbccde24df">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u32, uint32_t, svec_reduce_min, min&lt; uint32_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a942d9e14cc678d2b9022f4610a46c2c9">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_i64, int64_t, svec_reduce_min, min&lt; int64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4d3fa5d412079fbd8dbcb3615427a266">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_u64, uint64_t, svec_reduce_min, min&lt; uint64_t &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a63cdd2bada25e0f24812603c40f0e253">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_f, float, svec_reduce_min, min&lt; float &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad1e31274398d646a5e50f6c126089711">vsx::BINARY_OP_REDUCE_FUNC_L4</a> (svec4_d, double, svec_reduce_min, min&lt; double &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a161103d6062b485e5ee89b6e1d473f9f">vsx::svec_preduce_add</a> (svec4_d v0, svec4_d v1, svec4_d v2, svec4_d v3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a88c373beb9509e422cae11dbd10f9562">vsx::CMP_OP_L4</a> (svec4_i8, svec4_i1, less_than,&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9b455f18a766605b6a5ce2a7d5a27292">vsx::CMP_OP_L4</a> (svec4_i8, svec4_i1, less_equal,&lt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa7b7841448e460fd2fa83a67c3716cb7">vsx::CMP_OP_L4</a> (svec4_i8, svec4_i1, greater_than, &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5918ea01841eeb983ed0b732fd09683f">vsx::CMP_OP_L4</a> (svec4_i8, svec4_i1, greater_equal, &gt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7d046240034bb231a4008a630fb0e960">vsx::CMP_ALL_MASKED_OP</a> (svec4_i8, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a19efa2d6d9e122a1942393d34fec3e6a">vsx::CMP_OP_L4</a> (svec4_u8, svec4_i1, less_than,&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1236d9d25e8e4a0d57bf6c19d506e3c4">vsx::CMP_OP_L4</a> (svec4_u8, svec4_i1, less_equal,&lt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#adfe015e438439a8b83d091c110f72088">vsx::CMP_OP_L4</a> (svec4_u8, svec4_i1, greater_than, &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a91f3731ed71ee211d2467f551e9143cf">vsx::CMP_OP_L4</a> (svec4_u8, svec4_i1, greater_equal, &gt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ae606e54b89fb064139e13b987518b0ab">vsx::CMP_ALL_MASKED_OP</a> (svec4_u8, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a49c9d03d940821ddeef39ac3f02c6431">vsx::CMP_ALL_NOMASK_OP_L4</a> (svec4_i16, svec4_i1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">svec4_i16/svec4_u16 have no fast impl of cmp ops  <a href="#a49c9d03d940821ddeef39ac3f02c6431"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0e5680df4f8ceda204440816c2f577fd">vsx::CMP_ALL_MASKED_OP</a> (svec4_i16, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a189315255c1e1f16c468d62085d132a4">vsx::CMP_ALL_NOMASK_OP_L4</a> (svec4_u16, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a15909d4d9bc306055006ea554bfaff1b">vsx::CMP_ALL_MASKED_OP</a> (svec4_u16, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a009fd05c948c916cea6d139aaec73402">vsx::CMP_ALL_MASKED_OP</a> (svec4_i32, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a18752cdcdd7d566dde2df553396d25ae">vsx::CMP_ALL_MASKED_OP</a> (svec4_u32, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af5d3df218e09e69c0447e570ab99fcda">vsx::CMP_OP_L4</a> (svec4_i64, svec4_i1, less_than,&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a431844a7c4f5b51057421c53503601b9">vsx::CMP_OP_L4</a> (svec4_i64, svec4_i1, less_equal,&lt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0c66de54ee7d7faf72b5795db5d90905">vsx::CMP_OP_L4</a> (svec4_i64, svec4_i1, greater_than, &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a48999eb1fe360dd63033520a3ffee13b">vsx::CMP_OP_L4</a> (svec4_i64, svec4_i1, greater_equal, &gt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5035e118a9599feb3f3f730054cd8c56">vsx::CMP_ALL_MASKED_OP</a> (svec4_i64, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a92d243daa30517459d6c511e670c8c07">vsx::CMP_OP_L4</a> (svec4_u64, svec4_i1, less_than,&lt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5c1ec8c2eb06c4c3112ea4b2f6a5a2ad">vsx::CMP_OP_L4</a> (svec4_u64, svec4_i1, less_equal,&lt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab01bfd63654a3a0bf5b1ab5bccc7867c">vsx::CMP_OP_L4</a> (svec4_u64, svec4_i1, greater_than, &gt;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a409908ad7f50d81bfbe9cca115e33ef0">vsx::CMP_OP_L4</a> (svec4_u64, svec4_i1, greater_equal, &gt;=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3fa203265538d24edff17c0ac799f596">vsx::CMP_ALL_MASKED_OP</a> (svec4_u64, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a541e657acfd2328947669245704cb1b2">vsx::CMP_ALL_MASKED_OP</a> (svec4_f, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abc940aa360a39f48ed8020a2bdd43435">vsx::CMP_OP</a> (svec4_d, svec4_i1, equal,==)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">double vec has fast impl for &gt;, &lt; for POWER8 Check why double has not ==, !=  <a href="#abc940aa360a39f48ed8020a2bdd43435"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a423de682e9ea8bc07f15152b7e19497e">vsx::CMP_OP</a> (svec4_d, svec4_i1, not_equal,!=)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aada273e8c049494562f194b3fe905e40">vsx::CMP_ALL_MASKED_OP</a> (svec4_d, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7638c085b774634f9966c69815b8d9dc">vsx::CAST_L4</a> (svec4_i1, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#acd4af2925c43a5f8e99438de0d802cd5">vsx::CAST_L4</a> (svec4_i1, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a03c48e37b3a0f0e76aae66fd1b09225a">vsx::CAST_L4</a> (svec4_i1, svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#acfb8df24c5abfb44adf9378eca4084db">vsx::CAST_L4</a> (svec4_i1, svec4_u16, uint16_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a944f3d56167a0a16b8d0dc1f12da73c1">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_i1 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i1.html" title="Data representation and operations on a vector of 4 boolean values. This is used in predicated vector...">svec4_i1</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#a944f3d56167a0a16b8d0dc1f12da73c1"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad4355a1df438c833092a2a5e76d1917d">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_i1 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i1.html" title="Data representation and operations on a vector of 4 boolean values. This is used in predicated vector...">svec4_i1</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#ad4355a1df438c833092a2a5e76d1917d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7cdf19f3ce7a483e7b1960b863d19bef">vsx::CAST_L4</a> (svec4_i1, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1291e7b5a0b8647be9050de2ded9358b">vsx::CAST_L4</a> (svec4_i1, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8b63d8a83d5dc4895c575392386b5a90">vsx::CAST_L4</a> (svec4_i1, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2a0b87e5dc86c4cf19f51d8e299036ec">vsx::CAST_L4</a> (svec4_i1, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afa4601cd938813b3139480c9262ffb69">vsx::CAST_L4</a> (svec4_i8, svec4_i1, uint32_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a46ef9007e1b6c7c8739ac235b44fb805">vsx::svec_cast&lt; svec4_u8 &gt;</a> (svec4_i8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type to <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type.  <a href="#a46ef9007e1b6c7c8739ac235b44fb805"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1ac50595b23df8b97c6ffe5479b72fd7">vsx::svec_cast&lt; svec4_i16 &gt;</a> (svec4_i8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type to <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type.  <a href="#a1ac50595b23df8b97c6ffe5479b72fd7"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a027d35ab47250f97ed6c3a23a25636ec">vsx::svec_cast&lt; svec4_u16 &gt;</a> (svec4_i8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type to <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type.  <a href="#a027d35ab47250f97ed6c3a23a25636ec"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#acc0279d1e42ca073eeecde044c974e18">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_i8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#acc0279d1e42ca073eeecde044c974e18"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8a5073f7cf4e8a549e3d19f2024ad667">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_i8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a8a5073f7cf4e8a549e3d19f2024ad667"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa289fb7ea5f95735190db3b3df24b0a3">vsx::CAST_L4</a> (svec4_i8, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad8984841a245cb34819797e965e355cd">vsx::CAST_L4</a> (svec4_i8, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2f9736acd726ae619a8834aa7fecc033">vsx::CAST_L4</a> (svec4_i8, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a79b9706795c6f3d7eacf43bf76fcd6e9">vsx::CAST_L4</a> (svec4_i8, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7a0f1abd23d53baa32b9e8e9e45cb746">vsx::CAST_L4</a> (svec4_u8, svec4_i1, uint32_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4d3ddc94a38a48bd67f6dd606e252d6d">vsx::svec_cast&lt; svec4_i8 &gt;</a> (svec4_u8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type to <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type.  <a href="#a4d3ddc94a38a48bd67f6dd606e252d6d"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a13408d4867b8d18cad02d3da38542391">vsx::svec_cast&lt; svec4_i16 &gt;</a> (svec4_u8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type to <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type.  <a href="#a13408d4867b8d18cad02d3da38542391"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa3e32bdfa64c339ab0231e2427f2e2db">vsx::svec_cast&lt; svec4_u16 &gt;</a> (svec4_u8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type to <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type.  <a href="#aa3e32bdfa64c339ab0231e2427f2e2db"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab87307f244df8f6a1d03c242531c3bc1">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_u8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#ab87307f244df8f6a1d03c242531c3bc1"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab30bde43006fbdc699c349bf7d55a7f4">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_u8 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#ab30bde43006fbdc699c349bf7d55a7f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1000f459fcab5f33341ef619da9f1509">vsx::CAST_L4</a> (svec4_u8, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac8e808196d6c194e14b499e9f7f7cfcb">vsx::CAST_L4</a> (svec4_u8, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a68f2a568c558d984b20fd5ecac99ec77">vsx::CAST_L4</a> (svec4_u8, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a96fe635e48bf54c41bc84182ab8a22c0">vsx::CAST_L4</a> (svec4_u8, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a44bf3bc7627a252229146467974276e8">vsx::CAST_L4</a> (svec4_i16, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac8084f138770d41c9ccd3f35ef1017ad">vsx::CAST_L4</a> (svec4_i16, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa790da94354b559d87de022c3a942dde">vsx::CAST_L4</a> (svec4_i16, svec4_u8, uint8_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0378f11c27c43e2703ca6ee47e3951a4">vsx::svec_cast&lt; svec4_u16 &gt;</a> (svec4_i16 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type to <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type.  <a href="#a0378f11c27c43e2703ca6ee47e3951a4"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad0a88193b7468f58d56eafe7a607cd51">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_i16 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#ad0a88193b7468f58d56eafe7a607cd51"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a05375381b5768132c86f8ea7ae64a4d1">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_i16 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a05375381b5768132c86f8ea7ae64a4d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac3d7abace6ea302a8cc4b796889ee64d">vsx::CAST_L4</a> (svec4_i16, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a431f62a06f32bcdb976a135156acf9d3">vsx::CAST_L4</a> (svec4_i16, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#adbe304fcfcd2336675a1e57c80eb84a8">vsx::CAST_L4</a> (svec4_i16, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aaac07006eaca2edf3b4bf9a662d9b323">vsx::CAST_L4</a> (svec4_i16, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a37f5331daf6017b8dee1119058be942c">vsx::CAST_L4</a> (svec4_u16, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1127e423ed104b1b5b0badfd33cab2eb">vsx::CAST_L4</a> (svec4_u16, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afa02107d547f50d946d7a520c22bf730">vsx::CAST_L4</a> (svec4_u16, svec4_u8, uint8_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0bd855285e2b0c6f9dab5008dbb33fec">vsx::svec_cast&lt; svec4_i16 &gt;</a> (svec4_u16 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type to <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type.  <a href="#a0bd855285e2b0c6f9dab5008dbb33fec"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0e40e7f26975e800bbe0ead772acc912">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_u16 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#a0e40e7f26975e800bbe0ead772acc912"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9fbd420ce47c0d9c020baf3cc790411a">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_u16 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a9fbd420ce47c0d9c020baf3cc790411a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a521ed6690e943248c89b653e0177b91e">vsx::CAST_L4</a> (svec4_u16, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a6ece27c7182e792feb967414daf95ac6">vsx::CAST_L4</a> (svec4_u16, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a58ba91ec4d340f88b921ed57763f2dd9">vsx::CAST_L4</a> (svec4_u16, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5c166c4bc3e5cf2d74db1f4ef38eaaee">vsx::CAST_L4</a> (svec4_u16, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa86c9ec1a36c49d0b89ecbda09e40476">vsx::CAST_L4</a> (svec4_i32, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3e6b0d5213459d18fc3cd3a63d2f5832">vsx::CAST_L4</a> (svec4_i32, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a65bb529fc9131d660bc4d1f8ca8812d8">vsx::CAST_L4</a> (svec4_i32, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5011537aa97e9b7e513abe00307e71d2">vsx::CAST_L4</a> (svec4_i32, svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a418e99bfb5ea18bb02e21b62fb904d08">vsx::CAST_L4</a> (svec4_i32, svec4_u16, uint16_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a62060ca4a6c4e80ff72e982b93c1a256">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_i32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a62060ca4a6c4e80ff72e982b93c1a256"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8fcd560e3685173b8c66162e3b47df77">vsx::svec_cast&lt; svec4_i64 &gt;</a> (svec4_i32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type to <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type.  <a href="#a8fcd560e3685173b8c66162e3b47df77"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab1dfb24e0fa099ea73d854a6a03498b4">vsx::svec_cast&lt; svec4_u64 &gt;</a> (svec4_i32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type to <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type.  <a href="#ab1dfb24e0fa099ea73d854a6a03498b4"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a60d8e57f83c2c3607f6b0de816e60c35">vsx::svec_cast&lt; svec4_f &gt;</a> (svec4_i32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type to <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type.  <a href="#a60d8e57f83c2c3607f6b0de816e60c35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a6a7f85d85361862321cfe7188f44bddc">vsx::CAST_L4</a> (svec4_i32, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a26d4831369c85267c24a6604da396a01">vsx::CAST_L4</a> (svec4_u32, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a31657b3a3ff4f8962749f7d95a946f59">vsx::CAST_L4</a> (svec4_u32, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a579a5a206ec3e3190fc4a53935d7908a">vsx::CAST_L4</a> (svec4_u32, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a033fb7f117ae09840bdca7b82b5c4ef6">vsx::CAST_L4</a> (svec4_u32, svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9558ca5d7345ee0038d56c2c027b44fc">vsx::CAST_L4</a> (svec4_u32, svec4_u16, uint16_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a03eda737fe8767873e5f5a0f5fb7a9e2">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_u32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#a03eda737fe8767873e5f5a0f5fb7a9e2"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a404f256db6e2ecaf96b16b849a7aa2b5">vsx::svec_cast&lt; svec4_i64 &gt;</a> (svec4_u32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type to <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type.  <a href="#a404f256db6e2ecaf96b16b849a7aa2b5"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a16bc2f54aa0775d2794ce5a85c400121">vsx::svec_cast&lt; svec4_u64 &gt;</a> (svec4_u32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type to <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type.  <a href="#a16bc2f54aa0775d2794ce5a85c400121"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4fc32241e6be30d04dfd16d15752803f">vsx::CAST_L4</a> (svec4_u32, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8b31ad7811279cc7c86ea1fa73d8d982">vsx::CAST_L4</a> (svec4_u32, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a075413e0b70d48eff09fb05cecfc7dea">vsx::CAST_L4</a> (svec4_i64, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1bfb9f31003eb7a6a88a7b50adcb4c9c">vsx::CAST_L4</a> (svec4_i64, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9065215c3cbaf525cc810ead16e5b930">vsx::CAST_L4</a> (svec4_i64, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad89b99bf1af2eebbd002f25478a23de0">vsx::CAST_L4</a> (svec4_i64, svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abb2acc9ad25ab16ac11ae79a3109e2ac">vsx::CAST_L4</a> (svec4_i64, svec4_u16, uint16_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a11a8b4931729f74d9c5837c9cd9d65c8">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_i64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#a11a8b4931729f74d9c5837c9cd9d65c8"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a95f30a454f20ebd0ecb328e9b7907d97">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_i64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a95f30a454f20ebd0ecb328e9b7907d97"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#affbbf38af2402344e775d8b032d08797">vsx::svec_cast&lt; svec4_u64 &gt;</a> (svec4_i64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type to <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type.  <a href="#affbbf38af2402344e775d8b032d08797"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2959c9783056654b3bb2565ec1c28a11">vsx::CAST_L4</a> (svec4_i64, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8466d65e218941c3f50f2d4143a28e21">vsx::CAST_L4</a> (svec4_i64, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab785ddc21c53819ad0fc7e78f6631c1d">vsx::CAST_L4</a> (svec4_u64, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a6d80683d9e9558cfcd5cec284f13ebfb">vsx::CAST_L4</a> (svec4_u64, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a0a8038182312f0c1d6b7c997c49ede9a">vsx::CAST_L4</a> (svec4_u64, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a38e57f101f4eba891df8fbbf351025ba">vsx::CAST_L4</a> (svec4_u64, svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1dda4f6ddbf4896952290b3f0e7bf4d1">vsx::CAST_L4</a> (svec4_u64, svec4_u16, uint16_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afd9af20e860366a88c39a1574906792c">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_u64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#afd9af20e860366a88c39a1574906792c"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a33e6a73d687893af652b7445f38b6295">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_u64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a33e6a73d687893af652b7445f38b6295"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a52e1a5cacbcfb8a6cd265c5fb2598ee9">vsx::svec_cast&lt; svec4_i64 &gt;</a> (svec4_u64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type to <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type.  <a href="#a52e1a5cacbcfb8a6cd265c5fb2598ee9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abe7ac892a4943867518c62fafe56567b">vsx::CAST_L4</a> (svec4_u64, svec4_f, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7a2b150bad4f308411a830e568a9449e">vsx::CAST_L4</a> (svec4_u64, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#afabeb05efd0534730d6c97741f6d9392">vsx::CAST_L4</a> (svec4_f, svec4_i1, uint32_t)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8f32bf3f8ffa9e32d48a5b42e8fdf700">vsx::svec_cast&lt; svec4_i8 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__i8.html" title="data representation and operations on a vector of 4 signed chars.">svec4_i8</a> type.  <a href="#a8f32bf3f8ffa9e32d48a5b42e8fdf700"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aacba69c82dec35d7e102e75e2cb92778">vsx::svec_cast&lt; svec4_u8 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__u8.html" title="data representation and operations on a vector of 4 unsigned chars.">svec4_u8</a> type.  <a href="#aacba69c82dec35d7e102e75e2cb92778"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aaa13eda1d03c7759bffa3761bc8eb5b2">vsx::svec_cast&lt; svec4_i16 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__i16.html" title="data representation and operations on a vector of 4 signed short.">svec4_i16</a> type.  <a href="#aaa13eda1d03c7759bffa3761bc8eb5b2"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a211db01dc2274c5711e7578e94f0f2dc">vsx::svec_cast&lt; svec4_u16 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__u16.html" title="data representation and operations on a vector of 4 unsigned short.">svec4_u16</a> type.  <a href="#a211db01dc2274c5711e7578e94f0f2dc"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8f26b9b56418d0079ea4c59f995f4574">vsx::svec_cast&lt; svec4_i32 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#a8f26b9b56418d0079ea4c59f995f4574"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8efed6c4b5d44e06cdac86e9a6c9848c">vsx::svec_cast&lt; svec4_u32 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a8efed6c4b5d44e06cdac86e9a6c9848c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a71193affcc9de5044dd9e68ebb2318e9">vsx::CAST_L4</a> (svec4_f, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a009d6cfaf48eda29acfdac7855087966">vsx::CAST_L4</a> (svec4_f, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a26f1b37283588af8d568484dba02c83e">vsx::CAST_L4</a> (svec4_f, svec4_d, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af63b088577005d87f5b86e55688df534">vsx::CAST_L4</a> (svec4_d, svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a1eb7f4c42f994f274425dc319616759b">vsx::CAST_L4</a> (svec4_d, svec4_i8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aebbb5e028e7ae3a61ec6a4a562b702d0">vsx::CAST_L4</a> (svec4_d, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a815188f1f903fa75f2b6b7763cc36197">vsx::CAST_L4</a> (svec4_d, svec4_i16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af3207d28c2967cd320da1a91be767885">vsx::CAST_L4</a> (svec4_d, svec4_u16, uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3bd00492defa6585a4c75ed63c38d4f2">vsx::CAST_L4</a> (svec4_d, svec4_i32, int32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a06c8d0d6c1fc1f9d18680b8ef093eee6">vsx::CAST_L4</a> (svec4_d, svec4_u32, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad9894e8e6658e18041bf1bc181843354">vsx::CAST_L4</a> (svec4_d, svec4_i64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a6c59f189f1f2e0727c634f77155a6163">vsx::CAST_L4</a> (svec4_d, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a21595da5885b8a5fd5022ced03d79d09">vsx::CAST_L4</a> (svec4_d, svec4_f, float)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a386874b28fe30cb2317c4b82bc8d45e4">vsx::svec_cast_bits&lt; svec4_f &gt;</a> (svec4_i32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type to <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type.  <a href="#a386874b28fe30cb2317c4b82bc8d45e4"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_f&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a64cc838cdb544fde07f5ac56a269bc21">vsx::svec_cast_bits&lt; svec4_f &gt;</a> (svec4_u32 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type to <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type.  <a href="#a64cc838cdb544fde07f5ac56a269bc21"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7e6ddb1989b78ab4dcff8ba135f124ee">vsx::svec_cast_bits&lt; svec4_i32 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__i32.html" title="data representation and operations on a vector of 4 signed int.">svec4_i32</a> type.  <a href="#a7e6ddb1989b78ab4dcff8ba135f124ee"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a36264d896edf5b0aba06fc636da28eda">vsx::svec_cast_bits&lt; svec4_u32 &gt;</a> (svec4_f val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__f.html" title="data representation and operations on a vector of 4 float.">svec4_f</a> type to <a class="el" href="structvsx_1_1svec4__u32.html" title="data representation and operations on a vector of 4 unsigned int.">svec4_u32</a> type.  <a href="#a36264d896edf5b0aba06fc636da28eda"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#af4ea2e75f8fbaf4102a45b4ccc0f4fd7">vsx::svec_cast_bits&lt; svec4_d &gt;</a> (svec4_i64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type to <a class="el" href="structvsx_1_1svec4__d.html" title="data representation and operations on a vector of 4 double.">svec4_d</a> type.  <a href="#af4ea2e75f8fbaf4102a45b4ccc0f4fd7"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_d&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa965ab0886752574fa69e7435743659a">vsx::svec_cast_bits&lt; svec4_d &gt;</a> (svec4_u64 val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type to <a class="el" href="structvsx_1_1svec4__d.html" title="data representation and operations on a vector of 4 double.">svec4_d</a> type.  <a href="#aa965ab0886752574fa69e7435743659a"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_i64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad5fa0c90526768d0aa84795b515aa258">vsx::svec_cast_bits&lt; svec4_i64 &gt;</a> (svec4_d val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__d.html" title="data representation and operations on a vector of 4 double.">svec4_d</a> type to <a class="el" href="structvsx_1_1svec4__i64.html" title="data representation and operations on a vector of 4 signed long long.">svec4_i64</a> type.  <a href="#ad5fa0c90526768d0aa84795b515aa258"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">svec4_u64&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a2aaa28f11576d3fae909ce7d2bb16843">vsx::svec_cast_bits&lt; svec4_u64 &gt;</a> (svec4_d val)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">bit cast val from <a class="el" href="structvsx_1_1svec4__d.html" title="data representation and operations on a vector of 4 double.">svec4_d</a> type to <a class="el" href="structvsx_1_1svec4__u64.html" title="data representation and operations on a vector of 4 unsigned long long.">svec4_u64</a> type.  <a href="#a2aaa28f11576d3fae909ce7d2bb16843"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a793986d8639ac4b263d65fd58951aa00">vsx::VEC_CMP_IMPL</a> (svec4_i8, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a7a36b13040fa8e1b4fcf1db7eeb5baf0">vsx::VEC_CMP_IMPL</a> (svec4_u8, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab04d2df14212ae0bb4df472a88326e15">vsx::VEC_CMP_IMPL</a> (svec4_i16, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a294f997975ecbd4bac0fce2ca5f21c16">vsx::VEC_CMP_IMPL</a> (svec4_u16, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3dc8a1643c4125ab8cffe10a7929ccca">vsx::VEC_CMP_IMPL</a> (svec4_i32, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a05b09024ad19a063b4252ead5875867b">vsx::VEC_CMP_IMPL</a> (svec4_u32, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa374aae0374646d673df49cede451d2b">vsx::VEC_CMP_IMPL</a> (svec4_i64, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a58ca6ac1278a986aa0384bf78049cfc5">vsx::VEC_CMP_IMPL</a> (svec4_u64, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a679eccb3f08f30eed2751509d4138076">vsx::VEC_CMP_IMPL</a> (svec4_f, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a22a4a4eaecc71c18c80c908e1bf0b13d">vsx::VEC_CMP_IMPL</a> (svec4_d, svec4_i1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a242f0e4ad573db3a997c4f6e1ad671c8">vsx::MVEC_CLASS_METHOD_IMPL</a> (svec4_i1, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad0fd534496b5a3f088067ba1b6b9d059">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_i8, int8_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ab4ef296a58919d8ea0aaff7f3cb9a07b">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_u8, uint8_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aa9facdab0f901dec838e692421ebf94a">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_i16, int16_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad95adbbcc30e23f1ade756f32bfc0d6f">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_u16, uint16_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a3402ccd51e00964640ca425db91bd444">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_i32, int32_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abf4501372896b932d210ca6027594c32">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_u32, uint32_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a8063ced42633c5618b88a89b0a15538b">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_i64, int64_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a875cfd00813afbcc2eb4550dbf57434c">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_u64, uint64_t, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a80ec0b4e9b15866d7f812588a9c37457">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_f, float, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a9805c56e70f0cbe031b4fd05e34649e9">vsx::VEC_CLASS_METHOD_IMPL</a> (svec4_d, double, svec4_i1, svec4_ptr, svec4_i32, svec4_i64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a4ab45524453a8471c13b66488955d488">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_i8, svec4_u8, int8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abe6e81e6c0c1c440750379405ce0d083">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_u8, svec4_u8, uint8_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ada9cd52618891af2ae2eb5342575a79d">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_i16, svec4_u16, int16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#aaab6a7c16df54433cc12280671193056">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_u16, svec4_u16, uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a5d2f6b29231a77f419ce174f367bd76f">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_i32, svec4_u32, int32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ad4cb8ad8908ba2ec5b9eb7c56cb3c0b0">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_u32, svec4_u32, uint32_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#abd7a07e4b372d838968adc2b86f2b85d">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_i64, svec4_u64, int64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#ac40f2ab02b803a366df2e2962eb09d90">vsx::VEC_INT_CLASS_METHOD_IMPL</a> (svec4_u64, svec4_u64, uint64_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a286e8ac04341e32820c7a6c99dc67329">vsx::VEC_FLOAT_CLASS_METHOD_IMPL</a> (svec4_f)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacevsx.html#a33a835cb526b4c17cf8f79e3c1b2aa8d">vsx::VEC_FLOAT_CLASS_METHOD_IMPL</a> (svec4_d)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>SIMD LANES=4 interfaces implemented by Power vsx. </p>
<p>Copyright 2012 the Generic SIMD Intrinsic Library project authors. All rights reserved.</p>
<p>Copyright IBM Corp. 2013, 2013. All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of IBM Corp. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</p>
<p>The original source code covered by the above license above has been modified significantly by IBM Corp. Copyright 2013 the Generic SIMD Intrinsic Library project authors. All rights reserved.</p>
<p>Copyright (c) 2010-2012, Intel Corporation All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
   IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</p>
<dl class="date"><dt><b>Date:</b></dt><dd>Jun 21, 2013 </dd></dl>
<dl class="author"><dt><b>Author:</b></dt><dd>Peng Wu (<a href="mailto:pengwu@us.ibm.com">pengwu@us.ibm.com</a>) </dd>
<dd>
Ilie G Tanase (<a href="mailto:igtanase@us.ibm.com">igtanase@us.ibm.com</a>) </dd>
<dd>
Mauricio J Serrano (<a href="mailto:mserrano@us.ibm.com">mserrano@us.ibm.com</a>) </dd>
<dd>
Haichuan Wang (<a href="mailto:haichuan@us.ibm.com">haichuan@us.ibm.com</a>, <a href="mailto:hwang154@illinois.edu">hwang154@illinois.edu</a>) The source file is organized as follows I. all types definition, with class function incorporated II. data operation interfaces 1. load/store 2. select 3. broadcast/rotate/shuffle/smear/setzero 4. gather/scatter 5. load const, smear const, load and splat 6. masked load/masked store III. Mask type (i1) interfaces 1. mask construction 2. bit operations IV. General data operation interfaces 1. Unary 2. Math unary 3. Binary 4. Ternary 5. Compare 6. Max/Min 7. Reduce 8. Cast</dd></dl>
<p>The current implementation requires gcc to compile. Reasons 1) In order to implement the splat interface efficiently, the code uses gcc built-in function __builtin_constant_p(exp). </p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a416f4766dd52463d1258701a2e5c63b2"></a><!-- doxytag: member="power_vsx4.h::BIN_VEC_SCAL" ref="a416f4766dd52463d1258701a2e5c63b2" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIN_VEC_SCAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE VTYPE svec_add_scalar(VTYPE a, STYPE s) { \
  return svec_add(a, VTYPE(s)); \
} \
static FORCEINLINE VTYPE svec_scalar_add(STYPE s, VTYPE a) { \
  return svec_add(VTYPE(s), a); \
} \
static FORCEINLINE VTYPE svec_sub_scalar(VTYPE a, STYPE s) { \
  return svec_sub(a, VTYPE(s)); \
} \
static FORCEINLINE VTYPE svec_scalar_sub(STYPE s, VTYPE a) { \
  return svec_sub(VTYPE(s), a); \
} \
static FORCEINLINE VTYPE svec_mul_scalar(VTYPE a, STYPE s) { \
  return svec_mul(a, VTYPE(s)); \
} \
static FORCEINLINE VTYPE svec_scalar_mul(STYPE s, VTYPE a) { \
  return svec_mul(VTYPE(s), a); \
} \
static FORCEINLINE VTYPE svec_div_scalar(VTYPE a, STYPE s) { \
  return svec_div(a, VTYPE(s)); \
} \
static FORCEINLINE VTYPE svec_scalar_div(STYPE s, VTYPE a) { \
  return svec_div(VTYPE(s), a); \
} \
</pre></div>
</div>
</div>
<a class="anchor" id="aa8bd7ffe4b36f1658c11d608015ec4a6"></a><!-- doxytag: member="power_vsx4.h::BINARY_OP_OPT" ref="aa8bd7ffe4b36f1658c11d608015ec4a6" args="(TYPE, NAME, OP)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BINARY_OP_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OP&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE TYPE NAME(TYPE a, TYPE b) { \
  return TYPE(a.v OP b.v); \
}
</pre></div>
<p>macros based on __vector type's operator overload </p>

</div>
</div>
<a class="anchor" id="a186faabf3b2fde6cd5b12706c6682a85"></a><!-- doxytag: member="power_vsx4.h::BINARY_OP_OPT64" ref="a186faabf3b2fde6cd5b12706c6682a85" args="(TYPE, NAME, OP)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BINARY_OP_OPT64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OP&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE TYPE NAME(TYPE a, TYPE b) { \
  return TYPE(a.v[0] OP b.v[0], a.v[1] OP b.v[1]); \
}
</pre></div>
</div>
</div>
<a class="anchor" id="a9fdee2c9d983754d61909c2ee071fa35"></a><!-- doxytag: member="power_vsx4.h::BINARY_OP_OPT_FUNC" ref="a9fdee2c9d983754d61909c2ee071fa35" args="(TYPE, TYPE_B, NAME, FUNC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BINARY_OP_OPT_FUNC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE_B, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FUNC&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE TYPE NAME(TYPE a, TYPE_B b) { \
  return TYPE(FUNC(a.v, b.v)); \
}
</pre></div>
</div>
</div>
<a class="anchor" id="a3b070581bc6fa34f3b17055969008d7f"></a><!-- doxytag: member="power_vsx4.h::BINARY_OP_OPT_FUNC64" ref="a3b070581bc6fa34f3b17055969008d7f" args="(TYPE, TYPE_B, NAME, FUNC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BINARY_OP_OPT_FUNC64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE_B, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FUNC&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE TYPE NAME(TYPE a, TYPE_B b) { \
  return TYPE(FUNC(a.v[0], b.v[0]), FUNC(a.v[1], b.v[1])); \
}
</pre></div>
</div>
</div>
<a class="anchor" id="adb00bf5afa089e01cc2bd82e6a014ff8"></a><!-- doxytag: member="power_vsx4.h::BROADCAST_OPT32" ref="adb00bf5afa089e01cc2bd82e6a014ff8" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BROADCAST_OPT32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE VTYPE svec_broadcast(VTYPE v, <span class="keyword">const</span> <span class="keywordtype">int</span> index) { \
     if(__builtin_constant_p(index) &amp;&amp; index &gt;=0 &amp;&amp; index &lt; 4){ <span class="keywordflow">return</span> VTYPE(vec_splat_p7(v.v, index)); }                 \
     else { STYPE bval = v[index]; <span class="keywordflow">return</span> VTYPE(bval, bval, bval, bval); }                            \
  }
</pre></div>
</div>
</div>
<a class="anchor" id="a943c9ed015a38dfa60d28e319d01ba5e"></a><!-- doxytag: member="power_vsx4.h::BROADCAST_OPT64" ref="a943c9ed015a38dfa60d28e319d01ba5e" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BROADCAST_OPT64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE VTYPE svec_broadcast(VTYPE v, <span class="keyword">const</span> <span class="keywordtype">int</span> index) { \
     if(__builtin_constant_p(index) &amp;&amp; index &gt;=0 &amp;&amp; index &lt; 4){ \
        __vector STYPE r = vec_splat_p7(v.v[index &gt;&gt; 1], index %2);  \
        return VTYPE(r, r); }                 \
     else { STYPE bval = v[index]; <span class="keywordflow">return</span> VTYPE(bval, bval, bval, bval); }                            \
  }
</pre></div>
</div>
</div>
<a class="anchor" id="ac9f0907f36b8e1e39e0eb8e8f5bde0e3"></a><!-- doxytag: member="power_vsx4.h::CAST_BITS_OPT" ref="ac9f0907f36b8e1e39e0eb8e8f5bde0e3" args="(FROM, TO, STO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAST_BITS_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FROM, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TO, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STO&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">static</span> T svec_cast_bits(FROM val);     \ \
template &lt;&gt; FORCEINLINE TO svec_cast_bits&lt;TO&gt;(FROM val) {      \
    return TO((__vector STO)(val.v)); \
}
</pre></div>
<p>cast based on directly change the __vector type </p>

</div>
</div>
<a class="anchor" id="a44dd753da26ca71c731c2c6039fadfbf"></a><!-- doxytag: member="power_vsx4.h::CAST_BITS_OPT64" ref="a44dd753da26ca71c731c2c6039fadfbf" args="(FROM, TO, STO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAST_BITS_OPT64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FROM, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TO, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STO&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">static</span> T svec_cast_bits(FROM val);     \ \
template &lt;&gt; FORCEINLINE TO svec_cast_bits&lt;TO&gt;(FROM val) {      \
    return TO((__vector STO)(val.v[0]), (__vector STO)(val.v[1])); \
}
</pre></div>
<p>cast based on directly change the __vector type </p>

</div>
</div>
<a class="anchor" id="af1fa29d793f3c4d5500855ecb3d86d6a"></a><!-- doxytag: member="power_vsx4.h::CAST_OPT" ref="af1fa29d793f3c4d5500855ecb3d86d6a" args="(FROM, TO, STO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAST_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FROM, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TO, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STO&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">static</span> T svec_cast(FROM val);     \ \
template &lt;&gt; FORCEINLINE TO svec_cast&lt;TO&gt;(FROM val) {      \
    return TO((__vector STO)(val.v)); \
}
</pre></div>
<p>cast based on directly change the __vector type </p>

</div>
</div>
<a class="anchor" id="ad83252c9f29629485e1c6a9821423335"></a><!-- doxytag: member="power_vsx4.h::CAST_OPT64" ref="ad83252c9f29629485e1c6a9821423335" args="(FROM, TO, STO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAST_OPT64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FROM, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TO, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STO&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">static</span> T svec_cast(FROM val);     \ \
template &lt;&gt; FORCEINLINE TO svec_cast&lt;TO&gt;(FROM val) {      \
    return TO((__vector STO)(val.v[0]), (__vector STO)(val.v[1])); \
}
</pre></div>
<p>cast based on directly change the __vector type </p>

</div>
</div>
<a class="anchor" id="aa4ab32a627640296368744375800f36d"></a><!-- doxytag: member="power_vsx4.h::INSERT_EXTRACT_OPT" ref="aa4ab32a627640296368744375800f36d" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSERT_EXTRACT_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE STYPE svec_extract(VTYPE v, <span class="keywordtype">int</span> index) {    \
    return vec_extract(v.v, index);                      \
  }                                                                     \
  static FORCEINLINE <span class="keywordtype">void</span> svec_insert(VTYPE *v, <span class="keywordtype">int</span> index, STYPE val) { \
    (*v).v = vec_insert(val, v-&gt;v, index);                      \
  }
</pre></div>
</div>
</div>
<a class="anchor" id="a5319671f2bbc1bb74777d82ebf55e4fb"></a><!-- doxytag: member="power_vsx4.h::INSERT_EXTRACT_OPT64" ref="a5319671f2bbc1bb74777d82ebf55e4fb" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSERT_EXTRACT_OPT64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE STYPE svec_extract(VTYPE v, <span class="keywordtype">int</span> index) {    \
    return vec_extract(v.v[index &gt;&gt; 1], index%2);                      \
  }                                                                     \
  static FORCEINLINE <span class="keywordtype">void</span> svec_insert(VTYPE *v, <span class="keywordtype">int</span> index, STYPE val) { \
    (*v).v[index &gt;&gt; 1] = vec_insert(val, v-&gt;v[index&gt;&gt;1], index%2);                      \
  }
</pre></div>
</div>
</div>
<a class="anchor" id="ac7c189caf55844fb7dc5bdbe1ccc8bc0"></a><!-- doxytag: member="power_vsx4.h::LANES" ref="ac7c189caf55844fb7dc5bdbe1ccc8bc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANES&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad158a8eaffe8501f34d363bfe398fa95"></a><!-- doxytag: member="power_vsx4.h::SUBSCRIPT_FUNC_IMPL_VSX" ref="ad158a8eaffe8501f34d363bfe398fa95" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUBSCRIPT_FUNC_IMPL_VSX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">FORCEINLINE STYPE&amp; VTYPE::operator[](<span class="keywordtype">int</span> index) { \
  INC_STATS_NAME(STATS_INSERT, 1, <span class="stringliteral">&quot;insert &quot;</span>#STYPE);   \
  return ((STYPE *)&amp;v)[index];   \
} \
const FORCEINLINE STYPE  VTYPE::operator[](<span class="keywordtype">int</span> index)<span class="keyword"> const </span>{ \
  return svec_extract(*<span class="keyword">this</span>, index); \
}
</pre></div>
<p>this macro uses vsx specific intrinsics to do extract, insert </p>

</div>
</div>
<a class="anchor" id="a73dbc42392411412de3ccdd5cce64331"></a><!-- doxytag: member="power_vsx4.h::SUBSCRIPT_FUNC_OPT_IMPL" ref="a73dbc42392411412de3ccdd5cce64331" args="(VTYPE, STYPE)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUBSCRIPT_FUNC_OPT_IMPL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VTYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STYPE&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">FORCEINLINE <span class="keywordtype">void</span> VTYPE::Helper::operator=(STYPE value) { \
  svec_insert(m_self, m_index, value); \
} \
FORCEINLINE <span class="keywordtype">void</span> VTYPE::Helper::operator=(VTYPE::Helper helper) { \
  svec_insert(m_self, m_index, helper.operator STYPE()); \
} \
FORCEINLINE VTYPE::Helper::operator STYPE()<span class="keyword"> const </span>{ \
  return svec_extract(*m_self, m_index);\
} \
const FORCEINLINE STYPE  VTYPE::operator[](<span class="keywordtype">int</span> index)<span class="keyword"> const </span>{ \
  return svec_extract(*<span class="keyword">this</span>, index); \
}
</pre></div>
</div>
</div>
<a class="anchor" id="aa499f843ab6f4dcc752de57a77b945dc"></a><!-- doxytag: member="power_vsx4.h::UNARY_OP_OPT" ref="aa499f843ab6f4dcc752de57a77b945dc" args="(TYPE, NAME, OP)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UNARY_OP_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OP&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE TYPE NAME(TYPE a) { \
  return OP(a.v); \
}
</pre></div>
</div>
</div>
<a class="anchor" id="afd55dc60a52198d903168148da20ea62"></a><!-- doxytag: member="power_vsx4.h::UNARY_OP_OPT64" ref="afd55dc60a52198d903168148da20ea62" args="(TYPE, NAME, OP)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UNARY_OP_OPT64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">NAME, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OP&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keyword">static</span> FORCEINLINE TYPE NAME(TYPE a) { \
  return  TYPE(OP(a.v[0]), OP(a.v[1]));  \
}
</pre></div>
<p>macros for 64bit object, i64/u64/double </p>

</div>
</div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>



<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 17 2013 10:38:55 for Generic SIMD Library by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.5
</small></address>

</body>
</html>
