
STM32L041C6Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000672c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080067f0  080067f0  000167f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a78  08006a78  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08006a78  08006a78  00016a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a80  08006a80  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a80  08006a80  00016a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a84  08006a84  00016a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08006a88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001e4  08006c6c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08006c6c  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016bd3  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000311f  00000000  00000000  00036ddf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a23c  00000000  00000000  00039efe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000ed8  00000000  00000000  00044140  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000de0  00000000  00000000  00045018  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001399d  00000000  00000000  00045df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000f578  00000000  00000000  00059795  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000714a2  00000000  00000000  00068d0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000da1af  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d2c  00000000  00000000  000da22c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e4 	.word	0x200001e4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080067d4 	.word	0x080067d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e8 	.word	0x200001e8
 8000104:	080067d4 	.word	0x080067d4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f001 f8fd 	bl	8001430 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f001 f855 	bl	80012f0 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f001 f8ef 	bl	8001430 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 f8e5 	bl	8001430 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 f877 	bl	8001368 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 f86d 	bl	8001368 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_cfrcmple>:
 800029c:	4684      	mov	ip, r0
 800029e:	1c08      	adds	r0, r1, #0
 80002a0:	4661      	mov	r1, ip
 80002a2:	e7ff      	b.n	80002a4 <__aeabi_cfcmpeq>

080002a4 <__aeabi_cfcmpeq>:
 80002a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002a6:	f000 f9b5 	bl	8000614 <__lesf2>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d401      	bmi.n	80002b2 <__aeabi_cfcmpeq+0xe>
 80002ae:	2100      	movs	r1, #0
 80002b0:	42c8      	cmn	r0, r1
 80002b2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002b4 <__aeabi_fcmpeq>:
 80002b4:	b510      	push	{r4, lr}
 80002b6:	f000 f937 	bl	8000528 <__eqsf2>
 80002ba:	4240      	negs	r0, r0
 80002bc:	3001      	adds	r0, #1
 80002be:	bd10      	pop	{r4, pc}

080002c0 <__aeabi_fcmplt>:
 80002c0:	b510      	push	{r4, lr}
 80002c2:	f000 f9a7 	bl	8000614 <__lesf2>
 80002c6:	2800      	cmp	r0, #0
 80002c8:	db01      	blt.n	80002ce <__aeabi_fcmplt+0xe>
 80002ca:	2000      	movs	r0, #0
 80002cc:	bd10      	pop	{r4, pc}
 80002ce:	2001      	movs	r0, #1
 80002d0:	bd10      	pop	{r4, pc}
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_fcmple>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 f99d 	bl	8000614 <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	dd01      	ble.n	80002e2 <__aeabi_fcmple+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmpgt>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 f945 	bl	8000578 <__gesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dc01      	bgt.n	80002f6 <__aeabi_fcmpgt+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpge>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 f93b 	bl	8000578 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	da01      	bge.n	800030a <__aeabi_fcmpge+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__aeabi_uldivmod>:
 8000310:	2b00      	cmp	r3, #0
 8000312:	d111      	bne.n	8000338 <__aeabi_uldivmod+0x28>
 8000314:	2a00      	cmp	r2, #0
 8000316:	d10f      	bne.n	8000338 <__aeabi_uldivmod+0x28>
 8000318:	2900      	cmp	r1, #0
 800031a:	d100      	bne.n	800031e <__aeabi_uldivmod+0xe>
 800031c:	2800      	cmp	r0, #0
 800031e:	d002      	beq.n	8000326 <__aeabi_uldivmod+0x16>
 8000320:	2100      	movs	r1, #0
 8000322:	43c9      	mvns	r1, r1
 8000324:	1c08      	adds	r0, r1, #0
 8000326:	b407      	push	{r0, r1, r2}
 8000328:	4802      	ldr	r0, [pc, #8]	; (8000334 <__aeabi_uldivmod+0x24>)
 800032a:	a102      	add	r1, pc, #8	; (adr r1, 8000334 <__aeabi_uldivmod+0x24>)
 800032c:	1840      	adds	r0, r0, r1
 800032e:	9002      	str	r0, [sp, #8]
 8000330:	bd03      	pop	{r0, r1, pc}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	fffffee9 	.word	0xfffffee9
 8000338:	b403      	push	{r0, r1}
 800033a:	4668      	mov	r0, sp
 800033c:	b501      	push	{r0, lr}
 800033e:	9802      	ldr	r0, [sp, #8]
 8000340:	f000 f830 	bl	80003a4 <__udivmoddi4>
 8000344:	9b01      	ldr	r3, [sp, #4]
 8000346:	469e      	mov	lr, r3
 8000348:	b002      	add	sp, #8
 800034a:	bc0c      	pop	{r2, r3}
 800034c:	4770      	bx	lr
 800034e:	46c0      	nop			; (mov r8, r8)

08000350 <__aeabi_lmul>:
 8000350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000352:	46ce      	mov	lr, r9
 8000354:	4647      	mov	r7, r8
 8000356:	0415      	lsls	r5, r2, #16
 8000358:	0c2d      	lsrs	r5, r5, #16
 800035a:	002e      	movs	r6, r5
 800035c:	b580      	push	{r7, lr}
 800035e:	0407      	lsls	r7, r0, #16
 8000360:	0c14      	lsrs	r4, r2, #16
 8000362:	0c3f      	lsrs	r7, r7, #16
 8000364:	4699      	mov	r9, r3
 8000366:	0c03      	lsrs	r3, r0, #16
 8000368:	437e      	muls	r6, r7
 800036a:	435d      	muls	r5, r3
 800036c:	4367      	muls	r7, r4
 800036e:	4363      	muls	r3, r4
 8000370:	197f      	adds	r7, r7, r5
 8000372:	0c34      	lsrs	r4, r6, #16
 8000374:	19e4      	adds	r4, r4, r7
 8000376:	469c      	mov	ip, r3
 8000378:	42a5      	cmp	r5, r4
 800037a:	d903      	bls.n	8000384 <__aeabi_lmul+0x34>
 800037c:	2380      	movs	r3, #128	; 0x80
 800037e:	025b      	lsls	r3, r3, #9
 8000380:	4698      	mov	r8, r3
 8000382:	44c4      	add	ip, r8
 8000384:	464b      	mov	r3, r9
 8000386:	4343      	muls	r3, r0
 8000388:	4351      	muls	r1, r2
 800038a:	0c25      	lsrs	r5, r4, #16
 800038c:	0436      	lsls	r6, r6, #16
 800038e:	4465      	add	r5, ip
 8000390:	0c36      	lsrs	r6, r6, #16
 8000392:	0424      	lsls	r4, r4, #16
 8000394:	19a4      	adds	r4, r4, r6
 8000396:	195b      	adds	r3, r3, r5
 8000398:	1859      	adds	r1, r3, r1
 800039a:	0020      	movs	r0, r4
 800039c:	bc0c      	pop	{r2, r3}
 800039e:	4690      	mov	r8, r2
 80003a0:	4699      	mov	r9, r3
 80003a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080003a4 <__udivmoddi4>:
 80003a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003a6:	464f      	mov	r7, r9
 80003a8:	4646      	mov	r6, r8
 80003aa:	46d6      	mov	lr, sl
 80003ac:	b5c0      	push	{r6, r7, lr}
 80003ae:	0004      	movs	r4, r0
 80003b0:	b082      	sub	sp, #8
 80003b2:	000d      	movs	r5, r1
 80003b4:	4691      	mov	r9, r2
 80003b6:	4698      	mov	r8, r3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d82f      	bhi.n	800041c <__udivmoddi4+0x78>
 80003bc:	d02c      	beq.n	8000418 <__udivmoddi4+0x74>
 80003be:	4641      	mov	r1, r8
 80003c0:	4648      	mov	r0, r9
 80003c2:	f001 ff81 	bl	80022c8 <__clzdi2>
 80003c6:	0029      	movs	r1, r5
 80003c8:	0006      	movs	r6, r0
 80003ca:	0020      	movs	r0, r4
 80003cc:	f001 ff7c 	bl	80022c8 <__clzdi2>
 80003d0:	1a33      	subs	r3, r6, r0
 80003d2:	469c      	mov	ip, r3
 80003d4:	3b20      	subs	r3, #32
 80003d6:	469a      	mov	sl, r3
 80003d8:	d500      	bpl.n	80003dc <__udivmoddi4+0x38>
 80003da:	e076      	b.n	80004ca <__udivmoddi4+0x126>
 80003dc:	464b      	mov	r3, r9
 80003de:	4652      	mov	r2, sl
 80003e0:	4093      	lsls	r3, r2
 80003e2:	001f      	movs	r7, r3
 80003e4:	464b      	mov	r3, r9
 80003e6:	4662      	mov	r2, ip
 80003e8:	4093      	lsls	r3, r2
 80003ea:	001e      	movs	r6, r3
 80003ec:	42af      	cmp	r7, r5
 80003ee:	d828      	bhi.n	8000442 <__udivmoddi4+0x9e>
 80003f0:	d025      	beq.n	800043e <__udivmoddi4+0x9a>
 80003f2:	4653      	mov	r3, sl
 80003f4:	1ba4      	subs	r4, r4, r6
 80003f6:	41bd      	sbcs	r5, r7
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	da00      	bge.n	80003fe <__udivmoddi4+0x5a>
 80003fc:	e07b      	b.n	80004f6 <__udivmoddi4+0x152>
 80003fe:	2200      	movs	r2, #0
 8000400:	2300      	movs	r3, #0
 8000402:	9200      	str	r2, [sp, #0]
 8000404:	9301      	str	r3, [sp, #4]
 8000406:	2301      	movs	r3, #1
 8000408:	4652      	mov	r2, sl
 800040a:	4093      	lsls	r3, r2
 800040c:	9301      	str	r3, [sp, #4]
 800040e:	2301      	movs	r3, #1
 8000410:	4662      	mov	r2, ip
 8000412:	4093      	lsls	r3, r2
 8000414:	9300      	str	r3, [sp, #0]
 8000416:	e018      	b.n	800044a <__udivmoddi4+0xa6>
 8000418:	4282      	cmp	r2, r0
 800041a:	d9d0      	bls.n	80003be <__udivmoddi4+0x1a>
 800041c:	2200      	movs	r2, #0
 800041e:	2300      	movs	r3, #0
 8000420:	9200      	str	r2, [sp, #0]
 8000422:	9301      	str	r3, [sp, #4]
 8000424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <__udivmoddi4+0x8a>
 800042a:	601c      	str	r4, [r3, #0]
 800042c:	605d      	str	r5, [r3, #4]
 800042e:	9800      	ldr	r0, [sp, #0]
 8000430:	9901      	ldr	r1, [sp, #4]
 8000432:	b002      	add	sp, #8
 8000434:	bc1c      	pop	{r2, r3, r4}
 8000436:	4690      	mov	r8, r2
 8000438:	4699      	mov	r9, r3
 800043a:	46a2      	mov	sl, r4
 800043c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800043e:	42a3      	cmp	r3, r4
 8000440:	d9d7      	bls.n	80003f2 <__udivmoddi4+0x4e>
 8000442:	2200      	movs	r2, #0
 8000444:	2300      	movs	r3, #0
 8000446:	9200      	str	r2, [sp, #0]
 8000448:	9301      	str	r3, [sp, #4]
 800044a:	4663      	mov	r3, ip
 800044c:	2b00      	cmp	r3, #0
 800044e:	d0e9      	beq.n	8000424 <__udivmoddi4+0x80>
 8000450:	07fb      	lsls	r3, r7, #31
 8000452:	4698      	mov	r8, r3
 8000454:	4641      	mov	r1, r8
 8000456:	0872      	lsrs	r2, r6, #1
 8000458:	430a      	orrs	r2, r1
 800045a:	087b      	lsrs	r3, r7, #1
 800045c:	4666      	mov	r6, ip
 800045e:	e00e      	b.n	800047e <__udivmoddi4+0xda>
 8000460:	42ab      	cmp	r3, r5
 8000462:	d101      	bne.n	8000468 <__udivmoddi4+0xc4>
 8000464:	42a2      	cmp	r2, r4
 8000466:	d80c      	bhi.n	8000482 <__udivmoddi4+0xde>
 8000468:	1aa4      	subs	r4, r4, r2
 800046a:	419d      	sbcs	r5, r3
 800046c:	2001      	movs	r0, #1
 800046e:	1924      	adds	r4, r4, r4
 8000470:	416d      	adcs	r5, r5
 8000472:	2100      	movs	r1, #0
 8000474:	3e01      	subs	r6, #1
 8000476:	1824      	adds	r4, r4, r0
 8000478:	414d      	adcs	r5, r1
 800047a:	2e00      	cmp	r6, #0
 800047c:	d006      	beq.n	800048c <__udivmoddi4+0xe8>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d9ee      	bls.n	8000460 <__udivmoddi4+0xbc>
 8000482:	3e01      	subs	r6, #1
 8000484:	1924      	adds	r4, r4, r4
 8000486:	416d      	adcs	r5, r5
 8000488:	2e00      	cmp	r6, #0
 800048a:	d1f8      	bne.n	800047e <__udivmoddi4+0xda>
 800048c:	9800      	ldr	r0, [sp, #0]
 800048e:	9901      	ldr	r1, [sp, #4]
 8000490:	4653      	mov	r3, sl
 8000492:	1900      	adds	r0, r0, r4
 8000494:	4169      	adcs	r1, r5
 8000496:	2b00      	cmp	r3, #0
 8000498:	db23      	blt.n	80004e2 <__udivmoddi4+0x13e>
 800049a:	002b      	movs	r3, r5
 800049c:	4652      	mov	r2, sl
 800049e:	40d3      	lsrs	r3, r2
 80004a0:	002a      	movs	r2, r5
 80004a2:	4664      	mov	r4, ip
 80004a4:	40e2      	lsrs	r2, r4
 80004a6:	001c      	movs	r4, r3
 80004a8:	4653      	mov	r3, sl
 80004aa:	0015      	movs	r5, r2
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	db2d      	blt.n	800050c <__udivmoddi4+0x168>
 80004b0:	0026      	movs	r6, r4
 80004b2:	4657      	mov	r7, sl
 80004b4:	40be      	lsls	r6, r7
 80004b6:	0033      	movs	r3, r6
 80004b8:	0026      	movs	r6, r4
 80004ba:	4667      	mov	r7, ip
 80004bc:	40be      	lsls	r6, r7
 80004be:	0032      	movs	r2, r6
 80004c0:	1a80      	subs	r0, r0, r2
 80004c2:	4199      	sbcs	r1, r3
 80004c4:	9000      	str	r0, [sp, #0]
 80004c6:	9101      	str	r1, [sp, #4]
 80004c8:	e7ac      	b.n	8000424 <__udivmoddi4+0x80>
 80004ca:	4662      	mov	r2, ip
 80004cc:	2320      	movs	r3, #32
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	464a      	mov	r2, r9
 80004d2:	40da      	lsrs	r2, r3
 80004d4:	4661      	mov	r1, ip
 80004d6:	0013      	movs	r3, r2
 80004d8:	4642      	mov	r2, r8
 80004da:	408a      	lsls	r2, r1
 80004dc:	0017      	movs	r7, r2
 80004de:	431f      	orrs	r7, r3
 80004e0:	e780      	b.n	80003e4 <__udivmoddi4+0x40>
 80004e2:	4662      	mov	r2, ip
 80004e4:	2320      	movs	r3, #32
 80004e6:	1a9b      	subs	r3, r3, r2
 80004e8:	002a      	movs	r2, r5
 80004ea:	4666      	mov	r6, ip
 80004ec:	409a      	lsls	r2, r3
 80004ee:	0023      	movs	r3, r4
 80004f0:	40f3      	lsrs	r3, r6
 80004f2:	4313      	orrs	r3, r2
 80004f4:	e7d4      	b.n	80004a0 <__udivmoddi4+0xfc>
 80004f6:	4662      	mov	r2, ip
 80004f8:	2320      	movs	r3, #32
 80004fa:	2100      	movs	r1, #0
 80004fc:	1a9b      	subs	r3, r3, r2
 80004fe:	2200      	movs	r2, #0
 8000500:	9100      	str	r1, [sp, #0]
 8000502:	9201      	str	r2, [sp, #4]
 8000504:	2201      	movs	r2, #1
 8000506:	40da      	lsrs	r2, r3
 8000508:	9201      	str	r2, [sp, #4]
 800050a:	e780      	b.n	800040e <__udivmoddi4+0x6a>
 800050c:	2320      	movs	r3, #32
 800050e:	4662      	mov	r2, ip
 8000510:	0026      	movs	r6, r4
 8000512:	1a9b      	subs	r3, r3, r2
 8000514:	40de      	lsrs	r6, r3
 8000516:	002f      	movs	r7, r5
 8000518:	46b0      	mov	r8, r6
 800051a:	4666      	mov	r6, ip
 800051c:	40b7      	lsls	r7, r6
 800051e:	4646      	mov	r6, r8
 8000520:	003b      	movs	r3, r7
 8000522:	4333      	orrs	r3, r6
 8000524:	e7c8      	b.n	80004b8 <__udivmoddi4+0x114>
 8000526:	46c0      	nop			; (mov r8, r8)

08000528 <__eqsf2>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	0042      	lsls	r2, r0, #1
 800052c:	024e      	lsls	r6, r1, #9
 800052e:	004c      	lsls	r4, r1, #1
 8000530:	0245      	lsls	r5, r0, #9
 8000532:	0a6d      	lsrs	r5, r5, #9
 8000534:	0e12      	lsrs	r2, r2, #24
 8000536:	0fc3      	lsrs	r3, r0, #31
 8000538:	0a76      	lsrs	r6, r6, #9
 800053a:	0e24      	lsrs	r4, r4, #24
 800053c:	0fc9      	lsrs	r1, r1, #31
 800053e:	2aff      	cmp	r2, #255	; 0xff
 8000540:	d00f      	beq.n	8000562 <__eqsf2+0x3a>
 8000542:	2cff      	cmp	r4, #255	; 0xff
 8000544:	d011      	beq.n	800056a <__eqsf2+0x42>
 8000546:	2001      	movs	r0, #1
 8000548:	42a2      	cmp	r2, r4
 800054a:	d000      	beq.n	800054e <__eqsf2+0x26>
 800054c:	bd70      	pop	{r4, r5, r6, pc}
 800054e:	42b5      	cmp	r5, r6
 8000550:	d1fc      	bne.n	800054c <__eqsf2+0x24>
 8000552:	428b      	cmp	r3, r1
 8000554:	d00d      	beq.n	8000572 <__eqsf2+0x4a>
 8000556:	2a00      	cmp	r2, #0
 8000558:	d1f8      	bne.n	800054c <__eqsf2+0x24>
 800055a:	0028      	movs	r0, r5
 800055c:	1e45      	subs	r5, r0, #1
 800055e:	41a8      	sbcs	r0, r5
 8000560:	e7f4      	b.n	800054c <__eqsf2+0x24>
 8000562:	2001      	movs	r0, #1
 8000564:	2d00      	cmp	r5, #0
 8000566:	d1f1      	bne.n	800054c <__eqsf2+0x24>
 8000568:	e7eb      	b.n	8000542 <__eqsf2+0x1a>
 800056a:	2001      	movs	r0, #1
 800056c:	2e00      	cmp	r6, #0
 800056e:	d1ed      	bne.n	800054c <__eqsf2+0x24>
 8000570:	e7e9      	b.n	8000546 <__eqsf2+0x1e>
 8000572:	2000      	movs	r0, #0
 8000574:	e7ea      	b.n	800054c <__eqsf2+0x24>
 8000576:	46c0      	nop			; (mov r8, r8)

08000578 <__gesf2>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	004a      	lsls	r2, r1, #1
 800057c:	024e      	lsls	r6, r1, #9
 800057e:	0245      	lsls	r5, r0, #9
 8000580:	0044      	lsls	r4, r0, #1
 8000582:	0a6d      	lsrs	r5, r5, #9
 8000584:	0e24      	lsrs	r4, r4, #24
 8000586:	0fc3      	lsrs	r3, r0, #31
 8000588:	0a76      	lsrs	r6, r6, #9
 800058a:	0e12      	lsrs	r2, r2, #24
 800058c:	0fc9      	lsrs	r1, r1, #31
 800058e:	2cff      	cmp	r4, #255	; 0xff
 8000590:	d015      	beq.n	80005be <__gesf2+0x46>
 8000592:	2aff      	cmp	r2, #255	; 0xff
 8000594:	d00e      	beq.n	80005b4 <__gesf2+0x3c>
 8000596:	2c00      	cmp	r4, #0
 8000598:	d115      	bne.n	80005c6 <__gesf2+0x4e>
 800059a:	2a00      	cmp	r2, #0
 800059c:	d101      	bne.n	80005a2 <__gesf2+0x2a>
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d01c      	beq.n	80005dc <__gesf2+0x64>
 80005a2:	2d00      	cmp	r5, #0
 80005a4:	d014      	beq.n	80005d0 <__gesf2+0x58>
 80005a6:	428b      	cmp	r3, r1
 80005a8:	d027      	beq.n	80005fa <__gesf2+0x82>
 80005aa:	2002      	movs	r0, #2
 80005ac:	3b01      	subs	r3, #1
 80005ae:	4018      	ands	r0, r3
 80005b0:	3801      	subs	r0, #1
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	2e00      	cmp	r6, #0
 80005b6:	d0ee      	beq.n	8000596 <__gesf2+0x1e>
 80005b8:	2002      	movs	r0, #2
 80005ba:	4240      	negs	r0, r0
 80005bc:	e7f9      	b.n	80005b2 <__gesf2+0x3a>
 80005be:	2d00      	cmp	r5, #0
 80005c0:	d1fa      	bne.n	80005b8 <__gesf2+0x40>
 80005c2:	2aff      	cmp	r2, #255	; 0xff
 80005c4:	d00e      	beq.n	80005e4 <__gesf2+0x6c>
 80005c6:	2a00      	cmp	r2, #0
 80005c8:	d10e      	bne.n	80005e8 <__gesf2+0x70>
 80005ca:	2e00      	cmp	r6, #0
 80005cc:	d0ed      	beq.n	80005aa <__gesf2+0x32>
 80005ce:	e00b      	b.n	80005e8 <__gesf2+0x70>
 80005d0:	2301      	movs	r3, #1
 80005d2:	3901      	subs	r1, #1
 80005d4:	4399      	bics	r1, r3
 80005d6:	0008      	movs	r0, r1
 80005d8:	3001      	adds	r0, #1
 80005da:	e7ea      	b.n	80005b2 <__gesf2+0x3a>
 80005dc:	2000      	movs	r0, #0
 80005de:	2d00      	cmp	r5, #0
 80005e0:	d0e7      	beq.n	80005b2 <__gesf2+0x3a>
 80005e2:	e7e2      	b.n	80005aa <__gesf2+0x32>
 80005e4:	2e00      	cmp	r6, #0
 80005e6:	d1e7      	bne.n	80005b8 <__gesf2+0x40>
 80005e8:	428b      	cmp	r3, r1
 80005ea:	d1de      	bne.n	80005aa <__gesf2+0x32>
 80005ec:	4294      	cmp	r4, r2
 80005ee:	dd05      	ble.n	80005fc <__gesf2+0x84>
 80005f0:	2102      	movs	r1, #2
 80005f2:	1e58      	subs	r0, r3, #1
 80005f4:	4008      	ands	r0, r1
 80005f6:	3801      	subs	r0, #1
 80005f8:	e7db      	b.n	80005b2 <__gesf2+0x3a>
 80005fa:	2400      	movs	r4, #0
 80005fc:	42a2      	cmp	r2, r4
 80005fe:	dc04      	bgt.n	800060a <__gesf2+0x92>
 8000600:	42b5      	cmp	r5, r6
 8000602:	d8d2      	bhi.n	80005aa <__gesf2+0x32>
 8000604:	2000      	movs	r0, #0
 8000606:	42b5      	cmp	r5, r6
 8000608:	d2d3      	bcs.n	80005b2 <__gesf2+0x3a>
 800060a:	1e58      	subs	r0, r3, #1
 800060c:	2301      	movs	r3, #1
 800060e:	4398      	bics	r0, r3
 8000610:	3001      	adds	r0, #1
 8000612:	e7ce      	b.n	80005b2 <__gesf2+0x3a>

08000614 <__lesf2>:
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	0042      	lsls	r2, r0, #1
 8000618:	0244      	lsls	r4, r0, #9
 800061a:	024d      	lsls	r5, r1, #9
 800061c:	0fc3      	lsrs	r3, r0, #31
 800061e:	0048      	lsls	r0, r1, #1
 8000620:	0a64      	lsrs	r4, r4, #9
 8000622:	0e12      	lsrs	r2, r2, #24
 8000624:	0a6d      	lsrs	r5, r5, #9
 8000626:	0e00      	lsrs	r0, r0, #24
 8000628:	0fc9      	lsrs	r1, r1, #31
 800062a:	2aff      	cmp	r2, #255	; 0xff
 800062c:	d012      	beq.n	8000654 <__lesf2+0x40>
 800062e:	28ff      	cmp	r0, #255	; 0xff
 8000630:	d00c      	beq.n	800064c <__lesf2+0x38>
 8000632:	2a00      	cmp	r2, #0
 8000634:	d112      	bne.n	800065c <__lesf2+0x48>
 8000636:	2800      	cmp	r0, #0
 8000638:	d119      	bne.n	800066e <__lesf2+0x5a>
 800063a:	2d00      	cmp	r5, #0
 800063c:	d117      	bne.n	800066e <__lesf2+0x5a>
 800063e:	2c00      	cmp	r4, #0
 8000640:	d02b      	beq.n	800069a <__lesf2+0x86>
 8000642:	2002      	movs	r0, #2
 8000644:	3b01      	subs	r3, #1
 8000646:	4018      	ands	r0, r3
 8000648:	3801      	subs	r0, #1
 800064a:	e026      	b.n	800069a <__lesf2+0x86>
 800064c:	2d00      	cmp	r5, #0
 800064e:	d0f0      	beq.n	8000632 <__lesf2+0x1e>
 8000650:	2002      	movs	r0, #2
 8000652:	e022      	b.n	800069a <__lesf2+0x86>
 8000654:	2c00      	cmp	r4, #0
 8000656:	d1fb      	bne.n	8000650 <__lesf2+0x3c>
 8000658:	28ff      	cmp	r0, #255	; 0xff
 800065a:	d01f      	beq.n	800069c <__lesf2+0x88>
 800065c:	2800      	cmp	r0, #0
 800065e:	d11f      	bne.n	80006a0 <__lesf2+0x8c>
 8000660:	2d00      	cmp	r5, #0
 8000662:	d11d      	bne.n	80006a0 <__lesf2+0x8c>
 8000664:	2002      	movs	r0, #2
 8000666:	3b01      	subs	r3, #1
 8000668:	4018      	ands	r0, r3
 800066a:	3801      	subs	r0, #1
 800066c:	e015      	b.n	800069a <__lesf2+0x86>
 800066e:	2c00      	cmp	r4, #0
 8000670:	d00e      	beq.n	8000690 <__lesf2+0x7c>
 8000672:	428b      	cmp	r3, r1
 8000674:	d1e5      	bne.n	8000642 <__lesf2+0x2e>
 8000676:	2200      	movs	r2, #0
 8000678:	4290      	cmp	r0, r2
 800067a:	dc04      	bgt.n	8000686 <__lesf2+0x72>
 800067c:	42ac      	cmp	r4, r5
 800067e:	d8e0      	bhi.n	8000642 <__lesf2+0x2e>
 8000680:	2000      	movs	r0, #0
 8000682:	42ac      	cmp	r4, r5
 8000684:	d209      	bcs.n	800069a <__lesf2+0x86>
 8000686:	1e58      	subs	r0, r3, #1
 8000688:	2301      	movs	r3, #1
 800068a:	4398      	bics	r0, r3
 800068c:	3001      	adds	r0, #1
 800068e:	e004      	b.n	800069a <__lesf2+0x86>
 8000690:	2301      	movs	r3, #1
 8000692:	3901      	subs	r1, #1
 8000694:	4399      	bics	r1, r3
 8000696:	0008      	movs	r0, r1
 8000698:	3001      	adds	r0, #1
 800069a:	bd30      	pop	{r4, r5, pc}
 800069c:	2d00      	cmp	r5, #0
 800069e:	d1d7      	bne.n	8000650 <__lesf2+0x3c>
 80006a0:	428b      	cmp	r3, r1
 80006a2:	d1ce      	bne.n	8000642 <__lesf2+0x2e>
 80006a4:	4282      	cmp	r2, r0
 80006a6:	dde7      	ble.n	8000678 <__lesf2+0x64>
 80006a8:	2102      	movs	r1, #2
 80006aa:	1e58      	subs	r0, r3, #1
 80006ac:	4008      	ands	r0, r1
 80006ae:	3801      	subs	r0, #1
 80006b0:	e7f3      	b.n	800069a <__lesf2+0x86>
 80006b2:	46c0      	nop			; (mov r8, r8)

080006b4 <__aeabi_dadd>:
 80006b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b6:	464f      	mov	r7, r9
 80006b8:	4646      	mov	r6, r8
 80006ba:	46d6      	mov	lr, sl
 80006bc:	000c      	movs	r4, r1
 80006be:	0309      	lsls	r1, r1, #12
 80006c0:	b5c0      	push	{r6, r7, lr}
 80006c2:	0a49      	lsrs	r1, r1, #9
 80006c4:	0f47      	lsrs	r7, r0, #29
 80006c6:	005e      	lsls	r6, r3, #1
 80006c8:	4339      	orrs	r1, r7
 80006ca:	031f      	lsls	r7, r3, #12
 80006cc:	0fdb      	lsrs	r3, r3, #31
 80006ce:	469c      	mov	ip, r3
 80006d0:	0065      	lsls	r5, r4, #1
 80006d2:	0a7b      	lsrs	r3, r7, #9
 80006d4:	0f57      	lsrs	r7, r2, #29
 80006d6:	431f      	orrs	r7, r3
 80006d8:	0d6d      	lsrs	r5, r5, #21
 80006da:	0fe4      	lsrs	r4, r4, #31
 80006dc:	0d76      	lsrs	r6, r6, #21
 80006de:	46a1      	mov	r9, r4
 80006e0:	00c0      	lsls	r0, r0, #3
 80006e2:	46b8      	mov	r8, r7
 80006e4:	00d2      	lsls	r2, r2, #3
 80006e6:	1bab      	subs	r3, r5, r6
 80006e8:	4564      	cmp	r4, ip
 80006ea:	d07b      	beq.n	80007e4 <__aeabi_dadd+0x130>
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	dd5f      	ble.n	80007b0 <__aeabi_dadd+0xfc>
 80006f0:	2e00      	cmp	r6, #0
 80006f2:	d000      	beq.n	80006f6 <__aeabi_dadd+0x42>
 80006f4:	e0a4      	b.n	8000840 <__aeabi_dadd+0x18c>
 80006f6:	003e      	movs	r6, r7
 80006f8:	4316      	orrs	r6, r2
 80006fa:	d100      	bne.n	80006fe <__aeabi_dadd+0x4a>
 80006fc:	e112      	b.n	8000924 <__aeabi_dadd+0x270>
 80006fe:	1e5e      	subs	r6, r3, #1
 8000700:	2e00      	cmp	r6, #0
 8000702:	d000      	beq.n	8000706 <__aeabi_dadd+0x52>
 8000704:	e19e      	b.n	8000a44 <__aeabi_dadd+0x390>
 8000706:	1a87      	subs	r7, r0, r2
 8000708:	4643      	mov	r3, r8
 800070a:	42b8      	cmp	r0, r7
 800070c:	4180      	sbcs	r0, r0
 800070e:	2501      	movs	r5, #1
 8000710:	1ac9      	subs	r1, r1, r3
 8000712:	4240      	negs	r0, r0
 8000714:	1a09      	subs	r1, r1, r0
 8000716:	020b      	lsls	r3, r1, #8
 8000718:	d400      	bmi.n	800071c <__aeabi_dadd+0x68>
 800071a:	e131      	b.n	8000980 <__aeabi_dadd+0x2cc>
 800071c:	0249      	lsls	r1, r1, #9
 800071e:	0a4e      	lsrs	r6, r1, #9
 8000720:	2e00      	cmp	r6, #0
 8000722:	d100      	bne.n	8000726 <__aeabi_dadd+0x72>
 8000724:	e16e      	b.n	8000a04 <__aeabi_dadd+0x350>
 8000726:	0030      	movs	r0, r6
 8000728:	f001 fdb0 	bl	800228c <__clzsi2>
 800072c:	0003      	movs	r3, r0
 800072e:	3b08      	subs	r3, #8
 8000730:	2b1f      	cmp	r3, #31
 8000732:	dd00      	ble.n	8000736 <__aeabi_dadd+0x82>
 8000734:	e161      	b.n	80009fa <__aeabi_dadd+0x346>
 8000736:	2220      	movs	r2, #32
 8000738:	0039      	movs	r1, r7
 800073a:	1ad2      	subs	r2, r2, r3
 800073c:	409e      	lsls	r6, r3
 800073e:	40d1      	lsrs	r1, r2
 8000740:	409f      	lsls	r7, r3
 8000742:	430e      	orrs	r6, r1
 8000744:	429d      	cmp	r5, r3
 8000746:	dd00      	ble.n	800074a <__aeabi_dadd+0x96>
 8000748:	e151      	b.n	80009ee <__aeabi_dadd+0x33a>
 800074a:	1b5d      	subs	r5, r3, r5
 800074c:	1c6b      	adds	r3, r5, #1
 800074e:	2b1f      	cmp	r3, #31
 8000750:	dd00      	ble.n	8000754 <__aeabi_dadd+0xa0>
 8000752:	e17c      	b.n	8000a4e <__aeabi_dadd+0x39a>
 8000754:	2120      	movs	r1, #32
 8000756:	1ac9      	subs	r1, r1, r3
 8000758:	003d      	movs	r5, r7
 800075a:	0030      	movs	r0, r6
 800075c:	408f      	lsls	r7, r1
 800075e:	4088      	lsls	r0, r1
 8000760:	40dd      	lsrs	r5, r3
 8000762:	1e79      	subs	r1, r7, #1
 8000764:	418f      	sbcs	r7, r1
 8000766:	0031      	movs	r1, r6
 8000768:	2207      	movs	r2, #7
 800076a:	4328      	orrs	r0, r5
 800076c:	40d9      	lsrs	r1, r3
 800076e:	2500      	movs	r5, #0
 8000770:	4307      	orrs	r7, r0
 8000772:	403a      	ands	r2, r7
 8000774:	2a00      	cmp	r2, #0
 8000776:	d009      	beq.n	800078c <__aeabi_dadd+0xd8>
 8000778:	230f      	movs	r3, #15
 800077a:	403b      	ands	r3, r7
 800077c:	2b04      	cmp	r3, #4
 800077e:	d005      	beq.n	800078c <__aeabi_dadd+0xd8>
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	42bb      	cmp	r3, r7
 8000784:	41bf      	sbcs	r7, r7
 8000786:	427f      	negs	r7, r7
 8000788:	19c9      	adds	r1, r1, r7
 800078a:	001f      	movs	r7, r3
 800078c:	020b      	lsls	r3, r1, #8
 800078e:	d400      	bmi.n	8000792 <__aeabi_dadd+0xde>
 8000790:	e226      	b.n	8000be0 <__aeabi_dadd+0x52c>
 8000792:	1c6a      	adds	r2, r5, #1
 8000794:	4bc6      	ldr	r3, [pc, #792]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 8000796:	0555      	lsls	r5, r2, #21
 8000798:	0d6d      	lsrs	r5, r5, #21
 800079a:	429a      	cmp	r2, r3
 800079c:	d100      	bne.n	80007a0 <__aeabi_dadd+0xec>
 800079e:	e106      	b.n	80009ae <__aeabi_dadd+0x2fa>
 80007a0:	4ac4      	ldr	r2, [pc, #784]	; (8000ab4 <__aeabi_dadd+0x400>)
 80007a2:	08ff      	lsrs	r7, r7, #3
 80007a4:	400a      	ands	r2, r1
 80007a6:	0753      	lsls	r3, r2, #29
 80007a8:	0252      	lsls	r2, r2, #9
 80007aa:	433b      	orrs	r3, r7
 80007ac:	0b12      	lsrs	r2, r2, #12
 80007ae:	e08e      	b.n	80008ce <__aeabi_dadd+0x21a>
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d000      	beq.n	80007b6 <__aeabi_dadd+0x102>
 80007b4:	e0b8      	b.n	8000928 <__aeabi_dadd+0x274>
 80007b6:	1c6b      	adds	r3, r5, #1
 80007b8:	055b      	lsls	r3, r3, #21
 80007ba:	0d5b      	lsrs	r3, r3, #21
 80007bc:	2b01      	cmp	r3, #1
 80007be:	dc00      	bgt.n	80007c2 <__aeabi_dadd+0x10e>
 80007c0:	e130      	b.n	8000a24 <__aeabi_dadd+0x370>
 80007c2:	1a87      	subs	r7, r0, r2
 80007c4:	4643      	mov	r3, r8
 80007c6:	42b8      	cmp	r0, r7
 80007c8:	41b6      	sbcs	r6, r6
 80007ca:	1acb      	subs	r3, r1, r3
 80007cc:	4276      	negs	r6, r6
 80007ce:	1b9e      	subs	r6, r3, r6
 80007d0:	0233      	lsls	r3, r6, #8
 80007d2:	d500      	bpl.n	80007d6 <__aeabi_dadd+0x122>
 80007d4:	e14c      	b.n	8000a70 <__aeabi_dadd+0x3bc>
 80007d6:	003b      	movs	r3, r7
 80007d8:	4333      	orrs	r3, r6
 80007da:	d1a1      	bne.n	8000720 <__aeabi_dadd+0x6c>
 80007dc:	2200      	movs	r2, #0
 80007de:	2400      	movs	r4, #0
 80007e0:	2500      	movs	r5, #0
 80007e2:	e070      	b.n	80008c6 <__aeabi_dadd+0x212>
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	dc00      	bgt.n	80007ea <__aeabi_dadd+0x136>
 80007e8:	e0e5      	b.n	80009b6 <__aeabi_dadd+0x302>
 80007ea:	2e00      	cmp	r6, #0
 80007ec:	d100      	bne.n	80007f0 <__aeabi_dadd+0x13c>
 80007ee:	e083      	b.n	80008f8 <__aeabi_dadd+0x244>
 80007f0:	4eaf      	ldr	r6, [pc, #700]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 80007f2:	42b5      	cmp	r5, r6
 80007f4:	d060      	beq.n	80008b8 <__aeabi_dadd+0x204>
 80007f6:	2680      	movs	r6, #128	; 0x80
 80007f8:	0436      	lsls	r6, r6, #16
 80007fa:	4337      	orrs	r7, r6
 80007fc:	46b8      	mov	r8, r7
 80007fe:	2b38      	cmp	r3, #56	; 0x38
 8000800:	dc00      	bgt.n	8000804 <__aeabi_dadd+0x150>
 8000802:	e13e      	b.n	8000a82 <__aeabi_dadd+0x3ce>
 8000804:	4643      	mov	r3, r8
 8000806:	4313      	orrs	r3, r2
 8000808:	001f      	movs	r7, r3
 800080a:	1e7a      	subs	r2, r7, #1
 800080c:	4197      	sbcs	r7, r2
 800080e:	183f      	adds	r7, r7, r0
 8000810:	4287      	cmp	r7, r0
 8000812:	4180      	sbcs	r0, r0
 8000814:	4240      	negs	r0, r0
 8000816:	1809      	adds	r1, r1, r0
 8000818:	020b      	lsls	r3, r1, #8
 800081a:	d400      	bmi.n	800081e <__aeabi_dadd+0x16a>
 800081c:	e0b0      	b.n	8000980 <__aeabi_dadd+0x2cc>
 800081e:	4ba4      	ldr	r3, [pc, #656]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 8000820:	3501      	adds	r5, #1
 8000822:	429d      	cmp	r5, r3
 8000824:	d100      	bne.n	8000828 <__aeabi_dadd+0x174>
 8000826:	e0c3      	b.n	80009b0 <__aeabi_dadd+0x2fc>
 8000828:	4aa2      	ldr	r2, [pc, #648]	; (8000ab4 <__aeabi_dadd+0x400>)
 800082a:	087b      	lsrs	r3, r7, #1
 800082c:	400a      	ands	r2, r1
 800082e:	2101      	movs	r1, #1
 8000830:	400f      	ands	r7, r1
 8000832:	431f      	orrs	r7, r3
 8000834:	0851      	lsrs	r1, r2, #1
 8000836:	07d3      	lsls	r3, r2, #31
 8000838:	2207      	movs	r2, #7
 800083a:	431f      	orrs	r7, r3
 800083c:	403a      	ands	r2, r7
 800083e:	e799      	b.n	8000774 <__aeabi_dadd+0xc0>
 8000840:	4e9b      	ldr	r6, [pc, #620]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 8000842:	42b5      	cmp	r5, r6
 8000844:	d038      	beq.n	80008b8 <__aeabi_dadd+0x204>
 8000846:	2680      	movs	r6, #128	; 0x80
 8000848:	0436      	lsls	r6, r6, #16
 800084a:	4337      	orrs	r7, r6
 800084c:	46b8      	mov	r8, r7
 800084e:	2b38      	cmp	r3, #56	; 0x38
 8000850:	dd00      	ble.n	8000854 <__aeabi_dadd+0x1a0>
 8000852:	e0dc      	b.n	8000a0e <__aeabi_dadd+0x35a>
 8000854:	2b1f      	cmp	r3, #31
 8000856:	dc00      	bgt.n	800085a <__aeabi_dadd+0x1a6>
 8000858:	e130      	b.n	8000abc <__aeabi_dadd+0x408>
 800085a:	001e      	movs	r6, r3
 800085c:	4647      	mov	r7, r8
 800085e:	3e20      	subs	r6, #32
 8000860:	40f7      	lsrs	r7, r6
 8000862:	46bc      	mov	ip, r7
 8000864:	2b20      	cmp	r3, #32
 8000866:	d004      	beq.n	8000872 <__aeabi_dadd+0x1be>
 8000868:	2640      	movs	r6, #64	; 0x40
 800086a:	1af3      	subs	r3, r6, r3
 800086c:	4646      	mov	r6, r8
 800086e:	409e      	lsls	r6, r3
 8000870:	4332      	orrs	r2, r6
 8000872:	0017      	movs	r7, r2
 8000874:	4663      	mov	r3, ip
 8000876:	1e7a      	subs	r2, r7, #1
 8000878:	4197      	sbcs	r7, r2
 800087a:	431f      	orrs	r7, r3
 800087c:	e0cc      	b.n	8000a18 <__aeabi_dadd+0x364>
 800087e:	2b00      	cmp	r3, #0
 8000880:	d100      	bne.n	8000884 <__aeabi_dadd+0x1d0>
 8000882:	e204      	b.n	8000c8e <__aeabi_dadd+0x5da>
 8000884:	4643      	mov	r3, r8
 8000886:	4313      	orrs	r3, r2
 8000888:	d100      	bne.n	800088c <__aeabi_dadd+0x1d8>
 800088a:	e159      	b.n	8000b40 <__aeabi_dadd+0x48c>
 800088c:	074b      	lsls	r3, r1, #29
 800088e:	08c0      	lsrs	r0, r0, #3
 8000890:	4318      	orrs	r0, r3
 8000892:	2380      	movs	r3, #128	; 0x80
 8000894:	08c9      	lsrs	r1, r1, #3
 8000896:	031b      	lsls	r3, r3, #12
 8000898:	4219      	tst	r1, r3
 800089a:	d008      	beq.n	80008ae <__aeabi_dadd+0x1fa>
 800089c:	4645      	mov	r5, r8
 800089e:	08ed      	lsrs	r5, r5, #3
 80008a0:	421d      	tst	r5, r3
 80008a2:	d104      	bne.n	80008ae <__aeabi_dadd+0x1fa>
 80008a4:	4643      	mov	r3, r8
 80008a6:	08d0      	lsrs	r0, r2, #3
 80008a8:	0759      	lsls	r1, r3, #29
 80008aa:	4308      	orrs	r0, r1
 80008ac:	0029      	movs	r1, r5
 80008ae:	0f42      	lsrs	r2, r0, #29
 80008b0:	00c9      	lsls	r1, r1, #3
 80008b2:	4d7f      	ldr	r5, [pc, #508]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 80008b4:	4311      	orrs	r1, r2
 80008b6:	00c0      	lsls	r0, r0, #3
 80008b8:	074b      	lsls	r3, r1, #29
 80008ba:	08ca      	lsrs	r2, r1, #3
 80008bc:	497c      	ldr	r1, [pc, #496]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 80008be:	08c0      	lsrs	r0, r0, #3
 80008c0:	4303      	orrs	r3, r0
 80008c2:	428d      	cmp	r5, r1
 80008c4:	d068      	beq.n	8000998 <__aeabi_dadd+0x2e4>
 80008c6:	0312      	lsls	r2, r2, #12
 80008c8:	056d      	lsls	r5, r5, #21
 80008ca:	0b12      	lsrs	r2, r2, #12
 80008cc:	0d6d      	lsrs	r5, r5, #21
 80008ce:	2100      	movs	r1, #0
 80008d0:	0312      	lsls	r2, r2, #12
 80008d2:	0018      	movs	r0, r3
 80008d4:	0b13      	lsrs	r3, r2, #12
 80008d6:	0d0a      	lsrs	r2, r1, #20
 80008d8:	0512      	lsls	r2, r2, #20
 80008da:	431a      	orrs	r2, r3
 80008dc:	4b76      	ldr	r3, [pc, #472]	; (8000ab8 <__aeabi_dadd+0x404>)
 80008de:	052d      	lsls	r5, r5, #20
 80008e0:	4013      	ands	r3, r2
 80008e2:	432b      	orrs	r3, r5
 80008e4:	005b      	lsls	r3, r3, #1
 80008e6:	07e4      	lsls	r4, r4, #31
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	4323      	orrs	r3, r4
 80008ec:	0019      	movs	r1, r3
 80008ee:	bc1c      	pop	{r2, r3, r4}
 80008f0:	4690      	mov	r8, r2
 80008f2:	4699      	mov	r9, r3
 80008f4:	46a2      	mov	sl, r4
 80008f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008f8:	003e      	movs	r6, r7
 80008fa:	4316      	orrs	r6, r2
 80008fc:	d012      	beq.n	8000924 <__aeabi_dadd+0x270>
 80008fe:	1e5e      	subs	r6, r3, #1
 8000900:	2e00      	cmp	r6, #0
 8000902:	d000      	beq.n	8000906 <__aeabi_dadd+0x252>
 8000904:	e100      	b.n	8000b08 <__aeabi_dadd+0x454>
 8000906:	1887      	adds	r7, r0, r2
 8000908:	4287      	cmp	r7, r0
 800090a:	4180      	sbcs	r0, r0
 800090c:	4441      	add	r1, r8
 800090e:	4240      	negs	r0, r0
 8000910:	1809      	adds	r1, r1, r0
 8000912:	2501      	movs	r5, #1
 8000914:	020b      	lsls	r3, r1, #8
 8000916:	d533      	bpl.n	8000980 <__aeabi_dadd+0x2cc>
 8000918:	2502      	movs	r5, #2
 800091a:	e785      	b.n	8000828 <__aeabi_dadd+0x174>
 800091c:	4664      	mov	r4, ip
 800091e:	0033      	movs	r3, r6
 8000920:	4641      	mov	r1, r8
 8000922:	0010      	movs	r0, r2
 8000924:	001d      	movs	r5, r3
 8000926:	e7c7      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000928:	2d00      	cmp	r5, #0
 800092a:	d000      	beq.n	800092e <__aeabi_dadd+0x27a>
 800092c:	e0da      	b.n	8000ae4 <__aeabi_dadd+0x430>
 800092e:	000c      	movs	r4, r1
 8000930:	4304      	orrs	r4, r0
 8000932:	d0f3      	beq.n	800091c <__aeabi_dadd+0x268>
 8000934:	1c5c      	adds	r4, r3, #1
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x286>
 8000938:	e19f      	b.n	8000c7a <__aeabi_dadd+0x5c6>
 800093a:	4c5d      	ldr	r4, [pc, #372]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 800093c:	42a6      	cmp	r6, r4
 800093e:	d100      	bne.n	8000942 <__aeabi_dadd+0x28e>
 8000940:	e12f      	b.n	8000ba2 <__aeabi_dadd+0x4ee>
 8000942:	43db      	mvns	r3, r3
 8000944:	2b38      	cmp	r3, #56	; 0x38
 8000946:	dd00      	ble.n	800094a <__aeabi_dadd+0x296>
 8000948:	e166      	b.n	8000c18 <__aeabi_dadd+0x564>
 800094a:	2b1f      	cmp	r3, #31
 800094c:	dd00      	ble.n	8000950 <__aeabi_dadd+0x29c>
 800094e:	e183      	b.n	8000c58 <__aeabi_dadd+0x5a4>
 8000950:	2420      	movs	r4, #32
 8000952:	0005      	movs	r5, r0
 8000954:	1ae4      	subs	r4, r4, r3
 8000956:	000f      	movs	r7, r1
 8000958:	40dd      	lsrs	r5, r3
 800095a:	40d9      	lsrs	r1, r3
 800095c:	40a0      	lsls	r0, r4
 800095e:	4643      	mov	r3, r8
 8000960:	40a7      	lsls	r7, r4
 8000962:	1a5b      	subs	r3, r3, r1
 8000964:	1e44      	subs	r4, r0, #1
 8000966:	41a0      	sbcs	r0, r4
 8000968:	4698      	mov	r8, r3
 800096a:	432f      	orrs	r7, r5
 800096c:	4338      	orrs	r0, r7
 800096e:	1a17      	subs	r7, r2, r0
 8000970:	42ba      	cmp	r2, r7
 8000972:	4192      	sbcs	r2, r2
 8000974:	4643      	mov	r3, r8
 8000976:	4252      	negs	r2, r2
 8000978:	1a99      	subs	r1, r3, r2
 800097a:	4664      	mov	r4, ip
 800097c:	0035      	movs	r5, r6
 800097e:	e6ca      	b.n	8000716 <__aeabi_dadd+0x62>
 8000980:	2207      	movs	r2, #7
 8000982:	403a      	ands	r2, r7
 8000984:	2a00      	cmp	r2, #0
 8000986:	d000      	beq.n	800098a <__aeabi_dadd+0x2d6>
 8000988:	e6f6      	b.n	8000778 <__aeabi_dadd+0xc4>
 800098a:	074b      	lsls	r3, r1, #29
 800098c:	08ca      	lsrs	r2, r1, #3
 800098e:	4948      	ldr	r1, [pc, #288]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 8000990:	08ff      	lsrs	r7, r7, #3
 8000992:	433b      	orrs	r3, r7
 8000994:	428d      	cmp	r5, r1
 8000996:	d196      	bne.n	80008c6 <__aeabi_dadd+0x212>
 8000998:	0019      	movs	r1, r3
 800099a:	4311      	orrs	r1, r2
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x2ec>
 800099e:	e19e      	b.n	8000cde <__aeabi_dadd+0x62a>
 80009a0:	2180      	movs	r1, #128	; 0x80
 80009a2:	0309      	lsls	r1, r1, #12
 80009a4:	430a      	orrs	r2, r1
 80009a6:	0312      	lsls	r2, r2, #12
 80009a8:	0b12      	lsrs	r2, r2, #12
 80009aa:	4d41      	ldr	r5, [pc, #260]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 80009ac:	e78f      	b.n	80008ce <__aeabi_dadd+0x21a>
 80009ae:	0015      	movs	r5, r2
 80009b0:	2200      	movs	r2, #0
 80009b2:	2300      	movs	r3, #0
 80009b4:	e78b      	b.n	80008ce <__aeabi_dadd+0x21a>
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d000      	beq.n	80009bc <__aeabi_dadd+0x308>
 80009ba:	e0c7      	b.n	8000b4c <__aeabi_dadd+0x498>
 80009bc:	1c6b      	adds	r3, r5, #1
 80009be:	055f      	lsls	r7, r3, #21
 80009c0:	0d7f      	lsrs	r7, r7, #21
 80009c2:	2f01      	cmp	r7, #1
 80009c4:	dc00      	bgt.n	80009c8 <__aeabi_dadd+0x314>
 80009c6:	e0f1      	b.n	8000bac <__aeabi_dadd+0x4f8>
 80009c8:	4d39      	ldr	r5, [pc, #228]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 80009ca:	42ab      	cmp	r3, r5
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x31c>
 80009ce:	e0b9      	b.n	8000b44 <__aeabi_dadd+0x490>
 80009d0:	1885      	adds	r5, r0, r2
 80009d2:	000a      	movs	r2, r1
 80009d4:	4285      	cmp	r5, r0
 80009d6:	4189      	sbcs	r1, r1
 80009d8:	4442      	add	r2, r8
 80009da:	4249      	negs	r1, r1
 80009dc:	1851      	adds	r1, r2, r1
 80009de:	2207      	movs	r2, #7
 80009e0:	07cf      	lsls	r7, r1, #31
 80009e2:	086d      	lsrs	r5, r5, #1
 80009e4:	432f      	orrs	r7, r5
 80009e6:	0849      	lsrs	r1, r1, #1
 80009e8:	403a      	ands	r2, r7
 80009ea:	001d      	movs	r5, r3
 80009ec:	e6c2      	b.n	8000774 <__aeabi_dadd+0xc0>
 80009ee:	2207      	movs	r2, #7
 80009f0:	4930      	ldr	r1, [pc, #192]	; (8000ab4 <__aeabi_dadd+0x400>)
 80009f2:	1aed      	subs	r5, r5, r3
 80009f4:	4031      	ands	r1, r6
 80009f6:	403a      	ands	r2, r7
 80009f8:	e6bc      	b.n	8000774 <__aeabi_dadd+0xc0>
 80009fa:	003e      	movs	r6, r7
 80009fc:	3828      	subs	r0, #40	; 0x28
 80009fe:	4086      	lsls	r6, r0
 8000a00:	2700      	movs	r7, #0
 8000a02:	e69f      	b.n	8000744 <__aeabi_dadd+0x90>
 8000a04:	0038      	movs	r0, r7
 8000a06:	f001 fc41 	bl	800228c <__clzsi2>
 8000a0a:	3020      	adds	r0, #32
 8000a0c:	e68e      	b.n	800072c <__aeabi_dadd+0x78>
 8000a0e:	4643      	mov	r3, r8
 8000a10:	4313      	orrs	r3, r2
 8000a12:	001f      	movs	r7, r3
 8000a14:	1e7a      	subs	r2, r7, #1
 8000a16:	4197      	sbcs	r7, r2
 8000a18:	1bc7      	subs	r7, r0, r7
 8000a1a:	42b8      	cmp	r0, r7
 8000a1c:	4180      	sbcs	r0, r0
 8000a1e:	4240      	negs	r0, r0
 8000a20:	1a09      	subs	r1, r1, r0
 8000a22:	e678      	b.n	8000716 <__aeabi_dadd+0x62>
 8000a24:	000e      	movs	r6, r1
 8000a26:	003b      	movs	r3, r7
 8000a28:	4306      	orrs	r6, r0
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	2d00      	cmp	r5, #0
 8000a2e:	d161      	bne.n	8000af4 <__aeabi_dadd+0x440>
 8000a30:	2e00      	cmp	r6, #0
 8000a32:	d000      	beq.n	8000a36 <__aeabi_dadd+0x382>
 8000a34:	e0f4      	b.n	8000c20 <__aeabi_dadd+0x56c>
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d100      	bne.n	8000a3c <__aeabi_dadd+0x388>
 8000a3a:	e11b      	b.n	8000c74 <__aeabi_dadd+0x5c0>
 8000a3c:	4664      	mov	r4, ip
 8000a3e:	0039      	movs	r1, r7
 8000a40:	0010      	movs	r0, r2
 8000a42:	e739      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000a44:	4f1a      	ldr	r7, [pc, #104]	; (8000ab0 <__aeabi_dadd+0x3fc>)
 8000a46:	42bb      	cmp	r3, r7
 8000a48:	d07a      	beq.n	8000b40 <__aeabi_dadd+0x48c>
 8000a4a:	0033      	movs	r3, r6
 8000a4c:	e6ff      	b.n	800084e <__aeabi_dadd+0x19a>
 8000a4e:	0030      	movs	r0, r6
 8000a50:	3d1f      	subs	r5, #31
 8000a52:	40e8      	lsrs	r0, r5
 8000a54:	2b20      	cmp	r3, #32
 8000a56:	d003      	beq.n	8000a60 <__aeabi_dadd+0x3ac>
 8000a58:	2140      	movs	r1, #64	; 0x40
 8000a5a:	1acb      	subs	r3, r1, r3
 8000a5c:	409e      	lsls	r6, r3
 8000a5e:	4337      	orrs	r7, r6
 8000a60:	1e7b      	subs	r3, r7, #1
 8000a62:	419f      	sbcs	r7, r3
 8000a64:	2207      	movs	r2, #7
 8000a66:	4307      	orrs	r7, r0
 8000a68:	403a      	ands	r2, r7
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	2500      	movs	r5, #0
 8000a6e:	e789      	b.n	8000984 <__aeabi_dadd+0x2d0>
 8000a70:	1a17      	subs	r7, r2, r0
 8000a72:	4643      	mov	r3, r8
 8000a74:	42ba      	cmp	r2, r7
 8000a76:	41b6      	sbcs	r6, r6
 8000a78:	1a59      	subs	r1, r3, r1
 8000a7a:	4276      	negs	r6, r6
 8000a7c:	1b8e      	subs	r6, r1, r6
 8000a7e:	4664      	mov	r4, ip
 8000a80:	e64e      	b.n	8000720 <__aeabi_dadd+0x6c>
 8000a82:	2b1f      	cmp	r3, #31
 8000a84:	dd00      	ble.n	8000a88 <__aeabi_dadd+0x3d4>
 8000a86:	e0ad      	b.n	8000be4 <__aeabi_dadd+0x530>
 8000a88:	2620      	movs	r6, #32
 8000a8a:	4647      	mov	r7, r8
 8000a8c:	1af6      	subs	r6, r6, r3
 8000a8e:	40b7      	lsls	r7, r6
 8000a90:	46b9      	mov	r9, r7
 8000a92:	0017      	movs	r7, r2
 8000a94:	46b2      	mov	sl, r6
 8000a96:	40df      	lsrs	r7, r3
 8000a98:	464e      	mov	r6, r9
 8000a9a:	433e      	orrs	r6, r7
 8000a9c:	0037      	movs	r7, r6
 8000a9e:	4656      	mov	r6, sl
 8000aa0:	40b2      	lsls	r2, r6
 8000aa2:	1e56      	subs	r6, r2, #1
 8000aa4:	41b2      	sbcs	r2, r6
 8000aa6:	4317      	orrs	r7, r2
 8000aa8:	4642      	mov	r2, r8
 8000aaa:	40da      	lsrs	r2, r3
 8000aac:	1889      	adds	r1, r1, r2
 8000aae:	e6ae      	b.n	800080e <__aeabi_dadd+0x15a>
 8000ab0:	000007ff 	.word	0x000007ff
 8000ab4:	ff7fffff 	.word	0xff7fffff
 8000ab8:	800fffff 	.word	0x800fffff
 8000abc:	2620      	movs	r6, #32
 8000abe:	4647      	mov	r7, r8
 8000ac0:	1af6      	subs	r6, r6, r3
 8000ac2:	40b7      	lsls	r7, r6
 8000ac4:	46b9      	mov	r9, r7
 8000ac6:	0017      	movs	r7, r2
 8000ac8:	46b2      	mov	sl, r6
 8000aca:	40df      	lsrs	r7, r3
 8000acc:	464e      	mov	r6, r9
 8000ace:	433e      	orrs	r6, r7
 8000ad0:	0037      	movs	r7, r6
 8000ad2:	4656      	mov	r6, sl
 8000ad4:	40b2      	lsls	r2, r6
 8000ad6:	1e56      	subs	r6, r2, #1
 8000ad8:	41b2      	sbcs	r2, r6
 8000ada:	4317      	orrs	r7, r2
 8000adc:	4642      	mov	r2, r8
 8000ade:	40da      	lsrs	r2, r3
 8000ae0:	1a89      	subs	r1, r1, r2
 8000ae2:	e799      	b.n	8000a18 <__aeabi_dadd+0x364>
 8000ae4:	4c7f      	ldr	r4, [pc, #508]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000ae6:	42a6      	cmp	r6, r4
 8000ae8:	d05b      	beq.n	8000ba2 <__aeabi_dadd+0x4ee>
 8000aea:	2480      	movs	r4, #128	; 0x80
 8000aec:	0424      	lsls	r4, r4, #16
 8000aee:	425b      	negs	r3, r3
 8000af0:	4321      	orrs	r1, r4
 8000af2:	e727      	b.n	8000944 <__aeabi_dadd+0x290>
 8000af4:	2e00      	cmp	r6, #0
 8000af6:	d10c      	bne.n	8000b12 <__aeabi_dadd+0x45e>
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d100      	bne.n	8000afe <__aeabi_dadd+0x44a>
 8000afc:	e0cb      	b.n	8000c96 <__aeabi_dadd+0x5e2>
 8000afe:	4664      	mov	r4, ip
 8000b00:	0039      	movs	r1, r7
 8000b02:	0010      	movs	r0, r2
 8000b04:	4d77      	ldr	r5, [pc, #476]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000b06:	e6d7      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000b08:	4f76      	ldr	r7, [pc, #472]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000b0a:	42bb      	cmp	r3, r7
 8000b0c:	d018      	beq.n	8000b40 <__aeabi_dadd+0x48c>
 8000b0e:	0033      	movs	r3, r6
 8000b10:	e675      	b.n	80007fe <__aeabi_dadd+0x14a>
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d014      	beq.n	8000b40 <__aeabi_dadd+0x48c>
 8000b16:	074b      	lsls	r3, r1, #29
 8000b18:	08c0      	lsrs	r0, r0, #3
 8000b1a:	4318      	orrs	r0, r3
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	031b      	lsls	r3, r3, #12
 8000b22:	4219      	tst	r1, r3
 8000b24:	d007      	beq.n	8000b36 <__aeabi_dadd+0x482>
 8000b26:	08fc      	lsrs	r4, r7, #3
 8000b28:	421c      	tst	r4, r3
 8000b2a:	d104      	bne.n	8000b36 <__aeabi_dadd+0x482>
 8000b2c:	0779      	lsls	r1, r7, #29
 8000b2e:	08d0      	lsrs	r0, r2, #3
 8000b30:	4308      	orrs	r0, r1
 8000b32:	46e1      	mov	r9, ip
 8000b34:	0021      	movs	r1, r4
 8000b36:	464c      	mov	r4, r9
 8000b38:	0f42      	lsrs	r2, r0, #29
 8000b3a:	00c9      	lsls	r1, r1, #3
 8000b3c:	4311      	orrs	r1, r2
 8000b3e:	00c0      	lsls	r0, r0, #3
 8000b40:	4d68      	ldr	r5, [pc, #416]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000b42:	e6b9      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000b44:	001d      	movs	r5, r3
 8000b46:	2200      	movs	r2, #0
 8000b48:	2300      	movs	r3, #0
 8000b4a:	e6c0      	b.n	80008ce <__aeabi_dadd+0x21a>
 8000b4c:	2d00      	cmp	r5, #0
 8000b4e:	d15b      	bne.n	8000c08 <__aeabi_dadd+0x554>
 8000b50:	000d      	movs	r5, r1
 8000b52:	4305      	orrs	r5, r0
 8000b54:	d100      	bne.n	8000b58 <__aeabi_dadd+0x4a4>
 8000b56:	e6e2      	b.n	800091e <__aeabi_dadd+0x26a>
 8000b58:	1c5d      	adds	r5, r3, #1
 8000b5a:	d100      	bne.n	8000b5e <__aeabi_dadd+0x4aa>
 8000b5c:	e0b0      	b.n	8000cc0 <__aeabi_dadd+0x60c>
 8000b5e:	4d61      	ldr	r5, [pc, #388]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000b60:	42ae      	cmp	r6, r5
 8000b62:	d01f      	beq.n	8000ba4 <__aeabi_dadd+0x4f0>
 8000b64:	43db      	mvns	r3, r3
 8000b66:	2b38      	cmp	r3, #56	; 0x38
 8000b68:	dc71      	bgt.n	8000c4e <__aeabi_dadd+0x59a>
 8000b6a:	2b1f      	cmp	r3, #31
 8000b6c:	dd00      	ble.n	8000b70 <__aeabi_dadd+0x4bc>
 8000b6e:	e096      	b.n	8000c9e <__aeabi_dadd+0x5ea>
 8000b70:	2520      	movs	r5, #32
 8000b72:	000f      	movs	r7, r1
 8000b74:	1aed      	subs	r5, r5, r3
 8000b76:	40af      	lsls	r7, r5
 8000b78:	46b9      	mov	r9, r7
 8000b7a:	0007      	movs	r7, r0
 8000b7c:	46aa      	mov	sl, r5
 8000b7e:	40df      	lsrs	r7, r3
 8000b80:	464d      	mov	r5, r9
 8000b82:	433d      	orrs	r5, r7
 8000b84:	002f      	movs	r7, r5
 8000b86:	4655      	mov	r5, sl
 8000b88:	40a8      	lsls	r0, r5
 8000b8a:	40d9      	lsrs	r1, r3
 8000b8c:	1e45      	subs	r5, r0, #1
 8000b8e:	41a8      	sbcs	r0, r5
 8000b90:	4488      	add	r8, r1
 8000b92:	4307      	orrs	r7, r0
 8000b94:	18bf      	adds	r7, r7, r2
 8000b96:	4297      	cmp	r7, r2
 8000b98:	4192      	sbcs	r2, r2
 8000b9a:	4251      	negs	r1, r2
 8000b9c:	4441      	add	r1, r8
 8000b9e:	0035      	movs	r5, r6
 8000ba0:	e63a      	b.n	8000818 <__aeabi_dadd+0x164>
 8000ba2:	4664      	mov	r4, ip
 8000ba4:	0035      	movs	r5, r6
 8000ba6:	4641      	mov	r1, r8
 8000ba8:	0010      	movs	r0, r2
 8000baa:	e685      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000bac:	000b      	movs	r3, r1
 8000bae:	4303      	orrs	r3, r0
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d000      	beq.n	8000bb6 <__aeabi_dadd+0x502>
 8000bb4:	e663      	b.n	800087e <__aeabi_dadd+0x1ca>
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d0f5      	beq.n	8000ba6 <__aeabi_dadd+0x4f2>
 8000bba:	4643      	mov	r3, r8
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_dadd+0x50e>
 8000bc0:	e67a      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000bc2:	1887      	adds	r7, r0, r2
 8000bc4:	4287      	cmp	r7, r0
 8000bc6:	4180      	sbcs	r0, r0
 8000bc8:	2207      	movs	r2, #7
 8000bca:	4441      	add	r1, r8
 8000bcc:	4240      	negs	r0, r0
 8000bce:	1809      	adds	r1, r1, r0
 8000bd0:	403a      	ands	r2, r7
 8000bd2:	020b      	lsls	r3, r1, #8
 8000bd4:	d400      	bmi.n	8000bd8 <__aeabi_dadd+0x524>
 8000bd6:	e6d5      	b.n	8000984 <__aeabi_dadd+0x2d0>
 8000bd8:	4b43      	ldr	r3, [pc, #268]	; (8000ce8 <__aeabi_dadd+0x634>)
 8000bda:	3501      	adds	r5, #1
 8000bdc:	4019      	ands	r1, r3
 8000bde:	e5c9      	b.n	8000774 <__aeabi_dadd+0xc0>
 8000be0:	0038      	movs	r0, r7
 8000be2:	e669      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000be4:	001e      	movs	r6, r3
 8000be6:	4647      	mov	r7, r8
 8000be8:	3e20      	subs	r6, #32
 8000bea:	40f7      	lsrs	r7, r6
 8000bec:	46bc      	mov	ip, r7
 8000bee:	2b20      	cmp	r3, #32
 8000bf0:	d004      	beq.n	8000bfc <__aeabi_dadd+0x548>
 8000bf2:	2640      	movs	r6, #64	; 0x40
 8000bf4:	1af3      	subs	r3, r6, r3
 8000bf6:	4646      	mov	r6, r8
 8000bf8:	409e      	lsls	r6, r3
 8000bfa:	4332      	orrs	r2, r6
 8000bfc:	0017      	movs	r7, r2
 8000bfe:	4663      	mov	r3, ip
 8000c00:	1e7a      	subs	r2, r7, #1
 8000c02:	4197      	sbcs	r7, r2
 8000c04:	431f      	orrs	r7, r3
 8000c06:	e602      	b.n	800080e <__aeabi_dadd+0x15a>
 8000c08:	4d36      	ldr	r5, [pc, #216]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000c0a:	42ae      	cmp	r6, r5
 8000c0c:	d0ca      	beq.n	8000ba4 <__aeabi_dadd+0x4f0>
 8000c0e:	2580      	movs	r5, #128	; 0x80
 8000c10:	042d      	lsls	r5, r5, #16
 8000c12:	425b      	negs	r3, r3
 8000c14:	4329      	orrs	r1, r5
 8000c16:	e7a6      	b.n	8000b66 <__aeabi_dadd+0x4b2>
 8000c18:	4308      	orrs	r0, r1
 8000c1a:	1e41      	subs	r1, r0, #1
 8000c1c:	4188      	sbcs	r0, r1
 8000c1e:	e6a6      	b.n	800096e <__aeabi_dadd+0x2ba>
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_dadd+0x572>
 8000c24:	e648      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000c26:	1a87      	subs	r7, r0, r2
 8000c28:	4643      	mov	r3, r8
 8000c2a:	42b8      	cmp	r0, r7
 8000c2c:	41b6      	sbcs	r6, r6
 8000c2e:	1acb      	subs	r3, r1, r3
 8000c30:	4276      	negs	r6, r6
 8000c32:	1b9e      	subs	r6, r3, r6
 8000c34:	0233      	lsls	r3, r6, #8
 8000c36:	d54b      	bpl.n	8000cd0 <__aeabi_dadd+0x61c>
 8000c38:	1a17      	subs	r7, r2, r0
 8000c3a:	4643      	mov	r3, r8
 8000c3c:	42ba      	cmp	r2, r7
 8000c3e:	4192      	sbcs	r2, r2
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	4252      	negs	r2, r2
 8000c44:	1a89      	subs	r1, r1, r2
 8000c46:	2207      	movs	r2, #7
 8000c48:	4664      	mov	r4, ip
 8000c4a:	403a      	ands	r2, r7
 8000c4c:	e592      	b.n	8000774 <__aeabi_dadd+0xc0>
 8000c4e:	4301      	orrs	r1, r0
 8000c50:	000f      	movs	r7, r1
 8000c52:	1e79      	subs	r1, r7, #1
 8000c54:	418f      	sbcs	r7, r1
 8000c56:	e79d      	b.n	8000b94 <__aeabi_dadd+0x4e0>
 8000c58:	001c      	movs	r4, r3
 8000c5a:	000f      	movs	r7, r1
 8000c5c:	3c20      	subs	r4, #32
 8000c5e:	40e7      	lsrs	r7, r4
 8000c60:	2b20      	cmp	r3, #32
 8000c62:	d003      	beq.n	8000c6c <__aeabi_dadd+0x5b8>
 8000c64:	2440      	movs	r4, #64	; 0x40
 8000c66:	1ae3      	subs	r3, r4, r3
 8000c68:	4099      	lsls	r1, r3
 8000c6a:	4308      	orrs	r0, r1
 8000c6c:	1e41      	subs	r1, r0, #1
 8000c6e:	4188      	sbcs	r0, r1
 8000c70:	4338      	orrs	r0, r7
 8000c72:	e67c      	b.n	800096e <__aeabi_dadd+0x2ba>
 8000c74:	2200      	movs	r2, #0
 8000c76:	2400      	movs	r4, #0
 8000c78:	e625      	b.n	80008c6 <__aeabi_dadd+0x212>
 8000c7a:	1a17      	subs	r7, r2, r0
 8000c7c:	4643      	mov	r3, r8
 8000c7e:	42ba      	cmp	r2, r7
 8000c80:	4192      	sbcs	r2, r2
 8000c82:	1a59      	subs	r1, r3, r1
 8000c84:	4252      	negs	r2, r2
 8000c86:	1a89      	subs	r1, r1, r2
 8000c88:	4664      	mov	r4, ip
 8000c8a:	0035      	movs	r5, r6
 8000c8c:	e543      	b.n	8000716 <__aeabi_dadd+0x62>
 8000c8e:	4641      	mov	r1, r8
 8000c90:	0010      	movs	r0, r2
 8000c92:	4d14      	ldr	r5, [pc, #80]	; (8000ce4 <__aeabi_dadd+0x630>)
 8000c94:	e610      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000c96:	2280      	movs	r2, #128	; 0x80
 8000c98:	2400      	movs	r4, #0
 8000c9a:	0312      	lsls	r2, r2, #12
 8000c9c:	e680      	b.n	80009a0 <__aeabi_dadd+0x2ec>
 8000c9e:	001d      	movs	r5, r3
 8000ca0:	000f      	movs	r7, r1
 8000ca2:	3d20      	subs	r5, #32
 8000ca4:	40ef      	lsrs	r7, r5
 8000ca6:	46bc      	mov	ip, r7
 8000ca8:	2b20      	cmp	r3, #32
 8000caa:	d003      	beq.n	8000cb4 <__aeabi_dadd+0x600>
 8000cac:	2540      	movs	r5, #64	; 0x40
 8000cae:	1aeb      	subs	r3, r5, r3
 8000cb0:	4099      	lsls	r1, r3
 8000cb2:	4308      	orrs	r0, r1
 8000cb4:	0007      	movs	r7, r0
 8000cb6:	4663      	mov	r3, ip
 8000cb8:	1e78      	subs	r0, r7, #1
 8000cba:	4187      	sbcs	r7, r0
 8000cbc:	431f      	orrs	r7, r3
 8000cbe:	e769      	b.n	8000b94 <__aeabi_dadd+0x4e0>
 8000cc0:	1887      	adds	r7, r0, r2
 8000cc2:	4297      	cmp	r7, r2
 8000cc4:	419b      	sbcs	r3, r3
 8000cc6:	4441      	add	r1, r8
 8000cc8:	425b      	negs	r3, r3
 8000cca:	18c9      	adds	r1, r1, r3
 8000ccc:	0035      	movs	r5, r6
 8000cce:	e5a3      	b.n	8000818 <__aeabi_dadd+0x164>
 8000cd0:	003b      	movs	r3, r7
 8000cd2:	4333      	orrs	r3, r6
 8000cd4:	d0ce      	beq.n	8000c74 <__aeabi_dadd+0x5c0>
 8000cd6:	2207      	movs	r2, #7
 8000cd8:	0031      	movs	r1, r6
 8000cda:	403a      	ands	r2, r7
 8000cdc:	e652      	b.n	8000984 <__aeabi_dadd+0x2d0>
 8000cde:	2300      	movs	r3, #0
 8000ce0:	001a      	movs	r2, r3
 8000ce2:	e5f4      	b.n	80008ce <__aeabi_dadd+0x21a>
 8000ce4:	000007ff 	.word	0x000007ff
 8000ce8:	ff7fffff 	.word	0xff7fffff

08000cec <__aeabi_ddiv>:
 8000cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cee:	4657      	mov	r7, sl
 8000cf0:	46de      	mov	lr, fp
 8000cf2:	464e      	mov	r6, r9
 8000cf4:	4645      	mov	r5, r8
 8000cf6:	b5e0      	push	{r5, r6, r7, lr}
 8000cf8:	4683      	mov	fp, r0
 8000cfa:	0007      	movs	r7, r0
 8000cfc:	030e      	lsls	r6, r1, #12
 8000cfe:	0048      	lsls	r0, r1, #1
 8000d00:	b085      	sub	sp, #20
 8000d02:	4692      	mov	sl, r2
 8000d04:	001c      	movs	r4, r3
 8000d06:	0b36      	lsrs	r6, r6, #12
 8000d08:	0d40      	lsrs	r0, r0, #21
 8000d0a:	0fcd      	lsrs	r5, r1, #31
 8000d0c:	2800      	cmp	r0, #0
 8000d0e:	d100      	bne.n	8000d12 <__aeabi_ddiv+0x26>
 8000d10:	e09d      	b.n	8000e4e <__aeabi_ddiv+0x162>
 8000d12:	4b95      	ldr	r3, [pc, #596]	; (8000f68 <__aeabi_ddiv+0x27c>)
 8000d14:	4298      	cmp	r0, r3
 8000d16:	d039      	beq.n	8000d8c <__aeabi_ddiv+0xa0>
 8000d18:	2380      	movs	r3, #128	; 0x80
 8000d1a:	00f6      	lsls	r6, r6, #3
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	431e      	orrs	r6, r3
 8000d20:	4a92      	ldr	r2, [pc, #584]	; (8000f6c <__aeabi_ddiv+0x280>)
 8000d22:	0f7b      	lsrs	r3, r7, #29
 8000d24:	4333      	orrs	r3, r6
 8000d26:	4699      	mov	r9, r3
 8000d28:	4694      	mov	ip, r2
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	4463      	add	r3, ip
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	2300      	movs	r3, #0
 8000d32:	2600      	movs	r6, #0
 8000d34:	00ff      	lsls	r7, r7, #3
 8000d36:	9302      	str	r3, [sp, #8]
 8000d38:	0323      	lsls	r3, r4, #12
 8000d3a:	0b1b      	lsrs	r3, r3, #12
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	0063      	lsls	r3, r4, #1
 8000d40:	0fe4      	lsrs	r4, r4, #31
 8000d42:	4652      	mov	r2, sl
 8000d44:	0d5b      	lsrs	r3, r3, #21
 8000d46:	9401      	str	r4, [sp, #4]
 8000d48:	d100      	bne.n	8000d4c <__aeabi_ddiv+0x60>
 8000d4a:	e0b3      	b.n	8000eb4 <__aeabi_ddiv+0x1c8>
 8000d4c:	4986      	ldr	r1, [pc, #536]	; (8000f68 <__aeabi_ddiv+0x27c>)
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d100      	bne.n	8000d54 <__aeabi_ddiv+0x68>
 8000d52:	e09e      	b.n	8000e92 <__aeabi_ddiv+0x1a6>
 8000d54:	4642      	mov	r2, r8
 8000d56:	00d1      	lsls	r1, r2, #3
 8000d58:	2280      	movs	r2, #128	; 0x80
 8000d5a:	0412      	lsls	r2, r2, #16
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	4651      	mov	r1, sl
 8000d60:	0f49      	lsrs	r1, r1, #29
 8000d62:	4311      	orrs	r1, r2
 8000d64:	468b      	mov	fp, r1
 8000d66:	4981      	ldr	r1, [pc, #516]	; (8000f6c <__aeabi_ddiv+0x280>)
 8000d68:	4652      	mov	r2, sl
 8000d6a:	468c      	mov	ip, r1
 8000d6c:	9900      	ldr	r1, [sp, #0]
 8000d6e:	4463      	add	r3, ip
 8000d70:	1acb      	subs	r3, r1, r3
 8000d72:	2100      	movs	r1, #0
 8000d74:	00d2      	lsls	r2, r2, #3
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	002b      	movs	r3, r5
 8000d7a:	4063      	eors	r3, r4
 8000d7c:	469a      	mov	sl, r3
 8000d7e:	2e0f      	cmp	r6, #15
 8000d80:	d900      	bls.n	8000d84 <__aeabi_ddiv+0x98>
 8000d82:	e105      	b.n	8000f90 <__aeabi_ddiv+0x2a4>
 8000d84:	4b7a      	ldr	r3, [pc, #488]	; (8000f70 <__aeabi_ddiv+0x284>)
 8000d86:	00b6      	lsls	r6, r6, #2
 8000d88:	599b      	ldr	r3, [r3, r6]
 8000d8a:	469f      	mov	pc, r3
 8000d8c:	465b      	mov	r3, fp
 8000d8e:	4333      	orrs	r3, r6
 8000d90:	4699      	mov	r9, r3
 8000d92:	d000      	beq.n	8000d96 <__aeabi_ddiv+0xaa>
 8000d94:	e0b8      	b.n	8000f08 <__aeabi_ddiv+0x21c>
 8000d96:	2302      	movs	r3, #2
 8000d98:	2608      	movs	r6, #8
 8000d9a:	2700      	movs	r7, #0
 8000d9c:	9000      	str	r0, [sp, #0]
 8000d9e:	9302      	str	r3, [sp, #8]
 8000da0:	e7ca      	b.n	8000d38 <__aeabi_ddiv+0x4c>
 8000da2:	46cb      	mov	fp, r9
 8000da4:	003a      	movs	r2, r7
 8000da6:	9902      	ldr	r1, [sp, #8]
 8000da8:	9501      	str	r5, [sp, #4]
 8000daa:	9b01      	ldr	r3, [sp, #4]
 8000dac:	469a      	mov	sl, r3
 8000dae:	2902      	cmp	r1, #2
 8000db0:	d027      	beq.n	8000e02 <__aeabi_ddiv+0x116>
 8000db2:	2903      	cmp	r1, #3
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0xcc>
 8000db6:	e280      	b.n	80012ba <__aeabi_ddiv+0x5ce>
 8000db8:	2901      	cmp	r1, #1
 8000dba:	d044      	beq.n	8000e46 <__aeabi_ddiv+0x15a>
 8000dbc:	496d      	ldr	r1, [pc, #436]	; (8000f74 <__aeabi_ddiv+0x288>)
 8000dbe:	9b00      	ldr	r3, [sp, #0]
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	4463      	add	r3, ip
 8000dc4:	001c      	movs	r4, r3
 8000dc6:	2c00      	cmp	r4, #0
 8000dc8:	dd38      	ble.n	8000e3c <__aeabi_ddiv+0x150>
 8000dca:	0753      	lsls	r3, r2, #29
 8000dcc:	d000      	beq.n	8000dd0 <__aeabi_ddiv+0xe4>
 8000dce:	e213      	b.n	80011f8 <__aeabi_ddiv+0x50c>
 8000dd0:	08d2      	lsrs	r2, r2, #3
 8000dd2:	465b      	mov	r3, fp
 8000dd4:	01db      	lsls	r3, r3, #7
 8000dd6:	d509      	bpl.n	8000dec <__aeabi_ddiv+0x100>
 8000dd8:	4659      	mov	r1, fp
 8000dda:	4b67      	ldr	r3, [pc, #412]	; (8000f78 <__aeabi_ddiv+0x28c>)
 8000ddc:	4019      	ands	r1, r3
 8000dde:	468b      	mov	fp, r1
 8000de0:	2180      	movs	r1, #128	; 0x80
 8000de2:	00c9      	lsls	r1, r1, #3
 8000de4:	468c      	mov	ip, r1
 8000de6:	9b00      	ldr	r3, [sp, #0]
 8000de8:	4463      	add	r3, ip
 8000dea:	001c      	movs	r4, r3
 8000dec:	4b63      	ldr	r3, [pc, #396]	; (8000f7c <__aeabi_ddiv+0x290>)
 8000dee:	429c      	cmp	r4, r3
 8000df0:	dc07      	bgt.n	8000e02 <__aeabi_ddiv+0x116>
 8000df2:	465b      	mov	r3, fp
 8000df4:	0564      	lsls	r4, r4, #21
 8000df6:	075f      	lsls	r7, r3, #29
 8000df8:	025b      	lsls	r3, r3, #9
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	0b1b      	lsrs	r3, r3, #12
 8000dfe:	0d62      	lsrs	r2, r4, #21
 8000e00:	e002      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 8000e02:	2300      	movs	r3, #0
 8000e04:	2700      	movs	r7, #0
 8000e06:	4a58      	ldr	r2, [pc, #352]	; (8000f68 <__aeabi_ddiv+0x27c>)
 8000e08:	2100      	movs	r1, #0
 8000e0a:	031b      	lsls	r3, r3, #12
 8000e0c:	0b1c      	lsrs	r4, r3, #12
 8000e0e:	0d0b      	lsrs	r3, r1, #20
 8000e10:	051b      	lsls	r3, r3, #20
 8000e12:	4323      	orrs	r3, r4
 8000e14:	0514      	lsls	r4, r2, #20
 8000e16:	4a5a      	ldr	r2, [pc, #360]	; (8000f80 <__aeabi_ddiv+0x294>)
 8000e18:	0038      	movs	r0, r7
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	431c      	orrs	r4, r3
 8000e1e:	4653      	mov	r3, sl
 8000e20:	0064      	lsls	r4, r4, #1
 8000e22:	07db      	lsls	r3, r3, #31
 8000e24:	0864      	lsrs	r4, r4, #1
 8000e26:	431c      	orrs	r4, r3
 8000e28:	0021      	movs	r1, r4
 8000e2a:	b005      	add	sp, #20
 8000e2c:	bc3c      	pop	{r2, r3, r4, r5}
 8000e2e:	4690      	mov	r8, r2
 8000e30:	4699      	mov	r9, r3
 8000e32:	46a2      	mov	sl, r4
 8000e34:	46ab      	mov	fp, r5
 8000e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e38:	2201      	movs	r2, #1
 8000e3a:	4252      	negs	r2, r2
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	1b1b      	subs	r3, r3, r4
 8000e40:	2b38      	cmp	r3, #56	; 0x38
 8000e42:	dc00      	bgt.n	8000e46 <__aeabi_ddiv+0x15a>
 8000e44:	e1ad      	b.n	80011a2 <__aeabi_ddiv+0x4b6>
 8000e46:	2200      	movs	r2, #0
 8000e48:	2300      	movs	r3, #0
 8000e4a:	2700      	movs	r7, #0
 8000e4c:	e7dc      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 8000e4e:	465b      	mov	r3, fp
 8000e50:	4333      	orrs	r3, r6
 8000e52:	4699      	mov	r9, r3
 8000e54:	d05e      	beq.n	8000f14 <__aeabi_ddiv+0x228>
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d100      	bne.n	8000e5c <__aeabi_ddiv+0x170>
 8000e5a:	e18a      	b.n	8001172 <__aeabi_ddiv+0x486>
 8000e5c:	0030      	movs	r0, r6
 8000e5e:	f001 fa15 	bl	800228c <__clzsi2>
 8000e62:	0003      	movs	r3, r0
 8000e64:	3b0b      	subs	r3, #11
 8000e66:	2b1c      	cmp	r3, #28
 8000e68:	dd00      	ble.n	8000e6c <__aeabi_ddiv+0x180>
 8000e6a:	e17b      	b.n	8001164 <__aeabi_ddiv+0x478>
 8000e6c:	221d      	movs	r2, #29
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	465a      	mov	r2, fp
 8000e72:	0001      	movs	r1, r0
 8000e74:	40da      	lsrs	r2, r3
 8000e76:	3908      	subs	r1, #8
 8000e78:	408e      	lsls	r6, r1
 8000e7a:	0013      	movs	r3, r2
 8000e7c:	465f      	mov	r7, fp
 8000e7e:	4333      	orrs	r3, r6
 8000e80:	4699      	mov	r9, r3
 8000e82:	408f      	lsls	r7, r1
 8000e84:	4b3f      	ldr	r3, [pc, #252]	; (8000f84 <__aeabi_ddiv+0x298>)
 8000e86:	2600      	movs	r6, #0
 8000e88:	1a1b      	subs	r3, r3, r0
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	9302      	str	r3, [sp, #8]
 8000e90:	e752      	b.n	8000d38 <__aeabi_ddiv+0x4c>
 8000e92:	4641      	mov	r1, r8
 8000e94:	4653      	mov	r3, sl
 8000e96:	430b      	orrs	r3, r1
 8000e98:	493b      	ldr	r1, [pc, #236]	; (8000f88 <__aeabi_ddiv+0x29c>)
 8000e9a:	469b      	mov	fp, r3
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	9b00      	ldr	r3, [sp, #0]
 8000ea0:	4463      	add	r3, ip
 8000ea2:	9300      	str	r3, [sp, #0]
 8000ea4:	465b      	mov	r3, fp
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d13b      	bne.n	8000f22 <__aeabi_ddiv+0x236>
 8000eaa:	2302      	movs	r3, #2
 8000eac:	2200      	movs	r2, #0
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	e761      	b.n	8000d78 <__aeabi_ddiv+0x8c>
 8000eb4:	4643      	mov	r3, r8
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	469b      	mov	fp, r3
 8000eba:	d037      	beq.n	8000f2c <__aeabi_ddiv+0x240>
 8000ebc:	4643      	mov	r3, r8
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_ddiv+0x1d8>
 8000ec2:	e162      	b.n	800118a <__aeabi_ddiv+0x49e>
 8000ec4:	4640      	mov	r0, r8
 8000ec6:	f001 f9e1 	bl	800228c <__clzsi2>
 8000eca:	0003      	movs	r3, r0
 8000ecc:	3b0b      	subs	r3, #11
 8000ece:	2b1c      	cmp	r3, #28
 8000ed0:	dd00      	ble.n	8000ed4 <__aeabi_ddiv+0x1e8>
 8000ed2:	e153      	b.n	800117c <__aeabi_ddiv+0x490>
 8000ed4:	0002      	movs	r2, r0
 8000ed6:	4641      	mov	r1, r8
 8000ed8:	3a08      	subs	r2, #8
 8000eda:	4091      	lsls	r1, r2
 8000edc:	4688      	mov	r8, r1
 8000ede:	211d      	movs	r1, #29
 8000ee0:	1acb      	subs	r3, r1, r3
 8000ee2:	4651      	mov	r1, sl
 8000ee4:	40d9      	lsrs	r1, r3
 8000ee6:	000b      	movs	r3, r1
 8000ee8:	4641      	mov	r1, r8
 8000eea:	430b      	orrs	r3, r1
 8000eec:	469b      	mov	fp, r3
 8000eee:	4653      	mov	r3, sl
 8000ef0:	4093      	lsls	r3, r2
 8000ef2:	001a      	movs	r2, r3
 8000ef4:	9b00      	ldr	r3, [sp, #0]
 8000ef6:	4925      	ldr	r1, [pc, #148]	; (8000f8c <__aeabi_ddiv+0x2a0>)
 8000ef8:	469c      	mov	ip, r3
 8000efa:	4460      	add	r0, ip
 8000efc:	0003      	movs	r3, r0
 8000efe:	468c      	mov	ip, r1
 8000f00:	4463      	add	r3, ip
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2100      	movs	r1, #0
 8000f06:	e737      	b.n	8000d78 <__aeabi_ddiv+0x8c>
 8000f08:	2303      	movs	r3, #3
 8000f0a:	46b1      	mov	r9, r6
 8000f0c:	9000      	str	r0, [sp, #0]
 8000f0e:	260c      	movs	r6, #12
 8000f10:	9302      	str	r3, [sp, #8]
 8000f12:	e711      	b.n	8000d38 <__aeabi_ddiv+0x4c>
 8000f14:	2300      	movs	r3, #0
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	2604      	movs	r6, #4
 8000f1c:	2700      	movs	r7, #0
 8000f1e:	9302      	str	r3, [sp, #8]
 8000f20:	e70a      	b.n	8000d38 <__aeabi_ddiv+0x4c>
 8000f22:	2303      	movs	r3, #3
 8000f24:	46c3      	mov	fp, r8
 8000f26:	431e      	orrs	r6, r3
 8000f28:	2103      	movs	r1, #3
 8000f2a:	e725      	b.n	8000d78 <__aeabi_ddiv+0x8c>
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	431e      	orrs	r6, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	2101      	movs	r1, #1
 8000f34:	e720      	b.n	8000d78 <__aeabi_ddiv+0x8c>
 8000f36:	2300      	movs	r3, #0
 8000f38:	469a      	mov	sl, r3
 8000f3a:	2380      	movs	r3, #128	; 0x80
 8000f3c:	2700      	movs	r7, #0
 8000f3e:	031b      	lsls	r3, r3, #12
 8000f40:	4a09      	ldr	r2, [pc, #36]	; (8000f68 <__aeabi_ddiv+0x27c>)
 8000f42:	e761      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 8000f44:	2380      	movs	r3, #128	; 0x80
 8000f46:	4649      	mov	r1, r9
 8000f48:	031b      	lsls	r3, r3, #12
 8000f4a:	4219      	tst	r1, r3
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_ddiv+0x264>
 8000f4e:	e0e2      	b.n	8001116 <__aeabi_ddiv+0x42a>
 8000f50:	4659      	mov	r1, fp
 8000f52:	4219      	tst	r1, r3
 8000f54:	d000      	beq.n	8000f58 <__aeabi_ddiv+0x26c>
 8000f56:	e0de      	b.n	8001116 <__aeabi_ddiv+0x42a>
 8000f58:	430b      	orrs	r3, r1
 8000f5a:	031b      	lsls	r3, r3, #12
 8000f5c:	0017      	movs	r7, r2
 8000f5e:	0b1b      	lsrs	r3, r3, #12
 8000f60:	46a2      	mov	sl, r4
 8000f62:	4a01      	ldr	r2, [pc, #4]	; (8000f68 <__aeabi_ddiv+0x27c>)
 8000f64:	e750      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	000007ff 	.word	0x000007ff
 8000f6c:	fffffc01 	.word	0xfffffc01
 8000f70:	080067f0 	.word	0x080067f0
 8000f74:	000003ff 	.word	0x000003ff
 8000f78:	feffffff 	.word	0xfeffffff
 8000f7c:	000007fe 	.word	0x000007fe
 8000f80:	800fffff 	.word	0x800fffff
 8000f84:	fffffc0d 	.word	0xfffffc0d
 8000f88:	fffff801 	.word	0xfffff801
 8000f8c:	000003f3 	.word	0x000003f3
 8000f90:	45d9      	cmp	r9, fp
 8000f92:	d900      	bls.n	8000f96 <__aeabi_ddiv+0x2aa>
 8000f94:	e0cb      	b.n	800112e <__aeabi_ddiv+0x442>
 8000f96:	d100      	bne.n	8000f9a <__aeabi_ddiv+0x2ae>
 8000f98:	e0c6      	b.n	8001128 <__aeabi_ddiv+0x43c>
 8000f9a:	003c      	movs	r4, r7
 8000f9c:	4648      	mov	r0, r9
 8000f9e:	2700      	movs	r7, #0
 8000fa0:	9b00      	ldr	r3, [sp, #0]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	465b      	mov	r3, fp
 8000fa8:	0e16      	lsrs	r6, r2, #24
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	431e      	orrs	r6, r3
 8000fae:	0213      	lsls	r3, r2, #8
 8000fb0:	4698      	mov	r8, r3
 8000fb2:	0433      	lsls	r3, r6, #16
 8000fb4:	0c1b      	lsrs	r3, r3, #16
 8000fb6:	4699      	mov	r9, r3
 8000fb8:	0c31      	lsrs	r1, r6, #16
 8000fba:	9101      	str	r1, [sp, #4]
 8000fbc:	f7ff f92a 	bl	8000214 <__aeabi_uidivmod>
 8000fc0:	464a      	mov	r2, r9
 8000fc2:	4342      	muls	r2, r0
 8000fc4:	040b      	lsls	r3, r1, #16
 8000fc6:	0c21      	lsrs	r1, r4, #16
 8000fc8:	0005      	movs	r5, r0
 8000fca:	4319      	orrs	r1, r3
 8000fcc:	428a      	cmp	r2, r1
 8000fce:	d907      	bls.n	8000fe0 <__aeabi_ddiv+0x2f4>
 8000fd0:	1989      	adds	r1, r1, r6
 8000fd2:	3d01      	subs	r5, #1
 8000fd4:	428e      	cmp	r6, r1
 8000fd6:	d803      	bhi.n	8000fe0 <__aeabi_ddiv+0x2f4>
 8000fd8:	428a      	cmp	r2, r1
 8000fda:	d901      	bls.n	8000fe0 <__aeabi_ddiv+0x2f4>
 8000fdc:	1e85      	subs	r5, r0, #2
 8000fde:	1989      	adds	r1, r1, r6
 8000fe0:	1a88      	subs	r0, r1, r2
 8000fe2:	9901      	ldr	r1, [sp, #4]
 8000fe4:	f7ff f916 	bl	8000214 <__aeabi_uidivmod>
 8000fe8:	0409      	lsls	r1, r1, #16
 8000fea:	468c      	mov	ip, r1
 8000fec:	464a      	mov	r2, r9
 8000fee:	0421      	lsls	r1, r4, #16
 8000ff0:	4664      	mov	r4, ip
 8000ff2:	4342      	muls	r2, r0
 8000ff4:	0c09      	lsrs	r1, r1, #16
 8000ff6:	0003      	movs	r3, r0
 8000ff8:	4321      	orrs	r1, r4
 8000ffa:	428a      	cmp	r2, r1
 8000ffc:	d904      	bls.n	8001008 <__aeabi_ddiv+0x31c>
 8000ffe:	1989      	adds	r1, r1, r6
 8001000:	3b01      	subs	r3, #1
 8001002:	428e      	cmp	r6, r1
 8001004:	d800      	bhi.n	8001008 <__aeabi_ddiv+0x31c>
 8001006:	e0f1      	b.n	80011ec <__aeabi_ddiv+0x500>
 8001008:	042d      	lsls	r5, r5, #16
 800100a:	431d      	orrs	r5, r3
 800100c:	46ab      	mov	fp, r5
 800100e:	4643      	mov	r3, r8
 8001010:	1a89      	subs	r1, r1, r2
 8001012:	4642      	mov	r2, r8
 8001014:	0c28      	lsrs	r0, r5, #16
 8001016:	0412      	lsls	r2, r2, #16
 8001018:	0c1d      	lsrs	r5, r3, #16
 800101a:	465b      	mov	r3, fp
 800101c:	0c14      	lsrs	r4, r2, #16
 800101e:	0022      	movs	r2, r4
 8001020:	041b      	lsls	r3, r3, #16
 8001022:	0c1b      	lsrs	r3, r3, #16
 8001024:	435a      	muls	r2, r3
 8001026:	9403      	str	r4, [sp, #12]
 8001028:	436b      	muls	r3, r5
 800102a:	4344      	muls	r4, r0
 800102c:	9502      	str	r5, [sp, #8]
 800102e:	4368      	muls	r0, r5
 8001030:	191b      	adds	r3, r3, r4
 8001032:	0c15      	lsrs	r5, r2, #16
 8001034:	18eb      	adds	r3, r5, r3
 8001036:	429c      	cmp	r4, r3
 8001038:	d903      	bls.n	8001042 <__aeabi_ddiv+0x356>
 800103a:	2480      	movs	r4, #128	; 0x80
 800103c:	0264      	lsls	r4, r4, #9
 800103e:	46a4      	mov	ip, r4
 8001040:	4460      	add	r0, ip
 8001042:	0c1c      	lsrs	r4, r3, #16
 8001044:	0415      	lsls	r5, r2, #16
 8001046:	041b      	lsls	r3, r3, #16
 8001048:	0c2d      	lsrs	r5, r5, #16
 800104a:	1820      	adds	r0, r4, r0
 800104c:	195d      	adds	r5, r3, r5
 800104e:	4281      	cmp	r1, r0
 8001050:	d377      	bcc.n	8001142 <__aeabi_ddiv+0x456>
 8001052:	d073      	beq.n	800113c <__aeabi_ddiv+0x450>
 8001054:	1a0c      	subs	r4, r1, r0
 8001056:	4aa2      	ldr	r2, [pc, #648]	; (80012e0 <__aeabi_ddiv+0x5f4>)
 8001058:	1b7d      	subs	r5, r7, r5
 800105a:	42af      	cmp	r7, r5
 800105c:	41bf      	sbcs	r7, r7
 800105e:	4694      	mov	ip, r2
 8001060:	9b00      	ldr	r3, [sp, #0]
 8001062:	427f      	negs	r7, r7
 8001064:	4463      	add	r3, ip
 8001066:	1be0      	subs	r0, r4, r7
 8001068:	001c      	movs	r4, r3
 800106a:	4286      	cmp	r6, r0
 800106c:	d100      	bne.n	8001070 <__aeabi_ddiv+0x384>
 800106e:	e0db      	b.n	8001228 <__aeabi_ddiv+0x53c>
 8001070:	9901      	ldr	r1, [sp, #4]
 8001072:	f7ff f8cf 	bl	8000214 <__aeabi_uidivmod>
 8001076:	464a      	mov	r2, r9
 8001078:	4342      	muls	r2, r0
 800107a:	040b      	lsls	r3, r1, #16
 800107c:	0c29      	lsrs	r1, r5, #16
 800107e:	0007      	movs	r7, r0
 8001080:	4319      	orrs	r1, r3
 8001082:	428a      	cmp	r2, r1
 8001084:	d907      	bls.n	8001096 <__aeabi_ddiv+0x3aa>
 8001086:	1989      	adds	r1, r1, r6
 8001088:	3f01      	subs	r7, #1
 800108a:	428e      	cmp	r6, r1
 800108c:	d803      	bhi.n	8001096 <__aeabi_ddiv+0x3aa>
 800108e:	428a      	cmp	r2, r1
 8001090:	d901      	bls.n	8001096 <__aeabi_ddiv+0x3aa>
 8001092:	1e87      	subs	r7, r0, #2
 8001094:	1989      	adds	r1, r1, r6
 8001096:	1a88      	subs	r0, r1, r2
 8001098:	9901      	ldr	r1, [sp, #4]
 800109a:	f7ff f8bb 	bl	8000214 <__aeabi_uidivmod>
 800109e:	0409      	lsls	r1, r1, #16
 80010a0:	464a      	mov	r2, r9
 80010a2:	4689      	mov	r9, r1
 80010a4:	0429      	lsls	r1, r5, #16
 80010a6:	464d      	mov	r5, r9
 80010a8:	4342      	muls	r2, r0
 80010aa:	0c09      	lsrs	r1, r1, #16
 80010ac:	0003      	movs	r3, r0
 80010ae:	4329      	orrs	r1, r5
 80010b0:	428a      	cmp	r2, r1
 80010b2:	d907      	bls.n	80010c4 <__aeabi_ddiv+0x3d8>
 80010b4:	1989      	adds	r1, r1, r6
 80010b6:	3b01      	subs	r3, #1
 80010b8:	428e      	cmp	r6, r1
 80010ba:	d803      	bhi.n	80010c4 <__aeabi_ddiv+0x3d8>
 80010bc:	428a      	cmp	r2, r1
 80010be:	d901      	bls.n	80010c4 <__aeabi_ddiv+0x3d8>
 80010c0:	1e83      	subs	r3, r0, #2
 80010c2:	1989      	adds	r1, r1, r6
 80010c4:	043f      	lsls	r7, r7, #16
 80010c6:	1a89      	subs	r1, r1, r2
 80010c8:	003a      	movs	r2, r7
 80010ca:	9f03      	ldr	r7, [sp, #12]
 80010cc:	431a      	orrs	r2, r3
 80010ce:	0038      	movs	r0, r7
 80010d0:	0413      	lsls	r3, r2, #16
 80010d2:	0c1b      	lsrs	r3, r3, #16
 80010d4:	4358      	muls	r0, r3
 80010d6:	4681      	mov	r9, r0
 80010d8:	9802      	ldr	r0, [sp, #8]
 80010da:	0c15      	lsrs	r5, r2, #16
 80010dc:	436f      	muls	r7, r5
 80010de:	4343      	muls	r3, r0
 80010e0:	4345      	muls	r5, r0
 80010e2:	4648      	mov	r0, r9
 80010e4:	0c00      	lsrs	r0, r0, #16
 80010e6:	4684      	mov	ip, r0
 80010e8:	19db      	adds	r3, r3, r7
 80010ea:	4463      	add	r3, ip
 80010ec:	429f      	cmp	r7, r3
 80010ee:	d903      	bls.n	80010f8 <__aeabi_ddiv+0x40c>
 80010f0:	2080      	movs	r0, #128	; 0x80
 80010f2:	0240      	lsls	r0, r0, #9
 80010f4:	4684      	mov	ip, r0
 80010f6:	4465      	add	r5, ip
 80010f8:	4648      	mov	r0, r9
 80010fa:	0c1f      	lsrs	r7, r3, #16
 80010fc:	0400      	lsls	r0, r0, #16
 80010fe:	041b      	lsls	r3, r3, #16
 8001100:	0c00      	lsrs	r0, r0, #16
 8001102:	197d      	adds	r5, r7, r5
 8001104:	1818      	adds	r0, r3, r0
 8001106:	42a9      	cmp	r1, r5
 8001108:	d200      	bcs.n	800110c <__aeabi_ddiv+0x420>
 800110a:	e084      	b.n	8001216 <__aeabi_ddiv+0x52a>
 800110c:	d100      	bne.n	8001110 <__aeabi_ddiv+0x424>
 800110e:	e07f      	b.n	8001210 <__aeabi_ddiv+0x524>
 8001110:	2301      	movs	r3, #1
 8001112:	431a      	orrs	r2, r3
 8001114:	e657      	b.n	8000dc6 <__aeabi_ddiv+0xda>
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	464a      	mov	r2, r9
 800111a:	031b      	lsls	r3, r3, #12
 800111c:	4313      	orrs	r3, r2
 800111e:	031b      	lsls	r3, r3, #12
 8001120:	0b1b      	lsrs	r3, r3, #12
 8001122:	46aa      	mov	sl, r5
 8001124:	4a6f      	ldr	r2, [pc, #444]	; (80012e4 <__aeabi_ddiv+0x5f8>)
 8001126:	e66f      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 8001128:	42ba      	cmp	r2, r7
 800112a:	d900      	bls.n	800112e <__aeabi_ddiv+0x442>
 800112c:	e735      	b.n	8000f9a <__aeabi_ddiv+0x2ae>
 800112e:	464b      	mov	r3, r9
 8001130:	07dc      	lsls	r4, r3, #31
 8001132:	0858      	lsrs	r0, r3, #1
 8001134:	087b      	lsrs	r3, r7, #1
 8001136:	431c      	orrs	r4, r3
 8001138:	07ff      	lsls	r7, r7, #31
 800113a:	e734      	b.n	8000fa6 <__aeabi_ddiv+0x2ba>
 800113c:	2400      	movs	r4, #0
 800113e:	42af      	cmp	r7, r5
 8001140:	d289      	bcs.n	8001056 <__aeabi_ddiv+0x36a>
 8001142:	4447      	add	r7, r8
 8001144:	4547      	cmp	r7, r8
 8001146:	41a4      	sbcs	r4, r4
 8001148:	465b      	mov	r3, fp
 800114a:	4264      	negs	r4, r4
 800114c:	19a4      	adds	r4, r4, r6
 800114e:	1864      	adds	r4, r4, r1
 8001150:	3b01      	subs	r3, #1
 8001152:	42a6      	cmp	r6, r4
 8001154:	d21e      	bcs.n	8001194 <__aeabi_ddiv+0x4a8>
 8001156:	42a0      	cmp	r0, r4
 8001158:	d86d      	bhi.n	8001236 <__aeabi_ddiv+0x54a>
 800115a:	d100      	bne.n	800115e <__aeabi_ddiv+0x472>
 800115c:	e0b6      	b.n	80012cc <__aeabi_ddiv+0x5e0>
 800115e:	1a24      	subs	r4, r4, r0
 8001160:	469b      	mov	fp, r3
 8001162:	e778      	b.n	8001056 <__aeabi_ddiv+0x36a>
 8001164:	0003      	movs	r3, r0
 8001166:	465a      	mov	r2, fp
 8001168:	3b28      	subs	r3, #40	; 0x28
 800116a:	409a      	lsls	r2, r3
 800116c:	2700      	movs	r7, #0
 800116e:	4691      	mov	r9, r2
 8001170:	e688      	b.n	8000e84 <__aeabi_ddiv+0x198>
 8001172:	4658      	mov	r0, fp
 8001174:	f001 f88a 	bl	800228c <__clzsi2>
 8001178:	3020      	adds	r0, #32
 800117a:	e672      	b.n	8000e62 <__aeabi_ddiv+0x176>
 800117c:	0003      	movs	r3, r0
 800117e:	4652      	mov	r2, sl
 8001180:	3b28      	subs	r3, #40	; 0x28
 8001182:	409a      	lsls	r2, r3
 8001184:	4693      	mov	fp, r2
 8001186:	2200      	movs	r2, #0
 8001188:	e6b4      	b.n	8000ef4 <__aeabi_ddiv+0x208>
 800118a:	4650      	mov	r0, sl
 800118c:	f001 f87e 	bl	800228c <__clzsi2>
 8001190:	3020      	adds	r0, #32
 8001192:	e69a      	b.n	8000eca <__aeabi_ddiv+0x1de>
 8001194:	42a6      	cmp	r6, r4
 8001196:	d1e2      	bne.n	800115e <__aeabi_ddiv+0x472>
 8001198:	45b8      	cmp	r8, r7
 800119a:	d9dc      	bls.n	8001156 <__aeabi_ddiv+0x46a>
 800119c:	1a34      	subs	r4, r6, r0
 800119e:	469b      	mov	fp, r3
 80011a0:	e759      	b.n	8001056 <__aeabi_ddiv+0x36a>
 80011a2:	2b1f      	cmp	r3, #31
 80011a4:	dc65      	bgt.n	8001272 <__aeabi_ddiv+0x586>
 80011a6:	4c50      	ldr	r4, [pc, #320]	; (80012e8 <__aeabi_ddiv+0x5fc>)
 80011a8:	9900      	ldr	r1, [sp, #0]
 80011aa:	46a4      	mov	ip, r4
 80011ac:	465c      	mov	r4, fp
 80011ae:	4461      	add	r1, ip
 80011b0:	0008      	movs	r0, r1
 80011b2:	408c      	lsls	r4, r1
 80011b4:	0011      	movs	r1, r2
 80011b6:	4082      	lsls	r2, r0
 80011b8:	40d9      	lsrs	r1, r3
 80011ba:	1e50      	subs	r0, r2, #1
 80011bc:	4182      	sbcs	r2, r0
 80011be:	430c      	orrs	r4, r1
 80011c0:	4314      	orrs	r4, r2
 80011c2:	465a      	mov	r2, fp
 80011c4:	40da      	lsrs	r2, r3
 80011c6:	0013      	movs	r3, r2
 80011c8:	0762      	lsls	r2, r4, #29
 80011ca:	d009      	beq.n	80011e0 <__aeabi_ddiv+0x4f4>
 80011cc:	220f      	movs	r2, #15
 80011ce:	4022      	ands	r2, r4
 80011d0:	2a04      	cmp	r2, #4
 80011d2:	d005      	beq.n	80011e0 <__aeabi_ddiv+0x4f4>
 80011d4:	0022      	movs	r2, r4
 80011d6:	1d14      	adds	r4, r2, #4
 80011d8:	4294      	cmp	r4, r2
 80011da:	4189      	sbcs	r1, r1
 80011dc:	4249      	negs	r1, r1
 80011de:	185b      	adds	r3, r3, r1
 80011e0:	021a      	lsls	r2, r3, #8
 80011e2:	d562      	bpl.n	80012aa <__aeabi_ddiv+0x5be>
 80011e4:	2201      	movs	r2, #1
 80011e6:	2300      	movs	r3, #0
 80011e8:	2700      	movs	r7, #0
 80011ea:	e60d      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 80011ec:	428a      	cmp	r2, r1
 80011ee:	d800      	bhi.n	80011f2 <__aeabi_ddiv+0x506>
 80011f0:	e70a      	b.n	8001008 <__aeabi_ddiv+0x31c>
 80011f2:	1e83      	subs	r3, r0, #2
 80011f4:	1989      	adds	r1, r1, r6
 80011f6:	e707      	b.n	8001008 <__aeabi_ddiv+0x31c>
 80011f8:	230f      	movs	r3, #15
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d100      	bne.n	8001202 <__aeabi_ddiv+0x516>
 8001200:	e5e6      	b.n	8000dd0 <__aeabi_ddiv+0xe4>
 8001202:	1d17      	adds	r7, r2, #4
 8001204:	4297      	cmp	r7, r2
 8001206:	4192      	sbcs	r2, r2
 8001208:	4253      	negs	r3, r2
 800120a:	449b      	add	fp, r3
 800120c:	08fa      	lsrs	r2, r7, #3
 800120e:	e5e0      	b.n	8000dd2 <__aeabi_ddiv+0xe6>
 8001210:	2800      	cmp	r0, #0
 8001212:	d100      	bne.n	8001216 <__aeabi_ddiv+0x52a>
 8001214:	e5d7      	b.n	8000dc6 <__aeabi_ddiv+0xda>
 8001216:	1871      	adds	r1, r6, r1
 8001218:	1e53      	subs	r3, r2, #1
 800121a:	42b1      	cmp	r1, r6
 800121c:	d327      	bcc.n	800126e <__aeabi_ddiv+0x582>
 800121e:	42a9      	cmp	r1, r5
 8001220:	d315      	bcc.n	800124e <__aeabi_ddiv+0x562>
 8001222:	d058      	beq.n	80012d6 <__aeabi_ddiv+0x5ea>
 8001224:	001a      	movs	r2, r3
 8001226:	e773      	b.n	8001110 <__aeabi_ddiv+0x424>
 8001228:	2b00      	cmp	r3, #0
 800122a:	dc00      	bgt.n	800122e <__aeabi_ddiv+0x542>
 800122c:	e604      	b.n	8000e38 <__aeabi_ddiv+0x14c>
 800122e:	2301      	movs	r3, #1
 8001230:	2200      	movs	r2, #0
 8001232:	449b      	add	fp, r3
 8001234:	e5cd      	b.n	8000dd2 <__aeabi_ddiv+0xe6>
 8001236:	2302      	movs	r3, #2
 8001238:	4447      	add	r7, r8
 800123a:	4547      	cmp	r7, r8
 800123c:	4189      	sbcs	r1, r1
 800123e:	425b      	negs	r3, r3
 8001240:	469c      	mov	ip, r3
 8001242:	4249      	negs	r1, r1
 8001244:	1989      	adds	r1, r1, r6
 8001246:	190c      	adds	r4, r1, r4
 8001248:	44e3      	add	fp, ip
 800124a:	1a24      	subs	r4, r4, r0
 800124c:	e703      	b.n	8001056 <__aeabi_ddiv+0x36a>
 800124e:	4643      	mov	r3, r8
 8001250:	005f      	lsls	r7, r3, #1
 8001252:	4547      	cmp	r7, r8
 8001254:	419b      	sbcs	r3, r3
 8001256:	46b8      	mov	r8, r7
 8001258:	425b      	negs	r3, r3
 800125a:	199e      	adds	r6, r3, r6
 800125c:	3a02      	subs	r2, #2
 800125e:	1989      	adds	r1, r1, r6
 8001260:	42a9      	cmp	r1, r5
 8001262:	d000      	beq.n	8001266 <__aeabi_ddiv+0x57a>
 8001264:	e754      	b.n	8001110 <__aeabi_ddiv+0x424>
 8001266:	4540      	cmp	r0, r8
 8001268:	d000      	beq.n	800126c <__aeabi_ddiv+0x580>
 800126a:	e751      	b.n	8001110 <__aeabi_ddiv+0x424>
 800126c:	e5ab      	b.n	8000dc6 <__aeabi_ddiv+0xda>
 800126e:	001a      	movs	r2, r3
 8001270:	e7f6      	b.n	8001260 <__aeabi_ddiv+0x574>
 8001272:	211f      	movs	r1, #31
 8001274:	465f      	mov	r7, fp
 8001276:	4249      	negs	r1, r1
 8001278:	1b0c      	subs	r4, r1, r4
 800127a:	40e7      	lsrs	r7, r4
 800127c:	2b20      	cmp	r3, #32
 800127e:	d007      	beq.n	8001290 <__aeabi_ddiv+0x5a4>
 8001280:	491a      	ldr	r1, [pc, #104]	; (80012ec <__aeabi_ddiv+0x600>)
 8001282:	9b00      	ldr	r3, [sp, #0]
 8001284:	468c      	mov	ip, r1
 8001286:	4463      	add	r3, ip
 8001288:	0018      	movs	r0, r3
 800128a:	465b      	mov	r3, fp
 800128c:	4083      	lsls	r3, r0
 800128e:	431a      	orrs	r2, r3
 8001290:	1e50      	subs	r0, r2, #1
 8001292:	4182      	sbcs	r2, r0
 8001294:	433a      	orrs	r2, r7
 8001296:	2707      	movs	r7, #7
 8001298:	2300      	movs	r3, #0
 800129a:	4017      	ands	r7, r2
 800129c:	d009      	beq.n	80012b2 <__aeabi_ddiv+0x5c6>
 800129e:	210f      	movs	r1, #15
 80012a0:	2300      	movs	r3, #0
 80012a2:	4011      	ands	r1, r2
 80012a4:	0014      	movs	r4, r2
 80012a6:	2904      	cmp	r1, #4
 80012a8:	d195      	bne.n	80011d6 <__aeabi_ddiv+0x4ea>
 80012aa:	0022      	movs	r2, r4
 80012ac:	075f      	lsls	r7, r3, #29
 80012ae:	025b      	lsls	r3, r3, #9
 80012b0:	0b1b      	lsrs	r3, r3, #12
 80012b2:	08d2      	lsrs	r2, r2, #3
 80012b4:	4317      	orrs	r7, r2
 80012b6:	2200      	movs	r2, #0
 80012b8:	e5a6      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 80012ba:	2380      	movs	r3, #128	; 0x80
 80012bc:	4659      	mov	r1, fp
 80012be:	031b      	lsls	r3, r3, #12
 80012c0:	430b      	orrs	r3, r1
 80012c2:	031b      	lsls	r3, r3, #12
 80012c4:	0017      	movs	r7, r2
 80012c6:	0b1b      	lsrs	r3, r3, #12
 80012c8:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <__aeabi_ddiv+0x5f8>)
 80012ca:	e59d      	b.n	8000e08 <__aeabi_ddiv+0x11c>
 80012cc:	42bd      	cmp	r5, r7
 80012ce:	d8b2      	bhi.n	8001236 <__aeabi_ddiv+0x54a>
 80012d0:	469b      	mov	fp, r3
 80012d2:	2400      	movs	r4, #0
 80012d4:	e6bf      	b.n	8001056 <__aeabi_ddiv+0x36a>
 80012d6:	4580      	cmp	r8, r0
 80012d8:	d3b9      	bcc.n	800124e <__aeabi_ddiv+0x562>
 80012da:	001a      	movs	r2, r3
 80012dc:	e7c3      	b.n	8001266 <__aeabi_ddiv+0x57a>
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	000003ff 	.word	0x000003ff
 80012e4:	000007ff 	.word	0x000007ff
 80012e8:	0000041e 	.word	0x0000041e
 80012ec:	0000043e 	.word	0x0000043e

080012f0 <__eqdf2>:
 80012f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012f2:	464f      	mov	r7, r9
 80012f4:	4646      	mov	r6, r8
 80012f6:	46d6      	mov	lr, sl
 80012f8:	4684      	mov	ip, r0
 80012fa:	b5c0      	push	{r6, r7, lr}
 80012fc:	4680      	mov	r8, r0
 80012fe:	4e19      	ldr	r6, [pc, #100]	; (8001364 <__eqdf2+0x74>)
 8001300:	0318      	lsls	r0, r3, #12
 8001302:	030f      	lsls	r7, r1, #12
 8001304:	004d      	lsls	r5, r1, #1
 8001306:	0b00      	lsrs	r0, r0, #12
 8001308:	005c      	lsls	r4, r3, #1
 800130a:	4682      	mov	sl, r0
 800130c:	0b3f      	lsrs	r7, r7, #12
 800130e:	0d6d      	lsrs	r5, r5, #21
 8001310:	0fc9      	lsrs	r1, r1, #31
 8001312:	4691      	mov	r9, r2
 8001314:	0d64      	lsrs	r4, r4, #21
 8001316:	0fdb      	lsrs	r3, r3, #31
 8001318:	2001      	movs	r0, #1
 800131a:	42b5      	cmp	r5, r6
 800131c:	d00a      	beq.n	8001334 <__eqdf2+0x44>
 800131e:	42b4      	cmp	r4, r6
 8001320:	d003      	beq.n	800132a <__eqdf2+0x3a>
 8001322:	42a5      	cmp	r5, r4
 8001324:	d101      	bne.n	800132a <__eqdf2+0x3a>
 8001326:	4557      	cmp	r7, sl
 8001328:	d00c      	beq.n	8001344 <__eqdf2+0x54>
 800132a:	bc1c      	pop	{r2, r3, r4}
 800132c:	4690      	mov	r8, r2
 800132e:	4699      	mov	r9, r3
 8001330:	46a2      	mov	sl, r4
 8001332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001334:	4666      	mov	r6, ip
 8001336:	433e      	orrs	r6, r7
 8001338:	d1f7      	bne.n	800132a <__eqdf2+0x3a>
 800133a:	42ac      	cmp	r4, r5
 800133c:	d1f5      	bne.n	800132a <__eqdf2+0x3a>
 800133e:	4654      	mov	r4, sl
 8001340:	4314      	orrs	r4, r2
 8001342:	d1f2      	bne.n	800132a <__eqdf2+0x3a>
 8001344:	2001      	movs	r0, #1
 8001346:	45c8      	cmp	r8, r9
 8001348:	d1ef      	bne.n	800132a <__eqdf2+0x3a>
 800134a:	4299      	cmp	r1, r3
 800134c:	d007      	beq.n	800135e <__eqdf2+0x6e>
 800134e:	2d00      	cmp	r5, #0
 8001350:	d1eb      	bne.n	800132a <__eqdf2+0x3a>
 8001352:	4663      	mov	r3, ip
 8001354:	431f      	orrs	r7, r3
 8001356:	0038      	movs	r0, r7
 8001358:	1e47      	subs	r7, r0, #1
 800135a:	41b8      	sbcs	r0, r7
 800135c:	e7e5      	b.n	800132a <__eqdf2+0x3a>
 800135e:	2000      	movs	r0, #0
 8001360:	e7e3      	b.n	800132a <__eqdf2+0x3a>
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	000007ff 	.word	0x000007ff

08001368 <__gedf2>:
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	464f      	mov	r7, r9
 800136c:	4646      	mov	r6, r8
 800136e:	46d6      	mov	lr, sl
 8001370:	004d      	lsls	r5, r1, #1
 8001372:	b5c0      	push	{r6, r7, lr}
 8001374:	030e      	lsls	r6, r1, #12
 8001376:	0fc9      	lsrs	r1, r1, #31
 8001378:	468a      	mov	sl, r1
 800137a:	492c      	ldr	r1, [pc, #176]	; (800142c <__gedf2+0xc4>)
 800137c:	031f      	lsls	r7, r3, #12
 800137e:	005c      	lsls	r4, r3, #1
 8001380:	4680      	mov	r8, r0
 8001382:	0b36      	lsrs	r6, r6, #12
 8001384:	0d6d      	lsrs	r5, r5, #21
 8001386:	4691      	mov	r9, r2
 8001388:	0b3f      	lsrs	r7, r7, #12
 800138a:	0d64      	lsrs	r4, r4, #21
 800138c:	0fdb      	lsrs	r3, r3, #31
 800138e:	428d      	cmp	r5, r1
 8001390:	d01e      	beq.n	80013d0 <__gedf2+0x68>
 8001392:	428c      	cmp	r4, r1
 8001394:	d016      	beq.n	80013c4 <__gedf2+0x5c>
 8001396:	2d00      	cmp	r5, #0
 8001398:	d11e      	bne.n	80013d8 <__gedf2+0x70>
 800139a:	4330      	orrs	r0, r6
 800139c:	4684      	mov	ip, r0
 800139e:	2c00      	cmp	r4, #0
 80013a0:	d101      	bne.n	80013a6 <__gedf2+0x3e>
 80013a2:	433a      	orrs	r2, r7
 80013a4:	d023      	beq.n	80013ee <__gedf2+0x86>
 80013a6:	4662      	mov	r2, ip
 80013a8:	2a00      	cmp	r2, #0
 80013aa:	d01a      	beq.n	80013e2 <__gedf2+0x7a>
 80013ac:	459a      	cmp	sl, r3
 80013ae:	d029      	beq.n	8001404 <__gedf2+0x9c>
 80013b0:	4651      	mov	r1, sl
 80013b2:	2002      	movs	r0, #2
 80013b4:	3901      	subs	r1, #1
 80013b6:	4008      	ands	r0, r1
 80013b8:	3801      	subs	r0, #1
 80013ba:	bc1c      	pop	{r2, r3, r4}
 80013bc:	4690      	mov	r8, r2
 80013be:	4699      	mov	r9, r3
 80013c0:	46a2      	mov	sl, r4
 80013c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c4:	0039      	movs	r1, r7
 80013c6:	4311      	orrs	r1, r2
 80013c8:	d0e5      	beq.n	8001396 <__gedf2+0x2e>
 80013ca:	2002      	movs	r0, #2
 80013cc:	4240      	negs	r0, r0
 80013ce:	e7f4      	b.n	80013ba <__gedf2+0x52>
 80013d0:	4330      	orrs	r0, r6
 80013d2:	d1fa      	bne.n	80013ca <__gedf2+0x62>
 80013d4:	42ac      	cmp	r4, r5
 80013d6:	d00f      	beq.n	80013f8 <__gedf2+0x90>
 80013d8:	2c00      	cmp	r4, #0
 80013da:	d10f      	bne.n	80013fc <__gedf2+0x94>
 80013dc:	433a      	orrs	r2, r7
 80013de:	d0e7      	beq.n	80013b0 <__gedf2+0x48>
 80013e0:	e00c      	b.n	80013fc <__gedf2+0x94>
 80013e2:	2201      	movs	r2, #1
 80013e4:	3b01      	subs	r3, #1
 80013e6:	4393      	bics	r3, r2
 80013e8:	0018      	movs	r0, r3
 80013ea:	3001      	adds	r0, #1
 80013ec:	e7e5      	b.n	80013ba <__gedf2+0x52>
 80013ee:	4663      	mov	r3, ip
 80013f0:	2000      	movs	r0, #0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0e1      	beq.n	80013ba <__gedf2+0x52>
 80013f6:	e7db      	b.n	80013b0 <__gedf2+0x48>
 80013f8:	433a      	orrs	r2, r7
 80013fa:	d1e6      	bne.n	80013ca <__gedf2+0x62>
 80013fc:	459a      	cmp	sl, r3
 80013fe:	d1d7      	bne.n	80013b0 <__gedf2+0x48>
 8001400:	42a5      	cmp	r5, r4
 8001402:	dcd5      	bgt.n	80013b0 <__gedf2+0x48>
 8001404:	42a5      	cmp	r5, r4
 8001406:	db05      	blt.n	8001414 <__gedf2+0xac>
 8001408:	42be      	cmp	r6, r7
 800140a:	d8d1      	bhi.n	80013b0 <__gedf2+0x48>
 800140c:	d008      	beq.n	8001420 <__gedf2+0xb8>
 800140e:	2000      	movs	r0, #0
 8001410:	42be      	cmp	r6, r7
 8001412:	d2d2      	bcs.n	80013ba <__gedf2+0x52>
 8001414:	4650      	mov	r0, sl
 8001416:	2301      	movs	r3, #1
 8001418:	3801      	subs	r0, #1
 800141a:	4398      	bics	r0, r3
 800141c:	3001      	adds	r0, #1
 800141e:	e7cc      	b.n	80013ba <__gedf2+0x52>
 8001420:	45c8      	cmp	r8, r9
 8001422:	d8c5      	bhi.n	80013b0 <__gedf2+0x48>
 8001424:	2000      	movs	r0, #0
 8001426:	45c8      	cmp	r8, r9
 8001428:	d3f4      	bcc.n	8001414 <__gedf2+0xac>
 800142a:	e7c6      	b.n	80013ba <__gedf2+0x52>
 800142c:	000007ff 	.word	0x000007ff

08001430 <__ledf2>:
 8001430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001432:	464f      	mov	r7, r9
 8001434:	4646      	mov	r6, r8
 8001436:	46d6      	mov	lr, sl
 8001438:	004d      	lsls	r5, r1, #1
 800143a:	b5c0      	push	{r6, r7, lr}
 800143c:	030e      	lsls	r6, r1, #12
 800143e:	0fc9      	lsrs	r1, r1, #31
 8001440:	468a      	mov	sl, r1
 8001442:	492e      	ldr	r1, [pc, #184]	; (80014fc <__ledf2+0xcc>)
 8001444:	031f      	lsls	r7, r3, #12
 8001446:	005c      	lsls	r4, r3, #1
 8001448:	4680      	mov	r8, r0
 800144a:	0b36      	lsrs	r6, r6, #12
 800144c:	0d6d      	lsrs	r5, r5, #21
 800144e:	4691      	mov	r9, r2
 8001450:	0b3f      	lsrs	r7, r7, #12
 8001452:	0d64      	lsrs	r4, r4, #21
 8001454:	0fdb      	lsrs	r3, r3, #31
 8001456:	428d      	cmp	r5, r1
 8001458:	d018      	beq.n	800148c <__ledf2+0x5c>
 800145a:	428c      	cmp	r4, r1
 800145c:	d011      	beq.n	8001482 <__ledf2+0x52>
 800145e:	2d00      	cmp	r5, #0
 8001460:	d118      	bne.n	8001494 <__ledf2+0x64>
 8001462:	4330      	orrs	r0, r6
 8001464:	4684      	mov	ip, r0
 8001466:	2c00      	cmp	r4, #0
 8001468:	d11e      	bne.n	80014a8 <__ledf2+0x78>
 800146a:	433a      	orrs	r2, r7
 800146c:	d11c      	bne.n	80014a8 <__ledf2+0x78>
 800146e:	4663      	mov	r3, ip
 8001470:	2000      	movs	r0, #0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d030      	beq.n	80014d8 <__ledf2+0xa8>
 8001476:	4651      	mov	r1, sl
 8001478:	2002      	movs	r0, #2
 800147a:	3901      	subs	r1, #1
 800147c:	4008      	ands	r0, r1
 800147e:	3801      	subs	r0, #1
 8001480:	e02a      	b.n	80014d8 <__ledf2+0xa8>
 8001482:	0039      	movs	r1, r7
 8001484:	4311      	orrs	r1, r2
 8001486:	d0ea      	beq.n	800145e <__ledf2+0x2e>
 8001488:	2002      	movs	r0, #2
 800148a:	e025      	b.n	80014d8 <__ledf2+0xa8>
 800148c:	4330      	orrs	r0, r6
 800148e:	d1fb      	bne.n	8001488 <__ledf2+0x58>
 8001490:	42ac      	cmp	r4, r5
 8001492:	d026      	beq.n	80014e2 <__ledf2+0xb2>
 8001494:	2c00      	cmp	r4, #0
 8001496:	d126      	bne.n	80014e6 <__ledf2+0xb6>
 8001498:	433a      	orrs	r2, r7
 800149a:	d124      	bne.n	80014e6 <__ledf2+0xb6>
 800149c:	4651      	mov	r1, sl
 800149e:	2002      	movs	r0, #2
 80014a0:	3901      	subs	r1, #1
 80014a2:	4008      	ands	r0, r1
 80014a4:	3801      	subs	r0, #1
 80014a6:	e017      	b.n	80014d8 <__ledf2+0xa8>
 80014a8:	4662      	mov	r2, ip
 80014aa:	2a00      	cmp	r2, #0
 80014ac:	d00f      	beq.n	80014ce <__ledf2+0x9e>
 80014ae:	459a      	cmp	sl, r3
 80014b0:	d1e1      	bne.n	8001476 <__ledf2+0x46>
 80014b2:	42a5      	cmp	r5, r4
 80014b4:	db05      	blt.n	80014c2 <__ledf2+0x92>
 80014b6:	42be      	cmp	r6, r7
 80014b8:	d8dd      	bhi.n	8001476 <__ledf2+0x46>
 80014ba:	d019      	beq.n	80014f0 <__ledf2+0xc0>
 80014bc:	2000      	movs	r0, #0
 80014be:	42be      	cmp	r6, r7
 80014c0:	d20a      	bcs.n	80014d8 <__ledf2+0xa8>
 80014c2:	4650      	mov	r0, sl
 80014c4:	2301      	movs	r3, #1
 80014c6:	3801      	subs	r0, #1
 80014c8:	4398      	bics	r0, r3
 80014ca:	3001      	adds	r0, #1
 80014cc:	e004      	b.n	80014d8 <__ledf2+0xa8>
 80014ce:	2201      	movs	r2, #1
 80014d0:	3b01      	subs	r3, #1
 80014d2:	4393      	bics	r3, r2
 80014d4:	0018      	movs	r0, r3
 80014d6:	3001      	adds	r0, #1
 80014d8:	bc1c      	pop	{r2, r3, r4}
 80014da:	4690      	mov	r8, r2
 80014dc:	4699      	mov	r9, r3
 80014de:	46a2      	mov	sl, r4
 80014e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e2:	433a      	orrs	r2, r7
 80014e4:	d1d0      	bne.n	8001488 <__ledf2+0x58>
 80014e6:	459a      	cmp	sl, r3
 80014e8:	d1c5      	bne.n	8001476 <__ledf2+0x46>
 80014ea:	42a5      	cmp	r5, r4
 80014ec:	dcc3      	bgt.n	8001476 <__ledf2+0x46>
 80014ee:	e7e0      	b.n	80014b2 <__ledf2+0x82>
 80014f0:	45c8      	cmp	r8, r9
 80014f2:	d8c0      	bhi.n	8001476 <__ledf2+0x46>
 80014f4:	2000      	movs	r0, #0
 80014f6:	45c8      	cmp	r8, r9
 80014f8:	d3e3      	bcc.n	80014c2 <__ledf2+0x92>
 80014fa:	e7ed      	b.n	80014d8 <__ledf2+0xa8>
 80014fc:	000007ff 	.word	0x000007ff

08001500 <__aeabi_dmul>:
 8001500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001502:	4657      	mov	r7, sl
 8001504:	46de      	mov	lr, fp
 8001506:	464e      	mov	r6, r9
 8001508:	4645      	mov	r5, r8
 800150a:	b5e0      	push	{r5, r6, r7, lr}
 800150c:	4683      	mov	fp, r0
 800150e:	0006      	movs	r6, r0
 8001510:	030f      	lsls	r7, r1, #12
 8001512:	0048      	lsls	r0, r1, #1
 8001514:	b087      	sub	sp, #28
 8001516:	4692      	mov	sl, r2
 8001518:	001d      	movs	r5, r3
 800151a:	0b3f      	lsrs	r7, r7, #12
 800151c:	0d40      	lsrs	r0, r0, #21
 800151e:	0fcc      	lsrs	r4, r1, #31
 8001520:	2800      	cmp	r0, #0
 8001522:	d100      	bne.n	8001526 <__aeabi_dmul+0x26>
 8001524:	e06f      	b.n	8001606 <__aeabi_dmul+0x106>
 8001526:	4bde      	ldr	r3, [pc, #888]	; (80018a0 <__aeabi_dmul+0x3a0>)
 8001528:	4298      	cmp	r0, r3
 800152a:	d038      	beq.n	800159e <__aeabi_dmul+0x9e>
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	00ff      	lsls	r7, r7, #3
 8001530:	041b      	lsls	r3, r3, #16
 8001532:	431f      	orrs	r7, r3
 8001534:	0f73      	lsrs	r3, r6, #29
 8001536:	433b      	orrs	r3, r7
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	4bda      	ldr	r3, [pc, #872]	; (80018a4 <__aeabi_dmul+0x3a4>)
 800153c:	2700      	movs	r7, #0
 800153e:	4699      	mov	r9, r3
 8001540:	2300      	movs	r3, #0
 8001542:	469b      	mov	fp, r3
 8001544:	00f6      	lsls	r6, r6, #3
 8001546:	4481      	add	r9, r0
 8001548:	032b      	lsls	r3, r5, #12
 800154a:	0069      	lsls	r1, r5, #1
 800154c:	0b1b      	lsrs	r3, r3, #12
 800154e:	4652      	mov	r2, sl
 8001550:	4698      	mov	r8, r3
 8001552:	0d49      	lsrs	r1, r1, #21
 8001554:	0fed      	lsrs	r5, r5, #31
 8001556:	2900      	cmp	r1, #0
 8001558:	d100      	bne.n	800155c <__aeabi_dmul+0x5c>
 800155a:	e085      	b.n	8001668 <__aeabi_dmul+0x168>
 800155c:	4bd0      	ldr	r3, [pc, #832]	; (80018a0 <__aeabi_dmul+0x3a0>)
 800155e:	4299      	cmp	r1, r3
 8001560:	d100      	bne.n	8001564 <__aeabi_dmul+0x64>
 8001562:	e073      	b.n	800164c <__aeabi_dmul+0x14c>
 8001564:	4643      	mov	r3, r8
 8001566:	00da      	lsls	r2, r3, #3
 8001568:	2380      	movs	r3, #128	; 0x80
 800156a:	041b      	lsls	r3, r3, #16
 800156c:	4313      	orrs	r3, r2
 800156e:	4652      	mov	r2, sl
 8001570:	48cc      	ldr	r0, [pc, #816]	; (80018a4 <__aeabi_dmul+0x3a4>)
 8001572:	0f52      	lsrs	r2, r2, #29
 8001574:	4684      	mov	ip, r0
 8001576:	4313      	orrs	r3, r2
 8001578:	4652      	mov	r2, sl
 800157a:	2000      	movs	r0, #0
 800157c:	4461      	add	r1, ip
 800157e:	00d2      	lsls	r2, r2, #3
 8001580:	4489      	add	r9, r1
 8001582:	0021      	movs	r1, r4
 8001584:	4069      	eors	r1, r5
 8001586:	9100      	str	r1, [sp, #0]
 8001588:	468c      	mov	ip, r1
 800158a:	2101      	movs	r1, #1
 800158c:	4449      	add	r1, r9
 800158e:	468a      	mov	sl, r1
 8001590:	2f0f      	cmp	r7, #15
 8001592:	d900      	bls.n	8001596 <__aeabi_dmul+0x96>
 8001594:	e090      	b.n	80016b8 <__aeabi_dmul+0x1b8>
 8001596:	49c4      	ldr	r1, [pc, #784]	; (80018a8 <__aeabi_dmul+0x3a8>)
 8001598:	00bf      	lsls	r7, r7, #2
 800159a:	59cf      	ldr	r7, [r1, r7]
 800159c:	46bf      	mov	pc, r7
 800159e:	465b      	mov	r3, fp
 80015a0:	433b      	orrs	r3, r7
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	d000      	beq.n	80015a8 <__aeabi_dmul+0xa8>
 80015a6:	e16a      	b.n	800187e <__aeabi_dmul+0x37e>
 80015a8:	2302      	movs	r3, #2
 80015aa:	2708      	movs	r7, #8
 80015ac:	2600      	movs	r6, #0
 80015ae:	4681      	mov	r9, r0
 80015b0:	469b      	mov	fp, r3
 80015b2:	e7c9      	b.n	8001548 <__aeabi_dmul+0x48>
 80015b4:	0032      	movs	r2, r6
 80015b6:	4658      	mov	r0, fp
 80015b8:	9b01      	ldr	r3, [sp, #4]
 80015ba:	4661      	mov	r1, ip
 80015bc:	9100      	str	r1, [sp, #0]
 80015be:	2802      	cmp	r0, #2
 80015c0:	d100      	bne.n	80015c4 <__aeabi_dmul+0xc4>
 80015c2:	e075      	b.n	80016b0 <__aeabi_dmul+0x1b0>
 80015c4:	2803      	cmp	r0, #3
 80015c6:	d100      	bne.n	80015ca <__aeabi_dmul+0xca>
 80015c8:	e1fe      	b.n	80019c8 <__aeabi_dmul+0x4c8>
 80015ca:	2801      	cmp	r0, #1
 80015cc:	d000      	beq.n	80015d0 <__aeabi_dmul+0xd0>
 80015ce:	e12c      	b.n	800182a <__aeabi_dmul+0x32a>
 80015d0:	2300      	movs	r3, #0
 80015d2:	2700      	movs	r7, #0
 80015d4:	2600      	movs	r6, #0
 80015d6:	2500      	movs	r5, #0
 80015d8:	033f      	lsls	r7, r7, #12
 80015da:	0d2a      	lsrs	r2, r5, #20
 80015dc:	0b3f      	lsrs	r7, r7, #12
 80015de:	48b3      	ldr	r0, [pc, #716]	; (80018ac <__aeabi_dmul+0x3ac>)
 80015e0:	0512      	lsls	r2, r2, #20
 80015e2:	433a      	orrs	r2, r7
 80015e4:	4002      	ands	r2, r0
 80015e6:	051b      	lsls	r3, r3, #20
 80015e8:	4313      	orrs	r3, r2
 80015ea:	9a00      	ldr	r2, [sp, #0]
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	07d1      	lsls	r1, r2, #31
 80015f0:	085b      	lsrs	r3, r3, #1
 80015f2:	430b      	orrs	r3, r1
 80015f4:	0030      	movs	r0, r6
 80015f6:	0019      	movs	r1, r3
 80015f8:	b007      	add	sp, #28
 80015fa:	bc3c      	pop	{r2, r3, r4, r5}
 80015fc:	4690      	mov	r8, r2
 80015fe:	4699      	mov	r9, r3
 8001600:	46a2      	mov	sl, r4
 8001602:	46ab      	mov	fp, r5
 8001604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001606:	465b      	mov	r3, fp
 8001608:	433b      	orrs	r3, r7
 800160a:	9301      	str	r3, [sp, #4]
 800160c:	d100      	bne.n	8001610 <__aeabi_dmul+0x110>
 800160e:	e12f      	b.n	8001870 <__aeabi_dmul+0x370>
 8001610:	2f00      	cmp	r7, #0
 8001612:	d100      	bne.n	8001616 <__aeabi_dmul+0x116>
 8001614:	e1a5      	b.n	8001962 <__aeabi_dmul+0x462>
 8001616:	0038      	movs	r0, r7
 8001618:	f000 fe38 	bl	800228c <__clzsi2>
 800161c:	0003      	movs	r3, r0
 800161e:	3b0b      	subs	r3, #11
 8001620:	2b1c      	cmp	r3, #28
 8001622:	dd00      	ble.n	8001626 <__aeabi_dmul+0x126>
 8001624:	e196      	b.n	8001954 <__aeabi_dmul+0x454>
 8001626:	221d      	movs	r2, #29
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	465a      	mov	r2, fp
 800162c:	0001      	movs	r1, r0
 800162e:	40da      	lsrs	r2, r3
 8001630:	465e      	mov	r6, fp
 8001632:	3908      	subs	r1, #8
 8001634:	408f      	lsls	r7, r1
 8001636:	0013      	movs	r3, r2
 8001638:	408e      	lsls	r6, r1
 800163a:	433b      	orrs	r3, r7
 800163c:	9301      	str	r3, [sp, #4]
 800163e:	4b9c      	ldr	r3, [pc, #624]	; (80018b0 <__aeabi_dmul+0x3b0>)
 8001640:	2700      	movs	r7, #0
 8001642:	1a1b      	subs	r3, r3, r0
 8001644:	4699      	mov	r9, r3
 8001646:	2300      	movs	r3, #0
 8001648:	469b      	mov	fp, r3
 800164a:	e77d      	b.n	8001548 <__aeabi_dmul+0x48>
 800164c:	4641      	mov	r1, r8
 800164e:	4653      	mov	r3, sl
 8001650:	430b      	orrs	r3, r1
 8001652:	4993      	ldr	r1, [pc, #588]	; (80018a0 <__aeabi_dmul+0x3a0>)
 8001654:	468c      	mov	ip, r1
 8001656:	44e1      	add	r9, ip
 8001658:	2b00      	cmp	r3, #0
 800165a:	d000      	beq.n	800165e <__aeabi_dmul+0x15e>
 800165c:	e11a      	b.n	8001894 <__aeabi_dmul+0x394>
 800165e:	2202      	movs	r2, #2
 8001660:	2002      	movs	r0, #2
 8001662:	4317      	orrs	r7, r2
 8001664:	2200      	movs	r2, #0
 8001666:	e78c      	b.n	8001582 <__aeabi_dmul+0x82>
 8001668:	4313      	orrs	r3, r2
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x16e>
 800166c:	e10d      	b.n	800188a <__aeabi_dmul+0x38a>
 800166e:	4643      	mov	r3, r8
 8001670:	2b00      	cmp	r3, #0
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x176>
 8001674:	e181      	b.n	800197a <__aeabi_dmul+0x47a>
 8001676:	4640      	mov	r0, r8
 8001678:	f000 fe08 	bl	800228c <__clzsi2>
 800167c:	0002      	movs	r2, r0
 800167e:	3a0b      	subs	r2, #11
 8001680:	2a1c      	cmp	r2, #28
 8001682:	dd00      	ble.n	8001686 <__aeabi_dmul+0x186>
 8001684:	e172      	b.n	800196c <__aeabi_dmul+0x46c>
 8001686:	0001      	movs	r1, r0
 8001688:	4643      	mov	r3, r8
 800168a:	3908      	subs	r1, #8
 800168c:	408b      	lsls	r3, r1
 800168e:	4698      	mov	r8, r3
 8001690:	231d      	movs	r3, #29
 8001692:	1a9a      	subs	r2, r3, r2
 8001694:	4653      	mov	r3, sl
 8001696:	40d3      	lsrs	r3, r2
 8001698:	001a      	movs	r2, r3
 800169a:	4643      	mov	r3, r8
 800169c:	4313      	orrs	r3, r2
 800169e:	4652      	mov	r2, sl
 80016a0:	408a      	lsls	r2, r1
 80016a2:	4649      	mov	r1, r9
 80016a4:	1a08      	subs	r0, r1, r0
 80016a6:	4982      	ldr	r1, [pc, #520]	; (80018b0 <__aeabi_dmul+0x3b0>)
 80016a8:	4689      	mov	r9, r1
 80016aa:	4481      	add	r9, r0
 80016ac:	2000      	movs	r0, #0
 80016ae:	e768      	b.n	8001582 <__aeabi_dmul+0x82>
 80016b0:	4b7b      	ldr	r3, [pc, #492]	; (80018a0 <__aeabi_dmul+0x3a0>)
 80016b2:	2700      	movs	r7, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	e78e      	b.n	80015d6 <__aeabi_dmul+0xd6>
 80016b8:	0c14      	lsrs	r4, r2, #16
 80016ba:	0412      	lsls	r2, r2, #16
 80016bc:	0c12      	lsrs	r2, r2, #16
 80016be:	0011      	movs	r1, r2
 80016c0:	0c37      	lsrs	r7, r6, #16
 80016c2:	0436      	lsls	r6, r6, #16
 80016c4:	0c35      	lsrs	r5, r6, #16
 80016c6:	4379      	muls	r1, r7
 80016c8:	0028      	movs	r0, r5
 80016ca:	468c      	mov	ip, r1
 80016cc:	002e      	movs	r6, r5
 80016ce:	4360      	muls	r0, r4
 80016d0:	4460      	add	r0, ip
 80016d2:	4683      	mov	fp, r0
 80016d4:	4356      	muls	r6, r2
 80016d6:	0021      	movs	r1, r4
 80016d8:	0c30      	lsrs	r0, r6, #16
 80016da:	4680      	mov	r8, r0
 80016dc:	4658      	mov	r0, fp
 80016de:	4379      	muls	r1, r7
 80016e0:	4440      	add	r0, r8
 80016e2:	9102      	str	r1, [sp, #8]
 80016e4:	4584      	cmp	ip, r0
 80016e6:	d906      	bls.n	80016f6 <__aeabi_dmul+0x1f6>
 80016e8:	4688      	mov	r8, r1
 80016ea:	2180      	movs	r1, #128	; 0x80
 80016ec:	0249      	lsls	r1, r1, #9
 80016ee:	468c      	mov	ip, r1
 80016f0:	44e0      	add	r8, ip
 80016f2:	4641      	mov	r1, r8
 80016f4:	9102      	str	r1, [sp, #8]
 80016f6:	0436      	lsls	r6, r6, #16
 80016f8:	0c01      	lsrs	r1, r0, #16
 80016fa:	0c36      	lsrs	r6, r6, #16
 80016fc:	0400      	lsls	r0, r0, #16
 80016fe:	468b      	mov	fp, r1
 8001700:	1981      	adds	r1, r0, r6
 8001702:	0c1e      	lsrs	r6, r3, #16
 8001704:	041b      	lsls	r3, r3, #16
 8001706:	0c1b      	lsrs	r3, r3, #16
 8001708:	9103      	str	r1, [sp, #12]
 800170a:	0019      	movs	r1, r3
 800170c:	4379      	muls	r1, r7
 800170e:	468c      	mov	ip, r1
 8001710:	0028      	movs	r0, r5
 8001712:	4375      	muls	r5, r6
 8001714:	4465      	add	r5, ip
 8001716:	46a8      	mov	r8, r5
 8001718:	4358      	muls	r0, r3
 800171a:	0c05      	lsrs	r5, r0, #16
 800171c:	4445      	add	r5, r8
 800171e:	4377      	muls	r7, r6
 8001720:	42a9      	cmp	r1, r5
 8001722:	d903      	bls.n	800172c <__aeabi_dmul+0x22c>
 8001724:	2180      	movs	r1, #128	; 0x80
 8001726:	0249      	lsls	r1, r1, #9
 8001728:	468c      	mov	ip, r1
 800172a:	4467      	add	r7, ip
 800172c:	0c29      	lsrs	r1, r5, #16
 800172e:	468c      	mov	ip, r1
 8001730:	0039      	movs	r1, r7
 8001732:	0400      	lsls	r0, r0, #16
 8001734:	0c00      	lsrs	r0, r0, #16
 8001736:	042d      	lsls	r5, r5, #16
 8001738:	182d      	adds	r5, r5, r0
 800173a:	4461      	add	r1, ip
 800173c:	44ab      	add	fp, r5
 800173e:	9105      	str	r1, [sp, #20]
 8001740:	4659      	mov	r1, fp
 8001742:	9104      	str	r1, [sp, #16]
 8001744:	9901      	ldr	r1, [sp, #4]
 8001746:	040f      	lsls	r7, r1, #16
 8001748:	0c3f      	lsrs	r7, r7, #16
 800174a:	0c08      	lsrs	r0, r1, #16
 800174c:	0039      	movs	r1, r7
 800174e:	4351      	muls	r1, r2
 8001750:	4342      	muls	r2, r0
 8001752:	4690      	mov	r8, r2
 8001754:	0002      	movs	r2, r0
 8001756:	468c      	mov	ip, r1
 8001758:	0c09      	lsrs	r1, r1, #16
 800175a:	468b      	mov	fp, r1
 800175c:	4362      	muls	r2, r4
 800175e:	437c      	muls	r4, r7
 8001760:	4444      	add	r4, r8
 8001762:	445c      	add	r4, fp
 8001764:	45a0      	cmp	r8, r4
 8001766:	d903      	bls.n	8001770 <__aeabi_dmul+0x270>
 8001768:	2180      	movs	r1, #128	; 0x80
 800176a:	0249      	lsls	r1, r1, #9
 800176c:	4688      	mov	r8, r1
 800176e:	4442      	add	r2, r8
 8001770:	0c21      	lsrs	r1, r4, #16
 8001772:	4688      	mov	r8, r1
 8001774:	4661      	mov	r1, ip
 8001776:	0409      	lsls	r1, r1, #16
 8001778:	0c09      	lsrs	r1, r1, #16
 800177a:	468c      	mov	ip, r1
 800177c:	0039      	movs	r1, r7
 800177e:	4359      	muls	r1, r3
 8001780:	4343      	muls	r3, r0
 8001782:	4370      	muls	r0, r6
 8001784:	437e      	muls	r6, r7
 8001786:	0c0f      	lsrs	r7, r1, #16
 8001788:	18f6      	adds	r6, r6, r3
 800178a:	0424      	lsls	r4, r4, #16
 800178c:	19be      	adds	r6, r7, r6
 800178e:	4464      	add	r4, ip
 8001790:	4442      	add	r2, r8
 8001792:	468c      	mov	ip, r1
 8001794:	42b3      	cmp	r3, r6
 8001796:	d903      	bls.n	80017a0 <__aeabi_dmul+0x2a0>
 8001798:	2380      	movs	r3, #128	; 0x80
 800179a:	025b      	lsls	r3, r3, #9
 800179c:	4698      	mov	r8, r3
 800179e:	4440      	add	r0, r8
 80017a0:	9b02      	ldr	r3, [sp, #8]
 80017a2:	4661      	mov	r1, ip
 80017a4:	4698      	mov	r8, r3
 80017a6:	9b04      	ldr	r3, [sp, #16]
 80017a8:	0437      	lsls	r7, r6, #16
 80017aa:	4443      	add	r3, r8
 80017ac:	469b      	mov	fp, r3
 80017ae:	45ab      	cmp	fp, r5
 80017b0:	41ad      	sbcs	r5, r5
 80017b2:	426b      	negs	r3, r5
 80017b4:	040d      	lsls	r5, r1, #16
 80017b6:	9905      	ldr	r1, [sp, #20]
 80017b8:	0c2d      	lsrs	r5, r5, #16
 80017ba:	468c      	mov	ip, r1
 80017bc:	197f      	adds	r7, r7, r5
 80017be:	4467      	add	r7, ip
 80017c0:	18fd      	adds	r5, r7, r3
 80017c2:	46a8      	mov	r8, r5
 80017c4:	465d      	mov	r5, fp
 80017c6:	192d      	adds	r5, r5, r4
 80017c8:	42a5      	cmp	r5, r4
 80017ca:	41a4      	sbcs	r4, r4
 80017cc:	4693      	mov	fp, r2
 80017ce:	4264      	negs	r4, r4
 80017d0:	46a4      	mov	ip, r4
 80017d2:	44c3      	add	fp, r8
 80017d4:	44dc      	add	ip, fp
 80017d6:	428f      	cmp	r7, r1
 80017d8:	41bf      	sbcs	r7, r7
 80017da:	4598      	cmp	r8, r3
 80017dc:	419b      	sbcs	r3, r3
 80017de:	4593      	cmp	fp, r2
 80017e0:	4192      	sbcs	r2, r2
 80017e2:	45a4      	cmp	ip, r4
 80017e4:	41a4      	sbcs	r4, r4
 80017e6:	425b      	negs	r3, r3
 80017e8:	427f      	negs	r7, r7
 80017ea:	431f      	orrs	r7, r3
 80017ec:	0c36      	lsrs	r6, r6, #16
 80017ee:	4252      	negs	r2, r2
 80017f0:	4264      	negs	r4, r4
 80017f2:	19bf      	adds	r7, r7, r6
 80017f4:	4322      	orrs	r2, r4
 80017f6:	18bf      	adds	r7, r7, r2
 80017f8:	4662      	mov	r2, ip
 80017fa:	1838      	adds	r0, r7, r0
 80017fc:	0243      	lsls	r3, r0, #9
 80017fe:	0dd2      	lsrs	r2, r2, #23
 8001800:	9903      	ldr	r1, [sp, #12]
 8001802:	4313      	orrs	r3, r2
 8001804:	026a      	lsls	r2, r5, #9
 8001806:	430a      	orrs	r2, r1
 8001808:	1e50      	subs	r0, r2, #1
 800180a:	4182      	sbcs	r2, r0
 800180c:	4661      	mov	r1, ip
 800180e:	0ded      	lsrs	r5, r5, #23
 8001810:	432a      	orrs	r2, r5
 8001812:	024e      	lsls	r6, r1, #9
 8001814:	4332      	orrs	r2, r6
 8001816:	01d9      	lsls	r1, r3, #7
 8001818:	d400      	bmi.n	800181c <__aeabi_dmul+0x31c>
 800181a:	e0b3      	b.n	8001984 <__aeabi_dmul+0x484>
 800181c:	2601      	movs	r6, #1
 800181e:	0850      	lsrs	r0, r2, #1
 8001820:	4032      	ands	r2, r6
 8001822:	4302      	orrs	r2, r0
 8001824:	07de      	lsls	r6, r3, #31
 8001826:	4332      	orrs	r2, r6
 8001828:	085b      	lsrs	r3, r3, #1
 800182a:	4c22      	ldr	r4, [pc, #136]	; (80018b4 <__aeabi_dmul+0x3b4>)
 800182c:	4454      	add	r4, sl
 800182e:	2c00      	cmp	r4, #0
 8001830:	dd62      	ble.n	80018f8 <__aeabi_dmul+0x3f8>
 8001832:	0751      	lsls	r1, r2, #29
 8001834:	d009      	beq.n	800184a <__aeabi_dmul+0x34a>
 8001836:	200f      	movs	r0, #15
 8001838:	4010      	ands	r0, r2
 800183a:	2804      	cmp	r0, #4
 800183c:	d005      	beq.n	800184a <__aeabi_dmul+0x34a>
 800183e:	1d10      	adds	r0, r2, #4
 8001840:	4290      	cmp	r0, r2
 8001842:	4192      	sbcs	r2, r2
 8001844:	4252      	negs	r2, r2
 8001846:	189b      	adds	r3, r3, r2
 8001848:	0002      	movs	r2, r0
 800184a:	01d9      	lsls	r1, r3, #7
 800184c:	d504      	bpl.n	8001858 <__aeabi_dmul+0x358>
 800184e:	2480      	movs	r4, #128	; 0x80
 8001850:	4819      	ldr	r0, [pc, #100]	; (80018b8 <__aeabi_dmul+0x3b8>)
 8001852:	00e4      	lsls	r4, r4, #3
 8001854:	4003      	ands	r3, r0
 8001856:	4454      	add	r4, sl
 8001858:	4818      	ldr	r0, [pc, #96]	; (80018bc <__aeabi_dmul+0x3bc>)
 800185a:	4284      	cmp	r4, r0
 800185c:	dd00      	ble.n	8001860 <__aeabi_dmul+0x360>
 800185e:	e727      	b.n	80016b0 <__aeabi_dmul+0x1b0>
 8001860:	075e      	lsls	r6, r3, #29
 8001862:	025b      	lsls	r3, r3, #9
 8001864:	08d2      	lsrs	r2, r2, #3
 8001866:	0b1f      	lsrs	r7, r3, #12
 8001868:	0563      	lsls	r3, r4, #21
 800186a:	4316      	orrs	r6, r2
 800186c:	0d5b      	lsrs	r3, r3, #21
 800186e:	e6b2      	b.n	80015d6 <__aeabi_dmul+0xd6>
 8001870:	2300      	movs	r3, #0
 8001872:	4699      	mov	r9, r3
 8001874:	3301      	adds	r3, #1
 8001876:	2704      	movs	r7, #4
 8001878:	2600      	movs	r6, #0
 800187a:	469b      	mov	fp, r3
 800187c:	e664      	b.n	8001548 <__aeabi_dmul+0x48>
 800187e:	2303      	movs	r3, #3
 8001880:	9701      	str	r7, [sp, #4]
 8001882:	4681      	mov	r9, r0
 8001884:	270c      	movs	r7, #12
 8001886:	469b      	mov	fp, r3
 8001888:	e65e      	b.n	8001548 <__aeabi_dmul+0x48>
 800188a:	2201      	movs	r2, #1
 800188c:	2001      	movs	r0, #1
 800188e:	4317      	orrs	r7, r2
 8001890:	2200      	movs	r2, #0
 8001892:	e676      	b.n	8001582 <__aeabi_dmul+0x82>
 8001894:	2303      	movs	r3, #3
 8001896:	2003      	movs	r0, #3
 8001898:	431f      	orrs	r7, r3
 800189a:	4643      	mov	r3, r8
 800189c:	e671      	b.n	8001582 <__aeabi_dmul+0x82>
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	000007ff 	.word	0x000007ff
 80018a4:	fffffc01 	.word	0xfffffc01
 80018a8:	08006830 	.word	0x08006830
 80018ac:	800fffff 	.word	0x800fffff
 80018b0:	fffffc0d 	.word	0xfffffc0d
 80018b4:	000003ff 	.word	0x000003ff
 80018b8:	feffffff 	.word	0xfeffffff
 80018bc:	000007fe 	.word	0x000007fe
 80018c0:	2300      	movs	r3, #0
 80018c2:	2780      	movs	r7, #128	; 0x80
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	033f      	lsls	r7, r7, #12
 80018c8:	2600      	movs	r6, #0
 80018ca:	4b43      	ldr	r3, [pc, #268]	; (80019d8 <__aeabi_dmul+0x4d8>)
 80018cc:	e683      	b.n	80015d6 <__aeabi_dmul+0xd6>
 80018ce:	9b01      	ldr	r3, [sp, #4]
 80018d0:	0032      	movs	r2, r6
 80018d2:	46a4      	mov	ip, r4
 80018d4:	4658      	mov	r0, fp
 80018d6:	e670      	b.n	80015ba <__aeabi_dmul+0xba>
 80018d8:	46ac      	mov	ip, r5
 80018da:	e66e      	b.n	80015ba <__aeabi_dmul+0xba>
 80018dc:	2780      	movs	r7, #128	; 0x80
 80018de:	9901      	ldr	r1, [sp, #4]
 80018e0:	033f      	lsls	r7, r7, #12
 80018e2:	4239      	tst	r1, r7
 80018e4:	d02d      	beq.n	8001942 <__aeabi_dmul+0x442>
 80018e6:	423b      	tst	r3, r7
 80018e8:	d12b      	bne.n	8001942 <__aeabi_dmul+0x442>
 80018ea:	431f      	orrs	r7, r3
 80018ec:	033f      	lsls	r7, r7, #12
 80018ee:	0b3f      	lsrs	r7, r7, #12
 80018f0:	9500      	str	r5, [sp, #0]
 80018f2:	0016      	movs	r6, r2
 80018f4:	4b38      	ldr	r3, [pc, #224]	; (80019d8 <__aeabi_dmul+0x4d8>)
 80018f6:	e66e      	b.n	80015d6 <__aeabi_dmul+0xd6>
 80018f8:	2501      	movs	r5, #1
 80018fa:	1b2d      	subs	r5, r5, r4
 80018fc:	2d38      	cmp	r5, #56	; 0x38
 80018fe:	dd00      	ble.n	8001902 <__aeabi_dmul+0x402>
 8001900:	e666      	b.n	80015d0 <__aeabi_dmul+0xd0>
 8001902:	2d1f      	cmp	r5, #31
 8001904:	dc40      	bgt.n	8001988 <__aeabi_dmul+0x488>
 8001906:	4835      	ldr	r0, [pc, #212]	; (80019dc <__aeabi_dmul+0x4dc>)
 8001908:	001c      	movs	r4, r3
 800190a:	4450      	add	r0, sl
 800190c:	0016      	movs	r6, r2
 800190e:	4082      	lsls	r2, r0
 8001910:	4084      	lsls	r4, r0
 8001912:	40ee      	lsrs	r6, r5
 8001914:	1e50      	subs	r0, r2, #1
 8001916:	4182      	sbcs	r2, r0
 8001918:	4334      	orrs	r4, r6
 800191a:	4314      	orrs	r4, r2
 800191c:	40eb      	lsrs	r3, r5
 800191e:	0762      	lsls	r2, r4, #29
 8001920:	d009      	beq.n	8001936 <__aeabi_dmul+0x436>
 8001922:	220f      	movs	r2, #15
 8001924:	4022      	ands	r2, r4
 8001926:	2a04      	cmp	r2, #4
 8001928:	d005      	beq.n	8001936 <__aeabi_dmul+0x436>
 800192a:	0022      	movs	r2, r4
 800192c:	1d14      	adds	r4, r2, #4
 800192e:	4294      	cmp	r4, r2
 8001930:	4180      	sbcs	r0, r0
 8001932:	4240      	negs	r0, r0
 8001934:	181b      	adds	r3, r3, r0
 8001936:	021a      	lsls	r2, r3, #8
 8001938:	d53e      	bpl.n	80019b8 <__aeabi_dmul+0x4b8>
 800193a:	2301      	movs	r3, #1
 800193c:	2700      	movs	r7, #0
 800193e:	2600      	movs	r6, #0
 8001940:	e649      	b.n	80015d6 <__aeabi_dmul+0xd6>
 8001942:	2780      	movs	r7, #128	; 0x80
 8001944:	9b01      	ldr	r3, [sp, #4]
 8001946:	033f      	lsls	r7, r7, #12
 8001948:	431f      	orrs	r7, r3
 800194a:	033f      	lsls	r7, r7, #12
 800194c:	0b3f      	lsrs	r7, r7, #12
 800194e:	9400      	str	r4, [sp, #0]
 8001950:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <__aeabi_dmul+0x4d8>)
 8001952:	e640      	b.n	80015d6 <__aeabi_dmul+0xd6>
 8001954:	0003      	movs	r3, r0
 8001956:	465a      	mov	r2, fp
 8001958:	3b28      	subs	r3, #40	; 0x28
 800195a:	409a      	lsls	r2, r3
 800195c:	2600      	movs	r6, #0
 800195e:	9201      	str	r2, [sp, #4]
 8001960:	e66d      	b.n	800163e <__aeabi_dmul+0x13e>
 8001962:	4658      	mov	r0, fp
 8001964:	f000 fc92 	bl	800228c <__clzsi2>
 8001968:	3020      	adds	r0, #32
 800196a:	e657      	b.n	800161c <__aeabi_dmul+0x11c>
 800196c:	0003      	movs	r3, r0
 800196e:	4652      	mov	r2, sl
 8001970:	3b28      	subs	r3, #40	; 0x28
 8001972:	409a      	lsls	r2, r3
 8001974:	0013      	movs	r3, r2
 8001976:	2200      	movs	r2, #0
 8001978:	e693      	b.n	80016a2 <__aeabi_dmul+0x1a2>
 800197a:	4650      	mov	r0, sl
 800197c:	f000 fc86 	bl	800228c <__clzsi2>
 8001980:	3020      	adds	r0, #32
 8001982:	e67b      	b.n	800167c <__aeabi_dmul+0x17c>
 8001984:	46ca      	mov	sl, r9
 8001986:	e750      	b.n	800182a <__aeabi_dmul+0x32a>
 8001988:	201f      	movs	r0, #31
 800198a:	001e      	movs	r6, r3
 800198c:	4240      	negs	r0, r0
 800198e:	1b04      	subs	r4, r0, r4
 8001990:	40e6      	lsrs	r6, r4
 8001992:	2d20      	cmp	r5, #32
 8001994:	d003      	beq.n	800199e <__aeabi_dmul+0x49e>
 8001996:	4c12      	ldr	r4, [pc, #72]	; (80019e0 <__aeabi_dmul+0x4e0>)
 8001998:	4454      	add	r4, sl
 800199a:	40a3      	lsls	r3, r4
 800199c:	431a      	orrs	r2, r3
 800199e:	1e50      	subs	r0, r2, #1
 80019a0:	4182      	sbcs	r2, r0
 80019a2:	4332      	orrs	r2, r6
 80019a4:	2607      	movs	r6, #7
 80019a6:	2700      	movs	r7, #0
 80019a8:	4016      	ands	r6, r2
 80019aa:	d009      	beq.n	80019c0 <__aeabi_dmul+0x4c0>
 80019ac:	200f      	movs	r0, #15
 80019ae:	2300      	movs	r3, #0
 80019b0:	4010      	ands	r0, r2
 80019b2:	0014      	movs	r4, r2
 80019b4:	2804      	cmp	r0, #4
 80019b6:	d1b9      	bne.n	800192c <__aeabi_dmul+0x42c>
 80019b8:	0022      	movs	r2, r4
 80019ba:	075e      	lsls	r6, r3, #29
 80019bc:	025b      	lsls	r3, r3, #9
 80019be:	0b1f      	lsrs	r7, r3, #12
 80019c0:	08d2      	lsrs	r2, r2, #3
 80019c2:	4316      	orrs	r6, r2
 80019c4:	2300      	movs	r3, #0
 80019c6:	e606      	b.n	80015d6 <__aeabi_dmul+0xd6>
 80019c8:	2780      	movs	r7, #128	; 0x80
 80019ca:	033f      	lsls	r7, r7, #12
 80019cc:	431f      	orrs	r7, r3
 80019ce:	033f      	lsls	r7, r7, #12
 80019d0:	0b3f      	lsrs	r7, r7, #12
 80019d2:	0016      	movs	r6, r2
 80019d4:	4b00      	ldr	r3, [pc, #0]	; (80019d8 <__aeabi_dmul+0x4d8>)
 80019d6:	e5fe      	b.n	80015d6 <__aeabi_dmul+0xd6>
 80019d8:	000007ff 	.word	0x000007ff
 80019dc:	0000041e 	.word	0x0000041e
 80019e0:	0000043e 	.word	0x0000043e

080019e4 <__aeabi_dsub>:
 80019e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e6:	4657      	mov	r7, sl
 80019e8:	464e      	mov	r6, r9
 80019ea:	4645      	mov	r5, r8
 80019ec:	46de      	mov	lr, fp
 80019ee:	000c      	movs	r4, r1
 80019f0:	0309      	lsls	r1, r1, #12
 80019f2:	b5e0      	push	{r5, r6, r7, lr}
 80019f4:	0a49      	lsrs	r1, r1, #9
 80019f6:	0f46      	lsrs	r6, r0, #29
 80019f8:	005f      	lsls	r7, r3, #1
 80019fa:	4331      	orrs	r1, r6
 80019fc:	031e      	lsls	r6, r3, #12
 80019fe:	0fdb      	lsrs	r3, r3, #31
 8001a00:	0a76      	lsrs	r6, r6, #9
 8001a02:	469b      	mov	fp, r3
 8001a04:	0f53      	lsrs	r3, r2, #29
 8001a06:	4333      	orrs	r3, r6
 8001a08:	4ec8      	ldr	r6, [pc, #800]	; (8001d2c <__aeabi_dsub+0x348>)
 8001a0a:	0065      	lsls	r5, r4, #1
 8001a0c:	00c0      	lsls	r0, r0, #3
 8001a0e:	0fe4      	lsrs	r4, r4, #31
 8001a10:	00d2      	lsls	r2, r2, #3
 8001a12:	0d6d      	lsrs	r5, r5, #21
 8001a14:	46a2      	mov	sl, r4
 8001a16:	4681      	mov	r9, r0
 8001a18:	0d7f      	lsrs	r7, r7, #21
 8001a1a:	469c      	mov	ip, r3
 8001a1c:	4690      	mov	r8, r2
 8001a1e:	42b7      	cmp	r7, r6
 8001a20:	d100      	bne.n	8001a24 <__aeabi_dsub+0x40>
 8001a22:	e0b9      	b.n	8001b98 <__aeabi_dsub+0x1b4>
 8001a24:	465b      	mov	r3, fp
 8001a26:	2601      	movs	r6, #1
 8001a28:	4073      	eors	r3, r6
 8001a2a:	469b      	mov	fp, r3
 8001a2c:	1bee      	subs	r6, r5, r7
 8001a2e:	45a3      	cmp	fp, r4
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dsub+0x50>
 8001a32:	e083      	b.n	8001b3c <__aeabi_dsub+0x158>
 8001a34:	2e00      	cmp	r6, #0
 8001a36:	dd63      	ble.n	8001b00 <__aeabi_dsub+0x11c>
 8001a38:	2f00      	cmp	r7, #0
 8001a3a:	d000      	beq.n	8001a3e <__aeabi_dsub+0x5a>
 8001a3c:	e0b1      	b.n	8001ba2 <__aeabi_dsub+0x1be>
 8001a3e:	4663      	mov	r3, ip
 8001a40:	4313      	orrs	r3, r2
 8001a42:	d100      	bne.n	8001a46 <__aeabi_dsub+0x62>
 8001a44:	e123      	b.n	8001c8e <__aeabi_dsub+0x2aa>
 8001a46:	1e73      	subs	r3, r6, #1
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d000      	beq.n	8001a4e <__aeabi_dsub+0x6a>
 8001a4c:	e1ba      	b.n	8001dc4 <__aeabi_dsub+0x3e0>
 8001a4e:	1a86      	subs	r6, r0, r2
 8001a50:	4663      	mov	r3, ip
 8001a52:	42b0      	cmp	r0, r6
 8001a54:	4180      	sbcs	r0, r0
 8001a56:	2501      	movs	r5, #1
 8001a58:	1ac9      	subs	r1, r1, r3
 8001a5a:	4240      	negs	r0, r0
 8001a5c:	1a09      	subs	r1, r1, r0
 8001a5e:	020b      	lsls	r3, r1, #8
 8001a60:	d400      	bmi.n	8001a64 <__aeabi_dsub+0x80>
 8001a62:	e147      	b.n	8001cf4 <__aeabi_dsub+0x310>
 8001a64:	0249      	lsls	r1, r1, #9
 8001a66:	0a4b      	lsrs	r3, r1, #9
 8001a68:	4698      	mov	r8, r3
 8001a6a:	4643      	mov	r3, r8
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dsub+0x8e>
 8001a70:	e189      	b.n	8001d86 <__aeabi_dsub+0x3a2>
 8001a72:	4640      	mov	r0, r8
 8001a74:	f000 fc0a 	bl	800228c <__clzsi2>
 8001a78:	0003      	movs	r3, r0
 8001a7a:	3b08      	subs	r3, #8
 8001a7c:	2b1f      	cmp	r3, #31
 8001a7e:	dd00      	ble.n	8001a82 <__aeabi_dsub+0x9e>
 8001a80:	e17c      	b.n	8001d7c <__aeabi_dsub+0x398>
 8001a82:	2220      	movs	r2, #32
 8001a84:	0030      	movs	r0, r6
 8001a86:	1ad2      	subs	r2, r2, r3
 8001a88:	4641      	mov	r1, r8
 8001a8a:	40d0      	lsrs	r0, r2
 8001a8c:	4099      	lsls	r1, r3
 8001a8e:	0002      	movs	r2, r0
 8001a90:	409e      	lsls	r6, r3
 8001a92:	430a      	orrs	r2, r1
 8001a94:	429d      	cmp	r5, r3
 8001a96:	dd00      	ble.n	8001a9a <__aeabi_dsub+0xb6>
 8001a98:	e16a      	b.n	8001d70 <__aeabi_dsub+0x38c>
 8001a9a:	1b5d      	subs	r5, r3, r5
 8001a9c:	1c6b      	adds	r3, r5, #1
 8001a9e:	2b1f      	cmp	r3, #31
 8001aa0:	dd00      	ble.n	8001aa4 <__aeabi_dsub+0xc0>
 8001aa2:	e194      	b.n	8001dce <__aeabi_dsub+0x3ea>
 8001aa4:	2120      	movs	r1, #32
 8001aa6:	0010      	movs	r0, r2
 8001aa8:	0035      	movs	r5, r6
 8001aaa:	1ac9      	subs	r1, r1, r3
 8001aac:	408e      	lsls	r6, r1
 8001aae:	40da      	lsrs	r2, r3
 8001ab0:	4088      	lsls	r0, r1
 8001ab2:	40dd      	lsrs	r5, r3
 8001ab4:	1e71      	subs	r1, r6, #1
 8001ab6:	418e      	sbcs	r6, r1
 8001ab8:	0011      	movs	r1, r2
 8001aba:	2207      	movs	r2, #7
 8001abc:	4328      	orrs	r0, r5
 8001abe:	2500      	movs	r5, #0
 8001ac0:	4306      	orrs	r6, r0
 8001ac2:	4032      	ands	r2, r6
 8001ac4:	2a00      	cmp	r2, #0
 8001ac6:	d009      	beq.n	8001adc <__aeabi_dsub+0xf8>
 8001ac8:	230f      	movs	r3, #15
 8001aca:	4033      	ands	r3, r6
 8001acc:	2b04      	cmp	r3, #4
 8001ace:	d005      	beq.n	8001adc <__aeabi_dsub+0xf8>
 8001ad0:	1d33      	adds	r3, r6, #4
 8001ad2:	42b3      	cmp	r3, r6
 8001ad4:	41b6      	sbcs	r6, r6
 8001ad6:	4276      	negs	r6, r6
 8001ad8:	1989      	adds	r1, r1, r6
 8001ada:	001e      	movs	r6, r3
 8001adc:	020b      	lsls	r3, r1, #8
 8001ade:	d400      	bmi.n	8001ae2 <__aeabi_dsub+0xfe>
 8001ae0:	e23d      	b.n	8001f5e <__aeabi_dsub+0x57a>
 8001ae2:	1c6a      	adds	r2, r5, #1
 8001ae4:	4b91      	ldr	r3, [pc, #580]	; (8001d2c <__aeabi_dsub+0x348>)
 8001ae6:	0555      	lsls	r5, r2, #21
 8001ae8:	0d6d      	lsrs	r5, r5, #21
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d100      	bne.n	8001af0 <__aeabi_dsub+0x10c>
 8001aee:	e119      	b.n	8001d24 <__aeabi_dsub+0x340>
 8001af0:	4a8f      	ldr	r2, [pc, #572]	; (8001d30 <__aeabi_dsub+0x34c>)
 8001af2:	08f6      	lsrs	r6, r6, #3
 8001af4:	400a      	ands	r2, r1
 8001af6:	0757      	lsls	r7, r2, #29
 8001af8:	0252      	lsls	r2, r2, #9
 8001afa:	4337      	orrs	r7, r6
 8001afc:	0b12      	lsrs	r2, r2, #12
 8001afe:	e09b      	b.n	8001c38 <__aeabi_dsub+0x254>
 8001b00:	2e00      	cmp	r6, #0
 8001b02:	d000      	beq.n	8001b06 <__aeabi_dsub+0x122>
 8001b04:	e0c5      	b.n	8001c92 <__aeabi_dsub+0x2ae>
 8001b06:	1c6e      	adds	r6, r5, #1
 8001b08:	0576      	lsls	r6, r6, #21
 8001b0a:	0d76      	lsrs	r6, r6, #21
 8001b0c:	2e01      	cmp	r6, #1
 8001b0e:	dc00      	bgt.n	8001b12 <__aeabi_dsub+0x12e>
 8001b10:	e148      	b.n	8001da4 <__aeabi_dsub+0x3c0>
 8001b12:	4667      	mov	r7, ip
 8001b14:	1a86      	subs	r6, r0, r2
 8001b16:	1bcb      	subs	r3, r1, r7
 8001b18:	42b0      	cmp	r0, r6
 8001b1a:	41bf      	sbcs	r7, r7
 8001b1c:	427f      	negs	r7, r7
 8001b1e:	46b8      	mov	r8, r7
 8001b20:	001f      	movs	r7, r3
 8001b22:	4643      	mov	r3, r8
 8001b24:	1aff      	subs	r7, r7, r3
 8001b26:	003b      	movs	r3, r7
 8001b28:	46b8      	mov	r8, r7
 8001b2a:	021b      	lsls	r3, r3, #8
 8001b2c:	d500      	bpl.n	8001b30 <__aeabi_dsub+0x14c>
 8001b2e:	e15f      	b.n	8001df0 <__aeabi_dsub+0x40c>
 8001b30:	4337      	orrs	r7, r6
 8001b32:	d19a      	bne.n	8001a6a <__aeabi_dsub+0x86>
 8001b34:	2200      	movs	r2, #0
 8001b36:	2400      	movs	r4, #0
 8001b38:	2500      	movs	r5, #0
 8001b3a:	e079      	b.n	8001c30 <__aeabi_dsub+0x24c>
 8001b3c:	2e00      	cmp	r6, #0
 8001b3e:	dc00      	bgt.n	8001b42 <__aeabi_dsub+0x15e>
 8001b40:	e0fa      	b.n	8001d38 <__aeabi_dsub+0x354>
 8001b42:	2f00      	cmp	r7, #0
 8001b44:	d100      	bne.n	8001b48 <__aeabi_dsub+0x164>
 8001b46:	e08d      	b.n	8001c64 <__aeabi_dsub+0x280>
 8001b48:	4b78      	ldr	r3, [pc, #480]	; (8001d2c <__aeabi_dsub+0x348>)
 8001b4a:	429d      	cmp	r5, r3
 8001b4c:	d067      	beq.n	8001c1e <__aeabi_dsub+0x23a>
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	4667      	mov	r7, ip
 8001b52:	041b      	lsls	r3, r3, #16
 8001b54:	431f      	orrs	r7, r3
 8001b56:	46bc      	mov	ip, r7
 8001b58:	2e38      	cmp	r6, #56	; 0x38
 8001b5a:	dc00      	bgt.n	8001b5e <__aeabi_dsub+0x17a>
 8001b5c:	e152      	b.n	8001e04 <__aeabi_dsub+0x420>
 8001b5e:	4663      	mov	r3, ip
 8001b60:	4313      	orrs	r3, r2
 8001b62:	1e5a      	subs	r2, r3, #1
 8001b64:	4193      	sbcs	r3, r2
 8001b66:	181e      	adds	r6, r3, r0
 8001b68:	4286      	cmp	r6, r0
 8001b6a:	4180      	sbcs	r0, r0
 8001b6c:	4240      	negs	r0, r0
 8001b6e:	1809      	adds	r1, r1, r0
 8001b70:	020b      	lsls	r3, r1, #8
 8001b72:	d400      	bmi.n	8001b76 <__aeabi_dsub+0x192>
 8001b74:	e0be      	b.n	8001cf4 <__aeabi_dsub+0x310>
 8001b76:	4b6d      	ldr	r3, [pc, #436]	; (8001d2c <__aeabi_dsub+0x348>)
 8001b78:	3501      	adds	r5, #1
 8001b7a:	429d      	cmp	r5, r3
 8001b7c:	d100      	bne.n	8001b80 <__aeabi_dsub+0x19c>
 8001b7e:	e0d2      	b.n	8001d26 <__aeabi_dsub+0x342>
 8001b80:	4a6b      	ldr	r2, [pc, #428]	; (8001d30 <__aeabi_dsub+0x34c>)
 8001b82:	0873      	lsrs	r3, r6, #1
 8001b84:	400a      	ands	r2, r1
 8001b86:	2101      	movs	r1, #1
 8001b88:	400e      	ands	r6, r1
 8001b8a:	431e      	orrs	r6, r3
 8001b8c:	0851      	lsrs	r1, r2, #1
 8001b8e:	07d3      	lsls	r3, r2, #31
 8001b90:	2207      	movs	r2, #7
 8001b92:	431e      	orrs	r6, r3
 8001b94:	4032      	ands	r2, r6
 8001b96:	e795      	b.n	8001ac4 <__aeabi_dsub+0xe0>
 8001b98:	001e      	movs	r6, r3
 8001b9a:	4316      	orrs	r6, r2
 8001b9c:	d000      	beq.n	8001ba0 <__aeabi_dsub+0x1bc>
 8001b9e:	e745      	b.n	8001a2c <__aeabi_dsub+0x48>
 8001ba0:	e740      	b.n	8001a24 <__aeabi_dsub+0x40>
 8001ba2:	4b62      	ldr	r3, [pc, #392]	; (8001d2c <__aeabi_dsub+0x348>)
 8001ba4:	429d      	cmp	r5, r3
 8001ba6:	d03a      	beq.n	8001c1e <__aeabi_dsub+0x23a>
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	4667      	mov	r7, ip
 8001bac:	041b      	lsls	r3, r3, #16
 8001bae:	431f      	orrs	r7, r3
 8001bb0:	46bc      	mov	ip, r7
 8001bb2:	2e38      	cmp	r6, #56	; 0x38
 8001bb4:	dd00      	ble.n	8001bb8 <__aeabi_dsub+0x1d4>
 8001bb6:	e0eb      	b.n	8001d90 <__aeabi_dsub+0x3ac>
 8001bb8:	2e1f      	cmp	r6, #31
 8001bba:	dc00      	bgt.n	8001bbe <__aeabi_dsub+0x1da>
 8001bbc:	e13a      	b.n	8001e34 <__aeabi_dsub+0x450>
 8001bbe:	0033      	movs	r3, r6
 8001bc0:	4667      	mov	r7, ip
 8001bc2:	3b20      	subs	r3, #32
 8001bc4:	40df      	lsrs	r7, r3
 8001bc6:	003b      	movs	r3, r7
 8001bc8:	2e20      	cmp	r6, #32
 8001bca:	d005      	beq.n	8001bd8 <__aeabi_dsub+0x1f4>
 8001bcc:	2740      	movs	r7, #64	; 0x40
 8001bce:	1bbf      	subs	r7, r7, r6
 8001bd0:	4666      	mov	r6, ip
 8001bd2:	40be      	lsls	r6, r7
 8001bd4:	4332      	orrs	r2, r6
 8001bd6:	4690      	mov	r8, r2
 8001bd8:	4646      	mov	r6, r8
 8001bda:	1e72      	subs	r2, r6, #1
 8001bdc:	4196      	sbcs	r6, r2
 8001bde:	4333      	orrs	r3, r6
 8001be0:	e0da      	b.n	8001d98 <__aeabi_dsub+0x3b4>
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d100      	bne.n	8001be8 <__aeabi_dsub+0x204>
 8001be6:	e214      	b.n	8002012 <__aeabi_dsub+0x62e>
 8001be8:	4663      	mov	r3, ip
 8001bea:	4313      	orrs	r3, r2
 8001bec:	d100      	bne.n	8001bf0 <__aeabi_dsub+0x20c>
 8001bee:	e168      	b.n	8001ec2 <__aeabi_dsub+0x4de>
 8001bf0:	2380      	movs	r3, #128	; 0x80
 8001bf2:	074e      	lsls	r6, r1, #29
 8001bf4:	08c0      	lsrs	r0, r0, #3
 8001bf6:	08c9      	lsrs	r1, r1, #3
 8001bf8:	031b      	lsls	r3, r3, #12
 8001bfa:	4306      	orrs	r6, r0
 8001bfc:	4219      	tst	r1, r3
 8001bfe:	d008      	beq.n	8001c12 <__aeabi_dsub+0x22e>
 8001c00:	4660      	mov	r0, ip
 8001c02:	08c0      	lsrs	r0, r0, #3
 8001c04:	4218      	tst	r0, r3
 8001c06:	d104      	bne.n	8001c12 <__aeabi_dsub+0x22e>
 8001c08:	4663      	mov	r3, ip
 8001c0a:	0001      	movs	r1, r0
 8001c0c:	08d2      	lsrs	r2, r2, #3
 8001c0e:	075e      	lsls	r6, r3, #29
 8001c10:	4316      	orrs	r6, r2
 8001c12:	00f3      	lsls	r3, r6, #3
 8001c14:	4699      	mov	r9, r3
 8001c16:	00c9      	lsls	r1, r1, #3
 8001c18:	0f72      	lsrs	r2, r6, #29
 8001c1a:	4d44      	ldr	r5, [pc, #272]	; (8001d2c <__aeabi_dsub+0x348>)
 8001c1c:	4311      	orrs	r1, r2
 8001c1e:	464b      	mov	r3, r9
 8001c20:	08de      	lsrs	r6, r3, #3
 8001c22:	4b42      	ldr	r3, [pc, #264]	; (8001d2c <__aeabi_dsub+0x348>)
 8001c24:	074f      	lsls	r7, r1, #29
 8001c26:	4337      	orrs	r7, r6
 8001c28:	08ca      	lsrs	r2, r1, #3
 8001c2a:	429d      	cmp	r5, r3
 8001c2c:	d100      	bne.n	8001c30 <__aeabi_dsub+0x24c>
 8001c2e:	e06e      	b.n	8001d0e <__aeabi_dsub+0x32a>
 8001c30:	0312      	lsls	r2, r2, #12
 8001c32:	056d      	lsls	r5, r5, #21
 8001c34:	0b12      	lsrs	r2, r2, #12
 8001c36:	0d6d      	lsrs	r5, r5, #21
 8001c38:	2100      	movs	r1, #0
 8001c3a:	0312      	lsls	r2, r2, #12
 8001c3c:	0b13      	lsrs	r3, r2, #12
 8001c3e:	0d0a      	lsrs	r2, r1, #20
 8001c40:	0512      	lsls	r2, r2, #20
 8001c42:	431a      	orrs	r2, r3
 8001c44:	4b3b      	ldr	r3, [pc, #236]	; (8001d34 <__aeabi_dsub+0x350>)
 8001c46:	052d      	lsls	r5, r5, #20
 8001c48:	4013      	ands	r3, r2
 8001c4a:	432b      	orrs	r3, r5
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	07e4      	lsls	r4, r4, #31
 8001c50:	085b      	lsrs	r3, r3, #1
 8001c52:	4323      	orrs	r3, r4
 8001c54:	0038      	movs	r0, r7
 8001c56:	0019      	movs	r1, r3
 8001c58:	bc3c      	pop	{r2, r3, r4, r5}
 8001c5a:	4690      	mov	r8, r2
 8001c5c:	4699      	mov	r9, r3
 8001c5e:	46a2      	mov	sl, r4
 8001c60:	46ab      	mov	fp, r5
 8001c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c64:	4663      	mov	r3, ip
 8001c66:	4313      	orrs	r3, r2
 8001c68:	d011      	beq.n	8001c8e <__aeabi_dsub+0x2aa>
 8001c6a:	1e73      	subs	r3, r6, #1
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dsub+0x28e>
 8001c70:	e107      	b.n	8001e82 <__aeabi_dsub+0x49e>
 8001c72:	1886      	adds	r6, r0, r2
 8001c74:	4286      	cmp	r6, r0
 8001c76:	4180      	sbcs	r0, r0
 8001c78:	4461      	add	r1, ip
 8001c7a:	4240      	negs	r0, r0
 8001c7c:	1809      	adds	r1, r1, r0
 8001c7e:	2501      	movs	r5, #1
 8001c80:	020b      	lsls	r3, r1, #8
 8001c82:	d537      	bpl.n	8001cf4 <__aeabi_dsub+0x310>
 8001c84:	2502      	movs	r5, #2
 8001c86:	e77b      	b.n	8001b80 <__aeabi_dsub+0x19c>
 8001c88:	003e      	movs	r6, r7
 8001c8a:	4661      	mov	r1, ip
 8001c8c:	4691      	mov	r9, r2
 8001c8e:	0035      	movs	r5, r6
 8001c90:	e7c5      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001c92:	465c      	mov	r4, fp
 8001c94:	2d00      	cmp	r5, #0
 8001c96:	d000      	beq.n	8001c9a <__aeabi_dsub+0x2b6>
 8001c98:	e0e1      	b.n	8001e5e <__aeabi_dsub+0x47a>
 8001c9a:	000b      	movs	r3, r1
 8001c9c:	4303      	orrs	r3, r0
 8001c9e:	d0f3      	beq.n	8001c88 <__aeabi_dsub+0x2a4>
 8001ca0:	1c73      	adds	r3, r6, #1
 8001ca2:	d100      	bne.n	8001ca6 <__aeabi_dsub+0x2c2>
 8001ca4:	e1ac      	b.n	8002000 <__aeabi_dsub+0x61c>
 8001ca6:	4b21      	ldr	r3, [pc, #132]	; (8001d2c <__aeabi_dsub+0x348>)
 8001ca8:	429f      	cmp	r7, r3
 8001caa:	d100      	bne.n	8001cae <__aeabi_dsub+0x2ca>
 8001cac:	e13a      	b.n	8001f24 <__aeabi_dsub+0x540>
 8001cae:	43f3      	mvns	r3, r6
 8001cb0:	2b38      	cmp	r3, #56	; 0x38
 8001cb2:	dd00      	ble.n	8001cb6 <__aeabi_dsub+0x2d2>
 8001cb4:	e16f      	b.n	8001f96 <__aeabi_dsub+0x5b2>
 8001cb6:	2b1f      	cmp	r3, #31
 8001cb8:	dd00      	ble.n	8001cbc <__aeabi_dsub+0x2d8>
 8001cba:	e18c      	b.n	8001fd6 <__aeabi_dsub+0x5f2>
 8001cbc:	2520      	movs	r5, #32
 8001cbe:	000e      	movs	r6, r1
 8001cc0:	1aed      	subs	r5, r5, r3
 8001cc2:	40ae      	lsls	r6, r5
 8001cc4:	46b0      	mov	r8, r6
 8001cc6:	0006      	movs	r6, r0
 8001cc8:	46aa      	mov	sl, r5
 8001cca:	40de      	lsrs	r6, r3
 8001ccc:	4645      	mov	r5, r8
 8001cce:	4335      	orrs	r5, r6
 8001cd0:	002e      	movs	r6, r5
 8001cd2:	4655      	mov	r5, sl
 8001cd4:	40d9      	lsrs	r1, r3
 8001cd6:	40a8      	lsls	r0, r5
 8001cd8:	4663      	mov	r3, ip
 8001cda:	1e45      	subs	r5, r0, #1
 8001cdc:	41a8      	sbcs	r0, r5
 8001cde:	1a5b      	subs	r3, r3, r1
 8001ce0:	469c      	mov	ip, r3
 8001ce2:	4330      	orrs	r0, r6
 8001ce4:	1a16      	subs	r6, r2, r0
 8001ce6:	42b2      	cmp	r2, r6
 8001ce8:	4192      	sbcs	r2, r2
 8001cea:	4663      	mov	r3, ip
 8001cec:	4252      	negs	r2, r2
 8001cee:	1a99      	subs	r1, r3, r2
 8001cf0:	003d      	movs	r5, r7
 8001cf2:	e6b4      	b.n	8001a5e <__aeabi_dsub+0x7a>
 8001cf4:	2207      	movs	r2, #7
 8001cf6:	4032      	ands	r2, r6
 8001cf8:	2a00      	cmp	r2, #0
 8001cfa:	d000      	beq.n	8001cfe <__aeabi_dsub+0x31a>
 8001cfc:	e6e4      	b.n	8001ac8 <__aeabi_dsub+0xe4>
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <__aeabi_dsub+0x348>)
 8001d00:	08f6      	lsrs	r6, r6, #3
 8001d02:	074f      	lsls	r7, r1, #29
 8001d04:	4337      	orrs	r7, r6
 8001d06:	08ca      	lsrs	r2, r1, #3
 8001d08:	429d      	cmp	r5, r3
 8001d0a:	d000      	beq.n	8001d0e <__aeabi_dsub+0x32a>
 8001d0c:	e790      	b.n	8001c30 <__aeabi_dsub+0x24c>
 8001d0e:	003b      	movs	r3, r7
 8001d10:	4313      	orrs	r3, r2
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0x332>
 8001d14:	e1a6      	b.n	8002064 <__aeabi_dsub+0x680>
 8001d16:	2380      	movs	r3, #128	; 0x80
 8001d18:	031b      	lsls	r3, r3, #12
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	0312      	lsls	r2, r2, #12
 8001d1e:	0b12      	lsrs	r2, r2, #12
 8001d20:	4d02      	ldr	r5, [pc, #8]	; (8001d2c <__aeabi_dsub+0x348>)
 8001d22:	e789      	b.n	8001c38 <__aeabi_dsub+0x254>
 8001d24:	0015      	movs	r5, r2
 8001d26:	2200      	movs	r2, #0
 8001d28:	2700      	movs	r7, #0
 8001d2a:	e785      	b.n	8001c38 <__aeabi_dsub+0x254>
 8001d2c:	000007ff 	.word	0x000007ff
 8001d30:	ff7fffff 	.word	0xff7fffff
 8001d34:	800fffff 	.word	0x800fffff
 8001d38:	2e00      	cmp	r6, #0
 8001d3a:	d000      	beq.n	8001d3e <__aeabi_dsub+0x35a>
 8001d3c:	e0c7      	b.n	8001ece <__aeabi_dsub+0x4ea>
 8001d3e:	1c6b      	adds	r3, r5, #1
 8001d40:	055e      	lsls	r6, r3, #21
 8001d42:	0d76      	lsrs	r6, r6, #21
 8001d44:	2e01      	cmp	r6, #1
 8001d46:	dc00      	bgt.n	8001d4a <__aeabi_dsub+0x366>
 8001d48:	e0f0      	b.n	8001f2c <__aeabi_dsub+0x548>
 8001d4a:	4dc8      	ldr	r5, [pc, #800]	; (800206c <__aeabi_dsub+0x688>)
 8001d4c:	42ab      	cmp	r3, r5
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0x36e>
 8001d50:	e0b9      	b.n	8001ec6 <__aeabi_dsub+0x4e2>
 8001d52:	1885      	adds	r5, r0, r2
 8001d54:	000a      	movs	r2, r1
 8001d56:	4285      	cmp	r5, r0
 8001d58:	4189      	sbcs	r1, r1
 8001d5a:	4462      	add	r2, ip
 8001d5c:	4249      	negs	r1, r1
 8001d5e:	1851      	adds	r1, r2, r1
 8001d60:	2207      	movs	r2, #7
 8001d62:	07ce      	lsls	r6, r1, #31
 8001d64:	086d      	lsrs	r5, r5, #1
 8001d66:	432e      	orrs	r6, r5
 8001d68:	0849      	lsrs	r1, r1, #1
 8001d6a:	4032      	ands	r2, r6
 8001d6c:	001d      	movs	r5, r3
 8001d6e:	e6a9      	b.n	8001ac4 <__aeabi_dsub+0xe0>
 8001d70:	49bf      	ldr	r1, [pc, #764]	; (8002070 <__aeabi_dsub+0x68c>)
 8001d72:	1aed      	subs	r5, r5, r3
 8001d74:	4011      	ands	r1, r2
 8001d76:	2207      	movs	r2, #7
 8001d78:	4032      	ands	r2, r6
 8001d7a:	e6a3      	b.n	8001ac4 <__aeabi_dsub+0xe0>
 8001d7c:	0032      	movs	r2, r6
 8001d7e:	3828      	subs	r0, #40	; 0x28
 8001d80:	4082      	lsls	r2, r0
 8001d82:	2600      	movs	r6, #0
 8001d84:	e686      	b.n	8001a94 <__aeabi_dsub+0xb0>
 8001d86:	0030      	movs	r0, r6
 8001d88:	f000 fa80 	bl	800228c <__clzsi2>
 8001d8c:	3020      	adds	r0, #32
 8001d8e:	e673      	b.n	8001a78 <__aeabi_dsub+0x94>
 8001d90:	4663      	mov	r3, ip
 8001d92:	4313      	orrs	r3, r2
 8001d94:	1e5a      	subs	r2, r3, #1
 8001d96:	4193      	sbcs	r3, r2
 8001d98:	1ac6      	subs	r6, r0, r3
 8001d9a:	42b0      	cmp	r0, r6
 8001d9c:	4180      	sbcs	r0, r0
 8001d9e:	4240      	negs	r0, r0
 8001da0:	1a09      	subs	r1, r1, r0
 8001da2:	e65c      	b.n	8001a5e <__aeabi_dsub+0x7a>
 8001da4:	000e      	movs	r6, r1
 8001da6:	4667      	mov	r7, ip
 8001da8:	4306      	orrs	r6, r0
 8001daa:	4317      	orrs	r7, r2
 8001dac:	2d00      	cmp	r5, #0
 8001dae:	d15e      	bne.n	8001e6e <__aeabi_dsub+0x48a>
 8001db0:	2e00      	cmp	r6, #0
 8001db2:	d000      	beq.n	8001db6 <__aeabi_dsub+0x3d2>
 8001db4:	e0f3      	b.n	8001f9e <__aeabi_dsub+0x5ba>
 8001db6:	2f00      	cmp	r7, #0
 8001db8:	d100      	bne.n	8001dbc <__aeabi_dsub+0x3d8>
 8001dba:	e11e      	b.n	8001ffa <__aeabi_dsub+0x616>
 8001dbc:	465c      	mov	r4, fp
 8001dbe:	4661      	mov	r1, ip
 8001dc0:	4691      	mov	r9, r2
 8001dc2:	e72c      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001dc4:	4fa9      	ldr	r7, [pc, #676]	; (800206c <__aeabi_dsub+0x688>)
 8001dc6:	42be      	cmp	r6, r7
 8001dc8:	d07b      	beq.n	8001ec2 <__aeabi_dsub+0x4de>
 8001dca:	001e      	movs	r6, r3
 8001dcc:	e6f1      	b.n	8001bb2 <__aeabi_dsub+0x1ce>
 8001dce:	0010      	movs	r0, r2
 8001dd0:	3d1f      	subs	r5, #31
 8001dd2:	40e8      	lsrs	r0, r5
 8001dd4:	2b20      	cmp	r3, #32
 8001dd6:	d003      	beq.n	8001de0 <__aeabi_dsub+0x3fc>
 8001dd8:	2140      	movs	r1, #64	; 0x40
 8001dda:	1acb      	subs	r3, r1, r3
 8001ddc:	409a      	lsls	r2, r3
 8001dde:	4316      	orrs	r6, r2
 8001de0:	1e73      	subs	r3, r6, #1
 8001de2:	419e      	sbcs	r6, r3
 8001de4:	2207      	movs	r2, #7
 8001de6:	4306      	orrs	r6, r0
 8001de8:	4032      	ands	r2, r6
 8001dea:	2100      	movs	r1, #0
 8001dec:	2500      	movs	r5, #0
 8001dee:	e783      	b.n	8001cf8 <__aeabi_dsub+0x314>
 8001df0:	1a16      	subs	r6, r2, r0
 8001df2:	4663      	mov	r3, ip
 8001df4:	42b2      	cmp	r2, r6
 8001df6:	4180      	sbcs	r0, r0
 8001df8:	1a59      	subs	r1, r3, r1
 8001dfa:	4240      	negs	r0, r0
 8001dfc:	1a0b      	subs	r3, r1, r0
 8001dfe:	4698      	mov	r8, r3
 8001e00:	465c      	mov	r4, fp
 8001e02:	e632      	b.n	8001a6a <__aeabi_dsub+0x86>
 8001e04:	2e1f      	cmp	r6, #31
 8001e06:	dd00      	ble.n	8001e0a <__aeabi_dsub+0x426>
 8001e08:	e0ab      	b.n	8001f62 <__aeabi_dsub+0x57e>
 8001e0a:	2720      	movs	r7, #32
 8001e0c:	1bbb      	subs	r3, r7, r6
 8001e0e:	469a      	mov	sl, r3
 8001e10:	4663      	mov	r3, ip
 8001e12:	4657      	mov	r7, sl
 8001e14:	40bb      	lsls	r3, r7
 8001e16:	4699      	mov	r9, r3
 8001e18:	0013      	movs	r3, r2
 8001e1a:	464f      	mov	r7, r9
 8001e1c:	40f3      	lsrs	r3, r6
 8001e1e:	431f      	orrs	r7, r3
 8001e20:	003b      	movs	r3, r7
 8001e22:	4657      	mov	r7, sl
 8001e24:	40ba      	lsls	r2, r7
 8001e26:	1e57      	subs	r7, r2, #1
 8001e28:	41ba      	sbcs	r2, r7
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	4662      	mov	r2, ip
 8001e2e:	40f2      	lsrs	r2, r6
 8001e30:	1889      	adds	r1, r1, r2
 8001e32:	e698      	b.n	8001b66 <__aeabi_dsub+0x182>
 8001e34:	2720      	movs	r7, #32
 8001e36:	1bbb      	subs	r3, r7, r6
 8001e38:	469a      	mov	sl, r3
 8001e3a:	4663      	mov	r3, ip
 8001e3c:	4657      	mov	r7, sl
 8001e3e:	40bb      	lsls	r3, r7
 8001e40:	4699      	mov	r9, r3
 8001e42:	0013      	movs	r3, r2
 8001e44:	464f      	mov	r7, r9
 8001e46:	40f3      	lsrs	r3, r6
 8001e48:	431f      	orrs	r7, r3
 8001e4a:	003b      	movs	r3, r7
 8001e4c:	4657      	mov	r7, sl
 8001e4e:	40ba      	lsls	r2, r7
 8001e50:	1e57      	subs	r7, r2, #1
 8001e52:	41ba      	sbcs	r2, r7
 8001e54:	4313      	orrs	r3, r2
 8001e56:	4662      	mov	r2, ip
 8001e58:	40f2      	lsrs	r2, r6
 8001e5a:	1a89      	subs	r1, r1, r2
 8001e5c:	e79c      	b.n	8001d98 <__aeabi_dsub+0x3b4>
 8001e5e:	4b83      	ldr	r3, [pc, #524]	; (800206c <__aeabi_dsub+0x688>)
 8001e60:	429f      	cmp	r7, r3
 8001e62:	d05f      	beq.n	8001f24 <__aeabi_dsub+0x540>
 8001e64:	2580      	movs	r5, #128	; 0x80
 8001e66:	042d      	lsls	r5, r5, #16
 8001e68:	4273      	negs	r3, r6
 8001e6a:	4329      	orrs	r1, r5
 8001e6c:	e720      	b.n	8001cb0 <__aeabi_dsub+0x2cc>
 8001e6e:	2e00      	cmp	r6, #0
 8001e70:	d10c      	bne.n	8001e8c <__aeabi_dsub+0x4a8>
 8001e72:	2f00      	cmp	r7, #0
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dsub+0x494>
 8001e76:	e0d0      	b.n	800201a <__aeabi_dsub+0x636>
 8001e78:	465c      	mov	r4, fp
 8001e7a:	4661      	mov	r1, ip
 8001e7c:	4691      	mov	r9, r2
 8001e7e:	4d7b      	ldr	r5, [pc, #492]	; (800206c <__aeabi_dsub+0x688>)
 8001e80:	e6cd      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001e82:	4f7a      	ldr	r7, [pc, #488]	; (800206c <__aeabi_dsub+0x688>)
 8001e84:	42be      	cmp	r6, r7
 8001e86:	d01c      	beq.n	8001ec2 <__aeabi_dsub+0x4de>
 8001e88:	001e      	movs	r6, r3
 8001e8a:	e665      	b.n	8001b58 <__aeabi_dsub+0x174>
 8001e8c:	2f00      	cmp	r7, #0
 8001e8e:	d018      	beq.n	8001ec2 <__aeabi_dsub+0x4de>
 8001e90:	08c0      	lsrs	r0, r0, #3
 8001e92:	074e      	lsls	r6, r1, #29
 8001e94:	4306      	orrs	r6, r0
 8001e96:	2080      	movs	r0, #128	; 0x80
 8001e98:	08c9      	lsrs	r1, r1, #3
 8001e9a:	0300      	lsls	r0, r0, #12
 8001e9c:	4201      	tst	r1, r0
 8001e9e:	d008      	beq.n	8001eb2 <__aeabi_dsub+0x4ce>
 8001ea0:	4663      	mov	r3, ip
 8001ea2:	08dc      	lsrs	r4, r3, #3
 8001ea4:	4204      	tst	r4, r0
 8001ea6:	d104      	bne.n	8001eb2 <__aeabi_dsub+0x4ce>
 8001ea8:	0021      	movs	r1, r4
 8001eaa:	46da      	mov	sl, fp
 8001eac:	08d2      	lsrs	r2, r2, #3
 8001eae:	075e      	lsls	r6, r3, #29
 8001eb0:	4316      	orrs	r6, r2
 8001eb2:	00f3      	lsls	r3, r6, #3
 8001eb4:	4699      	mov	r9, r3
 8001eb6:	2401      	movs	r4, #1
 8001eb8:	4653      	mov	r3, sl
 8001eba:	00c9      	lsls	r1, r1, #3
 8001ebc:	0f72      	lsrs	r2, r6, #29
 8001ebe:	4311      	orrs	r1, r2
 8001ec0:	401c      	ands	r4, r3
 8001ec2:	4d6a      	ldr	r5, [pc, #424]	; (800206c <__aeabi_dsub+0x688>)
 8001ec4:	e6ab      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001ec6:	001d      	movs	r5, r3
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2700      	movs	r7, #0
 8001ecc:	e6b4      	b.n	8001c38 <__aeabi_dsub+0x254>
 8001ece:	2d00      	cmp	r5, #0
 8001ed0:	d159      	bne.n	8001f86 <__aeabi_dsub+0x5a2>
 8001ed2:	000b      	movs	r3, r1
 8001ed4:	4303      	orrs	r3, r0
 8001ed6:	d100      	bne.n	8001eda <__aeabi_dsub+0x4f6>
 8001ed8:	e6d6      	b.n	8001c88 <__aeabi_dsub+0x2a4>
 8001eda:	1c73      	adds	r3, r6, #1
 8001edc:	d100      	bne.n	8001ee0 <__aeabi_dsub+0x4fc>
 8001ede:	e0b2      	b.n	8002046 <__aeabi_dsub+0x662>
 8001ee0:	4b62      	ldr	r3, [pc, #392]	; (800206c <__aeabi_dsub+0x688>)
 8001ee2:	429f      	cmp	r7, r3
 8001ee4:	d01e      	beq.n	8001f24 <__aeabi_dsub+0x540>
 8001ee6:	43f3      	mvns	r3, r6
 8001ee8:	2b38      	cmp	r3, #56	; 0x38
 8001eea:	dc6f      	bgt.n	8001fcc <__aeabi_dsub+0x5e8>
 8001eec:	2b1f      	cmp	r3, #31
 8001eee:	dd00      	ble.n	8001ef2 <__aeabi_dsub+0x50e>
 8001ef0:	e097      	b.n	8002022 <__aeabi_dsub+0x63e>
 8001ef2:	2520      	movs	r5, #32
 8001ef4:	000e      	movs	r6, r1
 8001ef6:	1aed      	subs	r5, r5, r3
 8001ef8:	40ae      	lsls	r6, r5
 8001efa:	46b0      	mov	r8, r6
 8001efc:	0006      	movs	r6, r0
 8001efe:	46aa      	mov	sl, r5
 8001f00:	40de      	lsrs	r6, r3
 8001f02:	4645      	mov	r5, r8
 8001f04:	4335      	orrs	r5, r6
 8001f06:	002e      	movs	r6, r5
 8001f08:	4655      	mov	r5, sl
 8001f0a:	40a8      	lsls	r0, r5
 8001f0c:	40d9      	lsrs	r1, r3
 8001f0e:	1e45      	subs	r5, r0, #1
 8001f10:	41a8      	sbcs	r0, r5
 8001f12:	448c      	add	ip, r1
 8001f14:	4306      	orrs	r6, r0
 8001f16:	18b6      	adds	r6, r6, r2
 8001f18:	4296      	cmp	r6, r2
 8001f1a:	4192      	sbcs	r2, r2
 8001f1c:	4251      	negs	r1, r2
 8001f1e:	4461      	add	r1, ip
 8001f20:	003d      	movs	r5, r7
 8001f22:	e625      	b.n	8001b70 <__aeabi_dsub+0x18c>
 8001f24:	003d      	movs	r5, r7
 8001f26:	4661      	mov	r1, ip
 8001f28:	4691      	mov	r9, r2
 8001f2a:	e678      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001f2c:	000b      	movs	r3, r1
 8001f2e:	4303      	orrs	r3, r0
 8001f30:	2d00      	cmp	r5, #0
 8001f32:	d000      	beq.n	8001f36 <__aeabi_dsub+0x552>
 8001f34:	e655      	b.n	8001be2 <__aeabi_dsub+0x1fe>
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0f5      	beq.n	8001f26 <__aeabi_dsub+0x542>
 8001f3a:	4663      	mov	r3, ip
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dsub+0x55e>
 8001f40:	e66d      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001f42:	1886      	adds	r6, r0, r2
 8001f44:	4286      	cmp	r6, r0
 8001f46:	4180      	sbcs	r0, r0
 8001f48:	4461      	add	r1, ip
 8001f4a:	4240      	negs	r0, r0
 8001f4c:	1809      	adds	r1, r1, r0
 8001f4e:	2200      	movs	r2, #0
 8001f50:	020b      	lsls	r3, r1, #8
 8001f52:	d400      	bmi.n	8001f56 <__aeabi_dsub+0x572>
 8001f54:	e6d0      	b.n	8001cf8 <__aeabi_dsub+0x314>
 8001f56:	4b46      	ldr	r3, [pc, #280]	; (8002070 <__aeabi_dsub+0x68c>)
 8001f58:	3501      	adds	r5, #1
 8001f5a:	4019      	ands	r1, r3
 8001f5c:	e5b2      	b.n	8001ac4 <__aeabi_dsub+0xe0>
 8001f5e:	46b1      	mov	r9, r6
 8001f60:	e65d      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001f62:	0033      	movs	r3, r6
 8001f64:	4667      	mov	r7, ip
 8001f66:	3b20      	subs	r3, #32
 8001f68:	40df      	lsrs	r7, r3
 8001f6a:	003b      	movs	r3, r7
 8001f6c:	2e20      	cmp	r6, #32
 8001f6e:	d005      	beq.n	8001f7c <__aeabi_dsub+0x598>
 8001f70:	2740      	movs	r7, #64	; 0x40
 8001f72:	1bbf      	subs	r7, r7, r6
 8001f74:	4666      	mov	r6, ip
 8001f76:	40be      	lsls	r6, r7
 8001f78:	4332      	orrs	r2, r6
 8001f7a:	4690      	mov	r8, r2
 8001f7c:	4646      	mov	r6, r8
 8001f7e:	1e72      	subs	r2, r6, #1
 8001f80:	4196      	sbcs	r6, r2
 8001f82:	4333      	orrs	r3, r6
 8001f84:	e5ef      	b.n	8001b66 <__aeabi_dsub+0x182>
 8001f86:	4b39      	ldr	r3, [pc, #228]	; (800206c <__aeabi_dsub+0x688>)
 8001f88:	429f      	cmp	r7, r3
 8001f8a:	d0cb      	beq.n	8001f24 <__aeabi_dsub+0x540>
 8001f8c:	2580      	movs	r5, #128	; 0x80
 8001f8e:	042d      	lsls	r5, r5, #16
 8001f90:	4273      	negs	r3, r6
 8001f92:	4329      	orrs	r1, r5
 8001f94:	e7a8      	b.n	8001ee8 <__aeabi_dsub+0x504>
 8001f96:	4308      	orrs	r0, r1
 8001f98:	1e41      	subs	r1, r0, #1
 8001f9a:	4188      	sbcs	r0, r1
 8001f9c:	e6a2      	b.n	8001ce4 <__aeabi_dsub+0x300>
 8001f9e:	2f00      	cmp	r7, #0
 8001fa0:	d100      	bne.n	8001fa4 <__aeabi_dsub+0x5c0>
 8001fa2:	e63c      	b.n	8001c1e <__aeabi_dsub+0x23a>
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	1a86      	subs	r6, r0, r2
 8001fa8:	1acf      	subs	r7, r1, r3
 8001faa:	42b0      	cmp	r0, r6
 8001fac:	419b      	sbcs	r3, r3
 8001fae:	425b      	negs	r3, r3
 8001fb0:	1afb      	subs	r3, r7, r3
 8001fb2:	4698      	mov	r8, r3
 8001fb4:	021b      	lsls	r3, r3, #8
 8001fb6:	d54e      	bpl.n	8002056 <__aeabi_dsub+0x672>
 8001fb8:	1a16      	subs	r6, r2, r0
 8001fba:	4663      	mov	r3, ip
 8001fbc:	42b2      	cmp	r2, r6
 8001fbe:	4192      	sbcs	r2, r2
 8001fc0:	1a59      	subs	r1, r3, r1
 8001fc2:	4252      	negs	r2, r2
 8001fc4:	1a89      	subs	r1, r1, r2
 8001fc6:	465c      	mov	r4, fp
 8001fc8:	2200      	movs	r2, #0
 8001fca:	e57b      	b.n	8001ac4 <__aeabi_dsub+0xe0>
 8001fcc:	4301      	orrs	r1, r0
 8001fce:	000e      	movs	r6, r1
 8001fd0:	1e71      	subs	r1, r6, #1
 8001fd2:	418e      	sbcs	r6, r1
 8001fd4:	e79f      	b.n	8001f16 <__aeabi_dsub+0x532>
 8001fd6:	001d      	movs	r5, r3
 8001fd8:	000e      	movs	r6, r1
 8001fda:	3d20      	subs	r5, #32
 8001fdc:	40ee      	lsrs	r6, r5
 8001fde:	46b0      	mov	r8, r6
 8001fe0:	2b20      	cmp	r3, #32
 8001fe2:	d004      	beq.n	8001fee <__aeabi_dsub+0x60a>
 8001fe4:	2540      	movs	r5, #64	; 0x40
 8001fe6:	1aeb      	subs	r3, r5, r3
 8001fe8:	4099      	lsls	r1, r3
 8001fea:	4308      	orrs	r0, r1
 8001fec:	4681      	mov	r9, r0
 8001fee:	4648      	mov	r0, r9
 8001ff0:	4643      	mov	r3, r8
 8001ff2:	1e41      	subs	r1, r0, #1
 8001ff4:	4188      	sbcs	r0, r1
 8001ff6:	4318      	orrs	r0, r3
 8001ff8:	e674      	b.n	8001ce4 <__aeabi_dsub+0x300>
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	e617      	b.n	8001c30 <__aeabi_dsub+0x24c>
 8002000:	1a16      	subs	r6, r2, r0
 8002002:	4663      	mov	r3, ip
 8002004:	42b2      	cmp	r2, r6
 8002006:	4192      	sbcs	r2, r2
 8002008:	1a59      	subs	r1, r3, r1
 800200a:	4252      	negs	r2, r2
 800200c:	1a89      	subs	r1, r1, r2
 800200e:	003d      	movs	r5, r7
 8002010:	e525      	b.n	8001a5e <__aeabi_dsub+0x7a>
 8002012:	4661      	mov	r1, ip
 8002014:	4691      	mov	r9, r2
 8002016:	4d15      	ldr	r5, [pc, #84]	; (800206c <__aeabi_dsub+0x688>)
 8002018:	e601      	b.n	8001c1e <__aeabi_dsub+0x23a>
 800201a:	2280      	movs	r2, #128	; 0x80
 800201c:	2400      	movs	r4, #0
 800201e:	0312      	lsls	r2, r2, #12
 8002020:	e679      	b.n	8001d16 <__aeabi_dsub+0x332>
 8002022:	001d      	movs	r5, r3
 8002024:	000e      	movs	r6, r1
 8002026:	3d20      	subs	r5, #32
 8002028:	40ee      	lsrs	r6, r5
 800202a:	46b0      	mov	r8, r6
 800202c:	2b20      	cmp	r3, #32
 800202e:	d004      	beq.n	800203a <__aeabi_dsub+0x656>
 8002030:	2540      	movs	r5, #64	; 0x40
 8002032:	1aeb      	subs	r3, r5, r3
 8002034:	4099      	lsls	r1, r3
 8002036:	4308      	orrs	r0, r1
 8002038:	4681      	mov	r9, r0
 800203a:	464e      	mov	r6, r9
 800203c:	4643      	mov	r3, r8
 800203e:	1e71      	subs	r1, r6, #1
 8002040:	418e      	sbcs	r6, r1
 8002042:	431e      	orrs	r6, r3
 8002044:	e767      	b.n	8001f16 <__aeabi_dsub+0x532>
 8002046:	1886      	adds	r6, r0, r2
 8002048:	4296      	cmp	r6, r2
 800204a:	419b      	sbcs	r3, r3
 800204c:	4461      	add	r1, ip
 800204e:	425b      	negs	r3, r3
 8002050:	18c9      	adds	r1, r1, r3
 8002052:	003d      	movs	r5, r7
 8002054:	e58c      	b.n	8001b70 <__aeabi_dsub+0x18c>
 8002056:	4647      	mov	r7, r8
 8002058:	4337      	orrs	r7, r6
 800205a:	d0ce      	beq.n	8001ffa <__aeabi_dsub+0x616>
 800205c:	2207      	movs	r2, #7
 800205e:	4641      	mov	r1, r8
 8002060:	4032      	ands	r2, r6
 8002062:	e649      	b.n	8001cf8 <__aeabi_dsub+0x314>
 8002064:	2700      	movs	r7, #0
 8002066:	003a      	movs	r2, r7
 8002068:	e5e6      	b.n	8001c38 <__aeabi_dsub+0x254>
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	000007ff 	.word	0x000007ff
 8002070:	ff7fffff 	.word	0xff7fffff

08002074 <__aeabi_dcmpun>:
 8002074:	b570      	push	{r4, r5, r6, lr}
 8002076:	4e0c      	ldr	r6, [pc, #48]	; (80020a8 <__aeabi_dcmpun+0x34>)
 8002078:	030d      	lsls	r5, r1, #12
 800207a:	031c      	lsls	r4, r3, #12
 800207c:	0049      	lsls	r1, r1, #1
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	0b2d      	lsrs	r5, r5, #12
 8002082:	0d49      	lsrs	r1, r1, #21
 8002084:	0b24      	lsrs	r4, r4, #12
 8002086:	0d5b      	lsrs	r3, r3, #21
 8002088:	42b1      	cmp	r1, r6
 800208a:	d008      	beq.n	800209e <__aeabi_dcmpun+0x2a>
 800208c:	4906      	ldr	r1, [pc, #24]	; (80020a8 <__aeabi_dcmpun+0x34>)
 800208e:	2000      	movs	r0, #0
 8002090:	428b      	cmp	r3, r1
 8002092:	d103      	bne.n	800209c <__aeabi_dcmpun+0x28>
 8002094:	4314      	orrs	r4, r2
 8002096:	0020      	movs	r0, r4
 8002098:	1e44      	subs	r4, r0, #1
 800209a:	41a0      	sbcs	r0, r4
 800209c:	bd70      	pop	{r4, r5, r6, pc}
 800209e:	4305      	orrs	r5, r0
 80020a0:	2001      	movs	r0, #1
 80020a2:	2d00      	cmp	r5, #0
 80020a4:	d1fa      	bne.n	800209c <__aeabi_dcmpun+0x28>
 80020a6:	e7f1      	b.n	800208c <__aeabi_dcmpun+0x18>
 80020a8:	000007ff 	.word	0x000007ff

080020ac <__aeabi_i2d>:
 80020ac:	b570      	push	{r4, r5, r6, lr}
 80020ae:	2800      	cmp	r0, #0
 80020b0:	d02d      	beq.n	800210e <__aeabi_i2d+0x62>
 80020b2:	17c3      	asrs	r3, r0, #31
 80020b4:	18c5      	adds	r5, r0, r3
 80020b6:	405d      	eors	r5, r3
 80020b8:	0fc4      	lsrs	r4, r0, #31
 80020ba:	0028      	movs	r0, r5
 80020bc:	f000 f8e6 	bl	800228c <__clzsi2>
 80020c0:	4b15      	ldr	r3, [pc, #84]	; (8002118 <__aeabi_i2d+0x6c>)
 80020c2:	1a1b      	subs	r3, r3, r0
 80020c4:	055b      	lsls	r3, r3, #21
 80020c6:	0d5b      	lsrs	r3, r3, #21
 80020c8:	280a      	cmp	r0, #10
 80020ca:	dd15      	ble.n	80020f8 <__aeabi_i2d+0x4c>
 80020cc:	380b      	subs	r0, #11
 80020ce:	4085      	lsls	r5, r0
 80020d0:	2200      	movs	r2, #0
 80020d2:	032d      	lsls	r5, r5, #12
 80020d4:	0b2d      	lsrs	r5, r5, #12
 80020d6:	2100      	movs	r1, #0
 80020d8:	0010      	movs	r0, r2
 80020da:	032d      	lsls	r5, r5, #12
 80020dc:	0d0a      	lsrs	r2, r1, #20
 80020de:	0b2d      	lsrs	r5, r5, #12
 80020e0:	0512      	lsls	r2, r2, #20
 80020e2:	432a      	orrs	r2, r5
 80020e4:	4d0d      	ldr	r5, [pc, #52]	; (800211c <__aeabi_i2d+0x70>)
 80020e6:	051b      	lsls	r3, r3, #20
 80020e8:	402a      	ands	r2, r5
 80020ea:	4313      	orrs	r3, r2
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	07e4      	lsls	r4, r4, #31
 80020f0:	085b      	lsrs	r3, r3, #1
 80020f2:	4323      	orrs	r3, r4
 80020f4:	0019      	movs	r1, r3
 80020f6:	bd70      	pop	{r4, r5, r6, pc}
 80020f8:	0002      	movs	r2, r0
 80020fa:	0029      	movs	r1, r5
 80020fc:	3215      	adds	r2, #21
 80020fe:	4091      	lsls	r1, r2
 8002100:	000a      	movs	r2, r1
 8002102:	210b      	movs	r1, #11
 8002104:	1a08      	subs	r0, r1, r0
 8002106:	40c5      	lsrs	r5, r0
 8002108:	032d      	lsls	r5, r5, #12
 800210a:	0b2d      	lsrs	r5, r5, #12
 800210c:	e7e3      	b.n	80020d6 <__aeabi_i2d+0x2a>
 800210e:	2400      	movs	r4, #0
 8002110:	2300      	movs	r3, #0
 8002112:	2500      	movs	r5, #0
 8002114:	2200      	movs	r2, #0
 8002116:	e7de      	b.n	80020d6 <__aeabi_i2d+0x2a>
 8002118:	0000041e 	.word	0x0000041e
 800211c:	800fffff 	.word	0x800fffff

08002120 <__aeabi_ui2d>:
 8002120:	b510      	push	{r4, lr}
 8002122:	1e04      	subs	r4, r0, #0
 8002124:	d025      	beq.n	8002172 <__aeabi_ui2d+0x52>
 8002126:	f000 f8b1 	bl	800228c <__clzsi2>
 800212a:	4b14      	ldr	r3, [pc, #80]	; (800217c <__aeabi_ui2d+0x5c>)
 800212c:	1a1b      	subs	r3, r3, r0
 800212e:	055b      	lsls	r3, r3, #21
 8002130:	0d5b      	lsrs	r3, r3, #21
 8002132:	280a      	cmp	r0, #10
 8002134:	dd12      	ble.n	800215c <__aeabi_ui2d+0x3c>
 8002136:	380b      	subs	r0, #11
 8002138:	4084      	lsls	r4, r0
 800213a:	2200      	movs	r2, #0
 800213c:	0324      	lsls	r4, r4, #12
 800213e:	0b24      	lsrs	r4, r4, #12
 8002140:	2100      	movs	r1, #0
 8002142:	0010      	movs	r0, r2
 8002144:	0324      	lsls	r4, r4, #12
 8002146:	0d0a      	lsrs	r2, r1, #20
 8002148:	0b24      	lsrs	r4, r4, #12
 800214a:	0512      	lsls	r2, r2, #20
 800214c:	4322      	orrs	r2, r4
 800214e:	4c0c      	ldr	r4, [pc, #48]	; (8002180 <__aeabi_ui2d+0x60>)
 8002150:	051b      	lsls	r3, r3, #20
 8002152:	4022      	ands	r2, r4
 8002154:	4313      	orrs	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	0859      	lsrs	r1, r3, #1
 800215a:	bd10      	pop	{r4, pc}
 800215c:	0002      	movs	r2, r0
 800215e:	0021      	movs	r1, r4
 8002160:	3215      	adds	r2, #21
 8002162:	4091      	lsls	r1, r2
 8002164:	000a      	movs	r2, r1
 8002166:	210b      	movs	r1, #11
 8002168:	1a08      	subs	r0, r1, r0
 800216a:	40c4      	lsrs	r4, r0
 800216c:	0324      	lsls	r4, r4, #12
 800216e:	0b24      	lsrs	r4, r4, #12
 8002170:	e7e6      	b.n	8002140 <__aeabi_ui2d+0x20>
 8002172:	2300      	movs	r3, #0
 8002174:	2400      	movs	r4, #0
 8002176:	2200      	movs	r2, #0
 8002178:	e7e2      	b.n	8002140 <__aeabi_ui2d+0x20>
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	0000041e 	.word	0x0000041e
 8002180:	800fffff 	.word	0x800fffff

08002184 <__aeabi_d2f>:
 8002184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002186:	004c      	lsls	r4, r1, #1
 8002188:	0d64      	lsrs	r4, r4, #21
 800218a:	030b      	lsls	r3, r1, #12
 800218c:	1c62      	adds	r2, r4, #1
 800218e:	0a5b      	lsrs	r3, r3, #9
 8002190:	0f46      	lsrs	r6, r0, #29
 8002192:	0552      	lsls	r2, r2, #21
 8002194:	0fc9      	lsrs	r1, r1, #31
 8002196:	431e      	orrs	r6, r3
 8002198:	00c5      	lsls	r5, r0, #3
 800219a:	0d52      	lsrs	r2, r2, #21
 800219c:	2a01      	cmp	r2, #1
 800219e:	dd29      	ble.n	80021f4 <__aeabi_d2f+0x70>
 80021a0:	4b37      	ldr	r3, [pc, #220]	; (8002280 <__aeabi_d2f+0xfc>)
 80021a2:	18e7      	adds	r7, r4, r3
 80021a4:	2ffe      	cmp	r7, #254	; 0xfe
 80021a6:	dc1c      	bgt.n	80021e2 <__aeabi_d2f+0x5e>
 80021a8:	2f00      	cmp	r7, #0
 80021aa:	dd3b      	ble.n	8002224 <__aeabi_d2f+0xa0>
 80021ac:	0180      	lsls	r0, r0, #6
 80021ae:	1e43      	subs	r3, r0, #1
 80021b0:	4198      	sbcs	r0, r3
 80021b2:	2207      	movs	r2, #7
 80021b4:	00f3      	lsls	r3, r6, #3
 80021b6:	0f6d      	lsrs	r5, r5, #29
 80021b8:	4303      	orrs	r3, r0
 80021ba:	432b      	orrs	r3, r5
 80021bc:	401a      	ands	r2, r3
 80021be:	2a00      	cmp	r2, #0
 80021c0:	d004      	beq.n	80021cc <__aeabi_d2f+0x48>
 80021c2:	220f      	movs	r2, #15
 80021c4:	401a      	ands	r2, r3
 80021c6:	2a04      	cmp	r2, #4
 80021c8:	d000      	beq.n	80021cc <__aeabi_d2f+0x48>
 80021ca:	3304      	adds	r3, #4
 80021cc:	2280      	movs	r2, #128	; 0x80
 80021ce:	04d2      	lsls	r2, r2, #19
 80021d0:	401a      	ands	r2, r3
 80021d2:	d024      	beq.n	800221e <__aeabi_d2f+0x9a>
 80021d4:	3701      	adds	r7, #1
 80021d6:	b2fa      	uxtb	r2, r7
 80021d8:	2fff      	cmp	r7, #255	; 0xff
 80021da:	d002      	beq.n	80021e2 <__aeabi_d2f+0x5e>
 80021dc:	019b      	lsls	r3, r3, #6
 80021de:	0a58      	lsrs	r0, r3, #9
 80021e0:	e001      	b.n	80021e6 <__aeabi_d2f+0x62>
 80021e2:	22ff      	movs	r2, #255	; 0xff
 80021e4:	2000      	movs	r0, #0
 80021e6:	0240      	lsls	r0, r0, #9
 80021e8:	05d2      	lsls	r2, r2, #23
 80021ea:	0a40      	lsrs	r0, r0, #9
 80021ec:	07c9      	lsls	r1, r1, #31
 80021ee:	4310      	orrs	r0, r2
 80021f0:	4308      	orrs	r0, r1
 80021f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021f4:	4335      	orrs	r5, r6
 80021f6:	2c00      	cmp	r4, #0
 80021f8:	d104      	bne.n	8002204 <__aeabi_d2f+0x80>
 80021fa:	2d00      	cmp	r5, #0
 80021fc:	d10a      	bne.n	8002214 <__aeabi_d2f+0x90>
 80021fe:	2200      	movs	r2, #0
 8002200:	2000      	movs	r0, #0
 8002202:	e7f0      	b.n	80021e6 <__aeabi_d2f+0x62>
 8002204:	2d00      	cmp	r5, #0
 8002206:	d0ec      	beq.n	80021e2 <__aeabi_d2f+0x5e>
 8002208:	2080      	movs	r0, #128	; 0x80
 800220a:	03c0      	lsls	r0, r0, #15
 800220c:	4330      	orrs	r0, r6
 800220e:	22ff      	movs	r2, #255	; 0xff
 8002210:	e7e9      	b.n	80021e6 <__aeabi_d2f+0x62>
 8002212:	2400      	movs	r4, #0
 8002214:	2300      	movs	r3, #0
 8002216:	025b      	lsls	r3, r3, #9
 8002218:	0a58      	lsrs	r0, r3, #9
 800221a:	b2e2      	uxtb	r2, r4
 800221c:	e7e3      	b.n	80021e6 <__aeabi_d2f+0x62>
 800221e:	08db      	lsrs	r3, r3, #3
 8002220:	003c      	movs	r4, r7
 8002222:	e7f8      	b.n	8002216 <__aeabi_d2f+0x92>
 8002224:	003b      	movs	r3, r7
 8002226:	3317      	adds	r3, #23
 8002228:	dbf3      	blt.n	8002212 <__aeabi_d2f+0x8e>
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	041b      	lsls	r3, r3, #16
 800222e:	4333      	orrs	r3, r6
 8002230:	261e      	movs	r6, #30
 8002232:	1bf6      	subs	r6, r6, r7
 8002234:	2e1f      	cmp	r6, #31
 8002236:	dd14      	ble.n	8002262 <__aeabi_d2f+0xde>
 8002238:	2202      	movs	r2, #2
 800223a:	4252      	negs	r2, r2
 800223c:	1bd7      	subs	r7, r2, r7
 800223e:	001a      	movs	r2, r3
 8002240:	40fa      	lsrs	r2, r7
 8002242:	0017      	movs	r7, r2
 8002244:	2e20      	cmp	r6, #32
 8002246:	d004      	beq.n	8002252 <__aeabi_d2f+0xce>
 8002248:	4a0e      	ldr	r2, [pc, #56]	; (8002284 <__aeabi_d2f+0x100>)
 800224a:	4694      	mov	ip, r2
 800224c:	4464      	add	r4, ip
 800224e:	40a3      	lsls	r3, r4
 8002250:	431d      	orrs	r5, r3
 8002252:	002b      	movs	r3, r5
 8002254:	1e5d      	subs	r5, r3, #1
 8002256:	41ab      	sbcs	r3, r5
 8002258:	2207      	movs	r2, #7
 800225a:	433b      	orrs	r3, r7
 800225c:	401a      	ands	r2, r3
 800225e:	2700      	movs	r7, #0
 8002260:	e7ad      	b.n	80021be <__aeabi_d2f+0x3a>
 8002262:	4a09      	ldr	r2, [pc, #36]	; (8002288 <__aeabi_d2f+0x104>)
 8002264:	0028      	movs	r0, r5
 8002266:	18a2      	adds	r2, r4, r2
 8002268:	4095      	lsls	r5, r2
 800226a:	4093      	lsls	r3, r2
 800226c:	1e6c      	subs	r4, r5, #1
 800226e:	41a5      	sbcs	r5, r4
 8002270:	40f0      	lsrs	r0, r6
 8002272:	2207      	movs	r2, #7
 8002274:	432b      	orrs	r3, r5
 8002276:	4303      	orrs	r3, r0
 8002278:	401a      	ands	r2, r3
 800227a:	2700      	movs	r7, #0
 800227c:	e79f      	b.n	80021be <__aeabi_d2f+0x3a>
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	fffffc80 	.word	0xfffffc80
 8002284:	fffffca2 	.word	0xfffffca2
 8002288:	fffffc82 	.word	0xfffffc82

0800228c <__clzsi2>:
 800228c:	211c      	movs	r1, #28
 800228e:	2301      	movs	r3, #1
 8002290:	041b      	lsls	r3, r3, #16
 8002292:	4298      	cmp	r0, r3
 8002294:	d301      	bcc.n	800229a <__clzsi2+0xe>
 8002296:	0c00      	lsrs	r0, r0, #16
 8002298:	3910      	subs	r1, #16
 800229a:	0a1b      	lsrs	r3, r3, #8
 800229c:	4298      	cmp	r0, r3
 800229e:	d301      	bcc.n	80022a4 <__clzsi2+0x18>
 80022a0:	0a00      	lsrs	r0, r0, #8
 80022a2:	3908      	subs	r1, #8
 80022a4:	091b      	lsrs	r3, r3, #4
 80022a6:	4298      	cmp	r0, r3
 80022a8:	d301      	bcc.n	80022ae <__clzsi2+0x22>
 80022aa:	0900      	lsrs	r0, r0, #4
 80022ac:	3904      	subs	r1, #4
 80022ae:	a202      	add	r2, pc, #8	; (adr r2, 80022b8 <__clzsi2+0x2c>)
 80022b0:	5c10      	ldrb	r0, [r2, r0]
 80022b2:	1840      	adds	r0, r0, r1
 80022b4:	4770      	bx	lr
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	02020304 	.word	0x02020304
 80022bc:	01010101 	.word	0x01010101
	...

080022c8 <__clzdi2>:
 80022c8:	b510      	push	{r4, lr}
 80022ca:	2900      	cmp	r1, #0
 80022cc:	d103      	bne.n	80022d6 <__clzdi2+0xe>
 80022ce:	f7ff ffdd 	bl	800228c <__clzsi2>
 80022d2:	3020      	adds	r0, #32
 80022d4:	e002      	b.n	80022dc <__clzdi2+0x14>
 80022d6:	1c08      	adds	r0, r1, #0
 80022d8:	f7ff ffd8 	bl	800228c <__clzsi2>
 80022dc:	bd10      	pop	{r4, pc}
 80022de:	46c0      	nop			; (mov r8, r8)

080022e0 <reset_error_integral>:
	}
	return pi_output;
}

void reset_error_integral(void){
	error_integral = 0;
 80022e0:	4b01      	ldr	r3, [pc, #4]	; (80022e8 <reset_error_integral+0x8>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
}
 80022e6:	4770      	bx	lr
 80022e8:	20000200 	.word	0x20000200

080022ec <start_all_timers>:
	//falls weitere Lfter auf geregelten wert anspringen sollen
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, new_duty);
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, new_duty);
}

void start_all_timers(void){
 80022ec:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80022ee:	4c14      	ldr	r4, [pc, #80]	; (8002340 <start_all_timers+0x54>)
 80022f0:	2100      	movs	r1, #0
 80022f2:	0020      	movs	r0, r4
 80022f4:	f002 f8a4 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80022f8:	2104      	movs	r1, #4
 80022fa:	0020      	movs	r0, r4
 80022fc:	f002 f8a0 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002300:	2108      	movs	r1, #8
 8002302:	0020      	movs	r0, r4
 8002304:	f002 f89c 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002308:	210c      	movs	r1, #12
 800230a:	0020      	movs	r0, r4
 800230c:	f002 f898 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_1);
 8002310:	4c0c      	ldr	r4, [pc, #48]	; (8002344 <start_all_timers+0x58>)
 8002312:	2100      	movs	r1, #0
 8002314:	0020      	movs	r0, r4
 8002316:	f002 f893 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_2);
 800231a:	2104      	movs	r1, #4
 800231c:	0020      	movs	r0, r4
 800231e:	f002 f88f 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 8002322:	4c09      	ldr	r4, [pc, #36]	; (8002348 <start_all_timers+0x5c>)
 8002324:	2100      	movs	r1, #0
 8002326:	0020      	movs	r0, r4
 8002328:	f002 f88a 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 800232c:	2104      	movs	r1, #4
 800232e:	0020      	movs	r0, r4
 8002330:	f002 f886 	bl	8004440 <HAL_TIM_PWM_Start>
	HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <start_all_timers+0x60>)
 8002336:	8819      	ldrh	r1, [r3, #0]
 8002338:	4805      	ldr	r0, [pc, #20]	; (8002350 <start_all_timers+0x64>)
 800233a:	f001 fa75 	bl	8003828 <HAL_LPTIM_Counter_Start_IT>
}
 800233e:	bd10      	pop	{r4, pc}
 8002340:	2000030c 	.word	0x2000030c
 8002344:	2000034c 	.word	0x2000034c
 8002348:	200002cc 	.word	0x200002cc
 800234c:	08006870 	.word	0x08006870
 8002350:	2000028c 	.word	0x2000028c

08002354 <stop_all_timers>:

void stop_all_timers(void){
 8002354:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002356:	4c13      	ldr	r4, [pc, #76]	; (80023a4 <stop_all_timers+0x50>)
 8002358:	2100      	movs	r1, #0
 800235a:	0020      	movs	r0, r4
 800235c:	f002 f8d2 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002360:	2104      	movs	r1, #4
 8002362:	0020      	movs	r0, r4
 8002364:	f002 f8ce 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002368:	2108      	movs	r1, #8
 800236a:	0020      	movs	r0, r4
 800236c:	f002 f8ca 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8002370:	210c      	movs	r1, #12
 8002372:	0020      	movs	r0, r4
 8002374:	f002 f8c6 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim21, TIM_CHANNEL_1);
 8002378:	4c0b      	ldr	r4, [pc, #44]	; (80023a8 <stop_all_timers+0x54>)
 800237a:	2100      	movs	r1, #0
 800237c:	0020      	movs	r0, r4
 800237e:	f002 f8c1 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim21, TIM_CHANNEL_2);
 8002382:	2104      	movs	r1, #4
 8002384:	0020      	movs	r0, r4
 8002386:	f002 f8bd 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_1);
 800238a:	4c08      	ldr	r4, [pc, #32]	; (80023ac <stop_all_timers+0x58>)
 800238c:	2100      	movs	r1, #0
 800238e:	0020      	movs	r0, r4
 8002390:	f002 f8b8 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_2);
 8002394:	2104      	movs	r1, #4
 8002396:	0020      	movs	r0, r4
 8002398:	f002 f8b4 	bl	8004504 <HAL_TIM_PWM_Stop>
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 800239c:	4804      	ldr	r0, [pc, #16]	; (80023b0 <stop_all_timers+0x5c>)
 800239e:	f001 fa93 	bl	80038c8 <HAL_LPTIM_Counter_Stop_IT>
}
 80023a2:	bd10      	pop	{r4, pc}
 80023a4:	2000030c 	.word	0x2000030c
 80023a8:	2000034c 	.word	0x2000034c
 80023ac:	200002cc 	.word	0x200002cc
 80023b0:	2000028c 	.word	0x2000028c

080023b4 <set_pwm_not_controlgroup>:
void reset_pwm_not_controlgroup(void){
	set_pwm_not_controlgroup(0, 0, 0, 0, 0);
}


void set_pwm_not_controlgroup(uint16_t TIM2_CH4, uint16_t TIM21_CH1, uint16_t TIM21_CH2, uint16_t TIM22_CH1, uint16_t TIM22_CH2){
 80023b4:	b530      	push	{r4, r5, lr}
 80023b6:	ac03      	add	r4, sp, #12
 80023b8:	8824      	ldrh	r4, [r4, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, TIM2_CH4);
 80023ba:	4d06      	ldr	r5, [pc, #24]	; (80023d4 <set_pwm_not_controlgroup+0x20>)
 80023bc:	682d      	ldr	r5, [r5, #0]
 80023be:	6428      	str	r0, [r5, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim21, TIM_CHANNEL_1, TIM21_CH1);
 80023c0:	4805      	ldr	r0, [pc, #20]	; (80023d8 <set_pwm_not_controlgroup+0x24>)
 80023c2:	6800      	ldr	r0, [r0, #0]
 80023c4:	6341      	str	r1, [r0, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim21, TIM_CHANNEL_2, TIM21_CH2);
 80023c6:	6382      	str	r2, [r0, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim22, TIM_CHANNEL_1, TIM22_CH1);
 80023c8:	4a04      	ldr	r2, [pc, #16]	; (80023dc <set_pwm_not_controlgroup+0x28>)
 80023ca:	6812      	ldr	r2, [r2, #0]
 80023cc:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim22, TIM_CHANNEL_2, TIM22_CH2);
 80023ce:	6394      	str	r4, [r2, #56]	; 0x38
}
 80023d0:	bd30      	pop	{r4, r5, pc}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	2000030c 	.word	0x2000030c
 80023d8:	2000034c 	.word	0x2000034c
 80023dc:	200002cc 	.word	0x200002cc

080023e0 <reset_pwm_not_controlgroup>:
void reset_pwm_not_controlgroup(void){
 80023e0:	b500      	push	{lr}
 80023e2:	b083      	sub	sp, #12
	set_pwm_not_controlgroup(0, 0, 0, 0, 0);
 80023e4:	2300      	movs	r3, #0
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	2200      	movs	r2, #0
 80023ea:	2100      	movs	r1, #0
 80023ec:	2000      	movs	r0, #0
 80023ee:	f7ff ffe1 	bl	80023b4 <set_pwm_not_controlgroup>
}
 80023f2:	b003      	add	sp, #12
 80023f4:	bd00      	pop	{pc}
	...

080023f8 <set_all_pwm>:

void set_all_pwm(uint16_t pwm_value){
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_value);
 80023f8:	4b07      	ldr	r3, [pc, #28]	; (8002418 <set_all_pwm+0x20>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6358      	str	r0, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pwm_value);
 80023fe:	6398      	str	r0, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pwm_value);
 8002400:	63d8      	str	r0, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, pwm_value);
 8002402:	6418      	str	r0, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim21, TIM_CHANNEL_1, pwm_value);
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <set_all_pwm+0x24>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6358      	str	r0, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim21, TIM_CHANNEL_2, pwm_value);
 800240a:	6398      	str	r0, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim22, TIM_CHANNEL_1, pwm_value);
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <set_all_pwm+0x28>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6358      	str	r0, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim22, TIM_CHANNEL_2, pwm_value);
 8002412:	6398      	str	r0, [r3, #56]	; 0x38
}
 8002414:	4770      	bx	lr
 8002416:	46c0      	nop			; (mov r8, r8)
 8002418:	2000030c 	.word	0x2000030c
 800241c:	2000034c 	.word	0x2000034c
 8002420:	200002cc 	.word	0x200002cc

08002424 <reset_all_pwm>:
void reset_all_pwm(void){
 8002424:	b510      	push	{r4, lr}
	set_all_pwm(0);
 8002426:	2000      	movs	r0, #0
 8002428:	f7ff ffe6 	bl	80023f8 <set_all_pwm>
}
 800242c:	bd10      	pop	{r4, pc}
	...

08002430 <toggle_all_gpios>:
	reset_all_pwm();
	HAL_Delay(1000);
	toggle_all_gpios();
}

void toggle_all_gpios(void){
 8002430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);		//Lfter 1 &htim2 , ersten drei sind in der controlgroup
 8002432:	2180      	movs	r1, #128	; 0x80
 8002434:	4c14      	ldr	r4, [pc, #80]	; (8002488 <toggle_all_gpios+0x58>)
 8002436:	0089      	lsls	r1, r1, #2
 8002438:	0020      	movs	r0, r4
 800243a:	f001 f895 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 800243e:	2780      	movs	r7, #128	; 0x80
 8002440:	007f      	lsls	r7, r7, #1
 8002442:	0039      	movs	r1, r7
 8002444:	0020      	movs	r0, r4
 8002446:	f001 f88f 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800244a:	2180      	movs	r1, #128	; 0x80
 800244c:	25a0      	movs	r5, #160	; 0xa0
 800244e:	05ed      	lsls	r5, r5, #23
 8002450:	0149      	lsls	r1, r1, #5
 8002452:	0028      	movs	r0, r5
 8002454:	f001 f888 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 8002458:	2680      	movs	r6, #128	; 0x80
 800245a:	0136      	lsls	r6, r6, #4
 800245c:	0031      	movs	r1, r6
 800245e:	0028      	movs	r0, r5
 8002460:	f001 f882 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);		//Lfter 5 &htim21
 8002464:	0039      	movs	r1, r7
 8002466:	0028      	movs	r0, r5
 8002468:	f001 f87e 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800246c:	2104      	movs	r1, #4
 800246e:	0020      	movs	r0, r4
 8002470:	f001 f87a 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);		//Lfter 7 &htim22
 8002474:	2180      	movs	r1, #128	; 0x80
 8002476:	00c9      	lsls	r1, r1, #3
 8002478:	0020      	movs	r0, r4
 800247a:	f001 f875 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 800247e:	0031      	movs	r1, r6
 8002480:	0020      	movs	r0, r4
 8002482:	f001 f871 	bl	8003568 <HAL_GPIO_TogglePin>
}
 8002486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002488:	50000400 	.word	0x50000400

0800248c <toggle_gpios_not_controlgroup>:

void toggle_gpios_not_controlgroup(void){
 800248c:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 800248e:	2580      	movs	r5, #128	; 0x80
 8002490:	012d      	lsls	r5, r5, #4
 8002492:	24a0      	movs	r4, #160	; 0xa0
 8002494:	05e4      	lsls	r4, r4, #23
 8002496:	0029      	movs	r1, r5
 8002498:	0020      	movs	r0, r4
 800249a:	f001 f865 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800249e:	2180      	movs	r1, #128	; 0x80
 80024a0:	0049      	lsls	r1, r1, #1
 80024a2:	0020      	movs	r0, r4
 80024a4:	f001 f860 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80024a8:	4c07      	ldr	r4, [pc, #28]	; (80024c8 <toggle_gpios_not_controlgroup+0x3c>)
 80024aa:	2104      	movs	r1, #4
 80024ac:	0020      	movs	r0, r4
 80024ae:	f001 f85b 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 80024b2:	2180      	movs	r1, #128	; 0x80
 80024b4:	00c9      	lsls	r1, r1, #3
 80024b6:	0020      	movs	r0, r4
 80024b8:	f001 f856 	bl	8003568 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80024bc:	0029      	movs	r1, r5
 80024be:	0020      	movs	r0, r4
 80024c0:	f001 f852 	bl	8003568 <HAL_GPIO_TogglePin>
}
 80024c4:	bd70      	pop	{r4, r5, r6, pc}
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	50000400 	.word	0x50000400

080024cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80024cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ce:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d0:	2214      	movs	r2, #20
 80024d2:	2100      	movs	r1, #0
 80024d4:	a803      	add	r0, sp, #12
 80024d6:	f002 ff65 	bl	80053a4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024da:	4b1a      	ldr	r3, [pc, #104]	; (8002544 <MX_GPIO_Init+0x78>)
 80024dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024de:	2501      	movs	r5, #1
 80024e0:	432a      	orrs	r2, r5
 80024e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80024e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024e6:	402a      	ands	r2, r5
 80024e8:	9201      	str	r2, [sp, #4]
 80024ea:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ee:	2202      	movs	r2, #2
 80024f0:	4311      	orrs	r1, r2
 80024f2:	62d9      	str	r1, [r3, #44]	; 0x2c
 80024f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f6:	401a      	ands	r2, r3
 80024f8:	9202      	str	r2, [sp, #8]
 80024fa:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8
 80024fc:	4c12      	ldr	r4, [pc, #72]	; (8002548 <MX_GPIO_Init+0x7c>)
 80024fe:	4f13      	ldr	r7, [pc, #76]	; (800254c <MX_GPIO_Init+0x80>)
 8002500:	2200      	movs	r2, #0
 8002502:	0021      	movs	r1, r4
 8002504:	0038      	movs	r0, r7
 8002506:	f001 f829 	bl	800355c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800250a:	26c8      	movs	r6, #200	; 0xc8
 800250c:	0176      	lsls	r6, r6, #5
 800250e:	2200      	movs	r2, #0
 8002510:	0031      	movs	r1, r6
 8002512:	20a0      	movs	r0, #160	; 0xa0
 8002514:	05c0      	lsls	r0, r0, #23
 8002516:	f001 f821 	bl	800355c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB2 PB10 PB11 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8
 800251a:	9403      	str	r4, [sp, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	2400      	movs	r4, #0
 8002520:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002522:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002524:	a903      	add	r1, sp, #12
 8002526:	0038      	movs	r0, r7
 8002528:	f000 ff5a 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800252c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800252e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002532:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002534:	a903      	add	r1, sp, #12
 8002536:	20a0      	movs	r0, #160	; 0xa0
 8002538:	05c0      	lsls	r0, r0, #23
 800253a:	f000 ff51 	bl	80033e0 <HAL_GPIO_Init>

}
 800253e:	b009      	add	sp, #36	; 0x24
 8002540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002542:	46c0      	nop			; (mov r8, r8)
 8002544:	40021000 	.word	0x40021000
 8002548:	00000f04 	.word	0x00000f04
 800254c:	50000400 	.word	0x50000400

08002550 <is_knx_controlbyte>:

uint8_t knx_controlbytes[2];
uint8_t listen_group_address_counter = 0;

bool is_knx_controlbyte(uint8_t byte){
  return ((byte | 0b00101100) == 0b10111100 ); // Ignore repeat flag and priority flag
 8002550:	232c      	movs	r3, #44	; 0x2c
 8002552:	4318      	orrs	r0, r3
 8002554:	38bc      	subs	r0, #188	; 0xbc
 8002556:	4243      	negs	r3, r0
 8002558:	4158      	adcs	r0, r3
 800255a:	b2c0      	uxtb	r0, r0
}
 800255c:	4770      	bx	lr

0800255e <get_payload_length>:

uint8_t get_payload_length(uint8_t *address_buffer){
  uint8_t length = (address_buffer[4] & 0b00001111) + 1;
 800255e:	7903      	ldrb	r3, [r0, #4]
 8002560:	200f      	movs	r0, #15
 8002562:	4018      	ands	r0, r3
 8002564:	3001      	adds	r0, #1
  return length;
}
 8002566:	4770      	bx	lr

08002568 <is_target_group>:

bool is_target_group(uint8_t *address_buffer){
  return address_buffer[4] & 0b10000000; 	//Letztes bit von zielbyte auslesen, wenn 1 dann gruppenadresse
 8002568:	7900      	ldrb	r0, [r0, #4]
 800256a:	09c0      	lsrs	r0, r0, #7
}
 800256c:	4770      	bx	lr

0800256e <get_target_maingroup>:

uint8_t get_target_maingroup(uint8_t *address_buffer){
  return ((address_buffer[2] & 0b01111000) >> 3);
 800256e:	7883      	ldrb	r3, [r0, #2]
 8002570:	10db      	asrs	r3, r3, #3
 8002572:	200f      	movs	r0, #15
 8002574:	4018      	ands	r0, r3
}
 8002576:	4770      	bx	lr

08002578 <get_target_middlegroup>:

uint8_t get_target_middlegroup(uint8_t *address_buffer){
  return (address_buffer[2] & 0b00000111);
 8002578:	7883      	ldrb	r3, [r0, #2]
 800257a:	2007      	movs	r0, #7
 800257c:	4018      	ands	r0, r3
}
 800257e:	4770      	bx	lr

08002580 <get_target_subgroup>:

uint8_t get_target_subgroup(uint8_t *address_buffer){
  return address_buffer[3];
 8002580:	78c0      	ldrb	r0, [r0, #3]
}
 8002582:	4770      	bx	lr

08002584 <get_2byte_float_value>:

float get_2byte_float_value(uint8_t *payload_buffer){
 8002584:	b5d0      	push	{r4, r6, r7, lr}
	  uint8_t exponent = (payload_buffer[2] & 0b01111000) >> 3;
 8002586:	7883      	ldrb	r3, [r0, #2]
 8002588:	08dc      	lsrs	r4, r3, #3
 800258a:	210f      	movs	r1, #15
 800258c:	400c      	ands	r4, r1
	  uint8_t mantisse = ((payload_buffer[2] & 0b00000111) << 8) | (payload_buffer[3]);
 800258e:	78c0      	ldrb	r0, [r0, #3]

	  //falls negatives vorzeichen(eigentlich nie)
	  if (payload_buffer[2] & 0b10000000) {
 8002590:	b25b      	sxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	db1a      	blt.n	80025cc <get_2byte_float_value+0x48>
	    return ((-2048 + mantisse) * 0.01) * pow(2.0, exponent);
	  }

	  return (mantisse * 0.01) * pow(2.0, exponent);
 8002596:	f7ff fd89 	bl	80020ac <__aeabi_i2d>
 800259a:	4a1b      	ldr	r2, [pc, #108]	; (8002608 <get_2byte_float_value+0x84>)
 800259c:	4b1b      	ldr	r3, [pc, #108]	; (800260c <get_2byte_float_value+0x88>)
 800259e:	f7fe ffaf 	bl	8001500 <__aeabi_dmul>
 80025a2:	0006      	movs	r6, r0
 80025a4:	000f      	movs	r7, r1
 80025a6:	0020      	movs	r0, r4
 80025a8:	f7ff fdba 	bl	8002120 <__aeabi_ui2d>
 80025ac:	0002      	movs	r2, r0
 80025ae:	000b      	movs	r3, r1
 80025b0:	2000      	movs	r0, #0
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	05c9      	lsls	r1, r1, #23
 80025b6:	f003 f8c7 	bl	8005748 <pow>
 80025ba:	0002      	movs	r2, r0
 80025bc:	000b      	movs	r3, r1
 80025be:	0030      	movs	r0, r6
 80025c0:	0039      	movs	r1, r7
 80025c2:	f7fe ff9d 	bl	8001500 <__aeabi_dmul>
 80025c6:	f7ff fddd 	bl	8002184 <__aeabi_d2f>
}
 80025ca:	bdd0      	pop	{r4, r6, r7, pc}
	    return ((-2048 + mantisse) * 0.01) * pow(2.0, exponent);
 80025cc:	4b10      	ldr	r3, [pc, #64]	; (8002610 <get_2byte_float_value+0x8c>)
 80025ce:	469c      	mov	ip, r3
 80025d0:	4460      	add	r0, ip
 80025d2:	f7ff fd6b 	bl	80020ac <__aeabi_i2d>
 80025d6:	4a0c      	ldr	r2, [pc, #48]	; (8002608 <get_2byte_float_value+0x84>)
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <get_2byte_float_value+0x88>)
 80025da:	f7fe ff91 	bl	8001500 <__aeabi_dmul>
 80025de:	0006      	movs	r6, r0
 80025e0:	000f      	movs	r7, r1
 80025e2:	0020      	movs	r0, r4
 80025e4:	f7ff fd9c 	bl	8002120 <__aeabi_ui2d>
 80025e8:	0002      	movs	r2, r0
 80025ea:	000b      	movs	r3, r1
 80025ec:	2000      	movs	r0, #0
 80025ee:	2180      	movs	r1, #128	; 0x80
 80025f0:	05c9      	lsls	r1, r1, #23
 80025f2:	f003 f8a9 	bl	8005748 <pow>
 80025f6:	0002      	movs	r2, r0
 80025f8:	000b      	movs	r3, r1
 80025fa:	0030      	movs	r0, r6
 80025fc:	0039      	movs	r1, r7
 80025fe:	f7fe ff7f 	bl	8001500 <__aeabi_dmul>
 8002602:	f7ff fdbf 	bl	8002184 <__aeabi_d2f>
 8002606:	e7e0      	b.n	80025ca <get_2byte_float_value+0x46>
 8002608:	47ae147b 	.word	0x47ae147b
 800260c:	3f847ae1 	.word	0x3f847ae1
 8002610:	fffff800 	.word	0xfffff800

08002614 <check_for_controlbyte>:

bool check_for_controlbyte(uint8_t *buffer, uint8_t size){
 8002614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002616:	af00      	add	r7, sp, #0
 8002618:	0005      	movs	r5, r0
	bool rtrn_buffer[size];
 800261a:	1dcb      	adds	r3, r1, #7
 800261c:	08db      	lsrs	r3, r3, #3
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	466a      	mov	r2, sp
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	469d      	mov	sp, r3
 8002626:	466e      	mov	r6, sp
	bool rtrn = false;
	for(int i = 0; i < size; i++){
 8002628:	2200      	movs	r2, #0
	bool rtrn = false;
 800262a:	2000      	movs	r0, #0
	for(int i = 0; i < size; i++){
 800262c:	e001      	b.n	8002632 <check_for_controlbyte+0x1e>
		rtrn_buffer[i] = ((buffer[i] | 0b00101100) == 0b10111100);
		rtrn = rtrn || rtrn_buffer[i];
 800262e:	2001      	movs	r0, #1
	for(int i = 0; i < size; i++){
 8002630:	3201      	adds	r2, #1
 8002632:	4291      	cmp	r1, r2
 8002634:	dd0f      	ble.n	8002656 <check_for_controlbyte+0x42>
		rtrn_buffer[i] = ((buffer[i] | 0b00101100) == 0b10111100);
 8002636:	5cab      	ldrb	r3, [r5, r2]
 8002638:	242c      	movs	r4, #44	; 0x2c
 800263a:	4323      	orrs	r3, r4
 800263c:	3bbc      	subs	r3, #188	; 0xbc
 800263e:	425c      	negs	r4, r3
 8002640:	4163      	adcs	r3, r4
 8002642:	b2db      	uxtb	r3, r3
 8002644:	54b3      	strb	r3, [r6, r2]
		rtrn = rtrn || rtrn_buffer[i];
 8002646:	2800      	cmp	r0, #0
 8002648:	d1f1      	bne.n	800262e <check_for_controlbyte+0x1a>
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <check_for_controlbyte+0x3e>
 800264e:	3001      	adds	r0, #1
 8002650:	e7ee      	b.n	8002630 <check_for_controlbyte+0x1c>
 8002652:	2000      	movs	r0, #0
 8002654:	e7ec      	b.n	8002630 <check_for_controlbyte+0x1c>
	}
	return rtrn;
}
 8002656:	46bd      	mov	sp, r7
 8002658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800265c <add_listen_group_address>:
	return interested;
}



void add_listen_group_address(char *address){
 800265c:	b510      	push	{r4, lr}
	char *maingroup;
	char *middlegroup;
	char *subgroup;
	*/
	char *token;
	token = strtok(address, "/");
 800265e:	490d      	ldr	r1, [pc, #52]	; (8002694 <add_listen_group_address+0x38>)
 8002660:	f002 ff62 	bl	8005528 <strtok>
	for (int i = 0; i < 3; i++){
 8002664:	2400      	movs	r4, #0
 8002666:	e00d      	b.n	8002684 <add_listen_group_address+0x28>
		listen_group_addresses[listen_group_address_counter][i] = atoi(token);
 8002668:	f002 fe57 	bl	800531a <atoi>
 800266c:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <add_listen_group_address+0x3c>)
 800266e:	781a      	ldrb	r2, [r3, #0]
 8002670:	0053      	lsls	r3, r2, #1
 8002672:	189a      	adds	r2, r3, r2
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <add_listen_group_address+0x40>)
 8002676:	189b      	adds	r3, r3, r2
 8002678:	5518      	strb	r0, [r3, r4]
		token = strtok(NULL, "/");
 800267a:	4906      	ldr	r1, [pc, #24]	; (8002694 <add_listen_group_address+0x38>)
 800267c:	2000      	movs	r0, #0
 800267e:	f002 ff53 	bl	8005528 <strtok>
	for (int i = 0; i < 3; i++){
 8002682:	3401      	adds	r4, #1
 8002684:	2c02      	cmp	r4, #2
 8002686:	ddef      	ble.n	8002668 <add_listen_group_address+0xc>
	}

	listen_group_address_counter++;
 8002688:	4a03      	ldr	r2, [pc, #12]	; (8002698 <add_listen_group_address+0x3c>)
 800268a:	7813      	ldrb	r3, [r2, #0]
 800268c:	3301      	adds	r3, #1
 800268e:	7013      	strb	r3, [r2, #0]
	listen_group_addresses[listen_group_address_counter][0] = atoi(substring1);
	listen_group_addresses[listen_group_address_counter][1] = atoi(substring2);
	listen_group_addresses[listen_group_address_counter][2] = atoi(substring3);
	*/

}
 8002690:	bd10      	pop	{r4, pc}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	08006884 	.word	0x08006884
 8002698:	20000208 	.word	0x20000208
 800269c:	2000022c 	.word	0x2000022c

080026a0 <is_listening_to_group_address>:

bool is_listening_to_group_address(uint8_t maingroup, uint8_t middlegroup, uint8_t subgroup){
 80026a0:	b530      	push	{r4, r5, lr}
  for (int i = 0; i < listen_group_address_counter; i++){
 80026a2:	2300      	movs	r3, #0
 80026a4:	e000      	b.n	80026a8 <is_listening_to_group_address+0x8>
 80026a6:	3301      	adds	r3, #1
 80026a8:	4c0d      	ldr	r4, [pc, #52]	; (80026e0 <is_listening_to_group_address+0x40>)
 80026aa:	7824      	ldrb	r4, [r4, #0]
 80026ac:	429c      	cmp	r4, r3
 80026ae:	dd15      	ble.n	80026dc <is_listening_to_group_address+0x3c>
    if ((listen_group_addresses[i][0] == maingroup)
 80026b0:	005c      	lsls	r4, r3, #1
 80026b2:	18e4      	adds	r4, r4, r3
 80026b4:	4d0b      	ldr	r5, [pc, #44]	; (80026e4 <is_listening_to_group_address+0x44>)
 80026b6:	5d64      	ldrb	r4, [r4, r5]
 80026b8:	4284      	cmp	r4, r0
 80026ba:	d1f4      	bne.n	80026a6 <is_listening_to_group_address+0x6>
         && (listen_group_addresses[i][1] == middlegroup)
 80026bc:	005d      	lsls	r5, r3, #1
 80026be:	18ed      	adds	r5, r5, r3
 80026c0:	4c08      	ldr	r4, [pc, #32]	; (80026e4 <is_listening_to_group_address+0x44>)
 80026c2:	1964      	adds	r4, r4, r5
 80026c4:	7864      	ldrb	r4, [r4, #1]
 80026c6:	428c      	cmp	r4, r1
 80026c8:	d1ed      	bne.n	80026a6 <is_listening_to_group_address+0x6>
         && (listen_group_addresses[i][2] == subgroup)){
 80026ca:	005d      	lsls	r5, r3, #1
 80026cc:	18ed      	adds	r5, r5, r3
 80026ce:	4c05      	ldr	r4, [pc, #20]	; (80026e4 <is_listening_to_group_address+0x44>)
 80026d0:	1964      	adds	r4, r4, r5
 80026d2:	78a4      	ldrb	r4, [r4, #2]
 80026d4:	4294      	cmp	r4, r2
 80026d6:	d1e6      	bne.n	80026a6 <is_listening_to_group_address+0x6>
      return true;
 80026d8:	2001      	movs	r0, #1
 80026da:	e000      	b.n	80026de <is_listening_to_group_address+0x3e>
    }
  }
  return false;
 80026dc:	2000      	movs	r0, #0
}
 80026de:	bd30      	pop	{r4, r5, pc}
 80026e0:	20000208 	.word	0x20000208
 80026e4:	2000022c 	.word	0x2000022c

080026e8 <check_interest>:
bool check_interest(uint8_t *address_buffer){
 80026e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ea:	0004      	movs	r4, r0
	uint8_t maingroup = get_target_maingroup(address_buffer);
 80026ec:	f7ff ff3f 	bl	800256e <get_target_maingroup>
 80026f0:	0005      	movs	r5, r0
	uint8_t middlegroup = get_target_middlegroup(address_buffer);
 80026f2:	0020      	movs	r0, r4
 80026f4:	f7ff ff40 	bl	8002578 <get_target_middlegroup>
 80026f8:	0006      	movs	r6, r0
	uint8_t subgroup = get_target_subgroup(address_buffer);
 80026fa:	0020      	movs	r0, r4
 80026fc:	f7ff ff40 	bl	8002580 <get_target_subgroup>
 8002700:	0007      	movs	r7, r0
	bool interested = is_target_group(address_buffer) && is_listening_to_group_address(maingroup, middlegroup, subgroup); //&&main middle und subgroup mit am anfang im code initilaisierten listening adessen vergleichen
 8002702:	0020      	movs	r0, r4
 8002704:	f7ff ff30 	bl	8002568 <is_target_group>
 8002708:	2800      	cmp	r0, #0
 800270a:	d00a      	beq.n	8002722 <check_interest+0x3a>
 800270c:	003a      	movs	r2, r7
 800270e:	0031      	movs	r1, r6
 8002710:	0028      	movs	r0, r5
 8002712:	f7ff ffc5 	bl	80026a0 <is_listening_to_group_address>
 8002716:	2800      	cmp	r0, #0
 8002718:	d101      	bne.n	800271e <check_interest+0x36>
 800271a:	2000      	movs	r0, #0
 800271c:	e002      	b.n	8002724 <check_interest+0x3c>
 800271e:	2001      	movs	r0, #1
 8002720:	e000      	b.n	8002724 <check_interest+0x3c>
 8002722:	2000      	movs	r0, #0
}
 8002724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002728 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8002728:	b510      	push	{r4, lr}
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800272a:	480a      	ldr	r0, [pc, #40]	; (8002754 <MX_LPTIM1_Init+0x2c>)
 800272c:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <MX_LPTIM1_Init+0x30>)
 800272e:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002730:	2300      	movs	r3, #0
 8002732:	6043      	str	r3, [r0, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8002734:	22e0      	movs	r2, #224	; 0xe0
 8002736:	0112      	lsls	r2, r2, #4
 8002738:	6082      	str	r2, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800273a:	4a08      	ldr	r2, [pc, #32]	; (800275c <MX_LPTIM1_Init+0x34>)
 800273c:	6142      	str	r2, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800273e:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002740:	6243      	str	r3, [r0, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002742:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002744:	f000 ff38 	bl	80035b8 <HAL_LPTIM_Init>
 8002748:	2800      	cmp	r0, #0
 800274a:	d100      	bne.n	800274e <MX_LPTIM1_Init+0x26>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800274c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800274e:	f000 f847 	bl	80027e0 <Error_Handler>
}
 8002752:	e7fb      	b.n	800274c <MX_LPTIM1_Init+0x24>
 8002754:	2000028c 	.word	0x2000028c
 8002758:	40007c00 	.word	0x40007c00
 800275c:	0000ffff 	.word	0x0000ffff

08002760 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8002760:	b510      	push	{r4, lr}

  if(lptimHandle->Instance==LPTIM1)
 8002762:	6802      	ldr	r2, [r0, #0]
 8002764:	4b09      	ldr	r3, [pc, #36]	; (800278c <HAL_LPTIM_MspInit+0x2c>)
 8002766:	429a      	cmp	r2, r3
 8002768:	d000      	beq.n	800276c <HAL_LPTIM_MspInit+0xc>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 800276a:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800276c:	4a08      	ldr	r2, [pc, #32]	; (8002790 <HAL_LPTIM_MspInit+0x30>)
 800276e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002770:	2380      	movs	r3, #128	; 0x80
 8002772:	061b      	lsls	r3, r3, #24
 8002774:	430b      	orrs	r3, r1
 8002776:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8002778:	2200      	movs	r2, #0
 800277a:	2100      	movs	r1, #0
 800277c:	200d      	movs	r0, #13
 800277e:	f000 fd89 	bl	8003294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002782:	200d      	movs	r0, #13
 8002784:	f000 fdb8 	bl	80032f8 <HAL_NVIC_EnableIRQ>
}
 8002788:	e7ef      	b.n	800276a <HAL_LPTIM_MspInit+0xa>
 800278a:	46c0      	nop			; (mov r8, r8)
 800278c:	40007c00 	.word	0x40007c00
 8002790:	40021000 	.word	0x40021000

08002794 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002794:	b510      	push	{r4, lr}
	statemachine_uart();
 8002796:	f000 faa5 	bl	8002ce4 <statemachine_uart>
}
 800279a:	bd10      	pop	{r4, pc}

0800279c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	__NOP();
 800279c:	46c0      	nop			; (mov r8, r8)
}
 800279e:	4770      	bx	lr

080027a0 <HAL_LPTIM_AutoReloadMatchCallback>:

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 80027a0:	b510      	push	{r4, lr}

	static uint8_t lptim_counter = 0;
	lptim_counter++;
 80027a2:	4a0c      	ldr	r2, [pc, #48]	; (80027d4 <HAL_LPTIM_AutoReloadMatchCallback+0x34>)
 80027a4:	7813      	ldrb	r3, [r2, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	7013      	strb	r3, [r2, #0]
	if(lptim_counter == switch_direction_interval){
 80027ac:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <HAL_LPTIM_AutoReloadMatchCallback+0x38>)
 80027ae:	7811      	ldrb	r1, [r2, #0]
 80027b0:	428b      	cmp	r3, r1
 80027b2:	d005      	beq.n	80027c0 <HAL_LPTIM_AutoReloadMatchCallback+0x20>
		set_flag_switch_direction_demand(); //reset pwm
	}
	else if(lptim_counter == (switch_direction_interval + spin_out_time)){
 80027b4:	4a09      	ldr	r2, [pc, #36]	; (80027dc <HAL_LPTIM_AutoReloadMatchCallback+0x3c>)
 80027b6:	7812      	ldrb	r2, [r2, #0]
 80027b8:	1852      	adds	r2, r2, r1
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d003      	beq.n	80027c6 <HAL_LPTIM_AutoReloadMatchCallback+0x26>

	/*
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
	set_flag_switch_direction_demand();
	*/
}
 80027be:	bd10      	pop	{r4, pc}
		set_flag_switch_direction_demand(); //reset pwm
 80027c0:	f000 f93e 	bl	8002a40 <set_flag_switch_direction_demand>
 80027c4:	e7fb      	b.n	80027be <HAL_LPTIM_AutoReloadMatchCallback+0x1e>
		set_flag_fans_spun_out();		//toggle gpio
 80027c6:	f000 f941 	bl	8002a4c <set_flag_fans_spun_out>
		lptim_counter = 0;
 80027ca:	4b02      	ldr	r3, [pc, #8]	; (80027d4 <HAL_LPTIM_AutoReloadMatchCallback+0x34>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
}
 80027d0:	e7f5      	b.n	80027be <HAL_LPTIM_AutoReloadMatchCallback+0x1e>
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	20000209 	.word	0x20000209
 80027d8:	08006881 	.word	0x08006881
 80027dc:	08006880 	.word	0x08006880

080027e0 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027e0:	b672      	cpsid	i
 80027e2:	e7fe      	b.n	80027e2 <Error_Handler+0x2>

080027e4 <SystemClock_Config>:
{
 80027e4:	b500      	push	{lr}
 80027e6:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027e8:	2234      	movs	r2, #52	; 0x34
 80027ea:	2100      	movs	r1, #0
 80027ec:	a80b      	add	r0, sp, #44	; 0x2c
 80027ee:	f002 fdd9 	bl	80053a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027f2:	2214      	movs	r2, #20
 80027f4:	2100      	movs	r1, #0
 80027f6:	a806      	add	r0, sp, #24
 80027f8:	f002 fdd4 	bl	80053a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027fc:	2218      	movs	r2, #24
 80027fe:	2100      	movs	r1, #0
 8002800:	4668      	mov	r0, sp
 8002802:	f002 fdcf 	bl	80053a4 <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002806:	4920      	ldr	r1, [pc, #128]	; (8002888 <SystemClock_Config+0xa4>)
 8002808:	680b      	ldr	r3, [r1, #0]
 800280a:	4a20      	ldr	r2, [pc, #128]	; (800288c <SystemClock_Config+0xa8>)
 800280c:	401a      	ands	r2, r3
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	4313      	orrs	r3, r2
 8002814:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002816:	230a      	movs	r3, #10
 8002818:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800281a:	3b09      	subs	r3, #9
 800281c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800281e:	2210      	movs	r2, #16
 8002820:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002822:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002824:	3301      	adds	r3, #1
 8002826:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002828:	2300      	movs	r3, #0
 800282a:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800282c:	2380      	movs	r3, #128	; 0x80
 800282e:	02db      	lsls	r3, r3, #11
 8002830:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002832:	2380      	movs	r3, #128	; 0x80
 8002834:	03db      	lsls	r3, r3, #15
 8002836:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002838:	a80b      	add	r0, sp, #44	; 0x2c
 800283a:	f001 f8c3 	bl	80039c4 <HAL_RCC_OscConfig>
 800283e:	2800      	cmp	r0, #0
 8002840:	d11b      	bne.n	800287a <SystemClock_Config+0x96>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002842:	230f      	movs	r3, #15
 8002844:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002846:	3b0c      	subs	r3, #12
 8002848:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800284a:	2300      	movs	r3, #0
 800284c:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800284e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002850:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002852:	2101      	movs	r1, #1
 8002854:	a806      	add	r0, sp, #24
 8002856:	f001 fb43 	bl	8003ee0 <HAL_RCC_ClockConfig>
 800285a:	2800      	cmp	r0, #0
 800285c:	d10f      	bne.n	800287e <SystemClock_Config+0x9a>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPTIM1;
 800285e:	2382      	movs	r3, #130	; 0x82
 8002860:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002862:	2300      	movs	r3, #0
 8002864:	9302      	str	r3, [sp, #8]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8002866:	2380      	movs	r3, #128	; 0x80
 8002868:	02db      	lsls	r3, r3, #11
 800286a:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800286c:	4668      	mov	r0, sp
 800286e:	f001 fc49 	bl	8004104 <HAL_RCCEx_PeriphCLKConfig>
 8002872:	2800      	cmp	r0, #0
 8002874:	d105      	bne.n	8002882 <SystemClock_Config+0x9e>
}
 8002876:	b019      	add	sp, #100	; 0x64
 8002878:	bd00      	pop	{pc}
    Error_Handler();
 800287a:	f7ff ffb1 	bl	80027e0 <Error_Handler>
    Error_Handler();
 800287e:	f7ff ffaf 	bl	80027e0 <Error_Handler>
    Error_Handler();
 8002882:	f7ff ffad 	bl	80027e0 <Error_Handler>
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	40007000 	.word	0x40007000
 800288c:	ffffe7ff 	.word	0xffffe7ff

08002890 <main>:
{
 8002890:	b510      	push	{r4, lr}
  HAL_Init();
 8002892:	f000 fcd9 	bl	8003248 <HAL_Init>
  SystemClock_Config();
 8002896:	f7ff ffa5 	bl	80027e4 <SystemClock_Config>
  MX_GPIO_Init();
 800289a:	f7ff fe17 	bl	80024cc <MX_GPIO_Init>
  MX_TIM2_Init();
 800289e:	f000 fb2d 	bl	8002efc <MX_TIM2_Init>
  MX_TIM21_Init();
 80028a2:	f000 fb8d 	bl	8002fc0 <MX_TIM21_Init>
  MX_TIM22_Init();
 80028a6:	f000 fbd9 	bl	800305c <MX_TIM22_Init>
  MX_USART2_UART_Init();
 80028aa:	f000 fc25 	bl	80030f8 <MX_USART2_UART_Init>
  MX_LPTIM1_Init();
 80028ae:	f7ff ff3b 	bl	8002728 <MX_LPTIM1_Init>
  add_listen_group_address("15/0/3");
 80028b2:	4804      	ldr	r0, [pc, #16]	; (80028c4 <main+0x34>)
 80028b4:	f7ff fed2 	bl	800265c <add_listen_group_address>
	  statemachine_process();
 80028b8:	f000 f8a6 	bl	8002a08 <statemachine_process>
	  extract_data();
 80028bc:	f000 fa2e 	bl	8002d1c <extract_data>
 80028c0:	e7fa      	b.n	80028b8 <main+0x28>
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	08006888 	.word	0x08006888

080028c8 <statemachine_standby_state>:
	}
}



void statemachine_standby_state(void){
 80028c8:	b510      	push	{r4, lr}
	reset_all_pwm();
 80028ca:	f7ff fdab 	bl	8002424 <reset_all_pwm>
	stop_all_timers();
 80028ce:	f7ff fd41 	bl	8002354 <stop_all_timers>
	statemachine_process_state = INIT_STATE;
 80028d2:	4b02      	ldr	r3, [pc, #8]	; (80028dc <statemachine_standby_state+0x14>)
 80028d4:	2201      	movs	r2, #1
 80028d6:	701a      	strb	r2, [r3, #0]
}
 80028d8:	bd10      	pop	{r4, pc}
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	2000020d 	.word	0x2000020d

080028e0 <statemachine_init_state>:


void statemachine_init_state(void){
 80028e0:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart2, &knx_controlbytes[0], sizeof(uint8_t));
 80028e2:	2201      	movs	r2, #1
 80028e4:	4905      	ldr	r1, [pc, #20]	; (80028fc <statemachine_init_state+0x1c>)
 80028e6:	4806      	ldr	r0, [pc, #24]	; (8002900 <statemachine_init_state+0x20>)
 80028e8:	f002 fcd8 	bl	800529c <HAL_UART_Receive_IT>
	start_all_timers();
 80028ec:	f7ff fcfe 	bl	80022ec <start_all_timers>
	reset_all_pwm();
 80028f0:	f7ff fd98 	bl	8002424 <reset_all_pwm>
	statemachine_process_state = SET_STATE;
 80028f4:	4b03      	ldr	r3, [pc, #12]	; (8002904 <statemachine_init_state+0x24>)
 80028f6:	2203      	movs	r2, #3
 80028f8:	701a      	strb	r2, [r3, #0]
}
 80028fa:	bd10      	pop	{r4, pc}
 80028fc:	20000288 	.word	0x20000288
 8002900:	2000038c 	.word	0x2000038c
 8002904:	2000020d 	.word	0x2000020d

08002908 <statemachine_set_state>:


void statemachine_set_state(void){
 8002908:	b510      	push	{r4, lr}
	set_all_pwm(min_pwm_val);
 800290a:	4b05      	ldr	r3, [pc, #20]	; (8002920 <statemachine_set_state+0x18>)
 800290c:	8818      	ldrh	r0, [r3, #0]
 800290e:	f7ff fd73 	bl	80023f8 <set_all_pwm>
	flag_set_all_once = FLAG_TRUE;
 8002912:	4b04      	ldr	r3, [pc, #16]	; (8002924 <statemachine_set_state+0x1c>)
 8002914:	2201      	movs	r2, #1
 8002916:	701a      	strb	r2, [r3, #0]
	statemachine_process_state = STANDARD_STATE;
 8002918:	4b03      	ldr	r3, [pc, #12]	; (8002928 <statemachine_set_state+0x20>)
 800291a:	3201      	adds	r2, #1
 800291c:	701a      	strb	r2, [r3, #0]
}
 800291e:	bd10      	pop	{r4, pc}
 8002920:	08006878 	.word	0x08006878
 8002924:	2000020b 	.word	0x2000020b
 8002928:	2000020d 	.word	0x2000020d

0800292c <statemachine_standard_state>:


void statemachine_standard_state(void){
 800292c:	b510      	push	{r4, lr}
	if(actual_humidity >= max_humidity_allowed){
 800292e:	4b13      	ldr	r3, [pc, #76]	; (800297c <statemachine_standard_state+0x50>)
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	4b13      	ldr	r3, [pc, #76]	; (8002980 <statemachine_standard_state+0x54>)
 8002934:	6819      	ldr	r1, [r3, #0]
 8002936:	f7fd fce1 	bl	80002fc <__aeabi_fcmpge>
 800293a:	2800      	cmp	r0, #0
 800293c:	d108      	bne.n	8002950 <statemachine_standard_state+0x24>
		reset_error_integral();
		statemachine_process_state = CONTROLLED_STATE;
	}
	else if(flag_switch_direction_demand == FLAG_TRUE){
 800293e:	4b11      	ldr	r3, [pc, #68]	; (8002984 <statemachine_standard_state+0x58>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d10a      	bne.n	800295c <statemachine_standard_state+0x30>
		reset_all_pwm();
		flag_switch_direction_demand = FLAG_FALSE;
		//HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
		//statemachine_process_state = SET_STATE;
	}
	else if(flag_fans_spun_out == FLAG_TRUE){
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <statemachine_standard_state+0x5c>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10c      	bne.n	8002968 <statemachine_standard_state+0x3c>
		toggle_all_gpios();
		flag_fans_spun_out = FLAG_FALSE;
		statemachine_process_state = SET_STATE;
	}
}
 800294e:	bd10      	pop	{r4, pc}
		reset_error_integral();
 8002950:	f7ff fcc6 	bl	80022e0 <reset_error_integral>
		statemachine_process_state = CONTROLLED_STATE;
 8002954:	4b0d      	ldr	r3, [pc, #52]	; (800298c <statemachine_standard_state+0x60>)
 8002956:	2204      	movs	r2, #4
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	e7f8      	b.n	800294e <statemachine_standard_state+0x22>
		reset_all_pwm();
 800295c:	f7ff fd62 	bl	8002424 <reset_all_pwm>
		flag_switch_direction_demand = FLAG_FALSE;
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <statemachine_standard_state+0x58>)
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	e7f2      	b.n	800294e <statemachine_standard_state+0x22>
		toggle_all_gpios();
 8002968:	f7ff fd62 	bl	8002430 <toggle_all_gpios>
		flag_fans_spun_out = FLAG_FALSE;
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <statemachine_standard_state+0x5c>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]
		statemachine_process_state = SET_STATE;
 8002972:	4b06      	ldr	r3, [pc, #24]	; (800298c <statemachine_standard_state+0x60>)
 8002974:	3203      	adds	r2, #3
 8002976:	701a      	strb	r2, [r3, #0]
}
 8002978:	e7e9      	b.n	800294e <statemachine_standard_state+0x22>
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	20000204 	.word	0x20000204
 8002980:	08006874 	.word	0x08006874
 8002984:	2000020c 	.word	0x2000020c
 8002988:	2000020a 	.word	0x2000020a
 800298c:	2000020d 	.word	0x2000020d

08002990 <statemachine_controlled_state>:


void statemachine_controlled_state(void){
 8002990:	b510      	push	{r4, lr}
	if(flag_set_all_once == FLAG_TRUE){
 8002992:	4b16      	ldr	r3, [pc, #88]	; (80029ec <statemachine_controlled_state+0x5c>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d115      	bne.n	80029c6 <statemachine_controlled_state+0x36>
		flag_set_all_once = FLAG_FALSE;
	}
	//uint16_t new_dutycycle = pi_controller(actual_humidity);
	//adjust_pwm_value(new_dutycycle);

	if(actual_humidity <= setpoint_humidity){
 800299a:	4b15      	ldr	r3, [pc, #84]	; (80029f0 <statemachine_controlled_state+0x60>)
 800299c:	6818      	ldr	r0, [r3, #0]
 800299e:	4b15      	ldr	r3, [pc, #84]	; (80029f4 <statemachine_controlled_state+0x64>)
 80029a0:	6819      	ldr	r1, [r3, #0]
 80029a2:	f7fd fc97 	bl	80002d4 <__aeabi_fcmple>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d115      	bne.n	80029d6 <statemachine_controlled_state+0x46>
		statemachine_process_state = SET_STATE;
	}
	else if(flag_switch_direction_demand == FLAG_TRUE){
 80029aa:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <statemachine_controlled_state+0x68>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d115      	bne.n	80029de <statemachine_controlled_state+0x4e>
		//switch_directions_not_controlgroup();
		reset_pwm_not_controlgroup();
		flag_switch_direction_demand = FLAG_FALSE;
		//HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
	}
	else if(flag_fans_spun_out == FLAG_TRUE){
 80029b2:	4b12      	ldr	r3, [pc, #72]	; (80029fc <statemachine_controlled_state+0x6c>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d010      	beq.n	80029dc <statemachine_controlled_state+0x4c>
		toggle_gpios_not_controlgroup();
 80029ba:	f7ff fd67 	bl	800248c <toggle_gpios_not_controlgroup>
		flag_fans_spun_out = FLAG_FALSE;
 80029be:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <statemachine_controlled_state+0x6c>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]
	}
}
 80029c4:	e00a      	b.n	80029dc <statemachine_controlled_state+0x4c>
		set_all_pwm(min_pwm_val);
 80029c6:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <statemachine_controlled_state+0x70>)
 80029c8:	8818      	ldrh	r0, [r3, #0]
 80029ca:	f7ff fd15 	bl	80023f8 <set_all_pwm>
		flag_set_all_once = FLAG_FALSE;
 80029ce:	4b07      	ldr	r3, [pc, #28]	; (80029ec <statemachine_controlled_state+0x5c>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	e7e1      	b.n	800299a <statemachine_controlled_state+0xa>
		statemachine_process_state = SET_STATE;
 80029d6:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <statemachine_controlled_state+0x74>)
 80029d8:	2203      	movs	r2, #3
 80029da:	701a      	strb	r2, [r3, #0]
}
 80029dc:	bd10      	pop	{r4, pc}
		reset_pwm_not_controlgroup();
 80029de:	f7ff fcff 	bl	80023e0 <reset_pwm_not_controlgroup>
		flag_switch_direction_demand = FLAG_FALSE;
 80029e2:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <statemachine_controlled_state+0x68>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	701a      	strb	r2, [r3, #0]
 80029e8:	e7f8      	b.n	80029dc <statemachine_controlled_state+0x4c>
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	2000020b 	.word	0x2000020b
 80029f0:	20000204 	.word	0x20000204
 80029f4:	0800687c 	.word	0x0800687c
 80029f8:	2000020c 	.word	0x2000020c
 80029fc:	2000020a 	.word	0x2000020a
 8002a00:	08006878 	.word	0x08006878
 8002a04:	2000020d 	.word	0x2000020d

08002a08 <statemachine_process>:
{
 8002a08:	b510      	push	{r4, lr}
	switch(statemachine_process_state){
 8002a0a:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <statemachine_process+0x30>)
 8002a0c:	781a      	ldrb	r2, [r3, #0]
 8002a0e:	2a04      	cmp	r2, #4
 8002a10:	d805      	bhi.n	8002a1e <statemachine_process+0x16>
 8002a12:	0093      	lsls	r3, r2, #2
 8002a14:	4a09      	ldr	r2, [pc, #36]	; (8002a3c <statemachine_process+0x34>)
 8002a16:	58d3      	ldr	r3, [r2, r3]
 8002a18:	469f      	mov	pc, r3
		statemachine_standby_state();
 8002a1a:	f7ff ff55 	bl	80028c8 <statemachine_standby_state>
}
 8002a1e:	bd10      	pop	{r4, pc}
		statemachine_init_state();
 8002a20:	f7ff ff5e 	bl	80028e0 <statemachine_init_state>
		break;
 8002a24:	e7fb      	b.n	8002a1e <statemachine_process+0x16>
		statemachine_set_state();
 8002a26:	f7ff ff6f 	bl	8002908 <statemachine_set_state>
		break;
 8002a2a:	e7f8      	b.n	8002a1e <statemachine_process+0x16>
		statemachine_standard_state();
 8002a2c:	f7ff ff7e 	bl	800292c <statemachine_standard_state>
		break;
 8002a30:	e7f5      	b.n	8002a1e <statemachine_process+0x16>
		statemachine_controlled_state();
 8002a32:	f7ff ffad 	bl	8002990 <statemachine_controlled_state>
}
 8002a36:	e7f2      	b.n	8002a1e <statemachine_process+0x16>
 8002a38:	2000020d 	.word	0x2000020d
 8002a3c:	08006890 	.word	0x08006890

08002a40 <set_flag_switch_direction_demand>:

void set_flag_switch_direction_demand(void){
	flag_switch_direction_demand = FLAG_TRUE;
 8002a40:	4b01      	ldr	r3, [pc, #4]	; (8002a48 <set_flag_switch_direction_demand+0x8>)
 8002a42:	2201      	movs	r2, #1
 8002a44:	701a      	strb	r2, [r3, #0]
}
 8002a46:	4770      	bx	lr
 8002a48:	2000020c 	.word	0x2000020c

08002a4c <set_flag_fans_spun_out>:

void set_flag_fans_spun_out(void){
	flag_fans_spun_out = FLAG_FALSE;
 8002a4c:	4b01      	ldr	r3, [pc, #4]	; (8002a54 <set_flag_fans_spun_out+0x8>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]
}
 8002a52:	4770      	bx	lr
 8002a54:	2000020a 	.word	0x2000020a

08002a58 <statemachine_first_controlbyte_state>:
	default:
		break;
	}
}

void statemachine_first_controlbyte_state(void){
 8002a58:	b510      	push	{r4, lr}
	if(is_knx_controlbyte(knx_controlbytes[0]) && flag_data_processed == FLAG_TRUE){
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <statemachine_first_controlbyte_state+0x34>)
 8002a5c:	7818      	ldrb	r0, [r3, #0]
 8002a5e:	f7ff fd77 	bl	8002550 <is_knx_controlbyte>
 8002a62:	2800      	cmp	r0, #0
 8002a64:	d003      	beq.n	8002a6e <statemachine_first_controlbyte_state+0x16>
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <statemachine_first_controlbyte_state+0x38>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d105      	bne.n	8002a7a <statemachine_first_controlbyte_state+0x22>
		statemachine_uart_state = SECOND_CONTROLBYTE_STATE;
		HAL_UART_Receive_IT(&huart2, &knx_controlbytes[1], sizeof(uint8_t));
	}
	else{
		HAL_UART_Receive_IT(&huart2, &knx_controlbytes[0], sizeof(uint8_t));
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4906      	ldr	r1, [pc, #24]	; (8002a8c <statemachine_first_controlbyte_state+0x34>)
 8002a72:	4808      	ldr	r0, [pc, #32]	; (8002a94 <statemachine_first_controlbyte_state+0x3c>)
 8002a74:	f002 fc12 	bl	800529c <HAL_UART_Receive_IT>
	}
}
 8002a78:	bd10      	pop	{r4, pc}
		statemachine_uart_state = SECOND_CONTROLBYTE_STATE;
 8002a7a:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <statemachine_first_controlbyte_state+0x40>)
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &knx_controlbytes[1], sizeof(uint8_t));
 8002a80:	3a02      	subs	r2, #2
 8002a82:	4906      	ldr	r1, [pc, #24]	; (8002a9c <statemachine_first_controlbyte_state+0x44>)
 8002a84:	4803      	ldr	r0, [pc, #12]	; (8002a94 <statemachine_first_controlbyte_state+0x3c>)
 8002a86:	f002 fc09 	bl	800529c <HAL_UART_Receive_IT>
 8002a8a:	e7f5      	b.n	8002a78 <statemachine_first_controlbyte_state+0x20>
 8002a8c:	20000288 	.word	0x20000288
 8002a90:	20000000 	.word	0x20000000
 8002a94:	2000038c 	.word	0x2000038c
 8002a98:	2000021c 	.word	0x2000021c
 8002a9c:	20000289 	.word	0x20000289

08002aa0 <statemachine_second_controlbyte_state>:

void statemachine_second_controlbyte_state(void){
 8002aa0:	b510      	push	{r4, lr}
	if(is_knx_controlbyte(knx_controlbytes[1])){
 8002aa2:	4b0c      	ldr	r3, [pc, #48]	; (8002ad4 <statemachine_second_controlbyte_state+0x34>)
 8002aa4:	7858      	ldrb	r0, [r3, #1]
 8002aa6:	f7ff fd53 	bl	8002550 <is_knx_controlbyte>
 8002aaa:	2800      	cmp	r0, #0
 8002aac:	d108      	bne.n	8002ac0 <statemachine_second_controlbyte_state+0x20>
		statemachine_uart_state = ADDRESS_STATE;
		HAL_UART_Receive_IT(&huart2, buffer_knx_address, sizeof(buffer_knx_address));
	}
	else{
		statemachine_uart_state = FIRST_CONTROLBYTE_STATE;
 8002aae:	4b0a      	ldr	r3, [pc, #40]	; (8002ad8 <statemachine_second_controlbyte_state+0x38>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &knx_controlbytes[0], sizeof(uint8_t));
 8002ab4:	3201      	adds	r2, #1
 8002ab6:	4907      	ldr	r1, [pc, #28]	; (8002ad4 <statemachine_second_controlbyte_state+0x34>)
 8002ab8:	4808      	ldr	r0, [pc, #32]	; (8002adc <statemachine_second_controlbyte_state+0x3c>)
 8002aba:	f002 fbef 	bl	800529c <HAL_UART_Receive_IT>
	}
}
 8002abe:	bd10      	pop	{r4, pc}
		statemachine_uart_state = ADDRESS_STATE;
 8002ac0:	4b05      	ldr	r3, [pc, #20]	; (8002ad8 <statemachine_second_controlbyte_state+0x38>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, buffer_knx_address, sizeof(buffer_knx_address));
 8002ac6:	3204      	adds	r2, #4
 8002ac8:	4905      	ldr	r1, [pc, #20]	; (8002ae0 <statemachine_second_controlbyte_state+0x40>)
 8002aca:	4804      	ldr	r0, [pc, #16]	; (8002adc <statemachine_second_controlbyte_state+0x3c>)
 8002acc:	f002 fbe6 	bl	800529c <HAL_UART_Receive_IT>
 8002ad0:	e7f5      	b.n	8002abe <statemachine_second_controlbyte_state+0x1e>
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	20000288 	.word	0x20000288
 8002ad8:	2000021c 	.word	0x2000021c
 8002adc:	2000038c 	.word	0x2000038c
 8002ae0:	200002c4 	.word	0x200002c4

08002ae4 <statemachine_address_state>:


//Richtiges controllbyte wurde empfangen
void statemachine_address_state(void){
 8002ae4:	b510      	push	{r4, lr}
	if(check_for_controlbyte(buffer_knx_address, sizeof(buffer_knx_address))){
 8002ae6:	2105      	movs	r1, #5
 8002ae8:	481d      	ldr	r0, [pc, #116]	; (8002b60 <statemachine_address_state+0x7c>)
 8002aea:	f7ff fd93 	bl	8002614 <check_for_controlbyte>
 8002aee:	2800      	cmp	r0, #0
 8002af0:	d023      	beq.n	8002b3a <statemachine_address_state+0x56>
		if(is_knx_controlbyte(buffer_knx_address[4])){
 8002af2:	4b1b      	ldr	r3, [pc, #108]	; (8002b60 <statemachine_address_state+0x7c>)
 8002af4:	7918      	ldrb	r0, [r3, #4]
 8002af6:	f7ff fd2b 	bl	8002550 <is_knx_controlbyte>
 8002afa:	2800      	cmp	r0, #0
 8002afc:	d014      	beq.n	8002b28 <statemachine_address_state+0x44>
			if(is_knx_controlbyte(buffer_knx_address[3])){
 8002afe:	4b18      	ldr	r3, [pc, #96]	; (8002b60 <statemachine_address_state+0x7c>)
 8002b00:	78d8      	ldrb	r0, [r3, #3]
 8002b02:	f7ff fd25 	bl	8002550 <is_knx_controlbyte>
 8002b06:	2800      	cmp	r0, #0
 8002b08:	d005      	beq.n	8002b16 <statemachine_address_state+0x32>
				HAL_UART_Receive_IT(&huart2, buffer_knx_address, sizeof(buffer_knx_address));
 8002b0a:	2205      	movs	r2, #5
 8002b0c:	4914      	ldr	r1, [pc, #80]	; (8002b60 <statemachine_address_state+0x7c>)
 8002b0e:	4815      	ldr	r0, [pc, #84]	; (8002b64 <statemachine_address_state+0x80>)
 8002b10:	f002 fbc4 	bl	800529c <HAL_UART_Receive_IT>
 8002b14:	e023      	b.n	8002b5e <statemachine_address_state+0x7a>
			}
			else{
			statemachine_uart_state = SECOND_CONTROLBYTE_STATE;
 8002b16:	4b14      	ldr	r3, [pc, #80]	; (8002b68 <statemachine_address_state+0x84>)
 8002b18:	2203      	movs	r2, #3
 8002b1a:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, &knx_controlbytes[1], sizeof(uint8_t));
 8002b1c:	3a02      	subs	r2, #2
 8002b1e:	4913      	ldr	r1, [pc, #76]	; (8002b6c <statemachine_address_state+0x88>)
 8002b20:	4810      	ldr	r0, [pc, #64]	; (8002b64 <statemachine_address_state+0x80>)
 8002b22:	f002 fbbb 	bl	800529c <HAL_UART_Receive_IT>
 8002b26:	e01a      	b.n	8002b5e <statemachine_address_state+0x7a>
			}
		}
		else{
			statemachine_uart_state = FIRST_CONTROLBYTE_STATE;
 8002b28:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <statemachine_address_state+0x84>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, &knx_controlbytes[0], sizeof(uint8_t));
 8002b2e:	3201      	adds	r2, #1
 8002b30:	490f      	ldr	r1, [pc, #60]	; (8002b70 <statemachine_address_state+0x8c>)
 8002b32:	480c      	ldr	r0, [pc, #48]	; (8002b64 <statemachine_address_state+0x80>)
 8002b34:	f002 fbb2 	bl	800529c <HAL_UART_Receive_IT>
 8002b38:	e011      	b.n	8002b5e <statemachine_address_state+0x7a>
		}
	}
	else{
		payload_length = get_payload_length(buffer_knx_address);
 8002b3a:	4809      	ldr	r0, [pc, #36]	; (8002b60 <statemachine_address_state+0x7c>)
 8002b3c:	f7ff fd0f 	bl	800255e <get_payload_length>
 8002b40:	0004      	movs	r4, r0
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <statemachine_address_state+0x90>)
 8002b44:	7018      	strb	r0, [r3, #0]
		buffer_knx_payload = (uint8_t *) malloc( sizeof(uint8_t) * payload_length );			//speicher nach auswertung freigeben
 8002b46:	f002 fc19 	bl	800537c <malloc>
 8002b4a:	0001      	movs	r1, r0
 8002b4c:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <statemachine_address_state+0x94>)
 8002b4e:	6018      	str	r0, [r3, #0]
		statemachine_uart_state = PAYLOAD_STATE;
 8002b50:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <statemachine_address_state+0x84>)
 8002b52:	2202      	movs	r2, #2
 8002b54:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, buffer_knx_payload, payload_length);
 8002b56:	b2a2      	uxth	r2, r4
 8002b58:	4802      	ldr	r0, [pc, #8]	; (8002b64 <statemachine_address_state+0x80>)
 8002b5a:	f002 fb9f 	bl	800529c <HAL_UART_Receive_IT>
	}
}
 8002b5e:	bd10      	pop	{r4, pc}
 8002b60:	200002c4 	.word	0x200002c4
 8002b64:	2000038c 	.word	0x2000038c
 8002b68:	2000021c 	.word	0x2000021c
 8002b6c:	20000289 	.word	0x20000289
 8002b70:	20000288 	.word	0x20000288
 8002b74:	2000021b 	.word	0x2000021b
 8002b78:	20000210 	.word	0x20000210

08002b7c <statemachine_payload_state>:

void statemachine_payload_state(void){
 8002b7c:	b510      	push	{r4, lr}
	buffer_val1 = buffer_knx_payload[0];
 8002b7e:	4b27      	ldr	r3, [pc, #156]	; (8002c1c <statemachine_payload_state+0xa0>)
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	7802      	ldrb	r2, [r0, #0]
 8002b84:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <statemachine_payload_state+0xa4>)
 8002b86:	701a      	strb	r2, [r3, #0]
	buffer_val2 = buffer_knx_payload[1];
 8002b88:	7842      	ldrb	r2, [r0, #1]
 8002b8a:	4b26      	ldr	r3, [pc, #152]	; (8002c24 <statemachine_payload_state+0xa8>)
 8002b8c:	701a      	strb	r2, [r3, #0]
	buffer_val3 = buffer_knx_payload[2];
 8002b8e:	7882      	ldrb	r2, [r0, #2]
 8002b90:	4b25      	ldr	r3, [pc, #148]	; (8002c28 <statemachine_payload_state+0xac>)
 8002b92:	701a      	strb	r2, [r3, #0]
	buffer_val4 = buffer_knx_payload[3];
 8002b94:	78c2      	ldrb	r2, [r0, #3]
 8002b96:	4b25      	ldr	r3, [pc, #148]	; (8002c2c <statemachine_payload_state+0xb0>)
 8002b98:	701a      	strb	r2, [r3, #0]
	buffer_val5 = buffer_knx_payload[4];
 8002b9a:	7902      	ldrb	r2, [r0, #4]
 8002b9c:	4b24      	ldr	r3, [pc, #144]	; (8002c30 <statemachine_payload_state+0xb4>)
 8002b9e:	701a      	strb	r2, [r3, #0]

	if(check_for_controlbyte(buffer_knx_payload, sizeof(buffer_knx_payload))){
 8002ba0:	2104      	movs	r1, #4
 8002ba2:	f7ff fd37 	bl	8002614 <check_for_controlbyte>
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	d02e      	beq.n	8002c08 <statemachine_payload_state+0x8c>
		if(is_knx_controlbyte(buffer_knx_payload[payload_length - 1])){
 8002baa:	4b22      	ldr	r3, [pc, #136]	; (8002c34 <statemachine_payload_state+0xb8>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	4a1a      	ldr	r2, [pc, #104]	; (8002c1c <statemachine_payload_state+0xa0>)
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	5cd0      	ldrb	r0, [r2, r3]
 8002bb6:	f7ff fccb 	bl	8002550 <is_knx_controlbyte>
 8002bba:	2800      	cmp	r0, #0
 8002bbc:	d01b      	beq.n	8002bf6 <statemachine_payload_state+0x7a>
			if(is_knx_controlbyte(buffer_knx_payload[payload_length - 2])){
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <statemachine_payload_state+0xb8>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	3b02      	subs	r3, #2
 8002bc4:	4a15      	ldr	r2, [pc, #84]	; (8002c1c <statemachine_payload_state+0xa0>)
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	5cd0      	ldrb	r0, [r2, r3]
 8002bca:	f7ff fcc1 	bl	8002550 <is_knx_controlbyte>
 8002bce:	2800      	cmp	r0, #0
 8002bd0:	d008      	beq.n	8002be4 <statemachine_payload_state+0x68>
				statemachine_uart_state = ADDRESS_STATE;
 8002bd2:	4b19      	ldr	r3, [pc, #100]	; (8002c38 <statemachine_payload_state+0xbc>)
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart2, buffer_knx_address, sizeof(buffer_knx_address));
 8002bd8:	3204      	adds	r2, #4
 8002bda:	4918      	ldr	r1, [pc, #96]	; (8002c3c <statemachine_payload_state+0xc0>)
 8002bdc:	4818      	ldr	r0, [pc, #96]	; (8002c40 <statemachine_payload_state+0xc4>)
 8002bde:	f002 fb5d 	bl	800529c <HAL_UART_Receive_IT>
 8002be2:	e019      	b.n	8002c18 <statemachine_payload_state+0x9c>
			}
			else{
				statemachine_uart_state = SECOND_CONTROLBYTE_STATE;
 8002be4:	4b14      	ldr	r3, [pc, #80]	; (8002c38 <statemachine_payload_state+0xbc>)
 8002be6:	2203      	movs	r2, #3
 8002be8:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart2, &knx_controlbytes[1], sizeof(uint8_t));
 8002bea:	3a02      	subs	r2, #2
 8002bec:	4915      	ldr	r1, [pc, #84]	; (8002c44 <statemachine_payload_state+0xc8>)
 8002bee:	4814      	ldr	r0, [pc, #80]	; (8002c40 <statemachine_payload_state+0xc4>)
 8002bf0:	f002 fb54 	bl	800529c <HAL_UART_Receive_IT>
 8002bf4:	e010      	b.n	8002c18 <statemachine_payload_state+0x9c>
			}
		}
		else{
			statemachine_uart_state = FIRST_CONTROLBYTE_STATE;
 8002bf6:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <statemachine_payload_state+0xbc>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, &knx_controlbytes[0], sizeof(uint8_t));
 8002bfc:	3201      	adds	r2, #1
 8002bfe:	4912      	ldr	r1, [pc, #72]	; (8002c48 <statemachine_payload_state+0xcc>)
 8002c00:	480f      	ldr	r0, [pc, #60]	; (8002c40 <statemachine_payload_state+0xc4>)
 8002c02:	f002 fb4b 	bl	800529c <HAL_UART_Receive_IT>
 8002c06:	e007      	b.n	8002c18 <statemachine_payload_state+0x9c>
		}
	}
	else{
		statemachine_uart_state = ACK_STATE;
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <statemachine_payload_state+0xbc>)
 8002c0a:	2204      	movs	r2, #4
 8002c0c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &knx_checksum_byte, sizeof(knx_checksum_byte));
 8002c0e:	3a03      	subs	r2, #3
 8002c10:	490e      	ldr	r1, [pc, #56]	; (8002c4c <statemachine_payload_state+0xd0>)
 8002c12:	480b      	ldr	r0, [pc, #44]	; (8002c40 <statemachine_payload_state+0xc4>)
 8002c14:	f002 fb42 	bl	800529c <HAL_UART_Receive_IT>
	}
}
 8002c18:	bd10      	pop	{r4, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	20000210 	.word	0x20000210
 8002c20:	20000214 	.word	0x20000214
 8002c24:	20000215 	.word	0x20000215
 8002c28:	20000216 	.word	0x20000216
 8002c2c:	20000217 	.word	0x20000217
 8002c30:	20000218 	.word	0x20000218
 8002c34:	2000021b 	.word	0x2000021b
 8002c38:	2000021c 	.word	0x2000021c
 8002c3c:	200002c4 	.word	0x200002c4
 8002c40:	2000038c 	.word	0x2000038c
 8002c44:	20000289 	.word	0x20000289
 8002c48:	20000288 	.word	0x20000288
 8002c4c:	200002c2 	.word	0x200002c2

08002c50 <statemachine_ack_state>:

void statemachine_ack_state(void){
 8002c50:	b510      	push	{r4, lr}

	if(is_knx_controlbyte(knx_checksum_byte)){
 8002c52:	4b19      	ldr	r3, [pc, #100]	; (8002cb8 <statemachine_ack_state+0x68>)
 8002c54:	7818      	ldrb	r0, [r3, #0]
 8002c56:	f7ff fc7b 	bl	8002550 <is_knx_controlbyte>
 8002c5a:	2800      	cmp	r0, #0
 8002c5c:	d11a      	bne.n	8002c94 <statemachine_ack_state+0x44>
			statemachine_uart_state = SECOND_CONTROLBYTE_STATE;
			HAL_UART_Receive_IT(&huart2, &knx_controlbytes[1], sizeof(uint8_t));
	}
	else{
		if(check_interest(buffer_knx_address)){
 8002c5e:	4817      	ldr	r0, [pc, #92]	; (8002cbc <statemachine_ack_state+0x6c>)
 8002c60:	f7ff fd42 	bl	80026e8 <check_interest>
 8002c64:	2800      	cmp	r0, #0
 8002c66:	d01e      	beq.n	8002ca6 <statemachine_ack_state+0x56>
			HAL_UART_Transmit_IT(&huart2, &interested_byte, sizeof(interested_byte));
 8002c68:	2201      	movs	r2, #1
 8002c6a:	4915      	ldr	r1, [pc, #84]	; (8002cc0 <statemachine_ack_state+0x70>)
 8002c6c:	4815      	ldr	r0, [pc, #84]	; (8002cc4 <statemachine_ack_state+0x74>)
 8002c6e:	f001 fda7 	bl	80047c0 <HAL_UART_Transmit_IT>
			flag_knx_message_interested = FLAG_TRUE;
 8002c72:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <statemachine_ack_state+0x78>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	701a      	strb	r2, [r3, #0]
		}
		else{
			HAL_UART_Transmit_IT(&huart2, &not_interested_byte, sizeof(not_interested_byte));
			flag_knx_message_interested = FLAG_FALSE;
		}
		flag_uart_reception_complete = FLAG_TRUE;
 8002c78:	4b14      	ldr	r3, [pc, #80]	; (8002ccc <statemachine_ack_state+0x7c>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	701a      	strb	r2, [r3, #0]
		flag_data_processed = FLAG_FALSE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	4a13      	ldr	r2, [pc, #76]	; (8002cd0 <statemachine_ack_state+0x80>)
 8002c82:	7013      	strb	r3, [r2, #0]
		statemachine_uart_state = FIRST_CONTROLBYTE_STATE;
 8002c84:	4a13      	ldr	r2, [pc, #76]	; (8002cd4 <statemachine_ack_state+0x84>)
 8002c86:	7013      	strb	r3, [r2, #0]
		HAL_UART_Receive_IT(&huart2, &knx_controlbytes[0], sizeof(uint8_t));
 8002c88:	2201      	movs	r2, #1
 8002c8a:	4913      	ldr	r1, [pc, #76]	; (8002cd8 <statemachine_ack_state+0x88>)
 8002c8c:	480d      	ldr	r0, [pc, #52]	; (8002cc4 <statemachine_ack_state+0x74>)
 8002c8e:	f002 fb05 	bl	800529c <HAL_UART_Receive_IT>
	}
}
 8002c92:	bd10      	pop	{r4, pc}
			statemachine_uart_state = SECOND_CONTROLBYTE_STATE;
 8002c94:	4b0f      	ldr	r3, [pc, #60]	; (8002cd4 <statemachine_ack_state+0x84>)
 8002c96:	2203      	movs	r2, #3
 8002c98:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, &knx_controlbytes[1], sizeof(uint8_t));
 8002c9a:	3a02      	subs	r2, #2
 8002c9c:	490f      	ldr	r1, [pc, #60]	; (8002cdc <statemachine_ack_state+0x8c>)
 8002c9e:	4809      	ldr	r0, [pc, #36]	; (8002cc4 <statemachine_ack_state+0x74>)
 8002ca0:	f002 fafc 	bl	800529c <HAL_UART_Receive_IT>
 8002ca4:	e7f5      	b.n	8002c92 <statemachine_ack_state+0x42>
			HAL_UART_Transmit_IT(&huart2, &not_interested_byte, sizeof(not_interested_byte));
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	490d      	ldr	r1, [pc, #52]	; (8002ce0 <statemachine_ack_state+0x90>)
 8002caa:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <statemachine_ack_state+0x74>)
 8002cac:	f001 fd88 	bl	80047c0 <HAL_UART_Transmit_IT>
			flag_knx_message_interested = FLAG_FALSE;
 8002cb0:	4b05      	ldr	r3, [pc, #20]	; (8002cc8 <statemachine_ack_state+0x78>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	701a      	strb	r2, [r3, #0]
 8002cb6:	e7df      	b.n	8002c78 <statemachine_ack_state+0x28>
 8002cb8:	200002c2 	.word	0x200002c2
 8002cbc:	200002c4 	.word	0x200002c4
 8002cc0:	20000001 	.word	0x20000001
 8002cc4:	2000038c 	.word	0x2000038c
 8002cc8:	20000219 	.word	0x20000219
 8002ccc:	2000021a 	.word	0x2000021a
 8002cd0:	20000000 	.word	0x20000000
 8002cd4:	2000021c 	.word	0x2000021c
 8002cd8:	20000288 	.word	0x20000288
 8002cdc:	20000289 	.word	0x20000289
 8002ce0:	20000002 	.word	0x20000002

08002ce4 <statemachine_uart>:
void statemachine_uart(void){
 8002ce4:	b510      	push	{r4, lr}
	switch(statemachine_uart_state){
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <statemachine_uart+0x30>)
 8002ce8:	781a      	ldrb	r2, [r3, #0]
 8002cea:	2a04      	cmp	r2, #4
 8002cec:	d805      	bhi.n	8002cfa <statemachine_uart+0x16>
 8002cee:	0093      	lsls	r3, r2, #2
 8002cf0:	4a09      	ldr	r2, [pc, #36]	; (8002d18 <statemachine_uart+0x34>)
 8002cf2:	58d3      	ldr	r3, [r2, r3]
 8002cf4:	469f      	mov	pc, r3
		statemachine_first_controlbyte_state();
 8002cf6:	f7ff feaf 	bl	8002a58 <statemachine_first_controlbyte_state>
}
 8002cfa:	bd10      	pop	{r4, pc}
		statemachine_second_controlbyte_state();
 8002cfc:	f7ff fed0 	bl	8002aa0 <statemachine_second_controlbyte_state>
		break;
 8002d00:	e7fb      	b.n	8002cfa <statemachine_uart+0x16>
		statemachine_address_state();
 8002d02:	f7ff feef 	bl	8002ae4 <statemachine_address_state>
		break;
 8002d06:	e7f8      	b.n	8002cfa <statemachine_uart+0x16>
		statemachine_payload_state();
 8002d08:	f7ff ff38 	bl	8002b7c <statemachine_payload_state>
		break;
 8002d0c:	e7f5      	b.n	8002cfa <statemachine_uart+0x16>
		statemachine_ack_state();
 8002d0e:	f7ff ff9f 	bl	8002c50 <statemachine_ack_state>
}
 8002d12:	e7f2      	b.n	8002cfa <statemachine_uart+0x16>
 8002d14:	2000021c 	.word	0x2000021c
 8002d18:	080068a4 	.word	0x080068a4

08002d1c <extract_data>:



void extract_data(void){
 8002d1c:	b510      	push	{r4, lr}
	if(flag_uart_reception_complete == FLAG_TRUE){
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <extract_data+0x38>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00d      	beq.n	8002d42 <extract_data+0x26>
		if(flag_knx_message_interested == FLAG_TRUE){
 8002d26:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <extract_data+0x3c>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10a      	bne.n	8002d44 <extract_data+0x28>
			actual_humidity = get_2byte_float_value(buffer_knx_payload);
		}
		free(buffer_knx_payload);
 8002d2e:	4b0b      	ldr	r3, [pc, #44]	; (8002d5c <extract_data+0x40>)
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	f002 fb2d 	bl	8005390 <free>
		flag_uart_reception_complete = FLAG_FALSE;
 8002d36:	4b07      	ldr	r3, [pc, #28]	; (8002d54 <extract_data+0x38>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	701a      	strb	r2, [r3, #0]
		flag_data_processed = FLAG_TRUE;
 8002d3c:	4b08      	ldr	r3, [pc, #32]	; (8002d60 <extract_data+0x44>)
 8002d3e:	3201      	adds	r2, #1
 8002d40:	701a      	strb	r2, [r3, #0]
	  }
}
 8002d42:	bd10      	pop	{r4, pc}
			actual_humidity = get_2byte_float_value(buffer_knx_payload);
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <extract_data+0x40>)
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	f7ff fc1c 	bl	8002584 <get_2byte_float_value>
 8002d4c:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <extract_data+0x48>)
 8002d4e:	6018      	str	r0, [r3, #0]
 8002d50:	e7ed      	b.n	8002d2e <extract_data+0x12>
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	2000021a 	.word	0x2000021a
 8002d58:	20000219 	.word	0x20000219
 8002d5c:	20000210 	.word	0x20000210
 8002d60:	20000000 	.word	0x20000000
 8002d64:	20000204 	.word	0x20000204

08002d68 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <HAL_MspInit+0x18>)
 8002d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d72:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002d74:	2280      	movs	r2, #128	; 0x80
 8002d76:	0552      	lsls	r2, r2, #21
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d7c:	4770      	bx	lr
 8002d7e:	46c0      	nop			; (mov r8, r8)
 8002d80:	40021000 	.word	0x40021000

08002d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002d84:	e7fe      	b.n	8002d84 <NMI_Handler>

08002d86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d86:	e7fe      	b.n	8002d86 <HardFault_Handler>

08002d88 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002d88:	4770      	bx	lr

08002d8a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d8a:	4770      	bx	lr

08002d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d8c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d8e:	f000 fa6f 	bl	8003270 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d92:	bd10      	pop	{r4, pc}

08002d94 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8002d94:	b510      	push	{r4, lr}
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002d96:	4802      	ldr	r0, [pc, #8]	; (8002da0 <LPTIM1_IRQHandler+0xc>)
 8002d98:	f000 fc68 	bl	800366c <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002d9c:	bd10      	pop	{r4, pc}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	2000028c 	.word	0x2000028c

08002da4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002da4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002da6:	4802      	ldr	r0, [pc, #8]	; (8002db0 <USART2_IRQHandler+0xc>)
 8002da8:	f001 fd7a 	bl	80048a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002dac:	bd10      	pop	{r4, pc}
 8002dae:	46c0      	nop			; (mov r8, r8)
 8002db0:	2000038c 	.word	0x2000038c

08002db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002db4:	b510      	push	{r4, lr}
 8002db6:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db8:	4a0c      	ldr	r2, [pc, #48]	; (8002dec <_sbrk+0x38>)
 8002dba:	490d      	ldr	r1, [pc, #52]	; (8002df0 <_sbrk+0x3c>)
 8002dbc:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dbe:	490d      	ldr	r1, [pc, #52]	; (8002df4 <_sbrk+0x40>)
 8002dc0:	6809      	ldr	r1, [r1, #0]
 8002dc2:	2900      	cmp	r1, #0
 8002dc4:	d007      	beq.n	8002dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dc6:	490b      	ldr	r1, [pc, #44]	; (8002df4 <_sbrk+0x40>)
 8002dc8:	6808      	ldr	r0, [r1, #0]
 8002dca:	18c3      	adds	r3, r0, r3
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d806      	bhi.n	8002dde <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002dd0:	4a08      	ldr	r2, [pc, #32]	; (8002df4 <_sbrk+0x40>)
 8002dd2:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002dd4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002dd6:	4907      	ldr	r1, [pc, #28]	; (8002df4 <_sbrk+0x40>)
 8002dd8:	4807      	ldr	r0, [pc, #28]	; (8002df8 <_sbrk+0x44>)
 8002dda:	6008      	str	r0, [r1, #0]
 8002ddc:	e7f3      	b.n	8002dc6 <_sbrk+0x12>
    errno = ENOMEM;
 8002dde:	f002 faa3 	bl	8005328 <__errno>
 8002de2:	230c      	movs	r3, #12
 8002de4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002de6:	2001      	movs	r0, #1
 8002de8:	4240      	negs	r0, r0
 8002dea:	e7f3      	b.n	8002dd4 <_sbrk+0x20>
 8002dec:	20002000 	.word	0x20002000
 8002df0:	00000400 	.word	0x00000400
 8002df4:	20000220 	.word	0x20000220
 8002df8:	20000418 	.word	0x20000418

08002dfc <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dfc:	4770      	bx	lr
	...

08002e00 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 8002e00:	6803      	ldr	r3, [r0, #0]
 8002e02:	2280      	movs	r2, #128	; 0x80
 8002e04:	05d2      	lsls	r2, r2, #23
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d006      	beq.n	8002e18 <HAL_TIM_PWM_MspInit+0x18>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM21)
 8002e0a:	4a0c      	ldr	r2, [pc, #48]	; (8002e3c <HAL_TIM_PWM_MspInit+0x3c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d009      	beq.n	8002e24 <HAL_TIM_PWM_MspInit+0x24>
    __HAL_RCC_TIM21_CLK_ENABLE();
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM22)
 8002e10:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <HAL_TIM_PWM_MspInit+0x40>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d00c      	beq.n	8002e30 <HAL_TIM_PWM_MspInit+0x30>
    __HAL_RCC_TIM22_CLK_ENABLE();
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }
}
 8002e16:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e18:	4a0a      	ldr	r2, [pc, #40]	; (8002e44 <HAL_TIM_PWM_MspInit+0x44>)
 8002e1a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	430b      	orrs	r3, r1
 8002e20:	6393      	str	r3, [r2, #56]	; 0x38
 8002e22:	e7f8      	b.n	8002e16 <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8002e24:	4a07      	ldr	r2, [pc, #28]	; (8002e44 <HAL_TIM_PWM_MspInit+0x44>)
 8002e26:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002e28:	2104      	movs	r1, #4
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	6353      	str	r3, [r2, #52]	; 0x34
 8002e2e:	e7f2      	b.n	8002e16 <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8002e30:	4a04      	ldr	r2, [pc, #16]	; (8002e44 <HAL_TIM_PWM_MspInit+0x44>)
 8002e32:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002e34:	2120      	movs	r1, #32
 8002e36:	430b      	orrs	r3, r1
 8002e38:	6353      	str	r3, [r2, #52]	; 0x34
}
 8002e3a:	e7ec      	b.n	8002e16 <HAL_TIM_PWM_MspInit+0x16>
 8002e3c:	40010800 	.word	0x40010800
 8002e40:	40011400 	.word	0x40011400
 8002e44:	40021000 	.word	0x40021000

08002e48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e48:	b510      	push	{r4, lr}
 8002e4a:	b088      	sub	sp, #32
 8002e4c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4e:	2214      	movs	r2, #20
 8002e50:	2100      	movs	r1, #0
 8002e52:	a803      	add	r0, sp, #12
 8002e54:	f002 faa6 	bl	80053a4 <memset>
  if(timHandle->Instance==TIM2)
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	2280      	movs	r2, #128	; 0x80
 8002e5c:	05d2      	lsls	r2, r2, #23
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d007      	beq.n	8002e72 <HAL_TIM_MspPostInit+0x2a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM21)
 8002e62:	4a22      	ldr	r2, [pc, #136]	; (8002eec <HAL_TIM_MspPostInit+0xa4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d018      	beq.n	8002e9a <HAL_TIM_MspPostInit+0x52>

  /* USER CODE BEGIN TIM21_MspPostInit 1 */

  /* USER CODE END TIM21_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM22)
 8002e68:	4a21      	ldr	r2, [pc, #132]	; (8002ef0 <HAL_TIM_MspPostInit+0xa8>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d029      	beq.n	8002ec2 <HAL_TIM_MspPostInit+0x7a>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8002e6e:	b008      	add	sp, #32
 8002e70:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e72:	4a20      	ldr	r2, [pc, #128]	; (8002ef4 <HAL_TIM_MspPostInit+0xac>)
 8002e74:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e76:	2301      	movs	r3, #1
 8002e78:	4319      	orrs	r1, r3
 8002e7a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002e7c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e7e:	4013      	ands	r3, r2
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002e84:	230f      	movs	r3, #15
 8002e86:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e88:	3b0d      	subs	r3, #13
 8002e8a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002e8c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e8e:	20a0      	movs	r0, #160	; 0xa0
 8002e90:	a903      	add	r1, sp, #12
 8002e92:	05c0      	lsls	r0, r0, #23
 8002e94:	f000 faa4 	bl	80033e0 <HAL_GPIO_Init>
 8002e98:	e7e9      	b.n	8002e6e <HAL_TIM_MspPostInit+0x26>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e9a:	4a16      	ldr	r2, [pc, #88]	; (8002ef4 <HAL_TIM_MspPostInit+0xac>)
 8002e9c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	4319      	orrs	r1, r3
 8002ea2:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002ea4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002ea6:	401a      	ands	r2, r3
 8002ea8:	9201      	str	r2, [sp, #4]
 8002eaa:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002eac:	22c0      	movs	r2, #192	; 0xc0
 8002eae:	01d2      	lsls	r2, r2, #7
 8002eb0:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8002eb4:	3303      	adds	r3, #3
 8002eb6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb8:	a903      	add	r1, sp, #12
 8002eba:	480f      	ldr	r0, [pc, #60]	; (8002ef8 <HAL_TIM_MspPostInit+0xb0>)
 8002ebc:	f000 fa90 	bl	80033e0 <HAL_GPIO_Init>
 8002ec0:	e7d5      	b.n	8002e6e <HAL_TIM_MspPostInit+0x26>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec2:	4a0c      	ldr	r2, [pc, #48]	; (8002ef4 <HAL_TIM_MspPostInit+0xac>)
 8002ec4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	4319      	orrs	r1, r3
 8002eca:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002ecc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002ece:	4013      	ands	r3, r2
 8002ed0:	9302      	str	r3, [sp, #8]
 8002ed2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ed4:	23c0      	movs	r3, #192	; 0xc0
 8002ed6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed8:	3bbe      	subs	r3, #190	; 0xbe
 8002eda:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 8002edc:	3303      	adds	r3, #3
 8002ede:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee0:	20a0      	movs	r0, #160	; 0xa0
 8002ee2:	a903      	add	r1, sp, #12
 8002ee4:	05c0      	lsls	r0, r0, #23
 8002ee6:	f000 fa7b 	bl	80033e0 <HAL_GPIO_Init>
}
 8002eea:	e7c0      	b.n	8002e6e <HAL_TIM_MspPostInit+0x26>
 8002eec:	40010800 	.word	0x40010800
 8002ef0:	40011400 	.word	0x40011400
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	50000400 	.word	0x50000400

08002efc <MX_TIM2_Init>:
{
 8002efc:	b500      	push	{lr}
 8002efe:	b087      	sub	sp, #28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f00:	2208      	movs	r2, #8
 8002f02:	2100      	movs	r1, #0
 8002f04:	a804      	add	r0, sp, #16
 8002f06:	f002 fa4d 	bl	80053a4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f0a:	2210      	movs	r2, #16
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	4668      	mov	r0, sp
 8002f10:	f002 fa48 	bl	80053a4 <memset>
  htim2.Instance = TIM2;
 8002f14:	4829      	ldr	r0, [pc, #164]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f16:	2380      	movs	r3, #128	; 0x80
 8002f18:	05db      	lsls	r3, r3, #23
 8002f1a:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 0;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002f20:	2220      	movs	r2, #32
 8002f22:	6082      	str	r2, [r0, #8]
  htim2.Init.Period = 1000;
 8002f24:	22fa      	movs	r2, #250	; 0xfa
 8002f26:	0092      	lsls	r2, r2, #2
 8002f28:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f2a:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f2c:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f2e:	f001 fa62 	bl	80043f6 <HAL_TIM_PWM_Init>
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d12f      	bne.n	8002f96 <MX_TIM2_Init+0x9a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f36:	2300      	movs	r3, #0
 8002f38:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f3a:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f3c:	a904      	add	r1, sp, #16
 8002f3e:	481f      	ldr	r0, [pc, #124]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f40:	f001 fb7e 	bl	8004640 <HAL_TIMEx_MasterConfigSynchronization>
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d129      	bne.n	8002f9c <MX_TIM2_Init+0xa0>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f48:	2360      	movs	r3, #96	; 0x60
 8002f4a:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f50:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f52:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f54:	2200      	movs	r2, #0
 8002f56:	4669      	mov	r1, sp
 8002f58:	4818      	ldr	r0, [pc, #96]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f5a:	f001 fafd 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 8002f5e:	2800      	cmp	r0, #0
 8002f60:	d11f      	bne.n	8002fa2 <MX_TIM2_Init+0xa6>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f62:	2204      	movs	r2, #4
 8002f64:	4669      	mov	r1, sp
 8002f66:	4815      	ldr	r0, [pc, #84]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f68:	f001 faf6 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 8002f6c:	2800      	cmp	r0, #0
 8002f6e:	d11b      	bne.n	8002fa8 <MX_TIM2_Init+0xac>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f70:	2208      	movs	r2, #8
 8002f72:	4669      	mov	r1, sp
 8002f74:	4811      	ldr	r0, [pc, #68]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f76:	f001 faef 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 8002f7a:	2800      	cmp	r0, #0
 8002f7c:	d117      	bne.n	8002fae <MX_TIM2_Init+0xb2>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f7e:	220c      	movs	r2, #12
 8002f80:	4669      	mov	r1, sp
 8002f82:	480e      	ldr	r0, [pc, #56]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f84:	f001 fae8 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 8002f88:	2800      	cmp	r0, #0
 8002f8a:	d113      	bne.n	8002fb4 <MX_TIM2_Init+0xb8>
  HAL_TIM_MspPostInit(&htim2);
 8002f8c:	480b      	ldr	r0, [pc, #44]	; (8002fbc <MX_TIM2_Init+0xc0>)
 8002f8e:	f7ff ff5b 	bl	8002e48 <HAL_TIM_MspPostInit>
}
 8002f92:	b007      	add	sp, #28
 8002f94:	bd00      	pop	{pc}
    Error_Handler();
 8002f96:	f7ff fc23 	bl	80027e0 <Error_Handler>
 8002f9a:	e7cc      	b.n	8002f36 <MX_TIM2_Init+0x3a>
    Error_Handler();
 8002f9c:	f7ff fc20 	bl	80027e0 <Error_Handler>
 8002fa0:	e7d2      	b.n	8002f48 <MX_TIM2_Init+0x4c>
    Error_Handler();
 8002fa2:	f7ff fc1d 	bl	80027e0 <Error_Handler>
 8002fa6:	e7dc      	b.n	8002f62 <MX_TIM2_Init+0x66>
    Error_Handler();
 8002fa8:	f7ff fc1a 	bl	80027e0 <Error_Handler>
 8002fac:	e7e0      	b.n	8002f70 <MX_TIM2_Init+0x74>
    Error_Handler();
 8002fae:	f7ff fc17 	bl	80027e0 <Error_Handler>
 8002fb2:	e7e4      	b.n	8002f7e <MX_TIM2_Init+0x82>
    Error_Handler();
 8002fb4:	f7ff fc14 	bl	80027e0 <Error_Handler>
 8002fb8:	e7e8      	b.n	8002f8c <MX_TIM2_Init+0x90>
 8002fba:	46c0      	nop			; (mov r8, r8)
 8002fbc:	2000030c 	.word	0x2000030c

08002fc0 <MX_TIM21_Init>:
{
 8002fc0:	b500      	push	{lr}
 8002fc2:	b087      	sub	sp, #28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fc4:	2208      	movs	r2, #8
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	a804      	add	r0, sp, #16
 8002fca:	f002 f9eb 	bl	80053a4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fce:	2210      	movs	r2, #16
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	4668      	mov	r0, sp
 8002fd4:	f002 f9e6 	bl	80053a4 <memset>
  htim21.Instance = TIM21;
 8002fd8:	481e      	ldr	r0, [pc, #120]	; (8003054 <MX_TIM21_Init+0x94>)
 8002fda:	4b1f      	ldr	r3, [pc, #124]	; (8003058 <MX_TIM21_Init+0x98>)
 8002fdc:	6003      	str	r3, [r0, #0]
  htim21.Init.Prescaler = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	6043      	str	r3, [r0, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	6082      	str	r2, [r0, #8]
  htim21.Init.Period = 4000;
 8002fe6:	22fa      	movs	r2, #250	; 0xfa
 8002fe8:	0112      	lsls	r2, r2, #4
 8002fea:	60c2      	str	r2, [r0, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fec:	6103      	str	r3, [r0, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fee:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 8002ff0:	f001 fa01 	bl	80043f6 <HAL_TIM_PWM_Init>
 8002ff4:	2800      	cmp	r0, #0
 8002ff6:	d121      	bne.n	800303c <MX_TIM21_Init+0x7c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ffc:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8002ffe:	a904      	add	r1, sp, #16
 8003000:	4814      	ldr	r0, [pc, #80]	; (8003054 <MX_TIM21_Init+0x94>)
 8003002:	f001 fb1d 	bl	8004640 <HAL_TIMEx_MasterConfigSynchronization>
 8003006:	2800      	cmp	r0, #0
 8003008:	d11b      	bne.n	8003042 <MX_TIM21_Init+0x82>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800300a:	2360      	movs	r3, #96	; 0x60
 800300c:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003012:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003014:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003016:	2200      	movs	r2, #0
 8003018:	4669      	mov	r1, sp
 800301a:	480e      	ldr	r0, [pc, #56]	; (8003054 <MX_TIM21_Init+0x94>)
 800301c:	f001 fa9c 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 8003020:	2800      	cmp	r0, #0
 8003022:	d111      	bne.n	8003048 <MX_TIM21_Init+0x88>
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003024:	2204      	movs	r2, #4
 8003026:	4669      	mov	r1, sp
 8003028:	480a      	ldr	r0, [pc, #40]	; (8003054 <MX_TIM21_Init+0x94>)
 800302a:	f001 fa95 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 800302e:	2800      	cmp	r0, #0
 8003030:	d10d      	bne.n	800304e <MX_TIM21_Init+0x8e>
  HAL_TIM_MspPostInit(&htim21);
 8003032:	4808      	ldr	r0, [pc, #32]	; (8003054 <MX_TIM21_Init+0x94>)
 8003034:	f7ff ff08 	bl	8002e48 <HAL_TIM_MspPostInit>
}
 8003038:	b007      	add	sp, #28
 800303a:	bd00      	pop	{pc}
    Error_Handler();
 800303c:	f7ff fbd0 	bl	80027e0 <Error_Handler>
 8003040:	e7da      	b.n	8002ff8 <MX_TIM21_Init+0x38>
    Error_Handler();
 8003042:	f7ff fbcd 	bl	80027e0 <Error_Handler>
 8003046:	e7e0      	b.n	800300a <MX_TIM21_Init+0x4a>
    Error_Handler();
 8003048:	f7ff fbca 	bl	80027e0 <Error_Handler>
 800304c:	e7ea      	b.n	8003024 <MX_TIM21_Init+0x64>
    Error_Handler();
 800304e:	f7ff fbc7 	bl	80027e0 <Error_Handler>
 8003052:	e7ee      	b.n	8003032 <MX_TIM21_Init+0x72>
 8003054:	2000034c 	.word	0x2000034c
 8003058:	40010800 	.word	0x40010800

0800305c <MX_TIM22_Init>:
{
 800305c:	b500      	push	{lr}
 800305e:	b087      	sub	sp, #28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003060:	2208      	movs	r2, #8
 8003062:	2100      	movs	r1, #0
 8003064:	a804      	add	r0, sp, #16
 8003066:	f002 f99d 	bl	80053a4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800306a:	2210      	movs	r2, #16
 800306c:	2100      	movs	r1, #0
 800306e:	4668      	mov	r0, sp
 8003070:	f002 f998 	bl	80053a4 <memset>
  htim22.Instance = TIM22;
 8003074:	481e      	ldr	r0, [pc, #120]	; (80030f0 <MX_TIM22_Init+0x94>)
 8003076:	4b1f      	ldr	r3, [pc, #124]	; (80030f4 <MX_TIM22_Init+0x98>)
 8003078:	6003      	str	r3, [r0, #0]
  htim22.Init.Prescaler = 0;
 800307a:	2300      	movs	r3, #0
 800307c:	6043      	str	r3, [r0, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800307e:	2220      	movs	r2, #32
 8003080:	6082      	str	r2, [r0, #8]
  htim22.Init.Period = 4000;
 8003082:	22fa      	movs	r2, #250	; 0xfa
 8003084:	0112      	lsls	r2, r2, #4
 8003086:	60c2      	str	r2, [r0, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003088:	6103      	str	r3, [r0, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800308a:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 800308c:	f001 f9b3 	bl	80043f6 <HAL_TIM_PWM_Init>
 8003090:	2800      	cmp	r0, #0
 8003092:	d121      	bne.n	80030d8 <MX_TIM22_Init+0x7c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003094:	2300      	movs	r3, #0
 8003096:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003098:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 800309a:	a904      	add	r1, sp, #16
 800309c:	4814      	ldr	r0, [pc, #80]	; (80030f0 <MX_TIM22_Init+0x94>)
 800309e:	f001 facf 	bl	8004640 <HAL_TIMEx_MasterConfigSynchronization>
 80030a2:	2800      	cmp	r0, #0
 80030a4:	d11b      	bne.n	80030de <MX_TIM22_Init+0x82>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030a6:	2360      	movs	r3, #96	; 0x60
 80030a8:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030ae:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030b0:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030b2:	2200      	movs	r2, #0
 80030b4:	4669      	mov	r1, sp
 80030b6:	480e      	ldr	r0, [pc, #56]	; (80030f0 <MX_TIM22_Init+0x94>)
 80030b8:	f001 fa4e 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d111      	bne.n	80030e4 <MX_TIM22_Init+0x88>
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80030c0:	2204      	movs	r2, #4
 80030c2:	4669      	mov	r1, sp
 80030c4:	480a      	ldr	r0, [pc, #40]	; (80030f0 <MX_TIM22_Init+0x94>)
 80030c6:	f001 fa47 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 80030ca:	2800      	cmp	r0, #0
 80030cc:	d10d      	bne.n	80030ea <MX_TIM22_Init+0x8e>
  HAL_TIM_MspPostInit(&htim22);
 80030ce:	4808      	ldr	r0, [pc, #32]	; (80030f0 <MX_TIM22_Init+0x94>)
 80030d0:	f7ff feba 	bl	8002e48 <HAL_TIM_MspPostInit>
}
 80030d4:	b007      	add	sp, #28
 80030d6:	bd00      	pop	{pc}
    Error_Handler();
 80030d8:	f7ff fb82 	bl	80027e0 <Error_Handler>
 80030dc:	e7da      	b.n	8003094 <MX_TIM22_Init+0x38>
    Error_Handler();
 80030de:	f7ff fb7f 	bl	80027e0 <Error_Handler>
 80030e2:	e7e0      	b.n	80030a6 <MX_TIM22_Init+0x4a>
    Error_Handler();
 80030e4:	f7ff fb7c 	bl	80027e0 <Error_Handler>
 80030e8:	e7ea      	b.n	80030c0 <MX_TIM22_Init+0x64>
    Error_Handler();
 80030ea:	f7ff fb79 	bl	80027e0 <Error_Handler>
 80030ee:	e7ee      	b.n	80030ce <MX_TIM22_Init+0x72>
 80030f0:	200002cc 	.word	0x200002cc
 80030f4:	40011400 	.word	0x40011400

080030f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80030f8:	b510      	push	{r4, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030fa:	480c      	ldr	r0, [pc, #48]	; (800312c <MX_USART2_UART_Init+0x34>)
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <MX_USART2_UART_Init+0x38>)
 80030fe:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 19200;
 8003100:	2396      	movs	r3, #150	; 0x96
 8003102:	01db      	lsls	r3, r3, #7
 8003104:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003106:	2300      	movs	r3, #0
 8003108:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800310a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800310c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800310e:	220c      	movs	r2, #12
 8003110:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003112:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003114:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003116:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003118:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800311a:	f002 f81d 	bl	8005158 <HAL_UART_Init>
 800311e:	2800      	cmp	r0, #0
 8003120:	d100      	bne.n	8003124 <MX_USART2_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003122:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003124:	f7ff fb5c 	bl	80027e0 <Error_Handler>
}
 8003128:	e7fb      	b.n	8003122 <MX_USART2_UART_Init+0x2a>
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	2000038c 	.word	0x2000038c
 8003130:	40004400 	.word	0x40004400

08003134 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003134:	b510      	push	{r4, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800313a:	2214      	movs	r2, #20
 800313c:	2100      	movs	r1, #0
 800313e:	a801      	add	r0, sp, #4
 8003140:	f002 f930 	bl	80053a4 <memset>
  if(uartHandle->Instance==USART2)
 8003144:	6822      	ldr	r2, [r4, #0]
 8003146:	4b15      	ldr	r3, [pc, #84]	; (800319c <HAL_UART_MspInit+0x68>)
 8003148:	429a      	cmp	r2, r3
 800314a:	d001      	beq.n	8003150 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800314c:	b006      	add	sp, #24
 800314e:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8003150:	4b13      	ldr	r3, [pc, #76]	; (80031a0 <HAL_UART_MspInit+0x6c>)
 8003152:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003154:	2280      	movs	r2, #128	; 0x80
 8003156:	0292      	lsls	r2, r2, #10
 8003158:	430a      	orrs	r2, r1
 800315a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800315c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800315e:	2201      	movs	r2, #1
 8003160:	4311      	orrs	r1, r2
 8003162:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	401a      	ands	r2, r3
 8003168:	9200      	str	r2, [sp, #0]
 800316a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800316c:	23c0      	movs	r3, #192	; 0xc0
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003172:	2302      	movs	r3, #2
 8003174:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003176:	3301      	adds	r3, #1
 8003178:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800317a:	3301      	adds	r3, #1
 800317c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800317e:	20a0      	movs	r0, #160	; 0xa0
 8003180:	a901      	add	r1, sp, #4
 8003182:	05c0      	lsls	r0, r0, #23
 8003184:	f000 f92c 	bl	80033e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003188:	2200      	movs	r2, #0
 800318a:	2100      	movs	r1, #0
 800318c:	201c      	movs	r0, #28
 800318e:	f000 f881 	bl	8003294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003192:	201c      	movs	r0, #28
 8003194:	f000 f8b0 	bl	80032f8 <HAL_NVIC_EnableIRQ>
}
 8003198:	e7d8      	b.n	800314c <HAL_UART_MspInit+0x18>
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	40004400 	.word	0x40004400
 80031a0:	40021000 	.word	0x40021000

080031a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80031a4:	480d      	ldr	r0, [pc, #52]	; (80031dc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80031a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031a8:	480d      	ldr	r0, [pc, #52]	; (80031e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80031aa:	490e      	ldr	r1, [pc, #56]	; (80031e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031ac:	4a0e      	ldr	r2, [pc, #56]	; (80031e8 <LoopForever+0xe>)
  movs r3, #0
 80031ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031b0:	e002      	b.n	80031b8 <LoopCopyDataInit>

080031b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031b6:	3304      	adds	r3, #4

080031b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031bc:	d3f9      	bcc.n	80031b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031be:	4a0b      	ldr	r2, [pc, #44]	; (80031ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80031c0:	4c0b      	ldr	r4, [pc, #44]	; (80031f0 <LoopForever+0x16>)
  movs r3, #0
 80031c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031c4:	e001      	b.n	80031ca <LoopFillZerobss>

080031c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031c8:	3204      	adds	r2, #4

080031ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031cc:	d3fb      	bcc.n	80031c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80031ce:	f7ff fe15 	bl	8002dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031d2:	f002 f8af 	bl	8005334 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031d6:	f7ff fb5b 	bl	8002890 <main>

080031da <LoopForever>:

LoopForever:
    b LoopForever
 80031da:	e7fe      	b.n	80031da <LoopForever>
   ldr   r0, =_estack
 80031dc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80031e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031e4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80031e8:	08006a88 	.word	0x08006a88
  ldr r2, =_sbss
 80031ec:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80031f0:	20000418 	.word	0x20000418

080031f4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031f4:	e7fe      	b.n	80031f4 <ADC1_COMP_IRQHandler>
	...

080031f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031f8:	b510      	push	{r4, lr}
 80031fa:	0004      	movs	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031fc:	4b0f      	ldr	r3, [pc, #60]	; (800323c <HAL_InitTick+0x44>)
 80031fe:	7819      	ldrb	r1, [r3, #0]
 8003200:	20fa      	movs	r0, #250	; 0xfa
 8003202:	0080      	lsls	r0, r0, #2
 8003204:	f7fc ff80 	bl	8000108 <__udivsi3>
 8003208:	0001      	movs	r1, r0
 800320a:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <HAL_InitTick+0x48>)
 800320c:	6818      	ldr	r0, [r3, #0]
 800320e:	f7fc ff7b 	bl	8000108 <__udivsi3>
 8003212:	f000 f87d 	bl	8003310 <HAL_SYSTICK_Config>
 8003216:	2800      	cmp	r0, #0
 8003218:	d10d      	bne.n	8003236 <HAL_InitTick+0x3e>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800321a:	2c03      	cmp	r4, #3
 800321c:	d901      	bls.n	8003222 <HAL_InitTick+0x2a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800321e:	2001      	movs	r0, #1
 8003220:	e00a      	b.n	8003238 <HAL_InitTick+0x40>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003222:	3001      	adds	r0, #1
 8003224:	2200      	movs	r2, #0
 8003226:	0021      	movs	r1, r4
 8003228:	4240      	negs	r0, r0
 800322a:	f000 f833 	bl	8003294 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800322e:	4b05      	ldr	r3, [pc, #20]	; (8003244 <HAL_InitTick+0x4c>)
 8003230:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003232:	2000      	movs	r0, #0
 8003234:	e000      	b.n	8003238 <HAL_InitTick+0x40>
    return HAL_ERROR;
 8003236:	2001      	movs	r0, #1
}
 8003238:	bd10      	pop	{r4, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	20000008 	.word	0x20000008
 8003240:	20000004 	.word	0x20000004
 8003244:	2000000c 	.word	0x2000000c

08003248 <HAL_Init>:
{
 8003248:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800324a:	4a08      	ldr	r2, [pc, #32]	; (800326c <HAL_Init+0x24>)
 800324c:	6813      	ldr	r3, [r2, #0]
 800324e:	2140      	movs	r1, #64	; 0x40
 8003250:	430b      	orrs	r3, r1
 8003252:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003254:	2000      	movs	r0, #0
 8003256:	f7ff ffcf 	bl	80031f8 <HAL_InitTick>
 800325a:	1e04      	subs	r4, r0, #0
 800325c:	d002      	beq.n	8003264 <HAL_Init+0x1c>
    status = HAL_ERROR;
 800325e:	2401      	movs	r4, #1
}
 8003260:	0020      	movs	r0, r4
 8003262:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8003264:	f7ff fd80 	bl	8002d68 <HAL_MspInit>
 8003268:	e7fa      	b.n	8003260 <HAL_Init+0x18>
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	40022000 	.word	0x40022000

08003270 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003270:	4a03      	ldr	r2, [pc, #12]	; (8003280 <HAL_IncTick+0x10>)
 8003272:	6811      	ldr	r1, [r2, #0]
 8003274:	4b03      	ldr	r3, [pc, #12]	; (8003284 <HAL_IncTick+0x14>)
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	185b      	adds	r3, r3, r1
 800327a:	6013      	str	r3, [r2, #0]
}
 800327c:	4770      	bx	lr
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	20000410 	.word	0x20000410
 8003284:	20000008 	.word	0x20000008

08003288 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003288:	4b01      	ldr	r3, [pc, #4]	; (8003290 <HAL_GetTick+0x8>)
 800328a:	6818      	ldr	r0, [r3, #0]
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	20000410 	.word	0x20000410

08003294 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003294:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003296:	2800      	cmp	r0, #0
 8003298:	db11      	blt.n	80032be <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800329a:	0883      	lsrs	r3, r0, #2
 800329c:	4d14      	ldr	r5, [pc, #80]	; (80032f0 <HAL_NVIC_SetPriority+0x5c>)
 800329e:	33c0      	adds	r3, #192	; 0xc0
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	595c      	ldr	r4, [r3, r5]
 80032a4:	2203      	movs	r2, #3
 80032a6:	4010      	ands	r0, r2
 80032a8:	00c0      	lsls	r0, r0, #3
 80032aa:	32fc      	adds	r2, #252	; 0xfc
 80032ac:	0016      	movs	r6, r2
 80032ae:	4086      	lsls	r6, r0
 80032b0:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032b2:	0189      	lsls	r1, r1, #6
 80032b4:	400a      	ands	r2, r1
 80032b6:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032b8:	4322      	orrs	r2, r4
 80032ba:	515a      	str	r2, [r3, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80032bc:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032be:	b2c0      	uxtb	r0, r0
 80032c0:	230f      	movs	r3, #15
 80032c2:	4003      	ands	r3, r0
 80032c4:	3b08      	subs	r3, #8
 80032c6:	089b      	lsrs	r3, r3, #2
 80032c8:	3306      	adds	r3, #6
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4a09      	ldr	r2, [pc, #36]	; (80032f4 <HAL_NVIC_SetPriority+0x60>)
 80032ce:	4694      	mov	ip, r2
 80032d0:	4463      	add	r3, ip
 80032d2:	685d      	ldr	r5, [r3, #4]
 80032d4:	2403      	movs	r4, #3
 80032d6:	4020      	ands	r0, r4
 80032d8:	00c0      	lsls	r0, r0, #3
 80032da:	22ff      	movs	r2, #255	; 0xff
 80032dc:	0014      	movs	r4, r2
 80032de:	4084      	lsls	r4, r0
 80032e0:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032e2:	0189      	lsls	r1, r1, #6
 80032e4:	4011      	ands	r1, r2
 80032e6:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032e8:	4329      	orrs	r1, r5
 80032ea:	6059      	str	r1, [r3, #4]
 80032ec:	e7e6      	b.n	80032bc <HAL_NVIC_SetPriority+0x28>
 80032ee:	46c0      	nop			; (mov r8, r8)
 80032f0:	e000e100 	.word	0xe000e100
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80032f8:	2800      	cmp	r0, #0
 80032fa:	db05      	blt.n	8003308 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032fc:	231f      	movs	r3, #31
 80032fe:	4018      	ands	r0, r3
 8003300:	3b1e      	subs	r3, #30
 8003302:	4083      	lsls	r3, r0
 8003304:	4a01      	ldr	r2, [pc, #4]	; (800330c <HAL_NVIC_EnableIRQ+0x14>)
 8003306:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	e000e100 	.word	0xe000e100

08003310 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003310:	3801      	subs	r0, #1
 8003312:	4b0a      	ldr	r3, [pc, #40]	; (800333c <HAL_SYSTICK_Config+0x2c>)
 8003314:	4298      	cmp	r0, r3
 8003316:	d80f      	bhi.n	8003338 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003318:	4a09      	ldr	r2, [pc, #36]	; (8003340 <HAL_SYSTICK_Config+0x30>)
 800331a:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800331c:	4809      	ldr	r0, [pc, #36]	; (8003344 <HAL_SYSTICK_Config+0x34>)
 800331e:	6a03      	ldr	r3, [r0, #32]
 8003320:	021b      	lsls	r3, r3, #8
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	21c0      	movs	r1, #192	; 0xc0
 8003326:	0609      	lsls	r1, r1, #24
 8003328:	430b      	orrs	r3, r1
 800332a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800332c:	2300      	movs	r3, #0
 800332e:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003330:	3307      	adds	r3, #7
 8003332:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003334:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003336:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003338:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 800333a:	e7fc      	b.n	8003336 <HAL_SYSTICK_Config+0x26>
 800333c:	00ffffff 	.word	0x00ffffff
 8003340:	e000e010 	.word	0xe000e010
 8003344:	e000ed00 	.word	0xe000ed00

08003348 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003348:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800334a:	2325      	movs	r3, #37	; 0x25
 800334c:	5cc3      	ldrb	r3, [r0, r3]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d006      	beq.n	8003360 <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003352:	2304      	movs	r3, #4
 8003354:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003356:	3320      	adds	r3, #32
 8003358:	2200      	movs	r2, #0
 800335a:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 800335c:	2001      	movs	r0, #1
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 800335e:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003360:	6802      	ldr	r2, [r0, #0]
 8003362:	6813      	ldr	r3, [r2, #0]
 8003364:	210e      	movs	r1, #14
 8003366:	438b      	bics	r3, r1
 8003368:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800336a:	6801      	ldr	r1, [r0, #0]
 800336c:	680a      	ldr	r2, [r1, #0]
 800336e:	2301      	movs	r3, #1
 8003370:	439a      	bics	r2, r3
 8003372:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003374:	221c      	movs	r2, #28
 8003376:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003378:	400a      	ands	r2, r1
 800337a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800337c:	001c      	movs	r4, r3
 800337e:	4094      	lsls	r4, r2
 8003380:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003382:	2225      	movs	r2, #37	; 0x25
 8003384:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8003386:	3323      	adds	r3, #35	; 0x23
 8003388:	2200      	movs	r2, #0
 800338a:	54c2      	strb	r2, [r0, r3]
    return status;
 800338c:	2000      	movs	r0, #0
 800338e:	e7e6      	b.n	800335e <HAL_DMA_Abort+0x16>

08003390 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003390:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003392:	2325      	movs	r3, #37	; 0x25
 8003394:	5cc3      	ldrb	r3, [r0, r3]
 8003396:	2b02      	cmp	r3, #2
 8003398:	d003      	beq.n	80033a2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800339a:	2304      	movs	r3, #4
 800339c:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800339e:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 80033a0:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033a2:	6802      	ldr	r2, [r0, #0]
 80033a4:	6813      	ldr	r3, [r2, #0]
 80033a6:	210e      	movs	r1, #14
 80033a8:	438b      	bics	r3, r1
 80033aa:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80033ac:	6801      	ldr	r1, [r0, #0]
 80033ae:	680a      	ldr	r2, [r1, #0]
 80033b0:	2301      	movs	r3, #1
 80033b2:	439a      	bics	r2, r3
 80033b4:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033b6:	221c      	movs	r2, #28
 80033b8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80033ba:	400a      	ands	r2, r1
 80033bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80033be:	001c      	movs	r4, r3
 80033c0:	4094      	lsls	r4, r2
 80033c2:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80033c4:	2225      	movs	r2, #37	; 0x25
 80033c6:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80033c8:	3323      	adds	r3, #35	; 0x23
 80033ca:	2200      	movs	r2, #0
 80033cc:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 80033ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d002      	beq.n	80033da <HAL_DMA_Abort_IT+0x4a>
      hdma->XferAbortCallback(hdma);
 80033d4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80033d6:	2000      	movs	r0, #0
 80033d8:	e7e2      	b.n	80033a0 <HAL_DMA_Abort_IT+0x10>
 80033da:	2000      	movs	r0, #0
 80033dc:	e7e0      	b.n	80033a0 <HAL_DMA_Abort_IT+0x10>
	...

080033e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 80033e2:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80033e4:	e057      	b.n	8003496 <HAL_GPIO_Init+0xb6>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033e6:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80033e8:	005f      	lsls	r7, r3, #1
 80033ea:	2603      	movs	r6, #3
 80033ec:	40be      	lsls	r6, r7
 80033ee:	43b5      	bics	r5, r6
 80033f0:	002e      	movs	r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033f2:	68cd      	ldr	r5, [r1, #12]
 80033f4:	40bd      	lsls	r5, r7
 80033f6:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80033f8:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033fa:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033fc:	43a5      	bics	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033fe:	684c      	ldr	r4, [r1, #4]
 8003400:	0926      	lsrs	r6, r4, #4
 8003402:	2401      	movs	r4, #1
 8003404:	4034      	ands	r4, r6
 8003406:	409c      	lsls	r4, r3
 8003408:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800340a:	6044      	str	r4, [r0, #4]
 800340c:	e051      	b.n	80034b2 <HAL_GPIO_Init+0xd2>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800340e:	08dd      	lsrs	r5, r3, #3
 8003410:	3508      	adds	r5, #8
 8003412:	00ad      	lsls	r5, r5, #2
 8003414:	582e      	ldr	r6, [r5, r0]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003416:	3405      	adds	r4, #5
 8003418:	401c      	ands	r4, r3
 800341a:	00a4      	lsls	r4, r4, #2
 800341c:	270f      	movs	r7, #15
 800341e:	40a7      	lsls	r7, r4
 8003420:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003422:	690f      	ldr	r7, [r1, #16]
 8003424:	40a7      	lsls	r7, r4
 8003426:	003c      	movs	r4, r7
 8003428:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = temp;
 800342a:	502c      	str	r4, [r5, r0]
 800342c:	e055      	b.n	80034da <HAL_GPIO_Init+0xfa>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800342e:	2605      	movs	r6, #5
 8003430:	e000      	b.n	8003434 <HAL_GPIO_Init+0x54>
 8003432:	2600      	movs	r6, #0
 8003434:	40ae      	lsls	r6, r5
 8003436:	0035      	movs	r5, r6
 8003438:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 800343a:	3402      	adds	r4, #2
 800343c:	00a4      	lsls	r4, r4, #2
 800343e:	4e41      	ldr	r6, [pc, #260]	; (8003544 <HAL_GPIO_Init+0x164>)
 8003440:	51a5      	str	r5, [r4, r6]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003442:	4c41      	ldr	r4, [pc, #260]	; (8003548 <HAL_GPIO_Init+0x168>)
 8003444:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8003446:	43d4      	mvns	r4, r2
 8003448:	002e      	movs	r6, r5
 800344a:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800344c:	684f      	ldr	r7, [r1, #4]
 800344e:	03ff      	lsls	r7, r7, #15
 8003450:	d501      	bpl.n	8003456 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8003452:	4315      	orrs	r5, r2
 8003454:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 8003456:	4d3c      	ldr	r5, [pc, #240]	; (8003548 <HAL_GPIO_Init+0x168>)
 8003458:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 800345a:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 800345c:	002e      	movs	r6, r5
 800345e:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003460:	684f      	ldr	r7, [r1, #4]
 8003462:	03bf      	lsls	r7, r7, #14
 8003464:	d501      	bpl.n	800346a <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8003466:	4315      	orrs	r5, r2
 8003468:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 800346a:	4d37      	ldr	r5, [pc, #220]	; (8003548 <HAL_GPIO_Init+0x168>)
 800346c:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800346e:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 8003470:	002e      	movs	r6, r5
 8003472:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003474:	684f      	ldr	r7, [r1, #4]
 8003476:	02ff      	lsls	r7, r7, #11
 8003478:	d501      	bpl.n	800347e <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800347a:	4315      	orrs	r5, r2
 800347c:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 800347e:	4d32      	ldr	r5, [pc, #200]	; (8003548 <HAL_GPIO_Init+0x168>)
 8003480:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8003482:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8003484:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003486:	684e      	ldr	r6, [r1, #4]
 8003488:	02b6      	lsls	r6, r6, #10
 800348a:	d501      	bpl.n	8003490 <HAL_GPIO_Init+0xb0>
        {
          temp |= iocurrent;
 800348c:	432a      	orrs	r2, r5
 800348e:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 8003490:	4a2d      	ldr	r2, [pc, #180]	; (8003548 <HAL_GPIO_Init+0x168>)
 8003492:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 8003494:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8003496:	680a      	ldr	r2, [r1, #0]
 8003498:	0014      	movs	r4, r2
 800349a:	40dc      	lsrs	r4, r3
 800349c:	d051      	beq.n	8003542 <HAL_GPIO_Init+0x162>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800349e:	2401      	movs	r4, #1
 80034a0:	409c      	lsls	r4, r3
 80034a2:	4022      	ands	r2, r4
    if (iocurrent)
 80034a4:	d0f6      	beq.n	8003494 <HAL_GPIO_Init+0xb4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034a6:	2503      	movs	r5, #3
 80034a8:	684e      	ldr	r6, [r1, #4]
 80034aa:	4035      	ands	r5, r6
 80034ac:	3d01      	subs	r5, #1
 80034ae:	2d01      	cmp	r5, #1
 80034b0:	d999      	bls.n	80033e6 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034b2:	2403      	movs	r4, #3
 80034b4:	684d      	ldr	r5, [r1, #4]
 80034b6:	402c      	ands	r4, r5
 80034b8:	2c03      	cmp	r4, #3
 80034ba:	d009      	beq.n	80034d0 <HAL_GPIO_Init+0xf0>
        temp = GPIOx->PUPDR;
 80034bc:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034be:	005e      	lsls	r6, r3, #1
 80034c0:	2503      	movs	r5, #3
 80034c2:	40b5      	lsls	r5, r6
 80034c4:	43ac      	bics	r4, r5
 80034c6:	0025      	movs	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034c8:	688c      	ldr	r4, [r1, #8]
 80034ca:	40b4      	lsls	r4, r6
 80034cc:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80034ce:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034d0:	2403      	movs	r4, #3
 80034d2:	684d      	ldr	r5, [r1, #4]
 80034d4:	402c      	ands	r4, r5
 80034d6:	2c02      	cmp	r4, #2
 80034d8:	d099      	beq.n	800340e <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 80034da:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034dc:	005e      	lsls	r6, r3, #1
 80034de:	2403      	movs	r4, #3
 80034e0:	0027      	movs	r7, r4
 80034e2:	40b7      	lsls	r7, r6
 80034e4:	43bd      	bics	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034e6:	684f      	ldr	r7, [r1, #4]
 80034e8:	403c      	ands	r4, r7
 80034ea:	40b4      	lsls	r4, r6
 80034ec:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 80034ee:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034f0:	24c0      	movs	r4, #192	; 0xc0
 80034f2:	02a4      	lsls	r4, r4, #10
 80034f4:	684d      	ldr	r5, [r1, #4]
 80034f6:	4225      	tst	r5, r4
 80034f8:	d0cc      	beq.n	8003494 <HAL_GPIO_Init+0xb4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034fa:	4d14      	ldr	r5, [pc, #80]	; (800354c <HAL_GPIO_Init+0x16c>)
 80034fc:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 80034fe:	2601      	movs	r6, #1
 8003500:	4334      	orrs	r4, r6
 8003502:	636c      	str	r4, [r5, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8003504:	089c      	lsrs	r4, r3, #2
 8003506:	1ca5      	adds	r5, r4, #2
 8003508:	00ad      	lsls	r5, r5, #2
 800350a:	4e0e      	ldr	r6, [pc, #56]	; (8003544 <HAL_GPIO_Init+0x164>)
 800350c:	59af      	ldr	r7, [r5, r6]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800350e:	2503      	movs	r5, #3
 8003510:	401d      	ands	r5, r3
 8003512:	00ad      	lsls	r5, r5, #2
 8003514:	260f      	movs	r6, #15
 8003516:	40ae      	lsls	r6, r5
 8003518:	43b7      	bics	r7, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800351a:	26a0      	movs	r6, #160	; 0xa0
 800351c:	05f6      	lsls	r6, r6, #23
 800351e:	42b0      	cmp	r0, r6
 8003520:	d087      	beq.n	8003432 <HAL_GPIO_Init+0x52>
 8003522:	4e0b      	ldr	r6, [pc, #44]	; (8003550 <HAL_GPIO_Init+0x170>)
 8003524:	42b0      	cmp	r0, r6
 8003526:	d008      	beq.n	800353a <HAL_GPIO_Init+0x15a>
 8003528:	4e0a      	ldr	r6, [pc, #40]	; (8003554 <HAL_GPIO_Init+0x174>)
 800352a:	42b0      	cmp	r0, r6
 800352c:	d007      	beq.n	800353e <HAL_GPIO_Init+0x15e>
 800352e:	4e0a      	ldr	r6, [pc, #40]	; (8003558 <HAL_GPIO_Init+0x178>)
 8003530:	42b0      	cmp	r0, r6
 8003532:	d100      	bne.n	8003536 <HAL_GPIO_Init+0x156>
 8003534:	e77b      	b.n	800342e <HAL_GPIO_Init+0x4e>
 8003536:	2606      	movs	r6, #6
 8003538:	e77c      	b.n	8003434 <HAL_GPIO_Init+0x54>
 800353a:	2601      	movs	r6, #1
 800353c:	e77a      	b.n	8003434 <HAL_GPIO_Init+0x54>
 800353e:	2602      	movs	r6, #2
 8003540:	e778      	b.n	8003434 <HAL_GPIO_Init+0x54>
  }
}
 8003542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003544:	40010000 	.word	0x40010000
 8003548:	40010400 	.word	0x40010400
 800354c:	40021000 	.word	0x40021000
 8003550:	50000400 	.word	0x50000400
 8003554:	50000800 	.word	0x50000800
 8003558:	50001c00 	.word	0x50001c00

0800355c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800355c:	2a00      	cmp	r2, #0
 800355e:	d101      	bne.n	8003564 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 8003560:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003562:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8003564:	6181      	str	r1, [r0, #24]
 8003566:	e7fc      	b.n	8003562 <HAL_GPIO_WritePin+0x6>

08003568 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003568:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800356a:	0013      	movs	r3, r2
 800356c:	400b      	ands	r3, r1
 800356e:	041b      	lsls	r3, r3, #16
 8003570:	4391      	bics	r1, r2
 8003572:	4319      	orrs	r1, r3
 8003574:	6181      	str	r1, [r0, #24]
}
 8003576:	4770      	bx	lr

08003578 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	0005      	movs	r5, r0
 800357c:	000c      	movs	r4, r1
  HAL_StatusTypeDef result = HAL_OK;
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800357e:	4b0c      	ldr	r3, [pc, #48]	; (80035b0 <LPTIM_WaitForFlag+0x38>)
 8003580:	6818      	ldr	r0, [r3, #0]
 8003582:	490c      	ldr	r1, [pc, #48]	; (80035b4 <LPTIM_WaitForFlag+0x3c>)
 8003584:	f7fc fdc0 	bl	8000108 <__udivsi3>
 8003588:	0143      	lsls	r3, r0, #5
 800358a:	1a1b      	subs	r3, r3, r0
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	1818      	adds	r0, r3, r0
 8003590:	00c3      	lsls	r3, r0, #3
  HAL_StatusTypeDef result = HAL_OK;
 8003592:	2000      	movs	r0, #0
  do
  {
    count--;
 8003594:	3b01      	subs	r3, #1
    if (count == 0UL)
 8003596:	2b00      	cmp	r3, #0
 8003598:	d007      	beq.n	80035aa <LPTIM_WaitForFlag+0x32>
    {
      result = HAL_TIMEOUT;
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800359a:	682a      	ldr	r2, [r5, #0]
 800359c:	6812      	ldr	r2, [r2, #0]
 800359e:	4022      	ands	r2, r4
 80035a0:	42a2      	cmp	r2, r4
 80035a2:	d001      	beq.n	80035a8 <LPTIM_WaitForFlag+0x30>
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1f5      	bne.n	8003594 <LPTIM_WaitForFlag+0x1c>

  return result;
}
 80035a8:	bd70      	pop	{r4, r5, r6, pc}
      result = HAL_TIMEOUT;
 80035aa:	2003      	movs	r0, #3
 80035ac:	e7f5      	b.n	800359a <LPTIM_WaitForFlag+0x22>
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	20000004 	.word	0x20000004
 80035b4:	00004e20 	.word	0x00004e20

080035b8 <HAL_LPTIM_Init>:
{
 80035b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ba:	1e04      	subs	r4, r0, #0
  if (hlptim == NULL)
 80035bc:	d047      	beq.n	800364e <HAL_LPTIM_Init+0x96>
  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80035be:	232e      	movs	r3, #46	; 0x2e
 80035c0:	5cc3      	ldrb	r3, [r0, r3]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d03d      	beq.n	8003642 <HAL_LPTIM_Init+0x8a>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80035c6:	232e      	movs	r3, #46	; 0x2e
 80035c8:	2202      	movs	r2, #2
 80035ca:	54e2      	strb	r2, [r4, r3]
  tmpcfgr = hlptim->Instance->CFGR;
 80035cc:	6825      	ldr	r5, [r4, #0]
 80035ce:	68eb      	ldr	r3, [r5, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80035d0:	6860      	ldr	r0, [r4, #4]
 80035d2:	2801      	cmp	r0, #1
 80035d4:	d004      	beq.n	80035e0 <HAL_LPTIM_Init+0x28>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80035d6:	2280      	movs	r2, #128	; 0x80
 80035d8:	0412      	lsls	r2, r2, #16
 80035da:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80035dc:	4291      	cmp	r1, r2
 80035de:	d101      	bne.n	80035e4 <HAL_LPTIM_Init+0x2c>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80035e0:	221e      	movs	r2, #30
 80035e2:	4393      	bics	r3, r2
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80035e4:	6961      	ldr	r1, [r4, #20]
 80035e6:	4a1b      	ldr	r2, [pc, #108]	; (8003654 <HAL_LPTIM_Init+0x9c>)
 80035e8:	4291      	cmp	r1, r2
 80035ea:	d001      	beq.n	80035f0 <HAL_LPTIM_Init+0x38>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80035ec:	4a1a      	ldr	r2, [pc, #104]	; (8003658 <HAL_LPTIM_Init+0xa0>)
 80035ee:	4013      	ands	r3, r2
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80035f0:	4a1a      	ldr	r2, [pc, #104]	; (800365c <HAL_LPTIM_Init+0xa4>)
 80035f2:	401a      	ands	r2, r3
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80035f4:	68a3      	ldr	r3, [r4, #8]
 80035f6:	4303      	orrs	r3, r0
              hlptim->Init.Clock.Prescaler |
 80035f8:	6a26      	ldr	r6, [r4, #32]
 80035fa:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 80035fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80035fe:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);
 8003600:	6aa6      	ldr	r6, [r4, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8003602:	4333      	orrs	r3, r6
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003604:	4313      	orrs	r3, r2
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8003606:	2800      	cmp	r0, #0
 8003608:	d103      	bne.n	8003612 <HAL_LPTIM_Init+0x5a>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800360a:	69e2      	ldr	r2, [r4, #28]
 800360c:	6927      	ldr	r7, [r4, #16]
 800360e:	433a      	orrs	r2, r7
 8003610:	4313      	orrs	r3, r2
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003612:	2801      	cmp	r0, #1
 8003614:	d003      	beq.n	800361e <HAL_LPTIM_Init+0x66>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003616:	2280      	movs	r2, #128	; 0x80
 8003618:	0412      	lsls	r2, r2, #16
 800361a:	4296      	cmp	r6, r2
 800361c:	d103      	bne.n	8003626 <HAL_LPTIM_Init+0x6e>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800361e:	68e2      	ldr	r2, [r4, #12]
 8003620:	6920      	ldr	r0, [r4, #16]
 8003622:	4302      	orrs	r2, r0
 8003624:	4313      	orrs	r3, r2
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8003626:	4a0b      	ldr	r2, [pc, #44]	; (8003654 <HAL_LPTIM_Init+0x9c>)
 8003628:	4291      	cmp	r1, r2
 800362a:	d004      	beq.n	8003636 <HAL_LPTIM_Init+0x7e>
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800362c:	69a2      	ldr	r2, [r4, #24]
 800362e:	4311      	orrs	r1, r2
                hlptim->Init.Trigger.ActiveEdge |
 8003630:	69e2      	ldr	r2, [r4, #28]
 8003632:	4311      	orrs	r1, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003634:	430b      	orrs	r3, r1
  hlptim->Instance->CFGR = tmpcfgr;
 8003636:	60eb      	str	r3, [r5, #12]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003638:	232e      	movs	r3, #46	; 0x2e
 800363a:	2201      	movs	r2, #1
 800363c:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 800363e:	2000      	movs	r0, #0
}
 8003640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8003642:	332d      	adds	r3, #45	; 0x2d
 8003644:	2200      	movs	r2, #0
 8003646:	54c2      	strb	r2, [r0, r3]
    HAL_LPTIM_MspInit(hlptim);
 8003648:	f7ff f88a 	bl	8002760 <HAL_LPTIM_MspInit>
 800364c:	e7bb      	b.n	80035c6 <HAL_LPTIM_Init+0xe>
    return HAL_ERROR;
 800364e:	2001      	movs	r0, #1
 8003650:	e7f6      	b.n	8003640 <HAL_LPTIM_Init+0x88>
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	0000ffff 	.word	0x0000ffff
 8003658:	ffff1f3f 	.word	0xffff1f3f
 800365c:	ff19f1fe 	.word	0xff19f1fe

08003660 <HAL_LPTIM_CompareMatchCallback>:
}
 8003660:	4770      	bx	lr

08003662 <HAL_LPTIM_TriggerCallback>:
}
 8003662:	4770      	bx	lr

08003664 <HAL_LPTIM_CompareWriteCallback>:
}
 8003664:	4770      	bx	lr

08003666 <HAL_LPTIM_AutoReloadWriteCallback>:
}
 8003666:	4770      	bx	lr

08003668 <HAL_LPTIM_DirectionUpCallback>:
}
 8003668:	4770      	bx	lr

0800366a <HAL_LPTIM_DirectionDownCallback>:
}
 800366a:	4770      	bx	lr

0800366c <HAL_LPTIM_IRQHandler>:
{
 800366c:	b510      	push	{r4, lr}
 800366e:	0004      	movs	r4, r0
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8003670:	6803      	ldr	r3, [r0, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	07d2      	lsls	r2, r2, #31
 8003676:	d502      	bpl.n	800367e <HAL_LPTIM_IRQHandler+0x12>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	07d2      	lsls	r2, r2, #31
 800367c:	d42a      	bmi.n	80036d4 <HAL_LPTIM_IRQHandler+0x68>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	0792      	lsls	r2, r2, #30
 8003684:	d502      	bpl.n	800368c <HAL_LPTIM_IRQHandler+0x20>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	0792      	lsls	r2, r2, #30
 800368a:	d428      	bmi.n	80036de <HAL_LPTIM_IRQHandler+0x72>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800368c:	6823      	ldr	r3, [r4, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	0752      	lsls	r2, r2, #29
 8003692:	d502      	bpl.n	800369a <HAL_LPTIM_IRQHandler+0x2e>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	0752      	lsls	r2, r2, #29
 8003698:	d427      	bmi.n	80036ea <HAL_LPTIM_IRQHandler+0x7e>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	0712      	lsls	r2, r2, #28
 80036a0:	d502      	bpl.n	80036a8 <HAL_LPTIM_IRQHandler+0x3c>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	0712      	lsls	r2, r2, #28
 80036a6:	d426      	bmi.n	80036f6 <HAL_LPTIM_IRQHandler+0x8a>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	06d2      	lsls	r2, r2, #27
 80036ae:	d502      	bpl.n	80036b6 <HAL_LPTIM_IRQHandler+0x4a>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	06d2      	lsls	r2, r2, #27
 80036b4:	d425      	bmi.n	8003702 <HAL_LPTIM_IRQHandler+0x96>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	0692      	lsls	r2, r2, #26
 80036bc:	d502      	bpl.n	80036c4 <HAL_LPTIM_IRQHandler+0x58>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	0692      	lsls	r2, r2, #26
 80036c2:	d424      	bmi.n	800370e <HAL_LPTIM_IRQHandler+0xa2>
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80036c4:	6823      	ldr	r3, [r4, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	0652      	lsls	r2, r2, #25
 80036ca:	d502      	bpl.n	80036d2 <HAL_LPTIM_IRQHandler+0x66>
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	0652      	lsls	r2, r2, #25
 80036d0:	d423      	bmi.n	800371a <HAL_LPTIM_IRQHandler+0xae>
}
 80036d2:	bd10      	pop	{r4, pc}
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80036d4:	2201      	movs	r2, #1
 80036d6:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80036d8:	f7ff ffc2 	bl	8003660 <HAL_LPTIM_CompareMatchCallback>
 80036dc:	e7cf      	b.n	800367e <HAL_LPTIM_IRQHandler+0x12>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80036de:	2202      	movs	r2, #2
 80036e0:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80036e2:	0020      	movs	r0, r4
 80036e4:	f7ff f85c 	bl	80027a0 <HAL_LPTIM_AutoReloadMatchCallback>
 80036e8:	e7d0      	b.n	800368c <HAL_LPTIM_IRQHandler+0x20>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80036ea:	2204      	movs	r2, #4
 80036ec:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_TriggerCallback(hlptim);
 80036ee:	0020      	movs	r0, r4
 80036f0:	f7ff ffb7 	bl	8003662 <HAL_LPTIM_TriggerCallback>
 80036f4:	e7d1      	b.n	800369a <HAL_LPTIM_IRQHandler+0x2e>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80036f6:	2208      	movs	r2, #8
 80036f8:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80036fa:	0020      	movs	r0, r4
 80036fc:	f7ff ffb2 	bl	8003664 <HAL_LPTIM_CompareWriteCallback>
 8003700:	e7d2      	b.n	80036a8 <HAL_LPTIM_IRQHandler+0x3c>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003702:	2210      	movs	r2, #16
 8003704:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8003706:	0020      	movs	r0, r4
 8003708:	f7ff ffad 	bl	8003666 <HAL_LPTIM_AutoReloadWriteCallback>
 800370c:	e7d3      	b.n	80036b6 <HAL_LPTIM_IRQHandler+0x4a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800370e:	2220      	movs	r2, #32
 8003710:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8003712:	0020      	movs	r0, r4
 8003714:	f7ff ffa8 	bl	8003668 <HAL_LPTIM_DirectionUpCallback>
 8003718:	e7d4      	b.n	80036c4 <HAL_LPTIM_IRQHandler+0x58>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 800371a:	2240      	movs	r2, #64	; 0x40
 800371c:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_DirectionDownCallback(hlptim);
 800371e:	0020      	movs	r0, r4
 8003720:	f7ff ffa3 	bl	800366a <HAL_LPTIM_DirectionDownCallback>
}
 8003724:	e7d5      	b.n	80036d2 <HAL_LPTIM_IRQHandler+0x66>

08003726 <HAL_LPTIM_GetState>:
  return hlptim->State;
 8003726:	232e      	movs	r3, #46	; 0x2e
 8003728:	5cc0      	ldrb	r0, [r0, r3]
 800372a:	b2c0      	uxtb	r0, r0
}
 800372c:	4770      	bx	lr
	...

08003730 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8003730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003732:	46c6      	mov	lr, r8
 8003734:	b500      	push	{lr}
 8003736:	0004      	movs	r4, r0
 8003738:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800373a:	6803      	ldr	r3, [r0, #0]
 800373c:	0019      	movs	r1, r3
 800373e:	4a37      	ldr	r2, [pc, #220]	; (800381c <LPTIM_Disable+0xec>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d13e      	bne.n	80037c2 <LPTIM_Disable+0x92>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003744:	4a36      	ldr	r2, [pc, #216]	; (8003820 <LPTIM_Disable+0xf0>)
 8003746:	6cd7      	ldr	r7, [r2, #76]	; 0x4c
 8003748:	22c0      	movs	r2, #192	; 0xc0
 800374a:	0312      	lsls	r2, r2, #12
 800374c:	4017      	ands	r7, r2
 800374e:	46b8      	mov	r8, r7
    default:
      break;
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8003750:	689e      	ldr	r6, [r3, #8]
  tmpCFGR = hlptim->Instance->CFGR;
 8003752:	68dd      	ldr	r5, [r3, #12]
  tmpCMP = hlptim->Instance->CMP;
 8003754:	695a      	ldr	r2, [r3, #20]
  tmpARR = hlptim->Instance->ARR;
 8003756:	699f      	ldr	r7, [r3, #24]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8003758:	4b30      	ldr	r3, [pc, #192]	; (800381c <LPTIM_Disable+0xec>)
 800375a:	4299      	cmp	r1, r3
 800375c:	d109      	bne.n	8003772 <LPTIM_Disable+0x42>
  {
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
 800375e:	4930      	ldr	r1, [pc, #192]	; (8003820 <LPTIM_Disable+0xf0>)
 8003760:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8003762:	2380      	movs	r3, #128	; 0x80
 8003764:	061b      	lsls	r3, r3, #24
 8003766:	4303      	orrs	r3, r0
 8003768:	628b      	str	r3, [r1, #40]	; 0x28
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800376a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	085b      	lsrs	r3, r3, #1
 8003770:	628b      	str	r3, [r1, #40]	; 0x28
    default:
      break;
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8003772:	0013      	movs	r3, r2
 8003774:	433b      	orrs	r3, r7
 8003776:	d017      	beq.n	80037a8 <LPTIM_Disable+0x78>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8003778:	4b28      	ldr	r3, [pc, #160]	; (800381c <LPTIM_Disable+0xec>)
 800377a:	6821      	ldr	r1, [r4, #0]
 800377c:	4299      	cmp	r1, r3
 800377e:	d104      	bne.n	800378a <LPTIM_Disable+0x5a>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8003780:	4927      	ldr	r1, [pc, #156]	; (8003820 <LPTIM_Disable+0xf0>)
 8003782:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8003784:	4827      	ldr	r0, [pc, #156]	; (8003824 <LPTIM_Disable+0xf4>)
 8003786:	4003      	ands	r3, r0
 8003788:	64cb      	str	r3, [r1, #76]	; 0x4c
        break;
      default:
        break;
    }

    if (tmpCMP != 0UL)
 800378a:	2a00      	cmp	r2, #0
 800378c:	d11c      	bne.n	80037c8 <LPTIM_Disable+0x98>
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
    }

    if (tmpARR != 0UL)
 800378e:	2f00      	cmp	r7, #0
 8003790:	d12f      	bne.n	80037f2 <LPTIM_Disable+0xc2>

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8003792:	4b22      	ldr	r3, [pc, #136]	; (800381c <LPTIM_Disable+0xec>)
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	429a      	cmp	r2, r3
 8003798:	d106      	bne.n	80037a8 <LPTIM_Disable+0x78>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800379a:	4a21      	ldr	r2, [pc, #132]	; (8003820 <LPTIM_Disable+0xf0>)
 800379c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800379e:	4921      	ldr	r1, [pc, #132]	; (8003824 <LPTIM_Disable+0xf4>)
 80037a0:	400b      	ands	r3, r1
 80037a2:	4647      	mov	r7, r8
 80037a4:	431f      	orrs	r7, r3
 80037a6:	64d7      	str	r7, [r2, #76]	; 0x4c
        break;
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80037a8:	6822      	ldr	r2, [r4, #0]
 80037aa:	6913      	ldr	r3, [r2, #16]
 80037ac:	2101      	movs	r1, #1
 80037ae:	438b      	bics	r3, r1
 80037b0:	6113      	str	r3, [r2, #16]
  hlptim->Instance->IER = tmpIER;
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	609e      	str	r6, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	60dd      	str	r5, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80037ba:	b662      	cpsie	i

  __enable_irq();
}
 80037bc:	bc04      	pop	{r2}
 80037be:	4690      	mov	r8, r2
 80037c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t tmpclksource = 0;
 80037c2:	2200      	movs	r2, #0
 80037c4:	4690      	mov	r8, r2
 80037c6:	e7c3      	b.n	8003750 <LPTIM_Disable+0x20>
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80037c8:	6821      	ldr	r1, [r4, #0]
 80037ca:	690b      	ldr	r3, [r1, #16]
 80037cc:	2001      	movs	r0, #1
 80037ce:	4303      	orrs	r3, r0
 80037d0:	610b      	str	r3, [r1, #16]
      hlptim->Instance->CMP = tmpCMP;
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	615a      	str	r2, [r3, #20]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80037d6:	2108      	movs	r1, #8
 80037d8:	0020      	movs	r0, r4
 80037da:	f7ff fecd 	bl	8003578 <LPTIM_WaitForFlag>
 80037de:	2803      	cmp	r0, #3
 80037e0:	d003      	beq.n	80037ea <LPTIM_Disable+0xba>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80037e2:	6823      	ldr	r3, [r4, #0]
 80037e4:	2208      	movs	r2, #8
 80037e6:	605a      	str	r2, [r3, #4]
 80037e8:	e7d1      	b.n	800378e <LPTIM_Disable+0x5e>
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80037ea:	232e      	movs	r3, #46	; 0x2e
 80037ec:	2203      	movs	r2, #3
 80037ee:	54e2      	strb	r2, [r4, r3]
 80037f0:	e7f7      	b.n	80037e2 <LPTIM_Disable+0xb2>
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80037f2:	6822      	ldr	r2, [r4, #0]
 80037f4:	6913      	ldr	r3, [r2, #16]
 80037f6:	2101      	movs	r1, #1
 80037f8:	430b      	orrs	r3, r1
 80037fa:	6113      	str	r3, [r2, #16]
      hlptim->Instance->ARR = tmpARR;
 80037fc:	6823      	ldr	r3, [r4, #0]
 80037fe:	619f      	str	r7, [r3, #24]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003800:	310f      	adds	r1, #15
 8003802:	0020      	movs	r0, r4
 8003804:	f7ff feb8 	bl	8003578 <LPTIM_WaitForFlag>
 8003808:	2803      	cmp	r0, #3
 800380a:	d003      	beq.n	8003814 <LPTIM_Disable+0xe4>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800380c:	6823      	ldr	r3, [r4, #0]
 800380e:	2210      	movs	r2, #16
 8003810:	605a      	str	r2, [r3, #4]
 8003812:	e7be      	b.n	8003792 <LPTIM_Disable+0x62>
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8003814:	232e      	movs	r3, #46	; 0x2e
 8003816:	2203      	movs	r2, #3
 8003818:	54e2      	strb	r2, [r4, r3]
 800381a:	e7f7      	b.n	800380c <LPTIM_Disable+0xdc>
 800381c:	40007c00 	.word	0x40007c00
 8003820:	40021000 	.word	0x40021000
 8003824:	fff3ffff 	.word	0xfff3ffff

08003828 <HAL_LPTIM_Counter_Start_IT>:
{
 8003828:	b510      	push	{r4, lr}
 800382a:	0004      	movs	r4, r0
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800382c:	232e      	movs	r3, #46	; 0x2e
 800382e:	2202      	movs	r2, #2
 8003830:	54c2      	strb	r2, [r0, r3]
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003832:	4a23      	ldr	r2, [pc, #140]	; (80038c0 <HAL_LPTIM_Counter_Start_IT+0x98>)
 8003834:	6810      	ldr	r0, [r2, #0]
 8003836:	2380      	movs	r3, #128	; 0x80
 8003838:	059b      	lsls	r3, r3, #22
 800383a:	4303      	orrs	r3, r0
 800383c:	6013      	str	r3, [r2, #0]
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 800383e:	6863      	ldr	r3, [r4, #4]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d004      	beq.n	800384e <HAL_LPTIM_Counter_Start_IT+0x26>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003844:	2380      	movs	r3, #128	; 0x80
 8003846:	041b      	lsls	r3, r3, #16
 8003848:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800384a:	429a      	cmp	r2, r3
 800384c:	d02f      	beq.n	80038ae <HAL_LPTIM_Counter_Start_IT+0x86>
  __HAL_LPTIM_ENABLE(hlptim);
 800384e:	6822      	ldr	r2, [r4, #0]
 8003850:	6913      	ldr	r3, [r2, #16]
 8003852:	2001      	movs	r0, #1
 8003854:	4303      	orrs	r3, r0
 8003856:	6113      	str	r3, [r2, #16]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	2210      	movs	r2, #16
 800385c:	605a      	str	r2, [r3, #4]
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800385e:	6823      	ldr	r3, [r4, #0]
 8003860:	6199      	str	r1, [r3, #24]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003862:	2110      	movs	r1, #16
 8003864:	0020      	movs	r0, r4
 8003866:	f7ff fe87 	bl	8003578 <LPTIM_WaitForFlag>
 800386a:	2803      	cmp	r0, #3
 800386c:	d01e      	beq.n	80038ac <HAL_LPTIM_Counter_Start_IT+0x84>
  __HAL_LPTIM_DISABLE(hlptim);
 800386e:	0020      	movs	r0, r4
 8003870:	f7ff ff5e 	bl	8003730 <LPTIM_Disable>
  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8003874:	0020      	movs	r0, r4
 8003876:	f7ff ff56 	bl	8003726 <HAL_LPTIM_GetState>
 800387a:	2803      	cmp	r0, #3
 800387c:	d01d      	beq.n	80038ba <HAL_LPTIM_Counter_Start_IT+0x92>
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 800387e:	6822      	ldr	r2, [r4, #0]
 8003880:	6893      	ldr	r3, [r2, #8]
 8003882:	2110      	movs	r1, #16
 8003884:	430b      	orrs	r3, r1
 8003886:	6093      	str	r3, [r2, #8]
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8003888:	6822      	ldr	r2, [r4, #0]
 800388a:	6893      	ldr	r3, [r2, #8]
 800388c:	390e      	subs	r1, #14
 800388e:	430b      	orrs	r3, r1
 8003890:	6093      	str	r3, [r2, #8]
  __HAL_LPTIM_ENABLE(hlptim);
 8003892:	6821      	ldr	r1, [r4, #0]
 8003894:	690b      	ldr	r3, [r1, #16]
 8003896:	2201      	movs	r2, #1
 8003898:	4313      	orrs	r3, r2
 800389a:	610b      	str	r3, [r1, #16]
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800389c:	6821      	ldr	r1, [r4, #0]
 800389e:	690b      	ldr	r3, [r1, #16]
 80038a0:	2004      	movs	r0, #4
 80038a2:	4303      	orrs	r3, r0
 80038a4:	610b      	str	r3, [r1, #16]
  hlptim->State = HAL_LPTIM_STATE_READY;
 80038a6:	232e      	movs	r3, #46	; 0x2e
 80038a8:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80038aa:	2000      	movs	r0, #0
}
 80038ac:	bd10      	pop	{r4, pc}
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80038ae:	6822      	ldr	r2, [r4, #0]
 80038b0:	68d3      	ldr	r3, [r2, #12]
 80038b2:	4804      	ldr	r0, [pc, #16]	; (80038c4 <HAL_LPTIM_Counter_Start_IT+0x9c>)
 80038b4:	4003      	ands	r3, r0
 80038b6:	60d3      	str	r3, [r2, #12]
 80038b8:	e7c9      	b.n	800384e <HAL_LPTIM_Counter_Start_IT+0x26>
    return HAL_TIMEOUT;
 80038ba:	2003      	movs	r0, #3
 80038bc:	e7f6      	b.n	80038ac <HAL_LPTIM_Counter_Start_IT+0x84>
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	40010400 	.word	0x40010400
 80038c4:	fffff1ff 	.word	0xfffff1ff

080038c8 <HAL_LPTIM_Counter_Stop_IT>:
{
 80038c8:	b510      	push	{r4, lr}
 80038ca:	0004      	movs	r4, r0
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80038cc:	232e      	movs	r3, #46	; 0x2e
 80038ce:	2202      	movs	r2, #2
 80038d0:	54c2      	strb	r2, [r0, r3]
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT();
 80038d2:	4a0e      	ldr	r2, [pc, #56]	; (800390c <HAL_LPTIM_Counter_Stop_IT+0x44>)
 80038d4:	6813      	ldr	r3, [r2, #0]
 80038d6:	490e      	ldr	r1, [pc, #56]	; (8003910 <HAL_LPTIM_Counter_Stop_IT+0x48>)
 80038d8:	400b      	ands	r3, r1
 80038da:	6013      	str	r3, [r2, #0]
  __HAL_LPTIM_DISABLE(hlptim);
 80038dc:	f7ff ff28 	bl	8003730 <LPTIM_Disable>
  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80038e0:	0020      	movs	r0, r4
 80038e2:	f7ff ff20 	bl	8003726 <HAL_LPTIM_GetState>
 80038e6:	2803      	cmp	r0, #3
 80038e8:	d00e      	beq.n	8003908 <HAL_LPTIM_Counter_Stop_IT+0x40>
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 80038ea:	6822      	ldr	r2, [r4, #0]
 80038ec:	6893      	ldr	r3, [r2, #8]
 80038ee:	2110      	movs	r1, #16
 80038f0:	438b      	bics	r3, r1
 80038f2:	6093      	str	r3, [r2, #8]
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	6893      	ldr	r3, [r2, #8]
 80038f8:	390e      	subs	r1, #14
 80038fa:	438b      	bics	r3, r1
 80038fc:	6093      	str	r3, [r2, #8]
  hlptim->State = HAL_LPTIM_STATE_READY;
 80038fe:	232e      	movs	r3, #46	; 0x2e
 8003900:	2201      	movs	r2, #1
 8003902:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8003904:	2000      	movs	r0, #0
}
 8003906:	bd10      	pop	{r4, pc}
    return HAL_TIMEOUT;
 8003908:	2003      	movs	r0, #3
 800390a:	e7fc      	b.n	8003906 <HAL_LPTIM_Counter_Stop_IT+0x3e>
 800390c:	40010400 	.word	0x40010400
 8003910:	dfffffff 	.word	0xdfffffff

08003914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003914:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003916:	4b26      	ldr	r3, [pc, #152]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003918:	68da      	ldr	r2, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800391a:	230c      	movs	r3, #12
 800391c:	4013      	ands	r3, r2
 800391e:	2b08      	cmp	r3, #8
 8003920:	d042      	beq.n	80039a8 <HAL_RCC_GetSysClockFreq+0x94>
 8003922:	2b0c      	cmp	r3, #12
 8003924:	d011      	beq.n	800394a <HAL_RCC_GetSysClockFreq+0x36>
 8003926:	2b04      	cmp	r3, #4
 8003928:	d009      	beq.n	800393e <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800392a:	4b21      	ldr	r3, [pc, #132]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	0b52      	lsrs	r2, r2, #13
 8003930:	2307      	movs	r3, #7
 8003932:	4013      	ands	r3, r2
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003934:	3301      	adds	r3, #1
 8003936:	2080      	movs	r0, #128	; 0x80
 8003938:	0200      	lsls	r0, r0, #8
 800393a:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 800393c:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800393e:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	06db      	lsls	r3, r3, #27
 8003944:	d532      	bpl.n	80039ac <HAL_RCC_GetSysClockFreq+0x98>
        sysclockfreq =  (HSI_VALUE >> 2);
 8003946:	481b      	ldr	r0, [pc, #108]	; (80039b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003948:	e7f8      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800394a:	0c91      	lsrs	r1, r2, #18
 800394c:	230f      	movs	r3, #15
 800394e:	400b      	ands	r3, r1
 8003950:	4919      	ldr	r1, [pc, #100]	; (80039b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003952:	5cc8      	ldrb	r0, [r1, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003954:	0d92      	lsrs	r2, r2, #22
 8003956:	2303      	movs	r3, #3
 8003958:	401a      	ands	r2, r3
 800395a:	1c54      	adds	r4, r2, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800395c:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	03db      	lsls	r3, r3, #15
 8003962:	d40d      	bmi.n	8003980 <HAL_RCC_GetSysClockFreq+0x6c>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003964:	4b12      	ldr	r3, [pc, #72]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	06db      	lsls	r3, r3, #27
 800396a:	d513      	bpl.n	8003994 <HAL_RCC_GetSysClockFreq+0x80>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800396c:	4a11      	ldr	r2, [pc, #68]	; (80039b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800396e:	2300      	movs	r3, #0
 8003970:	2100      	movs	r1, #0
 8003972:	f7fc fced 	bl	8000350 <__aeabi_lmul>
 8003976:	0022      	movs	r2, r4
 8003978:	2300      	movs	r3, #0
 800397a:	f7fc fcc9 	bl	8000310 <__aeabi_uldivmod>
 800397e:	e7dd      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003980:	4a0e      	ldr	r2, [pc, #56]	; (80039bc <HAL_RCC_GetSysClockFreq+0xa8>)
 8003982:	2300      	movs	r3, #0
 8003984:	2100      	movs	r1, #0
 8003986:	f7fc fce3 	bl	8000350 <__aeabi_lmul>
 800398a:	0022      	movs	r2, r4
 800398c:	2300      	movs	r3, #0
 800398e:	f7fc fcbf 	bl	8000310 <__aeabi_uldivmod>
 8003992:	e7d3      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003994:	4a0a      	ldr	r2, [pc, #40]	; (80039c0 <HAL_RCC_GetSysClockFreq+0xac>)
 8003996:	2300      	movs	r3, #0
 8003998:	2100      	movs	r1, #0
 800399a:	f7fc fcd9 	bl	8000350 <__aeabi_lmul>
 800399e:	0022      	movs	r2, r4
 80039a0:	2300      	movs	r3, #0
 80039a2:	f7fc fcb5 	bl	8000310 <__aeabi_uldivmod>
 80039a6:	e7c9      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 80039a8:	4804      	ldr	r0, [pc, #16]	; (80039bc <HAL_RCC_GetSysClockFreq+0xa8>)
 80039aa:	e7c7      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 80039ac:	4804      	ldr	r0, [pc, #16]	; (80039c0 <HAL_RCC_GetSysClockFreq+0xac>)
  return sysclockfreq;
 80039ae:	e7c5      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x28>
 80039b0:	40021000 	.word	0x40021000
 80039b4:	003d0900 	.word	0x003d0900
 80039b8:	080068d0 	.word	0x080068d0
 80039bc:	007a1200 	.word	0x007a1200
 80039c0:	00f42400 	.word	0x00f42400

080039c4 <HAL_RCC_OscConfig>:
{
 80039c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039c6:	b083      	sub	sp, #12
 80039c8:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 80039ca:	d100      	bne.n	80039ce <HAL_RCC_OscConfig+0xa>
 80039cc:	e269      	b.n	8003ea2 <HAL_RCC_OscConfig+0x4de>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ce:	4bc5      	ldr	r3, [pc, #788]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 80039d0:	68da      	ldr	r2, [r3, #12]
 80039d2:	250c      	movs	r5, #12
 80039d4:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	2680      	movs	r6, #128	; 0x80
 80039da:	0276      	lsls	r6, r6, #9
 80039dc:	4016      	ands	r6, r2
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039de:	6803      	ldr	r3, [r0, #0]
 80039e0:	07db      	lsls	r3, r3, #31
 80039e2:	d536      	bpl.n	8003a52 <HAL_RCC_OscConfig+0x8e>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039e4:	2d08      	cmp	r5, #8
 80039e6:	d02c      	beq.n	8003a42 <HAL_RCC_OscConfig+0x7e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039e8:	2d0c      	cmp	r5, #12
 80039ea:	d028      	beq.n	8003a3e <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039ec:	6863      	ldr	r3, [r4, #4]
 80039ee:	2280      	movs	r2, #128	; 0x80
 80039f0:	0252      	lsls	r2, r2, #9
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d055      	beq.n	8003aa2 <HAL_RCC_OscConfig+0xde>
 80039f6:	22a0      	movs	r2, #160	; 0xa0
 80039f8:	02d2      	lsls	r2, r2, #11
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d058      	beq.n	8003ab0 <HAL_RCC_OscConfig+0xec>
 80039fe:	4bb9      	ldr	r3, [pc, #740]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	49b9      	ldr	r1, [pc, #740]	; (8003ce8 <HAL_RCC_OscConfig+0x324>)
 8003a04:	400a      	ands	r2, r1
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	2180      	movs	r1, #128	; 0x80
 8003a0c:	0249      	lsls	r1, r1, #9
 8003a0e:	400a      	ands	r2, r1
 8003a10:	9201      	str	r2, [sp, #4]
 8003a12:	9a01      	ldr	r2, [sp, #4]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	49b5      	ldr	r1, [pc, #724]	; (8003cec <HAL_RCC_OscConfig+0x328>)
 8003a18:	400a      	ands	r2, r1
 8003a1a:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a1c:	6863      	ldr	r3, [r4, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d052      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x104>
        tickstart = HAL_GetTick();
 8003a22:	f7ff fc31 	bl	8003288 <HAL_GetTick>
 8003a26:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a28:	4bae      	ldr	r3, [pc, #696]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	039b      	lsls	r3, r3, #14
 8003a2e:	d410      	bmi.n	8003a52 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a30:	f7ff fc2a 	bl	8003288 <HAL_GetTick>
 8003a34:	1bc0      	subs	r0, r0, r7
 8003a36:	2864      	cmp	r0, #100	; 0x64
 8003a38:	d9f6      	bls.n	8003a28 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
 8003a3a:	2003      	movs	r0, #3
 8003a3c:	e232      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a3e:	2e00      	cmp	r6, #0
 8003a40:	d0d4      	beq.n	80039ec <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a42:	4ba8      	ldr	r3, [pc, #672]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	039b      	lsls	r3, r3, #14
 8003a48:	d503      	bpl.n	8003a52 <HAL_RCC_OscConfig+0x8e>
 8003a4a:	6863      	ldr	r3, [r4, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d100      	bne.n	8003a52 <HAL_RCC_OscConfig+0x8e>
 8003a50:	e22a      	b.n	8003ea8 <HAL_RCC_OscConfig+0x4e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	079b      	lsls	r3, r3, #30
 8003a56:	d56d      	bpl.n	8003b34 <HAL_RCC_OscConfig+0x170>
    hsi_state = RCC_OscInitStruct->HSIState;
 8003a58:	68e3      	ldr	r3, [r4, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003a5a:	069a      	lsls	r2, r3, #26
 8003a5c:	d505      	bpl.n	8003a6a <HAL_RCC_OscConfig+0xa6>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003a5e:	48a1      	ldr	r0, [pc, #644]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003a60:	6802      	ldr	r2, [r0, #0]
 8003a62:	2120      	movs	r1, #32
 8003a64:	430a      	orrs	r2, r1
 8003a66:	6002      	str	r2, [r0, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003a68:	438b      	bics	r3, r1
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a6a:	2d04      	cmp	r5, #4
 8003a6c:	d03c      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x124>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a6e:	2d0c      	cmp	r5, #12
 8003a70:	d038      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x120>
      if(hsi_state != RCC_HSI_OFF)
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d100      	bne.n	8003a78 <HAL_RCC_OscConfig+0xb4>
 8003a76:	e0b0      	b.n	8003bda <HAL_RCC_OscConfig+0x216>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003a78:	499a      	ldr	r1, [pc, #616]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003a7a:	680a      	ldr	r2, [r1, #0]
 8003a7c:	2009      	movs	r0, #9
 8003a7e:	4382      	bics	r2, r0
 8003a80:	4313      	orrs	r3, r2
 8003a82:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8003a84:	f7ff fc00 	bl	8003288 <HAL_GetTick>
 8003a88:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a8a:	4b96      	ldr	r3, [pc, #600]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	075b      	lsls	r3, r3, #29
 8003a90:	d500      	bpl.n	8003a94 <HAL_RCC_OscConfig+0xd0>
 8003a92:	e099      	b.n	8003bc8 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a94:	f7ff fbf8 	bl	8003288 <HAL_GetTick>
 8003a98:	1b80      	subs	r0, r0, r6
 8003a9a:	2802      	cmp	r0, #2
 8003a9c:	d9f5      	bls.n	8003a8a <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 8003a9e:	2003      	movs	r0, #3
 8003aa0:	e200      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aa2:	4a90      	ldr	r2, [pc, #576]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003aa4:	6811      	ldr	r1, [r2, #0]
 8003aa6:	2380      	movs	r3, #128	; 0x80
 8003aa8:	025b      	lsls	r3, r3, #9
 8003aaa:	430b      	orrs	r3, r1
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e7b5      	b.n	8003a1c <HAL_RCC_OscConfig+0x58>
 8003ab0:	4b8c      	ldr	r3, [pc, #560]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003ab2:	6819      	ldr	r1, [r3, #0]
 8003ab4:	2280      	movs	r2, #128	; 0x80
 8003ab6:	02d2      	lsls	r2, r2, #11
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	6819      	ldr	r1, [r3, #0]
 8003abe:	2280      	movs	r2, #128	; 0x80
 8003ac0:	0252      	lsls	r2, r2, #9
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	e7a9      	b.n	8003a1c <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8003ac8:	f7ff fbde 	bl	8003288 <HAL_GetTick>
 8003acc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ace:	4b85      	ldr	r3, [pc, #532]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	039b      	lsls	r3, r3, #14
 8003ad4:	d5bd      	bpl.n	8003a52 <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ad6:	f7ff fbd7 	bl	8003288 <HAL_GetTick>
 8003ada:	1bc0      	subs	r0, r0, r7
 8003adc:	2864      	cmp	r0, #100	; 0x64
 8003ade:	d9f6      	bls.n	8003ace <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8003ae0:	2003      	movs	r0, #3
 8003ae2:	e1df      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ae4:	2e00      	cmp	r6, #0
 8003ae6:	d1c4      	bne.n	8003a72 <HAL_RCC_OscConfig+0xae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003ae8:	4a7e      	ldr	r2, [pc, #504]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003aea:	6812      	ldr	r2, [r2, #0]
 8003aec:	0752      	lsls	r2, r2, #29
 8003aee:	d502      	bpl.n	8003af6 <HAL_RCC_OscConfig+0x132>
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d100      	bne.n	8003af6 <HAL_RCC_OscConfig+0x132>
 8003af4:	e1da      	b.n	8003eac <HAL_RCC_OscConfig+0x4e8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af6:	4e7b      	ldr	r6, [pc, #492]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003af8:	6872      	ldr	r2, [r6, #4]
 8003afa:	497d      	ldr	r1, [pc, #500]	; (8003cf0 <HAL_RCC_OscConfig+0x32c>)
 8003afc:	400a      	ands	r2, r1
 8003afe:	6921      	ldr	r1, [r4, #16]
 8003b00:	0209      	lsls	r1, r1, #8
 8003b02:	430a      	orrs	r2, r1
 8003b04:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003b06:	6832      	ldr	r2, [r6, #0]
 8003b08:	2109      	movs	r1, #9
 8003b0a:	438a      	bics	r2, r1
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b10:	f7ff ff00 	bl	8003914 <HAL_RCC_GetSysClockFreq>
 8003b14:	68f2      	ldr	r2, [r6, #12]
 8003b16:	0912      	lsrs	r2, r2, #4
 8003b18:	230f      	movs	r3, #15
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	4a75      	ldr	r2, [pc, #468]	; (8003cf4 <HAL_RCC_OscConfig+0x330>)
 8003b1e:	5cd3      	ldrb	r3, [r2, r3]
 8003b20:	40d8      	lsrs	r0, r3
 8003b22:	4b75      	ldr	r3, [pc, #468]	; (8003cf8 <HAL_RCC_OscConfig+0x334>)
 8003b24:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8003b26:	4b75      	ldr	r3, [pc, #468]	; (8003cfc <HAL_RCC_OscConfig+0x338>)
 8003b28:	6818      	ldr	r0, [r3, #0]
 8003b2a:	f7ff fb65 	bl	80031f8 <HAL_InitTick>
      if(status != HAL_OK)
 8003b2e:	2800      	cmp	r0, #0
 8003b30:	d000      	beq.n	8003b34 <HAL_RCC_OscConfig+0x170>
 8003b32:	e1b7      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	06db      	lsls	r3, r3, #27
 8003b38:	d52d      	bpl.n	8003b96 <HAL_RCC_OscConfig+0x1d2>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b3a:	2d00      	cmp	r5, #0
 8003b3c:	d160      	bne.n	8003c00 <HAL_RCC_OscConfig+0x23c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b3e:	4b69      	ldr	r3, [pc, #420]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	059b      	lsls	r3, r3, #22
 8003b44:	d503      	bpl.n	8003b4e <HAL_RCC_OscConfig+0x18a>
 8003b46:	69a3      	ldr	r3, [r4, #24]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d100      	bne.n	8003b4e <HAL_RCC_OscConfig+0x18a>
 8003b4c:	e1b0      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b4e:	4a65      	ldr	r2, [pc, #404]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003b50:	6853      	ldr	r3, [r2, #4]
 8003b52:	496b      	ldr	r1, [pc, #428]	; (8003d00 <HAL_RCC_OscConfig+0x33c>)
 8003b54:	400b      	ands	r3, r1
 8003b56:	6a21      	ldr	r1, [r4, #32]
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b5c:	6853      	ldr	r3, [r2, #4]
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	0a1b      	lsrs	r3, r3, #8
 8003b62:	69e1      	ldr	r1, [r4, #28]
 8003b64:	0609      	lsls	r1, r1, #24
 8003b66:	430b      	orrs	r3, r1
 8003b68:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003b6a:	6a23      	ldr	r3, [r4, #32]
 8003b6c:	0b59      	lsrs	r1, r3, #13
 8003b6e:	3101      	adds	r1, #1
 8003b70:	2380      	movs	r3, #128	; 0x80
 8003b72:	021b      	lsls	r3, r3, #8
 8003b74:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003b76:	68d1      	ldr	r1, [r2, #12]
 8003b78:	0909      	lsrs	r1, r1, #4
 8003b7a:	220f      	movs	r2, #15
 8003b7c:	400a      	ands	r2, r1
 8003b7e:	495d      	ldr	r1, [pc, #372]	; (8003cf4 <HAL_RCC_OscConfig+0x330>)
 8003b80:	5c8a      	ldrb	r2, [r1, r2]
 8003b82:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003b84:	4a5c      	ldr	r2, [pc, #368]	; (8003cf8 <HAL_RCC_OscConfig+0x334>)
 8003b86:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8003b88:	4b5c      	ldr	r3, [pc, #368]	; (8003cfc <HAL_RCC_OscConfig+0x338>)
 8003b8a:	6818      	ldr	r0, [r3, #0]
 8003b8c:	f7ff fb34 	bl	80031f8 <HAL_InitTick>
        if(status != HAL_OK)
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d000      	beq.n	8003b96 <HAL_RCC_OscConfig+0x1d2>
 8003b94:	e186      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b96:	6823      	ldr	r3, [r4, #0]
 8003b98:	071b      	lsls	r3, r3, #28
 8003b9a:	d57d      	bpl.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b9c:	6963      	ldr	r3, [r4, #20]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d067      	beq.n	8003c72 <HAL_RCC_OscConfig+0x2ae>
      __HAL_RCC_LSI_ENABLE();
 8003ba2:	4a50      	ldr	r2, [pc, #320]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003ba4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003bac:	f7ff fb6c 	bl	8003288 <HAL_GetTick>
 8003bb0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003bb2:	4b4c      	ldr	r3, [pc, #304]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bb6:	079b      	lsls	r3, r3, #30
 8003bb8:	d46e      	bmi.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bba:	f7ff fb65 	bl	8003288 <HAL_GetTick>
 8003bbe:	1b80      	subs	r0, r0, r6
 8003bc0:	2802      	cmp	r0, #2
 8003bc2:	d9f6      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x1ee>
          return HAL_TIMEOUT;
 8003bc4:	2003      	movs	r0, #3
 8003bc6:	e16d      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc8:	4946      	ldr	r1, [pc, #280]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003bca:	684b      	ldr	r3, [r1, #4]
 8003bcc:	4a48      	ldr	r2, [pc, #288]	; (8003cf0 <HAL_RCC_OscConfig+0x32c>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	6922      	ldr	r2, [r4, #16]
 8003bd2:	0212      	lsls	r2, r2, #8
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	604b      	str	r3, [r1, #4]
 8003bd8:	e7ac      	b.n	8003b34 <HAL_RCC_OscConfig+0x170>
        __HAL_RCC_HSI_DISABLE();
 8003bda:	4a42      	ldr	r2, [pc, #264]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003bdc:	6813      	ldr	r3, [r2, #0]
 8003bde:	2101      	movs	r1, #1
 8003be0:	438b      	bics	r3, r1
 8003be2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003be4:	f7ff fb50 	bl	8003288 <HAL_GetTick>
 8003be8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003bea:	4b3e      	ldr	r3, [pc, #248]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	075b      	lsls	r3, r3, #29
 8003bf0:	d5a0      	bpl.n	8003b34 <HAL_RCC_OscConfig+0x170>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bf2:	f7ff fb49 	bl	8003288 <HAL_GetTick>
 8003bf6:	1b80      	subs	r0, r0, r6
 8003bf8:	2802      	cmp	r0, #2
 8003bfa:	d9f6      	bls.n	8003bea <HAL_RCC_OscConfig+0x226>
            return HAL_TIMEOUT;
 8003bfc:	2003      	movs	r0, #3
 8003bfe:	e151      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c00:	69a3      	ldr	r3, [r4, #24]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d022      	beq.n	8003c4c <HAL_RCC_OscConfig+0x288>
        __HAL_RCC_MSI_ENABLE();
 8003c06:	4a37      	ldr	r2, [pc, #220]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c08:	6811      	ldr	r1, [r2, #0]
 8003c0a:	2380      	movs	r3, #128	; 0x80
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003c12:	f7ff fb39 	bl	8003288 <HAL_GetTick>
 8003c16:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c18:	4b32      	ldr	r3, [pc, #200]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	059b      	lsls	r3, r3, #22
 8003c1e:	d406      	bmi.n	8003c2e <HAL_RCC_OscConfig+0x26a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c20:	f7ff fb32 	bl	8003288 <HAL_GetTick>
 8003c24:	1b80      	subs	r0, r0, r6
 8003c26:	2802      	cmp	r0, #2
 8003c28:	d9f6      	bls.n	8003c18 <HAL_RCC_OscConfig+0x254>
            return HAL_TIMEOUT;
 8003c2a:	2003      	movs	r0, #3
 8003c2c:	e13a      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c2e:	4a2d      	ldr	r2, [pc, #180]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c30:	6853      	ldr	r3, [r2, #4]
 8003c32:	4933      	ldr	r1, [pc, #204]	; (8003d00 <HAL_RCC_OscConfig+0x33c>)
 8003c34:	400b      	ands	r3, r1
 8003c36:	6a21      	ldr	r1, [r4, #32]
 8003c38:	430b      	orrs	r3, r1
 8003c3a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c3c:	6853      	ldr	r3, [r2, #4]
 8003c3e:	021b      	lsls	r3, r3, #8
 8003c40:	0a1b      	lsrs	r3, r3, #8
 8003c42:	69e1      	ldr	r1, [r4, #28]
 8003c44:	0609      	lsls	r1, r1, #24
 8003c46:	430b      	orrs	r3, r1
 8003c48:	6053      	str	r3, [r2, #4]
 8003c4a:	e7a4      	b.n	8003b96 <HAL_RCC_OscConfig+0x1d2>
        __HAL_RCC_MSI_DISABLE();
 8003c4c:	4a25      	ldr	r2, [pc, #148]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c4e:	6813      	ldr	r3, [r2, #0]
 8003c50:	492c      	ldr	r1, [pc, #176]	; (8003d04 <HAL_RCC_OscConfig+0x340>)
 8003c52:	400b      	ands	r3, r1
 8003c54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003c56:	f7ff fb17 	bl	8003288 <HAL_GetTick>
 8003c5a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003c5c:	4b21      	ldr	r3, [pc, #132]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	059b      	lsls	r3, r3, #22
 8003c62:	d598      	bpl.n	8003b96 <HAL_RCC_OscConfig+0x1d2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c64:	f7ff fb10 	bl	8003288 <HAL_GetTick>
 8003c68:	1b80      	subs	r0, r0, r6
 8003c6a:	2802      	cmp	r0, #2
 8003c6c:	d9f6      	bls.n	8003c5c <HAL_RCC_OscConfig+0x298>
            return HAL_TIMEOUT;
 8003c6e:	2003      	movs	r0, #3
 8003c70:	e118      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
      __HAL_RCC_LSI_DISABLE();
 8003c72:	4a1c      	ldr	r2, [pc, #112]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c74:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003c76:	2101      	movs	r1, #1
 8003c78:	438b      	bics	r3, r1
 8003c7a:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003c7c:	f7ff fb04 	bl	8003288 <HAL_GetTick>
 8003c80:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c82:	4b18      	ldr	r3, [pc, #96]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003c84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c86:	079b      	lsls	r3, r3, #30
 8003c88:	d506      	bpl.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c8a:	f7ff fafd 	bl	8003288 <HAL_GetTick>
 8003c8e:	1b80      	subs	r0, r0, r6
 8003c90:	2802      	cmp	r0, #2
 8003c92:	d9f6      	bls.n	8003c82 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8003c94:	2003      	movs	r0, #3
 8003c96:	e105      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c98:	6823      	ldr	r3, [r4, #0]
 8003c9a:	075b      	lsls	r3, r3, #29
 8003c9c:	d400      	bmi.n	8003ca0 <HAL_RCC_OscConfig+0x2dc>
 8003c9e:	e08e      	b.n	8003dbe <HAL_RCC_OscConfig+0x3fa>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca0:	4b10      	ldr	r3, [pc, #64]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	d41b      	bmi.n	8003ce0 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca8:	4a0e      	ldr	r2, [pc, #56]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003caa:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003cac:	2380      	movs	r3, #128	; 0x80
 8003cae:	055b      	lsls	r3, r3, #21
 8003cb0:	430b      	orrs	r3, r1
 8003cb2:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8003cb4:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb6:	4b14      	ldr	r3, [pc, #80]	; (8003d08 <HAL_RCC_OscConfig+0x344>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	05db      	lsls	r3, r3, #23
 8003cbc:	d528      	bpl.n	8003d10 <HAL_RCC_OscConfig+0x34c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cbe:	68a3      	ldr	r3, [r4, #8]
 8003cc0:	2280      	movs	r2, #128	; 0x80
 8003cc2:	0052      	lsls	r2, r2, #1
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d037      	beq.n	8003d38 <HAL_RCC_OscConfig+0x374>
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d14d      	bne.n	8003d68 <HAL_RCC_OscConfig+0x3a4>
 8003ccc:	4b05      	ldr	r3, [pc, #20]	; (8003ce4 <HAL_RCC_OscConfig+0x320>)
 8003cce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cd0:	490c      	ldr	r1, [pc, #48]	; (8003d04 <HAL_RCC_OscConfig+0x340>)
 8003cd2:	400a      	ands	r2, r1
 8003cd4:	651a      	str	r2, [r3, #80]	; 0x50
 8003cd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cd8:	490c      	ldr	r1, [pc, #48]	; (8003d0c <HAL_RCC_OscConfig+0x348>)
 8003cda:	400a      	ands	r2, r1
 8003cdc:	651a      	str	r2, [r3, #80]	; 0x50
 8003cde:	e031      	b.n	8003d44 <HAL_RCC_OscConfig+0x380>
    FlagStatus       pwrclkchanged = RESET;
 8003ce0:	2600      	movs	r6, #0
 8003ce2:	e7e8      	b.n	8003cb6 <HAL_RCC_OscConfig+0x2f2>
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	fffeffff 	.word	0xfffeffff
 8003cec:	fffbffff 	.word	0xfffbffff
 8003cf0:	ffffe0ff 	.word	0xffffe0ff
 8003cf4:	080068b8 	.word	0x080068b8
 8003cf8:	20000004 	.word	0x20000004
 8003cfc:	2000000c 	.word	0x2000000c
 8003d00:	ffff1fff 	.word	0xffff1fff
 8003d04:	fffffeff 	.word	0xfffffeff
 8003d08:	40007000 	.word	0x40007000
 8003d0c:	fffffbff 	.word	0xfffffbff
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d10:	4a6b      	ldr	r2, [pc, #428]	; (8003ec0 <HAL_RCC_OscConfig+0x4fc>)
 8003d12:	6811      	ldr	r1, [r2, #0]
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	430b      	orrs	r3, r1
 8003d1a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003d1c:	f7ff fab4 	bl	8003288 <HAL_GetTick>
 8003d20:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d22:	4b67      	ldr	r3, [pc, #412]	; (8003ec0 <HAL_RCC_OscConfig+0x4fc>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	05db      	lsls	r3, r3, #23
 8003d28:	d4c9      	bmi.n	8003cbe <HAL_RCC_OscConfig+0x2fa>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d2a:	f7ff faad 	bl	8003288 <HAL_GetTick>
 8003d2e:	1bc0      	subs	r0, r0, r7
 8003d30:	2864      	cmp	r0, #100	; 0x64
 8003d32:	d9f6      	bls.n	8003d22 <HAL_RCC_OscConfig+0x35e>
          return HAL_TIMEOUT;
 8003d34:	2003      	movs	r0, #3
 8003d36:	e0b5      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d38:	4a62      	ldr	r2, [pc, #392]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003d3a:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8003d3c:	2380      	movs	r3, #128	; 0x80
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	430b      	orrs	r3, r1
 8003d42:	6513      	str	r3, [r2, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d44:	68a3      	ldr	r3, [r4, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d028      	beq.n	8003d9c <HAL_RCC_OscConfig+0x3d8>
      tickstart = HAL_GetTick();
 8003d4a:	f7ff fa9d 	bl	8003288 <HAL_GetTick>
 8003d4e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d50:	4b5c      	ldr	r3, [pc, #368]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d54:	059b      	lsls	r3, r3, #22
 8003d56:	d430      	bmi.n	8003dba <HAL_RCC_OscConfig+0x3f6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d58:	f7ff fa96 	bl	8003288 <HAL_GetTick>
 8003d5c:	1bc0      	subs	r0, r0, r7
 8003d5e:	4b5a      	ldr	r3, [pc, #360]	; (8003ec8 <HAL_RCC_OscConfig+0x504>)
 8003d60:	4298      	cmp	r0, r3
 8003d62:	d9f5      	bls.n	8003d50 <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 8003d64:	2003      	movs	r0, #3
 8003d66:	e09d      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d68:	22a0      	movs	r2, #160	; 0xa0
 8003d6a:	00d2      	lsls	r2, r2, #3
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d009      	beq.n	8003d84 <HAL_RCC_OscConfig+0x3c0>
 8003d70:	4b54      	ldr	r3, [pc, #336]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003d72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d74:	4955      	ldr	r1, [pc, #340]	; (8003ecc <HAL_RCC_OscConfig+0x508>)
 8003d76:	400a      	ands	r2, r1
 8003d78:	651a      	str	r2, [r3, #80]	; 0x50
 8003d7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d7c:	4954      	ldr	r1, [pc, #336]	; (8003ed0 <HAL_RCC_OscConfig+0x50c>)
 8003d7e:	400a      	ands	r2, r1
 8003d80:	651a      	str	r2, [r3, #80]	; 0x50
 8003d82:	e7df      	b.n	8003d44 <HAL_RCC_OscConfig+0x380>
 8003d84:	4b4f      	ldr	r3, [pc, #316]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003d86:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003d88:	3a01      	subs	r2, #1
 8003d8a:	3aff      	subs	r2, #255	; 0xff
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	651a      	str	r2, [r3, #80]	; 0x50
 8003d90:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003d92:	2280      	movs	r2, #128	; 0x80
 8003d94:	0052      	lsls	r2, r2, #1
 8003d96:	430a      	orrs	r2, r1
 8003d98:	651a      	str	r2, [r3, #80]	; 0x50
 8003d9a:	e7d3      	b.n	8003d44 <HAL_RCC_OscConfig+0x380>
      tickstart = HAL_GetTick();
 8003d9c:	f7ff fa74 	bl	8003288 <HAL_GetTick>
 8003da0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003da2:	4b48      	ldr	r3, [pc, #288]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003da6:	059b      	lsls	r3, r3, #22
 8003da8:	d507      	bpl.n	8003dba <HAL_RCC_OscConfig+0x3f6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003daa:	f7ff fa6d 	bl	8003288 <HAL_GetTick>
 8003dae:	1bc0      	subs	r0, r0, r7
 8003db0:	4b45      	ldr	r3, [pc, #276]	; (8003ec8 <HAL_RCC_OscConfig+0x504>)
 8003db2:	4298      	cmp	r0, r3
 8003db4:	d9f5      	bls.n	8003da2 <HAL_RCC_OscConfig+0x3de>
          return HAL_TIMEOUT;
 8003db6:	2003      	movs	r0, #3
 8003db8:	e074      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
    if(pwrclkchanged == SET)
 8003dba:	2e01      	cmp	r6, #1
 8003dbc:	d01a      	beq.n	8003df4 <HAL_RCC_OscConfig+0x430>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d100      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x402>
 8003dc4:	e076      	b.n	8003eb4 <HAL_RCC_OscConfig+0x4f0>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dc6:	2d0c      	cmp	r5, #12
 8003dc8:	d04f      	beq.n	8003e6a <HAL_RCC_OscConfig+0x4a6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d018      	beq.n	8003e00 <HAL_RCC_OscConfig+0x43c>
        __HAL_RCC_PLL_DISABLE();
 8003dce:	4a3d      	ldr	r2, [pc, #244]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003dd0:	6813      	ldr	r3, [r2, #0]
 8003dd2:	4940      	ldr	r1, [pc, #256]	; (8003ed4 <HAL_RCC_OscConfig+0x510>)
 8003dd4:	400b      	ands	r3, r1
 8003dd6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003dd8:	f7ff fa56 	bl	8003288 <HAL_GetTick>
 8003ddc:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003dde:	4b39      	ldr	r3, [pc, #228]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	019b      	lsls	r3, r3, #6
 8003de4:	d53f      	bpl.n	8003e66 <HAL_RCC_OscConfig+0x4a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de6:	f7ff fa4f 	bl	8003288 <HAL_GetTick>
 8003dea:	1b00      	subs	r0, r0, r4
 8003dec:	2802      	cmp	r0, #2
 8003dee:	d9f6      	bls.n	8003dde <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 8003df0:	2003      	movs	r0, #3
 8003df2:	e057      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003df4:	4a33      	ldr	r2, [pc, #204]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003df6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003df8:	4937      	ldr	r1, [pc, #220]	; (8003ed8 <HAL_RCC_OscConfig+0x514>)
 8003dfa:	400b      	ands	r3, r1
 8003dfc:	6393      	str	r3, [r2, #56]	; 0x38
 8003dfe:	e7de      	b.n	8003dbe <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_PLL_DISABLE();
 8003e00:	4a30      	ldr	r2, [pc, #192]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003e02:	6813      	ldr	r3, [r2, #0]
 8003e04:	4933      	ldr	r1, [pc, #204]	; (8003ed4 <HAL_RCC_OscConfig+0x510>)
 8003e06:	400b      	ands	r3, r1
 8003e08:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003e0a:	f7ff fa3d 	bl	8003288 <HAL_GetTick>
 8003e0e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003e10:	4b2c      	ldr	r3, [pc, #176]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	019b      	lsls	r3, r3, #6
 8003e16:	d506      	bpl.n	8003e26 <HAL_RCC_OscConfig+0x462>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e18:	f7ff fa36 	bl	8003288 <HAL_GetTick>
 8003e1c:	1b40      	subs	r0, r0, r5
 8003e1e:	2802      	cmp	r0, #2
 8003e20:	d9f6      	bls.n	8003e10 <HAL_RCC_OscConfig+0x44c>
            return HAL_TIMEOUT;
 8003e22:	2003      	movs	r0, #3
 8003e24:	e03e      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e26:	4927      	ldr	r1, [pc, #156]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003e28:	68cb      	ldr	r3, [r1, #12]
 8003e2a:	4a2c      	ldr	r2, [pc, #176]	; (8003edc <HAL_RCC_OscConfig+0x518>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003e30:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003e32:	4302      	orrs	r2, r0
 8003e34:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003e36:	4302      	orrs	r2, r0
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 8003e3c:	680a      	ldr	r2, [r1, #0]
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	045b      	lsls	r3, r3, #17
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8003e46:	f7ff fa1f 	bl	8003288 <HAL_GetTick>
 8003e4a:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003e4c:	4b1d      	ldr	r3, [pc, #116]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	019b      	lsls	r3, r3, #6
 8003e52:	d406      	bmi.n	8003e62 <HAL_RCC_OscConfig+0x49e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e54:	f7ff fa18 	bl	8003288 <HAL_GetTick>
 8003e58:	1b00      	subs	r0, r0, r4
 8003e5a:	2802      	cmp	r0, #2
 8003e5c:	d9f6      	bls.n	8003e4c <HAL_RCC_OscConfig+0x488>
            return HAL_TIMEOUT;
 8003e5e:	2003      	movs	r0, #3
 8003e60:	e020      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  return HAL_OK;
 8003e62:	2000      	movs	r0, #0
 8003e64:	e01e      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
 8003e66:	2000      	movs	r0, #0
 8003e68:	e01c      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d024      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x4f4>
        pll_config = RCC->CFGR;
 8003e6e:	4b15      	ldr	r3, [pc, #84]	; (8003ec4 <HAL_RCC_OscConfig+0x500>)
 8003e70:	68da      	ldr	r2, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	025b      	lsls	r3, r3, #9
 8003e76:	4013      	ands	r3, r2
 8003e78:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003e7a:	428b      	cmp	r3, r1
 8003e7c:	d001      	beq.n	8003e82 <HAL_RCC_OscConfig+0x4be>
          return HAL_ERROR;
 8003e7e:	2001      	movs	r0, #1
 8003e80:	e010      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003e82:	23f0      	movs	r3, #240	; 0xf0
 8003e84:	039b      	lsls	r3, r3, #14
 8003e86:	4013      	ands	r3, r2
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e88:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003e8a:	428b      	cmp	r3, r1
 8003e8c:	d001      	beq.n	8003e92 <HAL_RCC_OscConfig+0x4ce>
          return HAL_ERROR;
 8003e8e:	2001      	movs	r0, #1
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003e92:	23c0      	movs	r3, #192	; 0xc0
 8003e94:	041b      	lsls	r3, r3, #16
 8003e96:	401a      	ands	r2, r3
 8003e98:	6b23      	ldr	r3, [r4, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d00e      	beq.n	8003ebc <HAL_RCC_OscConfig+0x4f8>
          return HAL_ERROR;
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	e000      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
    return HAL_ERROR;
 8003ea2:	2001      	movs	r0, #1
}
 8003ea4:	b003      	add	sp, #12
 8003ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8003ea8:	2001      	movs	r0, #1
 8003eaa:	e7fb      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        return HAL_ERROR;
 8003eac:	2001      	movs	r0, #1
 8003eae:	e7f9      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        return HAL_ERROR;
 8003eb0:	2001      	movs	r0, #1
 8003eb2:	e7f7      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  return HAL_OK;
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	e7f5      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        return HAL_ERROR;
 8003eb8:	2001      	movs	r0, #1
 8003eba:	e7f3      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  return HAL_OK;
 8003ebc:	2000      	movs	r0, #0
 8003ebe:	e7f1      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
 8003ec0:	40007000 	.word	0x40007000
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	00001388 	.word	0x00001388
 8003ecc:	fffffeff 	.word	0xfffffeff
 8003ed0:	fffffbff 	.word	0xfffffbff
 8003ed4:	feffffff 	.word	0xfeffffff
 8003ed8:	efffffff 	.word	0xefffffff
 8003edc:	ff02ffff 	.word	0xff02ffff

08003ee0 <HAL_RCC_ClockConfig>:
{
 8003ee0:	b570      	push	{r4, r5, r6, lr}
 8003ee2:	0005      	movs	r5, r0
 8003ee4:	000c      	movs	r4, r1
  if(RCC_ClkInitStruct == NULL)
 8003ee6:	2800      	cmp	r0, #0
 8003ee8:	d100      	bne.n	8003eec <HAL_RCC_ClockConfig+0xc>
 8003eea:	e0d1      	b.n	8004090 <HAL_RCC_ClockConfig+0x1b0>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b6a      	ldr	r3, [pc, #424]	; (8004098 <HAL_RCC_ClockConfig+0x1b8>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d319      	bcc.n	8003f2c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	079b      	lsls	r3, r3, #30
 8003efc:	d506      	bpl.n	8003f0c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003efe:	4a67      	ldr	r2, [pc, #412]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	68d3      	ldr	r3, [r2, #12]
 8003f02:	21f0      	movs	r1, #240	; 0xf0
 8003f04:	438b      	bics	r3, r1
 8003f06:	68a9      	ldr	r1, [r5, #8]
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f0c:	682b      	ldr	r3, [r5, #0]
 8003f0e:	07db      	lsls	r3, r3, #31
 8003f10:	d57b      	bpl.n	800400a <HAL_RCC_ClockConfig+0x12a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f12:	686b      	ldr	r3, [r5, #4]
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d020      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x7a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d040      	beq.n	8003f9e <HAL_RCC_ClockConfig+0xbe>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d044      	beq.n	8003faa <HAL_RCC_ClockConfig+0xca>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f20:	4a5e      	ldr	r2, [pc, #376]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003f22:	6812      	ldr	r2, [r2, #0]
 8003f24:	0592      	lsls	r2, r2, #22
 8003f26:	d41d      	bmi.n	8003f64 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8003f28:	2001      	movs	r0, #1
 8003f2a:	e099      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f2c:	4a5a      	ldr	r2, [pc, #360]	; (8004098 <HAL_RCC_ClockConfig+0x1b8>)
 8003f2e:	6813      	ldr	r3, [r2, #0]
 8003f30:	2101      	movs	r1, #1
 8003f32:	438b      	bics	r3, r1
 8003f34:	4323      	orrs	r3, r4
 8003f36:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003f38:	f7ff f9a6 	bl	8003288 <HAL_GetTick>
 8003f3c:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3e:	4b56      	ldr	r3, [pc, #344]	; (8004098 <HAL_RCC_ClockConfig+0x1b8>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	2301      	movs	r3, #1
 8003f44:	4013      	ands	r3, r2
 8003f46:	42a3      	cmp	r3, r4
 8003f48:	d0d6      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f4a:	f7ff f99d 	bl	8003288 <HAL_GetTick>
 8003f4e:	1b80      	subs	r0, r0, r6
 8003f50:	4b53      	ldr	r3, [pc, #332]	; (80040a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f52:	4298      	cmp	r0, r3
 8003f54:	d9f3      	bls.n	8003f3e <HAL_RCC_ClockConfig+0x5e>
        return HAL_TIMEOUT;
 8003f56:	2003      	movs	r0, #3
 8003f58:	e082      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f5a:	4a50      	ldr	r2, [pc, #320]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	0392      	lsls	r2, r2, #14
 8003f60:	d400      	bmi.n	8003f64 <HAL_RCC_ClockConfig+0x84>
 8003f62:	e097      	b.n	8004094 <HAL_RCC_ClockConfig+0x1b4>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f64:	494d      	ldr	r1, [pc, #308]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	68ca      	ldr	r2, [r1, #12]
 8003f68:	2003      	movs	r0, #3
 8003f6a:	4382      	bics	r2, r0
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8003f70:	f7ff f98a 	bl	8003288 <HAL_GetTick>
 8003f74:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f76:	686b      	ldr	r3, [r5, #4]
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d01c      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f7c:	2b03      	cmp	r3, #3
 8003f7e:	d028      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0xf2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d034      	beq.n	8003fee <HAL_RCC_ClockConfig+0x10e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f84:	4b45      	ldr	r3, [pc, #276]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	220c      	movs	r2, #12
 8003f8a:	421a      	tst	r2, r3
 8003f8c:	d03d      	beq.n	800400a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f8e:	f7ff f97b 	bl	8003288 <HAL_GetTick>
 8003f92:	1b80      	subs	r0, r0, r6
 8003f94:	4b42      	ldr	r3, [pc, #264]	; (80040a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f96:	4298      	cmp	r0, r3
 8003f98:	d9f4      	bls.n	8003f84 <HAL_RCC_ClockConfig+0xa4>
          return HAL_TIMEOUT;
 8003f9a:	2003      	movs	r0, #3
 8003f9c:	e060      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f9e:	4a3f      	ldr	r2, [pc, #252]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003fa0:	6812      	ldr	r2, [r2, #0]
 8003fa2:	0192      	lsls	r2, r2, #6
 8003fa4:	d4de      	bmi.n	8003f64 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8003fa6:	2001      	movs	r0, #1
 8003fa8:	e05a      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003faa:	4a3c      	ldr	r2, [pc, #240]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003fac:	6812      	ldr	r2, [r2, #0]
 8003fae:	0752      	lsls	r2, r2, #29
 8003fb0:	d4d8      	bmi.n	8003f64 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8003fb2:	2001      	movs	r0, #1
 8003fb4:	e054      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fb6:	4b39      	ldr	r3, [pc, #228]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	230c      	movs	r3, #12
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	2b08      	cmp	r3, #8
 8003fc0:	d023      	beq.n	800400a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fc2:	f7ff f961 	bl	8003288 <HAL_GetTick>
 8003fc6:	1b80      	subs	r0, r0, r6
 8003fc8:	4b35      	ldr	r3, [pc, #212]	; (80040a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003fca:	4298      	cmp	r0, r3
 8003fcc:	d9f3      	bls.n	8003fb6 <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 8003fce:	2003      	movs	r0, #3
 8003fd0:	e046      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fd2:	4b32      	ldr	r3, [pc, #200]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	68da      	ldr	r2, [r3, #12]
 8003fd6:	230c      	movs	r3, #12
 8003fd8:	4013      	ands	r3, r2
 8003fda:	2b0c      	cmp	r3, #12
 8003fdc:	d015      	beq.n	800400a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fde:	f7ff f953 	bl	8003288 <HAL_GetTick>
 8003fe2:	1b80      	subs	r0, r0, r6
 8003fe4:	4b2e      	ldr	r3, [pc, #184]	; (80040a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003fe6:	4298      	cmp	r0, r3
 8003fe8:	d9f3      	bls.n	8003fd2 <HAL_RCC_ClockConfig+0xf2>
          return HAL_TIMEOUT;
 8003fea:	2003      	movs	r0, #3
 8003fec:	e038      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fee:	4b2b      	ldr	r3, [pc, #172]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	230c      	movs	r3, #12
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d007      	beq.n	800400a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffa:	f7ff f945 	bl	8003288 <HAL_GetTick>
 8003ffe:	1b80      	subs	r0, r0, r6
 8004000:	4b27      	ldr	r3, [pc, #156]	; (80040a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004002:	4298      	cmp	r0, r3
 8004004:	d9f3      	bls.n	8003fee <HAL_RCC_ClockConfig+0x10e>
          return HAL_TIMEOUT;
 8004006:	2003      	movs	r0, #3
 8004008:	e02a      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800400a:	4b23      	ldr	r3, [pc, #140]	; (8004098 <HAL_RCC_ClockConfig+0x1b8>)
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	2301      	movs	r3, #1
 8004010:	4013      	ands	r3, r2
 8004012:	42a3      	cmp	r3, r4
 8004014:	d825      	bhi.n	8004062 <HAL_RCC_ClockConfig+0x182>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004016:	682b      	ldr	r3, [r5, #0]
 8004018:	075b      	lsls	r3, r3, #29
 800401a:	d506      	bpl.n	800402a <HAL_RCC_ClockConfig+0x14a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800401c:	4a1f      	ldr	r2, [pc, #124]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 800401e:	68d3      	ldr	r3, [r2, #12]
 8004020:	4920      	ldr	r1, [pc, #128]	; (80040a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	400b      	ands	r3, r1
 8004024:	68e9      	ldr	r1, [r5, #12]
 8004026:	430b      	orrs	r3, r1
 8004028:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800402a:	682b      	ldr	r3, [r5, #0]
 800402c:	071b      	lsls	r3, r3, #28
 800402e:	d507      	bpl.n	8004040 <HAL_RCC_ClockConfig+0x160>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004030:	491a      	ldr	r1, [pc, #104]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	68cb      	ldr	r3, [r1, #12]
 8004034:	4a1c      	ldr	r2, [pc, #112]	; (80040a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004036:	4013      	ands	r3, r2
 8004038:	692a      	ldr	r2, [r5, #16]
 800403a:	00d2      	lsls	r2, r2, #3
 800403c:	4313      	orrs	r3, r2
 800403e:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004040:	f7ff fc68 	bl	8003914 <HAL_RCC_GetSysClockFreq>
 8004044:	4b15      	ldr	r3, [pc, #84]	; (800409c <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	68da      	ldr	r2, [r3, #12]
 8004048:	0912      	lsrs	r2, r2, #4
 800404a:	230f      	movs	r3, #15
 800404c:	4013      	ands	r3, r2
 800404e:	4a17      	ldr	r2, [pc, #92]	; (80040ac <HAL_RCC_ClockConfig+0x1cc>)
 8004050:	5cd3      	ldrb	r3, [r2, r3]
 8004052:	40d8      	lsrs	r0, r3
 8004054:	4b16      	ldr	r3, [pc, #88]	; (80040b0 <HAL_RCC_ClockConfig+0x1d0>)
 8004056:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8004058:	4b16      	ldr	r3, [pc, #88]	; (80040b4 <HAL_RCC_ClockConfig+0x1d4>)
 800405a:	6818      	ldr	r0, [r3, #0]
 800405c:	f7ff f8cc 	bl	80031f8 <HAL_InitTick>
}
 8004060:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004062:	4a0d      	ldr	r2, [pc, #52]	; (8004098 <HAL_RCC_ClockConfig+0x1b8>)
 8004064:	6813      	ldr	r3, [r2, #0]
 8004066:	2101      	movs	r1, #1
 8004068:	438b      	bics	r3, r1
 800406a:	4323      	orrs	r3, r4
 800406c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800406e:	f7ff f90b 	bl	8003288 <HAL_GetTick>
 8004072:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004074:	4b08      	ldr	r3, [pc, #32]	; (8004098 <HAL_RCC_ClockConfig+0x1b8>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	2301      	movs	r3, #1
 800407a:	4013      	ands	r3, r2
 800407c:	42a3      	cmp	r3, r4
 800407e:	d0ca      	beq.n	8004016 <HAL_RCC_ClockConfig+0x136>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004080:	f7ff f902 	bl	8003288 <HAL_GetTick>
 8004084:	1b80      	subs	r0, r0, r6
 8004086:	4b06      	ldr	r3, [pc, #24]	; (80040a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004088:	4298      	cmp	r0, r3
 800408a:	d9f3      	bls.n	8004074 <HAL_RCC_ClockConfig+0x194>
        return HAL_TIMEOUT;
 800408c:	2003      	movs	r0, #3
 800408e:	e7e7      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
    return HAL_ERROR;
 8004090:	2001      	movs	r0, #1
 8004092:	e7e5      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
        return HAL_ERROR;
 8004094:	2001      	movs	r0, #1
 8004096:	e7e3      	b.n	8004060 <HAL_RCC_ClockConfig+0x180>
 8004098:	40022000 	.word	0x40022000
 800409c:	40021000 	.word	0x40021000
 80040a0:	00001388 	.word	0x00001388
 80040a4:	fffff8ff 	.word	0xfffff8ff
 80040a8:	ffffc7ff 	.word	0xffffc7ff
 80040ac:	080068b8 	.word	0x080068b8
 80040b0:	20000004 	.word	0x20000004
 80040b4:	2000000c 	.word	0x2000000c

080040b8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80040b8:	4b01      	ldr	r3, [pc, #4]	; (80040c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80040ba:	6818      	ldr	r0, [r3, #0]
}
 80040bc:	4770      	bx	lr
 80040be:	46c0      	nop			; (mov r8, r8)
 80040c0:	20000004 	.word	0x20000004

080040c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040c4:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040c6:	f7ff fff7 	bl	80040b8 <HAL_RCC_GetHCLKFreq>
 80040ca:	4b04      	ldr	r3, [pc, #16]	; (80040dc <HAL_RCC_GetPCLK1Freq+0x18>)
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	0a12      	lsrs	r2, r2, #8
 80040d0:	2307      	movs	r3, #7
 80040d2:	4013      	ands	r3, r2
 80040d4:	4a02      	ldr	r2, [pc, #8]	; (80040e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80040d6:	5cd3      	ldrb	r3, [r2, r3]
 80040d8:	40d8      	lsrs	r0, r3
}
 80040da:	bd10      	pop	{r4, pc}
 80040dc:	40021000 	.word	0x40021000
 80040e0:	080068c8 	.word	0x080068c8

080040e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040e4:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040e6:	f7ff ffe7 	bl	80040b8 <HAL_RCC_GetHCLKFreq>
 80040ea:	4b04      	ldr	r3, [pc, #16]	; (80040fc <HAL_RCC_GetPCLK2Freq+0x18>)
 80040ec:	68da      	ldr	r2, [r3, #12]
 80040ee:	0ad2      	lsrs	r2, r2, #11
 80040f0:	2307      	movs	r3, #7
 80040f2:	4013      	ands	r3, r2
 80040f4:	4a02      	ldr	r2, [pc, #8]	; (8004100 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80040f6:	5cd3      	ldrb	r3, [r2, r3]
 80040f8:	40d8      	lsrs	r0, r3
}
 80040fa:	bd10      	pop	{r4, pc}
 80040fc:	40021000 	.word	0x40021000
 8004100:	080068c8 	.word	0x080068c8

08004104 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004104:	b570      	push	{r4, r5, r6, lr}
 8004106:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004108:	6803      	ldr	r3, [r0, #0]
 800410a:	069b      	lsls	r3, r3, #26
 800410c:	d54c      	bpl.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410e:	4b5b      	ldr	r3, [pc, #364]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	d500      	bpl.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x14>
 8004116:	e071      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004118:	4a58      	ldr	r2, [pc, #352]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800411a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800411c:	2380      	movs	r3, #128	; 0x80
 800411e:	055b      	lsls	r3, r3, #21
 8004120:	430b      	orrs	r3, r1
 8004122:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8004124:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004126:	4b56      	ldr	r3, [pc, #344]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	05db      	lsls	r3, r3, #23
 800412c:	d568      	bpl.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xfc>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800412e:	4b53      	ldr	r3, [pc, #332]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004130:	6819      	ldr	r1, [r3, #0]
 8004132:	23c0      	movs	r3, #192	; 0xc0
 8004134:	039b      	lsls	r3, r3, #14
 8004136:	4019      	ands	r1, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004138:	6862      	ldr	r2, [r4, #4]
 800413a:	4013      	ands	r3, r2
 800413c:	428b      	cmp	r3, r1
 800413e:	d006      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x4a>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004140:	23c0      	movs	r3, #192	; 0xc0
 8004142:	029b      	lsls	r3, r3, #10
 8004144:	0011      	movs	r1, r2
 8004146:	4019      	ands	r1, r3
 8004148:	4299      	cmp	r1, r3
 800414a:	d100      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 800414c:	e06d      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x126>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800414e:	4b4b      	ldr	r3, [pc, #300]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004152:	21c0      	movs	r1, #192	; 0xc0
 8004154:	0289      	lsls	r1, r1, #10
 8004156:	400b      	ands	r3, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004158:	d015      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x82>
 800415a:	400a      	ands	r2, r1
 800415c:	429a      	cmp	r2, r3
 800415e:	d012      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x82>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004160:	6823      	ldr	r3, [r4, #0]
 8004162:	069b      	lsls	r3, r3, #26
 8004164:	d50f      	bpl.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x82>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004166:	4b45      	ldr	r3, [pc, #276]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004168:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800416a:	4a46      	ldr	r2, [pc, #280]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800416c:	4002      	ands	r2, r0

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800416e:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8004170:	2180      	movs	r1, #128	; 0x80
 8004172:	0309      	lsls	r1, r1, #12
 8004174:	4331      	orrs	r1, r6
 8004176:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004178:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800417a:	4e43      	ldr	r6, [pc, #268]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800417c:	4031      	ands	r1, r6
 800417e:	6519      	str	r1, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004180:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004182:	05c3      	lsls	r3, r0, #23
 8004184:	d458      	bmi.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x134>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004186:	6863      	ldr	r3, [r4, #4]
 8004188:	22c0      	movs	r2, #192	; 0xc0
 800418a:	0292      	lsls	r2, r2, #10
 800418c:	0019      	movs	r1, r3
 800418e:	4011      	ands	r1, r2
 8004190:	4291      	cmp	r1, r2
 8004192:	d060      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004194:	4939      	ldr	r1, [pc, #228]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004196:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8004198:	22c0      	movs	r2, #192	; 0xc0
 800419a:	0292      	lsls	r2, r2, #10
 800419c:	6860      	ldr	r0, [r4, #4]
 800419e:	4002      	ands	r2, r0
 80041a0:	4313      	orrs	r3, r2
 80041a2:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041a4:	2d01      	cmp	r5, #1
 80041a6:	d060      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x166>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	079b      	lsls	r3, r3, #30
 80041ac:	d506      	bpl.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041ae:	4a33      	ldr	r2, [pc, #204]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80041b0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80041b2:	210c      	movs	r1, #12
 80041b4:	438b      	bics	r3, r1
 80041b6:	68a1      	ldr	r1, [r4, #8]
 80041b8:	430b      	orrs	r3, r1
 80041ba:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041bc:	6823      	ldr	r3, [r4, #0]
 80041be:	075b      	lsls	r3, r3, #29
 80041c0:	d506      	bpl.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041c2:	4a2e      	ldr	r2, [pc, #184]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80041c4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80041c6:	4931      	ldr	r1, [pc, #196]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80041c8:	400b      	ands	r3, r1
 80041ca:	68e1      	ldr	r1, [r4, #12]
 80041cc:	430b      	orrs	r3, r1
 80041ce:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	071b      	lsls	r3, r3, #28
 80041d4:	d506      	bpl.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041d6:	4a29      	ldr	r2, [pc, #164]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80041d8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80041da:	492d      	ldr	r1, [pc, #180]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80041dc:	400b      	ands	r3, r1
 80041de:	6921      	ldr	r1, [r4, #16]
 80041e0:	430b      	orrs	r3, r1
 80041e2:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041e4:	6823      	ldr	r3, [r4, #0]
 80041e6:	061b      	lsls	r3, r3, #24
 80041e8:	d545      	bpl.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x172>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80041ea:	4a24      	ldr	r2, [pc, #144]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80041ec:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80041ee:	4929      	ldr	r1, [pc, #164]	; (8004294 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80041f0:	400b      	ands	r3, r1
 80041f2:	6961      	ldr	r1, [r4, #20]
 80041f4:	430b      	orrs	r3, r1
 80041f6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 80041f8:	2000      	movs	r0, #0
}
 80041fa:	bd70      	pop	{r4, r5, r6, pc}
  FlagStatus       pwrclkchanged = RESET;
 80041fc:	2500      	movs	r5, #0
 80041fe:	e792      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004200:	4a1f      	ldr	r2, [pc, #124]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 8004202:	6811      	ldr	r1, [r2, #0]
 8004204:	2380      	movs	r3, #128	; 0x80
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	430b      	orrs	r3, r1
 800420a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800420c:	f7ff f83c 	bl	8003288 <HAL_GetTick>
 8004210:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004212:	4b1b      	ldr	r3, [pc, #108]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	05db      	lsls	r3, r3, #23
 8004218:	d500      	bpl.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x118>
 800421a:	e788      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x2a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800421c:	f7ff f834 	bl	8003288 <HAL_GetTick>
 8004220:	1b80      	subs	r0, r0, r6
 8004222:	2864      	cmp	r0, #100	; 0x64
 8004224:	d9f5      	bls.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x10e>
          return HAL_TIMEOUT;
 8004226:	2003      	movs	r0, #3
 8004228:	e7e7      	b.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xf6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800422a:	4b14      	ldr	r3, [pc, #80]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	039b      	lsls	r3, r3, #14
 8004230:	d400      	bmi.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8004232:	e78c      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x4a>
          return HAL_ERROR;
 8004234:	2001      	movs	r0, #1
 8004236:	e7e0      	b.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xf6>
        tickstart = HAL_GetTick();
 8004238:	f7ff f826 	bl	8003288 <HAL_GetTick>
 800423c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800423e:	4b0f      	ldr	r3, [pc, #60]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004242:	059b      	lsls	r3, r3, #22
 8004244:	d49f      	bmi.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x82>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004246:	f7ff f81f 	bl	8003288 <HAL_GetTick>
 800424a:	1b80      	subs	r0, r0, r6
 800424c:	4b12      	ldr	r3, [pc, #72]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800424e:	4298      	cmp	r0, r3
 8004250:	d9f5      	bls.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x13a>
            return HAL_TIMEOUT;
 8004252:	2003      	movs	r0, #3
 8004254:	e7d1      	b.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xf6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004256:	4909      	ldr	r1, [pc, #36]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8004258:	680a      	ldr	r2, [r1, #0]
 800425a:	4810      	ldr	r0, [pc, #64]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800425c:	4002      	ands	r2, r0
 800425e:	20c0      	movs	r0, #192	; 0xc0
 8004260:	0380      	lsls	r0, r0, #14
 8004262:	4003      	ands	r3, r0
 8004264:	4313      	orrs	r3, r2
 8004266:	600b      	str	r3, [r1, #0]
 8004268:	e794      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x90>
      __HAL_RCC_PWR_CLK_DISABLE();
 800426a:	000a      	movs	r2, r1
 800426c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800426e:	490c      	ldr	r1, [pc, #48]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004270:	400b      	ands	r3, r1
 8004272:	6393      	str	r3, [r2, #56]	; 0x38
 8004274:	e798      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  return HAL_OK;
 8004276:	2000      	movs	r0, #0
 8004278:	e7bf      	b.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xf6>
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	40021000 	.word	0x40021000
 8004280:	40007000 	.word	0x40007000
 8004284:	fffcffff 	.word	0xfffcffff
 8004288:	fff7ffff 	.word	0xfff7ffff
 800428c:	fffff3ff 	.word	0xfffff3ff
 8004290:	ffffcfff 	.word	0xffffcfff
 8004294:	fff3ffff 	.word	0xfff3ffff
 8004298:	00001388 	.word	0x00001388
 800429c:	ffcfffff 	.word	0xffcfffff
 80042a0:	efffffff 	.word	0xefffffff

080042a4 <TIM_Base_SetConfig>:
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042a4:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042a6:	2280      	movs	r2, #128	; 0x80
 80042a8:	05d2      	lsls	r2, r2, #23
 80042aa:	4290      	cmp	r0, r2
 80042ac:	d005      	beq.n	80042ba <TIM_Base_SetConfig+0x16>
 80042ae:	4a12      	ldr	r2, [pc, #72]	; (80042f8 <TIM_Base_SetConfig+0x54>)
 80042b0:	4290      	cmp	r0, r2
 80042b2:	d002      	beq.n	80042ba <TIM_Base_SetConfig+0x16>
 80042b4:	4a11      	ldr	r2, [pc, #68]	; (80042fc <TIM_Base_SetConfig+0x58>)
 80042b6:	4290      	cmp	r0, r2
 80042b8:	d103      	bne.n	80042c2 <TIM_Base_SetConfig+0x1e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042ba:	2270      	movs	r2, #112	; 0x70
 80042bc:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80042be:	684a      	ldr	r2, [r1, #4]
 80042c0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042c2:	2280      	movs	r2, #128	; 0x80
 80042c4:	05d2      	lsls	r2, r2, #23
 80042c6:	4290      	cmp	r0, r2
 80042c8:	d005      	beq.n	80042d6 <TIM_Base_SetConfig+0x32>
 80042ca:	4a0b      	ldr	r2, [pc, #44]	; (80042f8 <TIM_Base_SetConfig+0x54>)
 80042cc:	4290      	cmp	r0, r2
 80042ce:	d002      	beq.n	80042d6 <TIM_Base_SetConfig+0x32>
 80042d0:	4a0a      	ldr	r2, [pc, #40]	; (80042fc <TIM_Base_SetConfig+0x58>)
 80042d2:	4290      	cmp	r0, r2
 80042d4:	d103      	bne.n	80042de <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042d6:	4a0a      	ldr	r2, [pc, #40]	; (8004300 <TIM_Base_SetConfig+0x5c>)
 80042d8:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042da:	68ca      	ldr	r2, [r1, #12]
 80042dc:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042de:	2280      	movs	r2, #128	; 0x80
 80042e0:	4393      	bics	r3, r2
 80042e2:	690a      	ldr	r2, [r1, #16]
 80042e4:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80042e6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042e8:	688b      	ldr	r3, [r1, #8]
 80042ea:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042ec:	680b      	ldr	r3, [r1, #0]
 80042ee:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042f0:	2301      	movs	r3, #1
 80042f2:	6143      	str	r3, [r0, #20]
}
 80042f4:	4770      	bx	lr
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	40010800 	.word	0x40010800
 80042fc:	40011400 	.word	0x40011400
 8004300:	fffffcff 	.word	0xfffffcff

08004304 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004304:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004306:	6a03      	ldr	r3, [r0, #32]
 8004308:	2201      	movs	r2, #1
 800430a:	4393      	bics	r3, r2
 800430c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004310:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004312:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004314:	2573      	movs	r5, #115	; 0x73
 8004316:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004318:	680d      	ldr	r5, [r1, #0]
 800431a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800431c:	2502      	movs	r5, #2
 800431e:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004320:	688d      	ldr	r5, [r1, #8]
 8004322:	432b      	orrs	r3, r5

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004324:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004326:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004328:	684a      	ldr	r2, [r1, #4]
 800432a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800432c:	6203      	str	r3, [r0, #32]
}
 800432e:	bd30      	pop	{r4, r5, pc}

08004330 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004330:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004332:	6a03      	ldr	r3, [r0, #32]
 8004334:	2210      	movs	r2, #16
 8004336:	4393      	bics	r3, r2
 8004338:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800433a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800433c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800433e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004340:	4c08      	ldr	r4, [pc, #32]	; (8004364 <TIM_OC2_SetConfig+0x34>)
 8004342:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004344:	680a      	ldr	r2, [r1, #0]
 8004346:	0212      	lsls	r2, r2, #8
 8004348:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800434a:	2420      	movs	r4, #32
 800434c:	43a3      	bics	r3, r4
 800434e:	001c      	movs	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004350:	688b      	ldr	r3, [r1, #8]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004356:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004358:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800435a:	684a      	ldr	r2, [r1, #4]
 800435c:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800435e:	6203      	str	r3, [r0, #32]
}
 8004360:	bd30      	pop	{r4, r5, pc}
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	ffff8cff 	.word	0xffff8cff

08004368 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004368:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800436a:	6a03      	ldr	r3, [r0, #32]
 800436c:	4a0a      	ldr	r2, [pc, #40]	; (8004398 <TIM_OC3_SetConfig+0x30>)
 800436e:	4013      	ands	r3, r2
 8004370:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004372:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004374:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004376:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004378:	2473      	movs	r4, #115	; 0x73
 800437a:	43a2      	bics	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800437c:	680c      	ldr	r4, [r1, #0]
 800437e:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004380:	4c06      	ldr	r4, [pc, #24]	; (800439c <TIM_OC3_SetConfig+0x34>)
 8004382:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004384:	688b      	ldr	r3, [r1, #8]
 8004386:	021b      	lsls	r3, r3, #8
 8004388:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800438a:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800438c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800438e:	684a      	ldr	r2, [r1, #4]
 8004390:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004392:	6203      	str	r3, [r0, #32]
}
 8004394:	bd30      	pop	{r4, r5, pc}
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	fffffeff 	.word	0xfffffeff
 800439c:	fffffdff 	.word	0xfffffdff

080043a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043a0:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043a2:	6a03      	ldr	r3, [r0, #32]
 80043a4:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <TIM_OC4_SetConfig+0x30>)
 80043a6:	4013      	ands	r3, r2
 80043a8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043aa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ac:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043ae:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b0:	4c08      	ldr	r4, [pc, #32]	; (80043d4 <TIM_OC4_SetConfig+0x34>)
 80043b2:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043b4:	680a      	ldr	r2, [r1, #0]
 80043b6:	0212      	lsls	r2, r2, #8
 80043b8:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043ba:	4c07      	ldr	r4, [pc, #28]	; (80043d8 <TIM_OC4_SetConfig+0x38>)
 80043bc:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043be:	688b      	ldr	r3, [r1, #8]
 80043c0:	031b      	lsls	r3, r3, #12
 80043c2:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043c4:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043c6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043c8:	684a      	ldr	r2, [r1, #4]
 80043ca:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043cc:	6203      	str	r3, [r0, #32]
}
 80043ce:	bd30      	pop	{r4, r5, pc}
 80043d0:	ffffefff 	.word	0xffffefff
 80043d4:	ffff8cff 	.word	0xffff8cff
 80043d8:	ffffdfff 	.word	0xffffdfff

080043dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043dc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043de:	231f      	movs	r3, #31
 80043e0:	4019      	ands	r1, r3
 80043e2:	2401      	movs	r4, #1
 80043e4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043e6:	6a03      	ldr	r3, [r0, #32]
 80043e8:	43a3      	bics	r3, r4
 80043ea:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043ec:	6a03      	ldr	r3, [r0, #32]
 80043ee:	408a      	lsls	r2, r1
 80043f0:	431a      	orrs	r2, r3
 80043f2:	6202      	str	r2, [r0, #32]
}
 80043f4:	bd10      	pop	{r4, pc}

080043f6 <HAL_TIM_PWM_Init>:
{
 80043f6:	b570      	push	{r4, r5, r6, lr}
 80043f8:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80043fa:	d01e      	beq.n	800443a <HAL_TIM_PWM_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 80043fc:	2339      	movs	r3, #57	; 0x39
 80043fe:	5cc3      	ldrb	r3, [r0, r3]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d014      	beq.n	800442e <HAL_TIM_PWM_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8004404:	2539      	movs	r5, #57	; 0x39
 8004406:	2302      	movs	r3, #2
 8004408:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800440a:	1d21      	adds	r1, r4, #4
 800440c:	6820      	ldr	r0, [r4, #0]
 800440e:	f7ff ff49 	bl	80042a4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004412:	2301      	movs	r3, #1
 8004414:	223e      	movs	r2, #62	; 0x3e
 8004416:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004418:	3a04      	subs	r2, #4
 800441a:	54a3      	strb	r3, [r4, r2]
 800441c:	3201      	adds	r2, #1
 800441e:	54a3      	strb	r3, [r4, r2]
 8004420:	3201      	adds	r2, #1
 8004422:	54a3      	strb	r3, [r4, r2]
 8004424:	3201      	adds	r2, #1
 8004426:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8004428:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800442a:	2000      	movs	r0, #0
}
 800442c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800442e:	3338      	adds	r3, #56	; 0x38
 8004430:	2200      	movs	r2, #0
 8004432:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8004434:	f7fe fce4 	bl	8002e00 <HAL_TIM_PWM_MspInit>
 8004438:	e7e4      	b.n	8004404 <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 800443a:	2001      	movs	r0, #1
 800443c:	e7f6      	b.n	800442c <HAL_TIM_PWM_Init+0x36>
	...

08004440 <HAL_TIM_PWM_Start>:
{
 8004440:	b510      	push	{r4, lr}
 8004442:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004444:	2900      	cmp	r1, #0
 8004446:	d121      	bne.n	800448c <HAL_TIM_PWM_Start+0x4c>
 8004448:	233a      	movs	r3, #58	; 0x3a
 800444a:	5cc3      	ldrb	r3, [r0, r3]
 800444c:	3b01      	subs	r3, #1
 800444e:	1e5a      	subs	r2, r3, #1
 8004450:	4193      	sbcs	r3, r2
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d14d      	bne.n	80044f4 <HAL_TIM_PWM_Start+0xb4>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004458:	2900      	cmp	r1, #0
 800445a:	d130      	bne.n	80044be <HAL_TIM_PWM_Start+0x7e>
 800445c:	333a      	adds	r3, #58	; 0x3a
 800445e:	2202      	movs	r2, #2
 8004460:	54e2      	strb	r2, [r4, r3]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004462:	2201      	movs	r2, #1
 8004464:	6820      	ldr	r0, [r4, #0]
 8004466:	f7ff ffb9 	bl	80043dc <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	2280      	movs	r2, #128	; 0x80
 800446e:	05d2      	lsls	r2, r2, #23
 8004470:	4293      	cmp	r3, r2
 8004472:	d034      	beq.n	80044de <HAL_TIM_PWM_Start+0x9e>
 8004474:	4a21      	ldr	r2, [pc, #132]	; (80044fc <HAL_TIM_PWM_Start+0xbc>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d031      	beq.n	80044de <HAL_TIM_PWM_Start+0x9e>
 800447a:	4a21      	ldr	r2, [pc, #132]	; (8004500 <HAL_TIM_PWM_Start+0xc0>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d02e      	beq.n	80044de <HAL_TIM_PWM_Start+0x9e>
    __HAL_TIM_ENABLE(htim);
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	2101      	movs	r1, #1
 8004484:	430a      	orrs	r2, r1
 8004486:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004488:	2000      	movs	r0, #0
 800448a:	e034      	b.n	80044f6 <HAL_TIM_PWM_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800448c:	2904      	cmp	r1, #4
 800448e:	d008      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x62>
 8004490:	2908      	cmp	r1, #8
 8004492:	d00d      	beq.n	80044b0 <HAL_TIM_PWM_Start+0x70>
 8004494:	233d      	movs	r3, #61	; 0x3d
 8004496:	5cc3      	ldrb	r3, [r0, r3]
 8004498:	3b01      	subs	r3, #1
 800449a:	1e5a      	subs	r2, r3, #1
 800449c:	4193      	sbcs	r3, r2
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	e7d8      	b.n	8004454 <HAL_TIM_PWM_Start+0x14>
 80044a2:	233b      	movs	r3, #59	; 0x3b
 80044a4:	5cc3      	ldrb	r3, [r0, r3]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	1e5a      	subs	r2, r3, #1
 80044aa:	4193      	sbcs	r3, r2
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	e7d1      	b.n	8004454 <HAL_TIM_PWM_Start+0x14>
 80044b0:	233c      	movs	r3, #60	; 0x3c
 80044b2:	5cc3      	ldrb	r3, [r0, r3]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	1e5a      	subs	r2, r3, #1
 80044b8:	4193      	sbcs	r3, r2
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	e7ca      	b.n	8004454 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044be:	2904      	cmp	r1, #4
 80044c0:	d005      	beq.n	80044ce <HAL_TIM_PWM_Start+0x8e>
 80044c2:	2908      	cmp	r1, #8
 80044c4:	d007      	beq.n	80044d6 <HAL_TIM_PWM_Start+0x96>
 80044c6:	233d      	movs	r3, #61	; 0x3d
 80044c8:	2202      	movs	r2, #2
 80044ca:	54e2      	strb	r2, [r4, r3]
 80044cc:	e7c9      	b.n	8004462 <HAL_TIM_PWM_Start+0x22>
 80044ce:	233b      	movs	r3, #59	; 0x3b
 80044d0:	2202      	movs	r2, #2
 80044d2:	54e2      	strb	r2, [r4, r3]
 80044d4:	e7c5      	b.n	8004462 <HAL_TIM_PWM_Start+0x22>
 80044d6:	233c      	movs	r3, #60	; 0x3c
 80044d8:	2202      	movs	r2, #2
 80044da:	54e2      	strb	r2, [r4, r3]
 80044dc:	e7c1      	b.n	8004462 <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044de:	6899      	ldr	r1, [r3, #8]
 80044e0:	2207      	movs	r2, #7
 80044e2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e4:	2a06      	cmp	r2, #6
 80044e6:	d007      	beq.n	80044f8 <HAL_TIM_PWM_Start+0xb8>
      __HAL_TIM_ENABLE(htim);
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	2101      	movs	r1, #1
 80044ec:	430a      	orrs	r2, r1
 80044ee:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80044f0:	2000      	movs	r0, #0
 80044f2:	e000      	b.n	80044f6 <HAL_TIM_PWM_Start+0xb6>
    return HAL_ERROR;
 80044f4:	2001      	movs	r0, #1
}
 80044f6:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80044f8:	2000      	movs	r0, #0
 80044fa:	e7fc      	b.n	80044f6 <HAL_TIM_PWM_Start+0xb6>
 80044fc:	40010800 	.word	0x40010800
 8004500:	40011400 	.word	0x40011400

08004504 <HAL_TIM_PWM_Stop>:
{
 8004504:	b570      	push	{r4, r5, r6, lr}
 8004506:	0004      	movs	r4, r0
 8004508:	000d      	movs	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800450a:	2200      	movs	r2, #0
 800450c:	6800      	ldr	r0, [r0, #0]
 800450e:	f7ff ff65 	bl	80043dc <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	6a19      	ldr	r1, [r3, #32]
 8004516:	4a0f      	ldr	r2, [pc, #60]	; (8004554 <HAL_TIM_PWM_Stop+0x50>)
 8004518:	4211      	tst	r1, r2
 800451a:	d103      	bne.n	8004524 <HAL_TIM_PWM_Stop+0x20>
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	2101      	movs	r1, #1
 8004520:	438a      	bics	r2, r1
 8004522:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004524:	2d00      	cmp	r5, #0
 8004526:	d007      	beq.n	8004538 <HAL_TIM_PWM_Stop+0x34>
 8004528:	2d04      	cmp	r5, #4
 800452a:	d00a      	beq.n	8004542 <HAL_TIM_PWM_Stop+0x3e>
 800452c:	2d08      	cmp	r5, #8
 800452e:	d00c      	beq.n	800454a <HAL_TIM_PWM_Stop+0x46>
 8004530:	233d      	movs	r3, #61	; 0x3d
 8004532:	2201      	movs	r2, #1
 8004534:	54e2      	strb	r2, [r4, r3]
 8004536:	e002      	b.n	800453e <HAL_TIM_PWM_Stop+0x3a>
 8004538:	233a      	movs	r3, #58	; 0x3a
 800453a:	2201      	movs	r2, #1
 800453c:	54e2      	strb	r2, [r4, r3]
}
 800453e:	2000      	movs	r0, #0
 8004540:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004542:	233b      	movs	r3, #59	; 0x3b
 8004544:	2201      	movs	r2, #1
 8004546:	54e2      	strb	r2, [r4, r3]
 8004548:	e7f9      	b.n	800453e <HAL_TIM_PWM_Stop+0x3a>
 800454a:	233c      	movs	r3, #60	; 0x3c
 800454c:	2201      	movs	r2, #1
 800454e:	54e2      	strb	r2, [r4, r3]
 8004550:	e7f5      	b.n	800453e <HAL_TIM_PWM_Stop+0x3a>
 8004552:	46c0      	nop			; (mov r8, r8)
 8004554:	00001111 	.word	0x00001111

08004558 <HAL_TIM_PWM_ConfigChannel>:
{
 8004558:	b570      	push	{r4, r5, r6, lr}
 800455a:	0004      	movs	r4, r0
 800455c:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 800455e:	2338      	movs	r3, #56	; 0x38
 8004560:	5cc3      	ldrb	r3, [r0, r3]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d068      	beq.n	8004638 <HAL_TIM_PWM_ConfigChannel+0xe0>
 8004566:	2338      	movs	r3, #56	; 0x38
 8004568:	2101      	movs	r1, #1
 800456a:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 800456c:	2a04      	cmp	r2, #4
 800456e:	d035      	beq.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x84>
 8004570:	d91a      	bls.n	80045a8 <HAL_TIM_PWM_ConfigChannel+0x50>
 8004572:	2a08      	cmp	r2, #8
 8004574:	d049      	beq.n	800460a <HAL_TIM_PWM_ConfigChannel+0xb2>
 8004576:	2a0c      	cmp	r2, #12
 8004578:	d15c      	bne.n	8004634 <HAL_TIM_PWM_ConfigChannel+0xdc>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800457a:	0029      	movs	r1, r5
 800457c:	6800      	ldr	r0, [r0, #0]
 800457e:	f7ff ff0f 	bl	80043a0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004582:	6822      	ldr	r2, [r4, #0]
 8004584:	69d1      	ldr	r1, [r2, #28]
 8004586:	2380      	movs	r3, #128	; 0x80
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	430b      	orrs	r3, r1
 800458c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800458e:	6822      	ldr	r2, [r4, #0]
 8004590:	69d3      	ldr	r3, [r2, #28]
 8004592:	492a      	ldr	r1, [pc, #168]	; (800463c <HAL_TIM_PWM_ConfigChannel+0xe4>)
 8004594:	400b      	ands	r3, r1
 8004596:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004598:	6821      	ldr	r1, [r4, #0]
 800459a:	69cb      	ldr	r3, [r1, #28]
 800459c:	68ea      	ldr	r2, [r5, #12]
 800459e:	0212      	lsls	r2, r2, #8
 80045a0:	4313      	orrs	r3, r2
 80045a2:	61cb      	str	r3, [r1, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80045a4:	2000      	movs	r0, #0
      break;
 80045a6:	e015      	b.n	80045d4 <HAL_TIM_PWM_ConfigChannel+0x7c>
  switch (Channel)
 80045a8:	2a00      	cmp	r2, #0
 80045aa:	d143      	bne.n	8004634 <HAL_TIM_PWM_ConfigChannel+0xdc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045ac:	0029      	movs	r1, r5
 80045ae:	6800      	ldr	r0, [r0, #0]
 80045b0:	f7ff fea8 	bl	8004304 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045b4:	6822      	ldr	r2, [r4, #0]
 80045b6:	6993      	ldr	r3, [r2, #24]
 80045b8:	2108      	movs	r1, #8
 80045ba:	430b      	orrs	r3, r1
 80045bc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045be:	6822      	ldr	r2, [r4, #0]
 80045c0:	6993      	ldr	r3, [r2, #24]
 80045c2:	3904      	subs	r1, #4
 80045c4:	438b      	bics	r3, r1
 80045c6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045c8:	6822      	ldr	r2, [r4, #0]
 80045ca:	6993      	ldr	r3, [r2, #24]
 80045cc:	68e9      	ldr	r1, [r5, #12]
 80045ce:	430b      	orrs	r3, r1
 80045d0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80045d2:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 80045d4:	2338      	movs	r3, #56	; 0x38
 80045d6:	2200      	movs	r2, #0
 80045d8:	54e2      	strb	r2, [r4, r3]
}
 80045da:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045dc:	0029      	movs	r1, r5
 80045de:	6800      	ldr	r0, [r0, #0]
 80045e0:	f7ff fea6 	bl	8004330 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045e4:	6822      	ldr	r2, [r4, #0]
 80045e6:	6991      	ldr	r1, [r2, #24]
 80045e8:	2380      	movs	r3, #128	; 0x80
 80045ea:	011b      	lsls	r3, r3, #4
 80045ec:	430b      	orrs	r3, r1
 80045ee:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045f0:	6822      	ldr	r2, [r4, #0]
 80045f2:	6993      	ldr	r3, [r2, #24]
 80045f4:	4911      	ldr	r1, [pc, #68]	; (800463c <HAL_TIM_PWM_ConfigChannel+0xe4>)
 80045f6:	400b      	ands	r3, r1
 80045f8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045fa:	6821      	ldr	r1, [r4, #0]
 80045fc:	698b      	ldr	r3, [r1, #24]
 80045fe:	68ea      	ldr	r2, [r5, #12]
 8004600:	0212      	lsls	r2, r2, #8
 8004602:	4313      	orrs	r3, r2
 8004604:	618b      	str	r3, [r1, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004606:	2000      	movs	r0, #0
      break;
 8004608:	e7e4      	b.n	80045d4 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800460a:	0029      	movs	r1, r5
 800460c:	6800      	ldr	r0, [r0, #0]
 800460e:	f7ff feab 	bl	8004368 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004612:	6822      	ldr	r2, [r4, #0]
 8004614:	69d3      	ldr	r3, [r2, #28]
 8004616:	2108      	movs	r1, #8
 8004618:	430b      	orrs	r3, r1
 800461a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800461c:	6822      	ldr	r2, [r4, #0]
 800461e:	69d3      	ldr	r3, [r2, #28]
 8004620:	3904      	subs	r1, #4
 8004622:	438b      	bics	r3, r1
 8004624:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004626:	6822      	ldr	r2, [r4, #0]
 8004628:	69d3      	ldr	r3, [r2, #28]
 800462a:	68e9      	ldr	r1, [r5, #12]
 800462c:	430b      	orrs	r3, r1
 800462e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004630:	2000      	movs	r0, #0
      break;
 8004632:	e7cf      	b.n	80045d4 <HAL_TIM_PWM_ConfigChannel+0x7c>
      status = HAL_ERROR;
 8004634:	2001      	movs	r0, #1
 8004636:	e7cd      	b.n	80045d4 <HAL_TIM_PWM_ConfigChannel+0x7c>
  __HAL_LOCK(htim);
 8004638:	2002      	movs	r0, #2
 800463a:	e7ce      	b.n	80045da <HAL_TIM_PWM_ConfigChannel+0x82>
 800463c:	fffffbff 	.word	0xfffffbff

08004640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004640:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004642:	2338      	movs	r3, #56	; 0x38
 8004644:	5cc3      	ldrb	r3, [r0, r3]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d025      	beq.n	8004696 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800464a:	2338      	movs	r3, #56	; 0x38
 800464c:	2201      	movs	r2, #1
 800464e:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004650:	3301      	adds	r3, #1
 8004652:	3201      	adds	r2, #1
 8004654:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004656:	6803      	ldr	r3, [r0, #0]
 8004658:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800465a:	689c      	ldr	r4, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800465c:	2570      	movs	r5, #112	; 0x70
 800465e:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004660:	680d      	ldr	r5, [r1, #0]
 8004662:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004664:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004666:	6803      	ldr	r3, [r0, #0]
 8004668:	2280      	movs	r2, #128	; 0x80
 800466a:	05d2      	lsls	r2, r2, #23
 800466c:	4293      	cmp	r3, r2
 800466e:	d005      	beq.n	800467c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004670:	4a0a      	ldr	r2, [pc, #40]	; (800469c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d002      	beq.n	800467c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004676:	4a0a      	ldr	r2, [pc, #40]	; (80046a0 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d104      	bne.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800467c:	2280      	movs	r2, #128	; 0x80
 800467e:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004680:	684a      	ldr	r2, [r1, #4]
 8004682:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004684:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004686:	2339      	movs	r3, #57	; 0x39
 8004688:	2201      	movs	r2, #1
 800468a:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800468c:	3b01      	subs	r3, #1
 800468e:	2200      	movs	r2, #0
 8004690:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8004692:	2000      	movs	r0, #0
}
 8004694:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8004696:	2002      	movs	r0, #2
 8004698:	e7fc      	b.n	8004694 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800469a:	46c0      	nop			; (mov r8, r8)
 800469c:	40010800 	.word	0x40010800
 80046a0:	40011400 	.word	0x40011400

080046a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046a4:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046a6:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046aa:	2201      	movs	r2, #1
 80046ac:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046b0:	6801      	ldr	r1, [r0, #0]
 80046b2:	680b      	ldr	r3, [r1, #0]
 80046b4:	4d11      	ldr	r5, [pc, #68]	; (80046fc <UART_EndRxTransfer+0x58>)
 80046b6:	402b      	ands	r3, r5
 80046b8:	600b      	str	r3, [r1, #0]
 80046ba:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046be:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c6:	6801      	ldr	r1, [r0, #0]
 80046c8:	688b      	ldr	r3, [r1, #8]
 80046ca:	4393      	bics	r3, r2
 80046cc:	608b      	str	r3, [r1, #8]
 80046ce:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d005      	beq.n	80046e4 <UART_EndRxTransfer+0x40>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046d8:	2320      	movs	r3, #32
 80046da:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046dc:	2300      	movs	r3, #0
 80046de:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046e0:	6643      	str	r3, [r0, #100]	; 0x64
}
 80046e2:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e8:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ec:	6802      	ldr	r2, [r0, #0]
 80046ee:	6813      	ldr	r3, [r2, #0]
 80046f0:	2410      	movs	r4, #16
 80046f2:	43a3      	bics	r3, r4
 80046f4:	6013      	str	r3, [r2, #0]
 80046f6:	f381 8810 	msr	PRIMASK, r1
 80046fa:	e7ed      	b.n	80046d8 <UART_EndRxTransfer+0x34>
 80046fc:	fffffedf 	.word	0xfffffedf

08004700 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004700:	b530      	push	{r4, r5, lr}
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004702:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004704:	2b21      	cmp	r3, #33	; 0x21
 8004706:	d000      	beq.n	800470a <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004708:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 800470a:	3331      	adds	r3, #49	; 0x31
 800470c:	5ac3      	ldrh	r3, [r0, r3]
 800470e:	b29b      	uxth	r3, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00c      	beq.n	800472e <UART_TxISR_8BIT+0x2e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004714:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004716:	781a      	ldrb	r2, [r3, #0]
 8004718:	6803      	ldr	r3, [r0, #0]
 800471a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800471c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800471e:	3301      	adds	r3, #1
 8004720:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8004722:	2252      	movs	r2, #82	; 0x52
 8004724:	5a83      	ldrh	r3, [r0, r2]
 8004726:	3b01      	subs	r3, #1
 8004728:	b29b      	uxth	r3, r3
 800472a:	5283      	strh	r3, [r0, r2]
}
 800472c:	e7ec      	b.n	8004708 <UART_TxISR_8BIT+0x8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800472e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004732:	2201      	movs	r2, #1
 8004734:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004738:	6801      	ldr	r1, [r0, #0]
 800473a:	680b      	ldr	r3, [r1, #0]
 800473c:	2580      	movs	r5, #128	; 0x80
 800473e:	43ab      	bics	r3, r5
 8004740:	600b      	str	r3, [r1, #0]
 8004742:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004746:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800474a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800474e:	6802      	ldr	r2, [r0, #0]
 8004750:	6813      	ldr	r3, [r2, #0]
 8004752:	2040      	movs	r0, #64	; 0x40
 8004754:	4303      	orrs	r3, r0
 8004756:	6013      	str	r3, [r2, #0]
 8004758:	f381 8810 	msr	PRIMASK, r1
 800475c:	e7d4      	b.n	8004708 <UART_TxISR_8BIT+0x8>

0800475e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800475e:	b530      	push	{r4, r5, lr}
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004760:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004762:	2b21      	cmp	r3, #33	; 0x21
 8004764:	d000      	beq.n	8004768 <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004766:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8004768:	3331      	adds	r3, #49	; 0x31
 800476a:	5ac3      	ldrh	r3, [r0, r3]
 800476c:	b29b      	uxth	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00e      	beq.n	8004790 <UART_TxISR_16BIT+0x32>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004772:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004774:	881b      	ldrh	r3, [r3, #0]
 8004776:	6802      	ldr	r2, [r0, #0]
 8004778:	05db      	lsls	r3, r3, #23
 800477a:	0ddb      	lsrs	r3, r3, #23
 800477c:	6293      	str	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800477e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004780:	3302      	adds	r3, #2
 8004782:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8004784:	2252      	movs	r2, #82	; 0x52
 8004786:	5a83      	ldrh	r3, [r0, r2]
 8004788:	3b01      	subs	r3, #1
 800478a:	b29b      	uxth	r3, r3
 800478c:	5283      	strh	r3, [r0, r2]
}
 800478e:	e7ea      	b.n	8004766 <UART_TxISR_16BIT+0x8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004790:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004794:	2201      	movs	r2, #1
 8004796:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800479a:	6801      	ldr	r1, [r0, #0]
 800479c:	680b      	ldr	r3, [r1, #0]
 800479e:	2580      	movs	r5, #128	; 0x80
 80047a0:	43ab      	bics	r3, r5
 80047a2:	600b      	str	r3, [r1, #0]
 80047a4:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047a8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ac:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047b0:	6802      	ldr	r2, [r0, #0]
 80047b2:	6813      	ldr	r3, [r2, #0]
 80047b4:	2040      	movs	r0, #64	; 0x40
 80047b6:	4303      	orrs	r3, r0
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	f381 8810 	msr	PRIMASK, r1
 80047be:	e7d2      	b.n	8004766 <UART_TxISR_16BIT+0x8>

080047c0 <HAL_UART_Transmit_IT>:
{
 80047c0:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80047c2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d13e      	bne.n	8004846 <HAL_UART_Transmit_IT+0x86>
    if ((pData == NULL) || (Size == 0U))
 80047c8:	2900      	cmp	r1, #0
 80047ca:	d03e      	beq.n	800484a <HAL_UART_Transmit_IT+0x8a>
 80047cc:	2a00      	cmp	r2, #0
 80047ce:	d03e      	beq.n	800484e <HAL_UART_Transmit_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047d0:	6883      	ldr	r3, [r0, #8]
 80047d2:	2480      	movs	r4, #128	; 0x80
 80047d4:	0164      	lsls	r4, r4, #5
 80047d6:	42a3      	cmp	r3, r4
 80047d8:	d028      	beq.n	800482c <HAL_UART_Transmit_IT+0x6c>
    __HAL_LOCK(huart);
 80047da:	2474      	movs	r4, #116	; 0x74
 80047dc:	5d04      	ldrb	r4, [r0, r4]
 80047de:	2c01      	cmp	r4, #1
 80047e0:	d037      	beq.n	8004852 <HAL_UART_Transmit_IT+0x92>
 80047e2:	2474      	movs	r4, #116	; 0x74
 80047e4:	2501      	movs	r5, #1
 80047e6:	5505      	strb	r5, [r0, r4]
    huart->pTxBuffPtr  = pData;
 80047e8:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80047ea:	2150      	movs	r1, #80	; 0x50
 80047ec:	5242      	strh	r2, [r0, r1]
    huart->TxXferCount = Size;
 80047ee:	3102      	adds	r1, #2
 80047f0:	5242      	strh	r2, [r0, r1]
    huart->TxISR       = NULL;
 80047f2:	2200      	movs	r2, #0
 80047f4:	6682      	str	r2, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047f6:	312e      	adds	r1, #46	; 0x2e
 80047f8:	5042      	str	r2, [r0, r1]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047fa:	3221      	adds	r2, #33	; 0x21
 80047fc:	6782      	str	r2, [r0, #120]	; 0x78
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047fe:	2280      	movs	r2, #128	; 0x80
 8004800:	0152      	lsls	r2, r2, #5
 8004802:	4293      	cmp	r3, r2
 8004804:	d019      	beq.n	800483a <HAL_UART_Transmit_IT+0x7a>
      huart->TxISR = UART_TxISR_8BIT;
 8004806:	4b14      	ldr	r3, [pc, #80]	; (8004858 <HAL_UART_Transmit_IT+0x98>)
 8004808:	6683      	str	r3, [r0, #104]	; 0x68
    __HAL_UNLOCK(huart);
 800480a:	2374      	movs	r3, #116	; 0x74
 800480c:	2200      	movs	r2, #0
 800480e:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004810:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004814:	3b73      	subs	r3, #115	; 0x73
 8004816:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800481a:	6802      	ldr	r2, [r0, #0]
 800481c:	6813      	ldr	r3, [r2, #0]
 800481e:	2080      	movs	r0, #128	; 0x80
 8004820:	4303      	orrs	r3, r0
 8004822:	6013      	str	r3, [r2, #0]
 8004824:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8004828:	2000      	movs	r0, #0
 800482a:	e00d      	b.n	8004848 <HAL_UART_Transmit_IT+0x88>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800482c:	6904      	ldr	r4, [r0, #16]
 800482e:	2c00      	cmp	r4, #0
 8004830:	d1d3      	bne.n	80047da <HAL_UART_Transmit_IT+0x1a>
      if ((((uint32_t)pData) & 1U) != 0U)
 8004832:	07cc      	lsls	r4, r1, #31
 8004834:	d5d1      	bpl.n	80047da <HAL_UART_Transmit_IT+0x1a>
        return  HAL_ERROR;
 8004836:	2001      	movs	r0, #1
 8004838:	e006      	b.n	8004848 <HAL_UART_Transmit_IT+0x88>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800483a:	6903      	ldr	r3, [r0, #16]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1e2      	bne.n	8004806 <HAL_UART_Transmit_IT+0x46>
      huart->TxISR = UART_TxISR_16BIT;
 8004840:	4b06      	ldr	r3, [pc, #24]	; (800485c <HAL_UART_Transmit_IT+0x9c>)
 8004842:	6683      	str	r3, [r0, #104]	; 0x68
 8004844:	e7e1      	b.n	800480a <HAL_UART_Transmit_IT+0x4a>
    return HAL_BUSY;
 8004846:	2002      	movs	r0, #2
}
 8004848:	bd30      	pop	{r4, r5, pc}
      return HAL_ERROR;
 800484a:	2001      	movs	r0, #1
 800484c:	e7fc      	b.n	8004848 <HAL_UART_Transmit_IT+0x88>
 800484e:	2001      	movs	r0, #1
 8004850:	e7fa      	b.n	8004848 <HAL_UART_Transmit_IT+0x88>
    __HAL_LOCK(huart);
 8004852:	2002      	movs	r0, #2
 8004854:	e7f8      	b.n	8004848 <HAL_UART_Transmit_IT+0x88>
 8004856:	46c0      	nop			; (mov r8, r8)
 8004858:	08004701 	.word	0x08004701
 800485c:	0800475f 	.word	0x0800475f

08004860 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004860:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004862:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004866:	2301      	movs	r3, #1
 8004868:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800486c:	6802      	ldr	r2, [r0, #0]
 800486e:	6813      	ldr	r3, [r2, #0]
 8004870:	2440      	movs	r4, #64	; 0x40
 8004872:	43a3      	bics	r3, r4
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800487a:	2320      	movs	r3, #32
 800487c:	6783      	str	r3, [r0, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800487e:	2300      	movs	r3, #0
 8004880:	6683      	str	r3, [r0, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004882:	f7fd ff8b 	bl	800279c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004886:	bd10      	pop	{r4, pc}

08004888 <HAL_UART_ErrorCallback>:
}
 8004888:	4770      	bx	lr

0800488a <UART_DMAAbortOnError>:
{
 800488a:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800488c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800488e:	2300      	movs	r3, #0
 8004890:	225a      	movs	r2, #90	; 0x5a
 8004892:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8004894:	3a08      	subs	r2, #8
 8004896:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8004898:	f7ff fff6 	bl	8004888 <HAL_UART_ErrorCallback>
}
 800489c:	bd10      	pop	{r4, pc}

0800489e <HAL_UARTEx_RxEventCallback>:
}
 800489e:	4770      	bx	lr

080048a0 <HAL_UART_IRQHandler>:
{
 80048a0:	b570      	push	{r4, r5, r6, lr}
 80048a2:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048a4:	6801      	ldr	r1, [r0, #0]
 80048a6:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048a8:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048aa:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048ac:	4aa9      	ldr	r2, [pc, #676]	; (8004b54 <HAL_UART_IRQHandler+0x2b4>)
 80048ae:	401a      	ands	r2, r3
  if (errorflags == 0U)
 80048b0:	d109      	bne.n	80048c6 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048b2:	069e      	lsls	r6, r3, #26
 80048b4:	d507      	bpl.n	80048c6 <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048b6:	0686      	lsls	r6, r0, #26
 80048b8:	d505      	bpl.n	80048c6 <HAL_UART_IRQHandler+0x26>
      if (huart->RxISR != NULL)
 80048ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_UART_IRQHandler+0x24>
        huart->RxISR(huart);
 80048c0:	0020      	movs	r0, r4
 80048c2:	4798      	blx	r3
}
 80048c4:	bd70      	pop	{r4, r5, r6, pc}
  if ((errorflags != 0U)
 80048c6:	2a00      	cmp	r2, #0
 80048c8:	d100      	bne.n	80048cc <HAL_UART_IRQHandler+0x2c>
 80048ca:	e089      	b.n	80049e0 <HAL_UART_IRQHandler+0x140>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80048cc:	2201      	movs	r2, #1
 80048ce:	402a      	ands	r2, r5
 80048d0:	d103      	bne.n	80048da <HAL_UART_IRQHandler+0x3a>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80048d2:	4ea1      	ldr	r6, [pc, #644]	; (8004b58 <HAL_UART_IRQHandler+0x2b8>)
 80048d4:	4230      	tst	r0, r6
 80048d6:	d100      	bne.n	80048da <HAL_UART_IRQHandler+0x3a>
 80048d8:	e082      	b.n	80049e0 <HAL_UART_IRQHandler+0x140>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80048da:	07dd      	lsls	r5, r3, #31
 80048dc:	d507      	bpl.n	80048ee <HAL_UART_IRQHandler+0x4e>
 80048de:	05c5      	lsls	r5, r0, #23
 80048e0:	d505      	bpl.n	80048ee <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048e2:	2601      	movs	r6, #1
 80048e4:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048e6:	2580      	movs	r5, #128	; 0x80
 80048e8:	5961      	ldr	r1, [r4, r5]
 80048ea:	4331      	orrs	r1, r6
 80048ec:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048ee:	0799      	lsls	r1, r3, #30
 80048f0:	d509      	bpl.n	8004906 <HAL_UART_IRQHandler+0x66>
 80048f2:	2a00      	cmp	r2, #0
 80048f4:	d007      	beq.n	8004906 <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048f6:	6821      	ldr	r1, [r4, #0]
 80048f8:	2502      	movs	r5, #2
 80048fa:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048fc:	357e      	adds	r5, #126	; 0x7e
 80048fe:	5961      	ldr	r1, [r4, r5]
 8004900:	2604      	movs	r6, #4
 8004902:	4331      	orrs	r1, r6
 8004904:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004906:	0759      	lsls	r1, r3, #29
 8004908:	d509      	bpl.n	800491e <HAL_UART_IRQHandler+0x7e>
 800490a:	2a00      	cmp	r2, #0
 800490c:	d007      	beq.n	800491e <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800490e:	6821      	ldr	r1, [r4, #0]
 8004910:	2504      	movs	r5, #4
 8004912:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004914:	357c      	adds	r5, #124	; 0x7c
 8004916:	5961      	ldr	r1, [r4, r5]
 8004918:	2602      	movs	r6, #2
 800491a:	4331      	orrs	r1, r6
 800491c:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_ORE) != 0U)
 800491e:	0719      	lsls	r1, r3, #28
 8004920:	d50a      	bpl.n	8004938 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004922:	0681      	lsls	r1, r0, #26
 8004924:	d401      	bmi.n	800492a <HAL_UART_IRQHandler+0x8a>
 8004926:	2a00      	cmp	r2, #0
 8004928:	d006      	beq.n	8004938 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800492a:	6822      	ldr	r2, [r4, #0]
 800492c:	2508      	movs	r5, #8
 800492e:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004930:	2180      	movs	r1, #128	; 0x80
 8004932:	5862      	ldr	r2, [r4, r1]
 8004934:	432a      	orrs	r2, r5
 8004936:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004938:	051a      	lsls	r2, r3, #20
 800493a:	d50a      	bpl.n	8004952 <HAL_UART_IRQHandler+0xb2>
 800493c:	0142      	lsls	r2, r0, #5
 800493e:	d508      	bpl.n	8004952 <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004940:	6822      	ldr	r2, [r4, #0]
 8004942:	2180      	movs	r1, #128	; 0x80
 8004944:	0109      	lsls	r1, r1, #4
 8004946:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004948:	2180      	movs	r1, #128	; 0x80
 800494a:	5862      	ldr	r2, [r4, r1]
 800494c:	2520      	movs	r5, #32
 800494e:	432a      	orrs	r2, r5
 8004950:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004952:	2280      	movs	r2, #128	; 0x80
 8004954:	58a2      	ldr	r2, [r4, r2]
 8004956:	2a00      	cmp	r2, #0
 8004958:	d0b4      	beq.n	80048c4 <HAL_UART_IRQHandler+0x24>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800495a:	069b      	lsls	r3, r3, #26
 800495c:	d506      	bpl.n	800496c <HAL_UART_IRQHandler+0xcc>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800495e:	0683      	lsls	r3, r0, #26
 8004960:	d504      	bpl.n	800496c <HAL_UART_IRQHandler+0xcc>
        if (huart->RxISR != NULL)
 8004962:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <HAL_UART_IRQHandler+0xcc>
          huart->RxISR(huart);
 8004968:	0020      	movs	r0, r4
 800496a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800496c:	2380      	movs	r3, #128	; 0x80
 800496e:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004970:	6823      	ldr	r3, [r4, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	065b      	lsls	r3, r3, #25
 8004976:	d402      	bmi.n	800497e <HAL_UART_IRQHandler+0xde>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004978:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800497a:	4213      	tst	r3, r2
 800497c:	d029      	beq.n	80049d2 <HAL_UART_IRQHandler+0x132>
        UART_EndRxTransfer(huart);
 800497e:	0020      	movs	r0, r4
 8004980:	f7ff fe90 	bl	80046a4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004984:	6823      	ldr	r3, [r4, #0]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	065b      	lsls	r3, r3, #25
 800498a:	d51e      	bpl.n	80049ca <HAL_UART_IRQHandler+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800498c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004990:	2301      	movs	r3, #1
 8004992:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004996:	6822      	ldr	r2, [r4, #0]
 8004998:	6893      	ldr	r3, [r2, #8]
 800499a:	2040      	movs	r0, #64	; 0x40
 800499c:	4383      	bics	r3, r0
 800499e:	6093      	str	r3, [r2, #8]
 80049a0:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80049a4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <HAL_UART_IRQHandler+0x122>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049aa:	4a6c      	ldr	r2, [pc, #432]	; (8004b5c <HAL_UART_IRQHandler+0x2bc>)
 80049ac:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049ae:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80049b0:	f7fe fcee 	bl	8003390 <HAL_DMA_Abort_IT>
 80049b4:	2800      	cmp	r0, #0
 80049b6:	d100      	bne.n	80049ba <HAL_UART_IRQHandler+0x11a>
 80049b8:	e784      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049ba:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80049bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80049be:	4798      	blx	r3
 80049c0:	e780      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
            HAL_UART_ErrorCallback(huart);
 80049c2:	0020      	movs	r0, r4
 80049c4:	f7ff ff60 	bl	8004888 <HAL_UART_ErrorCallback>
 80049c8:	e77c      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
          HAL_UART_ErrorCallback(huart);
 80049ca:	0020      	movs	r0, r4
 80049cc:	f7ff ff5c 	bl	8004888 <HAL_UART_ErrorCallback>
 80049d0:	e778      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
        HAL_UART_ErrorCallback(huart);
 80049d2:	0020      	movs	r0, r4
 80049d4:	f7ff ff58 	bl	8004888 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	2200      	movs	r2, #0
 80049dc:	50e2      	str	r2, [r4, r3]
 80049de:	e771      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049e0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80049e2:	2a01      	cmp	r2, #1
 80049e4:	d011      	beq.n	8004a0a <HAL_UART_IRQHandler+0x16a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80049e6:	02da      	lsls	r2, r3, #11
 80049e8:	d502      	bpl.n	80049f0 <HAL_UART_IRQHandler+0x150>
 80049ea:	026a      	lsls	r2, r5, #9
 80049ec:	d500      	bpl.n	80049f0 <HAL_UART_IRQHandler+0x150>
 80049ee:	e09f      	b.n	8004b30 <HAL_UART_IRQHandler+0x290>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80049f0:	061a      	lsls	r2, r3, #24
 80049f2:	d400      	bmi.n	80049f6 <HAL_UART_IRQHandler+0x156>
 80049f4:	e0a3      	b.n	8004b3e <HAL_UART_IRQHandler+0x29e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80049f6:	0602      	lsls	r2, r0, #24
 80049f8:	d400      	bmi.n	80049fc <HAL_UART_IRQHandler+0x15c>
 80049fa:	e0a0      	b.n	8004b3e <HAL_UART_IRQHandler+0x29e>
    if (huart->TxISR != NULL)
 80049fc:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d100      	bne.n	8004a04 <HAL_UART_IRQHandler+0x164>
 8004a02:	e75f      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
      huart->TxISR(huart);
 8004a04:	0020      	movs	r0, r4
 8004a06:	4798      	blx	r3
 8004a08:	e75c      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a0a:	06da      	lsls	r2, r3, #27
 8004a0c:	d5eb      	bpl.n	80049e6 <HAL_UART_IRQHandler+0x146>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a0e:	06c2      	lsls	r2, r0, #27
 8004a10:	d5e9      	bpl.n	80049e6 <HAL_UART_IRQHandler+0x146>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a12:	2310      	movs	r3, #16
 8004a14:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	065b      	lsls	r3, r3, #25
 8004a1c:	d550      	bpl.n	8004ac0 <HAL_UART_IRQHandler+0x220>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a1e:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8004a20:	6813      	ldr	r3, [r2, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d100      	bne.n	8004a2c <HAL_UART_IRQHandler+0x18c>
 8004a2a:	e74b      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a2c:	2158      	movs	r1, #88	; 0x58
 8004a2e:	5a61      	ldrh	r1, [r4, r1]
 8004a30:	4299      	cmp	r1, r3
 8004a32:	d800      	bhi.n	8004a36 <HAL_UART_IRQHandler+0x196>
 8004a34:	e746      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
        huart->RxXferCount = nb_remaining_rx_data;
 8004a36:	215a      	movs	r1, #90	; 0x5a
 8004a38:	5263      	strh	r3, [r4, r1]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004a3a:	6813      	ldr	r3, [r2, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	069b      	lsls	r3, r3, #26
 8004a40:	d509      	bpl.n	8004a56 <HAL_UART_IRQHandler+0x1b6>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a42:	2358      	movs	r3, #88	; 0x58
 8004a44:	5ae1      	ldrh	r1, [r4, r3]
 8004a46:	3302      	adds	r3, #2
 8004a48:	5ae3      	ldrh	r3, [r4, r3]
 8004a4a:	1ac9      	subs	r1, r1, r3
 8004a4c:	b289      	uxth	r1, r1
 8004a4e:	0020      	movs	r0, r4
 8004a50:	f7ff ff25 	bl	800489e <HAL_UARTEx_RxEventCallback>
 8004a54:	e736      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a56:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a60:	6821      	ldr	r1, [r4, #0]
 8004a62:	680a      	ldr	r2, [r1, #0]
 8004a64:	4d3e      	ldr	r5, [pc, #248]	; (8004b60 <HAL_UART_IRQHandler+0x2c0>)
 8004a66:	402a      	ands	r2, r5
 8004a68:	600a      	str	r2, [r1, #0]
 8004a6a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a6e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a72:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a76:	6821      	ldr	r1, [r4, #0]
 8004a78:	688a      	ldr	r2, [r1, #8]
 8004a7a:	439a      	bics	r2, r3
 8004a7c:	608a      	str	r2, [r1, #8]
 8004a7e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a82:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a86:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a8a:	6821      	ldr	r1, [r4, #0]
 8004a8c:	688a      	ldr	r2, [r1, #8]
 8004a8e:	3542      	adds	r5, #66	; 0x42
 8004a90:	35ff      	adds	r5, #255	; 0xff
 8004a92:	43aa      	bics	r2, r5
 8004a94:	608a      	str	r2, [r1, #8]
 8004a96:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	6622      	str	r2, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aa2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aa6:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aaa:	6822      	ldr	r2, [r4, #0]
 8004aac:	6813      	ldr	r3, [r2, #0]
 8004aae:	2010      	movs	r0, #16
 8004ab0:	4383      	bics	r3, r0
 8004ab2:	6013      	str	r3, [r2, #0]
 8004ab4:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ab8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8004aba:	f7fe fc45 	bl	8003348 <HAL_DMA_Abort>
 8004abe:	e7c0      	b.n	8004a42 <HAL_UART_IRQHandler+0x1a2>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ac0:	2358      	movs	r3, #88	; 0x58
 8004ac2:	5ae1      	ldrh	r1, [r4, r3]
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	5ae2      	ldrh	r2, [r4, r3]
 8004ac8:	1a89      	subs	r1, r1, r2
 8004aca:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8004acc:	5ae3      	ldrh	r3, [r4, r3]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d100      	bne.n	8004ad6 <HAL_UART_IRQHandler+0x236>
 8004ad4:	e6f6      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
          && (nb_rx_data > 0U))
 8004ad6:	2900      	cmp	r1, #0
 8004ad8:	d100      	bne.n	8004adc <HAL_UART_IRQHandler+0x23c>
 8004ada:	e6f3      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004adc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ae6:	6820      	ldr	r0, [r4, #0]
 8004ae8:	6802      	ldr	r2, [r0, #0]
 8004aea:	4e1e      	ldr	r6, [pc, #120]	; (8004b64 <HAL_UART_IRQHandler+0x2c4>)
 8004aec:	4032      	ands	r2, r6
 8004aee:	6002      	str	r2, [r0, #0]
 8004af0:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af8:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afc:	6820      	ldr	r0, [r4, #0]
 8004afe:	6882      	ldr	r2, [r0, #8]
 8004b00:	439a      	bics	r2, r3
 8004b02:	6082      	str	r2, [r0, #8]
 8004b04:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 8004b08:	2220      	movs	r2, #32
 8004b0a:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	6622      	str	r2, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8004b10:	6662      	str	r2, [r4, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b12:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b16:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b1a:	6822      	ldr	r2, [r4, #0]
 8004b1c:	6813      	ldr	r3, [r2, #0]
 8004b1e:	2510      	movs	r5, #16
 8004b20:	43ab      	bics	r3, r5
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	f380 8810 	msr	PRIMASK, r0
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b28:	0020      	movs	r0, r4
 8004b2a:	f7ff feb8 	bl	800489e <HAL_UARTEx_RxEventCallback>
 8004b2e:	e6c9      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004b30:	2380      	movs	r3, #128	; 0x80
 8004b32:	035b      	lsls	r3, r3, #13
 8004b34:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8004b36:	0020      	movs	r0, r4
 8004b38:	f000 fbee 	bl	8005318 <HAL_UARTEx_WakeupCallback>
    return;
 8004b3c:	e6c2      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004b3e:	065b      	lsls	r3, r3, #25
 8004b40:	d400      	bmi.n	8004b44 <HAL_UART_IRQHandler+0x2a4>
 8004b42:	e6bf      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
 8004b44:	0643      	lsls	r3, r0, #25
 8004b46:	d400      	bmi.n	8004b4a <HAL_UART_IRQHandler+0x2aa>
 8004b48:	e6bc      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
    UART_EndTransmit_IT(huart);
 8004b4a:	0020      	movs	r0, r4
 8004b4c:	f7ff fe88 	bl	8004860 <UART_EndTransmit_IT>
    return;
 8004b50:	e6b8      	b.n	80048c4 <HAL_UART_IRQHandler+0x24>
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	0000080f 	.word	0x0000080f
 8004b58:	04000120 	.word	0x04000120
 8004b5c:	0800488b 	.word	0x0800488b
 8004b60:	fffffeff 	.word	0xfffffeff
 8004b64:	fffffedf 	.word	0xfffffedf

08004b68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004b68:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 8004b6a:	235c      	movs	r3, #92	; 0x5c
 8004b6c:	5ac3      	ldrh	r3, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b6e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8004b70:	2a22      	cmp	r2, #34	; 0x22
 8004b72:	d005      	beq.n	8004b80 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b74:	6802      	ldr	r2, [r0, #0]
 8004b76:	6993      	ldr	r3, [r2, #24]
 8004b78:	2108      	movs	r1, #8
 8004b7a:	430b      	orrs	r3, r1
 8004b7c:	6193      	str	r3, [r2, #24]
  }
}
 8004b7e:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b80:	6802      	ldr	r2, [r0, #0]
 8004b82:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	4013      	ands	r3, r2
 8004b88:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8004b8a:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8004b8c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004b8e:	3301      	adds	r3, #1
 8004b90:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8004b92:	225a      	movs	r2, #90	; 0x5a
 8004b94:	5a83      	ldrh	r3, [r0, r2]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8004b9c:	5a83      	ldrh	r3, [r0, r2]
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1ec      	bne.n	8004b7e <UART_RxISR_8BIT+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba8:	3a59      	subs	r2, #89	; 0x59
 8004baa:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bae:	6801      	ldr	r1, [r0, #0]
 8004bb0:	680b      	ldr	r3, [r1, #0]
 8004bb2:	4d18      	ldr	r5, [pc, #96]	; (8004c14 <UART_RxISR_8BIT+0xac>)
 8004bb4:	402b      	ands	r3, r5
 8004bb6:	600b      	str	r3, [r1, #0]
 8004bb8:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bbc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc0:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc4:	6801      	ldr	r1, [r0, #0]
 8004bc6:	688b      	ldr	r3, [r1, #8]
 8004bc8:	4393      	bics	r3, r2
 8004bca:	608b      	str	r3, [r1, #8]
 8004bcc:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8004bd0:	2320      	movs	r3, #32
 8004bd2:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bd8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d117      	bne.n	8004c0e <UART_RxISR_8BIT+0xa6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bde:	2300      	movs	r3, #0
 8004be0:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004be2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be6:	3301      	adds	r3, #1
 8004be8:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	6801      	ldr	r1, [r0, #0]
 8004bee:	680b      	ldr	r3, [r1, #0]
 8004bf0:	320f      	adds	r2, #15
 8004bf2:	4393      	bics	r3, r2
 8004bf4:	600b      	str	r3, [r1, #0]
 8004bf6:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004bfa:	6803      	ldr	r3, [r0, #0]
 8004bfc:	69d9      	ldr	r1, [r3, #28]
 8004bfe:	420a      	tst	r2, r1
 8004c00:	d000      	beq.n	8004c04 <UART_RxISR_8BIT+0x9c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c02:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c04:	2358      	movs	r3, #88	; 0x58
 8004c06:	5ac1      	ldrh	r1, [r0, r3]
 8004c08:	f7ff fe49 	bl	800489e <HAL_UARTEx_RxEventCallback>
 8004c0c:	e7b7      	b.n	8004b7e <UART_RxISR_8BIT+0x16>
        HAL_UART_RxCpltCallback(huart);
 8004c0e:	f7fd fdc1 	bl	8002794 <HAL_UART_RxCpltCallback>
 8004c12:	e7b4      	b.n	8004b7e <UART_RxISR_8BIT+0x16>
 8004c14:	fffffedf 	.word	0xfffffedf

08004c18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004c18:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004c1a:	235c      	movs	r3, #92	; 0x5c
 8004c1c:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c1e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004c20:	2b22      	cmp	r3, #34	; 0x22
 8004c22:	d005      	beq.n	8004c30 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c24:	6802      	ldr	r2, [r0, #0]
 8004c26:	6993      	ldr	r3, [r2, #24]
 8004c28:	2108      	movs	r1, #8
 8004c2a:	430b      	orrs	r3, r1
 8004c2c:	6193      	str	r3, [r2, #24]
  }
}
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c30:	6803      	ldr	r3, [r0, #0]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8004c34:	4013      	ands	r3, r2
 8004c36:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8004c38:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8004c3a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004c3c:	3302      	adds	r3, #2
 8004c3e:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8004c40:	225a      	movs	r2, #90	; 0x5a
 8004c42:	5a83      	ldrh	r3, [r0, r2]
 8004c44:	3b01      	subs	r3, #1
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8004c4a:	5a83      	ldrh	r3, [r0, r2]
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1ed      	bne.n	8004c2e <UART_RxISR_16BIT+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c52:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c56:	3a59      	subs	r2, #89	; 0x59
 8004c58:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c5c:	6801      	ldr	r1, [r0, #0]
 8004c5e:	680b      	ldr	r3, [r1, #0]
 8004c60:	4d18      	ldr	r5, [pc, #96]	; (8004cc4 <UART_RxISR_16BIT+0xac>)
 8004c62:	402b      	ands	r3, r5
 8004c64:	600b      	str	r3, [r1, #0]
 8004c66:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c6a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c6e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c72:	6801      	ldr	r1, [r0, #0]
 8004c74:	688b      	ldr	r3, [r1, #8]
 8004c76:	4393      	bics	r3, r2
 8004c78:	608b      	str	r3, [r1, #8]
 8004c7a:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8004c7e:	2320      	movs	r3, #32
 8004c80:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c86:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d117      	bne.n	8004cbc <UART_RxISR_16BIT+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c90:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c94:	3301      	adds	r3, #1
 8004c96:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c9a:	6801      	ldr	r1, [r0, #0]
 8004c9c:	680b      	ldr	r3, [r1, #0]
 8004c9e:	320f      	adds	r2, #15
 8004ca0:	4393      	bics	r3, r2
 8004ca2:	600b      	str	r3, [r1, #0]
 8004ca4:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ca8:	6803      	ldr	r3, [r0, #0]
 8004caa:	69d9      	ldr	r1, [r3, #28]
 8004cac:	420a      	tst	r2, r1
 8004cae:	d000      	beq.n	8004cb2 <UART_RxISR_16BIT+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004cb0:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cb2:	2358      	movs	r3, #88	; 0x58
 8004cb4:	5ac1      	ldrh	r1, [r0, r3]
 8004cb6:	f7ff fdf2 	bl	800489e <HAL_UARTEx_RxEventCallback>
 8004cba:	e7b8      	b.n	8004c2e <UART_RxISR_16BIT+0x16>
        HAL_UART_RxCpltCallback(huart);
 8004cbc:	f7fd fd6a 	bl	8002794 <HAL_UART_RxCpltCallback>
 8004cc0:	e7b5      	b.n	8004c2e <UART_RxISR_16BIT+0x16>
 8004cc2:	46c0      	nop			; (mov r8, r8)
 8004cc4:	fffffedf 	.word	0xfffffedf

08004cc8 <UART_SetConfig>:
{
 8004cc8:	b5d0      	push	{r4, r6, r7, lr}
 8004cca:	0004      	movs	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ccc:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cce:	6883      	ldr	r3, [r0, #8]
 8004cd0:	6902      	ldr	r2, [r0, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	6942      	ldr	r2, [r0, #20]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	69c2      	ldr	r2, [r0, #28]
 8004cda:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cdc:	680a      	ldr	r2, [r1, #0]
 8004cde:	4889      	ldr	r0, [pc, #548]	; (8004f04 <UART_SetConfig+0x23c>)
 8004ce0:	4002      	ands	r2, r0
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ce6:	6822      	ldr	r2, [r4, #0]
 8004ce8:	6853      	ldr	r3, [r2, #4]
 8004cea:	4987      	ldr	r1, [pc, #540]	; (8004f08 <UART_SetConfig+0x240>)
 8004cec:	400b      	ands	r3, r1
 8004cee:	68e1      	ldr	r1, [r4, #12]
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cf4:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cf6:	6822      	ldr	r2, [r4, #0]
 8004cf8:	4b84      	ldr	r3, [pc, #528]	; (8004f0c <UART_SetConfig+0x244>)
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d001      	beq.n	8004d02 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8004cfe:	6a23      	ldr	r3, [r4, #32]
 8004d00:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d02:	6893      	ldr	r3, [r2, #8]
 8004d04:	4882      	ldr	r0, [pc, #520]	; (8004f10 <UART_SetConfig+0x248>)
 8004d06:	4003      	ands	r3, r0
 8004d08:	430b      	orrs	r3, r1
 8004d0a:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d0c:	6822      	ldr	r2, [r4, #0]
 8004d0e:	4b81      	ldr	r3, [pc, #516]	; (8004f14 <UART_SetConfig+0x24c>)
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d012      	beq.n	8004d3a <UART_SetConfig+0x72>
 8004d14:	4b7d      	ldr	r3, [pc, #500]	; (8004f0c <UART_SetConfig+0x244>)
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d024      	beq.n	8004d64 <UART_SetConfig+0x9c>
 8004d1a:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d1c:	497b      	ldr	r1, [pc, #492]	; (8004f0c <UART_SetConfig+0x244>)
 8004d1e:	428a      	cmp	r2, r1
 8004d20:	d040      	beq.n	8004da4 <UART_SetConfig+0xdc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d22:	2280      	movs	r2, #128	; 0x80
 8004d24:	0212      	lsls	r2, r2, #8
 8004d26:	69e1      	ldr	r1, [r4, #28]
 8004d28:	4291      	cmp	r1, r2
 8004d2a:	d076      	beq.n	8004e1a <UART_SetConfig+0x152>
    switch (clocksource)
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d900      	bls.n	8004d32 <UART_SetConfig+0x6a>
 8004d30:	e0e1      	b.n	8004ef6 <UART_SetConfig+0x22e>
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4a78      	ldr	r2, [pc, #480]	; (8004f18 <UART_SetConfig+0x250>)
 8004d36:	58d3      	ldr	r3, [r2, r3]
 8004d38:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d3a:	4b78      	ldr	r3, [pc, #480]	; (8004f1c <UART_SetConfig+0x254>)
 8004d3c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004d3e:	230c      	movs	r3, #12
 8004d40:	400b      	ands	r3, r1
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	d00a      	beq.n	8004d5c <UART_SetConfig+0x94>
 8004d46:	d905      	bls.n	8004d54 <UART_SetConfig+0x8c>
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d027      	beq.n	8004d9c <UART_SetConfig+0xd4>
 8004d4c:	2b0c      	cmp	r3, #12
 8004d4e:	d107      	bne.n	8004d60 <UART_SetConfig+0x98>
 8004d50:	2308      	movs	r3, #8
 8004d52:	e7e3      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d103      	bne.n	8004d60 <UART_SetConfig+0x98>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	e7df      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d5c:	2304      	movs	r3, #4
 8004d5e:	e7dd      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d60:	2310      	movs	r3, #16
 8004d62:	e7db      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d64:	4b6d      	ldr	r3, [pc, #436]	; (8004f1c <UART_SetConfig+0x254>)
 8004d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d68:	21c0      	movs	r1, #192	; 0xc0
 8004d6a:	0109      	lsls	r1, r1, #4
 8004d6c:	400b      	ands	r3, r1
 8004d6e:	2180      	movs	r1, #128	; 0x80
 8004d70:	00c9      	lsls	r1, r1, #3
 8004d72:	428b      	cmp	r3, r1
 8004d74:	d00e      	beq.n	8004d94 <UART_SetConfig+0xcc>
 8004d76:	d909      	bls.n	8004d8c <UART_SetConfig+0xc4>
 8004d78:	2180      	movs	r1, #128	; 0x80
 8004d7a:	0109      	lsls	r1, r1, #4
 8004d7c:	428b      	cmp	r3, r1
 8004d7e:	d00f      	beq.n	8004da0 <UART_SetConfig+0xd8>
 8004d80:	21c0      	movs	r1, #192	; 0xc0
 8004d82:	0109      	lsls	r1, r1, #4
 8004d84:	428b      	cmp	r3, r1
 8004d86:	d107      	bne.n	8004d98 <UART_SetConfig+0xd0>
 8004d88:	2308      	movs	r3, #8
 8004d8a:	e7c7      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d103      	bne.n	8004d98 <UART_SetConfig+0xd0>
 8004d90:	2300      	movs	r3, #0
 8004d92:	e7c3      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d94:	2304      	movs	r3, #4
 8004d96:	e7c1      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d98:	2310      	movs	r3, #16
 8004d9a:	e7bf      	b.n	8004d1c <UART_SetConfig+0x54>
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	e7bd      	b.n	8004d1c <UART_SetConfig+0x54>
 8004da0:	2302      	movs	r3, #2
 8004da2:	e7bb      	b.n	8004d1c <UART_SetConfig+0x54>
    switch (clocksource)
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d02d      	beq.n	8004e04 <UART_SetConfig+0x13c>
 8004da8:	d907      	bls.n	8004dba <UART_SetConfig+0xf2>
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d030      	beq.n	8004e10 <UART_SetConfig+0x148>
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d000      	beq.n	8004db4 <UART_SetConfig+0xec>
 8004db2:	e090      	b.n	8004ed6 <UART_SetConfig+0x20e>
        pclk = (uint32_t) LSE_VALUE;
 8004db4:	2080      	movs	r0, #128	; 0x80
 8004db6:	0200      	lsls	r0, r0, #8
 8004db8:	e007      	b.n	8004dca <UART_SetConfig+0x102>
    switch (clocksource)
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d000      	beq.n	8004dc0 <UART_SetConfig+0xf8>
 8004dbe:	e08a      	b.n	8004ed6 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dc0:	f7ff f980 	bl	80040c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004dc4:	2800      	cmp	r0, #0
 8004dc6:	d100      	bne.n	8004dca <UART_SetConfig+0x102>
 8004dc8:	e087      	b.n	8004eda <UART_SetConfig+0x212>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dca:	6862      	ldr	r2, [r4, #4]
 8004dcc:	0053      	lsls	r3, r2, #1
 8004dce:	189b      	adds	r3, r3, r2
 8004dd0:	4283      	cmp	r3, r0
 8004dd2:	d900      	bls.n	8004dd6 <UART_SetConfig+0x10e>
 8004dd4:	e083      	b.n	8004ede <UART_SetConfig+0x216>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004dd6:	0313      	lsls	r3, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dd8:	4283      	cmp	r3, r0
 8004dda:	d200      	bcs.n	8004dde <UART_SetConfig+0x116>
 8004ddc:	e081      	b.n	8004ee2 <UART_SetConfig+0x21a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004dde:	0e07      	lsrs	r7, r0, #24
 8004de0:	0206      	lsls	r6, r0, #8
 8004de2:	0850      	lsrs	r0, r2, #1
 8004de4:	2100      	movs	r1, #0
 8004de6:	1980      	adds	r0, r0, r6
 8004de8:	4179      	adcs	r1, r7
 8004dea:	2300      	movs	r3, #0
 8004dec:	f7fb fa90 	bl	8000310 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004df0:	4b4b      	ldr	r3, [pc, #300]	; (8004f20 <UART_SetConfig+0x258>)
 8004df2:	18c2      	adds	r2, r0, r3
 8004df4:	4b4b      	ldr	r3, [pc, #300]	; (8004f24 <UART_SetConfig+0x25c>)
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d900      	bls.n	8004dfc <UART_SetConfig+0x134>
 8004dfa:	e074      	b.n	8004ee6 <UART_SetConfig+0x21e>
          huart->Instance->BRR = usartdiv;
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	60d8      	str	r0, [r3, #12]
 8004e00:	2000      	movs	r0, #0
 8004e02:	e053      	b.n	8004eac <UART_SetConfig+0x1e4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e04:	4b45      	ldr	r3, [pc, #276]	; (8004f1c <UART_SetConfig+0x254>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	06db      	lsls	r3, r3, #27
 8004e0a:	d404      	bmi.n	8004e16 <UART_SetConfig+0x14e>
          pclk = (uint32_t) HSI_VALUE;
 8004e0c:	4846      	ldr	r0, [pc, #280]	; (8004f28 <UART_SetConfig+0x260>)
 8004e0e:	e7dc      	b.n	8004dca <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e10:	f7fe fd80 	bl	8003914 <HAL_RCC_GetSysClockFreq>
        break;
 8004e14:	e7d6      	b.n	8004dc4 <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e16:	4845      	ldr	r0, [pc, #276]	; (8004f2c <UART_SetConfig+0x264>)
 8004e18:	e7d7      	b.n	8004dca <UART_SetConfig+0x102>
    switch (clocksource)
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d865      	bhi.n	8004eea <UART_SetConfig+0x222>
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4a43      	ldr	r2, [pc, #268]	; (8004f30 <UART_SetConfig+0x268>)
 8004e22:	58d3      	ldr	r3, [r2, r3]
 8004e24:	469f      	mov	pc, r3
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e26:	f7ff f94d 	bl	80040c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d05f      	beq.n	8004eee <UART_SetConfig+0x226>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e2e:	0040      	lsls	r0, r0, #1
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	085b      	lsrs	r3, r3, #1
 8004e34:	18c0      	adds	r0, r0, r3
 8004e36:	6861      	ldr	r1, [r4, #4]
 8004e38:	f7fb f966 	bl	8000108 <__udivsi3>
 8004e3c:	b283      	uxth	r3, r0
 8004e3e:	0400      	lsls	r0, r0, #16
 8004e40:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e42:	0001      	movs	r1, r0
 8004e44:	3910      	subs	r1, #16
 8004e46:	4a3b      	ldr	r2, [pc, #236]	; (8004f34 <UART_SetConfig+0x26c>)
 8004e48:	4291      	cmp	r1, r2
 8004e4a:	d852      	bhi.n	8004ef2 <UART_SetConfig+0x22a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e4c:	220f      	movs	r2, #15
 8004e4e:	4393      	bics	r3, r2
 8004e50:	001a      	movs	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e52:	0840      	lsrs	r0, r0, #1
 8004e54:	2307      	movs	r3, #7
 8004e56:	4018      	ands	r0, r3
 8004e58:	4310      	orrs	r0, r2
        huart->Instance->BRR = brrtemp;
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	60d8      	str	r0, [r3, #12]
 8004e5e:	2000      	movs	r0, #0
 8004e60:	e024      	b.n	8004eac <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e62:	f7ff f93f 	bl	80040e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8004e66:	e7e0      	b.n	8004e2a <UART_SetConfig+0x162>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e68:	4b2c      	ldr	r3, [pc, #176]	; (8004f1c <UART_SetConfig+0x254>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	06db      	lsls	r3, r3, #27
 8004e6e:	d407      	bmi.n	8004e80 <UART_SetConfig+0x1b8>
          pclk = (uint32_t) HSI_VALUE;
 8004e70:	482d      	ldr	r0, [pc, #180]	; (8004f28 <UART_SetConfig+0x260>)
 8004e72:	e7dc      	b.n	8004e2e <UART_SetConfig+0x166>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e74:	f7fe fd4e 	bl	8003914 <HAL_RCC_GetSysClockFreq>
        break;
 8004e78:	e7d7      	b.n	8004e2a <UART_SetConfig+0x162>
        pclk = (uint32_t) LSE_VALUE;
 8004e7a:	2080      	movs	r0, #128	; 0x80
 8004e7c:	0200      	lsls	r0, r0, #8
 8004e7e:	e7d6      	b.n	8004e2e <UART_SetConfig+0x166>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e80:	482a      	ldr	r0, [pc, #168]	; (8004f2c <UART_SetConfig+0x264>)
 8004e82:	e7d4      	b.n	8004e2e <UART_SetConfig+0x166>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e84:	f7ff f91e 	bl	80040c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e88:	2800      	cmp	r0, #0
 8004e8a:	d036      	beq.n	8004efa <UART_SetConfig+0x232>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e8c:	6863      	ldr	r3, [r4, #4]
 8004e8e:	085b      	lsrs	r3, r3, #1
 8004e90:	1818      	adds	r0, r3, r0
 8004e92:	6861      	ldr	r1, [r4, #4]
 8004e94:	f7fb f938 	bl	8000108 <__udivsi3>
 8004e98:	0400      	lsls	r0, r0, #16
 8004e9a:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e9c:	0002      	movs	r2, r0
 8004e9e:	3a10      	subs	r2, #16
 8004ea0:	4b24      	ldr	r3, [pc, #144]	; (8004f34 <UART_SetConfig+0x26c>)
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d82b      	bhi.n	8004efe <UART_SetConfig+0x236>
        huart->Instance->BRR = usartdiv;
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	60d8      	str	r0, [r3, #12]
 8004eaa:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8004eac:	2300      	movs	r3, #0
 8004eae:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8004eb0:	66a3      	str	r3, [r4, #104]	; 0x68
}
 8004eb2:	bdd0      	pop	{r4, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8004eb4:	f7ff f916 	bl	80040e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8004eb8:	e7e6      	b.n	8004e88 <UART_SetConfig+0x1c0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004eba:	4b18      	ldr	r3, [pc, #96]	; (8004f1c <UART_SetConfig+0x254>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	06db      	lsls	r3, r3, #27
 8004ec0:	d407      	bmi.n	8004ed2 <UART_SetConfig+0x20a>
          pclk = (uint32_t) HSI_VALUE;
 8004ec2:	4819      	ldr	r0, [pc, #100]	; (8004f28 <UART_SetConfig+0x260>)
 8004ec4:	e7e2      	b.n	8004e8c <UART_SetConfig+0x1c4>
        pclk = HAL_RCC_GetSysClockFreq();
 8004ec6:	f7fe fd25 	bl	8003914 <HAL_RCC_GetSysClockFreq>
        break;
 8004eca:	e7dd      	b.n	8004e88 <UART_SetConfig+0x1c0>
        pclk = (uint32_t) LSE_VALUE;
 8004ecc:	2080      	movs	r0, #128	; 0x80
 8004ece:	0200      	lsls	r0, r0, #8
 8004ed0:	e7dc      	b.n	8004e8c <UART_SetConfig+0x1c4>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004ed2:	4816      	ldr	r0, [pc, #88]	; (8004f2c <UART_SetConfig+0x264>)
 8004ed4:	e7da      	b.n	8004e8c <UART_SetConfig+0x1c4>
        ret = HAL_ERROR;
 8004ed6:	2001      	movs	r0, #1
 8004ed8:	e7e8      	b.n	8004eac <UART_SetConfig+0x1e4>
 8004eda:	2000      	movs	r0, #0
 8004edc:	e7e6      	b.n	8004eac <UART_SetConfig+0x1e4>
        ret = HAL_ERROR;
 8004ede:	2001      	movs	r0, #1
 8004ee0:	e7e4      	b.n	8004eac <UART_SetConfig+0x1e4>
 8004ee2:	2001      	movs	r0, #1
 8004ee4:	e7e2      	b.n	8004eac <UART_SetConfig+0x1e4>
          ret = HAL_ERROR;
 8004ee6:	2001      	movs	r0, #1
 8004ee8:	e7e0      	b.n	8004eac <UART_SetConfig+0x1e4>
        ret = HAL_ERROR;
 8004eea:	2001      	movs	r0, #1
 8004eec:	e7de      	b.n	8004eac <UART_SetConfig+0x1e4>
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e7dc      	b.n	8004eac <UART_SetConfig+0x1e4>
        ret = HAL_ERROR;
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	e7da      	b.n	8004eac <UART_SetConfig+0x1e4>
        ret = HAL_ERROR;
 8004ef6:	2001      	movs	r0, #1
 8004ef8:	e7d8      	b.n	8004eac <UART_SetConfig+0x1e4>
 8004efa:	2000      	movs	r0, #0
 8004efc:	e7d6      	b.n	8004eac <UART_SetConfig+0x1e4>
        ret = HAL_ERROR;
 8004efe:	2001      	movs	r0, #1
 8004f00:	e7d4      	b.n	8004eac <UART_SetConfig+0x1e4>
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	efff69f3 	.word	0xefff69f3
 8004f08:	ffffcfff 	.word	0xffffcfff
 8004f0c:	40004800 	.word	0x40004800
 8004f10:	fffff4ff 	.word	0xfffff4ff
 8004f14:	40004400 	.word	0x40004400
 8004f18:	080068dc 	.word	0x080068dc
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	fffffd00 	.word	0xfffffd00
 8004f24:	000ffcff 	.word	0x000ffcff
 8004f28:	00f42400 	.word	0x00f42400
 8004f2c:	003d0900 	.word	0x003d0900
 8004f30:	08006900 	.word	0x08006900
 8004f34:	0000ffef 	.word	0x0000ffef

08004f38 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f38:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004f3a:	07db      	lsls	r3, r3, #31
 8004f3c:	d506      	bpl.n	8004f4c <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f3e:	6802      	ldr	r2, [r0, #0]
 8004f40:	6853      	ldr	r3, [r2, #4]
 8004f42:	492c      	ldr	r1, [pc, #176]	; (8004ff4 <UART_AdvFeatureConfig+0xbc>)
 8004f44:	400b      	ands	r3, r1
 8004f46:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004f48:	430b      	orrs	r3, r1
 8004f4a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004f4e:	079b      	lsls	r3, r3, #30
 8004f50:	d506      	bpl.n	8004f60 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f52:	6802      	ldr	r2, [r0, #0]
 8004f54:	6853      	ldr	r3, [r2, #4]
 8004f56:	4928      	ldr	r1, [pc, #160]	; (8004ff8 <UART_AdvFeatureConfig+0xc0>)
 8004f58:	400b      	ands	r3, r1
 8004f5a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004f5c:	430b      	orrs	r3, r1
 8004f5e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004f62:	075b      	lsls	r3, r3, #29
 8004f64:	d506      	bpl.n	8004f74 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f66:	6802      	ldr	r2, [r0, #0]
 8004f68:	6853      	ldr	r3, [r2, #4]
 8004f6a:	4924      	ldr	r1, [pc, #144]	; (8004ffc <UART_AdvFeatureConfig+0xc4>)
 8004f6c:	400b      	ands	r3, r1
 8004f6e:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004f70:	430b      	orrs	r3, r1
 8004f72:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004f76:	071b      	lsls	r3, r3, #28
 8004f78:	d506      	bpl.n	8004f88 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f7a:	6802      	ldr	r2, [r0, #0]
 8004f7c:	6853      	ldr	r3, [r2, #4]
 8004f7e:	4920      	ldr	r1, [pc, #128]	; (8005000 <UART_AdvFeatureConfig+0xc8>)
 8004f80:	400b      	ands	r3, r1
 8004f82:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004f84:	430b      	orrs	r3, r1
 8004f86:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f88:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004f8a:	06db      	lsls	r3, r3, #27
 8004f8c:	d506      	bpl.n	8004f9c <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f8e:	6802      	ldr	r2, [r0, #0]
 8004f90:	6893      	ldr	r3, [r2, #8]
 8004f92:	491c      	ldr	r1, [pc, #112]	; (8005004 <UART_AdvFeatureConfig+0xcc>)
 8004f94:	400b      	ands	r3, r1
 8004f96:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f9c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004f9e:	069b      	lsls	r3, r3, #26
 8004fa0:	d506      	bpl.n	8004fb0 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fa2:	6802      	ldr	r2, [r0, #0]
 8004fa4:	6893      	ldr	r3, [r2, #8]
 8004fa6:	4918      	ldr	r1, [pc, #96]	; (8005008 <UART_AdvFeatureConfig+0xd0>)
 8004fa8:	400b      	ands	r3, r1
 8004faa:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004fac:	430b      	orrs	r3, r1
 8004fae:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fb0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fb2:	065b      	lsls	r3, r3, #25
 8004fb4:	d50b      	bpl.n	8004fce <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fb6:	6802      	ldr	r2, [r0, #0]
 8004fb8:	6853      	ldr	r3, [r2, #4]
 8004fba:	4914      	ldr	r1, [pc, #80]	; (800500c <UART_AdvFeatureConfig+0xd4>)
 8004fbc:	400b      	ands	r3, r1
 8004fbe:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004fc0:	430b      	orrs	r3, r1
 8004fc2:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fc4:	2380      	movs	r3, #128	; 0x80
 8004fc6:	035b      	lsls	r3, r3, #13
 8004fc8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d00a      	beq.n	8004fe4 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fce:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fd0:	061b      	lsls	r3, r3, #24
 8004fd2:	d506      	bpl.n	8004fe2 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fd4:	6802      	ldr	r2, [r0, #0]
 8004fd6:	6853      	ldr	r3, [r2, #4]
 8004fd8:	490d      	ldr	r1, [pc, #52]	; (8005010 <UART_AdvFeatureConfig+0xd8>)
 8004fda:	400b      	ands	r3, r1
 8004fdc:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004fde:	430b      	orrs	r3, r1
 8004fe0:	6053      	str	r3, [r2, #4]
}
 8004fe2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fe4:	6802      	ldr	r2, [r0, #0]
 8004fe6:	6853      	ldr	r3, [r2, #4]
 8004fe8:	490a      	ldr	r1, [pc, #40]	; (8005014 <UART_AdvFeatureConfig+0xdc>)
 8004fea:	400b      	ands	r3, r1
 8004fec:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004fee:	430b      	orrs	r3, r1
 8004ff0:	6053      	str	r3, [r2, #4]
 8004ff2:	e7ec      	b.n	8004fce <UART_AdvFeatureConfig+0x96>
 8004ff4:	fffdffff 	.word	0xfffdffff
 8004ff8:	fffeffff 	.word	0xfffeffff
 8004ffc:	fffbffff 	.word	0xfffbffff
 8005000:	ffff7fff 	.word	0xffff7fff
 8005004:	ffffefff 	.word	0xffffefff
 8005008:	ffffdfff 	.word	0xffffdfff
 800500c:	ffefffff 	.word	0xffefffff
 8005010:	fff7ffff 	.word	0xfff7ffff
 8005014:	ff9fffff 	.word	0xff9fffff

08005018 <UART_WaitOnFlagUntilTimeout>:
{
 8005018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800501a:	46c6      	mov	lr, r8
 800501c:	b500      	push	{lr}
 800501e:	0005      	movs	r5, r0
 8005020:	000c      	movs	r4, r1
 8005022:	0017      	movs	r7, r2
 8005024:	4698      	mov	r8, r3
 8005026:	9e06      	ldr	r6, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005028:	682b      	ldr	r3, [r5, #0]
 800502a:	69db      	ldr	r3, [r3, #28]
 800502c:	4023      	ands	r3, r4
 800502e:	1b1b      	subs	r3, r3, r4
 8005030:	425a      	negs	r2, r3
 8005032:	4153      	adcs	r3, r2
 8005034:	42bb      	cmp	r3, r7
 8005036:	d151      	bne.n	80050dc <UART_WaitOnFlagUntilTimeout+0xc4>
    if (Timeout != HAL_MAX_DELAY)
 8005038:	1c73      	adds	r3, r6, #1
 800503a:	d0f5      	beq.n	8005028 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800503c:	f7fe f924 	bl	8003288 <HAL_GetTick>
 8005040:	4643      	mov	r3, r8
 8005042:	1ac0      	subs	r0, r0, r3
 8005044:	42b0      	cmp	r0, r6
 8005046:	d82b      	bhi.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x88>
 8005048:	2e00      	cmp	r6, #0
 800504a:	d029      	beq.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x88>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800504c:	682b      	ldr	r3, [r5, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	0752      	lsls	r2, r2, #29
 8005052:	d5e9      	bpl.n	8005028 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005054:	69da      	ldr	r2, [r3, #28]
 8005056:	0512      	lsls	r2, r2, #20
 8005058:	d5e6      	bpl.n	8005028 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800505a:	2280      	movs	r2, #128	; 0x80
 800505c:	0112      	lsls	r2, r2, #4
 800505e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005060:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005064:	2201      	movs	r2, #1
 8005066:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800506a:	6829      	ldr	r1, [r5, #0]
 800506c:	680b      	ldr	r3, [r1, #0]
 800506e:	4c1d      	ldr	r4, [pc, #116]	; (80050e4 <UART_WaitOnFlagUntilTimeout+0xcc>)
 8005070:	4023      	ands	r3, r4
 8005072:	600b      	str	r3, [r1, #0]
 8005074:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005078:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800507c:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005080:	6829      	ldr	r1, [r5, #0]
 8005082:	688b      	ldr	r3, [r1, #8]
 8005084:	4393      	bics	r3, r2
 8005086:	608b      	str	r3, [r1, #8]
 8005088:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 800508c:	2320      	movs	r3, #32
 800508e:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005090:	67eb      	str	r3, [r5, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005092:	327f      	adds	r2, #127	; 0x7f
 8005094:	50ab      	str	r3, [r5, r2]
          __HAL_UNLOCK(huart);
 8005096:	3354      	adds	r3, #84	; 0x54
 8005098:	2200      	movs	r2, #0
 800509a:	54ea      	strb	r2, [r5, r3]
          return HAL_TIMEOUT;
 800509c:	2003      	movs	r0, #3
 800509e:	e01e      	b.n	80050de <UART_WaitOnFlagUntilTimeout+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050a0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050a4:	2201      	movs	r2, #1
 80050a6:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050aa:	6829      	ldr	r1, [r5, #0]
 80050ac:	680b      	ldr	r3, [r1, #0]
 80050ae:	4c0d      	ldr	r4, [pc, #52]	; (80050e4 <UART_WaitOnFlagUntilTimeout+0xcc>)
 80050b0:	4023      	ands	r3, r4
 80050b2:	600b      	str	r3, [r1, #0]
 80050b4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050b8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050bc:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c0:	6829      	ldr	r1, [r5, #0]
 80050c2:	688b      	ldr	r3, [r1, #8]
 80050c4:	4393      	bics	r3, r2
 80050c6:	608b      	str	r3, [r1, #8]
 80050c8:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 80050cc:	2320      	movs	r3, #32
 80050ce:	67ab      	str	r3, [r5, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80050d0:	67eb      	str	r3, [r5, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 80050d2:	3354      	adds	r3, #84	; 0x54
 80050d4:	2200      	movs	r2, #0
 80050d6:	54ea      	strb	r2, [r5, r3]
        return HAL_TIMEOUT;
 80050d8:	2003      	movs	r0, #3
 80050da:	e000      	b.n	80050de <UART_WaitOnFlagUntilTimeout+0xc6>
  return HAL_OK;
 80050dc:	2000      	movs	r0, #0
}
 80050de:	bc04      	pop	{r2}
 80050e0:	4690      	mov	r8, r2
 80050e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050e4:	fffffe5f 	.word	0xfffffe5f

080050e8 <UART_CheckIdleState>:
{
 80050e8:	b530      	push	{r4, r5, lr}
 80050ea:	b083      	sub	sp, #12
 80050ec:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ee:	2380      	movs	r3, #128	; 0x80
 80050f0:	2200      	movs	r2, #0
 80050f2:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 80050f4:	f7fe f8c8 	bl	8003288 <HAL_GetTick>
 80050f8:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	071b      	lsls	r3, r3, #28
 8005100:	d40d      	bmi.n	800511e <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	075b      	lsls	r3, r3, #29
 8005108:	d416      	bmi.n	8005138 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800510a:	2320      	movs	r3, #32
 800510c:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800510e:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005110:	2300      	movs	r3, #0
 8005112:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8005114:	2274      	movs	r2, #116	; 0x74
 8005116:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8005118:	2000      	movs	r0, #0
}
 800511a:	b003      	add	sp, #12
 800511c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800511e:	2180      	movs	r1, #128	; 0x80
 8005120:	4b0c      	ldr	r3, [pc, #48]	; (8005154 <UART_CheckIdleState+0x6c>)
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	0003      	movs	r3, r0
 8005126:	2200      	movs	r2, #0
 8005128:	0389      	lsls	r1, r1, #14
 800512a:	0020      	movs	r0, r4
 800512c:	f7ff ff74 	bl	8005018 <UART_WaitOnFlagUntilTimeout>
 8005130:	2800      	cmp	r0, #0
 8005132:	d0e6      	beq.n	8005102 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8005134:	2003      	movs	r0, #3
 8005136:	e7f0      	b.n	800511a <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005138:	2180      	movs	r1, #128	; 0x80
 800513a:	4b06      	ldr	r3, [pc, #24]	; (8005154 <UART_CheckIdleState+0x6c>)
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	002b      	movs	r3, r5
 8005140:	2200      	movs	r2, #0
 8005142:	03c9      	lsls	r1, r1, #15
 8005144:	0020      	movs	r0, r4
 8005146:	f7ff ff67 	bl	8005018 <UART_WaitOnFlagUntilTimeout>
 800514a:	2800      	cmp	r0, #0
 800514c:	d0dd      	beq.n	800510a <UART_CheckIdleState+0x22>
      return HAL_TIMEOUT;
 800514e:	2003      	movs	r0, #3
 8005150:	e7e3      	b.n	800511a <UART_CheckIdleState+0x32>
 8005152:	46c0      	nop			; (mov r8, r8)
 8005154:	01ffffff 	.word	0x01ffffff

08005158 <HAL_UART_Init>:
{
 8005158:	b510      	push	{r4, lr}
 800515a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800515c:	d02e      	beq.n	80051bc <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800515e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005160:	2b00      	cmp	r3, #0
 8005162:	d021      	beq.n	80051a8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005164:	2324      	movs	r3, #36	; 0x24
 8005166:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8005168:	6822      	ldr	r2, [r4, #0]
 800516a:	6813      	ldr	r3, [r2, #0]
 800516c:	2101      	movs	r1, #1
 800516e:	438b      	bics	r3, r1
 8005170:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005172:	0020      	movs	r0, r4
 8005174:	f7ff fda8 	bl	8004cc8 <UART_SetConfig>
 8005178:	2801      	cmp	r0, #1
 800517a:	d014      	beq.n	80051a6 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800517c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800517e:	2b00      	cmp	r3, #0
 8005180:	d118      	bne.n	80051b4 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005182:	6822      	ldr	r2, [r4, #0]
 8005184:	6853      	ldr	r3, [r2, #4]
 8005186:	490e      	ldr	r1, [pc, #56]	; (80051c0 <HAL_UART_Init+0x68>)
 8005188:	400b      	ands	r3, r1
 800518a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800518c:	6822      	ldr	r2, [r4, #0]
 800518e:	6893      	ldr	r3, [r2, #8]
 8005190:	212a      	movs	r1, #42	; 0x2a
 8005192:	438b      	bics	r3, r1
 8005194:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8005196:	6822      	ldr	r2, [r4, #0]
 8005198:	6813      	ldr	r3, [r2, #0]
 800519a:	3929      	subs	r1, #41	; 0x29
 800519c:	430b      	orrs	r3, r1
 800519e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80051a0:	0020      	movs	r0, r4
 80051a2:	f7ff ffa1 	bl	80050e8 <UART_CheckIdleState>
}
 80051a6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80051a8:	3374      	adds	r3, #116	; 0x74
 80051aa:	2200      	movs	r2, #0
 80051ac:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80051ae:	f7fd ffc1 	bl	8003134 <HAL_UART_MspInit>
 80051b2:	e7d7      	b.n	8005164 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80051b4:	0020      	movs	r0, r4
 80051b6:	f7ff febf 	bl	8004f38 <UART_AdvFeatureConfig>
 80051ba:	e7e2      	b.n	8005182 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 80051bc:	2001      	movs	r0, #1
 80051be:	e7f2      	b.n	80051a6 <HAL_UART_Init+0x4e>
 80051c0:	ffffb7ff 	.word	0xffffb7ff

080051c4 <UART_Start_Receive_IT>:
{
 80051c4:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 80051c6:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 80051c8:	2358      	movs	r3, #88	; 0x58
 80051ca:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 80051cc:	3302      	adds	r3, #2
 80051ce:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 80051d0:	2300      	movs	r3, #0
 80051d2:	6643      	str	r3, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 80051d4:	6883      	ldr	r3, [r0, #8]
 80051d6:	2280      	movs	r2, #128	; 0x80
 80051d8:	0152      	lsls	r2, r2, #5
 80051da:	4293      	cmp	r3, r2
 80051dc:	d008      	beq.n	80051f0 <UART_Start_Receive_IT+0x2c>
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d115      	bne.n	800520e <UART_Start_Receive_IT+0x4a>
 80051e2:	6903      	ldr	r3, [r0, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10e      	bne.n	8005206 <UART_Start_Receive_IT+0x42>
 80051e8:	335c      	adds	r3, #92	; 0x5c
 80051ea:	22ff      	movs	r2, #255	; 0xff
 80051ec:	52c2      	strh	r2, [r0, r3]
 80051ee:	e015      	b.n	800521c <UART_Start_Receive_IT+0x58>
 80051f0:	6903      	ldr	r3, [r0, #16]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d103      	bne.n	80051fe <UART_Start_Receive_IT+0x3a>
 80051f6:	335c      	adds	r3, #92	; 0x5c
 80051f8:	4a25      	ldr	r2, [pc, #148]	; (8005290 <UART_Start_Receive_IT+0xcc>)
 80051fa:	52c2      	strh	r2, [r0, r3]
 80051fc:	e00e      	b.n	800521c <UART_Start_Receive_IT+0x58>
 80051fe:	235c      	movs	r3, #92	; 0x5c
 8005200:	22ff      	movs	r2, #255	; 0xff
 8005202:	52c2      	strh	r2, [r0, r3]
 8005204:	e00a      	b.n	800521c <UART_Start_Receive_IT+0x58>
 8005206:	235c      	movs	r3, #92	; 0x5c
 8005208:	227f      	movs	r2, #127	; 0x7f
 800520a:	52c2      	strh	r2, [r0, r3]
 800520c:	e006      	b.n	800521c <UART_Start_Receive_IT+0x58>
 800520e:	2280      	movs	r2, #128	; 0x80
 8005210:	0552      	lsls	r2, r2, #21
 8005212:	4293      	cmp	r3, r2
 8005214:	d02b      	beq.n	800526e <UART_Start_Receive_IT+0xaa>
 8005216:	235c      	movs	r3, #92	; 0x5c
 8005218:	2200      	movs	r2, #0
 800521a:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521c:	2380      	movs	r3, #128	; 0x80
 800521e:	2200      	movs	r2, #0
 8005220:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005222:	3b5e      	subs	r3, #94	; 0x5e
 8005224:	67c3      	str	r3, [r0, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005226:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800522a:	2101      	movs	r1, #1
 800522c:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005230:	6802      	ldr	r2, [r0, #0]
 8005232:	6893      	ldr	r3, [r2, #8]
 8005234:	430b      	orrs	r3, r1
 8005236:	6093      	str	r3, [r2, #8]
 8005238:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800523c:	2380      	movs	r3, #128	; 0x80
 800523e:	015b      	lsls	r3, r3, #5
 8005240:	6882      	ldr	r2, [r0, #8]
 8005242:	429a      	cmp	r2, r3
 8005244:	d01e      	beq.n	8005284 <UART_Start_Receive_IT+0xc0>
    huart->RxISR = UART_RxISR_8BIT;
 8005246:	4b13      	ldr	r3, [pc, #76]	; (8005294 <UART_Start_Receive_IT+0xd0>)
 8005248:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 800524a:	2374      	movs	r3, #116	; 0x74
 800524c:	2200      	movs	r2, #0
 800524e:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005250:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005254:	3b73      	subs	r3, #115	; 0x73
 8005256:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800525a:	6802      	ldr	r2, [r0, #0]
 800525c:	6810      	ldr	r0, [r2, #0]
 800525e:	3320      	adds	r3, #32
 8005260:	33ff      	adds	r3, #255	; 0xff
 8005262:	4303      	orrs	r3, r0
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	f381 8810 	msr	PRIMASK, r1
}
 800526a:	2000      	movs	r0, #0
 800526c:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 800526e:	6903      	ldr	r3, [r0, #16]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d103      	bne.n	800527c <UART_Start_Receive_IT+0xb8>
 8005274:	335c      	adds	r3, #92	; 0x5c
 8005276:	227f      	movs	r2, #127	; 0x7f
 8005278:	52c2      	strh	r2, [r0, r3]
 800527a:	e7cf      	b.n	800521c <UART_Start_Receive_IT+0x58>
 800527c:	235c      	movs	r3, #92	; 0x5c
 800527e:	223f      	movs	r2, #63	; 0x3f
 8005280:	52c2      	strh	r2, [r0, r3]
 8005282:	e7cb      	b.n	800521c <UART_Start_Receive_IT+0x58>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005284:	6903      	ldr	r3, [r0, #16]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1dd      	bne.n	8005246 <UART_Start_Receive_IT+0x82>
    huart->RxISR = UART_RxISR_16BIT;
 800528a:	4b03      	ldr	r3, [pc, #12]	; (8005298 <UART_Start_Receive_IT+0xd4>)
 800528c:	6643      	str	r3, [r0, #100]	; 0x64
 800528e:	e7dc      	b.n	800524a <UART_Start_Receive_IT+0x86>
 8005290:	000001ff 	.word	0x000001ff
 8005294:	08004b69 	.word	0x08004b69
 8005298:	08004c19 	.word	0x08004c19

0800529c <HAL_UART_Receive_IT>:
{
 800529c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800529e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d12f      	bne.n	8005304 <HAL_UART_Receive_IT+0x68>
    if ((pData == NULL) || (Size == 0U))
 80052a4:	2900      	cmp	r1, #0
 80052a6:	d02f      	beq.n	8005308 <HAL_UART_Receive_IT+0x6c>
 80052a8:	2a00      	cmp	r2, #0
 80052aa:	d02f      	beq.n	800530c <HAL_UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ac:	2380      	movs	r3, #128	; 0x80
 80052ae:	015b      	lsls	r3, r3, #5
 80052b0:	6884      	ldr	r4, [r0, #8]
 80052b2:	429c      	cmp	r4, r3
 80052b4:	d01f      	beq.n	80052f6 <HAL_UART_Receive_IT+0x5a>
    __HAL_LOCK(huart);
 80052b6:	2374      	movs	r3, #116	; 0x74
 80052b8:	5cc3      	ldrb	r3, [r0, r3]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d028      	beq.n	8005310 <HAL_UART_Receive_IT+0x74>
 80052be:	2374      	movs	r3, #116	; 0x74
 80052c0:	2401      	movs	r4, #1
 80052c2:	54c4      	strb	r4, [r0, r3]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c4:	2300      	movs	r3, #0
 80052c6:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80052c8:	6803      	ldr	r3, [r0, #0]
 80052ca:	4c12      	ldr	r4, [pc, #72]	; (8005314 <HAL_UART_Receive_IT+0x78>)
 80052cc:	42a3      	cmp	r3, r4
 80052ce:	d00f      	beq.n	80052f0 <HAL_UART_Receive_IT+0x54>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	021b      	lsls	r3, r3, #8
 80052d4:	d50c      	bpl.n	80052f0 <HAL_UART_Receive_IT+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052d6:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052da:	2301      	movs	r3, #1
 80052dc:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80052e0:	6804      	ldr	r4, [r0, #0]
 80052e2:	6826      	ldr	r6, [r4, #0]
 80052e4:	2380      	movs	r3, #128	; 0x80
 80052e6:	04db      	lsls	r3, r3, #19
 80052e8:	4333      	orrs	r3, r6
 80052ea:	6023      	str	r3, [r4, #0]
 80052ec:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 80052f0:	f7ff ff68 	bl	80051c4 <UART_Start_Receive_IT>
 80052f4:	e007      	b.n	8005306 <HAL_UART_Receive_IT+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f6:	6903      	ldr	r3, [r0, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1dc      	bne.n	80052b6 <HAL_UART_Receive_IT+0x1a>
      if ((((uint32_t)pData) & 1U) != 0U)
 80052fc:	07cb      	lsls	r3, r1, #31
 80052fe:	d5da      	bpl.n	80052b6 <HAL_UART_Receive_IT+0x1a>
        return  HAL_ERROR;
 8005300:	2001      	movs	r0, #1
 8005302:	e000      	b.n	8005306 <HAL_UART_Receive_IT+0x6a>
    return HAL_BUSY;
 8005304:	2002      	movs	r0, #2
}
 8005306:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005308:	2001      	movs	r0, #1
 800530a:	e7fc      	b.n	8005306 <HAL_UART_Receive_IT+0x6a>
 800530c:	2001      	movs	r0, #1
 800530e:	e7fa      	b.n	8005306 <HAL_UART_Receive_IT+0x6a>
    __HAL_LOCK(huart);
 8005310:	2002      	movs	r0, #2
 8005312:	e7f8      	b.n	8005306 <HAL_UART_Receive_IT+0x6a>
 8005314:	40004800 	.word	0x40004800

08005318 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005318:	4770      	bx	lr

0800531a <atoi>:
 800531a:	b510      	push	{r4, lr}
 800531c:	220a      	movs	r2, #10
 800531e:	2100      	movs	r1, #0
 8005320:	f000 f9da 	bl	80056d8 <strtol>
 8005324:	bd10      	pop	{r4, pc}
	...

08005328 <__errno>:
 8005328:	4b01      	ldr	r3, [pc, #4]	; (8005330 <__errno+0x8>)
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	4770      	bx	lr
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	20000010 	.word	0x20000010

08005334 <__libc_init_array>:
 8005334:	b570      	push	{r4, r5, r6, lr}
 8005336:	2600      	movs	r6, #0
 8005338:	4d0c      	ldr	r5, [pc, #48]	; (800536c <__libc_init_array+0x38>)
 800533a:	4c0d      	ldr	r4, [pc, #52]	; (8005370 <__libc_init_array+0x3c>)
 800533c:	1b64      	subs	r4, r4, r5
 800533e:	10a4      	asrs	r4, r4, #2
 8005340:	42a6      	cmp	r6, r4
 8005342:	d109      	bne.n	8005358 <__libc_init_array+0x24>
 8005344:	2600      	movs	r6, #0
 8005346:	f001 fa45 	bl	80067d4 <_init>
 800534a:	4d0a      	ldr	r5, [pc, #40]	; (8005374 <__libc_init_array+0x40>)
 800534c:	4c0a      	ldr	r4, [pc, #40]	; (8005378 <__libc_init_array+0x44>)
 800534e:	1b64      	subs	r4, r4, r5
 8005350:	10a4      	asrs	r4, r4, #2
 8005352:	42a6      	cmp	r6, r4
 8005354:	d105      	bne.n	8005362 <__libc_init_array+0x2e>
 8005356:	bd70      	pop	{r4, r5, r6, pc}
 8005358:	00b3      	lsls	r3, r6, #2
 800535a:	58eb      	ldr	r3, [r5, r3]
 800535c:	4798      	blx	r3
 800535e:	3601      	adds	r6, #1
 8005360:	e7ee      	b.n	8005340 <__libc_init_array+0xc>
 8005362:	00b3      	lsls	r3, r6, #2
 8005364:	58eb      	ldr	r3, [r5, r3]
 8005366:	4798      	blx	r3
 8005368:	3601      	adds	r6, #1
 800536a:	e7f2      	b.n	8005352 <__libc_init_array+0x1e>
 800536c:	08006a80 	.word	0x08006a80
 8005370:	08006a80 	.word	0x08006a80
 8005374:	08006a80 	.word	0x08006a80
 8005378:	08006a84 	.word	0x08006a84

0800537c <malloc>:
 800537c:	b510      	push	{r4, lr}
 800537e:	4b03      	ldr	r3, [pc, #12]	; (800538c <malloc+0x10>)
 8005380:	0001      	movs	r1, r0
 8005382:	6818      	ldr	r0, [r3, #0]
 8005384:	f000 f860 	bl	8005448 <_malloc_r>
 8005388:	bd10      	pop	{r4, pc}
 800538a:	46c0      	nop			; (mov r8, r8)
 800538c:	20000010 	.word	0x20000010

08005390 <free>:
 8005390:	b510      	push	{r4, lr}
 8005392:	4b03      	ldr	r3, [pc, #12]	; (80053a0 <free+0x10>)
 8005394:	0001      	movs	r1, r0
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	f000 f80c 	bl	80053b4 <_free_r>
 800539c:	bd10      	pop	{r4, pc}
 800539e:	46c0      	nop			; (mov r8, r8)
 80053a0:	20000010 	.word	0x20000010

080053a4 <memset>:
 80053a4:	0003      	movs	r3, r0
 80053a6:	1812      	adds	r2, r2, r0
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d100      	bne.n	80053ae <memset+0xa>
 80053ac:	4770      	bx	lr
 80053ae:	7019      	strb	r1, [r3, #0]
 80053b0:	3301      	adds	r3, #1
 80053b2:	e7f9      	b.n	80053a8 <memset+0x4>

080053b4 <_free_r>:
 80053b4:	b570      	push	{r4, r5, r6, lr}
 80053b6:	0005      	movs	r5, r0
 80053b8:	2900      	cmp	r1, #0
 80053ba:	d010      	beq.n	80053de <_free_r+0x2a>
 80053bc:	1f0c      	subs	r4, r1, #4
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	da00      	bge.n	80053c6 <_free_r+0x12>
 80053c4:	18e4      	adds	r4, r4, r3
 80053c6:	0028      	movs	r0, r5
 80053c8:	f000 f9af 	bl	800572a <__malloc_lock>
 80053cc:	4a1d      	ldr	r2, [pc, #116]	; (8005444 <_free_r+0x90>)
 80053ce:	6813      	ldr	r3, [r2, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d105      	bne.n	80053e0 <_free_r+0x2c>
 80053d4:	6063      	str	r3, [r4, #4]
 80053d6:	6014      	str	r4, [r2, #0]
 80053d8:	0028      	movs	r0, r5
 80053da:	f000 f9a7 	bl	800572c <__malloc_unlock>
 80053de:	bd70      	pop	{r4, r5, r6, pc}
 80053e0:	42a3      	cmp	r3, r4
 80053e2:	d909      	bls.n	80053f8 <_free_r+0x44>
 80053e4:	6821      	ldr	r1, [r4, #0]
 80053e6:	1860      	adds	r0, r4, r1
 80053e8:	4283      	cmp	r3, r0
 80053ea:	d1f3      	bne.n	80053d4 <_free_r+0x20>
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	1841      	adds	r1, r0, r1
 80053f2:	6021      	str	r1, [r4, #0]
 80053f4:	e7ee      	b.n	80053d4 <_free_r+0x20>
 80053f6:	0013      	movs	r3, r2
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	2a00      	cmp	r2, #0
 80053fc:	d001      	beq.n	8005402 <_free_r+0x4e>
 80053fe:	42a2      	cmp	r2, r4
 8005400:	d9f9      	bls.n	80053f6 <_free_r+0x42>
 8005402:	6819      	ldr	r1, [r3, #0]
 8005404:	1858      	adds	r0, r3, r1
 8005406:	42a0      	cmp	r0, r4
 8005408:	d10b      	bne.n	8005422 <_free_r+0x6e>
 800540a:	6820      	ldr	r0, [r4, #0]
 800540c:	1809      	adds	r1, r1, r0
 800540e:	1858      	adds	r0, r3, r1
 8005410:	6019      	str	r1, [r3, #0]
 8005412:	4282      	cmp	r2, r0
 8005414:	d1e0      	bne.n	80053d8 <_free_r+0x24>
 8005416:	6810      	ldr	r0, [r2, #0]
 8005418:	6852      	ldr	r2, [r2, #4]
 800541a:	1841      	adds	r1, r0, r1
 800541c:	6019      	str	r1, [r3, #0]
 800541e:	605a      	str	r2, [r3, #4]
 8005420:	e7da      	b.n	80053d8 <_free_r+0x24>
 8005422:	42a0      	cmp	r0, r4
 8005424:	d902      	bls.n	800542c <_free_r+0x78>
 8005426:	230c      	movs	r3, #12
 8005428:	602b      	str	r3, [r5, #0]
 800542a:	e7d5      	b.n	80053d8 <_free_r+0x24>
 800542c:	6821      	ldr	r1, [r4, #0]
 800542e:	1860      	adds	r0, r4, r1
 8005430:	4282      	cmp	r2, r0
 8005432:	d103      	bne.n	800543c <_free_r+0x88>
 8005434:	6810      	ldr	r0, [r2, #0]
 8005436:	6852      	ldr	r2, [r2, #4]
 8005438:	1841      	adds	r1, r0, r1
 800543a:	6021      	str	r1, [r4, #0]
 800543c:	6062      	str	r2, [r4, #4]
 800543e:	605c      	str	r4, [r3, #4]
 8005440:	e7ca      	b.n	80053d8 <_free_r+0x24>
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	20000224 	.word	0x20000224

08005448 <_malloc_r>:
 8005448:	2303      	movs	r3, #3
 800544a:	b570      	push	{r4, r5, r6, lr}
 800544c:	1ccd      	adds	r5, r1, #3
 800544e:	439d      	bics	r5, r3
 8005450:	3508      	adds	r5, #8
 8005452:	0006      	movs	r6, r0
 8005454:	2d0c      	cmp	r5, #12
 8005456:	d21e      	bcs.n	8005496 <_malloc_r+0x4e>
 8005458:	250c      	movs	r5, #12
 800545a:	42a9      	cmp	r1, r5
 800545c:	d81d      	bhi.n	800549a <_malloc_r+0x52>
 800545e:	0030      	movs	r0, r6
 8005460:	f000 f963 	bl	800572a <__malloc_lock>
 8005464:	4a25      	ldr	r2, [pc, #148]	; (80054fc <_malloc_r+0xb4>)
 8005466:	6814      	ldr	r4, [r2, #0]
 8005468:	0021      	movs	r1, r4
 800546a:	2900      	cmp	r1, #0
 800546c:	d119      	bne.n	80054a2 <_malloc_r+0x5a>
 800546e:	4c24      	ldr	r4, [pc, #144]	; (8005500 <_malloc_r+0xb8>)
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <_malloc_r+0x36>
 8005476:	0030      	movs	r0, r6
 8005478:	f000 f844 	bl	8005504 <_sbrk_r>
 800547c:	6020      	str	r0, [r4, #0]
 800547e:	0029      	movs	r1, r5
 8005480:	0030      	movs	r0, r6
 8005482:	f000 f83f 	bl	8005504 <_sbrk_r>
 8005486:	1c43      	adds	r3, r0, #1
 8005488:	d12b      	bne.n	80054e2 <_malloc_r+0x9a>
 800548a:	230c      	movs	r3, #12
 800548c:	0030      	movs	r0, r6
 800548e:	6033      	str	r3, [r6, #0]
 8005490:	f000 f94c 	bl	800572c <__malloc_unlock>
 8005494:	e003      	b.n	800549e <_malloc_r+0x56>
 8005496:	2d00      	cmp	r5, #0
 8005498:	dadf      	bge.n	800545a <_malloc_r+0x12>
 800549a:	230c      	movs	r3, #12
 800549c:	6033      	str	r3, [r6, #0]
 800549e:	2000      	movs	r0, #0
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
 80054a2:	680b      	ldr	r3, [r1, #0]
 80054a4:	1b5b      	subs	r3, r3, r5
 80054a6:	d419      	bmi.n	80054dc <_malloc_r+0x94>
 80054a8:	2b0b      	cmp	r3, #11
 80054aa:	d903      	bls.n	80054b4 <_malloc_r+0x6c>
 80054ac:	600b      	str	r3, [r1, #0]
 80054ae:	18cc      	adds	r4, r1, r3
 80054b0:	6025      	str	r5, [r4, #0]
 80054b2:	e003      	b.n	80054bc <_malloc_r+0x74>
 80054b4:	684b      	ldr	r3, [r1, #4]
 80054b6:	428c      	cmp	r4, r1
 80054b8:	d10d      	bne.n	80054d6 <_malloc_r+0x8e>
 80054ba:	6013      	str	r3, [r2, #0]
 80054bc:	0030      	movs	r0, r6
 80054be:	f000 f935 	bl	800572c <__malloc_unlock>
 80054c2:	0020      	movs	r0, r4
 80054c4:	2207      	movs	r2, #7
 80054c6:	300b      	adds	r0, #11
 80054c8:	1d23      	adds	r3, r4, #4
 80054ca:	4390      	bics	r0, r2
 80054cc:	1ac3      	subs	r3, r0, r3
 80054ce:	d0e7      	beq.n	80054a0 <_malloc_r+0x58>
 80054d0:	425a      	negs	r2, r3
 80054d2:	50e2      	str	r2, [r4, r3]
 80054d4:	e7e4      	b.n	80054a0 <_malloc_r+0x58>
 80054d6:	6063      	str	r3, [r4, #4]
 80054d8:	000c      	movs	r4, r1
 80054da:	e7ef      	b.n	80054bc <_malloc_r+0x74>
 80054dc:	000c      	movs	r4, r1
 80054de:	6849      	ldr	r1, [r1, #4]
 80054e0:	e7c3      	b.n	800546a <_malloc_r+0x22>
 80054e2:	2303      	movs	r3, #3
 80054e4:	1cc4      	adds	r4, r0, #3
 80054e6:	439c      	bics	r4, r3
 80054e8:	42a0      	cmp	r0, r4
 80054ea:	d0e1      	beq.n	80054b0 <_malloc_r+0x68>
 80054ec:	1a21      	subs	r1, r4, r0
 80054ee:	0030      	movs	r0, r6
 80054f0:	f000 f808 	bl	8005504 <_sbrk_r>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d1db      	bne.n	80054b0 <_malloc_r+0x68>
 80054f8:	e7c7      	b.n	800548a <_malloc_r+0x42>
 80054fa:	46c0      	nop			; (mov r8, r8)
 80054fc:	20000224 	.word	0x20000224
 8005500:	20000228 	.word	0x20000228

08005504 <_sbrk_r>:
 8005504:	2300      	movs	r3, #0
 8005506:	b570      	push	{r4, r5, r6, lr}
 8005508:	4c06      	ldr	r4, [pc, #24]	; (8005524 <_sbrk_r+0x20>)
 800550a:	0005      	movs	r5, r0
 800550c:	0008      	movs	r0, r1
 800550e:	6023      	str	r3, [r4, #0]
 8005510:	f7fd fc50 	bl	8002db4 <_sbrk>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d103      	bne.n	8005520 <_sbrk_r+0x1c>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d000      	beq.n	8005520 <_sbrk_r+0x1c>
 800551e:	602b      	str	r3, [r5, #0]
 8005520:	bd70      	pop	{r4, r5, r6, pc}
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	20000414 	.word	0x20000414

08005528 <strtok>:
 8005528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552a:	4b12      	ldr	r3, [pc, #72]	; (8005574 <strtok+0x4c>)
 800552c:	0006      	movs	r6, r0
 800552e:	681d      	ldr	r5, [r3, #0]
 8005530:	000f      	movs	r7, r1
 8005532:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8005534:	2c00      	cmp	r4, #0
 8005536:	d116      	bne.n	8005566 <strtok+0x3e>
 8005538:	2050      	movs	r0, #80	; 0x50
 800553a:	f7ff ff1f 	bl	800537c <malloc>
 800553e:	65a8      	str	r0, [r5, #88]	; 0x58
 8005540:	6004      	str	r4, [r0, #0]
 8005542:	6044      	str	r4, [r0, #4]
 8005544:	6084      	str	r4, [r0, #8]
 8005546:	60c4      	str	r4, [r0, #12]
 8005548:	6104      	str	r4, [r0, #16]
 800554a:	6144      	str	r4, [r0, #20]
 800554c:	6184      	str	r4, [r0, #24]
 800554e:	6284      	str	r4, [r0, #40]	; 0x28
 8005550:	62c4      	str	r4, [r0, #44]	; 0x2c
 8005552:	6304      	str	r4, [r0, #48]	; 0x30
 8005554:	6344      	str	r4, [r0, #52]	; 0x34
 8005556:	6384      	str	r4, [r0, #56]	; 0x38
 8005558:	63c4      	str	r4, [r0, #60]	; 0x3c
 800555a:	6404      	str	r4, [r0, #64]	; 0x40
 800555c:	6444      	str	r4, [r0, #68]	; 0x44
 800555e:	6484      	str	r4, [r0, #72]	; 0x48
 8005560:	64c4      	str	r4, [r0, #76]	; 0x4c
 8005562:	7704      	strb	r4, [r0, #28]
 8005564:	6244      	str	r4, [r0, #36]	; 0x24
 8005566:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8005568:	0039      	movs	r1, r7
 800556a:	0030      	movs	r0, r6
 800556c:	2301      	movs	r3, #1
 800556e:	f000 f803 	bl	8005578 <__strtok_r>
 8005572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005574:	20000010 	.word	0x20000010

08005578 <__strtok_r>:
 8005578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800557a:	2800      	cmp	r0, #0
 800557c:	d104      	bne.n	8005588 <__strtok_r+0x10>
 800557e:	6810      	ldr	r0, [r2, #0]
 8005580:	2800      	cmp	r0, #0
 8005582:	d101      	bne.n	8005588 <__strtok_r+0x10>
 8005584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005586:	0020      	movs	r0, r4
 8005588:	000e      	movs	r6, r1
 800558a:	7805      	ldrb	r5, [r0, #0]
 800558c:	1c44      	adds	r4, r0, #1
 800558e:	7837      	ldrb	r7, [r6, #0]
 8005590:	2f00      	cmp	r7, #0
 8005592:	d104      	bne.n	800559e <__strtok_r+0x26>
 8005594:	2d00      	cmp	r5, #0
 8005596:	d110      	bne.n	80055ba <__strtok_r+0x42>
 8005598:	6015      	str	r5, [r2, #0]
 800559a:	0028      	movs	r0, r5
 800559c:	e7f2      	b.n	8005584 <__strtok_r+0xc>
 800559e:	3601      	adds	r6, #1
 80055a0:	42bd      	cmp	r5, r7
 80055a2:	d1f4      	bne.n	800558e <__strtok_r+0x16>
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1ee      	bne.n	8005586 <__strtok_r+0xe>
 80055a8:	6014      	str	r4, [r2, #0]
 80055aa:	7003      	strb	r3, [r0, #0]
 80055ac:	e7ea      	b.n	8005584 <__strtok_r+0xc>
 80055ae:	0033      	movs	r3, r6
 80055b0:	e00d      	b.n	80055ce <__strtok_r+0x56>
 80055b2:	3501      	adds	r5, #1
 80055b4:	2f00      	cmp	r7, #0
 80055b6:	d103      	bne.n	80055c0 <__strtok_r+0x48>
 80055b8:	001c      	movs	r4, r3
 80055ba:	000d      	movs	r5, r1
 80055bc:	7826      	ldrb	r6, [r4, #0]
 80055be:	1c63      	adds	r3, r4, #1
 80055c0:	782f      	ldrb	r7, [r5, #0]
 80055c2:	42be      	cmp	r6, r7
 80055c4:	d1f5      	bne.n	80055b2 <__strtok_r+0x3a>
 80055c6:	2e00      	cmp	r6, #0
 80055c8:	d0f1      	beq.n	80055ae <__strtok_r+0x36>
 80055ca:	2100      	movs	r1, #0
 80055cc:	7021      	strb	r1, [r4, #0]
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	e7d8      	b.n	8005584 <__strtok_r+0xc>
	...

080055d4 <_strtol_l.isra.0>:
 80055d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055d6:	001f      	movs	r7, r3
 80055d8:	000e      	movs	r6, r1
 80055da:	b087      	sub	sp, #28
 80055dc:	9005      	str	r0, [sp, #20]
 80055de:	9101      	str	r1, [sp, #4]
 80055e0:	9202      	str	r2, [sp, #8]
 80055e2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80055e4:	7834      	ldrb	r4, [r6, #0]
 80055e6:	f000 f88b 	bl	8005700 <__locale_ctype_ptr_l>
 80055ea:	2208      	movs	r2, #8
 80055ec:	1900      	adds	r0, r0, r4
 80055ee:	7843      	ldrb	r3, [r0, #1]
 80055f0:	1c75      	adds	r5, r6, #1
 80055f2:	4013      	ands	r3, r2
 80055f4:	d136      	bne.n	8005664 <_strtol_l.isra.0+0x90>
 80055f6:	2c2d      	cmp	r4, #45	; 0x2d
 80055f8:	d136      	bne.n	8005668 <_strtol_l.isra.0+0x94>
 80055fa:	1cb5      	adds	r5, r6, #2
 80055fc:	7874      	ldrb	r4, [r6, #1]
 80055fe:	2601      	movs	r6, #1
 8005600:	2f00      	cmp	r7, #0
 8005602:	d062      	beq.n	80056ca <_strtol_l.isra.0+0xf6>
 8005604:	2f10      	cmp	r7, #16
 8005606:	d109      	bne.n	800561c <_strtol_l.isra.0+0x48>
 8005608:	2c30      	cmp	r4, #48	; 0x30
 800560a:	d107      	bne.n	800561c <_strtol_l.isra.0+0x48>
 800560c:	2220      	movs	r2, #32
 800560e:	782b      	ldrb	r3, [r5, #0]
 8005610:	4393      	bics	r3, r2
 8005612:	2b58      	cmp	r3, #88	; 0x58
 8005614:	d154      	bne.n	80056c0 <_strtol_l.isra.0+0xec>
 8005616:	2710      	movs	r7, #16
 8005618:	786c      	ldrb	r4, [r5, #1]
 800561a:	3502      	adds	r5, #2
 800561c:	4b2d      	ldr	r3, [pc, #180]	; (80056d4 <_strtol_l.isra.0+0x100>)
 800561e:	0039      	movs	r1, r7
 8005620:	18f3      	adds	r3, r6, r3
 8005622:	0018      	movs	r0, r3
 8005624:	9303      	str	r3, [sp, #12]
 8005626:	f7fa fdf5 	bl	8000214 <__aeabi_uidivmod>
 800562a:	9104      	str	r1, [sp, #16]
 800562c:	2101      	movs	r1, #1
 800562e:	2300      	movs	r3, #0
 8005630:	4249      	negs	r1, r1
 8005632:	0002      	movs	r2, r0
 8005634:	468c      	mov	ip, r1
 8005636:	0018      	movs	r0, r3
 8005638:	0021      	movs	r1, r4
 800563a:	3930      	subs	r1, #48	; 0x30
 800563c:	2909      	cmp	r1, #9
 800563e:	d81a      	bhi.n	8005676 <_strtol_l.isra.0+0xa2>
 8005640:	000c      	movs	r4, r1
 8005642:	42a7      	cmp	r7, r4
 8005644:	dd23      	ble.n	800568e <_strtol_l.isra.0+0xba>
 8005646:	1c59      	adds	r1, r3, #1
 8005648:	d009      	beq.n	800565e <_strtol_l.isra.0+0x8a>
 800564a:	4663      	mov	r3, ip
 800564c:	4282      	cmp	r2, r0
 800564e:	d306      	bcc.n	800565e <_strtol_l.isra.0+0x8a>
 8005650:	d102      	bne.n	8005658 <_strtol_l.isra.0+0x84>
 8005652:	9904      	ldr	r1, [sp, #16]
 8005654:	42a1      	cmp	r1, r4
 8005656:	db02      	blt.n	800565e <_strtol_l.isra.0+0x8a>
 8005658:	2301      	movs	r3, #1
 800565a:	4378      	muls	r0, r7
 800565c:	1820      	adds	r0, r4, r0
 800565e:	782c      	ldrb	r4, [r5, #0]
 8005660:	3501      	adds	r5, #1
 8005662:	e7e9      	b.n	8005638 <_strtol_l.isra.0+0x64>
 8005664:	002e      	movs	r6, r5
 8005666:	e7bc      	b.n	80055e2 <_strtol_l.isra.0+0xe>
 8005668:	2c2b      	cmp	r4, #43	; 0x2b
 800566a:	d001      	beq.n	8005670 <_strtol_l.isra.0+0x9c>
 800566c:	001e      	movs	r6, r3
 800566e:	e7c7      	b.n	8005600 <_strtol_l.isra.0+0x2c>
 8005670:	1cb5      	adds	r5, r6, #2
 8005672:	7874      	ldrb	r4, [r6, #1]
 8005674:	e7fa      	b.n	800566c <_strtol_l.isra.0+0x98>
 8005676:	0021      	movs	r1, r4
 8005678:	3941      	subs	r1, #65	; 0x41
 800567a:	2919      	cmp	r1, #25
 800567c:	d801      	bhi.n	8005682 <_strtol_l.isra.0+0xae>
 800567e:	3c37      	subs	r4, #55	; 0x37
 8005680:	e7df      	b.n	8005642 <_strtol_l.isra.0+0x6e>
 8005682:	0021      	movs	r1, r4
 8005684:	3961      	subs	r1, #97	; 0x61
 8005686:	2919      	cmp	r1, #25
 8005688:	d801      	bhi.n	800568e <_strtol_l.isra.0+0xba>
 800568a:	3c57      	subs	r4, #87	; 0x57
 800568c:	e7d9      	b.n	8005642 <_strtol_l.isra.0+0x6e>
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	d108      	bne.n	80056a4 <_strtol_l.isra.0+0xd0>
 8005692:	9a05      	ldr	r2, [sp, #20]
 8005694:	3323      	adds	r3, #35	; 0x23
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	9b02      	ldr	r3, [sp, #8]
 800569a:	9803      	ldr	r0, [sp, #12]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d109      	bne.n	80056b4 <_strtol_l.isra.0+0xe0>
 80056a0:	b007      	add	sp, #28
 80056a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056a4:	2e00      	cmp	r6, #0
 80056a6:	d000      	beq.n	80056aa <_strtol_l.isra.0+0xd6>
 80056a8:	4240      	negs	r0, r0
 80056aa:	9a02      	ldr	r2, [sp, #8]
 80056ac:	2a00      	cmp	r2, #0
 80056ae:	d0f7      	beq.n	80056a0 <_strtol_l.isra.0+0xcc>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <_strtol_l.isra.0+0xe4>
 80056b4:	1e6b      	subs	r3, r5, #1
 80056b6:	9301      	str	r3, [sp, #4]
 80056b8:	9b02      	ldr	r3, [sp, #8]
 80056ba:	9a01      	ldr	r2, [sp, #4]
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	e7ef      	b.n	80056a0 <_strtol_l.isra.0+0xcc>
 80056c0:	2430      	movs	r4, #48	; 0x30
 80056c2:	2f00      	cmp	r7, #0
 80056c4:	d1aa      	bne.n	800561c <_strtol_l.isra.0+0x48>
 80056c6:	2708      	movs	r7, #8
 80056c8:	e7a8      	b.n	800561c <_strtol_l.isra.0+0x48>
 80056ca:	2c30      	cmp	r4, #48	; 0x30
 80056cc:	d09e      	beq.n	800560c <_strtol_l.isra.0+0x38>
 80056ce:	270a      	movs	r7, #10
 80056d0:	e7a4      	b.n	800561c <_strtol_l.isra.0+0x48>
 80056d2:	46c0      	nop			; (mov r8, r8)
 80056d4:	7fffffff 	.word	0x7fffffff

080056d8 <strtol>:
 80056d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056da:	0013      	movs	r3, r2
 80056dc:	4a06      	ldr	r2, [pc, #24]	; (80056f8 <strtol+0x20>)
 80056de:	0005      	movs	r5, r0
 80056e0:	6810      	ldr	r0, [r2, #0]
 80056e2:	6a04      	ldr	r4, [r0, #32]
 80056e4:	2c00      	cmp	r4, #0
 80056e6:	d100      	bne.n	80056ea <strtol+0x12>
 80056e8:	4c04      	ldr	r4, [pc, #16]	; (80056fc <strtol+0x24>)
 80056ea:	000a      	movs	r2, r1
 80056ec:	9400      	str	r4, [sp, #0]
 80056ee:	0029      	movs	r1, r5
 80056f0:	f7ff ff70 	bl	80055d4 <_strtol_l.isra.0>
 80056f4:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80056f6:	46c0      	nop			; (mov r8, r8)
 80056f8:	20000010 	.word	0x20000010
 80056fc:	20000074 	.word	0x20000074

08005700 <__locale_ctype_ptr_l>:
 8005700:	30ec      	adds	r0, #236	; 0xec
 8005702:	6800      	ldr	r0, [r0, #0]
 8005704:	4770      	bx	lr

08005706 <__ascii_mbtowc>:
 8005706:	b082      	sub	sp, #8
 8005708:	2900      	cmp	r1, #0
 800570a:	d100      	bne.n	800570e <__ascii_mbtowc+0x8>
 800570c:	a901      	add	r1, sp, #4
 800570e:	1e10      	subs	r0, r2, #0
 8005710:	d006      	beq.n	8005720 <__ascii_mbtowc+0x1a>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d006      	beq.n	8005724 <__ascii_mbtowc+0x1e>
 8005716:	7813      	ldrb	r3, [r2, #0]
 8005718:	600b      	str	r3, [r1, #0]
 800571a:	7810      	ldrb	r0, [r2, #0]
 800571c:	1e43      	subs	r3, r0, #1
 800571e:	4198      	sbcs	r0, r3
 8005720:	b002      	add	sp, #8
 8005722:	4770      	bx	lr
 8005724:	2002      	movs	r0, #2
 8005726:	4240      	negs	r0, r0
 8005728:	e7fa      	b.n	8005720 <__ascii_mbtowc+0x1a>

0800572a <__malloc_lock>:
 800572a:	4770      	bx	lr

0800572c <__malloc_unlock>:
 800572c:	4770      	bx	lr

0800572e <__ascii_wctomb>:
 800572e:	1e0b      	subs	r3, r1, #0
 8005730:	d004      	beq.n	800573c <__ascii_wctomb+0xe>
 8005732:	2aff      	cmp	r2, #255	; 0xff
 8005734:	d904      	bls.n	8005740 <__ascii_wctomb+0x12>
 8005736:	238a      	movs	r3, #138	; 0x8a
 8005738:	6003      	str	r3, [r0, #0]
 800573a:	3b8b      	subs	r3, #139	; 0x8b
 800573c:	0018      	movs	r0, r3
 800573e:	4770      	bx	lr
 8005740:	700a      	strb	r2, [r1, #0]
 8005742:	2301      	movs	r3, #1
 8005744:	e7fa      	b.n	800573c <__ascii_wctomb+0xe>
	...

08005748 <pow>:
 8005748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800574a:	2400      	movs	r4, #0
 800574c:	b091      	sub	sp, #68	; 0x44
 800574e:	001f      	movs	r7, r3
 8005750:	9000      	str	r0, [sp, #0]
 8005752:	9101      	str	r1, [sp, #4]
 8005754:	0016      	movs	r6, r2
 8005756:	f000 f98d 	bl	8005a74 <__ieee754_pow>
 800575a:	4bbe      	ldr	r3, [pc, #760]	; (8005a54 <pow+0x30c>)
 800575c:	9002      	str	r0, [sp, #8]
 800575e:	9103      	str	r1, [sp, #12]
 8005760:	571c      	ldrsb	r4, [r3, r4]
 8005762:	1c63      	adds	r3, r4, #1
 8005764:	d100      	bne.n	8005768 <pow+0x20>
 8005766:	e0d4      	b.n	8005912 <pow+0x1ca>
 8005768:	0032      	movs	r2, r6
 800576a:	003b      	movs	r3, r7
 800576c:	0030      	movs	r0, r6
 800576e:	0039      	movs	r1, r7
 8005770:	f7fc fc80 	bl	8002074 <__aeabi_dcmpun>
 8005774:	1e05      	subs	r5, r0, #0
 8005776:	d000      	beq.n	800577a <pow+0x32>
 8005778:	e0cb      	b.n	8005912 <pow+0x1ca>
 800577a:	9a00      	ldr	r2, [sp, #0]
 800577c:	9b01      	ldr	r3, [sp, #4]
 800577e:	0010      	movs	r0, r2
 8005780:	0019      	movs	r1, r3
 8005782:	f7fc fc77 	bl	8002074 <__aeabi_dcmpun>
 8005786:	2200      	movs	r2, #0
 8005788:	9005      	str	r0, [sp, #20]
 800578a:	2800      	cmp	r0, #0
 800578c:	d01e      	beq.n	80057cc <pow+0x84>
 800578e:	2300      	movs	r3, #0
 8005790:	0030      	movs	r0, r6
 8005792:	0039      	movs	r1, r7
 8005794:	f7fa fd54 	bl	8000240 <__aeabi_dcmpeq>
 8005798:	2800      	cmp	r0, #0
 800579a:	d100      	bne.n	800579e <pow+0x56>
 800579c:	e0b9      	b.n	8005912 <pow+0x1ca>
 800579e:	2301      	movs	r3, #1
 80057a0:	9306      	str	r3, [sp, #24]
 80057a2:	4bad      	ldr	r3, [pc, #692]	; (8005a58 <pow+0x310>)
 80057a4:	950e      	str	r5, [sp, #56]	; 0x38
 80057a6:	9307      	str	r3, [sp, #28]
 80057a8:	9a00      	ldr	r2, [sp, #0]
 80057aa:	9b01      	ldr	r3, [sp, #4]
 80057ac:	9208      	str	r2, [sp, #32]
 80057ae:	9309      	str	r3, [sp, #36]	; 0x24
 80057b0:	2200      	movs	r2, #0
 80057b2:	4baa      	ldr	r3, [pc, #680]	; (8005a5c <pow+0x314>)
 80057b4:	960a      	str	r6, [sp, #40]	; 0x28
 80057b6:	970b      	str	r7, [sp, #44]	; 0x2c
 80057b8:	920c      	str	r2, [sp, #48]	; 0x30
 80057ba:	930d      	str	r3, [sp, #52]	; 0x34
 80057bc:	2c02      	cmp	r4, #2
 80057be:	d033      	beq.n	8005828 <pow+0xe0>
 80057c0:	a806      	add	r0, sp, #24
 80057c2:	f000 ff0b 	bl	80065dc <matherr>
 80057c6:	2800      	cmp	r0, #0
 80057c8:	d125      	bne.n	8005816 <pow+0xce>
 80057ca:	e059      	b.n	8005880 <pow+0x138>
 80057cc:	2300      	movs	r3, #0
 80057ce:	9800      	ldr	r0, [sp, #0]
 80057d0:	9901      	ldr	r1, [sp, #4]
 80057d2:	f7fa fd35 	bl	8000240 <__aeabi_dcmpeq>
 80057d6:	2800      	cmp	r0, #0
 80057d8:	d057      	beq.n	800588a <pow+0x142>
 80057da:	2200      	movs	r2, #0
 80057dc:	2300      	movs	r3, #0
 80057de:	0030      	movs	r0, r6
 80057e0:	0039      	movs	r1, r7
 80057e2:	f7fa fd2d 	bl	8000240 <__aeabi_dcmpeq>
 80057e6:	1e05      	subs	r5, r0, #0
 80057e8:	d021      	beq.n	800582e <pow+0xe6>
 80057ea:	2301      	movs	r3, #1
 80057ec:	9306      	str	r3, [sp, #24]
 80057ee:	4b9a      	ldr	r3, [pc, #616]	; (8005a58 <pow+0x310>)
 80057f0:	960a      	str	r6, [sp, #40]	; 0x28
 80057f2:	970b      	str	r7, [sp, #44]	; 0x2c
 80057f4:	9307      	str	r3, [sp, #28]
 80057f6:	9b05      	ldr	r3, [sp, #20]
 80057f8:	930e      	str	r3, [sp, #56]	; 0x38
 80057fa:	9a00      	ldr	r2, [sp, #0]
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	9208      	str	r2, [sp, #32]
 8005800:	9309      	str	r3, [sp, #36]	; 0x24
 8005802:	2200      	movs	r2, #0
 8005804:	2300      	movs	r3, #0
 8005806:	920c      	str	r2, [sp, #48]	; 0x30
 8005808:	930d      	str	r3, [sp, #52]	; 0x34
 800580a:	2c00      	cmp	r4, #0
 800580c:	d0d8      	beq.n	80057c0 <pow+0x78>
 800580e:	2200      	movs	r2, #0
 8005810:	4b92      	ldr	r3, [pc, #584]	; (8005a5c <pow+0x314>)
 8005812:	920c      	str	r2, [sp, #48]	; 0x30
 8005814:	930d      	str	r3, [sp, #52]	; 0x34
 8005816:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d004      	beq.n	8005828 <pow+0xe0>
 800581e:	f7ff fd83 	bl	8005328 <__errno>
 8005822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	6003      	str	r3, [r0, #0]
 8005828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800582a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800582c:	e06f      	b.n	800590e <pow+0x1c6>
 800582e:	0030      	movs	r0, r6
 8005830:	0039      	movs	r1, r7
 8005832:	f000 fecb 	bl	80065cc <finite>
 8005836:	2800      	cmp	r0, #0
 8005838:	d06b      	beq.n	8005912 <pow+0x1ca>
 800583a:	2200      	movs	r2, #0
 800583c:	2300      	movs	r3, #0
 800583e:	0030      	movs	r0, r6
 8005840:	0039      	movs	r1, r7
 8005842:	f7fa fd03 	bl	800024c <__aeabi_dcmplt>
 8005846:	2800      	cmp	r0, #0
 8005848:	d063      	beq.n	8005912 <pow+0x1ca>
 800584a:	2301      	movs	r3, #1
 800584c:	9306      	str	r3, [sp, #24]
 800584e:	4b82      	ldr	r3, [pc, #520]	; (8005a58 <pow+0x310>)
 8005850:	950e      	str	r5, [sp, #56]	; 0x38
 8005852:	9307      	str	r3, [sp, #28]
 8005854:	9b00      	ldr	r3, [sp, #0]
 8005856:	9c01      	ldr	r4, [sp, #4]
 8005858:	9308      	str	r3, [sp, #32]
 800585a:	9409      	str	r4, [sp, #36]	; 0x24
 800585c:	4b7d      	ldr	r3, [pc, #500]	; (8005a54 <pow+0x30c>)
 800585e:	960a      	str	r6, [sp, #40]	; 0x28
 8005860:	970b      	str	r7, [sp, #44]	; 0x2c
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	b25b      	sxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d104      	bne.n	8005874 <pow+0x12c>
 800586a:	2300      	movs	r3, #0
 800586c:	2400      	movs	r4, #0
 800586e:	930c      	str	r3, [sp, #48]	; 0x30
 8005870:	940d      	str	r4, [sp, #52]	; 0x34
 8005872:	e7a5      	b.n	80057c0 <pow+0x78>
 8005874:	2000      	movs	r0, #0
 8005876:	497a      	ldr	r1, [pc, #488]	; (8005a60 <pow+0x318>)
 8005878:	900c      	str	r0, [sp, #48]	; 0x30
 800587a:	910d      	str	r1, [sp, #52]	; 0x34
 800587c:	2b02      	cmp	r3, #2
 800587e:	d19f      	bne.n	80057c0 <pow+0x78>
 8005880:	f7ff fd52 	bl	8005328 <__errno>
 8005884:	2321      	movs	r3, #33	; 0x21
 8005886:	6003      	str	r3, [r0, #0]
 8005888:	e7c5      	b.n	8005816 <pow+0xce>
 800588a:	9802      	ldr	r0, [sp, #8]
 800588c:	9903      	ldr	r1, [sp, #12]
 800588e:	f000 fe9d 	bl	80065cc <finite>
 8005892:	9005      	str	r0, [sp, #20]
 8005894:	2800      	cmp	r0, #0
 8005896:	d000      	beq.n	800589a <pow+0x152>
 8005898:	e0a5      	b.n	80059e6 <pow+0x29e>
 800589a:	9800      	ldr	r0, [sp, #0]
 800589c:	9901      	ldr	r1, [sp, #4]
 800589e:	f000 fe95 	bl	80065cc <finite>
 80058a2:	2800      	cmp	r0, #0
 80058a4:	d100      	bne.n	80058a8 <pow+0x160>
 80058a6:	e09e      	b.n	80059e6 <pow+0x29e>
 80058a8:	0030      	movs	r0, r6
 80058aa:	0039      	movs	r1, r7
 80058ac:	f000 fe8e 	bl	80065cc <finite>
 80058b0:	2800      	cmp	r0, #0
 80058b2:	d100      	bne.n	80058b6 <pow+0x16e>
 80058b4:	e097      	b.n	80059e6 <pow+0x29e>
 80058b6:	2500      	movs	r5, #0
 80058b8:	4b66      	ldr	r3, [pc, #408]	; (8005a54 <pow+0x30c>)
 80058ba:	ac06      	add	r4, sp, #24
 80058bc:	575d      	ldrsb	r5, [r3, r5]
 80058be:	9a02      	ldr	r2, [sp, #8]
 80058c0:	9b03      	ldr	r3, [sp, #12]
 80058c2:	0019      	movs	r1, r3
 80058c4:	0010      	movs	r0, r2
 80058c6:	f7fc fbd5 	bl	8002074 <__aeabi_dcmpun>
 80058ca:	4b63      	ldr	r3, [pc, #396]	; (8005a58 <pow+0x310>)
 80058cc:	2800      	cmp	r0, #0
 80058ce:	d031      	beq.n	8005934 <pow+0x1ec>
 80058d0:	2201      	movs	r2, #1
 80058d2:	6063      	str	r3, [r4, #4]
 80058d4:	9b05      	ldr	r3, [sp, #20]
 80058d6:	9206      	str	r2, [sp, #24]
 80058d8:	6223      	str	r3, [r4, #32]
 80058da:	6126      	str	r6, [r4, #16]
 80058dc:	6167      	str	r7, [r4, #20]
 80058de:	9a00      	ldr	r2, [sp, #0]
 80058e0:	9b01      	ldr	r3, [sp, #4]
 80058e2:	60a2      	str	r2, [r4, #8]
 80058e4:	60e3      	str	r3, [r4, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	2300      	movs	r3, #0
 80058ea:	2d00      	cmp	r5, #0
 80058ec:	d115      	bne.n	800591a <pow+0x1d2>
 80058ee:	61a2      	str	r2, [r4, #24]
 80058f0:	61e3      	str	r3, [r4, #28]
 80058f2:	0020      	movs	r0, r4
 80058f4:	f000 fe72 	bl	80065dc <matherr>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	d016      	beq.n	800592a <pow+0x1e2>
 80058fc:	6a23      	ldr	r3, [r4, #32]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <pow+0x1c2>
 8005902:	f7ff fd11 	bl	8005328 <__errno>
 8005906:	6a23      	ldr	r3, [r4, #32]
 8005908:	6003      	str	r3, [r0, #0]
 800590a:	69a3      	ldr	r3, [r4, #24]
 800590c:	69e4      	ldr	r4, [r4, #28]
 800590e:	9302      	str	r3, [sp, #8]
 8005910:	9403      	str	r4, [sp, #12]
 8005912:	9802      	ldr	r0, [sp, #8]
 8005914:	9903      	ldr	r1, [sp, #12]
 8005916:	b011      	add	sp, #68	; 0x44
 8005918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800591a:	0010      	movs	r0, r2
 800591c:	0019      	movs	r1, r3
 800591e:	f7fb f9e5 	bl	8000cec <__aeabi_ddiv>
 8005922:	61a0      	str	r0, [r4, #24]
 8005924:	61e1      	str	r1, [r4, #28]
 8005926:	2d02      	cmp	r5, #2
 8005928:	d1e3      	bne.n	80058f2 <pow+0x1aa>
 800592a:	f7ff fcfd 	bl	8005328 <__errno>
 800592e:	2321      	movs	r3, #33	; 0x21
 8005930:	6003      	str	r3, [r0, #0]
 8005932:	e7e3      	b.n	80058fc <pow+0x1b4>
 8005934:	2203      	movs	r2, #3
 8005936:	6126      	str	r6, [r4, #16]
 8005938:	6167      	str	r7, [r4, #20]
 800593a:	9206      	str	r2, [sp, #24]
 800593c:	6063      	str	r3, [r4, #4]
 800593e:	6220      	str	r0, [r4, #32]
 8005940:	9a00      	ldr	r2, [sp, #0]
 8005942:	9b01      	ldr	r3, [sp, #4]
 8005944:	0030      	movs	r0, r6
 8005946:	60a2      	str	r2, [r4, #8]
 8005948:	60e3      	str	r3, [r4, #12]
 800594a:	0039      	movs	r1, r7
 800594c:	2200      	movs	r2, #0
 800594e:	4b45      	ldr	r3, [pc, #276]	; (8005a64 <pow+0x31c>)
 8005950:	f7fb fdd6 	bl	8001500 <__aeabi_dmul>
 8005954:	0006      	movs	r6, r0
 8005956:	000f      	movs	r7, r1
 8005958:	2d00      	cmp	r5, #0
 800595a:	d124      	bne.n	80059a6 <pow+0x25e>
 800595c:	9800      	ldr	r0, [sp, #0]
 800595e:	9901      	ldr	r1, [sp, #4]
 8005960:	22e0      	movs	r2, #224	; 0xe0
 8005962:	4b41      	ldr	r3, [pc, #260]	; (8005a68 <pow+0x320>)
 8005964:	0612      	lsls	r2, r2, #24
 8005966:	61a2      	str	r2, [r4, #24]
 8005968:	61e3      	str	r3, [r4, #28]
 800596a:	2200      	movs	r2, #0
 800596c:	2300      	movs	r3, #0
 800596e:	f7fa fc6d 	bl	800024c <__aeabi_dcmplt>
 8005972:	2800      	cmp	r0, #0
 8005974:	d030      	beq.n	80059d8 <pow+0x290>
 8005976:	0030      	movs	r0, r6
 8005978:	0039      	movs	r1, r7
 800597a:	f000 fe37 	bl	80065ec <rint>
 800597e:	0032      	movs	r2, r6
 8005980:	003b      	movs	r3, r7
 8005982:	f7fa fc5d 	bl	8000240 <__aeabi_dcmpeq>
 8005986:	2800      	cmp	r0, #0
 8005988:	d104      	bne.n	8005994 <pow+0x24c>
 800598a:	22e0      	movs	r2, #224	; 0xe0
 800598c:	4b37      	ldr	r3, [pc, #220]	; (8005a6c <pow+0x324>)
 800598e:	0612      	lsls	r2, r2, #24
 8005990:	61a2      	str	r2, [r4, #24]
 8005992:	61e3      	str	r3, [r4, #28]
 8005994:	4b2f      	ldr	r3, [pc, #188]	; (8005a54 <pow+0x30c>)
 8005996:	781b      	ldrb	r3, [r3, #0]
 8005998:	b25b      	sxtb	r3, r3
 800599a:	2b02      	cmp	r3, #2
 800599c:	d11c      	bne.n	80059d8 <pow+0x290>
 800599e:	f7ff fcc3 	bl	8005328 <__errno>
 80059a2:	2322      	movs	r3, #34	; 0x22
 80059a4:	e7c4      	b.n	8005930 <pow+0x1e8>
 80059a6:	2200      	movs	r2, #0
 80059a8:	9800      	ldr	r0, [sp, #0]
 80059aa:	9901      	ldr	r1, [sp, #4]
 80059ac:	4b30      	ldr	r3, [pc, #192]	; (8005a70 <pow+0x328>)
 80059ae:	61a2      	str	r2, [r4, #24]
 80059b0:	61e3      	str	r3, [r4, #28]
 80059b2:	2200      	movs	r2, #0
 80059b4:	2300      	movs	r3, #0
 80059b6:	f7fa fc49 	bl	800024c <__aeabi_dcmplt>
 80059ba:	2800      	cmp	r0, #0
 80059bc:	d0ea      	beq.n	8005994 <pow+0x24c>
 80059be:	0030      	movs	r0, r6
 80059c0:	0039      	movs	r1, r7
 80059c2:	f000 fe13 	bl	80065ec <rint>
 80059c6:	0032      	movs	r2, r6
 80059c8:	003b      	movs	r3, r7
 80059ca:	f7fa fc39 	bl	8000240 <__aeabi_dcmpeq>
 80059ce:	2800      	cmp	r0, #0
 80059d0:	d1e0      	bne.n	8005994 <pow+0x24c>
 80059d2:	2200      	movs	r2, #0
 80059d4:	4b22      	ldr	r3, [pc, #136]	; (8005a60 <pow+0x318>)
 80059d6:	e7db      	b.n	8005990 <pow+0x248>
 80059d8:	0020      	movs	r0, r4
 80059da:	f000 fdff 	bl	80065dc <matherr>
 80059de:	2800      	cmp	r0, #0
 80059e0:	d000      	beq.n	80059e4 <pow+0x29c>
 80059e2:	e78b      	b.n	80058fc <pow+0x1b4>
 80059e4:	e7db      	b.n	800599e <pow+0x256>
 80059e6:	2200      	movs	r2, #0
 80059e8:	9802      	ldr	r0, [sp, #8]
 80059ea:	9903      	ldr	r1, [sp, #12]
 80059ec:	2300      	movs	r3, #0
 80059ee:	f7fa fc27 	bl	8000240 <__aeabi_dcmpeq>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	d100      	bne.n	80059f8 <pow+0x2b0>
 80059f6:	e78c      	b.n	8005912 <pow+0x1ca>
 80059f8:	9800      	ldr	r0, [sp, #0]
 80059fa:	9901      	ldr	r1, [sp, #4]
 80059fc:	f000 fde6 	bl	80065cc <finite>
 8005a00:	2800      	cmp	r0, #0
 8005a02:	d100      	bne.n	8005a06 <pow+0x2be>
 8005a04:	e785      	b.n	8005912 <pow+0x1ca>
 8005a06:	0030      	movs	r0, r6
 8005a08:	0039      	movs	r1, r7
 8005a0a:	f000 fddf 	bl	80065cc <finite>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	d100      	bne.n	8005a14 <pow+0x2cc>
 8005a12:	e77e      	b.n	8005912 <pow+0x1ca>
 8005a14:	2304      	movs	r3, #4
 8005a16:	9306      	str	r3, [sp, #24]
 8005a18:	4b0f      	ldr	r3, [pc, #60]	; (8005a58 <pow+0x310>)
 8005a1a:	960a      	str	r6, [sp, #40]	; 0x28
 8005a1c:	970b      	str	r7, [sp, #44]	; 0x2c
 8005a1e:	9307      	str	r3, [sp, #28]
 8005a20:	2300      	movs	r3, #0
 8005a22:	930e      	str	r3, [sp, #56]	; 0x38
 8005a24:	9b00      	ldr	r3, [sp, #0]
 8005a26:	9c01      	ldr	r4, [sp, #4]
 8005a28:	9308      	str	r3, [sp, #32]
 8005a2a:	9409      	str	r4, [sp, #36]	; 0x24
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	2400      	movs	r4, #0
 8005a30:	930c      	str	r3, [sp, #48]	; 0x30
 8005a32:	940d      	str	r4, [sp, #52]	; 0x34
 8005a34:	4b07      	ldr	r3, [pc, #28]	; (8005a54 <pow+0x30c>)
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	b25b      	sxtb	r3, r3
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d103      	bne.n	8005a46 <pow+0x2fe>
 8005a3e:	f7ff fc73 	bl	8005328 <__errno>
 8005a42:	2322      	movs	r3, #34	; 0x22
 8005a44:	e71f      	b.n	8005886 <pow+0x13e>
 8005a46:	a806      	add	r0, sp, #24
 8005a48:	f000 fdc8 	bl	80065dc <matherr>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	d000      	beq.n	8005a52 <pow+0x30a>
 8005a50:	e6e1      	b.n	8005816 <pow+0xce>
 8005a52:	e7f4      	b.n	8005a3e <pow+0x2f6>
 8005a54:	200001e0 	.word	0x200001e0
 8005a58:	08006a2f 	.word	0x08006a2f
 8005a5c:	3ff00000 	.word	0x3ff00000
 8005a60:	fff00000 	.word	0xfff00000
 8005a64:	3fe00000 	.word	0x3fe00000
 8005a68:	47efffff 	.word	0x47efffff
 8005a6c:	c7efffff 	.word	0xc7efffff
 8005a70:	7ff00000 	.word	0x7ff00000

08005a74 <__ieee754_pow>:
 8005a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a76:	b095      	sub	sp, #84	; 0x54
 8005a78:	9202      	str	r2, [sp, #8]
 8005a7a:	9303      	str	r3, [sp, #12]
 8005a7c:	9b03      	ldr	r3, [sp, #12]
 8005a7e:	000e      	movs	r6, r1
 8005a80:	9902      	ldr	r1, [sp, #8]
 8005a82:	005d      	lsls	r5, r3, #1
 8005a84:	9304      	str	r3, [sp, #16]
 8005a86:	000b      	movs	r3, r1
 8005a88:	086d      	lsrs	r5, r5, #1
 8005a8a:	0007      	movs	r7, r0
 8005a8c:	432b      	orrs	r3, r5
 8005a8e:	d101      	bne.n	8005a94 <__ieee754_pow+0x20>
 8005a90:	f000 fcad 	bl	80063ee <__ieee754_pow+0x97a>
 8005a94:	4b7e      	ldr	r3, [pc, #504]	; (8005c90 <__ieee754_pow+0x21c>)
 8005a96:	0074      	lsls	r4, r6, #1
 8005a98:	9608      	str	r6, [sp, #32]
 8005a9a:	9000      	str	r0, [sp, #0]
 8005a9c:	0864      	lsrs	r4, r4, #1
 8005a9e:	469c      	mov	ip, r3
 8005aa0:	429c      	cmp	r4, r3
 8005aa2:	dc0b      	bgt.n	8005abc <__ieee754_pow+0x48>
 8005aa4:	d104      	bne.n	8005ab0 <__ieee754_pow+0x3c>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d108      	bne.n	8005abc <__ieee754_pow+0x48>
 8005aaa:	42a5      	cmp	r5, r4
 8005aac:	dc0c      	bgt.n	8005ac8 <__ieee754_pow+0x54>
 8005aae:	e001      	b.n	8005ab4 <__ieee754_pow+0x40>
 8005ab0:	429d      	cmp	r5, r3
 8005ab2:	dc03      	bgt.n	8005abc <__ieee754_pow+0x48>
 8005ab4:	4565      	cmp	r5, ip
 8005ab6:	d10d      	bne.n	8005ad4 <__ieee754_pow+0x60>
 8005ab8:	2900      	cmp	r1, #0
 8005aba:	d00b      	beq.n	8005ad4 <__ieee754_pow+0x60>
 8005abc:	4b75      	ldr	r3, [pc, #468]	; (8005c94 <__ieee754_pow+0x220>)
 8005abe:	18e4      	adds	r4, r4, r3
 8005ac0:	4327      	orrs	r7, r4
 8005ac2:	d101      	bne.n	8005ac8 <__ieee754_pow+0x54>
 8005ac4:	f000 fc93 	bl	80063ee <__ieee754_pow+0x97a>
 8005ac8:	4873      	ldr	r0, [pc, #460]	; (8005c98 <__ieee754_pow+0x224>)
 8005aca:	f000 fd89 	bl	80065e0 <nan>
 8005ace:	9000      	str	r0, [sp, #0]
 8005ad0:	9101      	str	r1, [sp, #4]
 8005ad2:	e061      	b.n	8005b98 <__ieee754_pow+0x124>
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	9306      	str	r3, [sp, #24]
 8005ad8:	2e00      	cmp	r6, #0
 8005ada:	da17      	bge.n	8005b0c <__ieee754_pow+0x98>
 8005adc:	4a6f      	ldr	r2, [pc, #444]	; (8005c9c <__ieee754_pow+0x228>)
 8005ade:	4295      	cmp	r5, r2
 8005ae0:	dc4d      	bgt.n	8005b7e <__ieee754_pow+0x10a>
 8005ae2:	4a6f      	ldr	r2, [pc, #444]	; (8005ca0 <__ieee754_pow+0x22c>)
 8005ae4:	4295      	cmp	r5, r2
 8005ae6:	dd11      	ble.n	8005b0c <__ieee754_pow+0x98>
 8005ae8:	4b6e      	ldr	r3, [pc, #440]	; (8005ca4 <__ieee754_pow+0x230>)
 8005aea:	152a      	asrs	r2, r5, #20
 8005aec:	18d2      	adds	r2, r2, r3
 8005aee:	2a14      	cmp	r2, #20
 8005af0:	dd25      	ble.n	8005b3e <__ieee754_pow+0xca>
 8005af2:	2034      	movs	r0, #52	; 0x34
 8005af4:	1a82      	subs	r2, r0, r2
 8005af6:	9802      	ldr	r0, [sp, #8]
 8005af8:	40d0      	lsrs	r0, r2
 8005afa:	0003      	movs	r3, r0
 8005afc:	4093      	lsls	r3, r2
 8005afe:	428b      	cmp	r3, r1
 8005b00:	d104      	bne.n	8005b0c <__ieee754_pow+0x98>
 8005b02:	2201      	movs	r2, #1
 8005b04:	4010      	ands	r0, r2
 8005b06:	1892      	adds	r2, r2, r2
 8005b08:	1a13      	subs	r3, r2, r0
 8005b0a:	9306      	str	r3, [sp, #24]
 8005b0c:	2900      	cmp	r1, #0
 8005b0e:	d15e      	bne.n	8005bce <__ieee754_pow+0x15a>
 8005b10:	4565      	cmp	r5, ip
 8005b12:	d123      	bne.n	8005b5c <__ieee754_pow+0xe8>
 8005b14:	4b5f      	ldr	r3, [pc, #380]	; (8005c94 <__ieee754_pow+0x220>)
 8005b16:	18e3      	adds	r3, r4, r3
 8005b18:	431f      	orrs	r7, r3
 8005b1a:	d101      	bne.n	8005b20 <__ieee754_pow+0xac>
 8005b1c:	f000 fc67 	bl	80063ee <__ieee754_pow+0x97a>
 8005b20:	4b5f      	ldr	r3, [pc, #380]	; (8005ca0 <__ieee754_pow+0x22c>)
 8005b22:	429c      	cmp	r4, r3
 8005b24:	dd2d      	ble.n	8005b82 <__ieee754_pow+0x10e>
 8005b26:	9b02      	ldr	r3, [sp, #8]
 8005b28:	9c03      	ldr	r4, [sp, #12]
 8005b2a:	9300      	str	r3, [sp, #0]
 8005b2c:	9401      	str	r4, [sp, #4]
 8005b2e:	9b04      	ldr	r3, [sp, #16]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	da31      	bge.n	8005b98 <__ieee754_pow+0x124>
 8005b34:	2300      	movs	r3, #0
 8005b36:	2400      	movs	r4, #0
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	9401      	str	r4, [sp, #4]
 8005b3c:	e02c      	b.n	8005b98 <__ieee754_pow+0x124>
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	d145      	bne.n	8005bce <__ieee754_pow+0x15a>
 8005b42:	2314      	movs	r3, #20
 8005b44:	1a9a      	subs	r2, r3, r2
 8005b46:	002b      	movs	r3, r5
 8005b48:	4113      	asrs	r3, r2
 8005b4a:	0019      	movs	r1, r3
 8005b4c:	4091      	lsls	r1, r2
 8005b4e:	42a9      	cmp	r1, r5
 8005b50:	d104      	bne.n	8005b5c <__ieee754_pow+0xe8>
 8005b52:	2201      	movs	r2, #1
 8005b54:	4013      	ands	r3, r2
 8005b56:	1892      	adds	r2, r2, r2
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	9306      	str	r3, [sp, #24]
 8005b5c:	4b52      	ldr	r3, [pc, #328]	; (8005ca8 <__ieee754_pow+0x234>)
 8005b5e:	429d      	cmp	r5, r3
 8005b60:	d11e      	bne.n	8005ba0 <__ieee754_pow+0x12c>
 8005b62:	0038      	movs	r0, r7
 8005b64:	0031      	movs	r1, r6
 8005b66:	9b04      	ldr	r3, [sp, #16]
 8005b68:	9000      	str	r0, [sp, #0]
 8005b6a:	9101      	str	r1, [sp, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	da13      	bge.n	8005b98 <__ieee754_pow+0x124>
 8005b70:	003a      	movs	r2, r7
 8005b72:	0033      	movs	r3, r6
 8005b74:	2000      	movs	r0, #0
 8005b76:	494c      	ldr	r1, [pc, #304]	; (8005ca8 <__ieee754_pow+0x234>)
 8005b78:	f7fb f8b8 	bl	8000cec <__aeabi_ddiv>
 8005b7c:	e7a7      	b.n	8005ace <__ieee754_pow+0x5a>
 8005b7e:	2302      	movs	r3, #2
 8005b80:	e7c3      	b.n	8005b0a <__ieee754_pow+0x96>
 8005b82:	9b04      	ldr	r3, [sp, #16]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	dad5      	bge.n	8005b34 <__ieee754_pow+0xc0>
 8005b88:	2280      	movs	r2, #128	; 0x80
 8005b8a:	0612      	lsls	r2, r2, #24
 8005b8c:	4694      	mov	ip, r2
 8005b8e:	9b02      	ldr	r3, [sp, #8]
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	9b03      	ldr	r3, [sp, #12]
 8005b94:	4463      	add	r3, ip
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	9800      	ldr	r0, [sp, #0]
 8005b9a:	9901      	ldr	r1, [sp, #4]
 8005b9c:	b015      	add	sp, #84	; 0x54
 8005b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ba0:	2380      	movs	r3, #128	; 0x80
 8005ba2:	9a04      	ldr	r2, [sp, #16]
 8005ba4:	05db      	lsls	r3, r3, #23
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d106      	bne.n	8005bb8 <__ieee754_pow+0x144>
 8005baa:	003a      	movs	r2, r7
 8005bac:	0033      	movs	r3, r6
 8005bae:	0038      	movs	r0, r7
 8005bb0:	0031      	movs	r1, r6
 8005bb2:	f7fb fca5 	bl	8001500 <__aeabi_dmul>
 8005bb6:	e78a      	b.n	8005ace <__ieee754_pow+0x5a>
 8005bb8:	4b3c      	ldr	r3, [pc, #240]	; (8005cac <__ieee754_pow+0x238>)
 8005bba:	9a04      	ldr	r2, [sp, #16]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d106      	bne.n	8005bce <__ieee754_pow+0x15a>
 8005bc0:	2e00      	cmp	r6, #0
 8005bc2:	db04      	blt.n	8005bce <__ieee754_pow+0x15a>
 8005bc4:	0038      	movs	r0, r7
 8005bc6:	0031      	movs	r1, r6
 8005bc8:	f000 fc4a 	bl	8006460 <__ieee754_sqrt>
 8005bcc:	e77f      	b.n	8005ace <__ieee754_pow+0x5a>
 8005bce:	0038      	movs	r0, r7
 8005bd0:	0031      	movs	r1, r6
 8005bd2:	f000 fcf7 	bl	80065c4 <fabs>
 8005bd6:	9000      	str	r0, [sp, #0]
 8005bd8:	9101      	str	r1, [sp, #4]
 8005bda:	2f00      	cmp	r7, #0
 8005bdc:	d12e      	bne.n	8005c3c <__ieee754_pow+0x1c8>
 8005bde:	2c00      	cmp	r4, #0
 8005be0:	d004      	beq.n	8005bec <__ieee754_pow+0x178>
 8005be2:	4a31      	ldr	r2, [pc, #196]	; (8005ca8 <__ieee754_pow+0x234>)
 8005be4:	00b3      	lsls	r3, r6, #2
 8005be6:	089b      	lsrs	r3, r3, #2
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d127      	bne.n	8005c3c <__ieee754_pow+0x1c8>
 8005bec:	9b04      	ldr	r3, [sp, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	da07      	bge.n	8005c02 <__ieee754_pow+0x18e>
 8005bf2:	9a00      	ldr	r2, [sp, #0]
 8005bf4:	9b01      	ldr	r3, [sp, #4]
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	492b      	ldr	r1, [pc, #172]	; (8005ca8 <__ieee754_pow+0x234>)
 8005bfa:	f7fb f877 	bl	8000cec <__aeabi_ddiv>
 8005bfe:	9000      	str	r0, [sp, #0]
 8005c00:	9101      	str	r1, [sp, #4]
 8005c02:	9b08      	ldr	r3, [sp, #32]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	dac7      	bge.n	8005b98 <__ieee754_pow+0x124>
 8005c08:	4b22      	ldr	r3, [pc, #136]	; (8005c94 <__ieee754_pow+0x220>)
 8005c0a:	18e4      	adds	r4, r4, r3
 8005c0c:	9b06      	ldr	r3, [sp, #24]
 8005c0e:	431c      	orrs	r4, r3
 8005c10:	d108      	bne.n	8005c24 <__ieee754_pow+0x1b0>
 8005c12:	9a00      	ldr	r2, [sp, #0]
 8005c14:	9b01      	ldr	r3, [sp, #4]
 8005c16:	0010      	movs	r0, r2
 8005c18:	0019      	movs	r1, r3
 8005c1a:	f7fb fee3 	bl	80019e4 <__aeabi_dsub>
 8005c1e:	0002      	movs	r2, r0
 8005c20:	000b      	movs	r3, r1
 8005c22:	e7a9      	b.n	8005b78 <__ieee754_pow+0x104>
 8005c24:	9b06      	ldr	r3, [sp, #24]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d1b6      	bne.n	8005b98 <__ieee754_pow+0x124>
 8005c2a:	9800      	ldr	r0, [sp, #0]
 8005c2c:	2180      	movs	r1, #128	; 0x80
 8005c2e:	0002      	movs	r2, r0
 8005c30:	9801      	ldr	r0, [sp, #4]
 8005c32:	0609      	lsls	r1, r1, #24
 8005c34:	1843      	adds	r3, r0, r1
 8005c36:	9200      	str	r2, [sp, #0]
 8005c38:	9301      	str	r3, [sp, #4]
 8005c3a:	e7ad      	b.n	8005b98 <__ieee754_pow+0x124>
 8005c3c:	0ff3      	lsrs	r3, r6, #31
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	9310      	str	r3, [sp, #64]	; 0x40
 8005c42:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005c44:	9b06      	ldr	r3, [sp, #24]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	d104      	bne.n	8005c54 <__ieee754_pow+0x1e0>
 8005c4a:	003a      	movs	r2, r7
 8005c4c:	0033      	movs	r3, r6
 8005c4e:	0038      	movs	r0, r7
 8005c50:	0031      	movs	r1, r6
 8005c52:	e7e2      	b.n	8005c1a <__ieee754_pow+0x1a6>
 8005c54:	4b16      	ldr	r3, [pc, #88]	; (8005cb0 <__ieee754_pow+0x23c>)
 8005c56:	429d      	cmp	r5, r3
 8005c58:	dc00      	bgt.n	8005c5c <__ieee754_pow+0x1e8>
 8005c5a:	e0f7      	b.n	8005e4c <__ieee754_pow+0x3d8>
 8005c5c:	4b15      	ldr	r3, [pc, #84]	; (8005cb4 <__ieee754_pow+0x240>)
 8005c5e:	429d      	cmp	r5, r3
 8005c60:	dd0b      	ble.n	8005c7a <__ieee754_pow+0x206>
 8005c62:	4b0f      	ldr	r3, [pc, #60]	; (8005ca0 <__ieee754_pow+0x22c>)
 8005c64:	429c      	cmp	r4, r3
 8005c66:	dc0e      	bgt.n	8005c86 <__ieee754_pow+0x212>
 8005c68:	9b04      	ldr	r3, [sp, #16]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	db00      	blt.n	8005c70 <__ieee754_pow+0x1fc>
 8005c6e:	e761      	b.n	8005b34 <__ieee754_pow+0xc0>
 8005c70:	4a11      	ldr	r2, [pc, #68]	; (8005cb8 <__ieee754_pow+0x244>)
 8005c72:	4b12      	ldr	r3, [pc, #72]	; (8005cbc <__ieee754_pow+0x248>)
 8005c74:	0010      	movs	r0, r2
 8005c76:	0019      	movs	r1, r3
 8005c78:	e79b      	b.n	8005bb2 <__ieee754_pow+0x13e>
 8005c7a:	4b11      	ldr	r3, [pc, #68]	; (8005cc0 <__ieee754_pow+0x24c>)
 8005c7c:	429c      	cmp	r4, r3
 8005c7e:	ddf3      	ble.n	8005c68 <__ieee754_pow+0x1f4>
 8005c80:	4b09      	ldr	r3, [pc, #36]	; (8005ca8 <__ieee754_pow+0x234>)
 8005c82:	429c      	cmp	r4, r3
 8005c84:	dd1e      	ble.n	8005cc4 <__ieee754_pow+0x250>
 8005c86:	9b04      	ldr	r3, [sp, #16]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	dcf1      	bgt.n	8005c70 <__ieee754_pow+0x1fc>
 8005c8c:	e752      	b.n	8005b34 <__ieee754_pow+0xc0>
 8005c8e:	46c0      	nop			; (mov r8, r8)
 8005c90:	7ff00000 	.word	0x7ff00000
 8005c94:	c0100000 	.word	0xc0100000
 8005c98:	0800692d 	.word	0x0800692d
 8005c9c:	433fffff 	.word	0x433fffff
 8005ca0:	3fefffff 	.word	0x3fefffff
 8005ca4:	fffffc01 	.word	0xfffffc01
 8005ca8:	3ff00000 	.word	0x3ff00000
 8005cac:	3fe00000 	.word	0x3fe00000
 8005cb0:	41e00000 	.word	0x41e00000
 8005cb4:	43f00000 	.word	0x43f00000
 8005cb8:	8800759c 	.word	0x8800759c
 8005cbc:	7e37e43c 	.word	0x7e37e43c
 8005cc0:	3feffffe 	.word	0x3feffffe
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	9800      	ldr	r0, [sp, #0]
 8005cc8:	9901      	ldr	r1, [sp, #4]
 8005cca:	4b52      	ldr	r3, [pc, #328]	; (8005e14 <__ieee754_pow+0x3a0>)
 8005ccc:	f7fb fe8a 	bl	80019e4 <__aeabi_dsub>
 8005cd0:	22c0      	movs	r2, #192	; 0xc0
 8005cd2:	4b51      	ldr	r3, [pc, #324]	; (8005e18 <__ieee754_pow+0x3a4>)
 8005cd4:	05d2      	lsls	r2, r2, #23
 8005cd6:	0006      	movs	r6, r0
 8005cd8:	000f      	movs	r7, r1
 8005cda:	f7fb fc11 	bl	8001500 <__aeabi_dmul>
 8005cde:	4a4f      	ldr	r2, [pc, #316]	; (8005e1c <__ieee754_pow+0x3a8>)
 8005ce0:	9000      	str	r0, [sp, #0]
 8005ce2:	9101      	str	r1, [sp, #4]
 8005ce4:	4b4e      	ldr	r3, [pc, #312]	; (8005e20 <__ieee754_pow+0x3ac>)
 8005ce6:	0030      	movs	r0, r6
 8005ce8:	0039      	movs	r1, r7
 8005cea:	f7fb fc09 	bl	8001500 <__aeabi_dmul>
 8005cee:	2200      	movs	r2, #0
 8005cf0:	9004      	str	r0, [sp, #16]
 8005cf2:	9105      	str	r1, [sp, #20]
 8005cf4:	4b4b      	ldr	r3, [pc, #300]	; (8005e24 <__ieee754_pow+0x3b0>)
 8005cf6:	0030      	movs	r0, r6
 8005cf8:	0039      	movs	r1, r7
 8005cfa:	f7fb fc01 	bl	8001500 <__aeabi_dmul>
 8005cfe:	0002      	movs	r2, r0
 8005d00:	000b      	movs	r3, r1
 8005d02:	4849      	ldr	r0, [pc, #292]	; (8005e28 <__ieee754_pow+0x3b4>)
 8005d04:	4949      	ldr	r1, [pc, #292]	; (8005e2c <__ieee754_pow+0x3b8>)
 8005d06:	f7fb fe6d 	bl	80019e4 <__aeabi_dsub>
 8005d0a:	0032      	movs	r2, r6
 8005d0c:	003b      	movs	r3, r7
 8005d0e:	f7fb fbf7 	bl	8001500 <__aeabi_dmul>
 8005d12:	0002      	movs	r2, r0
 8005d14:	000b      	movs	r3, r1
 8005d16:	2000      	movs	r0, #0
 8005d18:	4945      	ldr	r1, [pc, #276]	; (8005e30 <__ieee754_pow+0x3bc>)
 8005d1a:	f7fb fe63 	bl	80019e4 <__aeabi_dsub>
 8005d1e:	0032      	movs	r2, r6
 8005d20:	0004      	movs	r4, r0
 8005d22:	000d      	movs	r5, r1
 8005d24:	003b      	movs	r3, r7
 8005d26:	0030      	movs	r0, r6
 8005d28:	0039      	movs	r1, r7
 8005d2a:	f7fb fbe9 	bl	8001500 <__aeabi_dmul>
 8005d2e:	0002      	movs	r2, r0
 8005d30:	000b      	movs	r3, r1
 8005d32:	0020      	movs	r0, r4
 8005d34:	0029      	movs	r1, r5
 8005d36:	f7fb fbe3 	bl	8001500 <__aeabi_dmul>
 8005d3a:	4a3e      	ldr	r2, [pc, #248]	; (8005e34 <__ieee754_pow+0x3c0>)
 8005d3c:	4b36      	ldr	r3, [pc, #216]	; (8005e18 <__ieee754_pow+0x3a4>)
 8005d3e:	f7fb fbdf 	bl	8001500 <__aeabi_dmul>
 8005d42:	0002      	movs	r2, r0
 8005d44:	000b      	movs	r3, r1
 8005d46:	9804      	ldr	r0, [sp, #16]
 8005d48:	9905      	ldr	r1, [sp, #20]
 8005d4a:	f7fb fe4b 	bl	80019e4 <__aeabi_dsub>
 8005d4e:	0002      	movs	r2, r0
 8005d50:	000b      	movs	r3, r1
 8005d52:	0004      	movs	r4, r0
 8005d54:	000d      	movs	r5, r1
 8005d56:	9800      	ldr	r0, [sp, #0]
 8005d58:	9901      	ldr	r1, [sp, #4]
 8005d5a:	f7fa fcab 	bl	80006b4 <__aeabi_dadd>
 8005d5e:	9a00      	ldr	r2, [sp, #0]
 8005d60:	9b01      	ldr	r3, [sp, #4]
 8005d62:	2000      	movs	r0, #0
 8005d64:	9004      	str	r0, [sp, #16]
 8005d66:	9105      	str	r1, [sp, #20]
 8005d68:	f7fb fe3c 	bl	80019e4 <__aeabi_dsub>
 8005d6c:	0002      	movs	r2, r0
 8005d6e:	000b      	movs	r3, r1
 8005d70:	0020      	movs	r0, r4
 8005d72:	0029      	movs	r1, r5
 8005d74:	f7fb fe36 	bl	80019e4 <__aeabi_dsub>
 8005d78:	9b06      	ldr	r3, [sp, #24]
 8005d7a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	0006      	movs	r6, r0
 8005d80:	000f      	movs	r7, r1
 8005d82:	4313      	orrs	r3, r2
 8005d84:	d000      	beq.n	8005d88 <__ieee754_pow+0x314>
 8005d86:	e1de      	b.n	8006146 <__ieee754_pow+0x6d2>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	4c2b      	ldr	r4, [pc, #172]	; (8005e38 <__ieee754_pow+0x3c4>)
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	9401      	str	r4, [sp, #4]
 8005d90:	9c02      	ldr	r4, [sp, #8]
 8005d92:	9d03      	ldr	r5, [sp, #12]
 8005d94:	9802      	ldr	r0, [sp, #8]
 8005d96:	9903      	ldr	r1, [sp, #12]
 8005d98:	2400      	movs	r4, #0
 8005d9a:	002b      	movs	r3, r5
 8005d9c:	0022      	movs	r2, r4
 8005d9e:	f7fb fe21 	bl	80019e4 <__aeabi_dsub>
 8005da2:	9a04      	ldr	r2, [sp, #16]
 8005da4:	9b05      	ldr	r3, [sp, #20]
 8005da6:	f7fb fbab 	bl	8001500 <__aeabi_dmul>
 8005daa:	9a02      	ldr	r2, [sp, #8]
 8005dac:	9b03      	ldr	r3, [sp, #12]
 8005dae:	9006      	str	r0, [sp, #24]
 8005db0:	9107      	str	r1, [sp, #28]
 8005db2:	0030      	movs	r0, r6
 8005db4:	0039      	movs	r1, r7
 8005db6:	f7fb fba3 	bl	8001500 <__aeabi_dmul>
 8005dba:	0002      	movs	r2, r0
 8005dbc:	000b      	movs	r3, r1
 8005dbe:	9806      	ldr	r0, [sp, #24]
 8005dc0:	9907      	ldr	r1, [sp, #28]
 8005dc2:	f7fa fc77 	bl	80006b4 <__aeabi_dadd>
 8005dc6:	0022      	movs	r2, r4
 8005dc8:	002b      	movs	r3, r5
 8005dca:	9006      	str	r0, [sp, #24]
 8005dcc:	9107      	str	r1, [sp, #28]
 8005dce:	9804      	ldr	r0, [sp, #16]
 8005dd0:	9905      	ldr	r1, [sp, #20]
 8005dd2:	f7fb fb95 	bl	8001500 <__aeabi_dmul>
 8005dd6:	0006      	movs	r6, r0
 8005dd8:	000f      	movs	r7, r1
 8005dda:	000b      	movs	r3, r1
 8005ddc:	0002      	movs	r2, r0
 8005dde:	9806      	ldr	r0, [sp, #24]
 8005de0:	9907      	ldr	r1, [sp, #28]
 8005de2:	9604      	str	r6, [sp, #16]
 8005de4:	9705      	str	r7, [sp, #20]
 8005de6:	f7fa fc65 	bl	80006b4 <__aeabi_dadd>
 8005dea:	4b14      	ldr	r3, [pc, #80]	; (8005e3c <__ieee754_pow+0x3c8>)
 8005dec:	0005      	movs	r5, r0
 8005dee:	000c      	movs	r4, r1
 8005df0:	9108      	str	r1, [sp, #32]
 8005df2:	4299      	cmp	r1, r3
 8005df4:	dc00      	bgt.n	8005df8 <__ieee754_pow+0x384>
 8005df6:	e2d8      	b.n	80063aa <__ieee754_pow+0x936>
 8005df8:	4b11      	ldr	r3, [pc, #68]	; (8005e40 <__ieee754_pow+0x3cc>)
 8005dfa:	18cb      	adds	r3, r1, r3
 8005dfc:	4303      	orrs	r3, r0
 8005dfe:	d100      	bne.n	8005e02 <__ieee754_pow+0x38e>
 8005e00:	e1da      	b.n	80061b8 <__ieee754_pow+0x744>
 8005e02:	9800      	ldr	r0, [sp, #0]
 8005e04:	9901      	ldr	r1, [sp, #4]
 8005e06:	4a0f      	ldr	r2, [pc, #60]	; (8005e44 <__ieee754_pow+0x3d0>)
 8005e08:	4b0f      	ldr	r3, [pc, #60]	; (8005e48 <__ieee754_pow+0x3d4>)
 8005e0a:	f7fb fb79 	bl	8001500 <__aeabi_dmul>
 8005e0e:	4a0d      	ldr	r2, [pc, #52]	; (8005e44 <__ieee754_pow+0x3d0>)
 8005e10:	4b0d      	ldr	r3, [pc, #52]	; (8005e48 <__ieee754_pow+0x3d4>)
 8005e12:	e6ce      	b.n	8005bb2 <__ieee754_pow+0x13e>
 8005e14:	3ff00000 	.word	0x3ff00000
 8005e18:	3ff71547 	.word	0x3ff71547
 8005e1c:	f85ddf44 	.word	0xf85ddf44
 8005e20:	3e54ae0b 	.word	0x3e54ae0b
 8005e24:	3fd00000 	.word	0x3fd00000
 8005e28:	55555555 	.word	0x55555555
 8005e2c:	3fd55555 	.word	0x3fd55555
 8005e30:	3fe00000 	.word	0x3fe00000
 8005e34:	652b82fe 	.word	0x652b82fe
 8005e38:	bff00000 	.word	0xbff00000
 8005e3c:	408fffff 	.word	0x408fffff
 8005e40:	bf700000 	.word	0xbf700000
 8005e44:	8800759c 	.word	0x8800759c
 8005e48:	7e37e43c 	.word	0x7e37e43c
 8005e4c:	4bbf      	ldr	r3, [pc, #764]	; (800614c <__ieee754_pow+0x6d8>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	429c      	cmp	r4, r3
 8005e52:	dc0a      	bgt.n	8005e6a <__ieee754_pow+0x3f6>
 8005e54:	9800      	ldr	r0, [sp, #0]
 8005e56:	9901      	ldr	r1, [sp, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4bbd      	ldr	r3, [pc, #756]	; (8006150 <__ieee754_pow+0x6dc>)
 8005e5c:	f7fb fb50 	bl	8001500 <__aeabi_dmul>
 8005e60:	2235      	movs	r2, #53	; 0x35
 8005e62:	9000      	str	r0, [sp, #0]
 8005e64:	9101      	str	r1, [sp, #4]
 8005e66:	9c01      	ldr	r4, [sp, #4]
 8005e68:	4252      	negs	r2, r2
 8005e6a:	49ba      	ldr	r1, [pc, #744]	; (8006154 <__ieee754_pow+0x6e0>)
 8005e6c:	1523      	asrs	r3, r4, #20
 8005e6e:	185b      	adds	r3, r3, r1
 8005e70:	189b      	adds	r3, r3, r2
 8005e72:	0324      	lsls	r4, r4, #12
 8005e74:	4db8      	ldr	r5, [pc, #736]	; (8006158 <__ieee754_pow+0x6e4>)
 8005e76:	4ab9      	ldr	r2, [pc, #740]	; (800615c <__ieee754_pow+0x6e8>)
 8005e78:	930d      	str	r3, [sp, #52]	; 0x34
 8005e7a:	0b23      	lsrs	r3, r4, #12
 8005e7c:	431d      	orrs	r5, r3
 8005e7e:	2400      	movs	r4, #0
 8005e80:	4293      	cmp	r3, r2
 8005e82:	dd09      	ble.n	8005e98 <__ieee754_pow+0x424>
 8005e84:	4ab6      	ldr	r2, [pc, #728]	; (8006160 <__ieee754_pow+0x6ec>)
 8005e86:	3401      	adds	r4, #1
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	dd05      	ble.n	8005e98 <__ieee754_pow+0x424>
 8005e8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e8e:	191b      	adds	r3, r3, r4
 8005e90:	2400      	movs	r4, #0
 8005e92:	930d      	str	r3, [sp, #52]	; 0x34
 8005e94:	4bb3      	ldr	r3, [pc, #716]	; (8006164 <__ieee754_pow+0x6f0>)
 8005e96:	18ed      	adds	r5, r5, r3
 8005e98:	9800      	ldr	r0, [sp, #0]
 8005e9a:	9901      	ldr	r1, [sp, #4]
 8005e9c:	0029      	movs	r1, r5
 8005e9e:	00e3      	lsls	r3, r4, #3
 8005ea0:	9311      	str	r3, [sp, #68]	; 0x44
 8005ea2:	4bb1      	ldr	r3, [pc, #708]	; (8006168 <__ieee754_pow+0x6f4>)
 8005ea4:	00e2      	lsls	r2, r4, #3
 8005ea6:	189b      	adds	r3, r3, r2
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	900e      	str	r0, [sp, #56]	; 0x38
 8005eae:	910f      	str	r1, [sp, #60]	; 0x3c
 8005eb0:	920a      	str	r2, [sp, #40]	; 0x28
 8005eb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eb4:	f7fb fd96 	bl	80019e4 <__aeabi_dsub>
 8005eb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ebc:	0006      	movs	r6, r0
 8005ebe:	000f      	movs	r7, r1
 8005ec0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005ec2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ec4:	f7fa fbf6 	bl	80006b4 <__aeabi_dadd>
 8005ec8:	0002      	movs	r2, r0
 8005eca:	000b      	movs	r3, r1
 8005ecc:	2000      	movs	r0, #0
 8005ece:	49a2      	ldr	r1, [pc, #648]	; (8006158 <__ieee754_pow+0x6e4>)
 8005ed0:	f7fa ff0c 	bl	8000cec <__aeabi_ddiv>
 8005ed4:	9012      	str	r0, [sp, #72]	; 0x48
 8005ed6:	9113      	str	r1, [sp, #76]	; 0x4c
 8005ed8:	0002      	movs	r2, r0
 8005eda:	000b      	movs	r3, r1
 8005edc:	0030      	movs	r0, r6
 8005ede:	0039      	movs	r1, r7
 8005ee0:	f7fb fb0e 	bl	8001500 <__aeabi_dmul>
 8005ee4:	9008      	str	r0, [sp, #32]
 8005ee6:	9109      	str	r1, [sp, #36]	; 0x24
 8005ee8:	9a08      	ldr	r2, [sp, #32]
 8005eea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eec:	2180      	movs	r1, #128	; 0x80
 8005eee:	9204      	str	r2, [sp, #16]
 8005ef0:	9305      	str	r3, [sp, #20]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	0589      	lsls	r1, r1, #22
 8005ef6:	106d      	asrs	r5, r5, #1
 8005ef8:	430d      	orrs	r5, r1
 8005efa:	2180      	movs	r1, #128	; 0x80
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	9a04      	ldr	r2, [sp, #16]
 8005f00:	9b05      	ldr	r3, [sp, #20]
 8005f02:	9200      	str	r2, [sp, #0]
 8005f04:	9301      	str	r3, [sp, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	0309      	lsls	r1, r1, #12
 8005f0a:	186d      	adds	r5, r5, r1
 8005f0c:	04a4      	lsls	r4, r4, #18
 8005f0e:	192b      	adds	r3, r5, r4
 8005f10:	9800      	ldr	r0, [sp, #0]
 8005f12:	9901      	ldr	r1, [sp, #4]
 8005f14:	0014      	movs	r4, r2
 8005f16:	001d      	movs	r5, r3
 8005f18:	f7fb faf2 	bl	8001500 <__aeabi_dmul>
 8005f1c:	0002      	movs	r2, r0
 8005f1e:	000b      	movs	r3, r1
 8005f20:	0030      	movs	r0, r6
 8005f22:	0039      	movs	r1, r7
 8005f24:	f7fb fd5e 	bl	80019e4 <__aeabi_dsub>
 8005f28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f2c:	0006      	movs	r6, r0
 8005f2e:	000f      	movs	r7, r1
 8005f30:	0020      	movs	r0, r4
 8005f32:	0029      	movs	r1, r5
 8005f34:	f7fb fd56 	bl	80019e4 <__aeabi_dsub>
 8005f38:	0002      	movs	r2, r0
 8005f3a:	000b      	movs	r3, r1
 8005f3c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005f3e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005f40:	f7fb fd50 	bl	80019e4 <__aeabi_dsub>
 8005f44:	9a00      	ldr	r2, [sp, #0]
 8005f46:	9b01      	ldr	r3, [sp, #4]
 8005f48:	f7fb fada 	bl	8001500 <__aeabi_dmul>
 8005f4c:	0002      	movs	r2, r0
 8005f4e:	000b      	movs	r3, r1
 8005f50:	0030      	movs	r0, r6
 8005f52:	0039      	movs	r1, r7
 8005f54:	f7fb fd46 	bl	80019e4 <__aeabi_dsub>
 8005f58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f5a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f5c:	f7fb fad0 	bl	8001500 <__aeabi_dmul>
 8005f60:	9a08      	ldr	r2, [sp, #32]
 8005f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f64:	900a      	str	r0, [sp, #40]	; 0x28
 8005f66:	910b      	str	r1, [sp, #44]	; 0x2c
 8005f68:	0010      	movs	r0, r2
 8005f6a:	0019      	movs	r1, r3
 8005f6c:	f7fb fac8 	bl	8001500 <__aeabi_dmul>
 8005f70:	0006      	movs	r6, r0
 8005f72:	000f      	movs	r7, r1
 8005f74:	4a7d      	ldr	r2, [pc, #500]	; (800616c <__ieee754_pow+0x6f8>)
 8005f76:	4b7e      	ldr	r3, [pc, #504]	; (8006170 <__ieee754_pow+0x6fc>)
 8005f78:	f7fb fac2 	bl	8001500 <__aeabi_dmul>
 8005f7c:	4a7d      	ldr	r2, [pc, #500]	; (8006174 <__ieee754_pow+0x700>)
 8005f7e:	4b7e      	ldr	r3, [pc, #504]	; (8006178 <__ieee754_pow+0x704>)
 8005f80:	f7fa fb98 	bl	80006b4 <__aeabi_dadd>
 8005f84:	0032      	movs	r2, r6
 8005f86:	003b      	movs	r3, r7
 8005f88:	f7fb faba 	bl	8001500 <__aeabi_dmul>
 8005f8c:	4a7b      	ldr	r2, [pc, #492]	; (800617c <__ieee754_pow+0x708>)
 8005f8e:	4b7c      	ldr	r3, [pc, #496]	; (8006180 <__ieee754_pow+0x70c>)
 8005f90:	f7fa fb90 	bl	80006b4 <__aeabi_dadd>
 8005f94:	0032      	movs	r2, r6
 8005f96:	003b      	movs	r3, r7
 8005f98:	f7fb fab2 	bl	8001500 <__aeabi_dmul>
 8005f9c:	4a79      	ldr	r2, [pc, #484]	; (8006184 <__ieee754_pow+0x710>)
 8005f9e:	4b7a      	ldr	r3, [pc, #488]	; (8006188 <__ieee754_pow+0x714>)
 8005fa0:	f7fa fb88 	bl	80006b4 <__aeabi_dadd>
 8005fa4:	0032      	movs	r2, r6
 8005fa6:	003b      	movs	r3, r7
 8005fa8:	f7fb faaa 	bl	8001500 <__aeabi_dmul>
 8005fac:	4a77      	ldr	r2, [pc, #476]	; (800618c <__ieee754_pow+0x718>)
 8005fae:	4b78      	ldr	r3, [pc, #480]	; (8006190 <__ieee754_pow+0x71c>)
 8005fb0:	f7fa fb80 	bl	80006b4 <__aeabi_dadd>
 8005fb4:	0032      	movs	r2, r6
 8005fb6:	003b      	movs	r3, r7
 8005fb8:	f7fb faa2 	bl	8001500 <__aeabi_dmul>
 8005fbc:	4a75      	ldr	r2, [pc, #468]	; (8006194 <__ieee754_pow+0x720>)
 8005fbe:	4b76      	ldr	r3, [pc, #472]	; (8006198 <__ieee754_pow+0x724>)
 8005fc0:	f7fa fb78 	bl	80006b4 <__aeabi_dadd>
 8005fc4:	0032      	movs	r2, r6
 8005fc6:	0004      	movs	r4, r0
 8005fc8:	000d      	movs	r5, r1
 8005fca:	003b      	movs	r3, r7
 8005fcc:	0030      	movs	r0, r6
 8005fce:	0039      	movs	r1, r7
 8005fd0:	f7fb fa96 	bl	8001500 <__aeabi_dmul>
 8005fd4:	0002      	movs	r2, r0
 8005fd6:	000b      	movs	r3, r1
 8005fd8:	0020      	movs	r0, r4
 8005fda:	0029      	movs	r1, r5
 8005fdc:	f7fb fa90 	bl	8001500 <__aeabi_dmul>
 8005fe0:	9a00      	ldr	r2, [sp, #0]
 8005fe2:	9b01      	ldr	r3, [sp, #4]
 8005fe4:	0004      	movs	r4, r0
 8005fe6:	000d      	movs	r5, r1
 8005fe8:	9808      	ldr	r0, [sp, #32]
 8005fea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fec:	f7fa fb62 	bl	80006b4 <__aeabi_dadd>
 8005ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ff4:	f7fb fa84 	bl	8001500 <__aeabi_dmul>
 8005ff8:	0022      	movs	r2, r4
 8005ffa:	002b      	movs	r3, r5
 8005ffc:	f7fa fb5a 	bl	80006b4 <__aeabi_dadd>
 8006000:	9a00      	ldr	r2, [sp, #0]
 8006002:	9b01      	ldr	r3, [sp, #4]
 8006004:	900e      	str	r0, [sp, #56]	; 0x38
 8006006:	910f      	str	r1, [sp, #60]	; 0x3c
 8006008:	0010      	movs	r0, r2
 800600a:	0019      	movs	r1, r3
 800600c:	f7fb fa78 	bl	8001500 <__aeabi_dmul>
 8006010:	2200      	movs	r2, #0
 8006012:	4b62      	ldr	r3, [pc, #392]	; (800619c <__ieee754_pow+0x728>)
 8006014:	0004      	movs	r4, r0
 8006016:	000d      	movs	r5, r1
 8006018:	f7fa fb4c 	bl	80006b4 <__aeabi_dadd>
 800601c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800601e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006020:	f7fa fb48 	bl	80006b4 <__aeabi_dadd>
 8006024:	9e04      	ldr	r6, [sp, #16]
 8006026:	000f      	movs	r7, r1
 8006028:	0032      	movs	r2, r6
 800602a:	000b      	movs	r3, r1
 800602c:	9800      	ldr	r0, [sp, #0]
 800602e:	9901      	ldr	r1, [sp, #4]
 8006030:	f7fb fa66 	bl	8001500 <__aeabi_dmul>
 8006034:	2200      	movs	r2, #0
 8006036:	9000      	str	r0, [sp, #0]
 8006038:	9101      	str	r1, [sp, #4]
 800603a:	4b58      	ldr	r3, [pc, #352]	; (800619c <__ieee754_pow+0x728>)
 800603c:	0030      	movs	r0, r6
 800603e:	0039      	movs	r1, r7
 8006040:	f7fb fcd0 	bl	80019e4 <__aeabi_dsub>
 8006044:	0022      	movs	r2, r4
 8006046:	002b      	movs	r3, r5
 8006048:	f7fb fccc 	bl	80019e4 <__aeabi_dsub>
 800604c:	0002      	movs	r2, r0
 800604e:	000b      	movs	r3, r1
 8006050:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006052:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006054:	f7fb fcc6 	bl	80019e4 <__aeabi_dsub>
 8006058:	9a08      	ldr	r2, [sp, #32]
 800605a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800605c:	f7fb fa50 	bl	8001500 <__aeabi_dmul>
 8006060:	0032      	movs	r2, r6
 8006062:	0004      	movs	r4, r0
 8006064:	000d      	movs	r5, r1
 8006066:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006068:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800606a:	003b      	movs	r3, r7
 800606c:	f7fb fa48 	bl	8001500 <__aeabi_dmul>
 8006070:	0002      	movs	r2, r0
 8006072:	000b      	movs	r3, r1
 8006074:	0020      	movs	r0, r4
 8006076:	0029      	movs	r1, r5
 8006078:	f7fa fb1c 	bl	80006b4 <__aeabi_dadd>
 800607c:	0004      	movs	r4, r0
 800607e:	000d      	movs	r5, r1
 8006080:	0002      	movs	r2, r0
 8006082:	000b      	movs	r3, r1
 8006084:	9800      	ldr	r0, [sp, #0]
 8006086:	9901      	ldr	r1, [sp, #4]
 8006088:	f7fa fb14 	bl	80006b4 <__aeabi_dadd>
 800608c:	22e0      	movs	r2, #224	; 0xe0
 800608e:	9e04      	ldr	r6, [sp, #16]
 8006090:	0612      	lsls	r2, r2, #24
 8006092:	4b43      	ldr	r3, [pc, #268]	; (80061a0 <__ieee754_pow+0x72c>)
 8006094:	0030      	movs	r0, r6
 8006096:	000f      	movs	r7, r1
 8006098:	f7fb fa32 	bl	8001500 <__aeabi_dmul>
 800609c:	9008      	str	r0, [sp, #32]
 800609e:	9109      	str	r1, [sp, #36]	; 0x24
 80060a0:	9a00      	ldr	r2, [sp, #0]
 80060a2:	9b01      	ldr	r3, [sp, #4]
 80060a4:	0030      	movs	r0, r6
 80060a6:	0039      	movs	r1, r7
 80060a8:	f7fb fc9c 	bl	80019e4 <__aeabi_dsub>
 80060ac:	0002      	movs	r2, r0
 80060ae:	000b      	movs	r3, r1
 80060b0:	0020      	movs	r0, r4
 80060b2:	0029      	movs	r1, r5
 80060b4:	f7fb fc96 	bl	80019e4 <__aeabi_dsub>
 80060b8:	4a3a      	ldr	r2, [pc, #232]	; (80061a4 <__ieee754_pow+0x730>)
 80060ba:	4b39      	ldr	r3, [pc, #228]	; (80061a0 <__ieee754_pow+0x72c>)
 80060bc:	f7fb fa20 	bl	8001500 <__aeabi_dmul>
 80060c0:	4a39      	ldr	r2, [pc, #228]	; (80061a8 <__ieee754_pow+0x734>)
 80060c2:	0004      	movs	r4, r0
 80060c4:	000d      	movs	r5, r1
 80060c6:	4b39      	ldr	r3, [pc, #228]	; (80061ac <__ieee754_pow+0x738>)
 80060c8:	0030      	movs	r0, r6
 80060ca:	0039      	movs	r1, r7
 80060cc:	f7fb fa18 	bl	8001500 <__aeabi_dmul>
 80060d0:	0002      	movs	r2, r0
 80060d2:	000b      	movs	r3, r1
 80060d4:	0020      	movs	r0, r4
 80060d6:	0029      	movs	r1, r5
 80060d8:	f7fa faec 	bl	80006b4 <__aeabi_dadd>
 80060dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80060de:	4b34      	ldr	r3, [pc, #208]	; (80061b0 <__ieee754_pow+0x73c>)
 80060e0:	189b      	adds	r3, r3, r2
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	f7fa fae5 	bl	80006b4 <__aeabi_dadd>
 80060ea:	9000      	str	r0, [sp, #0]
 80060ec:	9101      	str	r1, [sp, #4]
 80060ee:	980d      	ldr	r0, [sp, #52]	; 0x34
 80060f0:	f7fb ffdc 	bl	80020ac <__aeabi_i2d>
 80060f4:	0004      	movs	r4, r0
 80060f6:	000d      	movs	r5, r1
 80060f8:	9808      	ldr	r0, [sp, #32]
 80060fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80060fe:	4b2d      	ldr	r3, [pc, #180]	; (80061b4 <__ieee754_pow+0x740>)
 8006100:	189b      	adds	r3, r3, r2
 8006102:	681e      	ldr	r6, [r3, #0]
 8006104:	685f      	ldr	r7, [r3, #4]
 8006106:	9a00      	ldr	r2, [sp, #0]
 8006108:	9b01      	ldr	r3, [sp, #4]
 800610a:	f7fa fad3 	bl	80006b4 <__aeabi_dadd>
 800610e:	0032      	movs	r2, r6
 8006110:	003b      	movs	r3, r7
 8006112:	f7fa facf 	bl	80006b4 <__aeabi_dadd>
 8006116:	0022      	movs	r2, r4
 8006118:	002b      	movs	r3, r5
 800611a:	f7fa facb 	bl	80006b4 <__aeabi_dadd>
 800611e:	9804      	ldr	r0, [sp, #16]
 8006120:	0022      	movs	r2, r4
 8006122:	002b      	movs	r3, r5
 8006124:	9004      	str	r0, [sp, #16]
 8006126:	9105      	str	r1, [sp, #20]
 8006128:	f7fb fc5c 	bl	80019e4 <__aeabi_dsub>
 800612c:	0032      	movs	r2, r6
 800612e:	003b      	movs	r3, r7
 8006130:	f7fb fc58 	bl	80019e4 <__aeabi_dsub>
 8006134:	9a08      	ldr	r2, [sp, #32]
 8006136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006138:	f7fb fc54 	bl	80019e4 <__aeabi_dsub>
 800613c:	0002      	movs	r2, r0
 800613e:	000b      	movs	r3, r1
 8006140:	9800      	ldr	r0, [sp, #0]
 8006142:	9901      	ldr	r1, [sp, #4]
 8006144:	e616      	b.n	8005d74 <__ieee754_pow+0x300>
 8006146:	2300      	movs	r3, #0
 8006148:	4c03      	ldr	r4, [pc, #12]	; (8006158 <__ieee754_pow+0x6e4>)
 800614a:	e61f      	b.n	8005d8c <__ieee754_pow+0x318>
 800614c:	000fffff 	.word	0x000fffff
 8006150:	43400000 	.word	0x43400000
 8006154:	fffffc01 	.word	0xfffffc01
 8006158:	3ff00000 	.word	0x3ff00000
 800615c:	0003988e 	.word	0x0003988e
 8006160:	000bb679 	.word	0x000bb679
 8006164:	fff00000 	.word	0xfff00000
 8006168:	08006a38 	.word	0x08006a38
 800616c:	4a454eef 	.word	0x4a454eef
 8006170:	3fca7e28 	.word	0x3fca7e28
 8006174:	93c9db65 	.word	0x93c9db65
 8006178:	3fcd864a 	.word	0x3fcd864a
 800617c:	a91d4101 	.word	0xa91d4101
 8006180:	3fd17460 	.word	0x3fd17460
 8006184:	518f264d 	.word	0x518f264d
 8006188:	3fd55555 	.word	0x3fd55555
 800618c:	db6fabff 	.word	0xdb6fabff
 8006190:	3fdb6db6 	.word	0x3fdb6db6
 8006194:	33333303 	.word	0x33333303
 8006198:	3fe33333 	.word	0x3fe33333
 800619c:	40080000 	.word	0x40080000
 80061a0:	3feec709 	.word	0x3feec709
 80061a4:	dc3a03fd 	.word	0xdc3a03fd
 80061a8:	145b01f5 	.word	0x145b01f5
 80061ac:	be3e2fe0 	.word	0xbe3e2fe0
 80061b0:	08006a58 	.word	0x08006a58
 80061b4:	08006a48 	.word	0x08006a48
 80061b8:	4a8f      	ldr	r2, [pc, #572]	; (80063f8 <__ieee754_pow+0x984>)
 80061ba:	4b90      	ldr	r3, [pc, #576]	; (80063fc <__ieee754_pow+0x988>)
 80061bc:	9806      	ldr	r0, [sp, #24]
 80061be:	9907      	ldr	r1, [sp, #28]
 80061c0:	f7fa fa78 	bl	80006b4 <__aeabi_dadd>
 80061c4:	0032      	movs	r2, r6
 80061c6:	9002      	str	r0, [sp, #8]
 80061c8:	9103      	str	r1, [sp, #12]
 80061ca:	003b      	movs	r3, r7
 80061cc:	0028      	movs	r0, r5
 80061ce:	0021      	movs	r1, r4
 80061d0:	f7fb fc08 	bl	80019e4 <__aeabi_dsub>
 80061d4:	0002      	movs	r2, r0
 80061d6:	000b      	movs	r3, r1
 80061d8:	9802      	ldr	r0, [sp, #8]
 80061da:	9903      	ldr	r1, [sp, #12]
 80061dc:	f7fa f84a 	bl	8000274 <__aeabi_dcmpgt>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d000      	beq.n	80061e6 <__ieee754_pow+0x772>
 80061e4:	e60d      	b.n	8005e02 <__ieee754_pow+0x38e>
 80061e6:	2100      	movs	r1, #0
 80061e8:	4a85      	ldr	r2, [pc, #532]	; (8006400 <__ieee754_pow+0x98c>)
 80061ea:	0063      	lsls	r3, r4, #1
 80061ec:	085b      	lsrs	r3, r3, #1
 80061ee:	9102      	str	r1, [sp, #8]
 80061f0:	4293      	cmp	r3, r2
 80061f2:	dd25      	ble.n	8006240 <__ieee754_pow+0x7cc>
 80061f4:	4a83      	ldr	r2, [pc, #524]	; (8006404 <__ieee754_pow+0x990>)
 80061f6:	151b      	asrs	r3, r3, #20
 80061f8:	189b      	adds	r3, r3, r2
 80061fa:	2280      	movs	r2, #128	; 0x80
 80061fc:	0352      	lsls	r2, r2, #13
 80061fe:	4694      	mov	ip, r2
 8006200:	411a      	asrs	r2, r3
 8006202:	1914      	adds	r4, r2, r4
 8006204:	0060      	lsls	r0, r4, #1
 8006206:	4b80      	ldr	r3, [pc, #512]	; (8006408 <__ieee754_pow+0x994>)
 8006208:	0d40      	lsrs	r0, r0, #21
 800620a:	4d80      	ldr	r5, [pc, #512]	; (800640c <__ieee754_pow+0x998>)
 800620c:	18c0      	adds	r0, r0, r3
 800620e:	4105      	asrs	r5, r0
 8006210:	0021      	movs	r1, r4
 8006212:	43a9      	bics	r1, r5
 8006214:	000b      	movs	r3, r1
 8006216:	4661      	mov	r1, ip
 8006218:	0324      	lsls	r4, r4, #12
 800621a:	0b24      	lsrs	r4, r4, #12
 800621c:	4321      	orrs	r1, r4
 800621e:	2414      	movs	r4, #20
 8006220:	1a20      	subs	r0, r4, r0
 8006222:	4101      	asrs	r1, r0
 8006224:	9102      	str	r1, [sp, #8]
 8006226:	9908      	ldr	r1, [sp, #32]
 8006228:	2200      	movs	r2, #0
 800622a:	2900      	cmp	r1, #0
 800622c:	da02      	bge.n	8006234 <__ieee754_pow+0x7c0>
 800622e:	9902      	ldr	r1, [sp, #8]
 8006230:	4249      	negs	r1, r1
 8006232:	9102      	str	r1, [sp, #8]
 8006234:	0030      	movs	r0, r6
 8006236:	0039      	movs	r1, r7
 8006238:	f7fb fbd4 	bl	80019e4 <__aeabi_dsub>
 800623c:	9004      	str	r0, [sp, #16]
 800623e:	9105      	str	r1, [sp, #20]
 8006240:	9a06      	ldr	r2, [sp, #24]
 8006242:	9b07      	ldr	r3, [sp, #28]
 8006244:	9804      	ldr	r0, [sp, #16]
 8006246:	9905      	ldr	r1, [sp, #20]
 8006248:	2600      	movs	r6, #0
 800624a:	f7fa fa33 	bl	80006b4 <__aeabi_dadd>
 800624e:	2200      	movs	r2, #0
 8006250:	4b6f      	ldr	r3, [pc, #444]	; (8006410 <__ieee754_pow+0x99c>)
 8006252:	0030      	movs	r0, r6
 8006254:	000f      	movs	r7, r1
 8006256:	f7fb f953 	bl	8001500 <__aeabi_dmul>
 800625a:	9a04      	ldr	r2, [sp, #16]
 800625c:	9b05      	ldr	r3, [sp, #20]
 800625e:	9008      	str	r0, [sp, #32]
 8006260:	9109      	str	r1, [sp, #36]	; 0x24
 8006262:	0030      	movs	r0, r6
 8006264:	0039      	movs	r1, r7
 8006266:	f7fb fbbd 	bl	80019e4 <__aeabi_dsub>
 800626a:	0002      	movs	r2, r0
 800626c:	000b      	movs	r3, r1
 800626e:	9806      	ldr	r0, [sp, #24]
 8006270:	9907      	ldr	r1, [sp, #28]
 8006272:	f7fb fbb7 	bl	80019e4 <__aeabi_dsub>
 8006276:	4a67      	ldr	r2, [pc, #412]	; (8006414 <__ieee754_pow+0x9a0>)
 8006278:	4b67      	ldr	r3, [pc, #412]	; (8006418 <__ieee754_pow+0x9a4>)
 800627a:	f7fb f941 	bl	8001500 <__aeabi_dmul>
 800627e:	4a67      	ldr	r2, [pc, #412]	; (800641c <__ieee754_pow+0x9a8>)
 8006280:	0004      	movs	r4, r0
 8006282:	000d      	movs	r5, r1
 8006284:	4b66      	ldr	r3, [pc, #408]	; (8006420 <__ieee754_pow+0x9ac>)
 8006286:	0030      	movs	r0, r6
 8006288:	0039      	movs	r1, r7
 800628a:	f7fb f939 	bl	8001500 <__aeabi_dmul>
 800628e:	0002      	movs	r2, r0
 8006290:	000b      	movs	r3, r1
 8006292:	0020      	movs	r0, r4
 8006294:	0029      	movs	r1, r5
 8006296:	f7fa fa0d 	bl	80006b4 <__aeabi_dadd>
 800629a:	0004      	movs	r4, r0
 800629c:	000d      	movs	r5, r1
 800629e:	0002      	movs	r2, r0
 80062a0:	000b      	movs	r3, r1
 80062a2:	9808      	ldr	r0, [sp, #32]
 80062a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062a6:	f7fa fa05 	bl	80006b4 <__aeabi_dadd>
 80062aa:	9a08      	ldr	r2, [sp, #32]
 80062ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ae:	0006      	movs	r6, r0
 80062b0:	000f      	movs	r7, r1
 80062b2:	f7fb fb97 	bl	80019e4 <__aeabi_dsub>
 80062b6:	0002      	movs	r2, r0
 80062b8:	000b      	movs	r3, r1
 80062ba:	0020      	movs	r0, r4
 80062bc:	0029      	movs	r1, r5
 80062be:	f7fb fb91 	bl	80019e4 <__aeabi_dsub>
 80062c2:	0032      	movs	r2, r6
 80062c4:	9004      	str	r0, [sp, #16]
 80062c6:	9105      	str	r1, [sp, #20]
 80062c8:	003b      	movs	r3, r7
 80062ca:	0030      	movs	r0, r6
 80062cc:	0039      	movs	r1, r7
 80062ce:	f7fb f917 	bl	8001500 <__aeabi_dmul>
 80062d2:	0004      	movs	r4, r0
 80062d4:	000d      	movs	r5, r1
 80062d6:	4a53      	ldr	r2, [pc, #332]	; (8006424 <__ieee754_pow+0x9b0>)
 80062d8:	4b53      	ldr	r3, [pc, #332]	; (8006428 <__ieee754_pow+0x9b4>)
 80062da:	f7fb f911 	bl	8001500 <__aeabi_dmul>
 80062de:	4a53      	ldr	r2, [pc, #332]	; (800642c <__ieee754_pow+0x9b8>)
 80062e0:	4b53      	ldr	r3, [pc, #332]	; (8006430 <__ieee754_pow+0x9bc>)
 80062e2:	f7fb fb7f 	bl	80019e4 <__aeabi_dsub>
 80062e6:	0022      	movs	r2, r4
 80062e8:	002b      	movs	r3, r5
 80062ea:	f7fb f909 	bl	8001500 <__aeabi_dmul>
 80062ee:	4a51      	ldr	r2, [pc, #324]	; (8006434 <__ieee754_pow+0x9c0>)
 80062f0:	4b51      	ldr	r3, [pc, #324]	; (8006438 <__ieee754_pow+0x9c4>)
 80062f2:	f7fa f9df 	bl	80006b4 <__aeabi_dadd>
 80062f6:	0022      	movs	r2, r4
 80062f8:	002b      	movs	r3, r5
 80062fa:	f7fb f901 	bl	8001500 <__aeabi_dmul>
 80062fe:	4a4f      	ldr	r2, [pc, #316]	; (800643c <__ieee754_pow+0x9c8>)
 8006300:	4b4f      	ldr	r3, [pc, #316]	; (8006440 <__ieee754_pow+0x9cc>)
 8006302:	f7fb fb6f 	bl	80019e4 <__aeabi_dsub>
 8006306:	0022      	movs	r2, r4
 8006308:	002b      	movs	r3, r5
 800630a:	f7fb f8f9 	bl	8001500 <__aeabi_dmul>
 800630e:	4a4d      	ldr	r2, [pc, #308]	; (8006444 <__ieee754_pow+0x9d0>)
 8006310:	4b4d      	ldr	r3, [pc, #308]	; (8006448 <__ieee754_pow+0x9d4>)
 8006312:	f7fa f9cf 	bl	80006b4 <__aeabi_dadd>
 8006316:	0022      	movs	r2, r4
 8006318:	002b      	movs	r3, r5
 800631a:	f7fb f8f1 	bl	8001500 <__aeabi_dmul>
 800631e:	0002      	movs	r2, r0
 8006320:	000b      	movs	r3, r1
 8006322:	0030      	movs	r0, r6
 8006324:	0039      	movs	r1, r7
 8006326:	f7fb fb5d 	bl	80019e4 <__aeabi_dsub>
 800632a:	0004      	movs	r4, r0
 800632c:	000d      	movs	r5, r1
 800632e:	0002      	movs	r2, r0
 8006330:	000b      	movs	r3, r1
 8006332:	0030      	movs	r0, r6
 8006334:	0039      	movs	r1, r7
 8006336:	f7fb f8e3 	bl	8001500 <__aeabi_dmul>
 800633a:	2380      	movs	r3, #128	; 0x80
 800633c:	9006      	str	r0, [sp, #24]
 800633e:	9107      	str	r1, [sp, #28]
 8006340:	2200      	movs	r2, #0
 8006342:	05db      	lsls	r3, r3, #23
 8006344:	0020      	movs	r0, r4
 8006346:	0029      	movs	r1, r5
 8006348:	f7fb fb4c 	bl	80019e4 <__aeabi_dsub>
 800634c:	0002      	movs	r2, r0
 800634e:	000b      	movs	r3, r1
 8006350:	9806      	ldr	r0, [sp, #24]
 8006352:	9907      	ldr	r1, [sp, #28]
 8006354:	f7fa fcca 	bl	8000cec <__aeabi_ddiv>
 8006358:	9a04      	ldr	r2, [sp, #16]
 800635a:	9b05      	ldr	r3, [sp, #20]
 800635c:	0004      	movs	r4, r0
 800635e:	000d      	movs	r5, r1
 8006360:	0030      	movs	r0, r6
 8006362:	0039      	movs	r1, r7
 8006364:	f7fb f8cc 	bl	8001500 <__aeabi_dmul>
 8006368:	9a04      	ldr	r2, [sp, #16]
 800636a:	9b05      	ldr	r3, [sp, #20]
 800636c:	f7fa f9a2 	bl	80006b4 <__aeabi_dadd>
 8006370:	0002      	movs	r2, r0
 8006372:	000b      	movs	r3, r1
 8006374:	0020      	movs	r0, r4
 8006376:	0029      	movs	r1, r5
 8006378:	f7fb fb34 	bl	80019e4 <__aeabi_dsub>
 800637c:	0032      	movs	r2, r6
 800637e:	003b      	movs	r3, r7
 8006380:	f7fb fb30 	bl	80019e4 <__aeabi_dsub>
 8006384:	0002      	movs	r2, r0
 8006386:	000b      	movs	r3, r1
 8006388:	2000      	movs	r0, #0
 800638a:	4930      	ldr	r1, [pc, #192]	; (800644c <__ieee754_pow+0x9d8>)
 800638c:	f7fb fb2a 	bl	80019e4 <__aeabi_dsub>
 8006390:	9b02      	ldr	r3, [sp, #8]
 8006392:	051b      	lsls	r3, r3, #20
 8006394:	185b      	adds	r3, r3, r1
 8006396:	151a      	asrs	r2, r3, #20
 8006398:	2a00      	cmp	r2, #0
 800639a:	dc26      	bgt.n	80063ea <__ieee754_pow+0x976>
 800639c:	9a02      	ldr	r2, [sp, #8]
 800639e:	f000 f9ad 	bl	80066fc <scalbn>
 80063a2:	9a00      	ldr	r2, [sp, #0]
 80063a4:	9b01      	ldr	r3, [sp, #4]
 80063a6:	f7ff fc04 	bl	8005bb2 <__ieee754_pow+0x13e>
 80063aa:	4a29      	ldr	r2, [pc, #164]	; (8006450 <__ieee754_pow+0x9dc>)
 80063ac:	004b      	lsls	r3, r1, #1
 80063ae:	085b      	lsrs	r3, r3, #1
 80063b0:	4293      	cmp	r3, r2
 80063b2:	dc00      	bgt.n	80063b6 <__ieee754_pow+0x942>
 80063b4:	e717      	b.n	80061e6 <__ieee754_pow+0x772>
 80063b6:	4b27      	ldr	r3, [pc, #156]	; (8006454 <__ieee754_pow+0x9e0>)
 80063b8:	18cb      	adds	r3, r1, r3
 80063ba:	4303      	orrs	r3, r0
 80063bc:	d009      	beq.n	80063d2 <__ieee754_pow+0x95e>
 80063be:	9800      	ldr	r0, [sp, #0]
 80063c0:	9901      	ldr	r1, [sp, #4]
 80063c2:	4a25      	ldr	r2, [pc, #148]	; (8006458 <__ieee754_pow+0x9e4>)
 80063c4:	4b25      	ldr	r3, [pc, #148]	; (800645c <__ieee754_pow+0x9e8>)
 80063c6:	f7fb f89b 	bl	8001500 <__aeabi_dmul>
 80063ca:	4a23      	ldr	r2, [pc, #140]	; (8006458 <__ieee754_pow+0x9e4>)
 80063cc:	4b23      	ldr	r3, [pc, #140]	; (800645c <__ieee754_pow+0x9e8>)
 80063ce:	f7ff fbf0 	bl	8005bb2 <__ieee754_pow+0x13e>
 80063d2:	0032      	movs	r2, r6
 80063d4:	003b      	movs	r3, r7
 80063d6:	f7fb fb05 	bl	80019e4 <__aeabi_dsub>
 80063da:	9a06      	ldr	r2, [sp, #24]
 80063dc:	9b07      	ldr	r3, [sp, #28]
 80063de:	f7f9 ff53 	bl	8000288 <__aeabi_dcmpge>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d100      	bne.n	80063e8 <__ieee754_pow+0x974>
 80063e6:	e6fe      	b.n	80061e6 <__ieee754_pow+0x772>
 80063e8:	e7e9      	b.n	80063be <__ieee754_pow+0x94a>
 80063ea:	0019      	movs	r1, r3
 80063ec:	e7d9      	b.n	80063a2 <__ieee754_pow+0x92e>
 80063ee:	2300      	movs	r3, #0
 80063f0:	4c16      	ldr	r4, [pc, #88]	; (800644c <__ieee754_pow+0x9d8>)
 80063f2:	f7ff fba1 	bl	8005b38 <__ieee754_pow+0xc4>
 80063f6:	46c0      	nop			; (mov r8, r8)
 80063f8:	652b82fe 	.word	0x652b82fe
 80063fc:	3c971547 	.word	0x3c971547
 8006400:	3fe00000 	.word	0x3fe00000
 8006404:	fffffc02 	.word	0xfffffc02
 8006408:	fffffc01 	.word	0xfffffc01
 800640c:	000fffff 	.word	0x000fffff
 8006410:	3fe62e43 	.word	0x3fe62e43
 8006414:	fefa39ef 	.word	0xfefa39ef
 8006418:	3fe62e42 	.word	0x3fe62e42
 800641c:	0ca86c39 	.word	0x0ca86c39
 8006420:	be205c61 	.word	0xbe205c61
 8006424:	72bea4d0 	.word	0x72bea4d0
 8006428:	3e663769 	.word	0x3e663769
 800642c:	c5d26bf1 	.word	0xc5d26bf1
 8006430:	3ebbbd41 	.word	0x3ebbbd41
 8006434:	af25de2c 	.word	0xaf25de2c
 8006438:	3f11566a 	.word	0x3f11566a
 800643c:	16bebd93 	.word	0x16bebd93
 8006440:	3f66c16c 	.word	0x3f66c16c
 8006444:	5555553e 	.word	0x5555553e
 8006448:	3fc55555 	.word	0x3fc55555
 800644c:	3ff00000 	.word	0x3ff00000
 8006450:	4090cbff 	.word	0x4090cbff
 8006454:	3f6f3400 	.word	0x3f6f3400
 8006458:	c2f8f359 	.word	0xc2f8f359
 800645c:	01a56e1f 	.word	0x01a56e1f

08006460 <__ieee754_sqrt>:
 8006460:	4b55      	ldr	r3, [pc, #340]	; (80065b8 <__ieee754_sqrt+0x158>)
 8006462:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006464:	001a      	movs	r2, r3
 8006466:	0005      	movs	r5, r0
 8006468:	000c      	movs	r4, r1
 800646a:	400a      	ands	r2, r1
 800646c:	429a      	cmp	r2, r3
 800646e:	d10f      	bne.n	8006490 <__ieee754_sqrt+0x30>
 8006470:	0002      	movs	r2, r0
 8006472:	000b      	movs	r3, r1
 8006474:	f7fb f844 	bl	8001500 <__aeabi_dmul>
 8006478:	0002      	movs	r2, r0
 800647a:	000b      	movs	r3, r1
 800647c:	0028      	movs	r0, r5
 800647e:	0021      	movs	r1, r4
 8006480:	f7fa f918 	bl	80006b4 <__aeabi_dadd>
 8006484:	0005      	movs	r5, r0
 8006486:	000c      	movs	r4, r1
 8006488:	0028      	movs	r0, r5
 800648a:	0021      	movs	r1, r4
 800648c:	b003      	add	sp, #12
 800648e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006490:	0002      	movs	r2, r0
 8006492:	2900      	cmp	r1, #0
 8006494:	dc10      	bgt.n	80064b8 <__ieee754_sqrt+0x58>
 8006496:	004b      	lsls	r3, r1, #1
 8006498:	085b      	lsrs	r3, r3, #1
 800649a:	4303      	orrs	r3, r0
 800649c:	d0f4      	beq.n	8006488 <__ieee754_sqrt+0x28>
 800649e:	2000      	movs	r0, #0
 80064a0:	4281      	cmp	r1, r0
 80064a2:	d100      	bne.n	80064a6 <__ieee754_sqrt+0x46>
 80064a4:	e07f      	b.n	80065a6 <__ieee754_sqrt+0x146>
 80064a6:	000b      	movs	r3, r1
 80064a8:	0028      	movs	r0, r5
 80064aa:	f7fb fa9b 	bl	80019e4 <__aeabi_dsub>
 80064ae:	0002      	movs	r2, r0
 80064b0:	000b      	movs	r3, r1
 80064b2:	f7fa fc1b 	bl	8000cec <__aeabi_ddiv>
 80064b6:	e7e5      	b.n	8006484 <__ieee754_sqrt+0x24>
 80064b8:	1508      	asrs	r0, r1, #20
 80064ba:	d074      	beq.n	80065a6 <__ieee754_sqrt+0x146>
 80064bc:	4b3f      	ldr	r3, [pc, #252]	; (80065bc <__ieee754_sqrt+0x15c>)
 80064be:	0309      	lsls	r1, r1, #12
 80064c0:	18c0      	adds	r0, r0, r3
 80064c2:	2380      	movs	r3, #128	; 0x80
 80064c4:	0b09      	lsrs	r1, r1, #12
 80064c6:	035b      	lsls	r3, r3, #13
 80064c8:	4319      	orrs	r1, r3
 80064ca:	07c3      	lsls	r3, r0, #31
 80064cc:	d503      	bpl.n	80064d6 <__ieee754_sqrt+0x76>
 80064ce:	0fd3      	lsrs	r3, r2, #31
 80064d0:	0049      	lsls	r1, r1, #1
 80064d2:	18c9      	adds	r1, r1, r3
 80064d4:	0052      	lsls	r2, r2, #1
 80064d6:	2400      	movs	r4, #0
 80064d8:	1043      	asrs	r3, r0, #1
 80064da:	0049      	lsls	r1, r1, #1
 80064dc:	9301      	str	r3, [sp, #4]
 80064de:	2580      	movs	r5, #128	; 0x80
 80064e0:	0fd3      	lsrs	r3, r2, #31
 80064e2:	18cb      	adds	r3, r1, r3
 80064e4:	0020      	movs	r0, r4
 80064e6:	2116      	movs	r1, #22
 80064e8:	0052      	lsls	r2, r2, #1
 80064ea:	03ad      	lsls	r5, r5, #14
 80064ec:	1946      	adds	r6, r0, r5
 80064ee:	429e      	cmp	r6, r3
 80064f0:	dc02      	bgt.n	80064f8 <__ieee754_sqrt+0x98>
 80064f2:	1970      	adds	r0, r6, r5
 80064f4:	1b9b      	subs	r3, r3, r6
 80064f6:	1964      	adds	r4, r4, r5
 80064f8:	0fd6      	lsrs	r6, r2, #31
 80064fa:	005b      	lsls	r3, r3, #1
 80064fc:	3901      	subs	r1, #1
 80064fe:	199b      	adds	r3, r3, r6
 8006500:	0052      	lsls	r2, r2, #1
 8006502:	086d      	lsrs	r5, r5, #1
 8006504:	2900      	cmp	r1, #0
 8006506:	d1f1      	bne.n	80064ec <__ieee754_sqrt+0x8c>
 8006508:	2520      	movs	r5, #32
 800650a:	2680      	movs	r6, #128	; 0x80
 800650c:	46ac      	mov	ip, r5
 800650e:	9100      	str	r1, [sp, #0]
 8006510:	0636      	lsls	r6, r6, #24
 8006512:	9d00      	ldr	r5, [sp, #0]
 8006514:	1977      	adds	r7, r6, r5
 8006516:	4283      	cmp	r3, r0
 8006518:	dc02      	bgt.n	8006520 <__ieee754_sqrt+0xc0>
 800651a:	d112      	bne.n	8006542 <__ieee754_sqrt+0xe2>
 800651c:	4297      	cmp	r7, r2
 800651e:	d810      	bhi.n	8006542 <__ieee754_sqrt+0xe2>
 8006520:	19bd      	adds	r5, r7, r6
 8006522:	9500      	str	r5, [sp, #0]
 8006524:	0005      	movs	r5, r0
 8006526:	2f00      	cmp	r7, #0
 8006528:	da03      	bge.n	8006532 <__ieee754_sqrt+0xd2>
 800652a:	9d00      	ldr	r5, [sp, #0]
 800652c:	43ed      	mvns	r5, r5
 800652e:	0fed      	lsrs	r5, r5, #31
 8006530:	1945      	adds	r5, r0, r5
 8006532:	1a1b      	subs	r3, r3, r0
 8006534:	42ba      	cmp	r2, r7
 8006536:	4180      	sbcs	r0, r0
 8006538:	4240      	negs	r0, r0
 800653a:	1a1b      	subs	r3, r3, r0
 800653c:	0028      	movs	r0, r5
 800653e:	1bd2      	subs	r2, r2, r7
 8006540:	1989      	adds	r1, r1, r6
 8006542:	0fd5      	lsrs	r5, r2, #31
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	18eb      	adds	r3, r5, r3
 8006548:	2501      	movs	r5, #1
 800654a:	426d      	negs	r5, r5
 800654c:	44ac      	add	ip, r5
 800654e:	4665      	mov	r5, ip
 8006550:	0052      	lsls	r2, r2, #1
 8006552:	0876      	lsrs	r6, r6, #1
 8006554:	2d00      	cmp	r5, #0
 8006556:	d1dc      	bne.n	8006512 <__ieee754_sqrt+0xb2>
 8006558:	4313      	orrs	r3, r2
 800655a:	d003      	beq.n	8006564 <__ieee754_sqrt+0x104>
 800655c:	1c4b      	adds	r3, r1, #1
 800655e:	d127      	bne.n	80065b0 <__ieee754_sqrt+0x150>
 8006560:	4661      	mov	r1, ip
 8006562:	3401      	adds	r4, #1
 8006564:	4b16      	ldr	r3, [pc, #88]	; (80065c0 <__ieee754_sqrt+0x160>)
 8006566:	1060      	asrs	r0, r4, #1
 8006568:	18c0      	adds	r0, r0, r3
 800656a:	0849      	lsrs	r1, r1, #1
 800656c:	07e3      	lsls	r3, r4, #31
 800656e:	d502      	bpl.n	8006576 <__ieee754_sqrt+0x116>
 8006570:	2380      	movs	r3, #128	; 0x80
 8006572:	061b      	lsls	r3, r3, #24
 8006574:	4319      	orrs	r1, r3
 8006576:	9b01      	ldr	r3, [sp, #4]
 8006578:	000d      	movs	r5, r1
 800657a:	051c      	lsls	r4, r3, #20
 800657c:	1823      	adds	r3, r4, r0
 800657e:	001c      	movs	r4, r3
 8006580:	e782      	b.n	8006488 <__ieee754_sqrt+0x28>
 8006582:	0ad1      	lsrs	r1, r2, #11
 8006584:	3b15      	subs	r3, #21
 8006586:	0552      	lsls	r2, r2, #21
 8006588:	2900      	cmp	r1, #0
 800658a:	d0fa      	beq.n	8006582 <__ieee754_sqrt+0x122>
 800658c:	2480      	movs	r4, #128	; 0x80
 800658e:	0364      	lsls	r4, r4, #13
 8006590:	4221      	tst	r1, r4
 8006592:	d00a      	beq.n	80065aa <__ieee754_sqrt+0x14a>
 8006594:	2420      	movs	r4, #32
 8006596:	0016      	movs	r6, r2
 8006598:	1a24      	subs	r4, r4, r0
 800659a:	40e6      	lsrs	r6, r4
 800659c:	1e45      	subs	r5, r0, #1
 800659e:	4082      	lsls	r2, r0
 80065a0:	4331      	orrs	r1, r6
 80065a2:	1b58      	subs	r0, r3, r5
 80065a4:	e78a      	b.n	80064bc <__ieee754_sqrt+0x5c>
 80065a6:	2300      	movs	r3, #0
 80065a8:	e7ee      	b.n	8006588 <__ieee754_sqrt+0x128>
 80065aa:	0049      	lsls	r1, r1, #1
 80065ac:	3001      	adds	r0, #1
 80065ae:	e7ef      	b.n	8006590 <__ieee754_sqrt+0x130>
 80065b0:	2301      	movs	r3, #1
 80065b2:	3101      	adds	r1, #1
 80065b4:	4399      	bics	r1, r3
 80065b6:	e7d5      	b.n	8006564 <__ieee754_sqrt+0x104>
 80065b8:	7ff00000 	.word	0x7ff00000
 80065bc:	fffffc01 	.word	0xfffffc01
 80065c0:	3fe00000 	.word	0x3fe00000

080065c4 <fabs>:
 80065c4:	0049      	lsls	r1, r1, #1
 80065c6:	084b      	lsrs	r3, r1, #1
 80065c8:	0019      	movs	r1, r3
 80065ca:	4770      	bx	lr

080065cc <finite>:
 80065cc:	0048      	lsls	r0, r1, #1
 80065ce:	4b02      	ldr	r3, [pc, #8]	; (80065d8 <finite+0xc>)
 80065d0:	0840      	lsrs	r0, r0, #1
 80065d2:	18c0      	adds	r0, r0, r3
 80065d4:	0fc0      	lsrs	r0, r0, #31
 80065d6:	4770      	bx	lr
 80065d8:	80100000 	.word	0x80100000

080065dc <matherr>:
 80065dc:	2000      	movs	r0, #0
 80065de:	4770      	bx	lr

080065e0 <nan>:
 80065e0:	2000      	movs	r0, #0
 80065e2:	4901      	ldr	r1, [pc, #4]	; (80065e8 <nan+0x8>)
 80065e4:	4770      	bx	lr
 80065e6:	46c0      	nop			; (mov r8, r8)
 80065e8:	7ff80000 	.word	0x7ff80000

080065ec <rint>:
 80065ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ee:	004a      	lsls	r2, r1, #1
 80065f0:	4e3e      	ldr	r6, [pc, #248]	; (80066ec <rint+0x100>)
 80065f2:	0d52      	lsrs	r2, r2, #21
 80065f4:	b085      	sub	sp, #20
 80065f6:	1996      	adds	r6, r2, r6
 80065f8:	000d      	movs	r5, r1
 80065fa:	9101      	str	r1, [sp, #4]
 80065fc:	0003      	movs	r3, r0
 80065fe:	0fcc      	lsrs	r4, r1, #31
 8006600:	2e13      	cmp	r6, #19
 8006602:	dc57      	bgt.n	80066b4 <rint+0xc8>
 8006604:	2e00      	cmp	r6, #0
 8006606:	da2a      	bge.n	800665e <rint+0x72>
 8006608:	004a      	lsls	r2, r1, #1
 800660a:	0852      	lsrs	r2, r2, #1
 800660c:	4302      	orrs	r2, r0
 800660e:	d024      	beq.n	800665a <rint+0x6e>
 8006610:	030a      	lsls	r2, r1, #12
 8006612:	0b12      	lsrs	r2, r2, #12
 8006614:	4302      	orrs	r2, r0
 8006616:	4253      	negs	r3, r2
 8006618:	4313      	orrs	r3, r2
 800661a:	2280      	movs	r2, #128	; 0x80
 800661c:	0c4d      	lsrs	r5, r1, #17
 800661e:	0312      	lsls	r2, r2, #12
 8006620:	0b1b      	lsrs	r3, r3, #12
 8006622:	4013      	ands	r3, r2
 8006624:	046d      	lsls	r5, r5, #17
 8006626:	432b      	orrs	r3, r5
 8006628:	0019      	movs	r1, r3
 800662a:	4b31      	ldr	r3, [pc, #196]	; (80066f0 <rint+0x104>)
 800662c:	00e2      	lsls	r2, r4, #3
 800662e:	189b      	adds	r3, r3, r2
 8006630:	681e      	ldr	r6, [r3, #0]
 8006632:	685f      	ldr	r7, [r3, #4]
 8006634:	0002      	movs	r2, r0
 8006636:	000b      	movs	r3, r1
 8006638:	0030      	movs	r0, r6
 800663a:	0039      	movs	r1, r7
 800663c:	f7fa f83a 	bl	80006b4 <__aeabi_dadd>
 8006640:	9002      	str	r0, [sp, #8]
 8006642:	9103      	str	r1, [sp, #12]
 8006644:	9802      	ldr	r0, [sp, #8]
 8006646:	9903      	ldr	r1, [sp, #12]
 8006648:	003b      	movs	r3, r7
 800664a:	0032      	movs	r2, r6
 800664c:	f7fb f9ca 	bl	80019e4 <__aeabi_dsub>
 8006650:	004b      	lsls	r3, r1, #1
 8006652:	085b      	lsrs	r3, r3, #1
 8006654:	07e4      	lsls	r4, r4, #31
 8006656:	4323      	orrs	r3, r4
 8006658:	0019      	movs	r1, r3
 800665a:	b005      	add	sp, #20
 800665c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800665e:	4a25      	ldr	r2, [pc, #148]	; (80066f4 <rint+0x108>)
 8006660:	4132      	asrs	r2, r6
 8006662:	0017      	movs	r7, r2
 8006664:	400f      	ands	r7, r1
 8006666:	4307      	orrs	r7, r0
 8006668:	d0f7      	beq.n	800665a <rint+0x6e>
 800666a:	0852      	lsrs	r2, r2, #1
 800666c:	0011      	movs	r1, r2
 800666e:	4029      	ands	r1, r5
 8006670:	430b      	orrs	r3, r1
 8006672:	d00a      	beq.n	800668a <rint+0x9e>
 8006674:	2300      	movs	r3, #0
 8006676:	2e13      	cmp	r6, #19
 8006678:	d101      	bne.n	800667e <rint+0x92>
 800667a:	2380      	movs	r3, #128	; 0x80
 800667c:	061b      	lsls	r3, r3, #24
 800667e:	2780      	movs	r7, #128	; 0x80
 8006680:	02ff      	lsls	r7, r7, #11
 8006682:	4137      	asrs	r7, r6
 8006684:	4395      	bics	r5, r2
 8006686:	432f      	orrs	r7, r5
 8006688:	9701      	str	r7, [sp, #4]
 800668a:	9901      	ldr	r1, [sp, #4]
 800668c:	001a      	movs	r2, r3
 800668e:	000b      	movs	r3, r1
 8006690:	4917      	ldr	r1, [pc, #92]	; (80066f0 <rint+0x104>)
 8006692:	00e4      	lsls	r4, r4, #3
 8006694:	190c      	adds	r4, r1, r4
 8006696:	6865      	ldr	r5, [r4, #4]
 8006698:	6824      	ldr	r4, [r4, #0]
 800669a:	0020      	movs	r0, r4
 800669c:	0029      	movs	r1, r5
 800669e:	f7fa f809 	bl	80006b4 <__aeabi_dadd>
 80066a2:	9002      	str	r0, [sp, #8]
 80066a4:	9103      	str	r1, [sp, #12]
 80066a6:	9802      	ldr	r0, [sp, #8]
 80066a8:	9903      	ldr	r1, [sp, #12]
 80066aa:	0022      	movs	r2, r4
 80066ac:	002b      	movs	r3, r5
 80066ae:	f7fb f999 	bl	80019e4 <__aeabi_dsub>
 80066b2:	e7d2      	b.n	800665a <rint+0x6e>
 80066b4:	2e33      	cmp	r6, #51	; 0x33
 80066b6:	dd08      	ble.n	80066ca <rint+0xde>
 80066b8:	2380      	movs	r3, #128	; 0x80
 80066ba:	00db      	lsls	r3, r3, #3
 80066bc:	429e      	cmp	r6, r3
 80066be:	d1cc      	bne.n	800665a <rint+0x6e>
 80066c0:	0002      	movs	r2, r0
 80066c2:	000b      	movs	r3, r1
 80066c4:	f7f9 fff6 	bl	80006b4 <__aeabi_dadd>
 80066c8:	e7c7      	b.n	800665a <rint+0x6e>
 80066ca:	2601      	movs	r6, #1
 80066cc:	4d0a      	ldr	r5, [pc, #40]	; (80066f8 <rint+0x10c>)
 80066ce:	4276      	negs	r6, r6
 80066d0:	1952      	adds	r2, r2, r5
 80066d2:	40d6      	lsrs	r6, r2
 80066d4:	4206      	tst	r6, r0
 80066d6:	d0c0      	beq.n	800665a <rint+0x6e>
 80066d8:	0876      	lsrs	r6, r6, #1
 80066da:	4206      	tst	r6, r0
 80066dc:	d0d5      	beq.n	800668a <rint+0x9e>
 80066de:	2180      	movs	r1, #128	; 0x80
 80066e0:	05c9      	lsls	r1, r1, #23
 80066e2:	4111      	asrs	r1, r2
 80066e4:	43b3      	bics	r3, r6
 80066e6:	430b      	orrs	r3, r1
 80066e8:	e7cf      	b.n	800668a <rint+0x9e>
 80066ea:	46c0      	nop			; (mov r8, r8)
 80066ec:	fffffc01 	.word	0xfffffc01
 80066f0:	08006a68 	.word	0x08006a68
 80066f4:	000fffff 	.word	0x000fffff
 80066f8:	fffffbed 	.word	0xfffffbed

080066fc <scalbn>:
 80066fc:	004b      	lsls	r3, r1, #1
 80066fe:	b570      	push	{r4, r5, r6, lr}
 8006700:	0d5b      	lsrs	r3, r3, #21
 8006702:	0014      	movs	r4, r2
 8006704:	000a      	movs	r2, r1
 8006706:	2b00      	cmp	r3, #0
 8006708:	d10d      	bne.n	8006726 <scalbn+0x2a>
 800670a:	004b      	lsls	r3, r1, #1
 800670c:	085b      	lsrs	r3, r3, #1
 800670e:	4303      	orrs	r3, r0
 8006710:	d010      	beq.n	8006734 <scalbn+0x38>
 8006712:	4b21      	ldr	r3, [pc, #132]	; (8006798 <scalbn+0x9c>)
 8006714:	2200      	movs	r2, #0
 8006716:	f7fa fef3 	bl	8001500 <__aeabi_dmul>
 800671a:	4b20      	ldr	r3, [pc, #128]	; (800679c <scalbn+0xa0>)
 800671c:	429c      	cmp	r4, r3
 800671e:	da0a      	bge.n	8006736 <scalbn+0x3a>
 8006720:	4a1f      	ldr	r2, [pc, #124]	; (80067a0 <scalbn+0xa4>)
 8006722:	4b20      	ldr	r3, [pc, #128]	; (80067a4 <scalbn+0xa8>)
 8006724:	e017      	b.n	8006756 <scalbn+0x5a>
 8006726:	4d20      	ldr	r5, [pc, #128]	; (80067a8 <scalbn+0xac>)
 8006728:	42ab      	cmp	r3, r5
 800672a:	d108      	bne.n	800673e <scalbn+0x42>
 800672c:	0002      	movs	r2, r0
 800672e:	000b      	movs	r3, r1
 8006730:	f7f9 ffc0 	bl	80006b4 <__aeabi_dadd>
 8006734:	bd70      	pop	{r4, r5, r6, pc}
 8006736:	000a      	movs	r2, r1
 8006738:	004b      	lsls	r3, r1, #1
 800673a:	0d5b      	lsrs	r3, r3, #21
 800673c:	3b36      	subs	r3, #54	; 0x36
 800673e:	4d1b      	ldr	r5, [pc, #108]	; (80067ac <scalbn+0xb0>)
 8006740:	18e3      	adds	r3, r4, r3
 8006742:	42ab      	cmp	r3, r5
 8006744:	dd0a      	ble.n	800675c <scalbn+0x60>
 8006746:	0002      	movs	r2, r0
 8006748:	000b      	movs	r3, r1
 800674a:	4819      	ldr	r0, [pc, #100]	; (80067b0 <scalbn+0xb4>)
 800674c:	4919      	ldr	r1, [pc, #100]	; (80067b4 <scalbn+0xb8>)
 800674e:	f000 f839 	bl	80067c4 <copysign>
 8006752:	4a17      	ldr	r2, [pc, #92]	; (80067b0 <scalbn+0xb4>)
 8006754:	4b17      	ldr	r3, [pc, #92]	; (80067b4 <scalbn+0xb8>)
 8006756:	f7fa fed3 	bl	8001500 <__aeabi_dmul>
 800675a:	e7eb      	b.n	8006734 <scalbn+0x38>
 800675c:	2b00      	cmp	r3, #0
 800675e:	dd05      	ble.n	800676c <scalbn+0x70>
 8006760:	4c15      	ldr	r4, [pc, #84]	; (80067b8 <scalbn+0xbc>)
 8006762:	051b      	lsls	r3, r3, #20
 8006764:	4022      	ands	r2, r4
 8006766:	431a      	orrs	r2, r3
 8006768:	0011      	movs	r1, r2
 800676a:	e7e3      	b.n	8006734 <scalbn+0x38>
 800676c:	001d      	movs	r5, r3
 800676e:	3535      	adds	r5, #53	; 0x35
 8006770:	da09      	bge.n	8006786 <scalbn+0x8a>
 8006772:	4b12      	ldr	r3, [pc, #72]	; (80067bc <scalbn+0xc0>)
 8006774:	0002      	movs	r2, r0
 8006776:	429c      	cmp	r4, r3
 8006778:	dce6      	bgt.n	8006748 <scalbn+0x4c>
 800677a:	000b      	movs	r3, r1
 800677c:	4808      	ldr	r0, [pc, #32]	; (80067a0 <scalbn+0xa4>)
 800677e:	4909      	ldr	r1, [pc, #36]	; (80067a4 <scalbn+0xa8>)
 8006780:	f000 f820 	bl	80067c4 <copysign>
 8006784:	e7cc      	b.n	8006720 <scalbn+0x24>
 8006786:	4c0c      	ldr	r4, [pc, #48]	; (80067b8 <scalbn+0xbc>)
 8006788:	3336      	adds	r3, #54	; 0x36
 800678a:	4022      	ands	r2, r4
 800678c:	051b      	lsls	r3, r3, #20
 800678e:	4313      	orrs	r3, r2
 8006790:	0019      	movs	r1, r3
 8006792:	2200      	movs	r2, #0
 8006794:	4b0a      	ldr	r3, [pc, #40]	; (80067c0 <scalbn+0xc4>)
 8006796:	e7de      	b.n	8006756 <scalbn+0x5a>
 8006798:	43500000 	.word	0x43500000
 800679c:	ffff3cb0 	.word	0xffff3cb0
 80067a0:	c2f8f359 	.word	0xc2f8f359
 80067a4:	01a56e1f 	.word	0x01a56e1f
 80067a8:	000007ff 	.word	0x000007ff
 80067ac:	000007fe 	.word	0x000007fe
 80067b0:	8800759c 	.word	0x8800759c
 80067b4:	7e37e43c 	.word	0x7e37e43c
 80067b8:	800fffff 	.word	0x800fffff
 80067bc:	0000c350 	.word	0x0000c350
 80067c0:	3c900000 	.word	0x3c900000

080067c4 <copysign>:
 80067c4:	b530      	push	{r4, r5, lr}
 80067c6:	004a      	lsls	r2, r1, #1
 80067c8:	0fdb      	lsrs	r3, r3, #31
 80067ca:	07db      	lsls	r3, r3, #31
 80067cc:	0852      	lsrs	r2, r2, #1
 80067ce:	431a      	orrs	r2, r3
 80067d0:	0011      	movs	r1, r2
 80067d2:	bd30      	pop	{r4, r5, pc}

080067d4 <_init>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	46c0      	nop			; (mov r8, r8)
 80067d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067da:	bc08      	pop	{r3}
 80067dc:	469e      	mov	lr, r3
 80067de:	4770      	bx	lr

080067e0 <_fini>:
 80067e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e2:	46c0      	nop			; (mov r8, r8)
 80067e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e6:	bc08      	pop	{r3}
 80067e8:	469e      	mov	lr, r3
 80067ea:	4770      	bx	lr
