entity L01_circuit is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           C : in STD_LOGIC;
           D : in STD_LOGIC;
           E : in STD_LOGIC;
           Y : out STD_LOGIC);
end L01_circuit;

architecture Behavioral of L01_circuit is

    signal s1 : STD_LOGIC;
    signal s2 : STD_LOGIC;
    signal s3 : STD_LOGIC;

begin

    s1 <= A AND B;
    s2 <= s1 NAND C;
    s3 <= D OR E;
    Y <= s2 XOR s3;

end Behavioral;