// Seed: 3506801713
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  type_3(
      1, 1'd0, id_1
  );
  assign id_1 = id_1[1];
  always @(negedge 1 or id_1) id_2 <= 1;
endmodule
