<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    formalValues="F"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="dma"
    nbyte="F"
    recursive="F"
    releasestatus="0"
    saveRestore="F"
    vendor="renesas.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_1"
        text="Description">
        <doctext name="txt"
            text="Renesas DMA Controller"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="Initial implementation to support CAN DMA message transfer only"/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="R01UH0128ED0700, Rev. 7.00, Oct 06, 2010"/>
    </docsection>
    <busmasterport addresswidth="28"
        addresswidthmax="0"
        addresswidthmin="28"
        name="DMAPM"/>
    <busslaveport addresswidth="32"
        name="DMAP0"
        size="0x10">
        <addressblock name="abc"
            size="0x10"
            width="16">
            <memorymappedregister access="rw"
                isvolatile="T"
                name="DMAWC0"
                nbyte="F"
                readfunction="readDMAWC0"
                width="16"
                writefunction="writeDMAWC0">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Wait Control Register 0"/>
                </docsection>
                <reset mask="0xffff"
                    name="reset"
                    value="0x37"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="DMAWC1"
                nbyte="F"
                offset="0x2"
                readfunction="readDMAWC1"
                width="16"
                writefunction="writeDMAWC1">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Wait Control Register 1"/>
                </docsection>
                <reset mask="0xffff"
                    name="reset"
                    value="0x07"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <busslaveport addresswidth="32"
        name="DMAP1"
        size="0x100">
        <addressblock name="abw"
            size="0x24"
            width="16">
            <memorymappedregister access="rw"
                hiarray="0x9"
                isvolatile="T"
                loarray="0x0"
                name="MAR%u"
                nbyte="T"
                offset="0x0"
                readfunction="readMAR"
                userdata="_index"
                width="16"
                writefunction="writeMAR">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Transfer Memory Start Address Register"/>
                </docsection>
                <reset mask="0xffff"
                    name="reset"
                    value="0x00"/>
            </memorymappedregister>
        </addressblock>
        <addressblock name="abb"
            offset="0x24"
            size="0xdc"
            width="8">
            <memorymappedregister access="rw"
                hiarray="0x3"
                isvolatile="T"
                loarray="0x2"
                name="SAR%u"
                nbyte="T"
                readfunction="readSAR"
                userdata="_index"
                width="8"
                writefunction="writeSAR"
                writemask="15">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Transfer SFR Start Adrress Register"/>
                </docsection>
                <reset mask="0xff"
                    name="reset"
                    value="0x00"/>
                <field access="rw"
                    bitoffset="0"
                    name="SAR"
                    width="4"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                hiarray="0x7"
                isvolatile="T"
                loarray="0x4"
                name="DTFR%u"
                nbyte="T"
                offset="0x5c"
                readfunction="readDTFR"
                userdata="_index"
                width="8"
                writefunction="writeDTFR">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Trigger Factor register"/>
                </docsection>
                <reset mask="0xff"
                    name="reset"
                    value="0x00"/>
                <field access="rw"
                    bitoffset="0"
                    name="IFCn"
                    width="3"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                hiarray="0x9"
                isvolatile="T"
                loarray="0x0"
                name="DTCR%u"
                nbyte="T"
                offset="0x1c"
                readfunction="readDTCR"
                userdata="_index"
                width="8"
                writefunction="writeDTCR">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Transfer Count register"/>
                </docsection>
                <reset mask="0xff"
                    name="reset"
                    value="0x00"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="DMASL"
                nbyte="F"
                offset="0x3e"
                readfunction="readDMASL"
                width="8"
                writefunction="writeDMASL">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Status Register"/>
                </docsection>
                <reset mask="0xff"
                    name="reset"
                    value="0x00"/>
                <field access="rw"
                    bitoffset="7"
                    name="DMAS7"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="DMAS6"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="DMAS5"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="DMAS4"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="DMAS3"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="DMAS2"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="DMAS1"
                    width="1"/>
                <field access="rw"
                    name="DMAS0"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="DMAMCL"
                nbyte="F"
                offset="0x3c"
                readfunction="readDMAMCL"
                width="8"
                writefunction="writeDMAMCL">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Mode Control Register"/>
                </docsection>
                <reset mask="0xff"
                    name="reset"
                    value="0x00"/>
                <field access="rw"
                    bitoffset="7"
                    name="DE7"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="DE6"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="DE5"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="DE4"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="DE3"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="DE2"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="DE1"
                    width="1"/>
                <field access="rw"
                    name="DE0"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="DMADSCL"
                nbyte="F"
                offset="0x40"
                readfunction="readDMADSCL"
                width="8"
                writefunction="writeDMADSCL"
                writemask="240">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="DMA Controller Data Size Control Register"/>
                </docsection>
                <reset mask="0xff"
                    name="reset"
                    value="0x00"/>
                <field access="rw"
                    bitoffset="7"
                    name="DMADCS7"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="DMADCS6"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="DMADCS5"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="DMADCS4"
                    width="1"/>
                <field bitoffset="0"
                    name="__pad0"
                    width="4"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <netport hiarray="9"
        loarray="0"
        name="INTDMA%u"
        type="output"
        updatefunctionargument="_index"/>
    <netport name="DMA0EN"
        type="output"/>
    <netport name="DMA1EN"
        type="output"/>
    <netport name="ADDMARQ0"
        type="input"
        updatefunction="triggerADDMARQ0"/>
    <netport name="ADDMARQ1"
        type="input"
        updatefunction="triggerADDMARQ1"/>
    <netport name="INTTS0CD"
        type="input"
        updatefunction="triggerINTTS0CD"/>
    <netport name="INTTS1CD"
        type="input"
        updatefunction="triggerINTTS1CD"/>
    <netport name="INTCE0C"
        type="input"
        updatefunction="triggerINTCE0C"/>
    <netport name="INTCE1C"
        type="input"
        updatefunction="triggerINTCE1C"/>
    <netport name="INTBE0R"
        type="input"
        updatefunction="triggerINTBE0R"/>
    <netport name="INTBE1R"
        type="input"
        updatefunction="triggerINTBE1R"/>
    <netport name="INTUC0R"
        type="input"
        updatefunction="triggerINTUC0R"/>
    <netport name="INTUC1R"
        type="input"
        updatefunction="triggerINTUC1R"/>
    <netport name="INTUC2R"
        type="input"
        updatefunction="triggerINTUC2R"/>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
