#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b6d19279c0 .scope module, "async_fifo_tb" "async_fifo_tb" 2 3;
 .timescale -9 -12;
P_000002b6d18984c0 .param/l "DEPTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_000002b6d18984f8 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000000100>;
v000002b6d1980940_0 .var "data_in", 3 0;
v000002b6d1980d00_0 .net "data_out", 3 0, v000002b6d1924fe0_0;  1 drivers
v000002b6d19810c0_0 .net "empty", 0 0, L_000002b6d1983dc0;  1 drivers
v000002b6d19812a0_0 .net "full", 0 0, L_000002b6d1984400;  1 drivers
v000002b6d1981340_0 .var "rd_clk", 0 0;
v000002b6d1984540_0 .var "rd_en", 0 0;
v000002b6d1983500_0 .var "rd_rst", 0 0;
v000002b6d19845e0_0 .var "wr_clk", 0 0;
v000002b6d1984360_0 .var "wr_en", 0 0;
v000002b6d1983aa0_0 .var "wr_rst", 0 0;
S_000002b6d1927b50 .scope task, "read_fifo" "read_fifo" 2 60, 2 60 0, S_000002b6d19279c0;
 .timescale -9 -12;
v000002b6d19247c0_0 .var/i "i", 31 0;
v000002b6d1924900_0 .var/i "num_reads", 31 0;
E_000002b6d191fdb0 .event negedge, v000002b6d1924ae0_0;
TD_async_fifo_tb.read_fifo ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6d19247c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002b6d19247c0_0;
    %load/vec4 v000002b6d1924900_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000002b6d191fdb0;
    %load/vec4 v000002b6d19810c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6d1984540_0, 0, 1;
    %vpi_call 2 67 "$display", "Time = %t: Data out: %d", $time, v000002b6d1980d00_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 69 "$display", "Time = %t: FIFO empty, cannot read!", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1984540_0, 0, 1;
T_0.3 ;
    %load/vec4 v000002b6d19247c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b6d19247c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002b6d18e8ae0 .scope module, "uut" "async_fifo" 2 23, 3 1 0, S_000002b6d19279c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "rd_rst";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 4 "data_out";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_000002b6d18ee770 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_000002b6d18ee7a8 .param/l "PTR_WIDTH" 1 3 14, +C4<00000000000000000000000000000011>;
P_000002b6d18ee7e0 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
v000002b6d19806c0_0 .net "data_in", 3 0, v000002b6d1980940_0;  1 drivers
v000002b6d1980a80_0 .net "data_out", 3 0, v000002b6d1924fe0_0;  alias, 1 drivers
v000002b6d19815c0_0 .net "empty", 0 0, L_000002b6d1983dc0;  alias, 1 drivers
v000002b6d1981de0_0 .net "full", 0 0, L_000002b6d1984400;  alias, 1 drivers
v000002b6d1981660_0 .net "rd_clk", 0 0, v000002b6d1981340_0;  1 drivers
v000002b6d1981ac0_0 .net "rd_en", 0 0, v000002b6d1984540_0;  1 drivers
v000002b6d1981ca0_0 .net "rd_ptr", 2 0, L_000002b6d1983e60;  1 drivers
v000002b6d1981700_0 .net "rd_ptr_gray", 3 0, v000002b6d1925260_0;  1 drivers
v000002b6d1980800_0 .net "rd_ptr_sync", 3 0, v000002b6d1918670_0;  1 drivers
v000002b6d1980760_0 .net "rd_rst", 0 0, v000002b6d1983500_0;  1 drivers
v000002b6d1981e80_0 .net "wr_clk", 0 0, v000002b6d19845e0_0;  1 drivers
v000002b6d19813e0_0 .net "wr_en", 0 0, v000002b6d1984360_0;  1 drivers
v000002b6d1980080_0 .net "wr_ptr", 2 0, L_000002b6d1984900;  1 drivers
v000002b6d1980120_0 .net "wr_ptr_gray", 3 0, v000002b6d1981520_0;  1 drivers
v000002b6d19801c0_0 .net "wr_ptr_sync", 3 0, v000002b6d1925440_0;  1 drivers
v000002b6d1980260_0 .net "wr_rst", 0 0, v000002b6d1983aa0_0;  1 drivers
S_000002b6d18e8d20 .scope module, "mem" "fifomem" 3 23, 4 1 0, S_000002b6d18e8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "rd_rst";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 1 "full";
    .port_info 8 /INPUT 1 "empty";
    .port_info 9 /INPUT 3 "wr_ptr";
    .port_info 10 /INPUT 3 "rd_ptr";
    .port_info 11 /OUTPUT 4 "data_out";
P_000002b6d18e8eb0 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_000002b6d18e8ee8 .param/l "PTR_WIDTH" 1 4 16, +C4<00000000000000000000000000000011>;
P_000002b6d18e8f20 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v000002b6d1923be0_0 .net "data_in", 3 0, v000002b6d1980940_0;  alias, 1 drivers
v000002b6d1924fe0_0 .var "data_out", 3 0;
v000002b6d1923e60_0 .net "empty", 0 0, L_000002b6d1983dc0;  alias, 1 drivers
v000002b6d1923f00_0 .net "full", 0 0, L_000002b6d1984400;  alias, 1 drivers
v000002b6d1924540 .array "mem", 0 7, 3 0;
v000002b6d1924ae0_0 .net "rd_clk", 0 0, v000002b6d1981340_0;  alias, 1 drivers
v000002b6d19249a0_0 .net "rd_en", 0 0, v000002b6d1984540_0;  alias, 1 drivers
v000002b6d1923c80_0 .net "rd_ptr", 2 0, L_000002b6d1983e60;  alias, 1 drivers
v000002b6d1925120_0 .net "rd_rst", 0 0, v000002b6d1983500_0;  alias, 1 drivers
v000002b6d1925580_0 .net "wr_clk", 0 0, v000002b6d19845e0_0;  alias, 1 drivers
v000002b6d1923dc0_0 .net "wr_en", 0 0, v000002b6d1984360_0;  alias, 1 drivers
v000002b6d1923fa0_0 .net "wr_ptr", 2 0, L_000002b6d1984900;  alias, 1 drivers
v000002b6d1924cc0_0 .net "wr_rst", 0 0, v000002b6d1983aa0_0;  alias, 1 drivers
E_000002b6d19200b0 .event posedge, v000002b6d1924ae0_0;
E_000002b6d191f630 .event posedge, v000002b6d1925580_0;
S_000002b6d18fae10 .scope module, "rd_empty" "checkEmpty" 3 73, 5 1 0, S_000002b6d18e8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rd_clk";
    .port_info 1 /INPUT 1 "rd_rst";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 4 "wr_ptr_sync";
    .port_info 4 /OUTPUT 3 "rd_addr";
    .port_info 5 /OUTPUT 4 "rd_ptr_gray";
    .port_info 6 /OUTPUT 1 "empty";
P_000002b6d1897bc0 .param/l "PTR_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
P_000002b6d1897bf8 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
L_000002b6d18e1380 .functor AND 1, v000002b6d1984540_0, L_000002b6d1983140, C4<1>, C4<1>;
L_000002b6d18e1460 .functor XOR 4, L_000002b6d1983960, L_000002b6d19844a0, C4<0000>, C4<0000>;
v000002b6d1924860_0 .net *"_ivl_1", 0 0, L_000002b6d1983140;  1 drivers
v000002b6d1923b40_0 .net *"_ivl_10", 3 0, L_000002b6d1983960;  1 drivers
v000002b6d1925080_0 .net *"_ivl_12", 2 0, L_000002b6d1984c20;  1 drivers
L_000002b6d19a01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b6d1925620_0 .net *"_ivl_14", 0 0, L_000002b6d19a01f0;  1 drivers
v000002b6d19251c0_0 .net *"_ivl_22", 0 0, L_000002b6d1983a00;  1 drivers
L_000002b6d19a0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b6d19256c0_0 .net/2u *"_ivl_24", 0 0, L_000002b6d19a0238;  1 drivers
L_000002b6d19a0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b6d1924180_0 .net/2u *"_ivl_26", 0 0, L_000002b6d19a0280;  1 drivers
v000002b6d19240e0_0 .net *"_ivl_3", 0 0, L_000002b6d18e1380;  1 drivers
v000002b6d1924e00_0 .net *"_ivl_4", 3 0, L_000002b6d1983d20;  1 drivers
L_000002b6d19a01a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002b6d1924ea0_0 .net *"_ivl_7", 2 0, L_000002b6d19a01a8;  1 drivers
v000002b6d19238c0_0 .net "empty", 0 0, L_000002b6d1983dc0;  alias, 1 drivers
v000002b6d1924220_0 .net "rd_addr", 2 0, L_000002b6d1983e60;  alias, 1 drivers
v000002b6d19242c0_0 .net "rd_clk", 0 0, v000002b6d1981340_0;  alias, 1 drivers
v000002b6d1925760_0 .net "rd_en", 0 0, v000002b6d1984540_0;  alias, 1 drivers
v000002b6d1924f40_0 .var "rd_ptr_bin", 3 0;
v000002b6d1925260_0 .var "rd_ptr_gray", 3 0;
v000002b6d1923960_0 .net "rd_ptr_gray_next", 3 0, L_000002b6d18e1460;  1 drivers
v000002b6d1924680_0 .net "rd_ptr_next", 3 0, L_000002b6d19844a0;  1 drivers
v000002b6d1923a00_0 .net "rd_rst", 0 0, v000002b6d1983500_0;  alias, 1 drivers
v000002b6d1924360_0 .net "wr_ptr_bin", 3 0, L_000002b6d1984cc0;  1 drivers
v000002b6d1925300_0 .net "wr_ptr_sync", 3 0, v000002b6d1925440_0;  alias, 1 drivers
E_000002b6d191fc30/0 .event negedge, v000002b6d1925120_0;
E_000002b6d191fc30/1 .event posedge, v000002b6d1924ae0_0;
E_000002b6d191fc30 .event/or E_000002b6d191fc30/0, E_000002b6d191fc30/1;
L_000002b6d1983140 .reduce/nor L_000002b6d1983dc0;
L_000002b6d1983d20 .concat [ 1 3 0 0], L_000002b6d18e1380, L_000002b6d19a01a8;
L_000002b6d19844a0 .arith/sum 4, v000002b6d1924f40_0, L_000002b6d1983d20;
L_000002b6d1984c20 .part L_000002b6d19844a0, 1, 3;
L_000002b6d1983960 .concat [ 3 1 0 0], L_000002b6d1984c20, L_000002b6d19a01f0;
L_000002b6d1983e60 .part v000002b6d1924f40_0, 0, 3;
L_000002b6d1984cc0 .ufunc/vec4 TD_async_fifo_tb.uut.rd_empty.gray_to_binary, 4, v000002b6d1925440_0 (v000002b6d1923aa0_0) S_000002b6d18fafa0;
L_000002b6d1983a00 .cmp/eq 4, v000002b6d1924f40_0, L_000002b6d1984cc0;
L_000002b6d1983dc0 .functor MUXZ 1, L_000002b6d19a0280, L_000002b6d19a0238, L_000002b6d1983a00, C4<>;
S_000002b6d18fafa0 .scope function.vec4.s4, "gray_to_binary" "gray_to_binary" 5 17, 5 17 0, S_000002b6d18fae10;
 .timescale 0 0;
v000002b6d1923aa0_0 .var "gray", 3 0;
; Variable gray_to_binary is vec4 return value of scope S_000002b6d18fafa0
v000002b6d1924040_0 .var/i "i", 31 0;
TD_async_fifo_tb.uut.rd_empty.gray_to_binary ;
    %load/vec4 v000002b6d1923aa0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002b6d1924040_0, 0, 32;
T_1.4 ;
    %load/vec4 v000002b6d1924040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.5, 5;
    %retload/vec4 0; Load gray_to_binary (draw_signal_vec4)
    %load/vec4 v000002b6d1924040_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v000002b6d1923aa0_0;
    %load/vec4 v000002b6d1924040_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000002b6d1924040_0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %load/vec4 v000002b6d1924040_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b6d1924040_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000002b6d18f0e70 .scope module, "sync_2flops_rd" "sync_2flops" 3 49, 6 1 0, S_000002b6d18e8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /OUTPUT 4 "data_out";
P_000002b6d1920170 .param/l "PTR_WIDTH" 0 6 2, +C4<00000000000000000000000000000011>;
v000002b6d1924400_0 .net "clk", 0 0, v000002b6d1981340_0;  alias, 1 drivers
v000002b6d19244a0_0 .net "data_in", 3 0, v000002b6d1981520_0;  alias, 1 drivers
v000002b6d1925440_0 .var "data_out", 3 0;
v000002b6d1924a40_0 .var "data_out_1", 3 0;
v000002b6d19245e0_0 .net "rst", 0 0, v000002b6d1983500_0;  alias, 1 drivers
S_000002b6d18f1000 .scope module, "sync_2flops_wr" "sync_2flops" 3 40, 6 1 0, S_000002b6d18e8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /OUTPUT 4 "data_out";
P_000002b6d19200f0 .param/l "PTR_WIDTH" 0 6 2, +C4<00000000000000000000000000000011>;
v000002b6d1924b80_0 .net "clk", 0 0, v000002b6d19845e0_0;  alias, 1 drivers
v000002b6d19185d0_0 .net "data_in", 3 0, v000002b6d1925260_0;  alias, 1 drivers
v000002b6d1918670_0 .var "data_out", 3 0;
v000002b6d1918710_0 .var "data_out_1", 3 0;
v000002b6d1918850_0 .net "rst", 0 0, v000002b6d1983aa0_0;  alias, 1 drivers
E_000002b6d191f670/0 .event negedge, v000002b6d1924cc0_0;
E_000002b6d191f670/1 .event posedge, v000002b6d1925580_0;
E_000002b6d191f670 .event/or E_000002b6d191f670/0, E_000002b6d191f670/1;
S_000002b6d1907290 .scope module, "wr_Full" "checkFull" 3 59, 7 2 0, S_000002b6d18e8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "rd_ptr_sync";
    .port_info 4 /OUTPUT 3 "wr_addr";
    .port_info 5 /OUTPUT 4 "wr_ptr_gray";
    .port_info 6 /OUTPUT 1 "full";
P_000002b6d1897cc0 .param/l "PTR_WIDTH" 0 7 4, +C4<00000000000000000000000000000011>;
P_000002b6d1897cf8 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000000100>;
L_000002b6d18e1b60 .functor AND 1, v000002b6d1984360_0, L_000002b6d1983320, C4<1>, C4<1>;
L_000002b6d18e0d60 .functor XOR 4, L_000002b6d1983be0, L_000002b6d19831e0, C4<0000>, C4<0000>;
L_000002b6d18e18c0 .functor NOT 1, L_000002b6d1984040, C4<0>, C4<0>, C4<0>;
v000002b6d1980300_0 .net *"_ivl_1", 0 0, L_000002b6d1983320;  1 drivers
v000002b6d19809e0_0 .net *"_ivl_10", 3 0, L_000002b6d1983be0;  1 drivers
v000002b6d1981f20_0 .net *"_ivl_12", 2 0, L_000002b6d19835a0;  1 drivers
L_000002b6d19a00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b6d1980ee0_0 .net *"_ivl_14", 0 0, L_000002b6d19a00d0;  1 drivers
v000002b6d19817a0_0 .net *"_ivl_23", 0 0, L_000002b6d1984040;  1 drivers
v000002b6d1980da0_0 .net *"_ivl_24", 0 0, L_000002b6d18e18c0;  1 drivers
v000002b6d1980e40_0 .net *"_ivl_27", 2 0, L_000002b6d1984e00;  1 drivers
v000002b6d1980b20_0 .net *"_ivl_28", 3 0, L_000002b6d19840e0;  1 drivers
v000002b6d19803a0_0 .net *"_ivl_3", 0 0, L_000002b6d18e1b60;  1 drivers
v000002b6d1980bc0_0 .net *"_ivl_30", 0 0, L_000002b6d1983c80;  1 drivers
L_000002b6d19a0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b6d1981020_0 .net/2u *"_ivl_32", 0 0, L_000002b6d19a0118;  1 drivers
L_000002b6d19a0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b6d1981840_0 .net/2u *"_ivl_34", 0 0, L_000002b6d19a0160;  1 drivers
v000002b6d19818e0_0 .net *"_ivl_4", 3 0, L_000002b6d1983b40;  1 drivers
L_000002b6d19a0088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002b6d1981480_0 .net *"_ivl_7", 2 0, L_000002b6d19a0088;  1 drivers
v000002b6d1980440_0 .net "full", 0 0, L_000002b6d1984400;  alias, 1 drivers
v000002b6d1981c00_0 .net "rd_ptr_bin", 3 0, L_000002b6d1984d60;  1 drivers
v000002b6d19804e0_0 .net "rd_ptr_sync", 3 0, v000002b6d1918670_0;  alias, 1 drivers
v000002b6d1981980_0 .net "wr_addr", 2 0, L_000002b6d1984900;  alias, 1 drivers
v000002b6d1981d40_0 .net "wr_clk", 0 0, v000002b6d19845e0_0;  alias, 1 drivers
v000002b6d1980580_0 .net "wr_en", 0 0, v000002b6d1984360_0;  alias, 1 drivers
v000002b6d1980620_0 .var "wr_ptr_bin", 3 0;
v000002b6d1981520_0 .var "wr_ptr_gray", 3 0;
v000002b6d1981a20_0 .net "wr_ptr_gray_next", 3 0, L_000002b6d18e0d60;  1 drivers
v000002b6d1981200_0 .net "wr_ptr_next", 3 0, L_000002b6d19831e0;  1 drivers
v000002b6d1980f80_0 .net "wr_rst", 0 0, v000002b6d1983aa0_0;  alias, 1 drivers
L_000002b6d1983320 .reduce/nor L_000002b6d1984400;
L_000002b6d1983b40 .concat [ 1 3 0 0], L_000002b6d18e1b60, L_000002b6d19a0088;
L_000002b6d19831e0 .arith/sum 4, v000002b6d1980620_0, L_000002b6d1983b40;
L_000002b6d19835a0 .part L_000002b6d19831e0, 1, 3;
L_000002b6d1983be0 .concat [ 3 1 0 0], L_000002b6d19835a0, L_000002b6d19a00d0;
L_000002b6d1984900 .part v000002b6d1980620_0, 0, 3;
L_000002b6d1984d60 .ufunc/vec4 TD_async_fifo_tb.uut.wr_Full.gray_to_binary, 4, v000002b6d1918670_0 (v000002b6d1918f30_0) S_000002b6d1907420;
L_000002b6d1984040 .part L_000002b6d1984d60, 3, 1;
L_000002b6d1984e00 .part L_000002b6d1984d60, 0, 3;
L_000002b6d19840e0 .concat [ 3 1 0 0], L_000002b6d1984e00, L_000002b6d18e18c0;
L_000002b6d1983c80 .cmp/eq 4, v000002b6d1980620_0, L_000002b6d19840e0;
L_000002b6d1984400 .functor MUXZ 1, L_000002b6d19a0160, L_000002b6d19a0118, L_000002b6d1983c80, C4<>;
S_000002b6d1907420 .scope function.vec4.s4, "gray_to_binary" "gray_to_binary" 7 19, 7 19 0, S_000002b6d1907290;
 .timescale 0 0;
v000002b6d1918f30_0 .var "gray", 3 0;
; Variable gray_to_binary is vec4 return value of scope S_000002b6d1907420
v000002b6d1980c60_0 .var/i "i", 31 0;
TD_async_fifo_tb.uut.wr_Full.gray_to_binary ;
    %load/vec4 v000002b6d1918f30_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002b6d1980c60_0, 0, 32;
T_2.6 ;
    %load/vec4 v000002b6d1980c60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.7, 5;
    %retload/vec4 0; Load gray_to_binary (draw_signal_vec4)
    %load/vec4 v000002b6d1980c60_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v000002b6d1918f30_0;
    %load/vec4 v000002b6d1980c60_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000002b6d1980c60_0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %load/vec4 v000002b6d1980c60_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b6d1980c60_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_000002b6d18b2ce0 .scope task, "write_fifo" "write_fifo" 2 42, 2 42 0, S_000002b6d19279c0;
 .timescale -9 -12;
v000002b6d1981160_0 .var/i "i", 31 0;
v000002b6d19808a0_0 .var/i "num_writes", 31 0;
E_000002b6d191f6b0 .event negedge, v000002b6d1925580_0;
TD_async_fifo_tb.write_fifo ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6d1981160_0, 0, 32;
T_3.8 ;
    %load/vec4 v000002b6d1981160_0;
    %load/vec4 v000002b6d19808a0_0;
    %cmp/s;
    %jmp/0xz T_3.9, 5;
    %wait E_000002b6d191f6b0;
    %load/vec4 v000002b6d19812a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6d1984360_0, 0, 1;
    %vpi_func 2 49 "$urandom" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000002b6d1980940_0, 0, 4;
    %vpi_call 2 50 "$display", "Time = %t: Writing data: %d", $time, v000002b6d1980940_0 {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 52 "$display", "Time = %t: FIFO full, cannot write!", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1984360_0, 0, 1;
T_3.11 ;
    %load/vec4 v000002b6d1981160_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b6d1981160_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
    .scope S_000002b6d18e8d20;
T_4 ;
    %wait E_000002b6d191f630;
    %load/vec4 v000002b6d1923dc0_0;
    %load/vec4 v000002b6d1923f00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002b6d1923be0_0;
    %load/vec4 v000002b6d1923fa0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b6d1924540, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b6d18e8d20;
T_5 ;
    %wait E_000002b6d19200b0;
    %load/vec4 v000002b6d19249a0_0;
    %load/vec4 v000002b6d1923e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002b6d1923c80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b6d1924540, 4;
    %assign/vec4 v000002b6d1924fe0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002b6d18f1000;
T_6 ;
    %wait E_000002b6d191f670;
    %load/vec4 v000002b6d1918850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1918670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1918710_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002b6d19185d0_0;
    %assign/vec4 v000002b6d1918710_0, 0;
    %load/vec4 v000002b6d1918710_0;
    %assign/vec4 v000002b6d1918670_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b6d18f0e70;
T_7 ;
    %wait E_000002b6d191fc30;
    %load/vec4 v000002b6d19245e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1925440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1924a40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002b6d19244a0_0;
    %assign/vec4 v000002b6d1924a40_0, 0;
    %load/vec4 v000002b6d1924a40_0;
    %assign/vec4 v000002b6d1925440_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b6d1907290;
T_8 ;
    %wait E_000002b6d191f670;
    %load/vec4 v000002b6d1980f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1980620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002b6d1980580_0;
    %load/vec4 v000002b6d1980440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002b6d1981200_0;
    %assign/vec4 v000002b6d1980620_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002b6d1907290;
T_9 ;
    %wait E_000002b6d191f670;
    %load/vec4 v000002b6d1980f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1981520_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002b6d1981a20_0;
    %assign/vec4 v000002b6d1981520_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002b6d18fae10;
T_10 ;
    %wait E_000002b6d191fc30;
    %load/vec4 v000002b6d1923a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1924f40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002b6d1925760_0;
    %load/vec4 v000002b6d19238c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002b6d1924680_0;
    %assign/vec4 v000002b6d1924f40_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002b6d18fae10;
T_11 ;
    %wait E_000002b6d191fc30;
    %load/vec4 v000002b6d1923a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b6d1925260_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002b6d1923960_0;
    %assign/vec4 v000002b6d1925260_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002b6d19279c0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v000002b6d19845e0_0;
    %inv;
    %store/vec4 v000002b6d19845e0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b6d19279c0;
T_13 ;
    %delay 16000, 0;
    %load/vec4 v000002b6d1981340_0;
    %inv;
    %store/vec4 v000002b6d1981340_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002b6d19279c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d19845e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1981340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1983aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1983500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1984360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1984540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b6d1980940_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1983aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6d1983500_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6d1983aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6d1983500_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 99 "$display", "Starting normal operation test..." {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002b6d19808a0_0, 0, 32;
    %fork TD_async_fifo_tb.write_fifo, S_000002b6d18b2ce0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000002b6d1924900_0, 0, 32;
    %fork TD_async_fifo_tb.read_fifo, S_000002b6d1927b50;
    %join;
    %delay 50000, 0;
    %fork t_1, S_000002b6d19279c0;
    %fork t_2, S_000002b6d19279c0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000002b6d19808a0_0, 0, 32;
    %fork TD_async_fifo_tb.write_fifo, S_000002b6d18b2ce0;
    %join;
    %end;
t_2 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000002b6d1924900_0, 0, 32;
    %fork TD_async_fifo_tb.read_fifo, S_000002b6d1927b50;
    %join;
    %end;
    .scope S_000002b6d19279c0;
t_0 ;
    %vpi_call 2 110 "$display", "All tests completed." {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000002b6d19279c0;
T_15 ;
    %vpi_call 2 117 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 118 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b6d19279c0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../Verification/async_fifo_tb.v";
    "async_fifo.v";
    "fifomem.v";
    "checkEmpty.v";
    "sync_2flops.v";
    "checkFull.v";
