# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../teclado.srcs/sources_1/new/prescaler.vhd" \
"../../../../teclado.srcs/sim_1/new/prescaler_tb.vhd" \

# Do not sort compile order
nosort
