#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct  4 16:57:30 2022
# Process ID: 91504
# Current directory: C:/ece4743/lab6/lab6_part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent110016 C:\ece4743\lab6\lab6_part1\project_1.xpr
# Log file: C:/ece4743/lab6/lab6_part1/vivado.log
# Journal file: C:/ece4743/lab6/lab6_part1\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab6/lab6_part1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/ece4743/lab3' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ece4743/lab6/lab6_part1/project_1.gen/sources_1', nor could it be found using path 'C:/ece4743/lab3/project_1.gen/sources_1'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/ece4743/lab6/Lab2/project_1/project_1.ip_user_files'; using path 'C:/ece4743/Lab2/project_1/project_1.ip_user_files' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.141 ; gain = 0.000
import_files -norecurse C:/ece4743/lab6/lab6_part1/lab6dpath.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/lab6/lab6_part1/tb_lab6dpath.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiply
set_property -dict [list CONFIG.Component_Name {multiply} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23}] [get_ips multiply]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'multiply' to 'multiply' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiply'...
generate_target all [get_files  c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiply'...
catch { config_ip_cache -export [get_ips -all multiply] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP multiply, cache-ID = 4cc1d8b73cc621e9.
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci'
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PipeStages {0}] [get_ips multiply]
generate_target all [get_files  c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiply'...
catch { config_ip_cache -export [get_ips -all multiply] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP multiply, cache-ID = 41a50734dfb48c8d.
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci'
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Oct  4 18:45:51 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Oct  4 18:55:04 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Oct  4 19:13:04 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Oct  4 19:19:13 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Oct  4 19:25:23 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/lab6dpath.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
[Tue Oct  4 19:31:38 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab6dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
[Tue Oct  4 19:32:13 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/lab6/lab6_part1/project_1.gen/sources_1/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.141 ; gain = 0.000
run 10 us
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

Simulation finished.

PASS: All vectors passed.

run 10 us
retart
invalid command name "retart"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

Simulation finished.

PASS: All vectors passed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.141 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

Simulation finished.

PASS: All vectors passed.

save_wave_config {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
set_property xsim.view C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

FAIL: ORDY is not asserted

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              350000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          1(              400000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          1(              450000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          2(              650000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          2(              700000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          2(              750000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          3(              950000): FAIL, a:         239, b:         897, c:         199, y (actual):  854, dout (expected):         725

          3(             1000000): FAIL, a:         239, b:         897, c:         199, y (actual):  854, dout (expected):         725

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              350000): FAIL, a:         128, b:         256, c:         960, y (actual):    x, dout (expected):         128

          1(              400000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          1(              450000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          2(              650000): FAIL, a:         226, b:         902, c:         797, y (actual):  512, dout (expected):         948

          2(              700000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          2(              750000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          3(              950000): FAIL, a:         239, b:         897, c:         199, y (actual):  721, dout (expected):         725

          3(             1000000): FAIL, a:         239, b:         897, c:         199, y (actual):  854, dout (expected):         725

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              350000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          1(              400000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          1(              450000): FAIL, a:         128, b:         256, c:         960, y (actual):  512, dout (expected):         128

          2(              650000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          2(              700000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          2(              750000): FAIL, a:         226, b:         902, c:         797, y (actual):  721, dout (expected):         948

          3(              950000): FAIL, a:         239, b:         897, c:         199, y (actual):  854, dout (expected):         725

          3(             1000000): FAIL, a:         239, b:         897, c:         199, y (actual):  854, dout (expected):         725

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/imports/lab6_part1/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
"xvhdl --incr --relax -prj tb_lab6dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab6dpath_behav xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_behav -key {Behavioral:sim_1:Functional:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          1(              350000): PASS, a:         128, b:         256, c:         960, dout:  128

          1(              400000): PASS, a:         128, b:         256, c:         960, dout:  128

          1(              450000): PASS, a:         128, b:         256, c:         960, dout:  128

          2(              650000): PASS, a:         226, b:         902, c:         797, dout:  948

          2(              700000): PASS, a:         226, b:         902, c:         797, dout:  948

          2(              750000): PASS, a:         226, b:         902, c:         797, dout:  948

          3(              950000): PASS, a:         239, b:         897, c:         199, dout:  725

          3(             1000000): PASS, a:         239, b:         897, c:         199, dout:  725

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.141 ; gain = 0.000
run 10 us
          3(             1050000): PASS, a:         239, b:         897, c:         199, dout:  725

          4(             1250000): PASS, a:         153, b:         252, c:          36, dout:   63

          4(             1300000): PASS, a:         153, b:         252, c:          36, dout:   63

          4(             1350000): PASS, a:         153, b:         252, c:          36, dout:   63

          5(             1550000): PASS, a:         953, b:         255, c:         933, dout:  240

          5(             1600000): PASS, a:         953, b:         255, c:         933, dout:  240

          5(             1650000): PASS, a:         953, b:         255, c:         933, dout:  240

          6(             1850000): PASS, a:         937, b:         952, c:         794, dout:  113

          6(             1900000): PASS, a:         937, b:         952, c:         794, dout:  113

          6(             1950000): PASS, a:         937, b:         952, c:         794, dout:  113

          7(             2150000): PASS, a:         886, b:          49, c:          36, dout:   81

          7(             2200000): PASS, a:         886, b:          49, c:          36, dout:   81

          7(             2250000): PASS, a:         886, b:          49, c:          36, dout:   81

          8(             2450000): PASS, a:         949, b:         769, c:        1013, dout:  907

          8(             2500000): PASS, a:         949, b:         769, c:        1013, dout:  907

          8(             2550000): PASS, a:         949, b:         769, c:        1013, dout:  907

          9(             2750000): PASS, a:         844, b:         857, c:          90, dout:  964

          9(             2800000): PASS, a:         844, b:         857, c:          90, dout:  964

          9(             2850000): PASS, a:         844, b:         857, c:          90, dout:  964

         10(             3050000): PASS, a:         895, b:          56, c:          21, dout:   89

         10(             3100000): PASS, a:         895, b:          56, c:          21, dout:   89

         10(             3150000): PASS, a:         895, b:          56, c:          21, dout:   89

         11(             3350000): PASS, a:         169, b:          92, c:         861, dout:   54

         11(             3400000): PASS, a:         169, b:          92, c:         861, dout:   54

         11(             3450000): PASS, a:         169, b:          92, c:         861, dout:   54

         12(             3650000): PASS, a:         915, b:         150, c:         833, dout:  243

         12(             3700000): PASS, a:         915, b:         150, c:         833, dout:  243

         12(             3750000): PASS, a:         915, b:         150, c:         833, dout:  243

         13(             3950000): PASS, a:         957, b:        1008, c:          97, dout:  999

         13(             4000000): PASS, a:         957, b:        1008, c:          97, dout:  999

         13(             4050000): PASS, a:         957, b:        1008, c:          97, dout:  999

         14(             4250000): PASS, a:          17, b:         813, c:         229, dout:  769

         14(             4300000): PASS, a:          17, b:         813, c:         229, dout:  769

         14(             4350000): PASS, a:          17, b:         813, c:         229, dout:  769

         15(             4550000): PASS, a:         883, b:         784, c:         977, dout:  968

         15(             4600000): PASS, a:         883, b:         784, c:         977, dout:  968

         15(             4650000): PASS, a:         883, b:         784, c:         977, dout:  968

         16(             4850000): PASS, a:         102, b:         166, c:         975, dout:   77

         16(             4900000): PASS, a:         102, b:         166, c:         975, dout:   77

         16(             4950000): PASS, a:         102, b:         166, c:         975, dout:   77

         17(             5150000): PASS, a:         946, b:         249, c:         781, dout:  316

         17(             5200000): PASS, a:         946, b:         249, c:         781, dout:  316

         17(             5250000): PASS, a:         946, b:         249, c:         781, dout:  316

         18(             5450000): PASS, a:         788, b:         142, c:         794, dout:  321

         18(             5500000): PASS, a:         788, b:         142, c:         794, dout:  321

         18(             5550000): PASS, a:         788, b:         142, c:         794, dout:  321

         19(             5750000): PASS, a:         942, b:         253, c:         841, dout:  290

         19(             5800000): PASS, a:         942, b:         253, c:         841, dout:  290

         19(             5850000): PASS, a:         942, b:         253, c:         841, dout:  290

Simulation finished.

PASS: All vectors passed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab6/lab6_part1/project_1.srcs/utils_1/imports/synth_1/lab6dpath.dcp with file C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/lab6dpath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/ece4743/lab6/lab6_part1/project_1.srcs/sources_1/ip/multiply/multiply.xci' is already up-to-date
[Tue Oct  4 20:41:01 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/synth_1/runme.log
[Tue Oct  4 20:41:01 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1680.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1680.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1680.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2147.734 ; gain = 467.594
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_lab6dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab6dpath' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_lab6dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module multiply_dsp
INFO: [VRFC 10-311] analyzing module multiply_mult_gen_v12_0_18
INFO: [VRFC 10-311] analyzing module multiply_mult_gen_v12_0_18_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part1/project_1.srcs/sim_1/imports/lab6_part1/tb_lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab6dpath
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab6dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_lab6dpath_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_lab6dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_lab6dpath_time_impl.sdf", for root module "tb_lab6dpath/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_lab6dpath_time_impl.sdf", for root module "tb_lab6dpath/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.multiply
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3(INIT=8'b11000010)
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.tb_lab6dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab6dpath_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2274.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab6dpath_time_impl -key {Post-Implementation:sim_1:Timing:tb_lab6dpath} -tclbatch {tb_lab6dpath.tcl} -view {C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/lab6/lab6_part1/tb_lab6dpath_behav.wcfg
WARNING: Simulation object /tb_lab6dpath/uut/selX was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/set_ordy was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/clr_ordy was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/ldR1 was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/ldR2 was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/R2out was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/R2in was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/k_select was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/k1 was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/k2 was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/k3 was not found in the design.
WARNING: Simulation object /tb_lab6dpath/uut/mult_soln2 was not found in the design.
source tb_lab6dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../../multadd_vectors.txt could not be opened
          1(              350000): PASS, a:         128, b:         256, c:         960, dout:  128

          1(              400000): PASS, a:         128, b:         256, c:         960, dout:  128

          1(              450000): PASS, a:         128, b:         256, c:         960, dout:  128

          2(              650000): PASS, a:         226, b:         902, c:         797, dout:  948

          2(              700000): PASS, a:         226, b:         902, c:         797, dout:  948

          2(              750000): PASS, a:         226, b:         902, c:         797, dout:  948

          3(              950000): PASS, a:         239, b:         897, c:         199, dout:  725

          3(             1000000): PASS, a:         239, b:         897, c:         199, dout:  725

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab6dpath_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2274.973 ; gain = 22.594
report_utilization -name utilization_1
