Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Oct 30 08:44:25 2025
| Host         : cv-emb-T14G6-EC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.692        0.000                      0                    8        0.145        0.000                      0                    8        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.692        0.000                      0                    8        0.145        0.000                      0                    8        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.630ns (46.842%)  route 0.715ns (53.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.398     4.982 r  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.715     5.697    seg_multi/D_ctr_q[2]
    SLICE_X56Y52         LUT5 (Prop_lut5_I3_O)        0.232     5.929 r  seg_multi/D_ctr2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.929    seg_multi/D_ctr2_q[0]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.072    14.620    seg_multi/D_ctr2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.640ns (47.234%)  route 0.715ns (52.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.398     4.982 r  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.715     5.697    seg_multi/D_ctr_q[2]
    SLICE_X56Y52         LUT4 (Prop_lut4_I2_O)        0.242     5.939 r  seg_multi/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     5.939    seg_multi/D_ctr_q[2]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.106    14.654    seg_multi/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.959%)  route 0.714ns (57.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.714     5.731    seg_multi/D_ctr_q[0]
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.105     5.836 r  seg_multi/D_ctr2_q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.836    seg_multi/D_ctr2_q[1]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.076    14.624    seg_multi/D_ctr2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.644ns (52.690%)  route 0.578ns (47.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.398     4.982 r  seg_multi/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.578     5.560    seg_multi/D_ctr_q[1]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.246     5.806 r  seg_multi/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.806    seg_multi/D_ctr_q[1]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.106    14.654    seg_multi/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.538ns (49.325%)  route 0.553ns (50.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  seg_multi/D_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.553     5.569    seg_multi/D_ctr_q[0]
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.105     5.674 r  seg_multi/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.674    seg_multi/D_ctr_q[0]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.074    14.622    seg_multi/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.041%)  route 0.523ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.379     4.963 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.523     5.485    reset_cond/D_stage_d[3]
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X57Y52         FDPE (Setup_fdpe_C_D)       -0.039    14.509    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.114ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.379ns (46.872%)  route 0.430ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.379     4.963 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.430     5.392    reset_cond/D_stage_d[2]
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X57Y52         FDPE (Setup_fdpe_C_D)       -0.042    14.506    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  9.114    

Slack (MET) :             9.130ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.379ns (48.834%)  route 0.397ns (51.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.379     4.963 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.397     5.360    reset_cond/D_stage_d[1]
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250    14.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.271    14.584    
                         clock uncertainty           -0.035    14.548    
    SLICE_X57Y52         FDPE (Setup_fdpe_C_D)       -0.059    14.489    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  9.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.807%)  route 0.099ns (34.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=5, routed)           0.099     1.751    seg_multi/Q[0]
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.049     1.800 r  seg_multi/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    seg_multi/D_ctr_q[1]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.131     1.655    seg_multi/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.327%)  route 0.099ns (34.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=5, routed)           0.099     1.751    seg_multi/Q[0]
    SLICE_X56Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  seg_multi/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    seg_multi/D_ctr_q[0]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.121     1.645    seg_multi/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.079     1.738    seg_multi/D_ctr_q[2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.098     1.836 r  seg_multi/D_ctr2_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    seg_multi/D_ctr2_q[1]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.121     1.632    seg_multi/D_ctr2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.249ns (68.927%)  route 0.112ns (31.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  seg_multi/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.112     1.771    seg_multi/D_ctr_q[1]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.101     1.872 r  seg_multi/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    seg_multi/D_ctr_q[2]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.131     1.642    seg_multi/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.246ns (68.667%)  route 0.112ns (31.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  seg_multi/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.112     1.771    seg_multi/D_ctr_q[1]
    SLICE_X56Y52         LUT5 (Prop_lut5_I1_O)        0.098     1.869 r  seg_multi/D_ctr2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    seg_multi/D_ctr2_q[0]_i_1_n_0
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.120     1.631    seg_multi/D_ctr2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.167     1.819    reset_cond/D_stage_d[1]
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y52         FDPE (Hold_fdpe_C_D)         0.066     1.577    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.173     1.824    reset_cond/D_stage_d[2]
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y52         FDPE (Hold_fdpe_C_D)         0.070     1.581    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.233     1.884    reset_cond/D_stage_d[3]
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y52         FDPE (Hold_fdpe_C_D)         0.072     1.583    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   reset_cond/D_stage_q_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   reset_cond/D_stage_q_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   reset_cond/D_stage_q_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   reset_cond/D_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   seg_multi/D_ctr2_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   seg_multi/D_ctr2_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   seg_multi/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   seg_multi/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   seg_multi/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   seg_multi/D_ctr2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   seg_multi/D_ctr2_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   seg_multi/D_ctr2_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   seg_multi/D_ctr2_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.929ns  (logic 4.815ns (48.490%)  route 5.114ns (51.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    T10                  IBUF (Prop_ibuf_I_O)         1.443     1.443 f  io_segment_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           3.338     4.781    seg_multi/io_segment[7]
    SLICE_X57Y52         LUT3 (Prop_lut3_I2_O)        0.105     4.886 r  seg_multi/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.777     6.662    io_segment_OBUF[7]
    H2                   OBUF (Prop_obuf_I_O)         3.267     9.929 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.929    io_segment[7]
    H2                                                                r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.718ns (75.056%)  route 1.568ns (24.944%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.568     2.994    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.292     6.286 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.286    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.510ns (80.833%)  route 0.358ns (19.167%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.621    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.868 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.868    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.880ns  (logic 1.547ns (39.860%)  route 2.333ns (60.140%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    T10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 f  io_segment_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.768     2.047    seg_multi/io_segment[7]
    SLICE_X57Y52         LUT3 (Prop_lut3_I2_O)        0.045     2.092 r  seg_multi/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.658    io_segment_OBUF[7]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.880 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.880    io_segment[7]
    H2                                                                r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.032ns (49.296%)  route 4.147ns (50.704%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           3.773     9.290    io_select_OBUF[0]
    P9                   OBUF (Prop_obuf_I_O)         3.473    12.763 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.763    io_select[0]
    P9                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.057ns (50.130%)  route 4.036ns (49.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           3.662     9.179    io_select_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.498    12.677 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.677    io_segment[5]
    M6                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 3.849ns (48.439%)  route 4.098ns (51.561%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.105     5.496 r  seg_multi/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.723     9.219    io_select_OBUF[1]
    N9                   OBUF (Prop_obuf_I_O)         3.311    12.531 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.531    io_select[1]
    N9                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 4.022ns (58.748%)  route 2.824ns (41.251%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.450     7.967    io_segment_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.463    11.430 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.430    io_segment[6]
    F2                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.503ns  (logic 4.016ns (61.756%)  route 2.487ns (38.244%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.112     7.629    io_select_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         3.457    11.086 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.086    io_segment[2]
    E1                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.414ns  (logic 3.991ns (62.226%)  route 2.423ns (37.774%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.716     5.733    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.118     5.851 r  seg_multi/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.706     7.557    io_select_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         3.440    10.997 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.997    io_select[3]
    L2                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 4.003ns (62.545%)  route 2.397ns (37.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.023     7.540    io_segment_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.444    10.984 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.984    io_segment[0]
    J1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.374ns  (logic 3.997ns (62.702%)  route 2.378ns (37.298%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.003     7.520    io_segment_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.438    10.958 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.958    io_segment[3]
    H1                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 3.813ns (61.281%)  route 2.409ns (38.719%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.716     5.733    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.105     5.838 r  seg_multi/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.692     7.531    io_select_OBUF[2]
    L3                   OBUF (Prop_obuf_I_O)         3.275    10.805 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.805    io_select[2]
    L3                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.148ns  (logic 4.008ns (65.197%)  route 2.140ns (34.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.362     4.584    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.433     5.017 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=7, routed)           0.375     5.391    seg_multi/D_ctr2_q[1]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.126     5.517 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.765     7.282    io_segment_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.449    10.732 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.732    io_segment[4]
    K1                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.431ns (67.511%)  route 0.689ns (32.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.123     1.798    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  seg_multi/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.409    io_segment_OBUF[7]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.631 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.631    io_segment[7]
    H2                                                                r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.515ns (68.974%)  route 0.681ns (31.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.124     1.799    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.049     1.848 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.557     2.405    io_segment_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         1.302     3.707 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.707    io_segment[4]
    K1                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.439ns (64.973%)  route 0.776ns (35.027%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.263     1.938    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.983 r  seg_multi/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.495    io_select_OBUF[2]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.725 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.725    io_select[2]
    L3                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.505ns (66.027%)  route 0.774ns (33.973%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 f  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.263     1.938    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.982 r  seg_multi/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.493    io_select_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         1.297     3.790 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.790    io_select[3]
    L2                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.509ns (65.504%)  route 0.795ns (34.496%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.124     1.799    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.049     1.848 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.671     2.519    io_segment_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.296     3.815 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.815    io_segment[0]
    J1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.503ns (65.177%)  route 0.803ns (34.823%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.124     1.799    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.049     1.848 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.679     2.527    io_segment_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.290     3.817 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.817    io_segment[3]
    H1                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.524ns (64.315%)  route 0.846ns (35.685%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.123     1.798    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.048     1.846 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.722     2.568    io_select_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         1.312     3.880 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.880    io_segment[2]
    E1                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.528ns (60.260%)  route 1.008ns (39.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.124     1.799    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.049     1.848 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.884     2.732    io_segment_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.315     4.047 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.047    io_segment[6]
    F2                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.475ns (45.458%)  route 1.770ns (54.542%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 f  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.124     1.799    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  seg_multi/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.646     3.490    io_select_OBUF[1]
    N9                   OBUF (Prop_obuf_I_O)         1.266     4.756 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.756    io_select[1]
    N9                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.565ns (47.026%)  route 1.763ns (52.974%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.567     1.511    seg_multi/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=8, routed)           0.123     1.798    seg_multi/D_ctr2_q[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I1_O)        0.048     1.846 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.640     3.486    io_select_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         1.353     4.839 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.839    io_segment[5]
    M6                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 1.546ns (28.321%)  route 3.912ns (71.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.432     4.873    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.105     4.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     5.458    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250     4.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 1.546ns (28.321%)  route 3.912ns (71.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.432     4.873    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.105     4.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     5.458    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250     4.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 1.546ns (28.321%)  route 3.912ns (71.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.432     4.873    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.105     4.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     5.458    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250     4.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 1.546ns (28.321%)  route 3.912ns (71.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.432     4.873    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.105     4.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     5.458    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.250     4.312    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.322ns (13.553%)  route 2.056ns (86.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.114    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.159 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     2.379    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.322ns (13.553%)  route 2.056ns (86.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.114    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.159 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     2.379    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.322ns (13.553%)  route 2.056ns (86.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.114    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.159 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     2.379    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.322ns (13.553%)  route 2.056ns (86.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.114    reset_cond/rst_n_IBUF
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.159 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.219     2.379    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





