// Seed: 393068543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0
    , id_14,
    output tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output logic id_4,
    input tri id_5,
    output wand id_6,
    output supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12
);
  wor id_15;
  assign id_6 = id_15 ? 1 : 1 !=? id_10;
  module_0(
      id_14, id_15, id_15, id_14
  );
  always_comb @(posedge id_3 or posedge id_8 - 1) begin
    id_4 <= 1;
  end
endmodule
