

================================================================
== Vivado HLS Report for 'find_max'
================================================================
* Date:           Wed Sep 29 10:52:39 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab2_1_prj
* Solution:       ex_sol3
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 12.00 ns | 6.491 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 3.096 us | 3.096 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         2|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_in_addr = getelementptr [128 x i32]* %a_in, i64 0, i64 0" [./source/lab2_1.c:3]   --->   Operation 5 'getelementptr' 'a_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (3.25ns)   --->   "%max = load i32* %a_in_addr, align 4" [./source/lab2_1.c:5]   --->   Operation 6 'load' 'max' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %a_in) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @find_max_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (3.25ns)   --->   "%max = load i32* %a_in_addr, align 4" [./source/lab2_1.c:5]   --->   Operation 10 'load' 'max' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 11 [1/1] (1.66ns)   --->   "br label %1" [./source/lab2_1.c:6]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%max_0 = phi i32 [ %max, %0 ], [ %select_ln7, %._crit_edge ]"   --->   Operation 12 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp eq i8 %i_0, -128" [./source/lab2_1.c:6]   --->   Operation 14 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (2.11ns)   --->   "%i = add i8 %i_0, 1" [./source/lab2_1.c:6]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %2, label %._crit_edge" [./source/lab2_1.c:6]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i8 %i_0 to i64" [./source/lab2_1.c:7]   --->   Operation 18 'zext' 'zext_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%a_in_addr_1 = getelementptr [128 x i32]* %a_in, i64 0, i64 %zext_ln7" [./source/lab2_1.c:7]   --->   Operation 19 'getelementptr' 'a_in_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (3.25ns)   --->   "%max_1 = load i32* %a_in_addr_1, align 4" [./source/lab2_1.c:7]   --->   Operation 20 'load' 'max_1' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %max_0" [./source/lab2_1.c:10]   --->   Operation 21 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.49>
ST_4 : Operation 22 [1/2] (3.25ns)   --->   "%max_1 = load i32* %a_in_addr_1, align 4" [./source/lab2_1.c:7]   --->   Operation 22 'load' 'max_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 23 [1/1] (2.43ns)   --->   "%icmp_ln7 = icmp slt i32 %max_0, %max_1" [./source/lab2_1.c:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.79ns)   --->   "%select_ln7 = select i1 %icmp_ln7, i32 %max_1, i32 %max_0" [./source/lab2_1.c:7]   --->   Operation 24 'select' 'select_ln7' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [./source/lab2_1.c:6]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_in_addr         (getelementptr    ) [ 00100]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
max               (load             ) [ 00111]
br_ln6            (br               ) [ 00111]
max_0             (phi              ) [ 00011]
i_0               (phi              ) [ 00010]
icmp_ln6          (icmp             ) [ 00011]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 00111]
br_ln6            (br               ) [ 00000]
zext_ln7          (zext             ) [ 00000]
a_in_addr_1       (getelementptr    ) [ 00001]
ret_ln10          (ret              ) [ 00000]
max_1             (load             ) [ 00000]
icmp_ln7          (icmp             ) [ 00000]
select_ln7        (select           ) [ 00111]
br_ln6            (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_max_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="a_in_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="1" slack="0"/>
<pin id="26" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_in_addr/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_access_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="7" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="33" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="34" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/1 max_1/3 "/>
</bind>
</comp>

<comp id="36" class="1004" name="a_in_addr_1_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_in_addr_1/3 "/>
</bind>
</comp>

<comp id="44" class="1005" name="max_0_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="47" class="1004" name="max_0_phi_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="1"/>
<pin id="49" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="32" slack="1"/>
<pin id="51" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/3 "/>
</bind>
</comp>

<comp id="54" class="1005" name="i_0_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="1"/>
<pin id="56" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_0_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln6_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln7_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln7_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="select_ln7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="1"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="a_in_addr_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="1"/>
<pin id="98" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_in_addr "/>
</bind>
</comp>

<comp id="101" class="1005" name="max_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="114" class="1005" name="a_in_addr_1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="1"/>
<pin id="116" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_in_addr_1 "/>
</bind>
</comp>

<comp id="119" class="1005" name="select_ln7_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="35"><net_src comp="22" pin="3"/><net_sink comp="30" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="36" pin="3"/><net_sink comp="30" pin=0"/></net>

<net id="53"><net_src comp="47" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="58" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="58" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="58" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="86"><net_src comp="44" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="30" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="44" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="22" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="104"><net_src comp="30" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="112"><net_src comp="71" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="117"><net_src comp="36" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="122"><net_src comp="88" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="47" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: find_max : a_in | {1 2 3 4 }
  - Chain level:
	State 1
		max : 1
	State 2
	State 3
		icmp_ln6 : 1
		i : 1
		br_ln6 : 2
		zext_ln7 : 1
		a_in_addr_1 : 2
		max_1 : 3
		ret_ln10 : 1
	State 4
		icmp_ln7 : 1
		select_ln7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|  select  | select_ln7_fu_88 |    0    |    32   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln6_fu_65  |    0    |    11   |
|          |  icmp_ln7_fu_82  |    0    |    18   |
|----------|------------------|---------|---------|
|    add   |      i_fu_71     |    0    |    15   |
|----------|------------------|---------|---------|
|   zext   |  zext_ln7_fu_77  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    76   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|a_in_addr_1_reg_114|    7   |
|  a_in_addr_reg_96 |    7   |
|     i_0_reg_54    |    8   |
|     i_reg_109     |    8   |
|    max_0_reg_44   |   32   |
|    max_reg_101    |   32   |
| select_ln7_reg_119|   32   |
+-------------------+--------+
|       Total       |   126  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_30 |  p0  |   4  |   7  |   28   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.7535 ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   21   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   126  |   97   |
+-----------+--------+--------+--------+
