/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright (C) 2020 ROHM Semiconductors */

#ifndef __LINUX_MFD_BD96801_H__
#define __LINUX_MFD_BD96801_H__

#define BD96801_REG_SSCG_CTRL		0x09
#define BD96801_REG_SHD_INTB            0x20
#define BD96801_REG_PWR_CTRL		0x3c
#define BD96801_LDO5_VOL_LVL_REG	0x2c
#define BD96801_LDO6_VOL_LVL_REG	0x2d
#define BD96801_LDO7_VOL_LVL_REG	0x2e
#define BD96801_REG_BUCK_OVP		0x30
#define BD96801_REG_BUCK_OVD		0x35
#define BD96801_REG_LDO_OVP		0x31
#define BD96801_REG_LDO_OVD		0x36
#define BD96801_REG_BOOT_OVERTIME	0x3a
#define BD96801_REG_WD_TMO		0x40
#define BD96801_REG_WD_CONF		0x41
#define BD96801_REG_WD_FEED		0x42
#define BD96801_REG_WD_FAILCOUNT	0x43
#define BD96801_REG_WD_ASK		0x46
#define BD96801_REG_WD_STATUS		0x4a
#define BD96801_REG_PMIC_STATE		0x4f
#define BD96801_REG_EXT_STATE		0x50

#define BD96801_STATE_STBY		0x09

/* IRQ registers */
#define BD96801_REG_INT_MAIN		0x51
#define BD96801_REG_INT_ERR1		0x52
#define BD96801_REG_INT_ERR2		0x53
#define BD96801_REG_INT_ERR3		0x54
#define BD96801_REG_INT_SYS_INTB	0x55
#define BD96801_REG_INT_BUCK1_ERRB	0x56
#define BD96801_REG_INT_BUCK1_INTB	0x57
#define BD96801_REG_INT_BUCK2_ERRB	0x58
#define BD96801_REG_INT_BUCK2_INTB	0x59
#define BD96801_REG_INT_BUCK3_ERRB	0x5a
#define BD96801_REG_INT_BUCK3_INTB	0x5b
#define BD96801_REG_INT_BUCK4_ERRB	0x5c
#define BD96801_REG_INT_BUCK4_INTB	0x5d
#define BD96801_REG_INT_LDO5_ERRB	0x5e
#define BD96801_REG_INT_LDO5_INTB	0x5f
#define BD96801_REG_INT_LDO6_ERRB	0x60
#define BD96801_REG_INT_LDO6_INTB	0x61
#define BD96801_REG_INT_LDO7_ERRB	0x62
#define BD96801_REG_INT_LDO7_INTB	0x63

/* MASK registers */
#define BD96801_REG_MASK_ERR1		0x69
#define BD96801_REG_MASK_ERR2		0x6a
#define BD96801_REG_MASK_ERR3		0x6b
#define BD96801_REG_MASK_SYS_INTB	0x6c
#define BD96801_REG_MASK_BUCK1_ERRB	0x6d
#define BD96801_REG_MASK_BUCK1_INTB	0x6e
#define BD96801_REG_MASK_BUCK2_ERRB	0x6f
#define BD96801_REG_MASK_BUCK2_INTB	0x70
#define BD96801_REG_MASK_BUCK3_ERRB	0x71
#define BD96801_REG_MASK_BUCK3_INTB	0x72
#define BD96801_REG_MASK_BUCK4_ERRB	0x73
#define BD96801_REG_MASK_BUCK4_INTB	0x74
#define BD96801_REG_MASK_LDO5_ERRB	0x75
#define BD96801_REG_MASK_LDO5_INTB	0x76
#define BD96801_REG_MASK_LDO6_ERRB	0x77
#define BD96801_REG_MASK_LDO6_INTB	0x78
#define BD96801_REG_MASK_LDO7_ERRB	0x79
#define BD96801_REG_MASK_LDO7_INTB	0x7a

#define BD96801_MAX_REGISTER		0x7a

/* IRQs and MASKs - Only INTB, ERRB is not handled */
enum {
	/* Reg 0x55 (System INTB) */
	BD96801_TW_STAT,
	BD96801_WDT_ERR_STAT,
	BD96801_I2C_ERR_STAT,
	BD96801_CHIP_IF_ERR_STAT,

	/* Reg 0x57 (BUCK1 INTB) */
	BD96801_BUCK1_OCPH_STAT,
	BD96801_BUCK1_OCPL_STAT,
	BD96801_BUCK1_OCPN_STAT,
	BD96801_BUCK1_OVD_STAT,
	BD96801_BUCK1_UVD_STAT,
	BD96801_BUCK1_TW_CH_STAT,

	/* Reg 0x59 (BUCK2 INTB) */
	BD96801_BUCK2_OCPH_STAT,
	BD96801_BUCK2_OCPL_STAT,
	BD96801_BUCK2_OCPN_STAT,
	BD96801_BUCK2_OVD_STAT,
	BD96801_BUCK2_UVD_STAT,
	BD96801_BUCK2_TW_CH_STAT,

	/* Reg 0x5b (BUCK3 INTB)*/
	BD96801_BUCK3_OCPH_STAT,
	BD96801_BUCK3_OCPL_STAT,
	BD96801_BUCK3_OCPN_STAT,
	BD96801_BUCK3_OVD_STAT,
	BD96801_BUCK3_UVD_STAT,
	BD96801_BUCK3_TW_CH_STAT,

	/* Reg 0x5d (BUCK4 INTB)*/
	BD96801_BUCK4_OCPH_STAT,
	BD96801_BUCK4_OCPL_STAT,
	BD96801_BUCK4_OCPN_STAT,
	BD96801_BUCK4_OVD_STAT,
	BD96801_BUCK4_UVD_STAT,
	BD96801_BUCK4_TW_CH_STAT,

	/* Reg 0x5f (LDO5 INTB) */
	BD96801_LDO5_OCPH_STAT, //bit [0]
	BD96801_LDO5_OVD_STAT,	//bit [3]
	BD96801_LDO5_UVD_STAT,  //bit [4]

	/* Reg 0x61 (LDO6 INTB) */
	BD96801_LDO6_OCPH_STAT, //bit [0]
	BD96801_LDO6_OVD_STAT,	//bit [3]
	BD96801_LDO6_UVD_STAT,  //bit [4]

	/* Reg 0x63 (LDO7 INTB) */
	BD96801_LDO7_OCPH_STAT, //bit [0]
	BD96801_LDO7_OVD_STAT,	//bit [3]
	BD96801_LDO7_UVD_STAT,  //bit [4]
};

/* IRQ MASKs */
#define BD96801_TW_STAT_MASK 0x1
#define BD96801_WDT_ERR_STAT_MASK 0x2
#define BD96801_I2C_ERR_STAT_MASK 0x4
#define BD96801_CHIP_IF_ERR_STAT_MASK 0x8

#define BD96801_BUCK1_OCPH_STAT_MASK 0x1
#define BD96801_BUCK1_OCPL_STAT_MASK 0x2
#define BD96801_BUCK1_OCPN_STAT_MASK 0x4
#define BD96801_BUCK1_OVD_STAT_MASK 0x8
#define BD96801_BUCK1_UVD_STAT_MASK 0x10
#define BD96801_BUCK1_TW_CH_STAT_MASK 0x20

#define BD96801_BUCK2_OCPH_STAT_MASK 0x1
#define BD96801_BUCK2_OCPL_STAT_MASK 0x2
#define BD96801_BUCK2_OCPN_STAT_MASK 0x4
#define BD96801_BUCK2_OVD_STAT_MASK 0x8
#define BD96801_BUCK2_UVD_STAT_MASK 0x10
#define BD96801_BUCK2_TW_CH_STAT_MASK 0x20

#define BD96801_BUCK3_OCPH_STAT_MASK 0x1
#define BD96801_BUCK3_OCPL_STAT_MASK 0x2
#define BD96801_BUCK3_OCPN_STAT_MASK 0x4
#define BD96801_BUCK3_OVD_STAT_MASK 0x8
#define BD96801_BUCK3_UVD_STAT_MASK 0x10
#define BD96801_BUCK3_TW_CH_STAT_MASK 0x20

#define BD96801_BUCK4_OCPH_STAT_MASK 0x1
#define BD96801_BUCK4_OCPL_STAT_MASK 0x2
#define BD96801_BUCK4_OCPN_STAT_MASK 0x4
#define BD96801_BUCK4_OVD_STAT_MASK 0x8
#define BD96801_BUCK4_UVD_STAT_MASK 0x10
#define BD96801_BUCK4_TW_CH_STAT_MASK 0x20

#define BD96801_LDO5_OCPH_STAT_MASK 0x1
#define BD96801_LDO5_OVD_STAT_MASK 0x8
#define BD96801_LDO5_UVD_STAT_MASK 0x10

#define BD96801_LDO6_OCPH_STAT_MASK 0x1
#define BD96801_LDO6_OVD_STAT_MASK 0x8
#define BD96801_LDO6_UVD_STAT_MASK 0x10

#define BD96801_LDO7_OCPH_STAT_MASK 0x1
#define BD96801_LDO7_OVD_STAT_MASK 0x8
#define BD96801_LDO7_UVD_STAT_MASK 0x10

#endif
