#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c1fc002ca0 .scope module, "adder_assign" "adder_assign" 2 106;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 4 "sum";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
o000002c1fc03ffd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc003340_0 .net "a", 3 0, o000002c1fc03ffd8;  0 drivers
o000002c1fc040008 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc03caa0_0 .net "b", 3 0, o000002c1fc040008;  0 drivers
o000002c1fc040038 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1fc034800_0 .net "ci", 0 0, o000002c1fc040038;  0 drivers
o000002c1fc040068 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1fc034080_0 .net "co", 0 0, o000002c1fc040068;  0 drivers
o000002c1fc040098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc034580_0 .net "sum", 3 0, o000002c1fc040098;  0 drivers
S_000002c1fc002e30 .scope module, "adder_b_rhs" "adder_b_rhs" 2 61;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 4 "sum";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
v000002c1fc034620_0 .var *"_ivl_0", 4 0; Local signal
o000002c1fc0401e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc0344e0_0 .net "a", 3 0, o000002c1fc0401e8;  0 drivers
o000002c1fc040218 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc034120_0 .net "b", 3 0, o000002c1fc040218;  0 drivers
o000002c1fc040248 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1fc033fe0_0 .net "ci", 0 0, o000002c1fc040248;  0 drivers
v000002c1fc034da0_0 .var "co", 0 0;
v000002c1fc034c60_0 .var "sum", 3 0;
E_000002c1fc027110 .event anyedge, v000002c1fc033fe0_0, v000002c1fc034120_0, v000002c1fc0344e0_0;
S_000002c1fc002fc0 .scope module, "adder_nonb_lhs" "adder_nonb_lhs" 2 76;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 4 "sum";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
o000002c1fc0403c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc034440_0 .net "a", 3 0, o000002c1fc0403c8;  0 drivers
o000002c1fc0403f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc034d00_0 .net "b", 3 0, o000002c1fc0403f8;  0 drivers
o000002c1fc040428 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1fc034e40_0 .net "ci", 0 0, o000002c1fc040428;  0 drivers
v000002c1fc0349e0_0 .var "co", 0 0;
v000002c1fc0343a0_0 .var "sum", 3 0;
E_000002c1fc026c90 .event anyedge, v000002c1fc034e40_0, v000002c1fc034d00_0, v000002c1fc034440_0;
S_000002c1fc03c780 .scope module, "adder_nonb_rhs" "adder_nonb_rhs" 2 91;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 4 "sum";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
o000002c1fc0405a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc0346c0_0 .net "a", 3 0, o000002c1fc0405a8;  0 drivers
o000002c1fc0405d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c1fc034760_0 .net "b", 3 0, o000002c1fc0405d8;  0 drivers
o000002c1fc040608 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1fc034bc0_0 .net "ci", 0 0, o000002c1fc040608;  0 drivers
v000002c1fc0341c0_0 .var "co", 0 0;
v000002c1fc0348a0_0 .var "sum", 3 0;
E_000002c1fc026d10 .event anyedge, v000002c1fc034bc0_0, v000002c1fc034760_0, v000002c1fc0346c0_0;
S_000002c1fc03c910 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v000002c1fc092a30_0 .var "a", 3 0;
v000002c1fc091ef0_0 .var "b", 3 0;
v000002c1fc093250_0 .var "ci", 0 0;
v000002c1fc092fd0_0 .net "co", 0 0, L_000002c1fc093390;  1 drivers
v000002c1fc093070_0 .net "sum", 3 0, L_000002c1fc092710;  1 drivers
S_000002c1fc034fa0 .scope module, "adder_blocking_lhs" "adder_b_lhs" 2 22, 2 50 0, S_000002c1fc03c910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 4 "sum";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
L_000002c1fc0938c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c1fc034940_0 .net *"_ivl_10", 0 0, L_000002c1fc0938c0;  1 drivers
v000002c1fc034a80_0 .net *"_ivl_11", 4 0, L_000002c1fc092ad0;  1 drivers
v000002c1fc034b20_0 .net *"_ivl_13", 4 0, L_000002c1fc092490;  1 drivers
L_000002c1fc093908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c1fc034ee0_0 .net *"_ivl_16", 3 0, L_000002c1fc093908;  1 drivers
v000002c1fc034260_0 .net *"_ivl_17", 4 0, L_000002c1fc093430;  1 drivers
v000002c1fc034300_0 .net *"_ivl_3", 4 0, L_000002c1fc091c70;  1 drivers
L_000002c1fc093878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c1fc092e90_0 .net *"_ivl_6", 0 0, L_000002c1fc093878;  1 drivers
v000002c1fc092350_0 .net *"_ivl_7", 4 0, L_000002c1fc092030;  1 drivers
v000002c1fc0925d0_0 .net "a", 3 0, v000002c1fc092a30_0;  1 drivers
v000002c1fc0920d0_0 .net "b", 3 0, v000002c1fc091ef0_0;  1 drivers
v000002c1fc091a90_0 .net "ci", 0 0, v000002c1fc093250_0;  1 drivers
v000002c1fc092670_0 .net "co", 0 0, L_000002c1fc093390;  alias, 1 drivers
v000002c1fc0932f0_0 .net "sum", 3 0, L_000002c1fc092710;  alias, 1 drivers
L_000002c1fc093390 .part L_000002c1fc093430, 4, 1;
L_000002c1fc092710 .part L_000002c1fc093430, 0, 4;
L_000002c1fc091c70 .concat [ 4 1 0 0], v000002c1fc092a30_0, L_000002c1fc093878;
L_000002c1fc092030 .concat [ 4 1 0 0], v000002c1fc091ef0_0, L_000002c1fc0938c0;
L_000002c1fc092ad0 .arith/sum 5, L_000002c1fc091c70, L_000002c1fc092030;
L_000002c1fc092490 .concat [ 1 4 0 0], v000002c1fc093250_0, L_000002c1fc093908;
L_000002c1fc093430 .delay 5 (4,4,4) L_000002c1fc093430/d;
L_000002c1fc093430/d .arith/sum 5, L_000002c1fc092ad0, L_000002c1fc092490;
    .scope S_000002c1fc002e30;
T_0 ;
    %wait E_000002c1fc027110;
    %load/vec4 v000002c1fc0344e0_0;
    %pad/u 5;
    %load/vec4 v000002c1fc034120_0;
    %pad/u 5;
    %add;
    %load/vec4 v000002c1fc033fe0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002c1fc034620_0, 0, 5;
    %pushi/vec4 4, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c1fc034620_0;
    %split/vec4 4;
    %store/vec4 v000002c1fc034c60_0, 0, 4;
    %store/vec4 v000002c1fc034da0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c1fc002fc0;
T_1 ;
    %wait E_000002c1fc026c90;
    %delay 12, 0;
    %load/vec4 v000002c1fc034440_0;
    %pad/u 5;
    %load/vec4 v000002c1fc034d00_0;
    %pad/u 5;
    %add;
    %load/vec4 v000002c1fc034e40_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v000002c1fc0343a0_0, 0;
    %assign/vec4 v000002c1fc0349e0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c1fc03c780;
T_2 ;
    %wait E_000002c1fc026d10;
    %load/vec4 v000002c1fc0346c0_0;
    %pad/u 5;
    %load/vec4 v000002c1fc034760_0;
    %pad/u 5;
    %add;
    %load/vec4 v000002c1fc034bc0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v000002c1fc0348a0_0, 12;
    %assign/vec4 v000002c1fc0341c0_0, 12;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002c1fc03c910;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1fc092a30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1fc091ef0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1fc093250_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c1fc092a30_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002c1fc091ef0_0, 0, 4;
    %delay 4, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c1fc092a30_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002c1fc092a30_0, 0, 4;
    %delay 27, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002c1fc03c910;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "wavedata.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c1fc03c910 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "delaytest.v";
