

================================================================
== Vivado HLS Report for 'single_block_CTR_encrypt_aes_cipher'
================================================================
* Date:           Tue Feb 06 09:16:28 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_CTR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2167|  2707|  2167|  2707|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |                                                   |                                        |  Latency  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 | min | max | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |grp_single_block_CTR_encrypt_mix_columns_fu_148    |single_block_CTR_encrypt_mix_columns    |  101|  101|  101|  101|   none  |
        |grp_single_block_CTR_encrypt_add_round_key_fu_153  |single_block_CTR_encrypt_add_round_key  |   17|   17|   17|   17|   none  |
        |grp_single_block_CTR_encrypt_shift_rows_fu_163     |single_block_CTR_encrypt_shift_rows     |   34|   88|   34|   88|   none  |
        |grp_single_block_CTR_encrypt_sub_bytes_fu_168      |single_block_CTR_encrypt_sub_bytes      |   57|   57|   57|   57|   none  |
        +---------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 1.1  |     8|     8|          2|          -|          -|     4|    no    |
        |- Loop 2     |  1953|  2439| 217 ~ 271 |          -|          -|     9|    no    |
        |- Loop 3     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 3.1  |     8|     8|          2|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     42|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      -|     662|   1271|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     56|
|Register         |        -|      -|      79|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     741|   1369|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+------+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+------+
    |grp_single_block_CTR_encrypt_add_round_key_fu_153  |single_block_CTR_encrypt_add_round_key  |        0|      0|   41|    96|
    |grp_single_block_CTR_encrypt_mix_columns_fu_148    |single_block_CTR_encrypt_mix_columns    |        0|      0|  558|  1102|
    |grp_single_block_CTR_encrypt_shift_rows_fu_163     |single_block_CTR_encrypt_shift_rows     |        0|      0|   40|    48|
    |grp_single_block_CTR_encrypt_sub_bytes_fu_168      |single_block_CTR_encrypt_sub_bytes      |        1|      0|   23|    25|
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+------+
    |Total                                              |                                        |        1|      0|  662|  1271|
    +---------------------------------------------------+----------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |                   Module                  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------+---------+---+----+------+-----+------+-------------+
    |state_U  |single_block_CTR_encrypt_aes_cipher_state  |        1|  0|   0|    16|    8|     1|          128|
    +---------+-------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                                           |        1|  0|   0|    16|    8|     1|          128|
    +---------+-------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_16_fu_181_p2       |     +    |      0|  0|   3|           3|           1|
    |i_17_fu_273_p2       |     +    |      0|  0|   3|           3|           1|
    |j_3_fu_209_p2        |     +    |      0|  0|   3|           3|           1|
    |j_4_fu_301_p2        |     +    |      0|  0|   3|           3|           1|
    |r_1_fu_261_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_40_fu_231_p2     |     +    |      0|  0|   4|           4|           4|
    |tmp_42_fu_241_p2     |     +    |      0|  0|   4|           4|           4|
    |tmp_45_fu_311_p2     |     +    |      0|  0|   4|           4|           4|
    |tmp_48_fu_333_p2     |     +    |      0|  0|   4|           4|           4|
    |exitcond1_fu_267_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_250_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_203_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_175_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_295_p2   |   icmp   |      0|  0|   2|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  42|          48|          41|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  18|         22|    1|         22|
    |grp_single_block_CTR_encrypt_add_round_key_fu_153_r  |   6|          4|    6|         24|
    |i_1_reg_126                                          |   3|          2|    3|          6|
    |i_reg_92                                             |   3|          2|    3|          6|
    |j_1_reg_137                                          |   3|          2|    3|          6|
    |j_reg_103                                            |   3|          2|    3|          6|
    |r_reg_114                                            |   4|          2|    4|          8|
    |state_address0                                       |   4|          7|    4|         28|
    |state_ce0                                            |   1|          6|    1|          6|
    |state_ce1                                            |   1|          2|    1|          2|
    |state_d0                                             |   8|          6|    8|         48|
    |state_we0                                            |   1|          6|    1|          6|
    |state_we1                                            |   1|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |  56|         65|   39|        170|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  21|   0|   21|          0|
    |ap_reg_grp_single_block_CTR_encrypt_add_round_key_fu_153_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_mix_columns_fu_148_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_shift_rows_fu_163_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_sub_bytes_fu_168_ap_start      |   1|   0|    1|          0|
    |i_16_reg_345                                                       |   3|   0|    3|          0|
    |i_17_reg_394                                                       |   3|   0|    3|          0|
    |i_1_reg_126                                                        |   3|   0|    3|          0|
    |i_reg_92                                                           |   3|   0|    3|          0|
    |j_1_reg_137                                                        |   3|   0|    3|          0|
    |j_3_reg_363                                                        |   3|   0|    3|          0|
    |j_4_reg_412                                                        |   3|   0|    3|          0|
    |j_reg_103                                                          |   3|   0|    3|          0|
    |r_1_reg_386                                                        |   4|   0|    4|          0|
    |r_cast3_cast_reg_381                                               |   4|   0|    6|          2|
    |r_reg_114                                                          |   4|   0|    4|          0|
    |tmp_42_reg_373                                                     |   4|   0|    4|          0|
    |tmp_44_reg_404                                                     |   2|   0|    4|          2|
    |tmp_48_reg_422                                                     |   4|   0|    4|          0|
    |tmp_69_cast_reg_399                                                |   3|   0|    4|          1|
    |tmp_cast_reg_350                                                   |   3|   0|    4|          1|
    |tmp_s_reg_355                                                      |   2|   0|    4|          2|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  79|   0|   87|          8|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_cipher | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_cipher | return value |
|ap_start        |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_cipher | return value |
|ap_done         | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_cipher | return value |
|ap_idle         | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_cipher | return value |
|ap_ready        | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_cipher | return value |
|in_r_address0   | out |    4|  ap_memory |                 in_r                |     array    |
|in_r_ce0        | out |    1|  ap_memory |                 in_r                |     array    |
|in_r_q0         |  in |    8|  ap_memory |                 in_r                |     array    |
|out_r_address0  | out |    4|  ap_memory |                out_r                |     array    |
|out_r_ce0       | out |    1|  ap_memory |                out_r                |     array    |
|out_r_we0       | out |    1|  ap_memory |                out_r                |     array    |
|out_r_d0        | out |    8|  ap_memory |                out_r                |     array    |
|w_address0      | out |    8|  ap_memory |                  w                  |     array    |
|w_ce0           | out |    1|  ap_memory |                  w                  |     array    |
|w_q0            |  in |    8|  ap_memory |                  w                  |     array    |
|w_address1      | out |    8|  ap_memory |                  w                  |     array    |
|w_ce1           | out |    1|  ap_memory |                  w                  |     array    |
|w_q1            |  in |    8|  ap_memory |                  w                  |     array    |
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond4)
	3  / (!exitcond4)
3 --> 
	2  / (exitcond3)
	4  / (!exitcond3)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond2)
	14  / (exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	6  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond1)
20 --> 
	19  / (exitcond)
	21  / (!exitcond)
21 --> 
	20  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: state [1/1] 2.39ns
:0  %state = alloca [16 x i8], align 16

ST_1: stg_23 [1/1] 1.57ns
:1  br label %.loopexit1


 <State 2>: 1.62ns
ST_2: i [1/1] 0.00ns
.loopexit1:0  %i = phi i3 [ 0, %0 ], [ %i_16, %.preheader5 ]

ST_2: exitcond4 [1/1] 1.62ns
.loopexit1:1  %exitcond4 = icmp eq i3 %i, -4

ST_2: empty [1/1] 0.00ns
.loopexit1:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_16 [1/1] 0.80ns
.loopexit1:3  %i_16 = add i3 %i, 1

ST_2: stg_28 [1/1] 0.00ns
.loopexit1:4  br i1 %exitcond4, label %2, label %.preheader5.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader5.preheader:0  %tmp_cast = zext i3 %i to i4

ST_2: tmp [1/1] 0.00ns
.preheader5.preheader:1  %tmp = trunc i3 %i to i2

ST_2: tmp_s [1/1] 0.00ns
.preheader5.preheader:2  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

ST_2: stg_32 [1/1] 1.57ns
.preheader5.preheader:3  br label %.preheader5

ST_2: stg_33 [2/2] 1.04ns
:0  call fastcc void @single_block_CTR_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 0)


 <State 3>: 3.19ns
ST_3: j [1/1] 0.00ns
.preheader5:0  %j = phi i3 [ %j_3, %1 ], [ 0, %.preheader5.preheader ]

ST_3: exitcond3 [1/1] 1.62ns
.preheader5:1  %exitcond3 = icmp eq i3 %j, -4

ST_3: empty_28 [1/1] 0.00ns
.preheader5:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: j_3 [1/1] 0.80ns
.preheader5:3  %j_3 = add i3 %j, 1

ST_3: stg_38 [1/1] 0.00ns
.preheader5:4  br i1 %exitcond3, label %.loopexit1, label %1

ST_3: tmp_63_cast [1/1] 0.00ns
:0  %tmp_63_cast = zext i3 %j to i4

ST_3: tmp_51 [1/1] 0.00ns
:1  %tmp_51 = trunc i3 %j to i2

ST_3: tmp_39 [1/1] 0.00ns
:2  %tmp_39 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_51, i2 0)

ST_3: tmp_40 [1/1] 0.80ns
:3  %tmp_40 = add i4 %tmp_cast, %tmp_39

ST_3: tmp_41 [1/1] 0.00ns
:4  %tmp_41 = zext i4 %tmp_40 to i64

ST_3: in_addr [1/1] 0.00ns
:5  %in_addr = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_41

ST_3: in_load [2/2] 2.39ns
:6  %in_load = load i8* %in_addr, align 1

ST_3: tmp_42 [1/1] 0.80ns
:7  %tmp_42 = add i4 %tmp_63_cast, %tmp_s


 <State 4>: 4.78ns
ST_4: in_load [1/2] 2.39ns
:6  %in_load = load i8* %in_addr, align 1

ST_4: tmp_43 [1/1] 0.00ns
:8  %tmp_43 = zext i4 %tmp_42 to i64

ST_4: state_addr [1/1] 0.00ns
:9  %state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_43

ST_4: stg_50 [1/1] 2.39ns
:10  store i8 %in_load, i8* %state_addr, align 1

ST_4: stg_51 [1/1] 0.00ns
:11  br label %.preheader5


 <State 5>: 1.57ns
ST_5: stg_52 [1/2] 0.00ns
:0  call fastcc void @single_block_CTR_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 0)

ST_5: stg_53 [1/1] 1.57ns
:1  br label %3


 <State 6>: 1.88ns
ST_6: r [1/1] 0.00ns
:0  %r = phi i4 [ 1, %2 ], [ %r_1, %4 ]

ST_6: exitcond2 [1/1] 1.88ns
:1  %exitcond2 = icmp eq i4 %r, -6

ST_6: empty_29 [1/1] 0.00ns
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_6: stg_57 [1/1] 0.00ns
:3  br i1 %exitcond2, label %5, label %4

ST_6: stg_58 [2/2] 0.00ns
:0  call fastcc void @single_block_CTR_encrypt_sub_bytes([16 x i8]* %state)

ST_6: stg_59 [2/2] 0.00ns
:0  call fastcc void @single_block_CTR_encrypt_sub_bytes([16 x i8]* %state)


 <State 7>: 0.00ns
ST_7: stg_60 [1/2] 0.00ns
:0  call fastcc void @single_block_CTR_encrypt_sub_bytes([16 x i8]* %state)


 <State 8>: 0.00ns
ST_8: stg_61 [2/2] 0.00ns
:1  call fastcc void @single_block_CTR_encrypt_shift_rows([16 x i8]* %state)


 <State 9>: 0.00ns
ST_9: stg_62 [1/2] 0.00ns
:1  call fastcc void @single_block_CTR_encrypt_shift_rows([16 x i8]* %state)


 <State 10>: 0.00ns
ST_10: stg_63 [2/2] 0.00ns
:2  call fastcc void @single_block_CTR_encrypt_mix_columns([16 x i8]* %state)


 <State 11>: 0.00ns
ST_11: stg_64 [1/2] 0.00ns
:2  call fastcc void @single_block_CTR_encrypt_mix_columns([16 x i8]* %state)


 <State 12>: 1.04ns
ST_12: r_cast3_cast [1/1] 0.00ns
:3  %r_cast3_cast = zext i4 %r to i6

ST_12: stg_66 [2/2] 1.04ns
:4  call fastcc void @single_block_CTR_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext %r_cast3_cast)

ST_12: r_1 [1/1] 0.80ns
:5  %r_1 = add i4 %r, 1


 <State 13>: 0.00ns
ST_13: stg_68 [1/2] 0.00ns
:4  call fastcc void @single_block_CTR_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext %r_cast3_cast)

ST_13: stg_69 [1/1] 0.00ns
:6  br label %3


 <State 14>: 0.00ns
ST_14: stg_70 [1/2] 0.00ns
:0  call fastcc void @single_block_CTR_encrypt_sub_bytes([16 x i8]* %state)


 <State 15>: 0.00ns
ST_15: stg_71 [2/2] 0.00ns
:1  call fastcc void @single_block_CTR_encrypt_shift_rows([16 x i8]* %state)


 <State 16>: 0.00ns
ST_16: stg_72 [1/2] 0.00ns
:1  call fastcc void @single_block_CTR_encrypt_shift_rows([16 x i8]* %state)


 <State 17>: 1.04ns
ST_17: stg_73 [2/2] 1.04ns
:2  call fastcc void @single_block_CTR_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 10)


 <State 18>: 1.57ns
ST_18: stg_74 [1/2] 0.00ns
:2  call fastcc void @single_block_CTR_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 10)

ST_18: stg_75 [1/1] 1.57ns
:3  br label %.loopexit


 <State 19>: 1.62ns
ST_19: i_1 [1/1] 0.00ns
.loopexit:0  %i_1 = phi i3 [ 0, %5 ], [ %i_17, %.preheader ]

ST_19: exitcond1 [1/1] 1.62ns
.loopexit:1  %exitcond1 = icmp eq i3 %i_1, -4

ST_19: empty_30 [1/1] 0.00ns
.loopexit:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_19: i_17 [1/1] 0.80ns
.loopexit:3  %i_17 = add i3 %i_1, 1

ST_19: stg_80 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %7, label %.preheader.preheader

ST_19: tmp_69_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_69_cast = zext i3 %i_1 to i4

ST_19: tmp_52 [1/1] 0.00ns
.preheader.preheader:1  %tmp_52 = trunc i3 %i_1 to i2

ST_19: tmp_44 [1/1] 0.00ns
.preheader.preheader:2  %tmp_44 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_52, i2 0)

ST_19: stg_84 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader

ST_19: stg_85 [1/1] 0.00ns
:0  ret void


 <State 20>: 3.19ns
ST_20: j_1 [1/1] 0.00ns
.preheader:0  %j_1 = phi i3 [ %j_4, %6 ], [ 0, %.preheader.preheader ]

ST_20: exitcond [1/1] 1.62ns
.preheader:1  %exitcond = icmp eq i3 %j_1, -4

ST_20: empty_31 [1/1] 0.00ns
.preheader:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_20: j_4 [1/1] 0.80ns
.preheader:3  %j_4 = add i3 %j_1, 1

ST_20: stg_90 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %6

ST_20: tmp_71_cast [1/1] 0.00ns
:0  %tmp_71_cast = zext i3 %j_1 to i4

ST_20: tmp_45 [1/1] 0.80ns
:1  %tmp_45 = add i4 %tmp_71_cast, %tmp_44

ST_20: tmp_46 [1/1] 0.00ns
:2  %tmp_46 = zext i4 %tmp_45 to i64

ST_20: state_addr_5 [1/1] 0.00ns
:3  %state_addr_5 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_46

ST_20: state_load [2/2] 2.39ns
:4  %state_load = load i8* %state_addr_5, align 1

ST_20: tmp_53 [1/1] 0.00ns
:5  %tmp_53 = trunc i3 %j_1 to i2

ST_20: tmp_47 [1/1] 0.00ns
:6  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_53, i2 0)

ST_20: tmp_48 [1/1] 0.80ns
:7  %tmp_48 = add i4 %tmp_69_cast, %tmp_47


 <State 21>: 4.78ns
ST_21: state_load [1/2] 2.39ns
:4  %state_load = load i8* %state_addr_5, align 1

ST_21: tmp_49 [1/1] 0.00ns
:8  %tmp_49 = zext i4 %tmp_48 to i64

ST_21: out_addr [1/1] 0.00ns
:9  %out_addr = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_49

ST_21: stg_102 [1/1] 2.39ns
:10  store i8 %state_load, i8* %out_addr, align 1

ST_21: stg_103 [1/1] 0.00ns
:11  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_box]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state        (alloca           ) [ 0011111111111111111111]
stg_23       (br               ) [ 0111100000000000000000]
i            (phi              ) [ 0010000000000000000000]
exitcond4    (icmp             ) [ 0011100000000000000000]
empty        (speclooptripcount) [ 0000000000000000000000]
i_16         (add              ) [ 0111100000000000000000]
stg_28       (br               ) [ 0000000000000000000000]
tmp_cast     (zext             ) [ 0001100000000000000000]
tmp          (trunc            ) [ 0000000000000000000000]
tmp_s        (bitconcatenate   ) [ 0001100000000000000000]
stg_32       (br               ) [ 0011100000000000000000]
j            (phi              ) [ 0001000000000000000000]
exitcond3    (icmp             ) [ 0011100000000000000000]
empty_28     (speclooptripcount) [ 0000000000000000000000]
j_3          (add              ) [ 0011100000000000000000]
stg_38       (br               ) [ 0111100000000000000000]
tmp_63_cast  (zext             ) [ 0000000000000000000000]
tmp_51       (trunc            ) [ 0000000000000000000000]
tmp_39       (bitconcatenate   ) [ 0000000000000000000000]
tmp_40       (add              ) [ 0000000000000000000000]
tmp_41       (zext             ) [ 0000000000000000000000]
in_addr      (getelementptr    ) [ 0000100000000000000000]
tmp_42       (add              ) [ 0000100000000000000000]
in_load      (load             ) [ 0000000000000000000000]
tmp_43       (zext             ) [ 0000000000000000000000]
state_addr   (getelementptr    ) [ 0000000000000000000000]
stg_50       (store            ) [ 0000000000000000000000]
stg_51       (br               ) [ 0011100000000000000000]
stg_52       (call             ) [ 0000000000000000000000]
stg_53       (br               ) [ 0000011111111100000000]
r            (phi              ) [ 0000001111111000000000]
exitcond2    (icmp             ) [ 0000001111111100000000]
empty_29     (speclooptripcount) [ 0000000000000000000000]
stg_57       (br               ) [ 0000000000000000000000]
stg_60       (call             ) [ 0000000000000000000000]
stg_62       (call             ) [ 0000000000000000000000]
stg_64       (call             ) [ 0000000000000000000000]
r_cast3_cast (zext             ) [ 0000000000000100000000]
r_1          (add              ) [ 0000011000000100000000]
stg_68       (call             ) [ 0000000000000000000000]
stg_69       (br               ) [ 0000011111111100000000]
stg_70       (call             ) [ 0000000000000000000000]
stg_72       (call             ) [ 0000000000000000000000]
stg_74       (call             ) [ 0000000000000000000000]
stg_75       (br               ) [ 0000000000000000001111]
i_1          (phi              ) [ 0000000000000000000100]
exitcond1    (icmp             ) [ 0000000000000000000111]
empty_30     (speclooptripcount) [ 0000000000000000000000]
i_17         (add              ) [ 0000000000000000001111]
stg_80       (br               ) [ 0000000000000000000000]
tmp_69_cast  (zext             ) [ 0000000000000000000011]
tmp_52       (trunc            ) [ 0000000000000000000000]
tmp_44       (bitconcatenate   ) [ 0000000000000000000011]
stg_84       (br               ) [ 0000000000000000000111]
stg_85       (ret              ) [ 0000000000000000000000]
j_1          (phi              ) [ 0000000000000000000010]
exitcond     (icmp             ) [ 0000000000000000000111]
empty_31     (speclooptripcount) [ 0000000000000000000000]
j_4          (add              ) [ 0000000000000000000111]
stg_90       (br               ) [ 0000000000000000001111]
tmp_71_cast  (zext             ) [ 0000000000000000000000]
tmp_45       (add              ) [ 0000000000000000000000]
tmp_46       (zext             ) [ 0000000000000000000000]
state_addr_5 (getelementptr    ) [ 0000000000000000000001]
tmp_53       (trunc            ) [ 0000000000000000000000]
tmp_47       (bitconcatenate   ) [ 0000000000000000000000]
tmp_48       (add              ) [ 0000000000000000000001]
state_load   (load             ) [ 0000000000000000000000]
tmp_49       (zext             ) [ 0000000000000000000000]
out_addr     (getelementptr    ) [ 0000000000000000000000]
stg_102      (store            ) [ 0000000000000000000000]
stg_103      (br               ) [ 0000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_box">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_block_CTR_encrypt_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_block_CTR_encrypt_sub_bytes"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_block_CTR_encrypt_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_block_CTR_encrypt_mix_columns"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="state_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="state_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_50/4 state_load/20 "/>
</bind>
</comp>

<comp id="72" class="1004" name="state_addr_5_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/20 "/>
</bind>
</comp>

<comp id="79" class="1004" name="out_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/21 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_102_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_102/21 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="j_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="r_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="137" class="1005" name="j_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="1"/>
<pin id="139" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_1_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/20 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_single_block_CTR_encrypt_mix_columns_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_63/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_single_block_CTR_encrypt_add_round_key_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="0" index="3" bw="5" slack="0"/>
<pin id="158" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_33/2 stg_66/12 stg_73/17 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_single_block_CTR_encrypt_shift_rows_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_61/8 stg_71/15 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_single_block_CTR_encrypt_sub_bytes_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_58/6 stg_59/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_16_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_63_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_51_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_39_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_40_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_41_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_42_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="1"/>
<pin id="244" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_43_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="exitcond2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="r_cast3_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="6"/>
<pin id="258" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast3_cast/12 "/>
</bind>
</comp>

<comp id="261" class="1004" name="r_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="6"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="exitcond1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/19 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_17_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/19 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_69_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/19 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_52_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/19 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_44_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/19 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/20 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/20 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_71_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/20 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_45_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="1"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/20 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_46_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/20 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_53_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/20 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_47_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/20 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_48_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/20 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_49_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/21 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_16_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_cast_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_s_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="363" class="1005" name="j_3_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="in_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_42_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="381" class="1005" name="r_cast3_cast_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r_cast3_cast "/>
</bind>
</comp>

<comp id="386" class="1005" name="r_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i_17_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_69_cast_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69_cast "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_44_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_4_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="state_addr_5_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_48_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="55" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="72" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="66" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="96" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="96" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="96" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="96" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="107" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="107" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="107" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="107" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="245"><net_src comp="215" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="254"><net_src comp="118" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="114" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="265"><net_src comp="114" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="130" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="130" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="130" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="130" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="141" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="141" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="141" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="324"><net_src comp="141" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="20" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="348"><net_src comp="181" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="353"><net_src comp="187" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="358"><net_src comp="195" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="366"><net_src comp="209" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="371"><net_src comp="48" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="376"><net_src comp="241" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="384"><net_src comp="256" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="389"><net_src comp="261" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="397"><net_src comp="273" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="402"><net_src comp="279" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="407"><net_src comp="287" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="415"><net_src comp="301" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="420"><net_src comp="72" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="425"><net_src comp="333" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="338" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: out_r | {21 }
	Port: s_box | {}
 - Input state : 
	Port: single_block_CTR_encrypt_aes_cipher : in_r | {3 4 }
	Port: single_block_CTR_encrypt_aes_cipher : w | {2 5 12 13 17 18 }
	Port: single_block_CTR_encrypt_aes_cipher : s_box | {6 7 14 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_16 : 1
		stg_28 : 2
		tmp_cast : 1
		tmp : 1
		tmp_s : 2
	State 3
		exitcond3 : 1
		j_3 : 1
		stg_38 : 2
		tmp_63_cast : 1
		tmp_51 : 1
		tmp_39 : 2
		tmp_40 : 3
		tmp_41 : 4
		in_addr : 5
		in_load : 6
		tmp_42 : 2
	State 4
		state_addr : 1
		stg_50 : 2
	State 5
	State 6
		exitcond2 : 1
		stg_57 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		stg_66 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		exitcond1 : 1
		i_17 : 1
		stg_80 : 2
		tmp_69_cast : 1
		tmp_52 : 1
		tmp_44 : 2
	State 20
		exitcond : 1
		j_4 : 1
		stg_90 : 2
		tmp_71_cast : 1
		tmp_45 : 2
		tmp_46 : 3
		state_addr_5 : 4
		state_load : 5
		tmp_53 : 1
		tmp_47 : 2
		tmp_48 : 3
	State 21
		out_addr : 1
		stg_102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |  grp_single_block_CTR_encrypt_mix_columns_fu_148  |  20.423 |   988   |   743   |
|   call   | grp_single_block_CTR_encrypt_add_round_key_fu_153 |  11.733 |    79   |    77   |
|          |   grp_single_block_CTR_encrypt_shift_rows_fu_163  |  5.081  |    48   |    35   |
|          |   grp_single_block_CTR_encrypt_sub_bytes_fu_168   |  3.142  |    28   |    26   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    i_16_fu_181                    |    0    |    0    |    3    |
|          |                     j_3_fu_209                    |    0    |    0    |    3    |
|          |                   tmp_40_fu_231                   |    0    |    0    |    4    |
|          |                   tmp_42_fu_241                   |    0    |    0    |    4    |
|    add   |                     r_1_fu_261                    |    0    |    0    |    4    |
|          |                    i_17_fu_273                    |    0    |    0    |    3    |
|          |                     j_4_fu_301                    |    0    |    0    |    3    |
|          |                   tmp_45_fu_311                   |    0    |    0    |    4    |
|          |                   tmp_48_fu_333                   |    0    |    0    |    4    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  exitcond4_fu_175                 |    0    |    0    |    2    |
|          |                  exitcond3_fu_203                 |    0    |    0    |    2    |
|   icmp   |                  exitcond2_fu_250                 |    0    |    0    |    2    |
|          |                  exitcond1_fu_267                 |    0    |    0    |    2    |
|          |                  exitcond_fu_295                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  tmp_cast_fu_187                  |    0    |    0    |    0    |
|          |                 tmp_63_cast_fu_215                |    0    |    0    |    0    |
|          |                   tmp_41_fu_236                   |    0    |    0    |    0    |
|          |                   tmp_43_fu_246                   |    0    |    0    |    0    |
|   zext   |                r_cast3_cast_fu_256                |    0    |    0    |    0    |
|          |                 tmp_69_cast_fu_279                |    0    |    0    |    0    |
|          |                 tmp_71_cast_fu_307                |    0    |    0    |    0    |
|          |                   tmp_46_fu_316                   |    0    |    0    |    0    |
|          |                   tmp_49_fu_338                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     tmp_fu_191                    |    0    |    0    |    0    |
|   trunc  |                   tmp_51_fu_219                   |    0    |    0    |    0    |
|          |                   tmp_52_fu_283                   |    0    |    0    |    0    |
|          |                   tmp_53_fu_321                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    tmp_s_fu_195                   |    0    |    0    |    0    |
|bitconcatenate|                   tmp_39_fu_223                   |    0    |    0    |    0    |
|          |                   tmp_44_fu_287                   |    0    |    0    |    0    |
|          |                   tmp_47_fu_325                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  40.379 |   1143  |   923   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|state|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_16_reg_345    |    3   |
|    i_17_reg_394    |    3   |
|     i_1_reg_126    |    3   |
|      i_reg_92      |    3   |
|   in_addr_reg_368  |    4   |
|     j_1_reg_137    |    3   |
|     j_3_reg_363    |    3   |
|     j_4_reg_412    |    3   |
|      j_reg_103     |    3   |
|     r_1_reg_386    |    4   |
|r_cast3_cast_reg_381|    6   |
|      r_reg_114     |    4   |
|state_addr_5_reg_417|    4   |
|   tmp_42_reg_373   |    4   |
|   tmp_44_reg_404   |    4   |
|   tmp_48_reg_422   |    4   |
| tmp_69_cast_reg_399|    4   |
|  tmp_cast_reg_350  |    4   |
|    tmp_s_reg_355   |    4   |
+--------------------+--------+
|        Total       |   70   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_55                 |  p0  |   2  |   4  |    8   ||    4    |
|                  grp_access_fu_66                 |  p0  |   3  |   4  |   12   ||    4    |
|                     r_reg_114                     |  p0  |   2  |   4  |    8   ||    4    |
| grp_single_block_CTR_encrypt_add_round_key_fu_153 |  p3  |   4  |   5  |   20   ||    5    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   48   ||  6.284  ||    17   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   40   |  1143  |   923  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   17   |
|  Register |    -   |    -   |   70   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   46   |  1213  |   940  |
+-----------+--------+--------+--------+--------+
