0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/mique/Desktop/TDC-in-Artix-7/Carry4_tests/defines.v,1712421474,verilog,,,,,,,,,,,,
C:/Users/mique/Desktop/TDC-in-Artix-7/Carry4_tests/project_1/project_1.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v,1713294361,verilog,,C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top_tb.v,,Coarse;Edge;Fine;glbl;top,,,../../../../../../,,,,,
,,,,,,top_tb,,,,,,,,
