

================================================================
== Vitis HLS Report for 'aes_Pipeline_plaintextLoop'
================================================================
* Date:           Thu Apr 25 11:55:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- plaintextLoop  |       16|       16|         1|          1|          1|    16|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     63|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_181_p2                |         +|   0|  0|  13|           5|           1|
    |ap_condition_209                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_175_p2               |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          12|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12          |   9|          2|    5|         10|
    |i_fu_90                        |   9|          2|    5|         10|
    |key_and_plaintext_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |i_fu_90                   |  5|   0|    5|          0|
    |tmp_k_and_p_dest_V_fu_66  |  1|   0|    1|          0|
    |tmp_k_and_p_id_V_fu_70    |  1|   0|    1|          0|
    |tmp_k_and_p_keep_V_fu_86  |  1|   0|    1|          0|
    |tmp_k_and_p_last_V_fu_74  |  1|   0|    1|          0|
    |tmp_k_and_p_strb_V_fu_82  |  1|   0|    1|          0|
    |tmp_k_and_p_user_V_fu_78  |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 13|   0|   13|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  aes_Pipeline_plaintextLoop|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  aes_Pipeline_plaintextLoop|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  aes_Pipeline_plaintextLoop|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  aes_Pipeline_plaintextLoop|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  aes_Pipeline_plaintextLoop|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  aes_Pipeline_plaintextLoop|  return value|
|key_and_plaintext_TVALID     |   in|    1|        axis|  key_and_plaintext_V_data_V|       pointer|
|key_and_plaintext_TDATA      |   in|    8|        axis|  key_and_plaintext_V_data_V|       pointer|
|key_and_plaintext_TREADY     |  out|    1|        axis|  key_and_plaintext_V_dest_V|       pointer|
|key_and_plaintext_TDEST      |   in|    1|        axis|  key_and_plaintext_V_dest_V|       pointer|
|key_and_plaintext_TKEEP      |   in|    1|        axis|  key_and_plaintext_V_keep_V|       pointer|
|key_and_plaintext_TSTRB      |   in|    1|        axis|  key_and_plaintext_V_strb_V|       pointer|
|key_and_plaintext_TUSER      |   in|    1|        axis|  key_and_plaintext_V_user_V|       pointer|
|key_and_plaintext_TLAST      |   in|    1|        axis|  key_and_plaintext_V_last_V|       pointer|
|key_and_plaintext_TID        |   in|    1|        axis|    key_and_plaintext_V_id_V|       pointer|
|plaintext_array_address0     |  out|    4|   ap_memory|             plaintext_array|         array|
|plaintext_array_ce0          |  out|    1|   ap_memory|             plaintext_array|         array|
|plaintext_array_we0          |  out|    1|   ap_memory|             plaintext_array|         array|
|plaintext_array_d0           |  out|    8|   ap_memory|             plaintext_array|         array|
|tmp_keep_V_out               |  out|    1|      ap_vld|              tmp_keep_V_out|       pointer|
|tmp_keep_V_out_ap_vld        |  out|    1|      ap_vld|              tmp_keep_V_out|       pointer|
|tmp_strb_V_out               |  out|    1|      ap_vld|              tmp_strb_V_out|       pointer|
|tmp_strb_V_out_ap_vld        |  out|    1|      ap_vld|              tmp_strb_V_out|       pointer|
|tmp_user_V_out               |  out|    1|      ap_vld|              tmp_user_V_out|       pointer|
|tmp_user_V_out_ap_vld        |  out|    1|      ap_vld|              tmp_user_V_out|       pointer|
|p_4_0_0_0115_phi_out         |  out|    1|      ap_vld|        p_4_0_0_0115_phi_out|       pointer|
|p_4_0_0_0115_phi_out_ap_vld  |  out|    1|      ap_vld|        p_4_0_0_0115_phi_out|       pointer|
|tmp_id_V_out                 |  out|    1|      ap_vld|                tmp_id_V_out|       pointer|
|tmp_id_V_out_ap_vld          |  out|    1|      ap_vld|                tmp_id_V_out|       pointer|
|tmp_dest_V_out               |  out|    1|      ap_vld|              tmp_dest_V_out|       pointer|
|tmp_dest_V_out_ap_vld        |  out|    1|      ap_vld|              tmp_dest_V_out|       pointer|
+-----------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_k_and_p_dest_V = alloca i32 1"   --->   Operation 4 'alloca' 'tmp_k_and_p_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_k_and_p_id_V = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_k_and_p_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_k_and_p_last_V = alloca i32 1"   --->   Operation 6 'alloca' 'tmp_k_and_p_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_k_and_p_user_V = alloca i32 1"   --->   Operation 7 'alloca' 'tmp_k_and_p_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_k_and_p_strb_V = alloca i32 1"   --->   Operation 8 'alloca' 'tmp_k_and_p_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_k_and_p_keep_V = alloca i32 1"   --->   Operation 9 'alloca' 'tmp_k_and_p_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_dest_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_id_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_last_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_user_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_strb_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_keep_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key_and_plaintext_V_data_V, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_12 = load i5 %i" [Downloads/aes_axis.cpp:76]   --->   Operation 20 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln76 = icmp_eq  i5 %i_12, i5 16" [Downloads/aes_axis.cpp:76]   --->   Operation 22 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.78ns)   --->   "%add_ln76 = add i5 %i_12, i5 1" [Downloads/aes_axis.cpp:76]   --->   Operation 24 'add' 'add_ln76' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc17.split, void %ciphertextLoop.exitStub" [Downloads/aes_axis.cpp:76]   --->   Operation 25 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_17_cast = zext i5 %i_12" [Downloads/aes_axis.cpp:76]   --->   Operation 26 'zext' 'i_17_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V"   --->   Operation 28 'read' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i14 %empty"   --->   Operation 29 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i14 %empty"   --->   Operation 30 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i14 %empty"   --->   Operation 31 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i14 %empty"   --->   Operation 32 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i14 %empty"   --->   Operation 33 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i14 %empty"   --->   Operation 34 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i14 %empty"   --->   Operation 35 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%plaintext_array_addr = getelementptr i8 %plaintext_array, i64 0, i64 %i_17_cast" [Downloads/aes_axis.cpp:78]   --->   Operation 36 'getelementptr' 'plaintext_array_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln78 = store i8 %tmp_data_V, i4 %plaintext_array_addr" [Downloads/aes_axis.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 %add_ln76, i5 %i" [Downloads/aes_axis.cpp:76]   --->   Operation 38 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln76 = store i1 %tmp_keep_V, i1 %tmp_k_and_p_keep_V" [Downloads/aes_axis.cpp:76]   --->   Operation 39 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln76 = store i1 %tmp_strb_V, i1 %tmp_k_and_p_strb_V" [Downloads/aes_axis.cpp:76]   --->   Operation 40 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln76 = store i1 %tmp_user_V, i1 %tmp_k_and_p_user_V" [Downloads/aes_axis.cpp:76]   --->   Operation 41 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln76 = store i1 %tmp_last_V, i1 %tmp_k_and_p_last_V" [Downloads/aes_axis.cpp:76]   --->   Operation 42 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln76 = store i1 %tmp_id_V, i1 %tmp_k_and_p_id_V" [Downloads/aes_axis.cpp:76]   --->   Operation 43 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln76 = store i1 %tmp_dest_V, i1 %tmp_k_and_p_dest_V" [Downloads/aes_axis.cpp:76]   --->   Operation 44 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc17" [Downloads/aes_axis.cpp:76]   --->   Operation 45 'br' 'br_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_k_and_p_dest_V_load = load i1 %tmp_k_and_p_dest_V"   --->   Operation 46 'load' 'tmp_k_and_p_dest_V_load' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_k_and_p_id_V_load = load i1 %tmp_k_and_p_id_V"   --->   Operation 47 'load' 'tmp_k_and_p_id_V_load' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_k_and_p_last_V_load = load i1 %tmp_k_and_p_last_V"   --->   Operation 48 'load' 'tmp_k_and_p_last_V_load' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_k_and_p_user_V_load = load i1 %tmp_k_and_p_user_V"   --->   Operation 49 'load' 'tmp_k_and_p_user_V_load' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_k_and_p_strb_V_load = load i1 %tmp_k_and_p_strb_V"   --->   Operation 50 'load' 'tmp_k_and_p_strb_V_load' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_k_and_p_keep_V_load = load i1 %tmp_k_and_p_keep_V"   --->   Operation 51 'load' 'tmp_k_and_p_keep_V_load' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_keep_V_out, i1 %tmp_k_and_p_keep_V_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_strb_V_out, i1 %tmp_k_and_p_strb_V_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_user_V_out, i1 %tmp_k_and_p_user_V_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_4_0_0_0115_phi_out, i1 %tmp_k_and_p_last_V_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_id_V_out, i1 %tmp_k_and_p_id_V_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_dest_V_out, i1 %tmp_k_and_p_dest_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_and_plaintext_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key_and_plaintext_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ plaintext_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_keep_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_strb_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_user_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_4_0_0_0115_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_id_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_dest_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_k_and_p_dest_V      (alloca           ) [ 01]
tmp_k_and_p_id_V        (alloca           ) [ 01]
tmp_k_and_p_last_V      (alloca           ) [ 01]
tmp_k_and_p_user_V      (alloca           ) [ 01]
tmp_k_and_p_strb_V      (alloca           ) [ 01]
tmp_k_and_p_keep_V      (alloca           ) [ 01]
i                       (alloca           ) [ 01]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
specinterface_ln0       (specinterface    ) [ 00]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
i_12                    (load             ) [ 00]
specpipeline_ln0        (specpipeline     ) [ 00]
icmp_ln76               (icmp             ) [ 01]
speclooptripcount_ln0   (speclooptripcount) [ 00]
add_ln76                (add              ) [ 00]
br_ln76                 (br               ) [ 00]
i_17_cast               (zext             ) [ 00]
specloopname_ln0        (specloopname     ) [ 00]
empty                   (read             ) [ 00]
tmp_data_V              (extractvalue     ) [ 00]
tmp_keep_V              (extractvalue     ) [ 00]
tmp_strb_V              (extractvalue     ) [ 00]
tmp_user_V              (extractvalue     ) [ 00]
tmp_last_V              (extractvalue     ) [ 00]
tmp_id_V                (extractvalue     ) [ 00]
tmp_dest_V              (extractvalue     ) [ 00]
plaintext_array_addr    (getelementptr    ) [ 00]
store_ln78              (store            ) [ 00]
store_ln76              (store            ) [ 00]
store_ln76              (store            ) [ 00]
store_ln76              (store            ) [ 00]
store_ln76              (store            ) [ 00]
store_ln76              (store            ) [ 00]
store_ln76              (store            ) [ 00]
store_ln76              (store            ) [ 00]
br_ln76                 (br               ) [ 00]
tmp_k_and_p_dest_V_load (load             ) [ 00]
tmp_k_and_p_id_V_load   (load             ) [ 00]
tmp_k_and_p_last_V_load (load             ) [ 00]
tmp_k_and_p_user_V_load (load             ) [ 00]
tmp_k_and_p_strb_V_load (load             ) [ 00]
tmp_k_and_p_keep_V_load (load             ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_and_plaintext_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_and_plaintext_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_and_plaintext_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_and_plaintext_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="key_and_plaintext_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="key_and_plaintext_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="key_and_plaintext_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_and_plaintext_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="plaintext_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_keep_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_keep_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_strb_V_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_strb_V_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_user_V_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_user_V_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_4_0_0_0115_phi_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4_0_0_0115_phi_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_id_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_dest_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dest_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_k_and_p_dest_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_k_and_p_dest_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_k_and_p_id_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_k_and_p_id_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_k_and_p_last_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_k_and_p_last_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_k_and_p_user_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_k_and_p_user_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_k_and_p_strb_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_k_and_p_strb_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_k_and_p_keep_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_k_and_p_keep_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln0_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="plaintext_array_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_array_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln78_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_12_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln76_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln76_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_17_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_17_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_data_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_keep_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_strb_V_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_user_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_last_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_id_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_dest_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln76_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln76_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln76_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln76_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln76_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln76_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln76_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_k_and_p_dest_V_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_k_and_p_dest_V_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_k_and_p_id_V_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_k_and_p_id_V_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_k_and_p_last_V_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_k_and_p_last_V_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_k_and_p_user_V_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_k_and_p_user_V_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_k_and_p_strb_V_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_k_and_p_strb_V_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_k_and_p_keep_V_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_k_and_p_keep_V_load/1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_k_and_p_dest_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_k_and_p_dest_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_k_and_p_id_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_k_and_p_id_V "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_k_and_p_last_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_k_and_p_last_V "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_k_and_p_user_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_k_and_p_user_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_k_and_p_strb_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_k_and_p_strb_V "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_k_and_p_keep_V_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_k_and_p_keep_V "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="172" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="195"><net_src comp="94" pin="8"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="200"><net_src comp="94" pin="8"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="94" pin="8"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="94" pin="8"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="94" pin="8"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="94" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="94" pin="8"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="181" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="197" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="201" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="205" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="209" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="213" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="217" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="283"><net_src comp="66" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="289"><net_src comp="70" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="295"><net_src comp="74" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="301"><net_src comp="78" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="307"><net_src comp="82" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="313"><net_src comp="86" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="319"><net_src comp="90" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="221" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_and_plaintext_V_data_V | {}
	Port: key_and_plaintext_V_keep_V | {}
	Port: key_and_plaintext_V_strb_V | {}
	Port: key_and_plaintext_V_user_V | {}
	Port: key_and_plaintext_V_last_V | {}
	Port: key_and_plaintext_V_id_V | {}
	Port: key_and_plaintext_V_dest_V | {}
	Port: plaintext_array | {1 }
	Port: tmp_keep_V_out | {1 }
	Port: tmp_strb_V_out | {1 }
	Port: tmp_user_V_out | {1 }
	Port: p_4_0_0_0115_phi_out | {1 }
	Port: tmp_id_V_out | {1 }
	Port: tmp_dest_V_out | {1 }
 - Input state : 
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_data_V | {1 }
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_keep_V | {1 }
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_strb_V | {1 }
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_user_V | {1 }
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_last_V | {1 }
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_id_V | {1 }
	Port: aes_Pipeline_plaintextLoop : key_and_plaintext_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_12 : 1
		icmp_ln76 : 2
		add_ln76 : 2
		br_ln76 : 3
		i_17_cast : 2
		plaintext_array_addr : 3
		store_ln78 : 4
		store_ln76 : 3
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		tmp_k_and_p_dest_V_load : 1
		tmp_k_and_p_id_V_load : 1
		tmp_k_and_p_last_V_load : 1
		tmp_k_and_p_user_V_load : 1
		tmp_k_and_p_strb_V_load : 1
		tmp_k_and_p_keep_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln76_fu_181    |    0    |    13   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln76_fu_175    |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   |    empty_read_fu_94    |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_112 |    0    |    0    |
|          | write_ln0_write_fu_119 |    0    |    0    |
|   write  | write_ln0_write_fu_126 |    0    |    0    |
|          | write_ln0_write_fu_133 |    0    |    0    |
|          | write_ln0_write_fu_140 |    0    |    0    |
|          | write_ln0_write_fu_147 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    i_17_cast_fu_187    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    tmp_data_V_fu_192   |    0    |    0    |
|          |    tmp_keep_V_fu_197   |    0    |    0    |
|          |    tmp_strb_V_fu_201   |    0    |    0    |
|extractvalue|    tmp_user_V_fu_205   |    0    |    0    |
|          |    tmp_last_V_fu_209   |    0    |    0    |
|          |     tmp_id_V_fu_213    |    0    |    0    |
|          |    tmp_dest_V_fu_217   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    22   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_316        |    5   |
|tmp_k_and_p_dest_V_reg_280|    1   |
| tmp_k_and_p_id_V_reg_286 |    1   |
|tmp_k_and_p_keep_V_reg_310|    1   |
|tmp_k_and_p_last_V_reg_292|    1   |
|tmp_k_and_p_strb_V_reg_304|    1   |
|tmp_k_and_p_user_V_reg_298|    1   |
+--------------------------+--------+
|           Total          |   11   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   22   |
+-----------+--------+--------+
