

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:37:08 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    518|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    273|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    100|    -|
|Register         |        -|    -|     629|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     629|    955|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_129_6_4_1_1_U595  |sparsemux_129_6_4_1_1  |        0|   0|  0|  273|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                       |                       |        0|   0|  0|  273|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln169_670_fu_1668_p2          |         +|   0|  0|   2|           2|           2|
    |add_ln169_671_fu_1674_p2          |         +|   0|  0|   2|           2|           2|
    |add_ln169_672_fu_1706_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln169_fu_1697_p2              |         +|   0|  0|  16|          16|          16|
    |i_15_fu_672_p2                    |         +|   0|  0|  39|          32|           1|
    |nf_fu_711_p2                      |         +|   0|  0|  39|          32|           1|
    |sf_10_fu_694_p2                   |         +|   0|  0|  39|          32|           1|
    |tile_12_fu_1529_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1471                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op173_read_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln122_fu_667_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln125_fu_682_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln137_fu_688_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln159_fu_700_p2              |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln173_fu_717_p2              |      icmp|   0|  0|  39|          32|          10|
    |result_fu_1712_p2                 |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |nf_13_fu_723_p3                   |    select|   0|  0|  32|           1|           1|
    |select_ln137_fu_1687_p3           |    select|   0|  0|  16|           1|           1|
    |tile_13_fu_1540_p3                |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1342_fu_1566_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1343_fu_1588_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1344_fu_1594_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln67_1345_fu_1620_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1346_fu_1626_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln67_1347_fu_1652_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1348_fu_1658_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln67_fu_1560_p2               |       xor|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 518|         357|         129|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_inElem_reg_503  |  14|          3|    4|         12|
    |i_fu_190                             |   9|          2|   32|         64|
    |nf_10_fu_454                         |   9|          2|   32|         64|
    |sf_fu_186                            |   9|          2|   32|         64|
    |tile_fu_182                          |  14|          3|   32|         96|
    |wa_in_2_blk_n                        |   9|          2|    1|          2|
    |wa_out_m_buffer_2_blk_n              |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 100|         22|  137|        310|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln169_671_reg_2263               |   2|   0|    2|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_inElem_reg_503  |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter2_inElem_reg_503  |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter3_inElem_reg_503  |   4|   0|    4|          0|
    |i_fu_190                             |  32|   0|   32|          0|
    |icmp_ln122_reg_2153                  |   1|   0|    1|          0|
    |icmp_ln125_reg_2162                  |   1|   0|    1|          0|
    |icmp_ln137_reg_2166                  |   1|   0|    1|          0|
    |icmp_ln159_reg_2171                  |   1|   0|    1|          0|
    |icmp_ln173_reg_2175                  |   1|   0|    1|          0|
    |inputBuf_145_fu_202                  |   4|   0|    4|          0|
    |inputBuf_146_fu_206                  |   4|   0|    4|          0|
    |inputBuf_147_fu_210                  |   4|   0|    4|          0|
    |inputBuf_148_fu_214                  |   4|   0|    4|          0|
    |inputBuf_149_fu_218                  |   4|   0|    4|          0|
    |inputBuf_150_fu_222                  |   4|   0|    4|          0|
    |inputBuf_151_fu_226                  |   4|   0|    4|          0|
    |inputBuf_152_fu_230                  |   4|   0|    4|          0|
    |inputBuf_153_fu_234                  |   4|   0|    4|          0|
    |inputBuf_154_fu_238                  |   4|   0|    4|          0|
    |inputBuf_155_fu_242                  |   4|   0|    4|          0|
    |inputBuf_156_fu_246                  |   4|   0|    4|          0|
    |inputBuf_157_fu_250                  |   4|   0|    4|          0|
    |inputBuf_158_fu_254                  |   4|   0|    4|          0|
    |inputBuf_159_fu_258                  |   4|   0|    4|          0|
    |inputBuf_160_fu_262                  |   4|   0|    4|          0|
    |inputBuf_161_fu_266                  |   4|   0|    4|          0|
    |inputBuf_162_fu_270                  |   4|   0|    4|          0|
    |inputBuf_163_fu_274                  |   4|   0|    4|          0|
    |inputBuf_164_fu_278                  |   4|   0|    4|          0|
    |inputBuf_165_fu_282                  |   4|   0|    4|          0|
    |inputBuf_166_fu_286                  |   4|   0|    4|          0|
    |inputBuf_167_fu_290                  |   4|   0|    4|          0|
    |inputBuf_168_fu_294                  |   4|   0|    4|          0|
    |inputBuf_169_fu_298                  |   4|   0|    4|          0|
    |inputBuf_170_fu_302                  |   4|   0|    4|          0|
    |inputBuf_171_fu_306                  |   4|   0|    4|          0|
    |inputBuf_172_fu_310                  |   4|   0|    4|          0|
    |inputBuf_173_fu_314                  |   4|   0|    4|          0|
    |inputBuf_174_fu_318                  |   4|   0|    4|          0|
    |inputBuf_175_fu_322                  |   4|   0|    4|          0|
    |inputBuf_176_fu_326                  |   4|   0|    4|          0|
    |inputBuf_177_fu_330                  |   4|   0|    4|          0|
    |inputBuf_178_fu_334                  |   4|   0|    4|          0|
    |inputBuf_179_fu_338                  |   4|   0|    4|          0|
    |inputBuf_180_fu_342                  |   4|   0|    4|          0|
    |inputBuf_181_fu_346                  |   4|   0|    4|          0|
    |inputBuf_182_fu_350                  |   4|   0|    4|          0|
    |inputBuf_183_fu_354                  |   4|   0|    4|          0|
    |inputBuf_184_fu_358                  |   4|   0|    4|          0|
    |inputBuf_185_fu_362                  |   4|   0|    4|          0|
    |inputBuf_186_fu_366                  |   4|   0|    4|          0|
    |inputBuf_187_fu_370                  |   4|   0|    4|          0|
    |inputBuf_188_fu_374                  |   4|   0|    4|          0|
    |inputBuf_189_fu_378                  |   4|   0|    4|          0|
    |inputBuf_190_fu_382                  |   4|   0|    4|          0|
    |inputBuf_191_fu_386                  |   4|   0|    4|          0|
    |inputBuf_192_fu_390                  |   4|   0|    4|          0|
    |inputBuf_193_fu_394                  |   4|   0|    4|          0|
    |inputBuf_194_fu_398                  |   4|   0|    4|          0|
    |inputBuf_195_fu_402                  |   4|   0|    4|          0|
    |inputBuf_196_fu_406                  |   4|   0|    4|          0|
    |inputBuf_197_fu_410                  |   4|   0|    4|          0|
    |inputBuf_198_fu_414                  |   4|   0|    4|          0|
    |inputBuf_199_fu_418                  |   4|   0|    4|          0|
    |inputBuf_200_fu_422                  |   4|   0|    4|          0|
    |inputBuf_201_fu_426                  |   4|   0|    4|          0|
    |inputBuf_202_fu_430                  |   4|   0|    4|          0|
    |inputBuf_203_fu_434                  |   4|   0|    4|          0|
    |inputBuf_204_fu_438                  |   4|   0|    4|          0|
    |inputBuf_205_fu_442                  |   4|   0|    4|          0|
    |inputBuf_206_fu_446                  |   4|   0|    4|          0|
    |inputBuf_207_fu_450                  |   4|   0|    4|          0|
    |inputBuf_fu_198                      |   4|   0|    4|          0|
    |nf_10_fu_454                         |  32|   0|   32|          0|
    |nf_12_reg_2148                       |  32|   0|   32|          0|
    |nf_12_reg_2148_pp0_iter2_reg         |  32|   0|   32|          0|
    |p_0_0_03623_i_fu_194                 |  16|   0|   16|          0|
    |result_reg_2273                      |   1|   0|    1|          0|
    |sf_fu_186                            |  32|   0|   32|          0|
    |tile_fu_182                          |  32|   0|   32|          0|
    |trunc_ln117_reg_2157                 |   6|   0|    6|          0|
    |xor_ln67_1342_reg_2258               |   1|   0|    1|          0|
    |icmp_ln137_reg_2166                  |  64|  32|    1|          0|
    |icmp_ln159_reg_2171                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 629|  64|  503|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1|  return value|
|wa_in_2_dout                      |   in|    4|     ap_fifo|                                                   wa_in_2|       pointer|
|wa_in_2_num_data_valid            |   in|    3|     ap_fifo|                                                   wa_in_2|       pointer|
|wa_in_2_fifo_cap                  |   in|    3|     ap_fifo|                                                   wa_in_2|       pointer|
|wa_in_2_empty_n                   |   in|    1|     ap_fifo|                                                   wa_in_2|       pointer|
|wa_in_2_read                      |  out|    1|     ap_fifo|                                                   wa_in_2|       pointer|
|wa_out_m_buffer_2_din             |  out|    1|     ap_fifo|                                         wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_num_data_valid  |   in|    3|     ap_fifo|                                         wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_fifo_cap        |   in|    3|     ap_fifo|                                         wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_full_n          |   in|    1|     ap_fifo|                                         wa_out_m_buffer_2|       pointer|
|wa_out_m_buffer_2_write           |  out|    1|     ap_fifo|                                         wa_out_m_buffer_2|       pointer|
|empty                             |   in|   32|     ap_none|                                                     empty|        scalar|
|weights6_address0                 |  out|   15|   ap_memory|                                                  weights6|         array|
|weights6_ce0                      |  out|    1|   ap_memory|                                                  weights6|         array|
|weights6_q0                       |   in|    4|   ap_memory|                                                  weights6|         array|
|threshs6_address0                 |  out|    9|   ap_memory|                                                  threshs6|         array|
|threshs6_ce0                      |  out|    1|   ap_memory|                                                  threshs6|         array|
|threshs6_q0                       |   in|   16|   ap_memory|                                                  threshs6|         array|
+----------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

