/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  wire [3:0] _05_;
  wire [5:0] _06_;
  wire [4:0] _07_;
  wire [13:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [21:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [25:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [29:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [9:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_90z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[28] & in_data[55]);
  assign celloutsig_0_35z = ~(celloutsig_0_29z[6] & celloutsig_0_21z);
  assign celloutsig_0_58z = ~(celloutsig_0_27z & _00_);
  assign celloutsig_0_62z = ~(celloutsig_0_2z[13] & celloutsig_0_32z);
  assign celloutsig_0_66z = ~(in_data[56] & celloutsig_0_61z[2]);
  assign celloutsig_0_92z = ~(_02_ & celloutsig_0_30z);
  assign celloutsig_1_0z = ~(in_data[155] & in_data[186]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z & celloutsig_1_0z);
  assign celloutsig_1_15z = ~(celloutsig_1_7z & celloutsig_1_8z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z & celloutsig_1_2z);
  assign celloutsig_0_21z = ~(in_data[67] & celloutsig_0_19z);
  assign celloutsig_0_22z = ~(celloutsig_0_0z[8] & celloutsig_0_6z);
  assign celloutsig_0_32z = ~(celloutsig_0_9z & celloutsig_0_0z[13]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[124]);
  assign celloutsig_0_27z = ~(celloutsig_0_10z[1] | celloutsig_0_23z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_26z[4] | celloutsig_0_7z);
  assign celloutsig_0_30z = ~(celloutsig_0_25z[3] | celloutsig_0_25z[1]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z | celloutsig_1_5z) & in_data[152]);
  assign celloutsig_0_41z = ~(celloutsig_0_11z ^ celloutsig_0_15z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[1] ^ celloutsig_0_3z);
  assign celloutsig_0_67z = ~(celloutsig_0_44z ^ celloutsig_0_11z);
  assign celloutsig_0_19z = ~(celloutsig_0_9z ^ celloutsig_0_14z[3]);
  reg [8:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 9'h000;
    else _30_ <= { celloutsig_0_45z[2:1], celloutsig_0_26z };
  assign { _04_[8:6], _00_, _04_[4:0] } = _30_;
  reg [3:0] _31_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_45z[4], celloutsig_0_1z };
  assign { _02_, _05_[2:0] } = _31_;
  reg [5:0] _32_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 6'h00;
    else _32_ <= { celloutsig_0_40z[4:3], celloutsig_0_14z };
  assign { _06_[5:1], _03_ } = _32_;
  reg [4:0] _33_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _33_ <= 5'h00;
    else _33_ <= celloutsig_0_72z;
  assign { _01_, _07_[3:0] } = _33_;
  assign celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_3z } & { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_69z = { celloutsig_0_23z[13:5], celloutsig_0_67z } & { celloutsig_0_0z[13:5], celloutsig_0_41z };
  assign celloutsig_0_13z = { celloutsig_0_2z[16:11], celloutsig_0_8z } & celloutsig_0_10z[6:0];
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_12z } & { celloutsig_0_0z[11:10], celloutsig_0_1z };
  assign celloutsig_0_17z = in_data[77:56] & { celloutsig_0_16z[3], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_37z = celloutsig_0_31z >= celloutsig_0_23z[12:9];
  assign celloutsig_0_60z = { celloutsig_0_2z[23:20], celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_1z } >= { _06_[4], celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_35z };
  assign celloutsig_0_8z = { celloutsig_0_0z[11:5], celloutsig_0_6z, celloutsig_0_5z } >= { celloutsig_0_2z[27:25], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[49:43], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z } >= { celloutsig_0_2z[14:7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[183:176] >= in_data[123:116];
  assign celloutsig_0_11z = { celloutsig_0_2z[25:10], celloutsig_0_5z } >= celloutsig_0_2z[29:13];
  assign celloutsig_0_5z = { celloutsig_0_0z[12:5], celloutsig_0_4z } > celloutsig_0_0z[13:2];
  assign celloutsig_0_93z = { celloutsig_0_50z, celloutsig_0_29z, celloutsig_0_66z, celloutsig_0_60z, celloutsig_0_5z } > { celloutsig_0_90z[6:2], celloutsig_0_67z, celloutsig_0_15z, celloutsig_0_62z, celloutsig_0_58z, celloutsig_0_37z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_27z };
  assign celloutsig_1_5z = { in_data[138:128], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } > { in_data[152:145], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_50z = ! { celloutsig_0_21z, celloutsig_0_12z, _04_[8:6], _00_, _04_[4:0] };
  assign celloutsig_1_8z = ! { in_data[128:123], celloutsig_1_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_0z[12:4], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_44z = { celloutsig_0_14z[3], celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_22z } < { celloutsig_0_23z[16:6], celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_32z };
  assign celloutsig_0_7z = celloutsig_0_0z[9:2] < { in_data[79:76], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[185:181], celloutsig_1_2z } < { in_data[151:148], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[95:77], celloutsig_0_9z } < celloutsig_0_2z[25:6];
  assign celloutsig_0_18z = { celloutsig_0_10z[5], celloutsig_0_13z, celloutsig_0_1z } < { celloutsig_0_0z[10:1], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_2z[8:5] < { celloutsig_0_1z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_36z = ~^ { celloutsig_0_13z[0], celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[28:2], celloutsig_0_1z } << { celloutsig_0_0z[6:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_27z, celloutsig_0_25z } >>> in_data[81:77];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } >>> { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_10z = in_data[20:10] >>> { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_29z = celloutsig_0_17z[17:7] >>> { celloutsig_0_16z[2:1], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[88:75] - in_data[81:68];
  assign celloutsig_0_52z = { celloutsig_0_25z[3:1], celloutsig_0_41z, celloutsig_0_30z } - { celloutsig_0_2z[0], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_32z };
  assign celloutsig_0_61z = celloutsig_0_52z - { _06_[4:1], _03_ };
  assign celloutsig_0_90z = { celloutsig_0_33z[1], _01_, _07_[3:0], celloutsig_0_6z, celloutsig_0_19z } - celloutsig_0_69z[7:0];
  assign celloutsig_0_1z = in_data[8:6] - celloutsig_0_0z[3:1];
  assign celloutsig_0_23z = { celloutsig_0_10z[9:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_18z } - celloutsig_0_2z[28:3];
  assign celloutsig_0_25z = { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_20z } - { celloutsig_0_10z[4:2], celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_29z[5:3], celloutsig_0_3z } - { celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_45z = celloutsig_0_2z[14:10] ~^ { celloutsig_0_26z[4:1], celloutsig_0_36z };
  assign celloutsig_0_72z = celloutsig_0_61z ~^ celloutsig_0_13z[5:1];
  assign celloutsig_0_14z = in_data[95:92] ~^ { celloutsig_0_0z[9:7], celloutsig_0_9z };
  assign celloutsig_0_26z = celloutsig_0_17z[12:6] ~^ { celloutsig_0_14z[2:0], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_33z = { celloutsig_0_31z[3], celloutsig_0_4z } ~^ { celloutsig_0_10z[9:8], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_22z };
  assign _04_[5] = _00_;
  assign _05_[3] = _02_;
  assign _06_[0] = _03_;
  assign _07_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
