* PSpice Model Editor - Version 16.0.0
*$
* TPS22929D 
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS22929D
* Date: 16AUG2013 
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.0.0.p001
* EVM Order Number: TPS2292xEVM-661 EVM
* EVM Users Guide: SLVU537-September 2011
* Datasheet: SLVSB39-DECEMBER 2011
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Switching Characteristics and variation with VIN
*      b. RON and variation with VIN
*      c. Quiescent Current v/s VIN at room temperature
*      d. IIN(OFF) v/s VIN at room temperature
*	   e. Under Voltage Lockout
*      f. Reverse Current Protection
* 2. Temperature effects are not been modeled. 
*
*****************************************************************************
.SUBCKT TPS22929D ON VIN VOUT GND
X_U1_U44         U1_ON_INT1 ON_INT U1_N427944 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM5         U1_N14557767 0 VALUE { IF(V(U1_ON_INT1) < 0.5, V(VIN),0)    }
X_U1_S1    U1_N427964 0 U1_N427858 0 CONTROL_U1_S1 
D_U1_D3         U1_N427858 U1_N14507001 DD 
G_U1_G4         U1_N427858 0 TABLE { V(U1_N14557703, 0) } 
+ ( (0,0)(1.5,29.85u)(3.3,67u)(5,108u) )
X_U1_S2    U1_N427944 0 U1_N427908 U1_N427858 CONTROL_U1_S2 
E_U1_ABM4         U1_N14556373 0 VALUE { IF(V(U1_ON_INT1) >= 0.5, V(VIN),0)   
+  }
X_U1_U1         ON U1_VON_TH U1_N00271 U1_ON_INT1 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R3         U1_N14557767 U1_N14557703  10 TC=0,0 
X_U1_U46         ON_INT U1_ON_INT1 U1_N427964 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U1_G3         U1_N14507001 U1_N427858 TABLE { V(U1_N14556309, 0) } 
+ ( (0,0)(1.5,1.77u)(3.3,0.707u)(5,3.78u) )
V_U1_V5         U1_N14507001 0 2
C_U1_C4         0 U1_N14557703  1n  
E_U1_E1         U1_VON_TH 0 TABLE { V(VIN, 0) } 
+ ( (1.5,0.6)(1.8,0.64)(2.5,0.68)(3.3,0.72)(4.2,0.76)(5,0.8) )
X_U1_U43         U1_N427858 ON_INT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R2         U1_N14556373 U1_N14556309  10 TC=0,0 
V_U1_V2         U1_N00271 0 0.01
C_U1_C3         0 U1_N14556309  1n  
C_U1_C1         0 U1_N427858  1n  
V_U1_V4         U1_N427908 0 1
R_U2_R4         U2_N14617627 U2_UVLO_TH  100k  
E_U2_E2         U2_N14578920 VOUT TABLE { V(U2_N14583417, 0) } 
+ (
+  (3.3,0.14m)(3.5,0.64E-3)(3.9,1.68E-3)(4.3,2.5E-3)(4.9,3.48E-3)(5.25,3.92m)(5.5,4.26m)
+  )
X_U2_S1    ON_INT 0 VOUT GND DRIVER_U2_S1 
R_U2_R6         U2_N146234480 U2_VRCP  500  
C_U2_C7         0 U2_N14594869  0.15u  
E_U2_ABM9         U2_N14524493 0 VALUE { V(VIN)    }
E_U2_ABM3         U2_N14554417 0 VALUE { IF(V(ON_INT) >= 0.5, V(VIN),0)    }
E_U2_ABM8         U2_N146234480 0 VALUE { IF((V(VOUT)-V(VIN))>77m, 1, 0.2)    }
R_U2_R5         U2_N14617725 U2_UVLO  500  
G_U2_G2         U2_VGATE 0 TABLE { V(U2_N14553129, 0) } 
+ ( (0,0)(1.5,64.6n)(3.3,260n)(5,435n) )
M_U2_M2         U2_N14526547 U2_VGATE VIN VIN PMOS01           
E_U2_E1         U2_N14526547 U2_N14578920 TABLE { V(U2_N14581980, 0) } 
+ (
+  (1.5,2.3E-5)(1.7,3.6E-3)(1.9,6.1E-3)(2.1,7.9E-3)(2.3,9.2E-3)(2.5,1E-2)(2.7,1.1E-2)(2.9,1.2E-2)(3.3,1.32E-2)
+  )
R_U2_R1         U2_N14554417 U2_N14553129  10 TC=0,0 
V_U2_V7         U2_N14617627 0 1.2
D_U2_D4         U2_N14526547 U2_N14519050 DD 
G_U2_G3         0 U2_VGATE VALUE { IF(V(U2_VRCP, 0) > 0.5, 330.2u, 0) }
C_U2_C1         0 U2_N14553129  1n  
G_U2_ABMI1         U2_UVLO_TH 0 VALUE { IF(V(U2_UVLO)<0.5, 0, 5.6u)    }
E_U2_ABM7         U2_N14617725 0 VALUE { IF(V(VIN) > V(U2_UVLO_TH), 1, 0)    }
X_U2_S2    VIN 0 VOUT U2_N14594869 DRIVER_U2_S2 
C_U2_C4         U2_N14526547 U2_VGATE  0.3575n  
X_U2_S3    U2_UVLO 0 VOUT 0 DRIVER_U2_S3 
D_U2_D6         U2_VGATE U2_N14524493 DD 
E_U2_ABM6         U2_N14583417 0 VALUE { V(VIN)    }
C_U2_C5         U2_VGATE VIN  0.3603n  
G_U2_ABM2I1         U2_N14524493 U2_VGATE VALUE { IF ( V(ON_INT) < 0.5 ,  
+ (840 * V(VIN) - 575) * 1u , 0)   }
X_U2_S4    U2_VRCP 0 VIN U2_N14519050 DRIVER_U2_S4 
C_U2_C8         0 U2_UVLO  3p  
D_U2_D5         0 U2_VGATE DD 
E_U2_ABM5         U2_N14581980 0 VALUE { V(VIN)    }
C_U2_C6         GND VOUT  45.9n  
C_U2_C9         0 U2_VRCP  3p  
R_U3_R2         U3_N14550194 U3_N14548749  10 TC=0,0 
C_U3_C2         0 U3_N14548749  1n  
G_U3_G2         VIN GND TABLE { V(U3_N14548749, 0) } 
+ ( (0,0)(1.5,0.1u)(2.5,0.2u)(3.6,0.2u)(4.2,0.3u)(5.25,0.8u)(5.5,1.2u) )
G_U3_G1         VIN GND TABLE { V(U3_N14543258, 0) } 
+ ( (0,0)(1.5,0.8u)(2.5,1u)(3.6,2u)(4.2,2.1u)(5.25,2.2u) )
C_U3_C1         0 U3_N14543258  1n  
E_U3_ABM1         U3_N14549380 0 VALUE { IF (V(ON_INT) >= 0.5 , V(VIN) ,  0)   
+  }
E_U3_ABM2         U3_N14550194 0 VALUE { IF (V(ON_INT) < 0.5 , V(VIN) ,  0)   
+  }
R_U3_R1         U3_N14549380 U3_N14543258  10 TC=0,0
.ENDS TPS22929D
*$
.subckt CONTROL_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CONTROL_U1_S1
*$
.subckt CONTROL_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CONTROL_U1_S2
*$
.subckt DRIVER_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=10e6 Ron=145 Voff=0.8 Von=0.2
.ends DRIVER_U2_S1
*$
.subckt DRIVER_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10e6 Ron=1m Voff=3.4 Von=4.9
.ends DRIVER_U2_S2
*$
.subckt DRIVER_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=10e6 Ron=1m Voff=0.8 Von=0.2
.ends DRIVER_U2_S3
*$
.subckt DRIVER_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=1e9 Ron=12 Voff=0.9V Von=0.1V
.ends DRIVER_U2_S4
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.MODEL DD D( IS=1F N=0.01 TT = 10p )
*$
.model PMOS01 PMOS
+ VTO     = -0.4
+ KP      = 7.1
+ LAMBDA  = 0.001
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
* RVAR : variable resistance, proportional to voltage : Rout= Rref*Vctrl
.subckt rvar 101 102 201 202 Params: Rref=1
* nodes : 101 102 : nodes between which variable resistance is placed
* 201 202 : nodes to whose voltage the resistance is proportional
* parameters : rref : reference value of the resistance
rin 201 202 1G; input resistance
r 301 0 {rref}
fcopy 0 301 vsense 1; copy output current thru Z
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl
vsense 106 102 0; sense iout
.ends
*$
