/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  reg [6:0] _05_;
  reg [4:0] _06_;
  reg [6:0] _07_;
  wire [5:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [23:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [17:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = _00_ ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_0_5z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z | celloutsig_0_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z[0] | celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z | celloutsig_0_10z);
  assign celloutsig_1_13z = ~((celloutsig_1_1z | _01_) & (in_data[130] | celloutsig_1_3z[4]));
  assign celloutsig_0_24z = ~((celloutsig_0_9z | celloutsig_0_15z[2]) & (celloutsig_0_18z | celloutsig_0_8z));
  assign celloutsig_0_6z = ~(celloutsig_0_5z ^ celloutsig_0_2z);
  reg [10:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 11'h000;
    else _18_ <= celloutsig_1_0z[10:0];
  assign { _02_[10], _00_, _02_[8:0] } = _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= { in_data[3:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  reg [4:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 5'h00;
    else _20_ <= _03_;
  assign { _01_, _04_[3:0] } = _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 5'h00;
    else _06_ <= { in_data[37:36], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_15z[6:1], celloutsig_0_3z };
  reg [5:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 6'h00;
    else _23_ <= celloutsig_1_3z[8:3];
  assign { _08_[5], _03_ } = _23_;
  assign celloutsig_1_3z = { in_data[152:144], celloutsig_1_2z, celloutsig_1_1z } & { in_data[156:147], celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_0z[10:0] === in_data[143:133];
  assign celloutsig_1_17z = { celloutsig_1_16z[17:10], celloutsig_1_10z } && celloutsig_1_14z[18:10];
  assign celloutsig_0_8z = { _05_[5:2], celloutsig_0_0z } && _05_[5:1];
  assign celloutsig_0_3z = { in_data[48:34], celloutsig_0_2z } && in_data[49:34];
  assign celloutsig_1_2z = in_data[120:118] && { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_22z = ! { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_23z = ! { _07_[3:2], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_0z[3:0] || { in_data[118:116], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[54:47] % { 1'h1, _05_[4:0], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z } % { 1'h1, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[16:3], celloutsig_0_8z, celloutsig_0_1z } != { _05_, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_7z = - { in_data[156:155], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_16z = - { celloutsig_1_14z[22:7], celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_15z = - { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_7z } !== { celloutsig_0_11z[0], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z, _06_, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_24z } !== { celloutsig_0_15z[5:3], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_23z, _05_, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_1_9z = & { celloutsig_1_5z, in_data[185:183] };
  assign celloutsig_0_0z = | in_data[41:29];
  assign celloutsig_1_1z = | in_data[166:162];
  assign celloutsig_1_18z = ~^ { celloutsig_1_16z[17:2], _02_[10], _00_, _02_[8:0], celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_1_19z = ^ { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_10z = ^ { celloutsig_0_7z[7:2], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_2z = ^ in_data[94:91];
  assign celloutsig_1_14z = in_data[144:121] ~^ { in_data[153:131], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[136:125] ~^ in_data[185:174];
  assign _02_[9] = _00_;
  assign _04_[4] = _01_;
  assign _08_[4:0] = _03_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
