\hypertarget{_u_a_r_t__private_8h_source}{}\doxysection{UART\+\_\+private.\+h}
\label{_u_a_r_t__private_8h_source}\index{COTS/MCAL/UART/UART\_private.h@{COTS/MCAL/UART/UART\_private.h}}
\mbox{\hyperlink{_u_a_r_t__private_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00001}00001 \textcolor{comment}{/* FILENAME: UART\_private  }}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00002}00002 \textcolor{comment}{*  Author:  Ali El Bana}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00003}00003 \textcolor{comment}{*  Version:  V1.0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00004}00004 \textcolor{comment}{*  DATE:   Fri 10/14/2022}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00005}00005 \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00006}00006 \textcolor{preprocessor}{\#ifndef \_UART\_private\_H}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00007}00007 \textcolor{preprocessor}{\#define \_UART\_private\_H}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00008}00008 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00009}00009 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00010}\mbox{\hyperlink{_u_a_r_t__private_8h_abd6dd99fff6cd5c0374780fd72a61e6e}{00010}} \textcolor{preprocessor}{\#define UART\_DIV\_SAMPLING16(\_PCLK\_, \_BAUD\_)            ((u32\_t)((((u64\_t)(\_PCLK\_))*25U)/(4U*((u64\_t)(\_BAUD\_)))))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00011}\mbox{\hyperlink{_u_a_r_t__private_8h_a9cd479aff25c454d9d4f3c1c20517c86}{00011}} \textcolor{preprocessor}{\#define UART\_DIVMANT\_SAMPLING16(\_PCLK\_, \_BAUD\_)        (UART\_DIV\_SAMPLING16((\_PCLK\_), (\_BAUD\_))/100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00012}\mbox{\hyperlink{_u_a_r_t__private_8h_ade99ebfd7502df11b366c48fac5417d7}{00012}} \textcolor{preprocessor}{\#define UART\_DIVFRAQ\_SAMPLING16(\_PCLK\_, \_BAUD\_)        ((((UART\_DIV\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) -\/ (UART\_DIVMANT\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) * 100U)) * 16U) + 50U) / 100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00013}00013 \textcolor{comment}{/* UART BRR = mantissa + overflow + fraction}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00014}00014 \textcolor{comment}{            = (UART DIVMANT << 4) + (UART DIVFRAQ \& 0xF0) + (UART DIVFRAQ \& 0x0FU) */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00015}\mbox{\hyperlink{_u_a_r_t__private_8h_aed98b14acfc939985cc9909a6fa64d71}{00015}} \textcolor{preprocessor}{\#define UART\_BRR\_SAMPLING16(\_PCLK\_, \_BAUD\_)            ((UART\_DIVMANT\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00016}00016 \textcolor{preprocessor}{                                                        (UART\_DIVFRAQ\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) \& 0xF0U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00017}00017 \textcolor{preprocessor}{                                                        (UART\_DIVFRAQ\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) \& 0x0FU))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00018}00018 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00019}\mbox{\hyperlink{_u_a_r_t__private_8h_a97075bc06a62c182b0b9a00bbf04b170}{00019}} \textcolor{preprocessor}{\#define UART\_DIV\_SAMPLING8(\_PCLK\_, \_BAUD\_)             ((u32\_t)((((u64\_t)(\_PCLK\_))*25U)/(2U*((u64\_t)(\_BAUD\_)))))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00020}\mbox{\hyperlink{_u_a_r_t__private_8h_a3dafeed17fc4cf319b0dd88d7d0fb614}{00020}} \textcolor{preprocessor}{\#define UART\_DIVMANT\_SAMPLING8(\_PCLK\_, \_BAUD\_)         (UART\_DIV\_SAMPLING8((\_PCLK\_), (\_BAUD\_))/100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00021}\mbox{\hyperlink{_u_a_r_t__private_8h_ae0c8a28dbc006a93dd8e90e8ff8a37a0}{00021}} \textcolor{preprocessor}{\#define UART\_DIVFRAQ\_SAMPLING8(\_PCLK\_, \_BAUD\_)         ((((UART\_DIV\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) -\/ (UART\_DIVMANT\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) * 100U)) * 8U) + 50U) / 100U)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00022}00022 \textcolor{comment}{/* UART BRR = mantissa + overflow + fraction}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00023}00023 \textcolor{comment}{            = (UART DIVMANT << 4) + ((UART DIVFRAQ \& 0xF8) << 1) + (UART DIVFRAQ \& 0x07U) */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00024}\mbox{\hyperlink{_u_a_r_t__private_8h_ae36ed9e94681494a31a9d8a7bbcc1a2c}{00024}} \textcolor{preprocessor}{\#define UART\_BRR\_SAMPLING8(\_PCLK\_, \_BAUD\_)             ((UART\_DIVMANT\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00025}00025 \textcolor{preprocessor}{                                                        ((UART\_DIVFRAQ\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) \& 0xF8U) << 1U) + \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00026}00026 \textcolor{preprocessor}{                                                        (UART\_DIVFRAQ\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) \& 0x07U))}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00027}00027 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00028}00028 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00029}00029 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00030}00030 \textcolor{comment}{/*              SR BITS Mapping               */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00031}00031 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00032}00032 \textcolor{comment}{/*  Parity error                    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00033}\mbox{\hyperlink{_u_a_r_t__private_8h_ac18d18b90771b18977c5f93a36321557}{00033}} \textcolor{preprocessor}{\#define MUSART\_SR\_PE\_BIT    0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00034}00034 \textcolor{comment}{/*  Framing error                   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00035}\mbox{\hyperlink{_u_a_r_t__private_8h_abfd1944673197c6b0e511d0129793fbf}{00035}} \textcolor{preprocessor}{\#define MUSART\_SR\_FE\_BIT    1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00036}00036 \textcolor{comment}{/*  Noise error flag                */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00037}\mbox{\hyperlink{_u_a_r_t__private_8h_aa0ba433c7143ea2c33a7167a5a83bcc7}{00037}} \textcolor{preprocessor}{\#define MUSART\_SR\_NE\_BIT    2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00038}00038 \textcolor{comment}{/*  Overrun error                   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00039}\mbox{\hyperlink{_u_a_r_t__private_8h_ac216f68a45cafa48709ac64616087602}{00039}} \textcolor{preprocessor}{\#define MUSART\_SR\_ORE\_BIT   3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00040}00040 \textcolor{comment}{/*  IDLE line detected              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00041}\mbox{\hyperlink{_u_a_r_t__private_8h_aefe09d1278fc0e60512b48ca066ffb84}{00041}} \textcolor{preprocessor}{\#define MUSART\_SR\_IDLE\_BIT  4}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00042}00042 \textcolor{comment}{/*  Read data register not empty    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00043}\mbox{\hyperlink{_u_a_r_t__private_8h_a115169432cbecb0767d67a593fabd84b}{00043}} \textcolor{preprocessor}{\#define MUSART\_SR\_RXNE\_BIT  5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00044}00044 \textcolor{comment}{/*  Transmission complete           */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00045}\mbox{\hyperlink{_u_a_r_t__private_8h_a1d10221aebb6e8592fbca9ffe0af7913}{00045}} \textcolor{preprocessor}{\#define MUSART\_SR\_TC\_BIT    6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00046}00046 \textcolor{comment}{/*  Transmit data register empty    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00047}\mbox{\hyperlink{_u_a_r_t__private_8h_a9fb4ebcfe1b22a7b96250ccde22b887e}{00047}} \textcolor{preprocessor}{\#define MUSART\_SR\_TXE\_BIT   7}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00048}00048 \textcolor{comment}{/*  LIN break detection flag        */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00049}\mbox{\hyperlink{_u_a_r_t__private_8h_a380b8c035ea1c34817cfe772a78cb1c3}{00049}} \textcolor{preprocessor}{\#define MUSART\_SR\_LBD\_BIT   8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00050}00050 \textcolor{comment}{/*  CTS flag                        */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00051}\mbox{\hyperlink{_u_a_r_t__private_8h_a428b426498a31a34812ed265de7664f6}{00051}} \textcolor{preprocessor}{\#define MUSART\_SR\_CTS\_BIT   9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00052}00052 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00053}00053 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00054}00054 \textcolor{comment}{/*              CR1 BITS Mapping              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00055}00055 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00056}00056 \textcolor{comment}{/*  Send break  bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00057}\mbox{\hyperlink{_u_a_r_t__private_8h_ab20477c483c28c87927d06ef770e2ad3}{00057}} \textcolor{preprocessor}{\#define MUSART\_CR1\_SBK\_BIT  0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00058}00058 \textcolor{comment}{/*  Recevier Wakeup bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00059}\mbox{\hyperlink{_u_a_r_t__private_8h_a92ae80507ab88480bed25805c70a657b}{00059}} \textcolor{preprocessor}{\#define MUSART\_CR1\_RWU\_BIT  1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00060}00060 \textcolor{comment}{/*  Recevier Enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00061}\mbox{\hyperlink{_u_a_r_t__private_8h_af075c44b5c18bbf9aded7ff89a966376}{00061}} \textcolor{preprocessor}{\#define MUSART\_CR1\_RE\_BIT   2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00062}00062 \textcolor{comment}{/*  Transmitter Enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00063}\mbox{\hyperlink{_u_a_r_t__private_8h_a9d1bbbd383d81b3e9d4b657abe2c401a}{00063}} \textcolor{preprocessor}{\#define MUSART\_CR1\_TE\_BIT   3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00064}00064 \textcolor{comment}{/*  IDLE interrupt enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00065}\mbox{\hyperlink{_u_a_r_t__private_8h_a1319de385bed6d81360463c106903591}{00065}} \textcolor{preprocessor}{\#define MUSART\_CR1\_IDLEIE\_BIT   4}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00066}00066 \textcolor{comment}{/*  RXNEIE interrupt enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00067}\mbox{\hyperlink{_u_a_r_t__private_8h_a5507a61546d8ae77e5baf30e501a1026}{00067}} \textcolor{preprocessor}{\#define MUSART\_CR1\_RXNEIE\_BIT   5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00068}00068 \textcolor{comment}{/*  Transmission complete interrupt enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00069}\mbox{\hyperlink{_u_a_r_t__private_8h_a80c7c65694c756fb9f99e97c4c5c8263}{00069}} \textcolor{preprocessor}{\#define MUSART\_CR1\_TCIE\_BIT     6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00070}00070 \textcolor{comment}{/*  TXE interrupt enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00071}\mbox{\hyperlink{_u_a_r_t__private_8h_adf3f133baa1b239f7de16c0026fe3b43}{00071}} \textcolor{preprocessor}{\#define MUSART\_CR1\_TXEIE\_BIT    7}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00072}00072 \textcolor{comment}{/*  PE interrupt enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00073}\mbox{\hyperlink{_u_a_r_t__private_8h_a90a0c6e4029830ee2e3a476861a8594a}{00073}} \textcolor{preprocessor}{\#define MUSART\_CR1\_PEIE\_BIT     8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00074}00074 \textcolor{comment}{/*  Parity selection bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00075}\mbox{\hyperlink{_u_a_r_t__private_8h_a3a17627d8072b5eccf0b0c9d65ca08cb}{00075}} \textcolor{preprocessor}{\#define MUSART\_CR1\_PS\_BIT       9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00076}00076 \textcolor{comment}{/*  Parity control enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00077}\mbox{\hyperlink{_u_a_r_t__private_8h_a3869b2fa48a3c7ad277eeb32ac8b6f9b}{00077}} \textcolor{preprocessor}{\#define MUSART\_CR1\_PCE\_BIT      10}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00078}00078 \textcolor{comment}{/*  Wakeup method bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00079}\mbox{\hyperlink{_u_a_r_t__private_8h_a6883e68ab1b9d4e2e9402fc3875aaf85}{00079}} \textcolor{preprocessor}{\#define MUSART\_CR1\_WAKE\_BIT     11}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00080}00080 \textcolor{comment}{/*  Word length bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00081}\mbox{\hyperlink{_u_a_r_t__private_8h_a2e075bd040d19bcf801cd2a8ac7946c8}{00081}} \textcolor{preprocessor}{\#define MUSART\_CR1\_M\_BIT        12}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00082}00082 \textcolor{comment}{/*  USART enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00083}\mbox{\hyperlink{_u_a_r_t__private_8h_a350860889903501c94a59df0ad77dacd}{00083}} \textcolor{preprocessor}{\#define MUSART\_CR1\_UE\_BIT       13}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00084}00084 \textcolor{comment}{/*  USART Oversampling bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00085}\mbox{\hyperlink{_u_a_r_t__private_8h_a291d33518a88ef7cd163b3a6fb4feef8}{00085}} \textcolor{preprocessor}{\#define MUSART\_CR1\_OVER8\_BIT    15}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00086}00086 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00087}00087 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00088}00088 \textcolor{comment}{/*              CR2 BITS Mapping              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00089}00089 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00090}00090 \textcolor{comment}{/*  Address of the USART node bits  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00091}\mbox{\hyperlink{_u_a_r_t__private_8h_af1814754726fd69c983720b9251f2cf7}{00091}} \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD0\_BIT     0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00092}\mbox{\hyperlink{_u_a_r_t__private_8h_a755c70aab09fce20586df8e74772fb98}{00092}} \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD1\_BIT     1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00093}\mbox{\hyperlink{_u_a_r_t__private_8h_a8e1bb4c49e15dda0e86ca159514bad31}{00093}} \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD2\_BIT     2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00094}\mbox{\hyperlink{_u_a_r_t__private_8h_af5653a175ec110191cf40ae280cdae1c}{00094}} \textcolor{preprocessor}{\#define MUSART\_CR2\_ADD3\_BIT     3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00095}00095 \textcolor{comment}{/*  lin break detection length bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00096}\mbox{\hyperlink{_u_a_r_t__private_8h_a8945ba32448a2e48daf0f83e1fd42a8c}{00096}} \textcolor{preprocessor}{\#define MUSART\_CR2\_LBDL\_BIT 5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00097}00097 \textcolor{comment}{/*  LIN break detection interrupt enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00098}\mbox{\hyperlink{_u_a_r_t__private_8h_aba7a456449a2be05421a285b57879b07}{00098}} \textcolor{preprocessor}{\#define MUSART\_CR2\_LBDIE\_BIT        6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00099}00099 \textcolor{comment}{/*  Last bit clock pulse bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00100}\mbox{\hyperlink{_u_a_r_t__private_8h_a0122e3c65a33534eac8732a2e917845d}{00100}} \textcolor{preprocessor}{\#define MUSART\_CR2\_LBCL\_BIT     8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00101}00101 \textcolor{comment}{/*  Clock phase bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00102}\mbox{\hyperlink{_u_a_r_t__private_8h_a4ec84796cf476540e9a14223500966d6}{00102}} \textcolor{preprocessor}{\#define MUSART\_CR2\_CPHA\_BIT     9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00103}00103 \textcolor{comment}{/*  Clock polarity bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00104}\mbox{\hyperlink{_u_a_r_t__private_8h_a13d03234ac40d29225e0c649e9b0e587}{00104}} \textcolor{preprocessor}{\#define MUSART\_CR2\_CPOL\_BIT     10}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00105}00105 \textcolor{comment}{/*  Clock enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00106}\mbox{\hyperlink{_u_a_r_t__private_8h_aea289c162882585123e7b0295fa4b77b}{00106}} \textcolor{preprocessor}{\#define MUSART\_CR2\_CLKEN\_BIT    11}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00107}00107 \textcolor{comment}{/*  STOP bit start */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00108}\mbox{\hyperlink{_u_a_r_t__private_8h_a980d75b6894b27927b1f6a1c96f72366}{00108}} \textcolor{preprocessor}{\#define MUSART\_CR2\_STOP\_BIT     12}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00109}00109 \textcolor{comment}{/*  STOP bits   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00110}\mbox{\hyperlink{_u_a_r_t__private_8h_a6efdb1a19e055a17ef0332c785ddb7e3}{00110}} \textcolor{preprocessor}{\#define MUSART\_CR2\_STOP0\_BIT    12}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00111}\mbox{\hyperlink{_u_a_r_t__private_8h_aad54681e707cc9e15c11c696ef19de85}{00111}} \textcolor{preprocessor}{\#define MUSART\_CR2\_STOP1\_BIT    13}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00112}00112 \textcolor{comment}{/*  LIN mode enable bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00113}\mbox{\hyperlink{_u_a_r_t__private_8h_aa018fbd0697fb86da66ffb37286aed42}{00113}} \textcolor{preprocessor}{\#define MUSART\_CR2\_LINEN\_BIT    14}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00114}00114 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00115}00115 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00116}00116 \textcolor{comment}{/*              CR3 BITS Mapping              */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00117}00117 \textcolor{comment}{/**********************************************/}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00118}00118 \textcolor{comment}{/*  CTS interrupt enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00119}\mbox{\hyperlink{_u_a_r_t__private_8h_a7a3961a1a0ebe6a86489875249aade27}{00119}} \textcolor{preprocessor}{\#define MUSART\_CR3\_CTSIE\_BIT    10}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00120}00120 \textcolor{comment}{/*  CTS enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00121}\mbox{\hyperlink{_u_a_r_t__private_8h_af1ba7620f2afa1314205dc1aca34da4a}{00121}} \textcolor{preprocessor}{\#define MUSART\_CR3\_CTSE\_BIT     9}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00122}00122 \textcolor{comment}{/*  RTS enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00123}\mbox{\hyperlink{_u_a_r_t__private_8h_a5a27d1942bd6f54db62eef89c8d19199}{00123}} \textcolor{preprocessor}{\#define MUSART\_CR3\_RTSE\_BIT     8}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00124}00124 \textcolor{comment}{/*  DMA enable transmitter bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00125}\mbox{\hyperlink{_u_a_r_t__private_8h_a9427e7060647286b8f5803eb1c9dd8a2}{00125}} \textcolor{preprocessor}{\#define MUSART\_CR3\_DMAT\_BIT     7}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00126}00126 \textcolor{comment}{/*  DMA enable receiver bit */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00127}\mbox{\hyperlink{_u_a_r_t__private_8h_a959fcfab6a24e6540ee534bd22439bb8}{00127}} \textcolor{preprocessor}{\#define MUSART\_CR3\_DMAR\_BIT     6}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00128}00128 \textcolor{comment}{/*  Smartcard mode enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00129}\mbox{\hyperlink{_u_a_r_t__private_8h_a620db1948e2e8caee1334746facd5f89}{00129}} \textcolor{preprocessor}{\#define MUSART\_CR3\_SCEN\_BIT     5}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00130}00130 \textcolor{comment}{/*  Smartcard NACK enable bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00131}\mbox{\hyperlink{_u_a_r_t__private_8h_aec1e59d0d8728b3b79f6b3094b6b12da}{00131}} \textcolor{preprocessor}{\#define MUSART\_CR3\_NACK\_BIT     4}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00132}00132 \textcolor{comment}{/*  Half-\/duplex selection bit   */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00133}\mbox{\hyperlink{_u_a_r_t__private_8h_a013bf4e007dcb9b50391797feb3e94d4}{00133}} \textcolor{preprocessor}{\#define MUSART\_CR3\_HDSEL\_BIT    3}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00134}00134 \textcolor{comment}{/*  IrDA low-\/power bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00135}\mbox{\hyperlink{_u_a_r_t__private_8h_ae5a23e51d15e6f4b71eb9c2c6ccd9e73}{00135}} \textcolor{preprocessor}{\#define MUSART\_CR3\_IRLP\_BIT     2}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00136}00136 \textcolor{comment}{/*  IrDA mode enable bit    */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00137}\mbox{\hyperlink{_u_a_r_t__private_8h_a520e516ccb0ea2e4ba379aa53a24340d}{00137}} \textcolor{preprocessor}{\#define MUSART\_CR3\_IREN\_BIT     1}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00138}00138 \textcolor{comment}{/*  Error interrupt enable bit  */}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00139}\mbox{\hyperlink{_u_a_r_t__private_8h_aa6b2b2fcfdad3cae9e21227107967afb}{00139}} \textcolor{preprocessor}{\#define MUSART\_CR3\_EIE\_BIT      0}}
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00140}00140 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00141}00141 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00143}00143 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00145}00145 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00146}00146 }
\DoxyCodeLine{\Hypertarget{_u_a_r_t__private_8h_source_l00147}00147 \textcolor{preprocessor}{\#endif }\textcolor{comment}{//\_UART\_private\_H}}

\end{DoxyCode}
