$date
	Sun Jan  9 15:48:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Kmap1 $end
$scope module U0 $end
$var wire 1 ! a $end
$upscope $end
$upscope $end
$scope module tb_Kmap1 $end
$scope module U0 $end
$var wire 1 " b $end
$upscope $end
$upscope $end
$scope module tb_Kmap1 $end
$scope module U0 $end
$var wire 1 # c $end
$upscope $end
$upscope $end
$scope module tb_Kmap1 $end
$scope module U0 $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1$
1#
#10
1$
1"
0#
#15
1#
#20
1!
0"
0#
#25
1#
#30
1"
0#
#35
1#
#45
