Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Feb  4 17:43:10 2023
| Host         : DESKTOP-SNDUETL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rete_16_4_timing_summary_routed.rpt -pb rete_16_4_timing_summary_routed.pb -rpx rete_16_4_timing_summary_routed.rpx -warn_on_violation
| Design       : rete_16_4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[3]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 5.154ns (53.321%)  route 4.512ns (46.679%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  s[3] (IN)
                         net (fo=0)                   0.000     0.000    s[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  s_IBUF[3]_inst/O
                         net (fo=4, routed)           2.010     3.487    demux/s_IBUF[3]
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.124     3.611 r  demux/y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.502     6.113    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.666 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.666    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[4]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 5.137ns (54.671%)  route 4.259ns (45.329%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  s[4] (IN)
                         net (fo=0)                   0.000     0.000    s[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  s_IBUF[4]_inst/O
                         net (fo=4, routed)           1.818     3.311    demux/s_IBUF[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     3.435 r  demux/y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.441     5.876    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.396 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.396    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[4]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.901ns  (logic 5.167ns (58.052%)  route 3.734ns (41.948%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  s[4] (IN)
                         net (fo=0)                   0.000     0.000    s[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  s_IBUF[4]_inst/O
                         net (fo=4, routed)           1.858     3.351    s_IBUF[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     3.475 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.350    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.901 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.901    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[4]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.896ns  (logic 5.152ns (57.915%)  route 3.744ns (42.085%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  s[4] (IN)
                         net (fo=0)                   0.000     0.000    s[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  s_IBUF[4]_inst/O
                         net (fo=4, routed)           1.821     3.314    demux/s_IBUF[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     3.438 r  demux/y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.923     5.360    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.896 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.896    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.544ns (63.272%)  route 0.896ns (36.728%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  s_IBUF[1]_inst/O
                         net (fo=4, routed)           0.471     0.718    s_IBUF[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.763 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.188    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.440 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.440    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[5]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.546ns (63.163%)  route 0.902ns (36.837%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  s[5] (IN)
                         net (fo=0)                   0.000     0.000    s[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  s_IBUF[5]_inst/O
                         net (fo=4, routed)           0.452     0.717    demux/s_IBUF[5]
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.762 r  demux/y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.212    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.448 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.448    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[5]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.531ns (57.869%)  route 1.115ns (42.131%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  s[5] (IN)
                         net (fo=0)                   0.000     0.000    s[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  s_IBUF[5]_inst/O
                         net (fo=4, routed)           0.453     0.718    demux/s_IBUF[5]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.763 r  demux/y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.662     1.425    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.646 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.646    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.546ns (57.218%)  route 1.156ns (42.782%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  s_IBUF[1]_inst/O
                         net (fo=4, routed)           0.470     0.717    demux/s_IBUF[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.762 r  demux/y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.686     1.448    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.701 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.701    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





