// Seed: 194123231
module module_0 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input wire id_13,
    input wand id_14,
    input tri1 id_15,
    input wor id_16
);
  tri id_18;
  assign id_18 = id_15;
  id_19 :
  assert property (@(negedge id_6) 1)
  else $display(id_11);
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    output supply1 id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14,
    output uwire id_15,
    input uwire id_16,
    output uwire id_17,
    input tri0 id_18,
    output supply1 id_19,
    output supply0 id_20,
    input wand id_21,
    input supply1 id_22,
    output tri0 id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri0 id_26,
    input tri id_27,
    input tri id_28,
    input uwire id_29,
    input uwire id_30,
    input wire id_31,
    input supply1 id_32,
    output supply1 id_33,
    input supply0 id_34,
    output supply0 id_35
    , id_58,
    input wor id_36,
    input tri1 id_37,
    input wire id_38,
    input supply1 id_39,
    input wor id_40,
    output wor id_41,
    input uwire id_42,
    output uwire id_43,
    output tri id_44,
    input wand id_45,
    input wire id_46,
    output wor id_47,
    output supply0 id_48,
    output supply1 id_49,
    input wand id_50,
    input supply1 id_51,
    output supply0 id_52,
    input supply1 id_53
    , id_59,
    output tri id_54,
    input wor id_55,
    output tri1 id_56
);
  reg id_60, id_61, id_62, id_63, id_64, id_65, id_66;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_24,
      id_7,
      id_53,
      id_4,
      id_18,
      id_1,
      id_52,
      id_1,
      id_55,
      id_13,
      id_6,
      id_5,
      id_53,
      id_50,
      id_5
  );
  assign modCall_1.type_26 = 0;
  always @(posedge id_40)
    if (1) id_61 <= id_0;
    else begin : LABEL_0
      id_59 <= id_65 - 1;
    end
  wire id_67;
  assign id_56 = 1;
endmodule
