============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 04 2022  09:59:11 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-901 ps) Setup Check with Pin address_pins__RC_CG_HIER_INST5/enl_reg/G->D
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[7]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__RC_CG_HIER_INST5/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     186                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-    1715                  
             Slack:=    -901                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[7]/C                      -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[7]/Q                      -       C->Q  F     DFRRX4         3 45.3   116   291     291 
  g138776/Q                                -       A->Q  R     INX4           2 58.5    90    76     367 
  g138781/Q                                -       A->Q  F     INX8           6 90.4    65    56     423 
  g138786/Q                                -       B->Q  R     NA2X2          1 12.4    98    78     501 
  g125952/Q                                -       A->Q  F     NO2X2          3 32.1    94    73     574 
  execute__g147031/Q                       -       A->Q  F     BUX4           4 43.1    64   110     683 
  execute__g147033/Q                       -       B->Q  R     NA2X4          4 37.8   123    91     774 
  g147035/Q                                -       A->Q  R     AND2X4         4 31.4    88   119     893 
  execute__g138389/Q                       -       A->Q  F     NA2X2          4 36.6   134    88     982 
  g161/Q                                   -       A->Q  R     NO2X2          1 18.1   148   108    1089 
  g158/Q                                   -       A->Q  F     NO2X4          1 25.0    71    50    1140 
  g144610/Q                                -       B->Q  R     NO3X4          1 20.8   166   122    1261 
  execute__g146235/Q                       -       B->Q  F     NA2X4          1 18.3    65    49    1310 
  g125/Q                                   -       A->Q  R     NO3X4          1 20.8   166    86    1396 
  g135645/Q                                -       B->Q  F     NA2X4          2 26.8    75    57    1453 
  g144964/Q                                -       A->Q  R     NO2X4          1 12.3    85    61    1514 
  g144963/Q                                -       A->Q  R     OR2X4          1 18.0    59    88    1602 
  g19/Q                                    -       A->Q  F     NA2X4          1 25.9    64    47    1648 
  address_pins__RC_CG_HIER_INST5/fopt/Q    -       A->Q  R     INX4           1 18.0    43    36    1684 
  address_pins__RC_CG_HIER_INST5/g9/Q      -       A->Q  F     NA2X4          1  9.4    40    31    1715 
  address_pins__RC_CG_HIER_INST5/enl_reg/D -       -     F     DLHQX1         1    -     -     0    1715 
#--------------------------------------------------------------------------------------------------------

