
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8936275 heartbeat IPC: 1.11903 cumulative IPC: 1.08836 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18377543 heartbeat IPC: 1.05918 cumulative IPC: 1.0728 (Simulation time: 0 hr 1 min 29 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27541546 heartbeat IPC: 1.09123 cumulative IPC: 1.07909 (Simulation time: 0 hr 2 min 19 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26874610 cumulative IPC: 1.07909 (Simulation time: 0 hr 2 min 19 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07909 instructions: 29000001 cycles: 26874610
L1D TOTAL     ACCESS:   17535892  HIT:   17372229  MISS:     163663
L1D LOAD      ACCESS:    9283464  HIT:    9276632  MISS:       6832
L1D RFO       ACCESS:    2531989  HIT:    2500646  MISS:      31343
L1D PREFETCH  ACCESS:    5720439  HIT:    5594951  MISS:     125488
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9693788  ISSUED:    9580437  USEFUL:     125022  USELESS:       5165
L1I TOTAL     ACCESS:    7402255  HIT:    7401924  MISS:        331
L1I LOAD      ACCESS:    7402255  HIT:    7401924  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     249691  HIT:     156663  MISS:      93028
L2C LOAD      ACCESS:       7076  HIT:       5637  MISS:       1439
L2C RFO       ACCESS:      29659  HIT:        159  MISS:      29500
L2C PREFETCH  ACCESS:     127219  HIT:      65134  MISS:      62085
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        808  USELESS:      61304
LLC TOTAL     ACCESS:     178262  HIT:      70830  MISS:     107432
LLC LOAD      ACCESS:       1439  HIT:        145  MISS:       1294
LLC RFO       ACCESS:      29500  HIT:          0  MISS:      29500
LLC PREFETCH  ACCESS:      62085  HIT:       2439  MISS:      59646
LLC WRITEBACK ACCESS:      85238  HIT:      68246  MISS:      16992
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         58  USELESS:      52909
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      55487  ROW_BUFFER_MISS:      34953
 DBUS_CONGESTED:      73231
 WQ ROW_BUFFER_HIT:      21718  ROW_BUFFER_MISS:      50352  FULL:          0

 AVG_CONGESTED_CYCLE: 14
