<?xml version="1.0" encoding="UTF-8"?>
<module id="TCP3D_3_CFG" HW_revision="" XML_version="1" description="">
  <!-- csl_tac_dataregs -->
  <register id="TCP3d_Periperal_ID_Register" offset="0x00000" width="32" description="TCP3d Periperal ID Register">
    <bitfield id="MINOR" width="6" begin="5" end="0" description="Minor revision Y code" rwaccess="R" />
    <bitfield id="CUSTOM" width="2" begin="7" end="6" description="Custom version code" rwaccess="R" />
    <bitfield id="MAJOR" width="3" begin="10" end="8" description="Major revision X code" rwaccess="R" />
    <bitfield id="RTL" width="5" begin="15" end="11" description="RTL Version R code" rwaccess="R" />
    <bitfield id="FUNCTION" width="12" begin="27" end="16" description="Function code assigned to TCP3" rwaccess="R" />
    <bitfield id="SCHEME" width="2" begin="31" end="30" description="Current scheme" rwaccess="R" />
  </register>
  <register id="TCP3d_Mode_Control_Register" offset="0x00004" width="32" description="TCP3d Mode Control Register">
    <bitfield id="MODE_SEL" width="2" begin="1" end="0" description="TCP3 mode i.e. binary, duo-binary, etc" rwaccess="RW" />
    <bitfield id="IN_MEM_DB_EN" width="1" begin="3" end="3" description="Input memory double buffer enable i.e. ping pong:" rwaccess="RW" />
    <bitfield id="ITG_EN" width="1" begin="4" end="4" description="Enable internal interleaver table generator for mode selected by MODE_SEL" rwaccess="RW" />
    <bitfield id="ERR_IGNORE_EN" width="1" begin="5" end="5" description="Enable feature where TCP3 only reports errors, but does not stop when an error is detected." rwaccess="RW" />
    <bitfield id="AUTO_TRIG_EN" width="1" begin="6" end="6" description="Enable feature where TCP3 is auto triggered when all of the systematic, parity 0 and parity 1 data for the code block has sent to the TCP3. This eliminates the requirement of triggering the TCP3 by writing to TCP3_TRIG_P0 or TCP3_TRIG_P1." rwaccess="RW" />
    <bitfield id="LTE_CRC_ISEL" width="1" begin="7" end="7" description="Select initial value used for LTE CRC calculation" rwaccess="RW" />
  </register>
  <register id="TCP3d_Endianess_Control_Register" offset="0x00008" width="32" description="TCP3d Endianess Control Register">
    <bitfield id="ENDIAN_INTR" width="1" begin="0" end="0" description="DSP format of interleaver indices in big endian mode. This bit has no effect if in little endian mode" rwaccess="RW" />
    <bitfield id="ENDIAN_INDATA" width="1" begin="1" end="1" description="DSP format of systematic and parity input data in big endian mode. This bit has no effect if in little endian mode." rwaccess="RW" />
  </register>
  <register id="TCP3d_Emulation_Control_Register" offset="0x0000c" width="32" description="TCP3d Emulation Control Register">
    <bitfield id="FREERUN" width="1" begin="0" end="0" description="FREERUN bit" rwaccess="RW" />
    <bitfield id="SOFT" width="1" begin="1" end="1" description="SOFT bit" rwaccess="RW" />
    <bitfield id="RT_SEL" width="1" begin="2" end="2" description="RT_SEL bit" rwaccess="RW" />
  </register>
  <register id="TCP3d_Execution_Control_Register_Process_0" offset="0x00100" width="32" description="TCP3d Execution Control Register Process 0">
    <bitfield id="EXE_CMD" width="3" begin="2" end="0" description="Execution commands" rwaccess="RW" />
  </register>
  <register id="TCP3d_Execution_Control_Register_Process_1" offset="0x00200" width="32" description="TCP3d Execution Control Register Process 1">
    <bitfield id="EXE_CMD" width="3" begin="2" end="0" description="Execution commands" rwaccess="RW" />
  </register>
  <register id="TCP3d_Status_Register_Process_0" offset="0x00104" width="32" description="TCP3d Status Register Process 0">
    <bitfield id="PROC_PEND" width="1" begin="0" end="0" description="Indicates when a process has been triggered but has not been serviced yet. In this case this bit stays high until PROC_BUSY is set for the process." rwaccess="R" />
    <bitfield id="PROC_BUSY" width="1" begin="1" end="1" description="Indicates if process is busy. i.e. executing" rwaccess="R" />
    <bitfield id="WAIT_WR_SYS" width="1" begin="2" end="2" description="Indicates if the TCP3 is waiting for the systematic data to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_P0" width="1" begin="3" end="3" description="Indicates if the TCP3 is waiting for the parity 0 data to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_P1" width="1" begin="4" end="4" description="Indicates if the TCP3 is waiting for the parity 1 data to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_IL" width="1" begin="5" end="5" description="Indicates if the TCP3 is waiting for interleaver indices to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_IC" width="1" begin="6" end="6" description="Indicates if the TCP3 is waiting for the input configuration registers to be loaded" rwaccess="R" />
    <bitfield id="WAIT_RD_SO" width="1" begin="7" end="7" description="Indicates if the TCP3 is waiting for soft output data to be read. In all modes except split mode, wait for all 3 soft output memories (systematic, parity 0, parity 1) to be read. In split mode, only need to wait for systematic output memory to be read" rwaccess="R" />
    <bitfield id="WAIT_RD_HD" width="1" begin="8" end="8" description="Indicates if the TCP3 is waiting for the hard decision data to be read" rwaccess="R" />
    <bitfield id="WAIT_RD_OS" width="1" begin="9" end="9" description="Indicates if the TCP3 is waiting for output status data to be read" rwaccess="R" />
    <bitfield id="EMU_HALT" width="1" begin="10" end="10" description="Indicates if the TCP3 has halted due to emulation (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="ACTIVE_ITR" width="4" begin="15" end="12" description="Active iteration status i.e. iteration count Final count held" rwaccess="R" />
    <bitfield id="TCP_IF_STATE" width="4" begin="19" end="16" description="State of the TCP3 interface state machine (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="SNR_EXCEED" width="2" begin="21" end="20" description="SNR status (final status held)" rwaccess="R" />
    <bitfield id="ACTIVE_MAP" width="2" begin="23" end="22" description="Active MAP Status (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="TCP_MAIN_STATE" width="4" begin="27" end="24" description="State of the TCP3 main state machine (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="LTE_CRC_CHK" width="1" begin="28" end="28" description="LTE CRC Check Status Updated after each CRC calculation in LTE mode; final value held" rwaccess="R" />
  </register>
  <register id="TCP3d_Status_Register_Process_1" offset="0x00204" width="32" description="TCP3d Status Register Process 1">
    <bitfield id="PROC_PEND" width="1" begin="0" end="0" description="Indicates when a process has been triggered but has not been serviced yet. In this case this bit stays high until PROC_BUSY is set for the process." rwaccess="R" />
    <bitfield id="PROC_BUSY" width="1" begin="1" end="1" description="Indicates if process is busy. i.e. executing" rwaccess="R" />
    <bitfield id="WAIT_WR_SYS" width="1" begin="2" end="2" description="Indicates if the TCP3 is waiting for the systematic data to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_P0" width="1" begin="3" end="3" description="Indicates if the TCP3 is waiting for the parity 0 data to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_P1" width="1" begin="4" end="4" description="Indicates if the TCP3 is waiting for the parity 1 data to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_IL" width="1" begin="5" end="5" description="Indicates if the TCP3 is waiting for interleaver indices to be loaded" rwaccess="R" />
    <bitfield id="WAIT_WR_IC" width="1" begin="6" end="6" description="Indicates if the TCP3 is waiting for the input configuration registers to be loaded" rwaccess="R" />
    <bitfield id="WAIT_RD_SO" width="1" begin="7" end="7" description="Indicates if the TCP3 is waiting for soft output data to be read. In all modes except split mode, wait for all 3 soft output memories (systematic, parity 0, parity 1) to be read. In split mode, only need to wait for systematic output memory to be read" rwaccess="R" />
    <bitfield id="WAIT_RD_HD" width="1" begin="8" end="8" description="Indicates if the TCP3 is waiting for the hard decision data to be read" rwaccess="R" />
    <bitfield id="WAIT_RD_OS" width="1" begin="9" end="9" description="Indicates if the TCP3 is waiting for output status data to be read" rwaccess="R" />
    <bitfield id="EMU_HALT" width="1" begin="10" end="10" description="Indicates if the TCP3 has halted due to emulation (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="ACTIVE_ITR" width="4" begin="15" end="12" description="Active iteration status i.e. iteration count Final count held" rwaccess="R" />
    <bitfield id="TCP_IF_STATE" width="4" begin="19" end="16" description="State of the TCP3 interface state machine (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="SNR_EXCEED" width="2" begin="21" end="20" description="SNR status (final status held)" rwaccess="R" />
    <bitfield id="ACTIVE_MAP" width="2" begin="23" end="22" description="Active MAP Status (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
    <bitfield id="TCP_MAIN_STATE" width="4" begin="27" end="24" description="State of the TCP3 main state machine (P0 and P1 fields track in double buffer mode)" rwaccess="R" />
  </register>
  <register id="TCP3d_Event_Set_Register_Process_0" offset="0x00108" width="32" description="TCP3d Event Set Register Process 0">
    <bitfield id="REVT" width="1" begin="0" end="0" description="REVT event to DMA controller" rwaccess="W" />
  </register>
  <register id="TCP3d_Event_Set_Register_Process_1" offset="0x00208" width="32" description="TCP3d Event Set Register Process 1">
    <bitfield id="REVT" width="1" begin="0" end="0" description="REVT event to DMA controller" rwaccess="W" />
  </register>
  <register id="TCP3d_Error_Interrupt_Raw_Status_and_Set" offset="0x00140" width="32" description="TCP3d Error Interrupt Raw Status and Set Register Process 0">
    <bitfield id="BLK_LN_ERR" width="1" begin="1" end="1" description="Block length error" rwaccess="RW" />
    <bitfield id="INTLV_CONT_ERR" width="1" begin="2" end="2" description="Interleaver contention error" rwaccess="RW" />
    <bitfield id="MODE_REG_WR_ERR" width="1" begin="3" end="3" description="Mode register write error" rwaccess="RW" />
    <bitfield id="SPLIT_TCP_ERR" width="1" begin="4" end="4" description="Split TCP3 programming error" rwaccess="RW" />
    <bitfield id="END_REG_WR_ERR" width="1" begin="5" end="5" description="Endian register write error" rwaccess="RW" />
    <bitfield id="SW0_LN_ERR" width="1" begin="6" end="6" description="SW0 Length Error" rwaccess="RW" />
    <bitfield id="SNR_VAL_ERR" width="1" begin="8" end="8" description="SNR threshold value error" rwaccess="RW" />
    <bitfield id="IDAT_FMT_ERR" width="1" begin="9" end="9" description="Input data format error" rwaccess="RW" />
    <bitfield id="ICFG_ACC_ERR" width="1" begin="10" end="10" description="Spurious TCP3 input configuration access error" rwaccess="RW" />
    <bitfield id="IPROG_ACC_ERR" width="1" begin="11" end="11" description="TCP3 in progress memory access error" rwaccess="RW" />
    <bitfield id="MAX_MIN_IT_ERR" width="1" begin="14" end="14" description="Max min iteration error" rwaccess="RW" />
    <bitfield id="TRIG_ERR" width="1" begin="15" end="15" description="Trigger received for a process that is either busy or has a pending trigger i.e. PROC_BUSY or PROC_PEND set" rwaccess="RW" />
    <bitfield id="DMA_UCFG_ERR" width="1" begin="16" end="16" description="Input configuration register DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_USYS_ERR" width="1" begin="17" end="17" description="Systematic data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_UPAR0_ERR" width="1" begin="18" end="18" description="Parity 0 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_UPAR1_ERR" width="1" begin="19" end="19" description="Parity 1 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_OSYS_ERR" width="1" begin="21" end="21" description="Systematic data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR0_ERR" width="1" begin="22" end="22" description="Parity 0 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR1_ERR" width="1" begin="23" end="23" description="Parity 1 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OINTLV_ERR" width="1" begin="24" end="24" description="Interleaver memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="VC_RADDR_ERR" width="1" begin="25" end="25" description="VBUS_CFG Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VC_WADDR_ERR" width="1" begin="26" end="26" description="VBUS_CFG Undefined Write Address Access" rwaccess="RW" />
    <bitfield id="VD_RADDR_ERR" width="1" begin="27" end="27" description="VBUS_DMA Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VD_WADDR_ERR" width="1" begin="28" end="28" description="VBUS_DMA Undefined Write Address Access" rwaccess="RW" />
  </register>
  <register id="TCP3d_Error_Interrupt_Raw_Status_and_Set" offset="0x00240" width="32" description="TCP3d Error Interrupt Raw Status and Set Register Process 1">
    <bitfield id="BLK_LN_ERR" width="1" begin="1" end="1" description="Block length error" rwaccess="RW" />
    <bitfield id="INTLV_CONT_ERR" width="1" begin="2" end="2" description="Interleaver contention error" rwaccess="RW" />
    <bitfield id="MODE_REG_WR_ERR" width="1" begin="3" end="3" description="Mode register write error" rwaccess="RW" />
    <bitfield id="SPLIT_TCP_ERR" width="1" begin="4" end="4" description="Split TCP3 programming error" rwaccess="RW" />
    <bitfield id="END_REG_WR_ERR" width="1" begin="5" end="5" description="Endian register write error" rwaccess="RW" />
    <bitfield id="SW0_LN_ERR" width="1" begin="6" end="6" description="SW0 Length Error" rwaccess="RW" />
    <bitfield id="SNR_VAL_ERR" width="1" begin="8" end="8" description="SNR threshold value error" rwaccess="RW" />
    <bitfield id="IDAT_FMT_ERR" width="1" begin="9" end="9" description="Input data format error" rwaccess="RW" />
    <bitfield id="ICFG_ACC_ERR" width="1" begin="10" end="10" description="Spurious TCP3 input configuration access error" rwaccess="RW" />
    <bitfield id="IPROG_ACC_ERR" width="1" begin="11" end="11" description="TCP3 in progress memory access error" rwaccess="RW" />
    <bitfield id="MAX_MIN_IT_ERR" width="1" begin="14" end="14" description="Max min iteration error" rwaccess="RW" />
    <bitfield id="TRIG_ERR" width="1" begin="15" end="15" description="Trigger received for a process that is either busy or has a pending trigger i.e. PROC_BUSY or PROC_PEND set" rwaccess="RW" />
    <bitfield id="DMA_UCFG_ERR" width="1" begin="16" end="16" description="Input configuration register DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_USYS_ERR" width="1" begin="17" end="17" description="Systematic data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_UPAR0_ERR" width="1" begin="18" end="18" description="Parity 0 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_UPAR1_ERR" width="1" begin="19" end="19" description="Parity 1 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="RW" />
    <bitfield id="DMA_OSYS_ERR" width="1" begin="21" end="21" description="Systematic data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR0_ERR" width="1" begin="22" end="22" description="Parity 0 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR1_ERR" width="1" begin="23" end="23" description="Parity 1 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OINTLV_ERR" width="1" begin="24" end="24" description="Interleaver memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="VC_RADDR_ERR" width="1" begin="25" end="25" description="VBUS_CFG Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VC_WADDR_ERR" width="1" begin="26" end="26" description="VBUS_CFG Undefined Write Address Access" rwaccess="RW" />
    <bitfield id="VD_RADDR_ERR" width="1" begin="27" end="27" description="VBUS_DMA Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VD_WADDR_ERR" width="1" begin="28" end="28" description="VBUS_DMA Undefined Write Address Access" rwaccess="RW" />
  </register>
  <register id="TCP3d_Error_Interrupt_Clear_Register_Process_0" offset="0x00144" width="32" description="TCP3d Error Interrupt Clear Register Process 0">
    <bitfield id="BLK_LN_CLR" width="1" begin="1" end="1" description="Clear code block length error interrupt status bit" rwaccess="W" />
    <bitfield id="INTLV_CONT_CLR" width="1" begin="2" end="2" description="Clear interleaver contention error interrupt status bit" rwaccess="W" />
    <bitfield id="MODE_REG_WR_CLR" width="1" begin="3" end="3" description="Clear mode register write error interrupt status bit" rwaccess="W" />
    <bitfield id="SPLIT_TCP_CLR" width="1" begin="4" end="4" description="Clear split TCP3 programming error interrupt status bit" rwaccess="W" />
    <bitfield id="END_REG_WR_CLR" width="1" begin="5" end="5" description="Clear endian register write error interrupt status bit" rwaccess="W" />
    <bitfield id="SW0_LN_CLR" width="1" begin="6" end="6" description="Clear SW0 length error interrupt status bit" rwaccess="W" />
    <bitfield id="SNR_VAL_CLR" width="1" begin="8" end="8" description="Clear SNR threshold value error interrupt status bit" rwaccess="W" />
    <bitfield id="IDAT_FMT_CLR" width="1" begin="9" end="9" description="Clear input data format error interrupt status bit" rwaccess="W" />
    <bitfield id="ICFG_ACC_CLR" width="1" begin="10" end="10" description="Clear spurious TCP3 input configuration access error interrupt status bit" rwaccess="W" />
    <bitfield id="IPROG_ACC_CLR" width="1" begin="11" end="11" description="Clear TCP3 in progress memory access error interrupt status bit" rwaccess="W" />
    <bitfield id="MAX_MIN_IT_CLR" width="1" begin="14" end="14" description="Clear max min iteration error interrupt status bit" rwaccess="W" />
    <bitfield id="TRIG_CLR" width="1" begin="15" end="15" description="Clear trigger error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_UCFG_CLR" width="1" begin="16" end="16" description="Clear input configuration register DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_USYS_CLR" width="1" begin="17" end="17" description="Clear systematic data memory DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_UPAR0_CLR" width="1" begin="18" end="18" description="Clear parity 0 data memory DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_UPAR1_CLR" width="1" begin="19" end="19" description="Clear parity 1 data memory DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OSYS_CLR" width="1" begin="21" end="21" description="Clear systematic data memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OPAR0_CLR" width="1" begin="22" end="22" description="Clear parity 0 data memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OPAR1_CLR" width="1" begin="23" end="23" description="Clear parity 1 data memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OINTLV_CLR" width="1" begin="24" end="24" description="Clear interleaver memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="VC_RADDR_CLR" width="1" begin="25" end="25" description="Clear VBUS_CFG undefined read address access error" rwaccess="W" />
    <bitfield id="VC_WADDR_CLR" width="1" begin="26" end="26" description="Clear VBUS_CFG undefined write address access error" rwaccess="W" />
    <bitfield id="VD_RADDR_CLR" width="1" begin="27" end="27" description="Clear VBUS_DMA undefined read address access error" rwaccess="W" />
    <bitfield id="VD_WADDR_CLR" width="1" begin="28" end="28" description="Clear VBUS_DMA undefined write address access error" rwaccess="W" />
  </register>
  <register id="TCP3d_Error_Interrupt_Clear_Register_Process_1" offset="0x00244" width="32" description="TCP3d Error Interrupt Clear Register Process 1">
    <bitfield id="BLK_LN_CLR" width="1" begin="1" end="1" description="Clear code block length error interrupt status bit" rwaccess="W" />
    <bitfield id="INTLV_CONT_CLR" width="1" begin="2" end="2" description="Clear interleaver contention error interrupt status bit" rwaccess="W" />
    <bitfield id="MODE_REG_WR_CLR" width="1" begin="3" end="3" description="Clear mode register write error interrupt status bit" rwaccess="W" />
    <bitfield id="SPLIT_TCP_CLR" width="1" begin="4" end="4" description="Clear split TCP3 programming error interrupt status bit" rwaccess="W" />
    <bitfield id="END_REG_WR_CLR" width="1" begin="5" end="5" description="Clear endian register write error interrupt status bit" rwaccess="W" />
    <bitfield id="SW0_LN_CLR" width="1" begin="6" end="6" description="Clear SW0 length error interrupt status bit" rwaccess="W" />
    <bitfield id="SNR_VAL_CLR" width="1" begin="8" end="8" description="Clear SNR threshold value error interrupt status bit" rwaccess="W" />
    <bitfield id="IDAT_FMT_CLR" width="1" begin="9" end="9" description="Clear input data format error interrupt status bit" rwaccess="W" />
    <bitfield id="ICFG_ACC_CLR" width="1" begin="10" end="10" description="Clear spurious TCP3 input configuration access error interrupt status bit" rwaccess="W" />
    <bitfield id="IPROG_ACC_CLR" width="1" begin="11" end="11" description="Clear TCP3 in progress memory access error interrupt status bit" rwaccess="W" />
    <bitfield id="MAX_MIN_IT_CLR" width="1" begin="14" end="14" description="Clear max min iteration error interrupt status bit" rwaccess="W" />
    <bitfield id="TRIG_CLR" width="1" begin="15" end="15" description="Clear trigger error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_UCFG_CLR" width="1" begin="16" end="16" description="Clear input configuration register DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_USYS_CLR" width="1" begin="17" end="17" description="Clear systematic data memory DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_UPAR0_CLR" width="1" begin="18" end="18" description="Clear parity 0 data memory DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_UPAR1_CLR" width="1" begin="19" end="19" description="Clear parity 1 data memory DMA transfer underflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OSYS_CLR" width="1" begin="21" end="21" description="Clear systematic data memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OPAR0_CLR" width="1" begin="22" end="22" description="Clear parity 0 data memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OPAR1_CLR" width="1" begin="23" end="23" description="Clear parity 1 data memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="DMA_OINTLV_CLR" width="1" begin="24" end="24" description="Clear interleaver memory DMA transfer overflow error interrupt status bit" rwaccess="W" />
    <bitfield id="VC_RADDR_CLR" width="1" begin="25" end="25" description="Clear VBUS_CFG undefined read address access error" rwaccess="W" />
    <bitfield id="VC_WADDR_CLR" width="1" begin="26" end="26" description="Clear VBUS_CFG undefined write address access error" rwaccess="W" />
    <bitfield id="VD_RADDR_CLR" width="1" begin="27" end="27" description="Clear VBUS_DMA undefined read address access error" rwaccess="W" />
    <bitfield id="VD_WADDR_CLR" width="1" begin="28" end="28" description="Clear VBUS_DMA undefined write address access error" rwaccess="W" />
  </register>
  <register id="TCP3d_Error_Interrupt_Enabled_Status_Register" offset="0x00148" width="32" description="TCP3d Error Interrupt Enabled Status Register Process 0">
    <bitfield id="BLK_LN_ERR" width="1" begin="1" end="1" description="Block length error" rwaccess="R" />
    <bitfield id="INTLV_CONT_ERR" width="1" begin="2" end="2" description="Interleaver contention error" rwaccess="R" />
    <bitfield id="MODE_REG_WR_ERR" width="1" begin="3" end="3" description="Mode register write error" rwaccess="R" />
    <bitfield id="SPLIT_TCP_ERR" width="1" begin="4" end="4" description="Split TCP3 programming error" rwaccess="R" />
    <bitfield id="END_REG_WR_ERR" width="1" begin="5" end="5" description="Endian register write error" rwaccess="R" />
    <bitfield id="SW0_LN_ERR" width="1" begin="6" end="6" description="SW0 Length Error" rwaccess="R" />
    <bitfield id="SNR_VAL_ERR" width="1" begin="8" end="8" description="SNR threshold value error" rwaccess="R" />
    <bitfield id="IDAT_FMT_ERR" width="1" begin="9" end="9" description="Input data format error" rwaccess="R" />
    <bitfield id="ICFG_ACC_ERR" width="1" begin="10" end="10" description="Spurious TCP3 input configuration access error" rwaccess="R" />
    <bitfield id="IPROG_ACC_ERR" width="1" begin="11" end="11" description="TCP3 in progress memory access" rwaccess="R" />
    <bitfield id="MAX_MIN_IT_ERR" width="1" begin="14" end="14" description="Max/min iteration error" rwaccess="R" />
    <bitfield id="TRIG_ERR" width="1" begin="15" end="15" description="Trigger received for a process that is either busy or has a pending trigger. i.e. PROC_BUSY or PROC_PEND set" rwaccess="R" />
    <bitfield id="DMA_UCFG_ERR" width="1" begin="16" end="16" description="Input configuration register DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_USYS_ERR" width="1" begin="17" end="17" description="Systematic data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_UPAR0_ERR" width="1" begin="18" end="18" description="Parity 0 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_UPAR1_ERR" width="1" begin="19" end="19" description="Parity 1 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_OSYS_ERR" width="1" begin="21" end="21" description="Systematic data memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="DMA_OPAR0_ERR" width="1" begin="22" end="22" description="Parity 0 data memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="DMA_OPAR1_ERR" width="1" begin="23" end="23" description="Parity 1 data memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="DMA_OINTLV_ERR" width="1" begin="24" end="24" description="Interleaver memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="VC_RADDR_ERR" width="1" begin="25" end="25" description="VBUS_CFG Undefined Read Address Access" rwaccess="R" />
    <bitfield id="VC_WADDR_ERR" width="1" begin="26" end="26" description="VBUS_CFG Undefined Write Address Access" rwaccess="R" />
    <bitfield id="VD_RADDR_ERR" width="1" begin="27" end="27" description="VBUS_DMA Undefined Read Address Access" rwaccess="R" />
    <bitfield id="VD_WADDR_ERR" width="1" begin="28" end="28" description="VBUS_DMA Undefined Write Address Access" rwaccess="R" />
  </register>
  <register id="TCP3d_Error_Interrupt_Enabled_Status_Register" offset="0x00248" width="32" description="TCP3d Error Interrupt Enabled Status Register Process 1">
    <bitfield id="BLK_LN_ERR" width="1" begin="1" end="1" description="Block length error" rwaccess="R" />
    <bitfield id="INTLV_CONT_ERR" width="1" begin="2" end="2" description="Interleaver contention error" rwaccess="R" />
    <bitfield id="MODE_REG_WR_ERR" width="1" begin="3" end="3" description="Mode register write error" rwaccess="R" />
    <bitfield id="SPLIT_TCP_ERR" width="1" begin="4" end="4" description="Split TCP3 programming error" rwaccess="R" />
    <bitfield id="END_REG_WR_ERR" width="1" begin="5" end="5" description="Endian register write error" rwaccess="R" />
    <bitfield id="SW0_LN_ERR" width="1" begin="6" end="6" description="SW0 Length Error" rwaccess="R" />
    <bitfield id="SNR_VAL_ERR" width="1" begin="8" end="8" description="SNR threshold value error" rwaccess="R" />
    <bitfield id="IDAT_FMT_ERR" width="1" begin="9" end="9" description="Input data format error" rwaccess="R" />
    <bitfield id="ICFG_ACC_ERR" width="1" begin="10" end="10" description="Spurious TCP3 input configuration access error" rwaccess="R" />
    <bitfield id="IPROG_ACC_ERR" width="1" begin="11" end="11" description="TCP3 in progress memory access" rwaccess="R" />
    <bitfield id="MAX_MIN_IT_ERR" width="1" begin="14" end="14" description="Max/min iteration error" rwaccess="R" />
    <bitfield id="TRIG_ERR" width="1" begin="15" end="15" description="Trigger received for a process that is either busy or has a pending trigger. i.e. PROC_BUSY or PROC_PEND set" rwaccess="R" />
    <bitfield id="DMA_UCFG_ERR" width="1" begin="16" end="16" description="Input configuration register DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_USYS_ERR" width="1" begin="17" end="17" description="Systematic data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_UPAR0_ERR" width="1" begin="18" end="18" description="Parity 0 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_UPAR1_ERR" width="1" begin="19" end="19" description="Parity 1 data memory DMA transfer underflow error. Only valid if auto trigger mode disabled" rwaccess="R" />
    <bitfield id="DMA_OSYS_ERR" width="1" begin="21" end="21" description="Systematic data memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="DMA_OPAR0_ERR" width="1" begin="22" end="22" description="Parity 0 data memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="DMA_OPAR1_ERR" width="1" begin="23" end="23" description="Parity 1 data memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="DMA_OINTLV_ERR" width="1" begin="24" end="24" description="Interleaver memory DMA transfer overflow error" rwaccess="R" />
    <bitfield id="VC_RADDR_ERR" width="1" begin="25" end="25" description="VBUS_CFG Undefined Read Address Access" rwaccess="R" />
    <bitfield id="VC_WADDR_ERR" width="1" begin="26" end="26" description="VBUS_CFG Undefined Write Address Access" rwaccess="R" />
    <bitfield id="VD_RADDR_ERR" width="1" begin="27" end="27" description="VBUS_DMA Undefined Read Address Access" rwaccess="R" />
    <bitfield id="VD_WADDR_ERR" width="1" begin="28" end="28" description="VBUS_DMA Undefined Write Address Access" rwaccess="R" />
  </register>
  <register id="TCP3d_Error_Interrupt_Enable_and_Set_Register" offset="0x0014c" width="32" description="TCP3d Error Interrupt Enable and Set Register Process 0">
    <bitfield id="BLK_LN_EN" width="1" begin="1" end="1" description="Block length error" rwaccess="RW" />
    <bitfield id="INTLV_CONT_EN" width="1" begin="2" end="2" description="Interleaver contention error" rwaccess="RW" />
    <bitfield id="MODE_REG_WR_EN" width="1" begin="3" end="3" description="Mode register write error" rwaccess="RW" />
    <bitfield id="SPLIT_TCP_EN" width="1" begin="4" end="4" description="Split TCP3 programming error" rwaccess="RW" />
    <bitfield id="END_REG_WR_EN" width="1" begin="5" end="5" description="Endian register write error" rwaccess="RW" />
    <bitfield id="SW0_LN_EN" width="1" begin="6" end="6" description="SW0 length error" rwaccess="RW" />
    <bitfield id="SNR_VAL_EN" width="1" begin="8" end="8" description="SNR threshold value error" rwaccess="RW" />
    <bitfield id="IDAT_FMT_EN" width="1" begin="9" end="9" description="Input data format error" rwaccess="RW" />
    <bitfield id="ICFG_ACC_EN" width="1" begin="10" end="10" description="Spurious TCP3 input configuration access error" rwaccess="RW" />
    <bitfield id="IPROG_ACC_EN" width="1" begin="11" end="11" description="TCP3 in progress memory access error" rwaccess="RW" />
    <bitfield id="MAX_MIN_IT_EN" width="1" begin="14" end="14" description="Max min iteration error" rwaccess="RW" />
    <bitfield id="TRIG_EN" width="1" begin="15" end="15" description="Trigger error" rwaccess="RW" />
    <bitfield id="DMA_UCFG_EN" width="1" begin="16" end="16" description="Input configuration register DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_USYS_EN" width="1" begin="17" end="17" description="Systematic data memory DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_UPAR0_EN" width="1" begin="18" end="18" description="Parity 0 data memory DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_UPAR1_EN" width="1" begin="19" end="19" description="Parity 1 data memory DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_OSYS_EN" width="1" begin="21" end="21" description="Systematic data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR0_EN" width="1" begin="22" end="22" description="Parity 0 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR1_EN" width="1" begin="23" end="23" description="Parity 1 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OINTLV_EN" width="1" begin="24" end="24" description="Interleaver memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="VC_RADDR_EN" width="1" begin="25" end="25" description="VBUS_CFG Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VC_WADDR_EN" width="1" begin="26" end="26" description="VBUS_CFG Undefined Write Address Access" rwaccess="RW" />
    <bitfield id="VD_RADDR_EN" width="1" begin="27" end="27" description="VBUS_DMA Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VD_WADDR_EN" width="1" begin="28" end="28" description="VBUS_DMA Undefined Write Address Access" rwaccess="RW" />
  </register>
  <register id="TCP3d_Error_Interrupt_Enable_and_Set_Register" offset="0x0024c" width="32" description="TCP3d Error Interrupt Enable and Set Register Process 1">
    <bitfield id="BLK_LN_EN" width="1" begin="1" end="1" description="Block length error" rwaccess="RW" />
    <bitfield id="INTLV_CONT_EN" width="1" begin="2" end="2" description="Interleaver contention error" rwaccess="RW" />
    <bitfield id="MODE_REG_WR_EN" width="1" begin="3" end="3" description="Mode register write error" rwaccess="RW" />
    <bitfield id="SPLIT_TCP_EN" width="1" begin="4" end="4" description="Split TCP3 programming error" rwaccess="RW" />
    <bitfield id="END_REG_WR_EN" width="1" begin="5" end="5" description="Endian register write error" rwaccess="RW" />
    <bitfield id="SW0_LN_EN" width="1" begin="6" end="6" description="SW0 length error" rwaccess="RW" />
    <bitfield id="SNR_VAL_EN" width="1" begin="8" end="8" description="SNR threshold value error" rwaccess="RW" />
    <bitfield id="IDAT_FMT_EN" width="1" begin="9" end="9" description="Input data format error" rwaccess="RW" />
    <bitfield id="ICFG_ACC_EN" width="1" begin="10" end="10" description="Spurious TCP3 input configuration access error" rwaccess="RW" />
    <bitfield id="IPROG_ACC_EN" width="1" begin="11" end="11" description="TCP3 in progress memory access error" rwaccess="RW" />
    <bitfield id="MAX_MIN_IT_EN" width="1" begin="14" end="14" description="Max min iteration error" rwaccess="RW" />
    <bitfield id="TRIG_EN" width="1" begin="15" end="15" description="Trigger error" rwaccess="RW" />
    <bitfield id="DMA_UCFG_EN" width="1" begin="16" end="16" description="Input configuration register DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_USYS_EN" width="1" begin="17" end="17" description="Systematic data memory DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_UPAR0_EN" width="1" begin="18" end="18" description="Parity 0 data memory DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_UPAR1_EN" width="1" begin="19" end="19" description="Parity 1 data memory DMA transfer underflow error" rwaccess="RW" />
    <bitfield id="DMA_OSYS_EN" width="1" begin="21" end="21" description="Systematic data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR0_EN" width="1" begin="22" end="22" description="Parity 0 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OPAR1_EN" width="1" begin="23" end="23" description="Parity 1 data memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="DMA_OINTLV_EN" width="1" begin="24" end="24" description="Interleaver memory DMA transfer overflow error" rwaccess="RW" />
    <bitfield id="VC_RADDR_EN" width="1" begin="25" end="25" description="VBUS_CFG Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VC_WADDR_EN" width="1" begin="26" end="26" description="VBUS_CFG Undefined Write Address Access" rwaccess="RW" />
    <bitfield id="VD_RADDR_EN" width="1" begin="27" end="27" description="VBUS_DMA Undefined Read Address Access" rwaccess="RW" />
    <bitfield id="VD_WADDR_EN" width="1" begin="28" end="28" description="VBUS_DMA Undefined Write Address Access" rwaccess="RW" />
  </register>
  <register id="TCP3d_Error_Interrupt_Enable_Clear_Register" offset="0x00150" width="32" description="TCP3d Error Interrupt Enable Clear Register Process 0">
    <bitfield id="BLK_LN_ECL" width="1" begin="1" end="1" description="Clear code block length error interrupt enable" rwaccess="W" />
    <bitfield id="INTLV_CONT_ECL" width="1" begin="2" end="2" description="Clear interleaver contention error interrupt enable" rwaccess="W" />
    <bitfield id="MODE_REG_WR_ECL" width="1" begin="3" end="3" description="Clear mode register write error interrupt enable" rwaccess="W" />
    <bitfield id="SPLIT_TCP_ECL" width="1" begin="4" end="4" description="Clear split TCP3 programming error interrupt enable" rwaccess="W" />
    <bitfield id="END_REG_WR_ECL" width="1" begin="5" end="5" description="Clear endian register write error interrupt enable" rwaccess="W" />
    <bitfield id="SW0_LN_ECL" width="1" begin="6" end="6" description="Clear SW0 length error interrupt enable" rwaccess="W" />
    <bitfield id="SNR_VAL_ECL" width="1" begin="8" end="8" description="Clear SNR threshold value error interrupt enable" rwaccess="W" />
    <bitfield id="IDAT_FMT_ECL" width="1" begin="9" end="9" description="Clear input data format value error interrupt enable" rwaccess="W" />
    <bitfield id="ICFG_ACC_ECL" width="1" begin="10" end="10" description="Clear spurious TCP3 input configuration access error interrupt enable" rwaccess="W" />
    <bitfield id="IPROG_ACC_ECL" width="1" begin="11" end="11" description="Clear TCP3 in progress memory access error interrupt enable" rwaccess="W" />
    <bitfield id="MAX_MIN_IT_ECL" width="1" begin="14" end="14" description="Clear max min iteration error interrupt enable" rwaccess="W" />
    <bitfield id="TRIG_ECL" width="1" begin="15" end="15" description="Clear trigger error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_UCFG_ECL" width="1" begin="16" end="16" description="Clear input configuration register DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_USYS_ECL" width="1" begin="17" end="17" description="Clear systematic data memory DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_UPAR0_ECL" width="1" begin="18" end="18" description="Clear parity 0 data memory DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_UPAR1_ECL" width="1" begin="19" end="19" description="Clear parity 1 data memory DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OSYS_ECL" width="1" begin="21" end="21" description="Clear systematic data memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OPAR0_ECL" width="1" begin="22" end="22" description="Clear parity 0 data memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OPAR1_ECL" width="1" begin="23" end="23" description="Clear parity 1 data memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OINTLV_ECL" width="1" begin="24" end="24" description="Clear interleaver memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="VC_RADDR_ECL" width="1" begin="25" end="25" description="Clear VBUS_CFG undefined read address access error interrupt enable" rwaccess="W" />
    <bitfield id="VC_WADDR_ECL" width="1" begin="26" end="26" description="Clear VBUS_CFG undefined write address access error interrupt enable" rwaccess="W" />
    <bitfield id="VD_RADDR_ECL" width="1" begin="27" end="27" description="Clear VBUS_DMA undefined read address access error interrupt enable" rwaccess="W" />
    <bitfield id="VD_WADDR_ECL" width="1" begin="28" end="28" description="Clear VBUS_DMA undefined write address access error interrupt enable" rwaccess="W" />
  </register>
  <register id="TCP3d_Error_Interrupt_Enable_Clear_Register" offset="0x00250" width="32" description="TCP3d Error Interrupt Enable Clear Register Process 1">
    <bitfield id="BLK_LN_ECL" width="1" begin="1" end="1" description="Clear code block length error interrupt enable" rwaccess="W" />
    <bitfield id="INTLV_CONT_ECL" width="1" begin="2" end="2" description="Clear interleaver contention error interrupt enable" rwaccess="W" />
    <bitfield id="MODE_REG_WR_ECL" width="1" begin="3" end="3" description="Clear mode register write error interrupt enable" rwaccess="W" />
    <bitfield id="SPLIT_TCP_ECL" width="1" begin="4" end="4" description="Clear split TCP3 programming error interrupt enable" rwaccess="W" />
    <bitfield id="END_REG_WR_ECL" width="1" begin="5" end="5" description="Clear endian register write error interrupt enable" rwaccess="W" />
    <bitfield id="SW0_LN_ECL" width="1" begin="6" end="6" description="Clear SW0 length error interrupt enable" rwaccess="W" />
    <bitfield id="SNR_VAL_ECL" width="1" begin="8" end="8" description="Clear SNR threshold value error interrupt enable" rwaccess="W" />
    <bitfield id="IDAT_FMT_ECL" width="1" begin="9" end="9" description="Clear input data format value error interrupt enable" rwaccess="W" />
    <bitfield id="ICFG_ACC_ECL" width="1" begin="10" end="10" description="Clear spurious TCP3 input configuration access error interrupt enable" rwaccess="W" />
    <bitfield id="IPROG_ACC_ECL" width="1" begin="11" end="11" description="Clear TCP3 in progress memory access error interrupt enable" rwaccess="W" />
    <bitfield id="MAX_MIN_IT_ECL" width="1" begin="14" end="14" description="Clear max min iteration error interrupt enable" rwaccess="W" />
    <bitfield id="TRIG_ECL" width="1" begin="15" end="15" description="Clear trigger error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_UCFG_ECL" width="1" begin="16" end="16" description="Clear input configuration register DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_USYS_ECL" width="1" begin="17" end="17" description="Clear systematic data memory DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_UPAR0_ECL" width="1" begin="18" end="18" description="Clear parity 0 data memory DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_UPAR1_ECL" width="1" begin="19" end="19" description="Clear parity 1 data memory DMA transfer underflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OSYS_ECL" width="1" begin="21" end="21" description="Clear systematic data memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OPAR0_ECL" width="1" begin="22" end="22" description="Clear parity 0 data memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OPAR1_ECL" width="1" begin="23" end="23" description="Clear parity 1 data memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="DMA_OINTLV_ECL" width="1" begin="24" end="24" description="Clear interleaver memory DMA transfer overflow error interrupt enable" rwaccess="W" />
    <bitfield id="VC_RADDR_ECL" width="1" begin="25" end="25" description="Clear VBUS_CFG undefined read address access error interrupt enable" rwaccess="W" />
    <bitfield id="VC_WADDR_ECL" width="1" begin="26" end="26" description="Clear VBUS_CFG undefined write address access error interrupt enable" rwaccess="W" />
    <bitfield id="VD_RADDR_ECL" width="1" begin="27" end="27" description="Clear VBUS_DMA undefined read address access error interrupt enable" rwaccess="W" />
    <bitfield id="VD_WADDR_ECL" width="1" begin="28" end="28" description="Clear VBUS_DMA undefined write address access error interrupt enable" rwaccess="W" />
  </register>
  <register id="TCP3d_End_of_Interrupt_Register" offset="0x00010" width="32" description="TCP3d End of Interrupt Register">
    <bitfield id="EOI_VECTOR" width="8" begin="7" end="0" description="End of interrupt vector value that distinguishes which interrupt is being acknowledged. This value is outputted on the external eoi_vector interface of the TCP3." rwaccess="RW" />
  </register>
  <register id="TCP3d_Soft_Reset_Register" offset="0x00014" width="32" description="TCP3d Soft Reset Register">
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" description="TCP3 soft reset control" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
