// Seed: 31938728
module module_0 (
    input supply0 id_0
);
  wire id_2;
  wire id_3 = 1;
  reg  id_4;
  reg  id_5;
  always id_4 = id_4;
  assign id_4 = id_5;
  tri0 id_6, id_7;
  wire id_8;
  reg  id_9;
  always @(*) begin : LABEL_0
    begin : LABEL_0
      id_5 <= id_9;
      if (id_0) $display;
    end
  end
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1,
    input wire id_2
);
  assign id_4 = id_2 && id_0;
  always id_4 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_9 = 0;
endmodule
