// Seed: 2481313507
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  wire id_6;
  assign module_2.id_1 = 0;
endmodule
program module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  if (-1) begin : LABEL_0
    initial id_1;
  end else bit id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2 = -1;
  assign id_3 = -1;
  assign id_3 = -1'b0;
  assign id_2 = -1;
  initial id_3 <= id_2;
  wire id_5;
  integer id_6;
endmodule
