LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
ENTITY Write_Pointer IS
    GENERIC (
        ADDR_WIDTH : INTEGER := 4
    );
    PORT (
        clk : IN STD_LOGIC;
        fifo_full : IN STD_LOGIC;
        wr : IN STD_LOGIC;
        wptr : OUT STD_LOGIC_VECTOR(ADDR_WIDTH - 1 DOWNTO 0)
        fifo_we : OUT STD_LOGIC;
    );
END ENTITY Write_Pointer;
ARCHITECTURE behavioral OF Write_Pointer IS
    SIGNAL write_addr : STD_LOGIC_VECTOR(ADDR_WIDTH - 1 DOWNTO 0);
    SIGNAL we : STD_LOGIC; -- fifo _we 
BEGIN

    wptr <= write_addr;
    fifo_we <= we;
    we <= (NOT fifo_full) AND wr;

    PROCESS (clk) BEGIN
        IF (rising_edge(clk)) THEN
            IF (we = '1') THEN
                write_addr <= write_addr + to_unsigned(1, ADDR_WIDTH);
            END IF;
        END IF;
    END PROCESS;

END ARCHITECTURE behavioral;