<div id="pf16f" class="pf w0 h0" data-page-no="16f"><div class="pc pc16f w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg16f.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 24</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Multipurpose Clock Generator (MCG)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">24.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The multipurpose clock generator (MCG) module provides several clock source choices</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">for the MCU. The module contains a frequency-locked loop (FLL) and a phase-locked</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">loop (PLL). The FLL is controllable by either an internal or an external reference clock.</div><div class="t m0 x9 hf y1330 ff3 fs5 fc0 sc0 ls0 ws0">The PLL is controllable by the external reference clock. The module can select either of</div><div class="t m0 x9 hf y1d52 ff3 fs5 fc0 sc0 ls0 ws0">the FLL or PLL output clocks, or either of the internal or external reference clocks as a</div><div class="t m0 x9 hf y2070 ff3 fs5 fc0 sc0 ls0 ws0">source for the MCU system clock. The MCG operates in conjuction with a crystal</div><div class="t m0 x9 hf y2071 ff3 fs5 fc0 sc0 ls0 ws0">oscillator, which allows an external crystal, ceramic resonator, or another external clock</div><div class="t m0 x9 hf y2072 ff3 fs5 fc0 sc0 ls0 ws0">source to produce the external reference clock.</div><div class="t m0 x9 he y2073 ff1 fs1 fc0 sc0 ls0 ws18f">24.1.1 Features</div><div class="t m0 x9 hf y2074 ff3 fs5 fc0 sc0 ls0 ws0">Key features of the MCG module are:</div><div class="t m0 x33 hf y2075 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Frequency-locked loop (FLL):</div><div class="t m0 x2 hf y2076 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Digitally-controlled oscillator (DCO)</div><div class="t m0 x2 hf y2077 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>DCO frequency range is programmable for up to four different frequency ranges.</div><div class="t m0 x2 hf y2078 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Option to program and maximize DCO output frequency for a low frequency</div><div class="t m0 x3d hf y2079 ff3 fs5 fc0 sc0 ls0 ws0">external reference clock source.</div><div class="t m0 x2 hf y207a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Option to prevent FLL from resetting its current locked frequency when</div><div class="t m0 x3d hf y207b ff3 fs5 fc0 sc0 ls0 ws0">switching clock modes if FLL reference frequency is not changed.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>367</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
