# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/new/basys3.v" \
"../../../../lab4.srcs/sources_1/imports/new/clock.v" \
"../../../../lab4.srcs/sources_1/imports/new/counter.v" \
"../../../../lab4.srcs/sources_1/imports/src/encoder16to4.v" \
"../../../../lab4.srcs/sources_1/imports/src/inputs.v" \
"../../../../lab4.srcs/sources_1/imports/src/player_seq.v" \
"../../../../lab4.srcs/sources_1/new/seg7_2_control.v" \
"../../../../lab4.srcs/sources_1/imports/new/seg7_control.v" \
"../../../../lab4.srcs/sources_1/new/seq_gen.v" \
"../../../../lab4.srcs/sources_1/new/tone_generator.v" \
"../../../../lab4.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
