<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Oct 22 14:40:59 2024" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo:part0:2.0" DEVICE="7z010" NAME="PL_NN" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CKE"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_p" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_WEB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="6" FULLNAME="/axi4_lite_final_outp_0" HWVERSION="1.0" INSTANCE="axi4_lite_final_outp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4_lite_final_output" VLNV="xilinx.com:user:axi4_lite_final_output:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axil" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axi4_lite_final_outp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C9FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_awvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_awready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_wvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_wready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_bvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_bready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_arvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_arready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_rvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_rready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_0" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_18_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_1" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_19_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_2" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_20_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_3" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_21_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_4" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_22_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_5" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_23_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_6" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_24_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_7" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_25_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_8" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_26_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_2_9" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_27_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a0done" SIGIS="undef" SIGNAME="perceptron_18_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a1done" SIGIS="undef" SIGNAME="perceptron_19_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a2done" SIGIS="undef" SIGNAME="perceptron_20_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a3done" SIGIS="undef" SIGNAME="perceptron_21_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a4done" SIGIS="undef" SIGNAME="perceptron_22_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a5done" SIGIS="undef" SIGNAME="perceptron_23_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a6done" SIGIS="undef" SIGNAME="perceptron_24_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a7done" SIGIS="undef" SIGNAME="perceptron_25_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a8done" SIGIS="undef" SIGNAME="perceptron_26_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a9done" SIGIS="undef" SIGNAME="perceptron_27_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardmax_0" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_tvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_a_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardmax_0" PORT="a_tValid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="a" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="a_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="a_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M10_AXI" DATAWIDTH="32" NAME="s_axil" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axil_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axil_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axil_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axil_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axil_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axil_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axil_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axil_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axil_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axil_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axil_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axil_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axil_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axil_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/axi4_lite_layer_conn_0" HWVERSION="1.0" INSTANCE="axi4_lite_layer_conn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4_lite_layer_connector" VLNV="xilinx.com:user:axi4_lite_layer_connector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axi4_lite_layer_conn_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a0" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_0_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_1_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_2_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_3_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_4_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a5" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_5_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a6" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_6_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a7" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_7_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a8" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_8_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a9" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_9_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a0done" SIGIS="undef" SIGNAME="perceptron_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a1done" SIGIS="undef" SIGNAME="perceptron_1_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a2done" SIGIS="undef" SIGNAME="perceptron_2_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a3done" SIGIS="undef" SIGNAME="perceptron_3_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a4done" SIGIS="undef" SIGNAME="perceptron_4_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a5done" SIGIS="undef" SIGNAME="perceptron_5_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a6done" SIGIS="undef" SIGNAME="perceptron_6_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a7done" SIGIS="undef" SIGNAME="perceptron_7_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a8done" SIGIS="undef" SIGNAME="perceptron_8_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a9done" SIGIS="undef" SIGNAME="perceptron_9_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_layer_conn_0_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_tvalid" SIGIS="undef" SIGNAME="axi4_lite_layer_conn_0_a_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_tready" SIGIS="undef" SIGNAME="axi4_lite_layer_conn_0_a_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4_lite_layer_conn_0_a" NAME="a" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="a_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="a_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="a_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/axi4_lite_register_m_0" HWVERSION="1.0" INSTANCE="axi4_lite_register_m_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4_lite_register_module" VLNV="xilinx.com:user:axi4_lite_register_module:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axil" NAME="reg0" RANGE="4294967296" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axi4_lite_register_m_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x60000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_awvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_awready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_wvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_wready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_bvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_bready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_arvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_arready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axil_rvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axil_rready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_0" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_1" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_2" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_3" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_4" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_5" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_6" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_7" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_8" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_9" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_10" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_11" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_12" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_13" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_14" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_15" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_16" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_17" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_18" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bias_19" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="bias"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="control" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="status"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="control"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M11_AXI" DATAWIDTH="32" NAME="s_axil" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axil_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axil_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axil_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axil_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axil_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axil_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axil_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axil_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axil_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axil_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axil_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axil_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axil_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axil_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/axi_gpio_0" HWVERSION="2.0" INSTANCE="axi_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global_Interrupt_Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_5" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_26" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_27" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_25" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_24" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_23" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_18" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_19" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_20" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_21" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_22" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_6" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_7" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_8" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_9" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_4" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_3" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_2" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_1" PORT="start"/>
            <CONNECTION INSTANCE="perceptron_0" PORT="start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M12_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/axi_gpio_1" HWVERSION="2.0" INSTANCE="axi_gpio_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global_Interrupt_Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41210000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4121FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="hardmax_0_z_tValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardmax_0" PORT="z_tValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="hardmax_0_z_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardmax_0" PORT="z_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M13_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="25"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_s_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="s_axil_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_s_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="s_axil_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_awready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_wvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_wready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_bvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_bready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_arready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M12_AXI_rvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_rready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_awready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_wvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_wready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_bvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_bready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_arready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_rvalid" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_rready" SIGIS="undef" SIGNAME="axi_gpio_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M16_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M16_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M17_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M17_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M18_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M18_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M19_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M19_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M20_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M20_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M20_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M21_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M21_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M21_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M21_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M21_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M22_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M22_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M22_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M22_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M22_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M22_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M22_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M22_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M22_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M22_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M23_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M23_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M23_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M23_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M23_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M23_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M23_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M23_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M23_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M23_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M24_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M24_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M24_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M24_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M24_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M24_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M24_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M24_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M24_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M24_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M10_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M11_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M11_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M11_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M11_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M12_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M12_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M12_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M12_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M12_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M12_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M12_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M12_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M12_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M12_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M12_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M12_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M12_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M12_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M12_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M12_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M13_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M13_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M13_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M13_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M13_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M13_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M13_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M13_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M13_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M13_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M13_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M13_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M13_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M13_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M13_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M13_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M14_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M14_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M14_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M14_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M14_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M14_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M14_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M14_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M14_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M14_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M14_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M14_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M14_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M14_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M14_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M14_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M15_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M15_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M15_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M15_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M15_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M15_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M15_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M15_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M15_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M15_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M15_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M15_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M15_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M15_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M15_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M15_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M16_AXI" DATAWIDTH="32" NAME="M16_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M16_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M16_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M16_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M16_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M16_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M16_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M16_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M16_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M16_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M16_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M16_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M16_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M16_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M16_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M16_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M16_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M16_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M16_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M16_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M16_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M16_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M16_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M16_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M16_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M16_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M16_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M16_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M16_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M16_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M16_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M16_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M16_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M16_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M16_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M16_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M17_AXI" DATAWIDTH="32" NAME="M17_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M17_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M17_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M17_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M17_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M17_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M17_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M17_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M17_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M17_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M17_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M17_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M17_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M17_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M17_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M17_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M17_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M17_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M17_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M17_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M17_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M17_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M17_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M17_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M17_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M17_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M17_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M17_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M17_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M17_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M17_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M17_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M17_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M17_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M17_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M17_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M18_AXI" DATAWIDTH="32" NAME="M18_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M18_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M18_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M18_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M18_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M18_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M18_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M18_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M18_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M18_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M18_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M18_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M18_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M18_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M18_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M18_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M18_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M18_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M18_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M18_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M18_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M18_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M18_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M18_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M18_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M18_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M18_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M18_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M18_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M18_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M18_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M18_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M18_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M18_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M18_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M18_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M19_AXI" DATAWIDTH="32" NAME="M19_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M19_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M19_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M19_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M19_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M19_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M19_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M19_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M19_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M19_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M19_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M19_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M19_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M19_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M19_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M19_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M19_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M19_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M19_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M19_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M19_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M19_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M19_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M19_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M19_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M19_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M19_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M19_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M19_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M19_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M19_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M19_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M19_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M19_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M19_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M19_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M20_AXI" DATAWIDTH="32" NAME="M20_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M20_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M20_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M20_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M20_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M20_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M20_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M20_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M20_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M20_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M20_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M20_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M20_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M20_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M20_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M20_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M20_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M20_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M20_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M20_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M20_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M20_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M20_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M20_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M20_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M20_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M20_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M20_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M20_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M20_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M20_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M20_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M20_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M20_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M20_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M20_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M21_AXI" DATAWIDTH="32" NAME="M21_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M21_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M21_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M21_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M21_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M21_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M21_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M21_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M21_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M21_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M21_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M21_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M21_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M21_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M21_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M21_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M21_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M21_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M21_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M21_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M21_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M21_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M21_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M21_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M21_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M21_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M21_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M21_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M21_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M21_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M21_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M21_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M21_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M21_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M21_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M21_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M22_AXI" DATAWIDTH="32" NAME="M22_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M22_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M22_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M22_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M22_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M22_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M22_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M22_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M22_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M22_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M22_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M22_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M22_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M22_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M22_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M22_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M22_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M22_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M22_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M22_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M22_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M22_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M22_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M22_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M22_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M22_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M22_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M22_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M22_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M22_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M22_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M22_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M22_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M22_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M22_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M22_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M23_AXI" DATAWIDTH="32" NAME="M23_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M23_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M23_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M23_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M23_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M23_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M23_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M23_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M23_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M23_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M23_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M23_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M23_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M23_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M23_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M23_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M23_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M23_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M23_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M23_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M23_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M23_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M23_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M23_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M23_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M23_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M23_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M23_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M23_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M23_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M23_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M23_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M23_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M23_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M23_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M23_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M24_AXI" DATAWIDTH="32" NAME="M24_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M24_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M24_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M24_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M24_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M24_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M24_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M24_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M24_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M24_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M24_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M24_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M24_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M24_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M24_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M24_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M24_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M24_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M24_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M24_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M24_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M24_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M24_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M24_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M24_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M24_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M24_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M24_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M24_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M24_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M24_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M24_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M24_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M24_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M24_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M24_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axis_broadcaster_0" HWVERSION="1.1" INSTANCE="axis_broadcaster_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="10"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="NUM_MI" VALUE="10"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axis_broadcaster_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="x_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="x_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="x_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="x_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="x_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="319" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_0" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_1" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_2" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_3" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_4" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_5" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_6" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_7" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_8" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_9" PORT="x_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="image_loader_module_0_x" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M02_AXIS" NAME="M02_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M03_AXIS" NAME="M03_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M04_AXIS" NAME="M04_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M05_AXIS" NAME="M05_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M06_AXIS" NAME="M06_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M07_AXIS" NAME="M07_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M08_AXIS" NAME="M08_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M09_AXIS" NAME="M09_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axis_broadcaster_2" HWVERSION="1.1" INSTANCE="axis_broadcaster_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="10"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="NUM_MI" VALUE="10"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_axis_broadcaster_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axi4_lite_layer_conn_0_a_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axi4_lite_layer_conn_0_a_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_layer_conn_0_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="x_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="x_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="x_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="x_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="319" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_18" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_19" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_20" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_21" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_22" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_23" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_24" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_25" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_26" PORT="x_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="perceptron_27" PORT="x_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4_lite_layer_conn_0_a" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M02_AXIS" NAME="M02_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M03_AXIS" NAME="M03_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M04_AXIS" NAME="M04_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M05_AXIS" NAME="M05_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M06_AXIS" NAME="M06_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M07_AXIS" NAME="M07_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M08_AXIS" NAME="M08_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M09_AXIS" NAME="M09_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/hardmax_0" HWVERSION="1.0" INSTANCE="hardmax_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hardmax" VLNV="xilinx.com:user:hardmax:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_hardmax_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_tValid" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_a_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_final_outp_0_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="z_tValid" SIGIS="undef" SIGNAME="hardmax_0_z_tValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="z_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hardmax_0_z_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/image_loader_module_0" HWVERSION="1.0" INSTANCE="image_loader_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="image_loader_module" VLNV="xilinx.com:user:image_loader_module:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_image_loader_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CAFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="image_loader_module_0_x" NAME="x" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M14_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_0" HWVERSION="1.0" INSTANCE="perceptron_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43B00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43B00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_0_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a0done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M00_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_1" HWVERSION="1.0" INSTANCE="perceptron_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_1_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_1_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a1done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M01_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_18" HWVERSION="1.0" INSTANCE="perceptron_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_18"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D10FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M18_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_18_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_18_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a0done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M00_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M18_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_19" HWVERSION="1.0" INSTANCE="perceptron_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D20FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M19_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_19_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_19_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a1done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M01_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M19_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_2" HWVERSION="1.0" INSTANCE="perceptron_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C10FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_2_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_2_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a2done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M02_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_20" HWVERSION="1.0" INSTANCE="perceptron_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D30FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M20_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_20_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_20_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a2done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M02_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M20_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_21" HWVERSION="1.0" INSTANCE="perceptron_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D40FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M21_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_21_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_21_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a3done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M03_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M21_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_22" HWVERSION="1.0" INSTANCE="perceptron_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D50FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M22_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_22_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_22_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a4done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M04_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M22_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_23" HWVERSION="1.0" INSTANCE="perceptron_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43B10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43B10FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M23_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_23_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_23_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a5done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M05_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M23_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_24" HWVERSION="1.0" INSTANCE="perceptron_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43B20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43B2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M24_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_24_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_24_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a6done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M06_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M24_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_25" HWVERSION="1.0" INSTANCE="perceptron_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CB0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CBFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M15_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_25_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_25_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a7done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M07_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M15_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_26" HWVERSION="1.0" INSTANCE="perceptron_26" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CC0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CCFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M16_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_26_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_26_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a8done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M08_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M16_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_27" HWVERSION="1.0" INSTANCE="perceptron_27" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CD0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CDFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M17_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_2_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_27_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a_2_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_27_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="a9done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_2_M09_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M17_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_3" HWVERSION="1.0" INSTANCE="perceptron_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C20FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_3_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_3_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a3done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M03_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_4" HWVERSION="1.0" INSTANCE="perceptron_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C30FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_4_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_4_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a4done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M04_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_5" HWVERSION="1.0" INSTANCE="perceptron_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C40FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_5_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_5_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a5done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M05_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_6" HWVERSION="1.0" INSTANCE="perceptron_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C50FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_6_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_6_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a6done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M06_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_7" HWVERSION="1.0" INSTANCE="perceptron_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C60FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_7_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_7_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a7done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M07_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_8" HWVERSION="1.0" INSTANCE="perceptron_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C70FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_8_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_8_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a8done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M08_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/perceptron_9" HWVERSION="1.0" INSTANCE="perceptron_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="perceptron" VLNV="xilinx.com:user:perceptron:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="activation" VALUE="relu"/>
        <PARAMETER NAME="input_size" VALUE="784"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_perceptron_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C80FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_tvalid" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_tready" SIGIS="undef" SIGNAME="axis_broadcaster_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bias" RIGHT="0" SIGIS="undef" SIGNAME="axi4_lite_register_m_0_bias_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="bias_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="perceptron_9_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="perceptron_9_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="a9done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M09_AXIS" NAME="x" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="x_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="x_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="x_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M09_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="hardmax_0" PORT="rstn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_ARESETN"/>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="resetn"/>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="6" FULLNAME="/processing_system7_0" HWVERSION="5.5" INSTANCE="processing_system7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="525"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="14"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.75"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="40.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.073"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.034"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.03"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.082"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.176"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.159"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.162"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.187"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="101.239"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="79.5025"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="60.536"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="71.7715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="104.5365"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="70.676"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="59.1615"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="81.319"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.047"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.025"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.006"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.017"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.080"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.063"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.057"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.068"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="650"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="650.000000"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="525.000000"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.096154"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="52"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="26"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="20"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="21"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1300.000"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1050.000"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="0"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="part0"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41K128M16 JT-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="2048 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SINGLE_QSPI_DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PCW_DUAL_STACK_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_PARALLEL_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="MIO 8"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 48 .. 49"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="PL_NN_processing_system7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SDIO0_WP" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE0_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE1_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE2_OUT" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="image_loader_module_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_gpio_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="perceptron_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="perceptron_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="perceptron_2" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="perceptron_3" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="perceptron_4" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="perceptron_5" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="perceptron_6" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="perceptron_7" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="perceptron_8" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="perceptron_9" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_ACLK"/>
            <CONNECTION INSTANCE="perceptron_18" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_ACLK"/>
            <CONNECTION INSTANCE="perceptron_19" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_ACLK"/>
            <CONNECTION INSTANCE="perceptron_20" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_ACLK"/>
            <CONNECTION INSTANCE="perceptron_21" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="aclk"/>
            <CONNECTION INSTANCE="hardmax_0" PORT="clk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="perceptron_25" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="perceptron_22" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="perceptron_27" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="perceptron_26" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="perceptron_24" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="perceptron_23" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi4_lite_final_outp_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axis_broadcaster_2" PORT="aclk"/>
            <CONNECTION INSTANCE="axi4_lite_layer_conn_0" PORT="clk"/>
            <CONNECTION INSTANCE="axi4_lite_register_m_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="FIXED_IO_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="FIXED_IO_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="FIXED_IO_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="DDR_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="FIXED_IO_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="FIXED_IO_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PL_NN_imp" PORT="FIXED_IO_ps_porb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SDIO_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WP" PHYSICAL="SDIO0_WP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PL_NN_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41210000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4121FFFF" INSTANCE="axi_gpio_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43B00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43B00FFF" INSTANCE="perceptron_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43B10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43B10FFF" INSTANCE="perceptron_23" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43B20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43B2FFFF" INSTANCE="perceptron_24" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C00FFF" INSTANCE="perceptron_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C10FFF" INSTANCE="perceptron_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C20FFF" INSTANCE="perceptron_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C30FFF" INSTANCE="perceptron_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C40FFF" INSTANCE="perceptron_5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C50FFF" INSTANCE="perceptron_6" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C60FFF" INSTANCE="perceptron_7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C70FFF" INSTANCE="perceptron_8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C80FFF" INSTANCE="perceptron_9" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C9FFFF" INSTANCE="axi4_lite_final_outp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axil"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CAFFFF" INSTANCE="image_loader_module_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CBFFFF" INSTANCE="perceptron_25" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CCFFFF" INSTANCE="perceptron_26" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CD0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CDFFFF" INSTANCE="perceptron_27" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D10FFF" INSTANCE="perceptron_18" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D20FFF" INSTANCE="perceptron_19" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D30FFF" INSTANCE="perceptron_20" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D40FFF" INSTANCE="perceptron_21" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D50FFF" INSTANCE="perceptron_22" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x60000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi4_lite_register_m_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axil"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_gpio_0"/>
        <PERIPHERAL INSTANCE="axi_gpio_1"/>
        <PERIPHERAL INSTANCE="perceptron_0"/>
        <PERIPHERAL INSTANCE="perceptron_23"/>
        <PERIPHERAL INSTANCE="perceptron_24"/>
        <PERIPHERAL INSTANCE="perceptron_1"/>
        <PERIPHERAL INSTANCE="perceptron_2"/>
        <PERIPHERAL INSTANCE="perceptron_3"/>
        <PERIPHERAL INSTANCE="perceptron_4"/>
        <PERIPHERAL INSTANCE="perceptron_5"/>
        <PERIPHERAL INSTANCE="perceptron_6"/>
        <PERIPHERAL INSTANCE="perceptron_7"/>
        <PERIPHERAL INSTANCE="perceptron_8"/>
        <PERIPHERAL INSTANCE="perceptron_9"/>
        <PERIPHERAL INSTANCE="axi4_lite_final_outp_0"/>
        <PERIPHERAL INSTANCE="image_loader_module_0"/>
        <PERIPHERAL INSTANCE="perceptron_25"/>
        <PERIPHERAL INSTANCE="perceptron_26"/>
        <PERIPHERAL INSTANCE="perceptron_27"/>
        <PERIPHERAL INSTANCE="perceptron_18"/>
        <PERIPHERAL INSTANCE="perceptron_19"/>
        <PERIPHERAL INSTANCE="perceptron_20"/>
        <PERIPHERAL INSTANCE="perceptron_21"/>
        <PERIPHERAL INSTANCE="perceptron_22"/>
        <PERIPHERAL INSTANCE="axi4_lite_register_m_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
