/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [9:0] _02_;
  wire [4:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [30:0] celloutsig_0_32z;
  wire [14:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire [7:0] celloutsig_0_65z;
  wire [9:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [37:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = celloutsig_0_32z[21] ? celloutsig_0_61z[3] : celloutsig_0_43z;
  assign celloutsig_1_3z = in_data[157] ? celloutsig_1_0z[3] : in_data[111];
  assign celloutsig_1_5z = celloutsig_1_2z ? celloutsig_1_3z : celloutsig_1_1z[11];
  assign celloutsig_1_18z = celloutsig_1_7z[3] ? in_data[173] : celloutsig_1_6z;
  assign celloutsig_0_28z = celloutsig_0_0z[3] ? in_data[36] : celloutsig_0_3z[2];
  assign celloutsig_0_43z = celloutsig_0_27z[2] | ~(_00_);
  assign celloutsig_0_13z = celloutsig_0_9z[11] | ~(celloutsig_0_9z[9]);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 10'h000;
    else _02_ <= { in_data[68:67], celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { in_data[86], celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_13z };
  reg [4:0] _13_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 5'h00;
    else _13_ <= celloutsig_0_6z[6:2];
  assign { _03_[4], _00_, _03_[2:0] } = _13_;
  assign celloutsig_0_6z = { celloutsig_0_1z[6:1], celloutsig_0_3z } & in_data[16:7];
  assign celloutsig_0_36z = celloutsig_0_33z[13:6] / { 1'h1, celloutsig_0_29z[8:2] };
  assign celloutsig_0_27z = { celloutsig_0_6z[8], celloutsig_0_18z, celloutsig_0_15z } / { 1'h1, _02_[4:3] };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_6z } / { 1'h1, celloutsig_0_17z[15:6] };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_7z } && { celloutsig_0_6z[7:2], celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_3z } && { celloutsig_0_3z[3:1], celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_6z[4:1] < celloutsig_0_12z[5:2];
  assign celloutsig_0_33z = ~ { celloutsig_0_9z[8:0], celloutsig_0_26z, celloutsig_0_18z };
  assign celloutsig_0_65z = ~ { celloutsig_0_7z[6:0], celloutsig_0_38z };
  assign celloutsig_1_1z = ~ { in_data[110:97], celloutsig_1_0z };
  assign celloutsig_1_9z = ~ celloutsig_1_4z[6:1];
  assign celloutsig_0_8z = ~ { in_data[93], celloutsig_0_5z };
  assign celloutsig_0_9z = ~ { in_data[36:28], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_21z = ~ { celloutsig_0_17z[11:4], celloutsig_0_2z };
  assign celloutsig_0_26z = ~ { celloutsig_0_19z[0], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_35z = | { celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_0_38z = | { celloutsig_0_9z[16:15], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_50z = | celloutsig_0_9z[14:7];
  assign celloutsig_1_6z = | celloutsig_1_1z[9:0];
  assign celloutsig_1_12z = | { celloutsig_1_9z[2:0], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_19z = | { celloutsig_1_0z[4:1], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_11z = | celloutsig_0_9z[12:5];
  assign celloutsig_0_14z = | celloutsig_0_12z[6:2];
  assign celloutsig_0_18z = | { in_data[91:90], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_22z = | celloutsig_0_1z[7:3];
  assign celloutsig_0_60z = ^ { celloutsig_0_17z[14:0], celloutsig_0_13z, celloutsig_0_43z };
  assign celloutsig_1_8z = ^ in_data[120:112];
  assign celloutsig_1_7z = celloutsig_1_4z[27:23] <<< { celloutsig_1_4z[8:5], celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[71:68] - in_data[28:25];
  assign celloutsig_0_61z = { celloutsig_0_50z, celloutsig_0_15z, celloutsig_0_60z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_41z } - { celloutsig_0_32z[30:26], _01_ };
  assign celloutsig_1_0z = in_data[139:133] - in_data[119:113];
  assign celloutsig_0_7z = { in_data[60:54], celloutsig_0_2z } - _02_[7:0];
  assign celloutsig_0_12z = celloutsig_0_1z - { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[24:17] - { in_data[43:40], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[9:6] ~^ in_data[43:40];
  assign celloutsig_0_41z = celloutsig_0_36z[6:4] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_5z = _02_[3:1] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_1_4z = in_data[138:101] ~^ in_data[191:154];
  assign celloutsig_0_17z = { celloutsig_0_9z[17:2], celloutsig_0_14z } ~^ { celloutsig_0_6z[4:0], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_19z = { _02_[4], celloutsig_0_15z, celloutsig_0_15z } ~^ celloutsig_0_1z[6:4];
  assign celloutsig_1_10z = { celloutsig_1_4z[13], celloutsig_1_3z, celloutsig_1_5z } ^ { celloutsig_1_7z[0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_31z = { celloutsig_0_1z[4], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z } ^ { _02_[9:7], celloutsig_0_28z };
  assign celloutsig_0_32z = { in_data[37], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_30z } ^ { celloutsig_0_9z[13:5], _03_[4], _00_, _03_[2:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] & celloutsig_1_0z[5]) | celloutsig_1_0z[1]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z[2] & _02_[0]) | celloutsig_0_5z[0]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[1]) | in_data[80]);
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_10z) | (celloutsig_0_13z & celloutsig_0_11z));
  assign _03_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
