Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: FSM_Stoplight.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FSM_Stoplight.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FSM_Stoplight"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : FSM_Stoplight
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Embedded Projects\Stop_Lights\Stop_Lights\Stop_L.v" into library work
Parsing module <FSM_Stoplight>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FSM_Stoplight>.
WARNING:HDLCompiler:413 - "C:\Embedded Projects\Stop_Lights\Stop_Lights\Stop_L.v" Line 57: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Embedded Projects\Stop_Lights\Stop_Lights\Stop_L.v" Line 57: Assignment to Disp ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Embedded Projects\Stop_Lights\Stop_Lights\Stop_L.v" Line 68: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Embedded Projects\Stop_Lights\Stop_Lights\Stop_L.v" Line 98: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM_Stoplight>.
    Related source file is "C:\Embedded Projects\Stop_Lights\Stop_Lights\Stop_L.v".
        BoardFreq = 100000000
        Bits = 27
    Found 1-bit register for signal <En1Hz>.
    Found 2-bit register for signal <pres_state>.
    Found 5-bit register for signal <count_led>.
    Found 27-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <pres_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <count[26]_GND_1_o_add_2_OUT> created at line 68.
    Found 5-bit adder for signal <counter[4]_GND_1_o_add_8_OUT> created at line 98.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 109.
    Found 2-bit comparator equal for signal <n0009> created at line 92
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_Stoplight> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 1
 5-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 2-bit register                                        : 1
 27-bit register                                       : 1
 5-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 4
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FSM_Stoplight>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FSM_Stoplight> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 4
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pres_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 01    | 01
 10    | 10
 00    | 00
-------------------

Optimizing unit <FSM_Stoplight> ...
INFO:Xst:2261 - The FF/Latch <fsmfake0_0> in Unit <FSM_Stoplight> is equivalent to the following FF/Latch, which will be removed : <pres_state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <fsmfake0_1> in Unit <FSM_Stoplight> is equivalent to the following FF/Latch, which will be removed : <pres_state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FSM_Stoplight, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FSM_Stoplight.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 141
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 26
#      LUT2                        : 3
#      LUT3                        : 31
#      LUT4                        : 5
#      LUT5                        : 7
#      LUT6                        : 12
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 35
#      FD                          : 33
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  18224     0%  
 Number of Slice LUTs:                   86  out of   9112     0%  
    Number used as Logic:                86  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     86
   Number with an unused Flip Flop:      51  out of     86    59%  
   Number with an unused LUT:             0  out of     86     0%  
   Number of fully used LUT-FF pairs:    35  out of     86    40%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.987ns (Maximum Frequency: 250.790MHz)
   Minimum input arrival time before clock: 4.276ns
   Maximum output required time after clock: 4.787ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 3.987ns (frequency: 250.790MHz)
  Total number of paths / destination ports: 1291 / 35
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 3)
  Source:            count_24 (FF)
  Destination:       count_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: count_24 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  count_24 (count_24)
     LUT6:I0->O            2   0.203   0.864  GND_1_o_INV_3_o<26>7_SW0 (N12)
     LUT6:I2->O           15   0.203   0.982  GND_1_o_INV_3_o<26>7 (GND_1_o_INV_3_o)
     LUT3:I2->O            1   0.205   0.000  count_0_rstpot (count_0_rstpot)
     FD:D                      0.102          count_0
    ----------------------------------------
    Total                      3.987ns (1.160ns logic, 2.827ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 39 / 35
-------------------------------------------------------------------------
Offset:              4.276ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       counter_3 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.222   1.736  Reset_IBUF (Reset_IBUF)
     LUT6:I1->O            1   0.203   0.808  _n00731_SW6 (N23)
     LUT6:I3->O            1   0.205   0.000  counter_3_rstpot (counter_3_rstpot)
     FD:D                      0.102          counter_3
    ----------------------------------------
    Total                      4.276ns (1.732ns logic, 2.544ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              4.787ns (Levels of Logic = 2)
  Source:            fsmfake0_0 (FF)
  Destination:       RGB<2> (PAD)
  Source Clock:      Clock rising

  Data Path: fsmfake0_0 to RGB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.447   0.987  fsmfake0_0 (fsmfake0_0)
     LUT2:I0->O            1   0.203   0.579  pres_state_RGB<2>1 (RGB_2_OBUF)
     OBUF:I->O                 2.571          RGB_2_OBUF (RGB<2>)
    ----------------------------------------
    Total                      4.787ns (3.221ns logic, 1.566ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    3.987|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.93 secs
 
--> 

Total memory usage is 247780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

