// Seed: 3917425464
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output wor id_10
);
  tri id_12 = 1 == 1;
  assign module_1.type_3 = 0;
  assign id_10 = id_8 == 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    input wire id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    output logic id_15
);
  always begin : LABEL_0
    id_15 <= "";
  end
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_3,
      id_3,
      id_4,
      id_12,
      id_14,
      id_3,
      id_3
  );
endmodule
