<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L2_out_6_x1'" level="0">
<item name = "Date">Sun Sep 18 14:00:07 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6337, 25201, 21.121 us, 83.995 us, 6337, 25201, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L2_out_6_x1_loop_1_D_drain_IO_L2_out_6_x1_loop_2">6336, 25200, 264 ~ 1050, -, -, 24, no</column>
<column name=" + D_drain_IO_L2_out_6_x1_loop_3">262, 1048, 131, -, -, 2 ~ 8, no</column>
<column name="  ++ D_drain_IO_L2_out_6_x1_loop_4_D_drain_IO_L2_out_6_x1_loop_5_D_drain_IO_L2_out_6_x1_loop_6">128, 128, 2, 1, 1, 128, yes</column>
<column name="  ++ D_drain_IO_L2_out_6_x1_loop_7_D_drain_IO_L2_out_6_x1_loop_8_D_drain_IO_L2_out_6_x1_loop_9">128, 128, 2, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 156, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 160, -</column>
<column name="Register">-, -, 52, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_232_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln890_5_fu_255_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln890_6_fu_237_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln890_fu_169_p2">+, 0, 0, 12, 5, 1</column>
<column name="c3_3_fu_249_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_i_i100_cast_fu_203_p2">-, 0, 0, 13, 6, 6</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25836_fu_226_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln886_fu_221_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln89044_fu_181_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_565_fu_261_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln890_566_fu_243_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln890_fu_175_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln25827_fu_187_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">14, 3, 1, 3</column>
<column name="c1_V_reg_124">9, 2, 3, 6</column>
<column name="c3_reg_135">9, 2, 4, 8</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_6_x1211_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_6_x1211_din">14, 3, 128, 384</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten11_reg_158">9, 2, 8, 16</column>
<column name="indvar_flatten31_reg_147">9, 2, 8, 16</column>
<column name="indvar_flatten39_reg_113">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_i100_cast_reg_280">3, 0, 6, 3</column>
<column name="add_ln890_reg_267">5, 0, 5, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c1_V_reg_124">3, 0, 3, 0</column>
<column name="c3_reg_135">4, 0, 4, 0</column>
<column name="icmp_ln890_565_reg_321">1, 0, 1, 0</column>
<column name="icmp_ln890_566_reg_307">1, 0, 1, 0</column>
<column name="indvar_flatten11_reg_158">8, 0, 8, 0</column>
<column name="indvar_flatten31_reg_147">8, 0, 8, 0</column>
<column name="indvar_flatten39_reg_113">5, 0, 5, 0</column>
<column name="select_ln25827_reg_275">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L2_out_6_x1, return value</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_7_x1212, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_7_x1212, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_7_x1212_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_7_x1212, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_6_x1211_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_6_x1211, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_6_x1211_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_6_x1211, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L2_out_6_x1211_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L2_out_6_x1211, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, pointer</column>
</table>
</item>
</section>
</profile>
