#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PWM_cy_m0s8_tcpwm_1 */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* LED0 */
LED0__0__DR EQU CYREG_GPIO_PRT3_DR
LED0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED0__0__HSIOM_MASK EQU 0x000000F0
LED0__0__HSIOM_SHIFT EQU 4
LED0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED0__0__MASK EQU 0x02
LED0__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED0__0__OUT_SEL_SHIFT EQU 2
LED0__0__OUT_SEL_VAL EQU 0
LED0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED0__0__PC EQU CYREG_GPIO_PRT3_PC
LED0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED0__0__PORT EQU 3
LED0__0__PS EQU CYREG_GPIO_PRT3_PS
LED0__0__SHIFT EQU 1
LED0__DR EQU CYREG_GPIO_PRT3_DR
LED0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__INTR EQU CYREG_GPIO_PRT3_INTR
LED0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED0__MASK EQU 0x02
LED0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED0__PC EQU CYREG_GPIO_PRT3_PC
LED0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED0__PORT EQU 3
LED0__PS EQU CYREG_GPIO_PRT3_PS
LED0__SHIFT EQU 1

/* LED1 */
LED1__0__DR EQU CYREG_GPIO_PRT3_DR
LED1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED1__0__HSIOM_MASK EQU 0x0000000F
LED1__0__HSIOM_SHIFT EQU 0
LED1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED1__0__MASK EQU 0x01
LED1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED1__0__OUT_SEL_SHIFT EQU 0
LED1__0__OUT_SEL_VAL EQU 1
LED1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED1__0__PC EQU CYREG_GPIO_PRT3_PC
LED1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED1__0__PORT EQU 3
LED1__0__PS EQU CYREG_GPIO_PRT3_PS
LED1__0__SHIFT EQU 0
LED1__DR EQU CYREG_GPIO_PRT3_DR
LED1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__INTR EQU CYREG_GPIO_PRT3_INTR
LED1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED1__MASK EQU 0x01
LED1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED1__PC EQU CYREG_GPIO_PRT3_PC
LED1__PC2 EQU CYREG_GPIO_PRT3_PC2
LED1__PORT EQU 3
LED1__PS EQU CYREG_GPIO_PRT3_PS
LED1__SHIFT EQU 0

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
