/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:42.1-49.10" *)
module helloworldfpga(a, b, c);
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:43.8-43.9" *)
  input a;
  (* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:44.8-44.9" *)
  input b;
  (* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:45.9-45.10" *)
  output c;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _3_ (
    .P(a),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .P(b),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .A(_2_),
    .P(c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) c_LUT2_O (
    .I0(_1_),
    .I1(_0_),
    .O(_2_)
  );
endmodule
