# simple_uart
A simple UART transmitter and receiver implemented in Verilog.  
Data transmission includes a start bit, a configurable number of data bits, a single stop bit and no parity bit.  
Testbenches are also provided.  
All codes have been verified in VCS.  
