POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CLC,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,MOV,STD,JLE,CLC,STD,JLE,CLC,STD,JLE,FICOMP,JLE,INT1,TEST,SBB,JLE,CLC,STD,JG,DB,CLI,JLE,FICOMP,JLE,FICOMP,JLE,FICOMP,JLE,FICOMP,JLE,FICOMP,JLE,FICOMP,JLE,FICOMP,JLE,FICOMP,JLE,PUSH,IMUL,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,XLAT,TEST,ADD,ADD,ADD,ADD,AND,ADD,OR,FCOM,ADD,ADD,ADD,ADD,SBB,ADD,ADD,ADD,PUSH,ADD,ADD,ADC,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,XOR,ADD,ADD,IRET,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,JO,PUSH,ADD,MOV,ADD,ADD,PUSH,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SBB,ADD,DB,MOV,ADD,ADD,ADD,ADD,ADD,MOV,ADD,DB,ADD,JZ,PUSH,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,DB,PUSH,ADD,ADC,ADD,FCOM,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,ADD,PUSH,ADD,POP,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,PUSH,PUSH,ADD,PUSH,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,PUSH,ADD,ADC,ADD,SAHF,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,OR,ADD,PUSH,ADD,DB,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,SHL,OUTS,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD