# do lab4_adders_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/kg3/ece385/lab4-adders {/home/kg3/ece385/lab4-adders/csa4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kg3/ece385/lab4-adders" /home/kg3/ece385/lab4-adders/csa4.sv 
# -- Compiling module csa4
# 
# Top level modules:
# 	csa4
# End time: 11:24:38 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kg3/ece385/lab4-adders {/home/kg3/ece385/lab4-adders/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kg3/ece385/lab4-adders" /home/kg3/ece385/lab4-adders/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:24:38 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kg3/ece385/lab4-adders {/home/kg3/ece385/lab4-adders/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kg3/ece385/lab4-adders" /home/kg3/ece385/lab4-adders/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 11:24:38 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kg3/ece385/lab4-adders {/home/kg3/ece385/lab4-adders/carry_select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kg3/ece385/lab4-adders" /home/kg3/ece385/lab4-adders/carry_select_adder.sv 
# -- Compiling module carry_select_adder
# 
# Top level modules:
# 	carry_select_adder
# End time: 11:24:38 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kg3/ece385/lab4-adders {/home/kg3/ece385/lab4-adders/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kg3/ece385/lab4-adders" /home/kg3/ece385/lab4-adders/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 11:24:38 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/kg3/ece385/lab4-adders {/home/kg3/ece385/lab4-adders/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on Sep 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kg3/ece385/lab4-adders" /home/kg3/ece385/lab4-adders/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:24:38 on Sep 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:24:38 on Sep 16,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab4_adders_toplevel
# Loading work.carry_select_adder
# Loading work.full_adder
# Loading work.csa4
# Loading work.HexDriver
# 
# add wave *
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kg3  Hostname: gelib-4c-38.ews.illinois.edu  ProcessID: 447089
#           Attempting to use alternate WLF file "./wlftslhOxH".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftslhOxH
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 11:25:07 on Sep 16,2019, Elapsed time: 0:00:29
# Errors: 4, Warnings: 2
