// Seed: 3979733064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_6;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wor id_5,
    output tri id_6
    , id_20,
    input tri id_7
    , id_21,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output wand id_11,
    output supply0 id_12,
    input supply0 id_13,
    input uwire id_14,
    output tri1 id_15,
    input tri id_16,
    output wire id_17,
    input tri1 id_18
);
  wire id_22;
  if (-1) wire id_23 = id_9, id_24;
  logic id_25;
  parameter integer id_26 = 1'b0 > 1;
  wire id_27;
  wire id_28;
  assign id_25 = id_20;
  always @(posedge "" == -1 or posedge id_26) begin : LABEL_0
    force id_21 = id_14;
  end
  module_0 modCall_1 (
      id_23,
      id_26,
      id_26,
      id_25,
      id_21,
      id_22
  );
endmodule
