Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lab05_kjb5568_rjl5336.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab05_kjb5568_rjl5336.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab05_kjb5568_rjl5336"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : lab05_kjb5568_rjl5336
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing package <kjb5568_rjl5336_Components>.
Parsing package body <kjb5568_rjl5336_Components>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\hextosevenseg.vhd" into library kjb5568_rjl5336_library
Parsing entity <hextosevenseg>.
Parsing architecture <structural> of entity <hextosevenseg>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\DFF_enable.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF_CE>.
Parsing architecture <Behavioral> of entity <dff_ce>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\DFF.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF>.
Parsing architecture <Behavioral> of entity <dff>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Counter_nbit>.
Parsing architecture <Behavioral> of entity <counter_nbit>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\wall_fsm.vhd" into library work
Parsing entity <wall_fsm>.
Parsing architecture <Behavioral> of entity <wall_fsm>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\train_fsm.vhd" into library kjb5568_rjl5336_library
Parsing entity <train_fsm>.
Parsing architecture <Behavioral> of entity <train_fsm>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Reg_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Reg_nbit>.
Parsing architecture <Behavioral> of entity <reg_nbit>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd" into library kjb5568_rjl5336_library
Parsing entity <pulse_gen>.
Parsing architecture <Behavioral> of entity <pulse_gen>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Pingpong_Fsm.vhd" into library kjb5568_rjl5336_library
Parsing entity <Pingpong_Fsm>.
Parsing architecture <Behavioral> of entity <pingpong_fsm>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\physics_fsm.vhd" into library kjb5568_rjl5336_library
Parsing entity <physics_fsm>.
Parsing architecture <Behavioral> of entity <physics_fsm>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\OneShot.vhd" into library kjb5568_rjl5336_library
Parsing entity <OneShot>.
Parsing architecture <Behavioral> of entity <oneshot>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\numeric_display.vhd" into library kjb5568_rjl5336_library
Parsing entity <WordTo8dig7seg>.
Parsing architecture <Behavioral> of entity <wordto8dig7seg>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\FSM.vhd" into library kjb5568_rjl5336_library
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Debouncer.vhd" into library kjb5568_rjl5336_library
Parsing entity <Debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd" into library work
Parsing entity <lab05_kjb5568_rjl5336>.
Parsing architecture <Behavioral> of entity <lab05_kjb5568_rjl5336>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab05_kjb5568_rjl5336> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debouncer> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF_CE> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <OneShot> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.
INFO:HDLCompiler:679 - "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\FSM.vhd" Line 215. Case statement is complete. others clause is never selected

Elaborating entity <Pingpong_Fsm> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.
INFO:HDLCompiler:679 - "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Pingpong_Fsm.vhd" Line 214. Case statement is complete. others clause is never selected

Elaborating entity <physics_fsm> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <train_fsm> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <wall_fsm> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\kalvi_000\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\wall_fsm.vhd" Line 298. Case statement is complete. others clause is never selected

Elaborating entity <Reg_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <WordTo8dig7seg> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <hextosevenseg> (architecture <structural>) from library <kjb5568_rjl5336_library>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab05_kjb5568_rjl5336>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\lab05_kjb5568_rjl5336.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <lab05_kjb5568_rjl5336> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Debouncer.vhd".
    Summary:
	no macro.
Unit <Debouncer> synthesized.

Synthesizing Unit <DFF_CE>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\DFF_enable.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF_CE> synthesized.

Synthesizing Unit <OneShot>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\OneShot.vhd".
    Summary:
	no macro.
Unit <OneShot> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\DFF.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <pulse_gen_1>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 16
        maxCount = 10000
    Summary:
	no macro.
Unit <pulse_gen_1> synthesized.

Synthesizing Unit <Counter_nbit_1>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 16
    Found 16-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_count[31]_mux_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <Counter_nbit_1> synthesized.

Synthesizing Unit <pulse_gen_2>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 17
        maxCount = 100000
    Summary:
	no macro.
Unit <pulse_gen_2> synthesized.

Synthesizing Unit <Counter_nbit_2>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 17
    Found 17-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_count[31]_mux_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
Unit <Counter_nbit_2> synthesized.

Synthesizing Unit <pulse_gen_3>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 23
        maxCount = 6250000
    Summary:
	no macro.
Unit <pulse_gen_3> synthesized.

Synthesizing Unit <Counter_nbit_3>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 23
    Found 23-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_count[31]_mux_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
Unit <Counter_nbit_3> synthesized.

Synthesizing Unit <pulse_gen_4>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 25
        maxCount = 20000000
    Summary:
	no macro.
Unit <pulse_gen_4> synthesized.

Synthesizing Unit <Counter_nbit_4>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 25
    Found 25-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_count[31]_mux_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
Unit <Counter_nbit_4> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\FSM.vhd".
    Found 4-bit register for signal <presentstate>.
    Found finite state machine <FSM_0> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 39                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | off                                            |
    | Power Up State     | off                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <Pingpong_Fsm>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Pingpong_Fsm.vhd".
    Found 5-bit register for signal <presentstate>.
    Found finite state machine <FSM_1> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 73                                             |
    | Inputs             | 3                                              |
    | Outputs            | 22                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | p0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Pingpong_Fsm> synthesized.

Synthesizing Unit <physics_fsm>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\physics_fsm.vhd".
    Found 5-bit register for signal <presentstate>.
INFO:Xst:1799 - State init is never reached in FSM <presentstate>.
INFO:Xst:1799 - State comp is never reached in FSM <presentstate>.
    Found finite state machine <FSM_2> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 57                                             |
    | Inputs             | 2                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | p0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <physics_fsm> synthesized.

Synthesizing Unit <train_fsm>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\train_fsm.vhd".
    Found 5-bit register for signal <presentstate>.
    Found finite state machine <FSM_3> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 52                                             |
    | Inputs             | 1                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <train_fsm> synthesized.

Synthesizing Unit <wall_fsm>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\Lab05_kjb5568_rjl5336\Lab05_kjb5568_rjl5336\wall_fsm.vhd".
    Found 5-bit register for signal <presentstate>.
    Found finite state machine <FSM_4> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 101                                            |
    | Inputs             | 19                                             |
    | Outputs            | 22                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | p0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 17-to-1 multiplexer for signal <presentstate[4]_PWR_28_o_Mux_67_o> created at line 55.
WARNING:Xst:737 - Found 1-bit latch for signal <r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wall_fsm> synthesized.

Synthesizing Unit <Reg_nbit>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Reg_nbit.vhd".
        n = 4
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_nbit> synthesized.

Synthesizing Unit <WordTo8dig7seg>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\numeric_display.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <w2h> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <WordTo8dig7seg> synthesized.

Synthesizing Unit <Counter_nbit_5>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 3
    Found 3-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_28_o_add_0_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <Counter_nbit_5> synthesized.

Synthesizing Unit <hextosevenseg>.
    Related source file is "C:\Users\kalvi_000\Desktop\Lab05\kjb5568_rjl5336_library\hextosevenseg.vhd".
    Found 16x7-bit Read Only RAM for signal <Segment>
    Summary:
	inferred   1 RAM(s).
Unit <hextosevenseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Registers                                            : 31
 1-bit register                                        : 20
 16-bit register                                       : 1
 17-bit register                                       : 1
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 26
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 18
 16-bit 2-to-1 multiplexer                             : 6
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Counter_nbit_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_1> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_2> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_3> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_4> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_5>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_5> synthesized (advanced).

Synthesizing (advanced) Unit <hextosevenseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segment>       |          |
    -----------------------------------------------------------------------
Unit <hextosevenseg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 108
 Flip-Flops                                            : 108
# Multiplexers                                         : 26
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 18
 16-bit 2-to-1 multiplexer                             : 6
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <presentstate[1:14]> with one-hot encoding.
----------------------------
 State    | Encoding
----------------------------
 off      | 00000000000001
 c        | 00000000000010
 cc       | 00000000001000
 ccc      | 00000000010000
 cccc     | 00000000100000
 physics  | 00000001000000
 l        | 00000000000100
 lu       | 00000100000000
 train    | 00001000000000
 lc       | 00000010000000
 wall     | 00100000000000
 lcr      | 00010000000000
 lcrc     | 01000000000000
 pingpong | 10000000000000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <presentstate[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 p0    | 00000
 p1    | 00010
 p2    | 00011
 p3    | 00100
 p4    | 00101
 p5    | 00110
 p6    | 00111
 p7    | 01000
 p8    | 01001
 p9    | 01010
 p10   | 01011
 p11   | 01100
 p12   | 01101
 p13   | 01110
 p14   | 01111
 p15   | 10000
 p16   | 10001
 p17   | 00001
 init  | unreached
 comp  | unreached
 start | 10010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <presentstate[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 start | 00000
 t24   | 00001
 t23   | 00010
 t22   | 00011
 t21   | 00100
 t20   | 00101
 t19   | 00110
 t18   | 00111
 t17   | 01000
 t16   | 01001
 t15   | 01010
 t14   | 01011
 t13   | 01100
 t12   | 01101
 t11   | 01110
 t10   | 01111
 t9    | 10000
 t8    | 10001
 t7    | 10010
 t6    | 10011
 t5    | 10100
 t4    | 10101
 t3    | 10110
 t2    | 10111
 t1    | 11000
 t0    | 11001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <wall/FSM_4> on signal <presentstate[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 p0    | 00000
 p1    | 00001
 p2    | 00010
 p3    | 00011
 p4    | 00100
 p5    | 00101
 p6    | 00110
 p7    | 00111
 p8    | 01000
 p9    | 01001
 p10   | 01010
 p11   | 01011
 p12   | 01100
 p13   | 01101
 p14   | 01110
 p15   | 01111
 init  | 10000
 comp  | 10001
 start | 10010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pingpong/FSM_1> on signal <presentstate[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 p0    | 00000
 p1    | 00001
 p2    | 00010
 p3    | 00011
 p4    | 00100
 p5    | 00101
 p6    | 00110
 p7    | 00111
 p8    | 01000
 p9    | 01001
 p10   | 01010
 p11   | 01011
 p12   | 01100
 p13   | 01101
 p14   | 01110
 p15   | 01111
 init  | 10000
 comp  | 10001
 start | 10010
-------------------
WARNING:Xst:2677 - Node <count_16> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <Counter_nbit_1>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <Counter_nbit_3>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <Counter_nbit_4>.
WARNING:Xst:2677 - Node <display/cnt/count_3> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_4> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_5> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_6> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_7> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_8> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_9> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_10> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_11> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_12> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_13> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_14> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_15> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_16> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_17> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_18> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_19> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_20> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_21> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_22> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_23> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_24> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_25> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_26> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_27> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_28> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_29> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_30> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.
WARNING:Xst:2677 - Node <display/cnt/count_31> of sequential type is unconnected in block <lab05_kjb5568_rjl5336>.

Optimizing unit <Counter_nbit_1> ...

Optimizing unit <Counter_nbit_2> ...

Optimizing unit <Counter_nbit_3> ...

Optimizing unit <Counter_nbit_4> ...

Optimizing unit <lab05_kjb5568_rjl5336> ...

Optimizing unit <wall_fsm> ...

Optimizing unit <Pingpong_Fsm> ...
INFO:Xst:2261 - The FF/Latch <pulse1000/cnt/count_0> in Unit <lab05_kjb5568_rjl5336> is equivalent to the following 3 FFs/Latches, which will be removed : <pulse500/cnt/count_0> <pulseping/cnt/count_0> <pulsetrain/cnt/count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab05_kjb5568_rjl5336, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab05_kjb5568_rjl5336.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 617
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 79
#      LUT2                        : 77
#      LUT3                        : 22
#      LUT4                        : 18
#      LUT5                        : 89
#      LUT6                        : 162
#      MUXCY                       : 79
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 225
#      FD                          : 138
#      FDE                         : 19
#      FDR                         : 57
#      FDRE                        : 6
#      FDS                         : 3
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 21
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             225  out of  126800     0%  
 Number of Slice LUTs:                  452  out of  63400     0%  
    Number used as Logic:               452  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    466
   Number with an unused Flip Flop:     241  out of    466    51%  
   Number with an unused LUT:            14  out of    466     3%  
   Number of fully used LUT-FF pairs:   211  out of    466    45%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------------------------------------+------------------------+-------+
CLK                                                                                           | BUFGP                  | 223   |
wall/presentstate[4]_PWR_28_o_Mux_67_o(wall/Mmux_presentstate[4]_PWR_28_o_Mux_67_o37:O)       | NONE(*)(wall/r)        | 1     |
pingpong/presentstate[4]_PWR_24_o_Mux_42_o(pingpong/Mmux_presentstate[4]_PWR_24_o_Mux_42_o1:O)| NONE(*)(pingpong/r)    | 1     |
----------------------------------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.552ns (Maximum Frequency: 281.551MHz)
   Minimum input arrival time before clock: 3.521ns
   Maximum output required time after clock: 4.568ns
   Maximum combinational path delay: 1.878ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.552ns (frequency: 281.551MHz)
  Total number of paths / destination ports: 5786 / 279
-------------------------------------------------------------------------
Delay:               3.552ns (Levels of Logic = 2)
  Source:            pulseping/cnt/Q_8 (FF)
  Destination:       pulseping/cnt/count_22 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: pulseping/cnt/Q_8 to pulseping/cnt/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.919  pulseping/cnt/Q_8 (pulseping/cnt/Q_8)
     LUT5:I0->O           33   0.124   0.929  pulseping/pulse_int<22>4 (pulseping/pulse_int<22>3)
     LUT5:I1->O           14   0.124   0.484  pulseping/clear1 (pulseping/clear)
     FDR:R                     0.494          pulseping/cnt/count_12
    ----------------------------------------
    Total                      3.552ns (1.220ns logic, 2.332ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wall/presentstate[4]_PWR_28_o_Mux_67_o'
  Clock period: 1.819ns (frequency: 549.753MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.819ns (Levels of Logic = 1)
  Source:            wall/r (LATCH)
  Destination:       wall/r (LATCH)
  Source Clock:      wall/presentstate[4]_PWR_28_o_Mux_67_o falling
  Destination Clock: wall/presentstate[4]_PWR_28_o_Mux_67_o falling

  Data Path: wall/r to wall/r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              23   0.625   1.059  wall/r (wall/r)
     LUT5:I0->O            1   0.124   0.000  wall/Mmux_presentstate[4]_X_23_o_Mux_66_o36 (wall/presentstate[4]_X_23_o_Mux_66_o)
     LD:D                      0.011          wall/r
    ----------------------------------------
    Total                      1.819ns (0.760ns logic, 1.059ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 637 / 200
-------------------------------------------------------------------------
Offset:              3.521ns (Levels of Logic = 5)
  Source:            SWITCH<2> (PAD)
  Destination:       wall/presentstate_FSM_FFd4 (FF)
  Destination Clock: CLK rising

  Data Path: SWITCH<2> to wall/presentstate_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.563  SWITCH_2_IBUF (SWITCH_2_IBUF)
     LUT3:I1->O            1   0.124   0.939  wall/presentstate_FSM_FFd4-In12 (wall/presentstate_FSM_FFd4-In13)
     LUT6:I0->O            1   0.124   0.776  wall/presentstate_FSM_FFd4-In13 (wall/presentstate_FSM_FFd4-In14)
     LUT6:I2->O            1   0.124   0.716  wall/presentstate_FSM_FFd4-In14 (wall/presentstate_FSM_FFd4-In15)
     LUT5:I2->O            1   0.124   0.000  wall/presentstate_FSM_FFd4-In15 (wall/presentstate_FSM_FFd4-In)
     FD:D                      0.030          wall/presentstate_FSM_FFd4
    ----------------------------------------
    Total                      3.521ns (0.527ns logic, 2.994ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wall/presentstate[4]_PWR_28_o_Mux_67_o'
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Offset:              3.018ns (Levels of Logic = 4)
  Source:            SWITCH<14> (PAD)
  Destination:       wall/r (LATCH)
  Destination Clock: wall/presentstate[4]_PWR_28_o_Mux_67_o falling

  Data Path: SWITCH<14> to wall/r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.939  SWITCH_14_IBUF (SWITCH_14_IBUF)
     LUT6:I1->O            1   0.124   0.919  wall/Mmux_presentstate[4]_X_23_o_Mux_66_o33 (wall/Mmux_presentstate[4]_X_23_o_Mux_66_o32)
     LUT6:I1->O            1   0.124   0.776  wall/Mmux_presentstate[4]_X_23_o_Mux_66_o35 (wall/Mmux_presentstate[4]_X_23_o_Mux_66_o34)
     LUT5:I1->O            1   0.124   0.000  wall/Mmux_presentstate[4]_X_23_o_Mux_66_o36 (wall/presentstate[4]_X_23_o_Mux_66_o)
     LD:D                      0.011          wall/r
    ----------------------------------------
    Total                      3.018ns (0.384ns logic, 2.634ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 538 / 24
-------------------------------------------------------------------------
Offset:              4.568ns (Levels of Logic = 5)
  Source:            register1/Q_0 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      CLK rising

  Data Path: register1/Q_0 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             37   0.478   0.870  register1/Q_0 (register1/Q_0)
     LUT3:I0->O            8   0.124   0.965  Mmux_LED1121 (Mmux_LED112)
     LUT5:I0->O            1   0.124   0.939  Mmux_LED164 (Mmux_LED163)
     LUT6:I0->O            1   0.124   0.421  Mmux_LED166_SW0 (N58)
     LUT6:I5->O            1   0.124   0.399  Mmux_LED166 (LED_1_OBUF)
     OBUF:I->O                 0.000          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      4.568ns (0.974ns logic, 3.594ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.878ns (Levels of Logic = 4)
  Source:            SWITCH<12> (PAD)
  Destination:       LED<12> (PAD)

  Data Path: SWITCH<12> to LED<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.809  SWITCH_12_IBUF (SWITCH_12_IBUF)
     LUT4:I0->O            1   0.124   0.421  Mmux_LED81 (Mmux_LED8)
     LUT6:I5->O            1   0.124   0.399  Mmux_LED88 (LED_12_OBUF)
     OBUF:I->O                 0.000          LED_12_OBUF (LED<12>)
    ----------------------------------------
    Total                      1.878ns (0.249ns logic, 1.629ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |    3.552|         |         |         |
pingpong/presentstate[4]_PWR_24_o_Mux_42_o|         |    2.584|         |         |
wall/presentstate[4]_PWR_28_o_Mux_67_o    |         |    4.438|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pingpong/presentstate[4]_PWR_24_o_Mux_42_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.612|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wall/presentstate[4]_PWR_28_o_Mux_67_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLK                                   |         |         |    3.742|         |
wall/presentstate[4]_PWR_28_o_Mux_67_o|         |         |    1.819|         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.83 secs
 
--> 

Total memory usage is 410048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :    5 (   0 filtered)

