{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742528962120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742528962120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 21:49:22 2025 " "Processing started: Thu Mar 20 21:49:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742528962120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528962120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_N -c sum_N " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_N -c sum_N" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528962120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742528962390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742528962390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N " "Found entity 1: sum_N" {  } { { "sum_N.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/sum_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N_tb " "Found entity 1: sum_N_tb" {  } { { "sum_N_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/sum_N_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor_tb " "Found entity 1: nBitsSubstractor_tb" {  } { { "nBitsSubstractor_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/nBitsSubstractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/division.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file division_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division_tb " "Found entity 1: division_tb" {  } { { "division_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/division_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528968619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528968619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_q alu.sv(46) " "Verilog HDL Implicit Net warning at alu.sv(46): created implicit net for \"div_q\"" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528968622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742528968816 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "div_c alu.sv(40) " "Verilog HDL warning at alu.sv(40): object div_c used but never assigned" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742528968821 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "div_c 0 alu.sv(40) " "Net \"div_c\" at alu.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742528968823 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_N sum_N:sumN " "Elaborating entity \"sum_N\" for hierarchy \"sum_N:sumN\"" {  } { { "alu.sv" "sumN" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528968848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsSubstractor nBitsSubstractor:subs " "Elaborating entity \"nBitsSubstractor\" for hierarchy \"nBitsSubstractor:subs\"" {  } { { "alu.sv" "subs" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528968887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder\"" {  } { { "nBitsSubstractor.sv" "adder_loop\[0\].adder" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/nBitsSubstractor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528968906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:div " "Elaborating entity \"division\" for hierarchy \"division:div\"" {  } { { "alu.sv" "div" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528968937 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742528969682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742528969750 "|alu|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742528969750 "|alu|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742528969750 "|alu|flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742528969750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742528969820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742528970215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742528970215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742528970356 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742528970356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742528970356 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1742528970356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742528970356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742528970379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 21:49:30 2025 " "Processing ended: Thu Mar 20 21:49:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742528970379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742528970379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742528970379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528970379 ""}
