

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Oct 30 00:38:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      116|      116|  1.160 us|  1.160 us|  117|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_42_1_fu_182  |cordiccart2pol_Pipeline_VITIS_LOOP_42_1  |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2082|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    6|     986|   1730|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     88|    -|
|Register         |        -|    -|     652|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1638|   3900|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_42_1_fu_182  |cordiccart2pol_Pipeline_VITIS_LOOP_42_1  |        0|   6|  986|  1730|    0|
    |fpext_32ns_64_2_no_dsp_1_U16                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U17                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|     0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|   6|  986|  1730|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_17s_15ns_33_4_1_U18  |mul_mul_17s_15ns_33_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1109_fu_914_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1124_fu_998_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln570_1_fu_403_p2     |         +|   0|  0|   12|          12|           5|
    |add_ln570_fu_324_p2       |         +|   0|  0|   12|          12|           5|
    |lsb_index_fu_814_p2       |         +|   0|  0|   39|          32|           6|
    |m_1_fu_956_p2             |         +|   0|  0|   42|          35|          35|
    |F2_1_fu_381_p2            |         -|   0|  0|   12|          11|          12|
    |F2_fu_302_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_4_fu_289_p2         |         -|   0|  0|   61|           1|          54|
    |man_V_7_fu_368_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln1099_fu_800_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln1102_fu_835_p2      |         -|   0|  0|   14|           4|           6|
    |sub_ln1110_fu_928_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1119_fu_993_p2      |         -|   0|  0|    8|           3|           8|
    |sub_ln570_1_fu_409_p2     |         -|   0|  0|   12|           4|          12|
    |sub_ln570_fu_330_p2       |         -|   0|  0|   12|           4|          12|
    |temp_x_V_1_fu_692_p2      |         -|   0|  0|   24|           1|          17|
    |temp_y_V_1_fu_698_p2      |         -|   0|  0|   24|           1|          17|
    |tmp_V_fu_751_p2           |         -|   0|  0|   39|           1|          32|
    |a_fu_861_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1104_fu_888_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln570_1_fu_552_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln570_fu_490_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln571_1_fu_530_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln571_fu_468_p2       |       and|   0|  0|    2|           1|           1|
    |p_Result_3_fu_850_p2      |       and|   0|  0|   34|          34|          34|
    |ashr_ln575_1_fu_604_p2    |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln575_fu_560_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln1090_fu_739_p2     |      icmp|   0|  0|   18|          33|           1|
    |icmp_ln1101_fu_829_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1102_fu_855_p2     |      icmp|   0|  0|   18|          34|           1|
    |icmp_ln1109_fu_908_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1649_fu_666_p2     |      icmp|   0|  0|   13|          17|           1|
    |icmp_ln30_fu_679_p2       |      icmp|   0|  0|   13|          17|           1|
    |icmp_ln560_1_fu_269_p2    |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln560_fu_233_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln570_1_fu_397_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln570_fu_318_p2      |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln571_1_fu_423_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln571_fu_344_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln574_1_fu_498_p2    |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln574_fu_436_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln592_1_fu_503_p2    |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln592_fu_441_p2      |      icmp|   0|  0|   12|          12|           5|
    |lshr_ln1102_fu_844_p2     |      lshr|   0|  0|  108|           2|          34|
    |lshr_ln1109_fu_923_p2     |      lshr|   0|  0|  108|          34|          34|
    |or_ln1104_fu_894_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln571_1_fu_542_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln571_fu_480_p2        |        or|   0|  0|    2|           1|           1|
    |angle_fu_684_p3           |    select|   0|  0|   32|           1|          32|
    |m_fu_942_p3               |    select|   0|  0|   34|           1|          34|
    |man_V_5_fu_295_p3         |    select|   0|  0|   54|           1|          54|
    |man_V_8_fu_374_p3         |    select|   0|  0|   54|           1|          54|
    |r                         |    select|   0|  0|   32|           1|           1|
    |select_ln1098_fu_986_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln1650_fu_703_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln30_fu_671_p3     |    select|   0|  0|   31|           1|          31|
    |select_ln570_2_fu_639_p3  |    select|   0|  0|   17|           1|          17|
    |select_ln570_fu_595_p3    |    select|   0|  0|   17|           1|          17|
    |select_ln571_1_fu_535_p3  |    select|   0|  0|   17|           1|          17|
    |select_ln571_fu_473_p3    |    select|   0|  0|   17|           1|          17|
    |select_ln574_1_fu_632_p3  |    select|   0|  0|   17|           1|          17|
    |select_ln574_fu_588_p3    |    select|   0|  0|   17|           1|          17|
    |select_ln577_1_fu_624_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln577_fu_580_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln592_1_fu_517_p3  |    select|   0|  0|   17|           1|          17|
    |select_ln592_fu_455_p3    |    select|   0|  0|   17|           1|          17|
    |sh_amt_1_fu_415_p3        |    select|   0|  0|   12|           1|          12|
    |sh_amt_fu_336_p3          |    select|   0|  0|   12|           1|          12|
    |temp_x_V_2_fu_720_p3      |    select|   0|  0|   17|           1|          17|
    |temp_x_V_fu_652_p3        |    select|   0|  0|   17|           1|           1|
    |temp_y_V_2_fu_712_p3      |    select|   0|  0|   17|           1|          17|
    |temp_y_V_fu_645_p3        |    select|   0|  0|   17|           1|           1|
    |tmp_V_2_fu_756_p3         |    select|   0|  0|   32|           1|          32|
    |shl_ln1110_fu_937_p2      |       shl|   0|  0|  108|          34|          34|
    |shl_ln593_1_fu_512_p2     |       shl|   0|  0|   39|          17|          17|
    |shl_ln593_fu_450_p2       |       shl|   0|  0|   39|          17|          17|
    |xor_ln1104_fu_875_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln560_1_fu_525_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln560_fu_463_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln571_1_fu_546_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln571_fu_484_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2082|         847|        1179|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         16|    1|         16|
    |grp_fu_195_ce  |   9|          2|    1|          2|
    |grp_fu_195_p0  |  14|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |  88|         21|   34|        114|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |and_ln570_1_reg_1210                                             |   1|   0|    1|          0|
    |and_ln570_reg_1190                                               |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  15|   0|   15|          0|
    |exp_tmp_1_reg_1100                                               |  11|   0|   11|          0|
    |exp_tmp_reg_1078                                                 |  11|   0|   11|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_42_1_fu_182_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1090_reg_1254                                             |   1|   0|    1|          0|
    |icmp_ln1109_reg_1295                                             |   1|   0|    1|          0|
    |icmp_ln560_1_reg_1110                                            |   1|   0|    1|          0|
    |icmp_ln560_reg_1088                                              |   1|   0|    1|          0|
    |icmp_ln570_1_reg_1151                                            |   1|   0|    1|          0|
    |icmp_ln570_reg_1122                                              |   1|   0|    1|          0|
    |icmp_ln571_1_reg_1163                                            |   1|   0|    1|          0|
    |icmp_ln571_reg_1134                                              |   1|   0|    1|          0|
    |icmp_ln574_1_reg_1200                                            |   1|   0|    1|          0|
    |icmp_ln574_reg_1180                                              |   1|   0|    1|          0|
    |m_4_reg_1300                                                     |  34|   0|   34|          0|
    |man_V_5_reg_1117                                                 |  54|   0|   54|          0|
    |man_V_8_reg_1146                                                 |  54|   0|   54|          0|
    |or_ln_reg_1290                                                   |   1|   0|    2|          1|
    |p_Result_11_reg_1259                                             |   1|   0|    1|          0|
    |p_Result_5_reg_1305                                              |   1|   0|    1|          0|
    |p_Result_7_reg_1073                                              |   1|   0|    1|          0|
    |p_Result_9_reg_1095                                              |   1|   0|    1|          0|
    |select_ln1650_reg_1228                                           |  15|   0|   32|         17|
    |select_ln570_reg_1215                                            |  17|   0|   17|          0|
    |select_ln571_1_reg_1205                                          |  17|   0|   17|          0|
    |select_ln571_reg_1185                                            |  17|   0|   17|          0|
    |sext_ln1092_reg_1265                                             |  34|   0|   34|          0|
    |sext_ln570_1_reg_1195                                            |  32|   0|   32|          0|
    |sext_ln570_reg_1175                                              |  32|   0|   32|          0|
    |sh_amt_1_reg_1156                                                |  12|   0|   12|          0|
    |sh_amt_reg_1127                                                  |  12|   0|   12|          0|
    |sub_ln1099_reg_1273                                              |  32|   0|   32|          0|
    |temp_x_V_2_reg_1238                                              |  17|   0|   17|          0|
    |temp_y_V_2_reg_1233                                              |  17|   0|   17|          0|
    |temp_y_V_reg_1220                                                |  17|   0|   17|          0|
    |trunc_ln1098_reg_1285                                            |   8|   0|    8|          0|
    |trunc_ln1102_reg_1280                                            |   6|   0|    6|          0|
    |trunc_ln1270_reg_1248                                            |  32|   0|   32|          0|
    |trunc_ln554_2_reg_1105                                           |  52|   0|   52|          0|
    |trunc_ln554_reg_1083                                             |  52|   0|   52|          0|
    |trunc_ln572_1_reg_1169                                           |  17|   0|   17|          0|
    |trunc_ln572_reg_1140                                             |  17|   0|   17|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 652|   0|  670|         18|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

