
;; Function drawGun (drawGun, funcdef_no=356, decl_uid=5812, cgraph_uid=360, symbol_order=368)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 20 count 19 (  1.3)


drawGun

Dataflow summary:
def_info->table_size = 745, use_info->table_size = 178
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,12u} r1={16d,8u} r2={13d,4u} r3={11d,2u} r7={1d,14u} r12={16d} r13={1d,22u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={14d,4u} r101={8d} r102={1d,14u} r103={1d,13u} r104={8d} r105={8d} r106={8d} r114={3d,5u} r116={3d,6u} r119={2d,3u} r141={2d,5u} r142={2d,5u} r143={2d,5u} r146={2d,7u} r150={1d,1u} r151={3d,9u} r152={2d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r168={1d,3u} r169={1d,1u} r172={1d,1u,1e} r173={1d,1u} r174={1d,2u} r175={1d,1u} r176={1d,1u,1e} r177={1d,1u} r178={1d,1u} r185={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,3u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={1d,1u} r200={1d,1u} 
;;    total ref usage 919{743d,172u,4e} in 140{132 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d12(0){ }d28(1){ }d41(2){ }d52(3){ }d53(7){ }d70(13){ }d79(14){ }d96(16){ }d105(17){ }d114(18){ }d123(19){ }d132(20){ }d141(21){ }d150(22){ }d159(23){ }d168(24){ }d177(25){ }d186(26){ }d195(27){ }d204(28){ }d213(29){ }d222(30){ }d231(31){ }d670(102){ }d671(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119 146 152 174 178 191 192 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119 146 152 174 178 191 192 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197

( 7 9 11 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ }u6(13){ }u7(102){ }u8(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  gen 	 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  gen 	 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197

( 5 4 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 142 143
;; lr  def 	 100 [cc] 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
;; live  gen 	 100 [cc] 157 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197

( 6 )->[7]->( 3 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 141 142 143 146 150 151 152 174 178 191 192 195 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 141 142 143 150 151 174 192 195 197
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 116 119 151 159 160 162 163 164 168 169 198 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 141 142 143 146 150 151 152 174 178 191 192 195 197
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 114 116 119 151 159 160 162 163 164 168 169 198 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; live  out 	

( 6 )->[9]->( 3 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 151
;; lr  def 	 100 [cc] 114 116 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  gen 	 100 [cc] 114 116 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146 152
;; lr  def 	 100 [cc] 146 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; live  gen 	 100 [cc] 146 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197

( 10 2 )->[11]->( 3 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146 152 174 178 191 197
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 116 150 151 172 173 175 176 177 185 195 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 114 116 150 151 172 173 175 176 177 185 195 200
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
;; lr  def 	 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
;; live  gen 	 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u175(7){ }u176(13){ }u177(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 248 to worklist
  Adding insn 31 to worklist
  Adding insn 250 to worklist
  Adding insn 68 to worklist
  Adding insn 120 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 100 to worklist
  Adding insn 88 to worklist
  Adding insn 84 to worklist
  Adding insn 253 to worklist
  Adding insn 133 to worklist
  Adding insn 142 to worklist
  Adding insn 255 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 157 to worklist
  Adding insn 182 to worklist
  Adding insn 188 to worklist
Finished finding needed instructions:
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 186 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 192
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 137 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 246 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 89 to worklist
  Adding insn 245 to worklist
  Adding insn 237 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 127 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 141 142 143 146 150 151 152 174 178 191 192 195 197
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 119 146 150 151 152 174 178 191 192 195 197
  Adding insn 80 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 174 to worklist
  Adding insn 170 to worklist
  Adding insn 166 to worklist
  Adding insn 247 to worklist
  Adding insn 238 to worklist
  Adding insn 156 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 146 152 174 178 191 192 197
  Adding insn 159 to worklist
  Adding insn 153 to worklist
  Adding insn 149 to worklist
  Adding insn 228 to worklist
  Adding insn 5 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 20 count 20 (  1.3)

Pass 0 for finding pseudo/allocno costs


  r200 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:375 MEM:165
  r199 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:3564
  r198 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:4860 VFP_LO_REGS:4860 ALL_REGS:8100 MEM:3564
  r197 costs: LO_REGS:678 HI_REGS:678 CALLER_SAVE_REGS:678 EVEN_REG:678 GENERAL_REGS:678 VFP_D0_D7_REGS:5085 VFP_LO_REGS:5085 ALL_REGS:5099 MEM:3395
  r195 costs: LO_REGS:4860 HI_REGS:4860 CALLER_SAVE_REGS:4860 EVEN_REG:4860 GENERAL_REGS:4860 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5070 MEM:3315
  r192 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:4904 VFP_LO_REGS:4904 ALL_REGS:4904 MEM:3265
  r191 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:239 VFP_LO_REGS:239 ALL_REGS:239 MEM:155
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r178 costs: LO_REGS:225 HI_REGS:225 CALLER_SAVE_REGS:225 EVEN_REG:225 GENERAL_REGS:225 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:239 MEM:155
  r177 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:225 VFP_LO_REGS:225 ALL_REGS:675 MEM:525
  r176 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r175 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r174 costs: LO_REGS:5085 HI_REGS:5085 CALLER_SAVE_REGS:5085 EVEN_REG:5085 GENERAL_REGS:5085 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5099 MEM:3395
  r173 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r172 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r169 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:9720 VFP_LO_REGS:9720 ALL_REGS:9720 MEM:6480
  r168 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:4860 VFP_LO_REGS:4860 ALL_REGS:8100 MEM:3564
  r164 costs: LO_REGS:14580 HI_REGS:14580 CALLER_SAVE_REGS:14580 EVEN_REG:14580 GENERAL_REGS:14580 VFP_D0_D7_REGS:4860 VFP_LO_REGS:4860 ALL_REGS:14580 MEM:11340
  r163 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r162 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r160 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r159 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29520 VFP_LO_REGS:29520 ALL_REGS:29520 MEM:19680
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29520 VFP_LO_REGS:29520 ALL_REGS:29520 MEM:19680
  r152 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:614 VFP_LO_REGS:614 ALL_REGS:614 MEM:320
  r151 costs: LO_REGS:4860 HI_REGS:4860 CALLER_SAVE_REGS:4860 EVEN_REG:4860 GENERAL_REGS:4860 VFP_D0_D7_REGS:44445 VFP_LO_REGS:44445 ALL_REGS:49305 MEM:32805
  r150 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:5010 VFP_LO_REGS:5010 ALL_REGS:5010 MEM:3255
  r146 costs: LO_REGS:225 HI_REGS:225 CALLER_SAVE_REGS:225 EVEN_REG:225 GENERAL_REGS:225 VFP_D0_D7_REGS:1139 VFP_LO_REGS:1139 ALL_REGS:1364 MEM:905
  r143 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:34380 VFP_LO_REGS:34380 ALL_REGS:34380 MEM:22920
  r142 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:34380 VFP_LO_REGS:34380 ALL_REGS:34380 MEM:22920
  r141 costs: LO_REGS:648 HI_REGS:648 CALLER_SAVE_REGS:648 EVEN_REG:648 GENERAL_REGS:648 VFP_D0_D7_REGS:34380 VFP_LO_REGS:34380 ALL_REGS:34380 MEM:22920
  r119 costs: LO_REGS:0 HI_REGS:1970 CALLER_SAVE_REGS:1970 EVEN_REG:1970 GENERAL_REGS:1970 VFP_D0_D7_REGS:19665 VFP_LO_REGS:19665 ALL_REGS:19665 MEM:13110
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51780 VFP_LO_REGS:51780 ALL_REGS:51780 MEM:34435
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51855 VFP_LO_REGS:51855 ALL_REGS:51855 MEM:34570


Pass 1 for finding pseudo/allocno costs

    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r199: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r198: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r197: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r177: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r176: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r175: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r174: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r173: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r172: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r163: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r162: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r159: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r200 costs: GENERAL_REGS:30 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:450 MEM:450
  r199 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:14580 VFP_LO_REGS:14580 ALL_REGS:9720 MEM:9720
  r198 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:14580 VFP_LO_REGS:14580 ALL_REGS:9720 MEM:9720
  r197 costs: GENERAL_REGS:678 VFP_D0_D7_REGS:10185 VFP_LO_REGS:10185 ALL_REGS:5100 MEM:6790
  r195 costs: LO_REGS:5085 HI_REGS:5085 CALLER_SAVE_REGS:5085 EVEN_REG:5085 GENERAL_REGS:5085 VFP_LO_REGS:0 ALL_REGS:5085 MEM:3390
  r192 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:4905 VFP_LO_REGS:4905 ALL_REGS:4905 MEM:3270
  r191 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r189 costs: GENERAL_REGS:0 MEM:20
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r178 costs: LO_REGS:240 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_LO_REGS:0 ALL_REGS:240 MEM:160
  r177 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_LO_REGS:225 ALL_REGS:675 MEM:525
  r176 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r175 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r174 costs: LO_REGS:5100 HI_REGS:5100 CALLER_SAVE_REGS:5100 EVEN_REG:5100 GENERAL_REGS:5100 VFP_LO_REGS:0 ALL_REGS:5100 MEM:3400
  r173 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_LO_REGS:0 ALL_REGS:450 MEM:300
  r172 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_LO_REGS:225 ALL_REGS:675 MEM:525
  r169 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:14580 VFP_LO_REGS:14580 ALL_REGS:9720 MEM:9720
  r168 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:14580 VFP_LO_REGS:14580 ALL_REGS:9720 MEM:9720
  r164 costs: LO_REGS:14580 HI_REGS:14580 CALLER_SAVE_REGS:14580 EVEN_REG:14580 GENERAL_REGS:14580 VFP_LO_REGS:4860 ALL_REGS:14580 MEM:11340
  r163 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r162 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r160 costs: LO_REGS:9720 HI_REGS:9720 CALLER_SAVE_REGS:9720 EVEN_REG:9720 GENERAL_REGS:9720 VFP_LO_REGS:0 ALL_REGS:9720 MEM:6480
  r159 costs: LO_REGS:14580 HI_REGS:14580 CALLER_SAVE_REGS:14580 EVEN_REG:14580 GENERAL_REGS:14580 VFP_LO_REGS:4860 ALL_REGS:14580 MEM:11340
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29520 VFP_LO_REGS:29520 ALL_REGS:29520 MEM:19680
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29520 VFP_LO_REGS:29520 ALL_REGS:29520 MEM:19680
  r152 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r151 costs: GENERAL_REGS:9720 VFP_D0_D7_REGS:49320 VFP_LO_REGS:49320 ALL_REGS:54180 MEM:37740
  r150 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:9945 VFP_LO_REGS:9945 ALL_REGS:5085 MEM:6630
  r146 costs: GENERAL_REGS:450 VFP_D0_D7_REGS:1365 VFP_LO_REGS:1365 ALL_REGS:1590 MEM:1135
  r143 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:39240 VFP_LO_REGS:39240 ALL_REGS:34380 MEM:26160
  r142 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:39240 VFP_LO_REGS:39240 ALL_REGS:34380 MEM:26160
  r141 costs: GENERAL_REGS:648 VFP_D0_D7_REGS:39240 VFP_LO_REGS:39240 ALL_REGS:34380 MEM:26160
  r119 costs: LO_REGS:0 HI_REGS:1970 CALLER_SAVE_REGS:1970 EVEN_REG:1970 GENERAL_REGS:1970 VFP_D0_D7_REGS:19665 VFP_LO_REGS:19665 ALL_REGS:19665 MEM:13110
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:51855 VFP_LO_REGS:51855 ALL_REGS:51855 MEM:34570
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:51855 VFP_LO_REGS:51855 ALL_REGS:51855 MEM:34570

;;   ======================================================
;;   -- basic block 3 from 26 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 loc r116-`t_guns'                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 {pc={(r119!=0)?L45:pc};clobber cc;}     :cortex_m4_ex*3:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 33
  from 4 to 3
changing bb of uid 47
  from 5 to 3
;;   total time = 0
;;   new head = 26
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 35 to 250 -- before reload
;;   ======================================================

;;	  0--> b  1: i  35 r141=zxn([r116])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  36 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i  38 r142=zxn([r116+0x1])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  1: i  39 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  1: i  41 r143=zxn([r116+0x2])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  1: i  42 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 250 pc=L57                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 35
;;   new tail = 250

rescanning insn with uid = 49.
rescanning insn with uid = 49.
rescanning insn with uid = 52.
rescanning insn with uid = 52.
rescanning insn with uid = 55.
rescanning insn with uid = 55.
;;   ======================================================
;;   -- basic block 5 from 49 to 56 -- before reload
;;   ======================================================

;;	  0--> b  2: i  49 r141=zxn([r114])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  50 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  2: i  52 r142=zxn([r114+0x1])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i  53 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  2: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  55 r143=zxn([r114+0x2])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  56 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 49
;;   new tail = 56

;;   ======================================================
;;   -- basic block 6 from 59 to 68 -- before reload
;;   ======================================================

;;	  0--> b  3: i  59 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i  60 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i  61 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i  63 r157=r141+r142                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  3: i  64 r158=r157+r143                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  3: i  67 cc=cmp(r158,0x2b0)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  3: i  68 pc={(cc>0)?L124:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 126
  from 9 to 6
;;   total time = 5
;;   new head = 59
;;   new tail = 68

;;   ======================================================
;;   -- basic block 9 from 127 to 133 -- before reload
;;   ======================================================

;;	  2--> b  4: i 127 r151=r151+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  4: i 128 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  4: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  4: i 130 r116=r116+0x6                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  4: i 131 r114=r114+0x6                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  4: i 132 cc=cmp(r151,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  4: i 133 pc={(cc!=0)?L175:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 127
;;   new tail = 133

;;   ======================================================
;;   -- basic block 7 from 70 to 120 -- before reload
;;   ======================================================

;;	  0--> b  5: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 191 loc flt(r151)*5.0e-1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i  71 loc fix(flt(fix(D#1))+1.8e+1)           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 192 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i  73 loc fix(flt(fix(D#2))+4.4e+1)           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  5: i  75 r159=flt(r151)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  5: i 113 r151=r151+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  5: i  77 r160=r159*r174                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  5--> b  5: i 116 r116=r116+0x6                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  5: i  78 r162=fix(fix(r160))                     :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  7--> b  5: i 117 r114=r114+0x6                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  5: i  79 r163=flt(r162)                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 10--> b  5: i  81 r164=r163+r195                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 12--> b  5: i  83 r0=fix(fix(r164))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 13--> b  5: i  84 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 14--> b  5: i 237 r2=r197                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 15--> b  5: i  88 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 16--> b  5: i 245 r198=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 17--> b  5: i  97 r2=r143                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i  89 r168=r198                               :cortex_m4_ex_v*2:@GENERAL_REGS+2(0)@VFP_LO_REGS+0(0)
;;	 18--> b  5: i  91 loc fix(r168)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i  93 loc fix(r168)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i  95 loc fix(D#3)                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  5: i  98 r1=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  5: i  99 r0=r141                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  5: i 100 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 22--> b  5: i 246 r199=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 23--> b  5: i 102 r169=zxn(r199#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 24--> b  5: i 103 r0=r168                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 25--> b  5: i 104 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 26--> b  5: i 106 r2=r169                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 27--> b  5: i 107 r1=r150                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  5: i 109 {call [`narisi_velik_kvadrat'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 29--> b  5: i 111 r119=zxn([r192])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 29--> b  5: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  5: i 114 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  5: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  5: i 119 cc=cmp(r151,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  5: i 120 pc={(cc!=0)?L175:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 31
;;   new head = 70
;;   new tail = 120

;;   ======================================================
;;   -- basic block 2 from 8 to 248 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 loc 5.0e-1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r192=`time_gun'                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 r152=`t_guns'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 r119=zxn([r192])                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 228 r191=`t_gun_2'                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 153 r178=4.4e+1                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  5--> b  0: i   5 r146=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 149 r174=5.0e-1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 159 r197=2.39999999999999991118215802998747676610946655273e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 248 pc=L143                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 8
;;   new tail = 248

;;   ======================================================
;;   -- basic block 8 from 253 to 253 -- before reload
;;   ======================================================

;;	  0--> b  0: i 253 pc=L134                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 253
;;   new tail = 253

;;   ======================================================
;;   -- basic block 10 from 136 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 r146=r146+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 140 r152=r152+0x300                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 cc=cmp(r146,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 pc={(cc==0)?L178:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 136
;;   new tail = 142

;;   ======================================================
;;   -- basic block 11 from 145 to 255 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 r172=flt(r146)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i   3 r116=r152                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 r173=r172*r174                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  3--> b  0: i   4 r151=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 151 r175=fix(fix(r173))                     :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  5--> b  0: i  80 r195=1.8e+1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 152 r176=flt(r175)                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  8--> b  0: i 154 r177=r176+r178                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 10--> b  0: i 156 r0=fix(fix(r177))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 11--> b  0: i 157 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 238 r2=r197                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 161 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 196 loc r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 195 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 165 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 247 r200=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 170 r185=r146<<0x1+r146                     :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 166 r150=r200                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 18--> b  0: i 174 r114=r185<<0x7+r191                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 255 pc=L175                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 145
;;   new tail = 255

;;   ======================================================
;;   -- basic block 12 from 180 to 182 -- before reload
;;   ======================================================

;;	  0--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 {pc={(r119==0)?L193:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 180
;;   new tail = 182

;;   ======================================================
;;   -- basic block 13 from 184 to 188 -- before reload
;;   ======================================================

;;	  0--> b  0: i 184 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 r189=r119-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 188 [r192]=r189#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 184
;;   new tail = 188


;; Procedure interblock/speculative motions == 3/3 


starting the processing of deferred insns
ending the processing of deferred insns


drawGun

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,12u} r1={16d,8u} r2={13d,4u} r3={11d,2u} r7={1d,14u} r12={16d} r13={1d,22u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={14d,4u} r101={8d} r102={1d,14u} r103={1d,13u} r104={8d} r105={8d} r106={8d} r114={3d,5u} r116={3d,6u} r119={2d,3u} r141={2d,5u} r142={2d,5u} r143={2d,5u} r146={2d,7u} r150={1d,1u} r151={3d,9u} r152={2d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r168={1d,3u} r169={1d,1u} r172={1d,1u,1e} r173={1d,1u} r174={1d,2u} r175={1d,1u} r176={1d,1u,1e} r177={1d,1u} r178={1d,1u} r185={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,3u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={1d,1u} r200={1d,1u} 
;;    total ref usage 919{743d,172u,4e} in 140{132 regular + 8 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 9 2 (debug_marker) "../System/ray_funkcije.c":38:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SF scale (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":38:8 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ray_funkcije.c":39:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI tx_step (const_int 2 [0x2])) "../System/ray_funkcije.c":39:6 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ray_funkcije.c":40:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI ty_step (const_int 2 [0x2])) "../System/ray_funkcije.c":40:6 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ray_funkcije.c":41:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ray_funkcije.c":42:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ray_funkcije.c":42:7 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ray_funkcije.c":42:18 -1
     (nil))
(insn 19 18 21 2 (set (reg/f:SI 192)
        (symbol_ref:SI ("time_gun") [flags 0xc0]  <var_decl 0000000005e473f0 time_gun>)) "../System/ray_funkcije.c":45:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 20 2 (set (reg:SI 152 [ ivtmp.105 ])
        (symbol_ref:SI ("t_guns") [flags 0x82]  <var_decl 0000000006be3d80 t_guns>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 21 228 2 (set (reg:SI 119 [ prephitmp_10 ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 192) [0 time_gun+0 S1 A8]))) "../System/ray_funkcije.c":45:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("time_gun") [flags 0xc0]  <var_decl 0000000005e473f0 time_gun>) [0 time_gun+0 S1 A8]))
        (nil)))
(insn 228 20 153 2 (set (reg/f:SI 191)
        (symbol_ref:SI ("t_gun_2") [flags 0x82]  <var_decl 0000000006be3e10 t_gun_2>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 228 5 2 (set (reg:SF 178)
        (const_double:SF 4.4e+1 [0x0.bp+6])) "../System/ray_funkcije.c":58:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 5 153 149 2 (set (reg/v:SI 146 [ y ])
        (const_int 0 [0])) "../System/ray_funkcije.c":42:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 5 159 2 (set (reg:SF 174)
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":57:57 737 {*thumb2_movsf_vfp}
     (nil))
(insn 159 149 248 2 (set (reg:DF 197)
        (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])) "../System/ray_funkcije.c":62:11 739 {*thumb2_movdf_vfp}
     (nil))
(jump_insn 248 159 249 2 (set (pc)
        (label_ref 143)) 284 {*arm_jump}
     (nil)
 -> 143)
(barrier 249 248 175)
(code_label 175 249 25 3 9 (nil) [3 uses])
(note 25 175 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 30 27 3 (var_location:SI x (reg/v:SI 151 [ x ])) -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../System/ray_funkcije.c":44:4 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI pixel (minus:SI (reg:SI 116 [ ivtmp.94 ])
        (symbol_ref:SI ("t_guns") [flags 0x82]  <var_decl 0000000006be3d80 t_guns>))) "../System/ray_funkcije.c":44:8 -1
     (nil))
(debug_insn 29 28 33 3 (debug_marker) "../System/ray_funkcije.c":45:4 -1
     (nil))
(debug_insn 33 29 47 3 (debug_marker) "../System/ray_funkcije.c":46:5 -1
     (nil))
(debug_insn 47 33 31 3 (debug_marker) "../System/ray_funkcije.c":50:5 -1
     (nil))
(jump_insn 31 47 32 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 119 [ prephitmp_10 ])
                        (const_int 0 [0]))
                    (label_ref 45)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":45:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 45)
(note 32 31 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 35 32 36 4 (set (reg/v:SI 141 [ red ])
        (zero_extend:SI (mem:QI (reg:SI 116 [ ivtmp.94 ]) [0 MEM[base: _72, offset: 0B]+0 S1 A16]))) "../System/ray_funkcije.c":46:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 36 35 37 4 (var_location:SI red (reg/v:SI 141 [ red ])) "../System/ray_funkcije.c":46:9 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../System/ray_funkcije.c":47:5 -1
     (nil))
(insn 38 37 39 4 (set (reg/v:SI 142 [ green ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 116 [ ivtmp.94 ])
                    (const_int 1 [0x1])) [0 MEM[base: _72, offset: 1B]+0 S1 A8]))) "../System/ray_funkcije.c":47:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 39 38 40 4 (var_location:SI green (reg/v:SI 142 [ green ])) "../System/ray_funkcije.c":47:11 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/ray_funkcije.c":48:5 -1
     (nil))
(insn 41 40 42 4 (set (reg/v:SI 143 [ blue ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 116 [ ivtmp.94 ])
                    (const_int 2 [0x2])) [0 MEM[base: _72, offset: 2B]+0 S1 A16]))) "../System/ray_funkcije.c":48:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 42 41 250 4 (var_location:SI blue (reg/v:SI 143 [ blue ])) "../System/ray_funkcije.c":48:10 -1
     (nil))
(jump_insn 250 42 251 4 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 251 250 45)
(code_label 45 251 46 5 3 (nil) [1 uses])
(note 46 45 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 46 50 5 (set (reg/v:SI 141 [ red ])
        (zero_extend:SI (mem:QI (reg:SI 114 [ ivtmp.95 ]) [0 MEM[base: _65, offset: 0B]+0 S1 A16]))) "../System/ray_funkcije.c":50:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 50 49 51 5 (var_location:SI red (reg/v:SI 141 [ red ])) "../System/ray_funkcije.c":50:9 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker) "../System/ray_funkcije.c":51:5 -1
     (nil))
(insn 52 51 53 5 (set (reg/v:SI 142 [ green ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 114 [ ivtmp.95 ])
                    (const_int 1 [0x1])) [0 MEM[base: _65, offset: 1B]+0 S1 A8]))) "../System/ray_funkcije.c":51:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 53 52 54 5 (var_location:SI green (reg/v:SI 142 [ green ])) "../System/ray_funkcije.c":51:11 -1
     (nil))
(debug_insn 54 53 55 5 (debug_marker) "../System/ray_funkcije.c":52:5 -1
     (nil))
(insn 55 54 56 5 (set (reg/v:SI 143 [ blue ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 114 [ ivtmp.95 ])
                    (const_int 2 [0x2])) [0 MEM[base: _65, offset: 2B]+0 S1 A16]))) "../System/ray_funkcije.c":52:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 56 55 57 5 (var_location:SI blue (reg/v:SI 143 [ blue ])) "../System/ray_funkcije.c":52:10 -1
     (nil))
(code_label 57 56 58 6 4 (nil) [1 uses])
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 6 (var_location:SI blue (reg/v:SI 143 [ blue ])) -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI green (reg/v:SI 142 [ green ])) -1
     (nil))
(debug_insn 61 60 62 6 (var_location:SI red (reg/v:SI 141 [ red ])) -1
     (nil))
(debug_insn 62 61 126 6 (debug_marker) "../System/ray_funkcije.c":54:4 -1
     (nil))
(debug_insn 126 62 63 6 (debug_marker) "../System/ray_funkcije.c":43:28 -1
     (nil))
(insn 63 126 64 6 (set (reg:SI 157)
        (plus:SI (reg/v:SI 141 [ red ])
            (reg/v:SI 142 [ green ]))) "../System/ray_funkcije.c":54:13 7 {*arm_addsi3}
     (nil))
(insn 64 63 67 6 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (reg/v:SI 143 [ blue ]))) "../System/ray_funkcije.c":54:21 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 67 64 68 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158)
            (const_int 688 [0x2b0]))) "../System/ray_funkcije.c":54:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(jump_insn 68 67 69 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../System/ray_funkcije.c":54:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 124)
(note 69 68 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 82 69 101 7 NOTE_INSN_DELETED)
(note 101 82 70 7 NOTE_INSN_DELETED)
(debug_insn 70 101 191 7 (debug_marker) "../System/ray_funkcije.c":55:5 -1
     (nil))
(debug_insn 191 70 71 7 (var_location:SF D#1 (mult:SF (float:SF (reg/v:SI 151 [ x ]))
        (const_double:SF 5.0e-1 [0x0.8p+0]))) "../System/ray_funkcije.c":70:1 -1
     (nil))
(debug_insn 71 191 72 7 (var_location:SI gun_x (fix:SI (plus:SF (float:SF (fix:SI (debug_expr:SF D#1)))
            (const_double:SF 1.8e+1 [0x0.9p+5])))) "../System/ray_funkcije.c":55:9 -1
     (nil))
(debug_insn 72 71 192 7 (debug_marker) "../System/ray_funkcije.c":57:5 -1
     (nil))
(debug_insn 192 72 73 7 (var_location:SF D#2 (clobber (const_int 0 [0]))) "../System/ray_funkcije.c":70:1 -1
     (nil))
(debug_insn 73 192 74 7 (var_location:SI gun_y (fix:SI (plus:SF (float:SF (fix:SI (debug_expr:SF D#2)))
            (const_double:SF 4.4e+1 [0x0.bp+6])))) "../System/ray_funkcije.c":57:9 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker) "../System/ray_funkcije.c":60:5 -1
     (nil))
(insn 75 74 113 7 (set (reg:SF 159)
        (float:SF (reg/v:SI 151 [ x ]))) "../System/ray_funkcije.c":56:16 809 {*floatsisf2_vfp}
     (nil))
(insn 113 75 77 7 (set (reg/v:SI 151 [ x ])
        (plus:SI (reg/v:SI 151 [ x ])
            (const_int 2 [0x2]))) "../System/ray_funkcije.c":43:30 7 {*arm_addsi3}
     (nil))
(insn 77 113 116 7 (set (reg:SF 160)
        (mult:SF (reg:SF 159)
            (reg:SF 174))) "../System/ray_funkcije.c":56:26 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 159)
        (expr_list:REG_EQUAL (mult:SF (reg:SF 159)
                (const_double:SF 5.0e-1 [0x0.8p+0]))
            (nil))))
(insn 116 77 78 7 (set (reg:SI 116 [ ivtmp.94 ])
        (plus:SI (reg:SI 116 [ ivtmp.94 ])
            (const_int 6 [0x6]))) "../System/ray_funkcije.c":43:3 7 {*arm_addsi3}
     (nil))
(insn 78 116 117 7 (set (reg:SI 162)
        (fix:SI (fix:SF (reg:SF 160)))) "../System/ray_funkcije.c":56:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 160)
        (nil)))
(insn 117 78 79 7 (set (reg:SI 114 [ ivtmp.95 ])
        (plus:SI (reg:SI 114 [ ivtmp.95 ])
            (const_int 6 [0x6]))) "../System/ray_funkcije.c":43:3 7 {*arm_addsi3}
     (nil))
(insn 79 117 81 7 (set (reg:SF 163)
        (float:SF (reg:SI 162))) "../System/ray_funkcije.c":56:7 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 81 79 83 7 (set (reg:SF 164)
        (plus:SF (reg:SF 163)
            (reg:SF 195))) "../System/ray_funkcije.c":56:7 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 163)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 163)
                (const_double:SF 1.8e+1 [0x0.9p+5]))
            (nil))))
(insn 83 81 84 7 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 164)))) "../System/ray_funkcije.c":60:11 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 164)
        (nil)))
(call_insn/u 84 83 237 7 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":60:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 237 84 88 7 (set (reg:DF 2 r2)
        (reg:DF 197)) "../System/ray_funkcije.c":60:11 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 88 237 245 7 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":60:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 245 88 97 7 (set (reg:DF 198)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":60:11 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 97 245 89 7 (set (reg:SI 2 r2)
        (reg/v:SI 143 [ blue ])) "../System/ray_funkcije.c":65:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 143 [ blue ])
        (nil)))
(insn 89 97 91 7 (set (reg:DF 168)
        (reg:DF 198)) "../System/ray_funkcije.c":60:11 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 198)
        (nil)))
(debug_insn 91 89 92 7 (var_location:SI gun_x (fix:SI (reg:DF 168))) "../System/ray_funkcije.c":60:11 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../System/ray_funkcije.c":61:5 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI gun_x (fix:SI (reg:DF 168))) "../System/ray_funkcije.c":61:11 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../System/ray_funkcije.c":62:5 -1
     (nil))
(debug_insn 95 94 96 7 (var_location:SI gun_y (fix:SI (debug_expr:DF D#3))) "../System/ray_funkcije.c":62:11 -1
     (nil))
(debug_insn 96 95 98 7 (debug_marker) "../System/ray_funkcije.c":64:5 -1
     (nil))
(insn 98 96 99 7 (set (reg:SI 1 r1)
        (reg/v:SI 142 [ green ])) "../System/ray_funkcije.c":65:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ green ])
        (nil)))
(insn 99 98 100 7 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ red ])) "../System/ray_funkcije.c":65:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ red ])
        (nil)))
(call_insn 100 99 246 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":65:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 246 100 102 7 (set (reg:SI 199)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":65:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 102 246 103 7 (set (reg:SI 169 [ _30 ])
        (zero_extend:SI (subreg:HI (reg:SI 199) 0))) "../System/ray_funkcije.c":64:5 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 103 102 104 7 (set (reg:DF 0 r0)
        (reg:DF 168)) "../System/ray_funkcije.c":60:11 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 168)
        (nil)))
(call_insn/u 104 103 106 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":60:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 106 104 107 7 (set (reg:SI 2 r2)
        (reg:SI 169 [ _30 ])) "../System/ray_funkcije.c":64:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169 [ _30 ])
        (nil)))
(insn 107 106 109 7 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ gun_y ])) "../System/ray_funkcije.c":64:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 109 107 111 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat") [flags 0x41]  <function_decl 0000000005e0e300 narisi_velik_kvadrat>) [0 narisi_velik_kvadrat S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":64:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat") [flags 0x41]  <function_decl 0000000005e0e300 narisi_velik_kvadrat>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(insn 111 109 112 7 (set (reg:SI 119 [ prephitmp_10 ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 192) [0 time_gun+0 S1 A8]))) "../System/ray_funkcije.c":69:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("time_gun") [flags 0xc0]  <var_decl 0000000005e473f0 time_gun>) [0 time_gun+0 S1 A8]))
        (nil)))
(debug_insn 112 111 114 7 (debug_marker) "../System/ray_funkcije.c":43:28 -1
     (nil))
(debug_insn 114 112 115 7 (var_location:SI x (reg/v:SI 151 [ x ])) -1
     (nil))
(debug_insn 115 114 119 7 (debug_marker) "../System/ray_funkcije.c":43:19 -1
     (nil))
(insn 119 115 120 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 151 [ x ])
            (const_int 128 [0x80]))) "../System/ray_funkcije.c":43:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 120 119 252 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 175)
            (pc))) "../System/ray_funkcije.c":43:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1056947572 (nil)))
 -> 175)
(note 252 120 253 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 253 252 254 8 (set (pc)
        (label_ref 134)) 284 {*arm_jump}
     (nil)
 -> 134)
(barrier 254 253 124)
(code_label 124 254 125 9 5 (nil) [1 uses])
(note 125 124 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 127 125 128 9 (set (reg/v:SI 151 [ x ])
        (plus:SI (reg/v:SI 151 [ x ])
            (const_int 2 [0x2]))) "../System/ray_funkcije.c":43:30 7 {*arm_addsi3}
     (nil))
(debug_insn 128 127 129 9 (var_location:SI x (reg/v:SI 151 [ x ])) -1
     (nil))
(debug_insn 129 128 130 9 (debug_marker) "../System/ray_funkcije.c":43:19 -1
     (nil))
(insn 130 129 131 9 (set (reg:SI 116 [ ivtmp.94 ])
        (plus:SI (reg:SI 116 [ ivtmp.94 ])
            (const_int 6 [0x6]))) "../System/ray_funkcije.c":43:3 7 {*arm_addsi3}
     (nil))
(insn 131 130 132 9 (set (reg:SI 114 [ ivtmp.95 ])
        (plus:SI (reg:SI 114 [ ivtmp.95 ])
            (const_int 6 [0x6]))) "../System/ray_funkcije.c":43:3 7 {*arm_addsi3}
     (nil))
(insn 132 131 133 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 151 [ x ])
            (const_int 128 [0x80]))) "../System/ray_funkcije.c":43:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 134 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 175)
            (pc))) "../System/ray_funkcije.c":43:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1056947572 (nil)))
 -> 175)
(code_label 134 133 135 10 7 (nil) [1 uses])
(note 135 134 136 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 137 10 (debug_marker) "../System/ray_funkcije.c":42:27 -1
     (nil))
(insn 137 136 138 10 (set (reg/v:SI 146 [ y ])
        (plus:SI (reg/v:SI 146 [ y ])
            (const_int 2 [0x2]))) "../System/ray_funkcije.c":42:29 7 {*arm_addsi3}
     (nil))
(debug_insn 138 137 139 10 (var_location:SI y (reg/v:SI 146 [ y ])) -1
     (nil))
(debug_insn 139 138 140 10 (debug_marker) "../System/ray_funkcije.c":42:18 -1
     (nil))
(insn 140 139 141 10 (set (reg:SI 152 [ ivtmp.105 ])
        (plus:SI (reg:SI 152 [ ivtmp.105 ])
            (const_int 768 [0x300]))) "../System/ray_funkcije.c":42:2 7 {*arm_addsi3}
     (nil))
(insn 141 140 142 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ y ])
            (const_int 128 [0x80]))) "../System/ray_funkcije.c":42:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 142 141 143 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 178)
            (pc))) "../System/ray_funkcije.c":42:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 16794292 (nil)))
 -> 178)
(code_label 143 142 144 11 2 (nil) [1 uses])
(note 144 143 155 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 155 144 169 11 NOTE_INSN_DELETED)
(note 169 155 171 11 NOTE_INSN_DELETED)
(note 171 169 145 11 NOTE_INSN_DELETED)
(debug_insn 145 171 146 11 (var_location:SI y (reg/v:SI 146 [ y ])) -1
     (nil))
(debug_insn 146 145 147 11 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 147 146 148 11 (debug_marker) "../System/ray_funkcije.c":43:19 -1
     (nil))
(insn 148 147 3 11 (set (reg:SF 172)
        (float:SF (reg/v:SI 146 [ y ]))) "../System/ray_funkcije.c":57:47 809 {*floatsisf2_vfp}
     (nil))
(insn 3 148 150 11 (set (reg:SI 116 [ ivtmp.94 ])
        (reg:SI 152 [ ivtmp.105 ])) "../System/ray_funkcije.c":62:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 3 4 11 (set (reg:SF 173)
        (mult:SF (reg:SF 172)
            (reg:SF 174))) "../System/ray_funkcije.c":57:57 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 172)
        (expr_list:REG_EQUAL (mult:SF (reg:SF 172)
                (const_double:SF 5.0e-1 [0x0.8p+0]))
            (nil))))
(insn 4 150 151 11 (set (reg/v:SI 151 [ x ])
        (const_int 0 [0])) "../System/ray_funkcije.c":43:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 4 80 11 (set (reg:SI 175)
        (fix:SI (fix:SF (reg:SF 173)))) "../System/ray_funkcije.c":57:40 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 173)
        (nil)))
(insn 80 151 152 11 (set (reg:SF 195)
        (const_double:SF 1.8e+1 [0x0.9p+5])) "../System/ray_funkcije.c":56:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 152 80 154 11 (set (reg:SF 176)
        (float:SF (reg:SI 175))) "../System/ray_funkcije.c":57:38 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 154 152 156 11 (set (reg:SF 177)
        (plus:SF (reg:SF 176)
            (reg:SF 178))) "../System/ray_funkcije.c":58:7 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 176)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 176)
                (const_double:SF 4.4e+1 [0x0.bp+6]))
            (nil))))
(insn 156 154 157 11 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 177)))) "../System/ray_funkcije.c":62:11 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 177)
        (nil)))
(call_insn/u 157 156 238 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":62:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 238 157 161 11 (set (reg:DF 2 r2)
        (reg:DF 197)) "../System/ray_funkcije.c":62:11 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 161 238 196 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":62:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(debug_insn 196 161 195 11 (var_location:DF D#4 (reg:DF 0 r0)) -1
     (nil))
(debug_insn 195 196 165 11 (var_location:DF D#3 (debug_expr:DF D#4)) -1
     (nil))
(call_insn/u 165 195 247 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":62:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 247 165 170 11 (set (reg:SI 200)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":62:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 170 247 166 11 (set (reg:SI 185)
        (plus:SI (ashift:SI (reg/v:SI 146 [ y ])
                (const_int 1 [0x1]))
            (reg/v:SI 146 [ y ]))) 318 {*add_shiftsi}
     (nil))
(insn 166 170 174 11 (set (reg/v:SI 150 [ gun_y ])
        (reg:SI 200)) "../System/ray_funkcije.c":62:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(insn 174 166 255 11 (set (reg:SI 114 [ ivtmp.95 ])
        (plus:SI (ashift:SI (reg:SI 185)
                (const_int 7 [0x7]))
            (reg/f:SI 191))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(jump_insn 255 174 256 11 (set (pc)
        (label_ref 175)) 284 {*arm_jump}
     (nil)
 -> 175)
(barrier 256 255 178)
(code_label 178 256 179 12 8 (nil) [1 uses])
(note 179 178 181 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 181 179 180 12 NOTE_INSN_DELETED)
(debug_insn 180 181 182 12 (debug_marker) "../System/ray_funkcije.c":69:2 -1
     (nil))
(jump_insn 182 180 183 12 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 119 [ prephitmp_10 ])
                        (const_int 0 [0]))
                    (label_ref:SI 193)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":69:4 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 193)
(note 183 182 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 186 13 (debug_marker) "../System/ray_funkcije.c":69:19 -1
     (nil))
(insn 186 184 188 13 (set (reg:SI 189)
        (plus:SI (reg:SI 119 [ prephitmp_10 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ray_funkcije.c":69:27 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ prephitmp_10 ])
        (nil)))
(insn 188 186 193 13 (set (mem/c:QI (reg/f:SI 192) [0 time_gun+0 S1 A8])
        (subreg:QI (reg:SI 189) 0)) "../System/ray_funkcije.c":69:27 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_DEAD (reg:SI 189)
            (nil))))
(code_label 193 188 194 14 1 (nil) [1 uses])
(note 194 193 257 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 257 194 0 NOTE_INSN_DELETED)

;; Function drawMap (drawMap, funcdef_no=357, decl_uid=5813, cgraph_uid=361, symbol_order=369)

verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 60.
verify found no changes in insn with uid = 73.
verify found no changes in insn with uid = 85.
verify found no changes in insn with uid = 99.
verify found no changes in insn with uid = 103.
verify found no changes in insn with uid = 106.
verify found no changes in insn with uid = 113.
verify found no changes in insn with uid = 132.
verify found no changes in insn with uid = 136.
verify found no changes in insn with uid = 139.
verify found no changes in insn with uid = 149.
verify found no changes in insn with uid = 163.
verify found no changes in insn with uid = 167.
verify found no changes in insn with uid = 170.
verify found no changes in insn with uid = 177.
verify found no changes in insn with uid = 196.
verify found no changes in insn with uid = 200.
verify found no changes in insn with uid = 203.
verify found no changes in insn with uid = 235.
verify found no changes in insn with uid = 240.
verify found no changes in insn with uid = 271.
verify found no changes in insn with uid = 281.
verify found no changes in insn with uid = 290.
verify found no changes in insn with uid = 305.
verify found no changes in insn with uid = 344.
verify found no changes in insn with uid = 380.
verify found no changes in insn with uid = 392.
verify found no changes in insn with uid = 405.
verify found no changes in insn with uid = 408.
verify found no changes in insn with uid = 442.
verify found no changes in insn with uid = 454.
verify found no changes in insn with uid = 486.
verify found no changes in insn with uid = 496.
verify found no changes in insn with uid = 516.
verify found no changes in insn with uid = 579.
verify found no changes in insn with uid = 583.
verify found no changes in insn with uid = 587.
verify found no changes in insn with uid = 591.
verify found no changes in insn with uid = 594.
verify found no changes in insn with uid = 608.
verify found no changes in insn with uid = 612.
verify found no changes in insn with uid = 616.
verify found no changes in insn with uid = 621.
verify found no changes in insn with uid = 629.
verify found no changes in insn with uid = 634.
verify found no changes in insn with uid = 645.
verify found no changes in insn with uid = 648.
verify found no changes in insn with uid = 653.
verify found no changes in insn with uid = 660.
verify found no changes in insn with uid = 671.
verify found no changes in insn with uid = 686.
verify found no changes in insn with uid = 690.
verify found no changes in insn with uid = 693.
verify found no changes in insn with uid = 843.
verify found no changes in insn with uid = 846.
verify found no changes in insn with uid = 849.
verify found no changes in insn with uid = 861.
verify found no changes in insn with uid = 869.
verify found no changes in insn with uid = 908.
verify found no changes in insn with uid = 912.
verify found no changes in insn with uid = 915.
verify found no changes in insn with uid = 1029.
verify found no changes in insn with uid = 1032.
verify found no changes in insn with uid = 1035.
verify found no changes in insn with uid = 1054.
verify found no changes in insn with uid = 1132.
verify found no changes in insn with uid = 1161.
verify found no changes in insn with uid = 1172.
verify found no changes in insn with uid = 1197.
verify found no changes in insn with uid = 1201.
verify found no changes in insn with uid = 1205.
verify found no changes in insn with uid = 1338.
verify found no changes in insn with uid = 1342.
verify found no changes in insn with uid = 1350.
verify found no changes in insn with uid = 1354.
verify found no changes in insn with uid = 1359.
verify found no changes in insn with uid = 1380.
verify found no changes in insn with uid = 1384.
verify found no changes in insn with uid = 1388.
verify found no changes in insn with uid = 1398.
verify found no changes in insn with uid = 1403.
verify found no changes in insn with uid = 1414.
verify found no changes in insn with uid = 1417.
verify found no changes in insn with uid = 1428.
verify found no changes in insn with uid = 1433.
verify found no changes in insn with uid = 1438.
verify found no changes in insn with uid = 1443.
verify found no changes in insn with uid = 1447.
verify found no changes in insn with uid = 1450.
verify found no changes in insn with uid = 1456.
verify found no changes in insn with uid = 1460.
verify found no changes in insn with uid = 1463.
verify found no changes in insn with uid = 1470.
verify found no changes in insn with uid = 1474.
verify found no changes in insn with uid = 1477.
verify found no changes in insn with uid = 1484.
verify found no changes in insn with uid = 1488.
verify found no changes in insn with uid = 1491.
verify found no changes in insn with uid = 1563.
verify found no changes in insn with uid = 1597.
verify found no changes in insn with uid = 1601.
verify found no changes in insn with uid = 1605.
verify found no changes in insn with uid = 1608.
verify found no changes in insn with uid = 1613.
verify found no changes in insn with uid = 1643.
verify found no changes in insn with uid = 1648.
verify found no changes in insn with uid = 1652.
verify found no changes in insn with uid = 1655.
verify found no changes in insn with uid = 1660.
verify found no changes in insn with uid = 1730.
verify found no changes in insn with uid = 1734.
verify found no changes in insn with uid = 1738.
verify found no changes in insn with uid = 1741.
verify found no changes in insn with uid = 1746.
verify found no changes in insn with uid = 1773.
verify found no changes in insn with uid = 1778.
verify found no changes in insn with uid = 1782.
verify found no changes in insn with uid = 1785.
verify found no changes in insn with uid = 1790.
verify found no changes in insn with uid = 1807.
verify found no changes in insn with uid = 1811.
verify found no changes in insn with uid = 1814.
verify found no changes in insn with uid = 1817.
verify found no changes in insn with uid = 1827.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 104 n_edges 149 count 183 (  1.8)


drawMap

Dataflow summary:
def_info->table_size = 10909, use_info->table_size = 1864
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={182d,159u} r1={199d,75u} r2={168d,42u} r3={158d,32u} r7={1d,103u} r12={250d} r13={1d,228u} r14={126d} r15={125d} r16={146d,40u} r17={130d,4u} r18={126d} r19={126d} r20={126d} r21={126d} r22={126d} r23={126d} r24={126d} r25={126d} r26={126d} r27={126d} r28={126d} r29={126d} r30={126d} r31={126d} r48={125d} r49={125d} r50={125d} r51={125d} r52={125d} r53={125d} r54={125d} r55={125d} r56={125d} r57={125d} r58={125d} r59={125d} r60={125d} r61={125d} r62={125d} r63={125d} r64={125d} r65={125d} r66={125d} r67={125d} r68={125d} r69={125d} r70={125d} r71={125d} r72={125d} r73={125d} r74={125d} r75={125d} r76={125d} r77={125d} r78={125d} r79={125d} r80={125d} r81={125d} r82={125d} r83={125d} r84={125d} r85={125d} r86={125d} r87={125d} r88={125d} r89={125d} r90={125d} r91={125d} r92={125d} r93={125d} r94={125d} r95={125d} r96={125d} r97={125d} r98={125d} r99={125d} r100={174d,33u} r101={135d,10u} r102={1d,103u} r103={1d,102u} r104={125d} r105={125d} r106={125d} r125={4d,7u} r146={1d,1u} r154={1d,1u} r160={2d,4u} r169={1d,1u} r171={1d,2u} r173={3d,4u} r181={3d,7u} r183={1d,8u,1e} r193={2d,6u} r195={2d,6u} r199={1d,2u} r200={1d,2u} r201={1d,2u} r216={1d,6u} r220={1d,2u} r221={1d,2u} r222={1d,2u} r227={1d,2u,1e} r279={2d,3u} r283={1d,1u} r296={1d,4u} r309={1d,4u,2e} r314={1d,4u,2e} r339={2d,8u,1e} r340={2d,5u} r341={2d,3u} r342={4d,4u} r343={3d,3u} r345={2d,2u} r346={3d,9u,3e} r347={2d,3u} r348={2d,7u,2e} r349={4d,8u} r350={3d,4u} r351={3d,4u} r352={3d,6u} r353={3d,8u,1e} r354={1d,6u} r355={1d,11u,2e} r356={1d,11u,2e} r357={1d,1u} r358={1d,1u} r359={1d,7u} r360={2d,6u} r361={2d,1u} r362={1d,3u} r363={2d,1u} r364={1d,2u} r365={1d,3u} r366={1d,3u} r368={1d,11u} r369={1d,2u} r370={1d,3u} r371={1d,2u} r372={1d,5u} r373={1d,5u} r374={1d,5u} r375={1d,5u} r380={1d,13u} r389={4d,26u} r393={3d,5u} r394={2d,4u} r395={1d,4u} r396={1d,2u} r397={4d,15u} r398={4d,14u} r400={1d,4u} r401={1d,2u} r402={3d,12u} r403={3d,15u} r404={3d,4u,1e} r408={2d,1u} r409={3d,3u,2e} r410={3d,3u,1e} r411={1d,2u} r412={3d,3u,2e} r413={3d,3u,1e} r416={3d,18u} r418={2d,1u} r420={2d,3u} r423={2d,3u} r429={1d,1u} r452={1d,4u,2e} r457={1d,4u,2e} r463={2d,2u} r475={1d,4u} r481={1d,1u} r483={1d,1u} r519={1d,1u} r521={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,2u} r537={1d,1u} r538={1d,2u,1e} r539={1d,1u} r540={1d,1u} r543={1d,1u} r545={1d,1u} r546={1d,1u} r548={1d,1u} r552={1d,1u} r553={1d,1u} r556={1d,2u,1e} r557={1d,1u} r558={1d,1u} r559={1d,2u} r561={1d,1u} r562={1d,1u} r563={1d,1u} r566={1d,1u} r568={1d,1u} r569={1d,1u} r571={1d,1u} r575={1d,1u} r576={1d,1u} r585={1d,1u} r586={1d,1u} r587={1d,2u} r589={1d,1u} r590={1d,2u,1e} r591={1d,1u} r592={1d,1u} r595={1d,1u} r597={1d,1u} r598={1d,1u} r600={1d,1u} r605={1d,1u} r606={1d,1u,1e} r609={1d,2u,1e} r610={1d,1u} r611={1d,1u} r612={1d,2u} r614={1d,1u} r615={1d,1u} r616={1d,1u} r619={1d,1u} r621={1d,1u} r622={1d,1u} r624={1d,1u} r627={1d,1u} r628={1d,1u,1e} r630={1d,1u} r632={1d,2u} r634={1d,1u} r636={1d,1u} r637={1d,1u} r639={1d,1u} r640={1d,2u} r642={1d,1u} r651={1d,1u} r664={1d,1u} r672={1d,1u} r674={1d,1u} r681={1d,1u} r682={1d,2u} r688={1d,1u} r692={1d,1u} r695={1d,1u} r696={1d,1u} r697={1d,1u} r701={1d,2u} r703={1d,1u} r704={1d,1u} r716={1d,1u} r720={1d,1u} r721={1d,1u} r727={1d,1u} r729={1d,1u} r734={1d,1u} r735={1d,2u} r736={1d,1u} r737={1d,1u} r741={1d,2u} r743={1d,1u} r747={1d,1u} r748={1d,2u} r749={1d,2u} r750={1d,2u} r751={1d,1u} r752={1d,3u} r754={1d,1u} r755={1d,1u} r756={1d,1u} r757={1d,1u} r759={1d,1u,1e} r760={1d,1u} r763={1d,1u} r764={1d,1u} r765={1d,3u} r767={2d,2u} r768={1d,1u} r769={1d,1u} r772={1d,1u} r773={1d,1u} r774={1d,3u} r776={2d,2u} r777={1d,1u} r778={1d,1u} r783={1d,1u} r784={1d,1u,1e} r785={1d,1u} r786={1d,1u} r787={1d,1u} r794={1d,1u} r796={1d,1u} r798={1d,2u} r801={1d,5u,4e} r803={1d,1u} r804={1d,1u} r805={1d,1u} r807={1d,2u} r808={1d,1u} r809={1d,1u} r810={1d,1u} r813={1d,1u} r814={1d,1u} r815={1d,1u} r817={1d,1u} r818={1d,1u} r819={1d,1u} r821={1d,2u} r822={1d,1u} r823={1d,1u} r824={1d,1u} r827={1d,1u} r828={1d,1u} r829={1d,1u} r830={1d,1u} r833={1d,2u} r834={1d,1u} r857={1d,1u} r858={1d,1u,1e} r859={1d,1u} r860={1d,1u} r861={1d,1u} r862={1d,1u} r863={1d,1u} r864={1d,1u} r866={1d,1u} r867={1d,1u} r868={1d,1u} r869={1d,1u} r870={1d,2u} r873={1d,7u,2e} r875={1d,1u} r876={1d,1u} r877={1d,1u} r880={1d,1u} r881={1d,1u} r882={1d,1u} r885={1d,1u} r886={1d,1u} r887={1d,1u} r889={1d,1u} r894={1d,1u} r895={1d,1u} r896={1d,1u} r899={1d,1u} r900={1d,1u} r901={1d,1u} r904={1d,1u} r905={1d,1u} r906={1d,1u} r908={1d,1u} r913={1d,1u,1e} r914={1d,1u} r915={1d,1u} r916={1d,1u} r917={1d,1u} r918={1d,1u} r919={1d,1u} r921={1d,1u} r922={1d,1u} r923={1d,1u} r924={1d,1u} r925={1d,2u} r928={1d,7u,2e} r930={1d,1u} r931={1d,1u} r934={1d,1u} r935={1d,1u} r938={1d,1u} r939={1d,1u} r941={1d,1u} r946={1d,1u} r947={1d,1u} r950={1d,1u} r951={1d,1u} r954={1d,1u} r955={1d,1u} r957={1d,1u} r967={4d,19u} r968={2d,6u} r969={2d,6u} r970={2d,4u} r971={1d,10u} r972={1d,10u} r973={2d,4u} r979={1d,2u} r981={1d,2u} r982={1d,2u} r983={1d,2u} r984={1d,1u} r986={1d,1u} r987={1d,2u} r988={1d,1u} r989={1d,2u} r990={1d,7u} r992={1d,2u} r993={1d,2u} r996={1d,1u} r997={1d,1u} r998={1d,1u} r999={1d,1u} r1000={1d,1u} r1001={1d,1u} r1002={1d,1u} r1003={1d,1u} r1004={1d,1u} r1005={1d,1u} r1006={1d,1u} r1007={1d,1u} r1008={1d,1u} r1009={1d,1u} r1010={1d,1u} r1011={1d,1u} r1012={1d,1u} r1013={1d,1u} r1014={1d,1u} r1015={1d,1u} r1016={1d,1u} r1017={1d,1u} r1018={1d,1u} r1019={1d,2u} r1020={1d,1u} r1021={1d,1u} r1022={1d,1u} r1023={1d,1u} r1024={1d,1u} r1025={1d,1u} r1026={1d,1u} r1027={1d,1u} r1028={1d,1u} r1029={1d,1u} r1030={1d,1u} r1031={1d,1u} r1032={1d,1u} r1033={1d,1u} r1034={1d,1u} r1035={1d,1u} r1036={1d,1u} r1037={1d,1u} r1038={1d,1u} r1039={1d,1u} r1040={1d,1u} r1041={1d,1u} r1042={1d,1u} r1043={1d,1u} r1044={1d,1u} r1045={1d,1u} r1046={1d,1u} r1047={1d,1u} r1048={1d,1u} r1049={1d,1u} r1050={1d,1u} r1051={1d,1u} r1052={1d,1u} r1053={1d,1u} r1054={1d,1u} r1055={1d,1u} r1056={1d,1u} r1057={1d,1u} r1058={1d,1u} r1059={1d,1u} r1060={1d,1u} r1061={1d,1u} r1062={1d,1u} r1063={1d,1u} r1064={1d,1u} r1065={1d,1u} r1066={1d,1u} r1067={1d,1u} r1068={1d,1u} r1069={1d,1u} r1070={1d,1u} 
;;    total ref usage 12720{10903d,1771u,46e} in 1358{1233 regular + 125 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d181(0){ }d380(1){ }d548(2){ }d706(3){ }d707(7){ }d958(13){ }d1084(14){ }d1355(16){ }d1485(17){ }d1611(18){ }d1737(19){ }d1863(20){ }d1989(21){ }d2115(22){ }d2241(23){ }d2367(24){ }d2493(25){ }d2619(26){ }d2745(27){ }d2871(28){ }d2997(29){ }d3123(30){ }d3249(31){ }d10049(102){ }d10050(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 355 356 481 483 971 972 996
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 355 356 481 483 971 972 996
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 997
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  gen 	 0 [r0] 100 [cc] 997
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 967
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  gen 	 967
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 967 998
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 967 998
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972

( 5 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 999
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 0 [r0] 100 [cc] 999
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972

( 6 )->[7]->( 15 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972

( 6 )->[8]->( 15 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 1000
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 125 1000
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972

( 2 )->[9]->( 11 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1001
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  gen 	 0 [r0] 100 [cc] 1001
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 967
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  gen 	 967
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 967 1002
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 967 1002
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972

( 11 10 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1003
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 0 [r0] 100 [cc] 1003
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 1004
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 125 1004
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972

( 7 8 14 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 101 [vfpcc] 519
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  gen 	 100 [cc] 519
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972

( 15 )->[16]->( 23 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967
;; lr  def 	 342 343 521
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 342 343 521
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1005
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 1005
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972

( 17 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 519 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 519 967
;; lr  def 	 342 343
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 519 967 971 972
;; live  gen 	 342 343
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 17 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1006
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  gen 	 16 [s0] 100 [cc] 1006
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972

( 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 342 408 1007
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  gen 	 16 [s0] 342 408 1007
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u196(7){ }u197(13){ }u198(102){ }u199(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 342 408 1008
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
;; live  gen 	 16 [s0] 342 408 1008
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972

( 21 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u204(7){ }u205(13){ }u206(102){ }u207(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 408
;; lr  def 	 100 [cc] 101 [vfpcc] 343
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972
;; live  gen 	 100 [cc] 343
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 16 22 18 )->[23]->( 24 28 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1009
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  gen 	 0 [r0] 100 [cc] 1009
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 23 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u221(7){ }u222(13){ }u223(102){ }u224(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356
;; lr  def 	 100 [cc] 533 534 535 537 538 539 540 543 545 546 548 973
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  gen 	 533 534 535 537 538 539 540 543 545 546 548 973
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967 971
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 552 553 1010
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
;; live  gen 	 16 [s0] 146 552 553 1010
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973

( 25 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u269(7){ }u270(13){ }u271(102){ }u272(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 973
;; lr  def 	 100 [cc] 556 557 558 559 561 562 563 566 568 569 571
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
;; live  gen 	 556 557 558 559 561 562 563 566 568 569 571
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 26 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u300(7){ }u301(13){ }u302(102){ }u303(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967 972
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 154 575 576 1011
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  gen 	 16 [s0] 154 575 576 1011
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 27 23 26 )->[28]->( 30 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u317(7){ }u318(13){ }u319(102){ }u320(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1012
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  gen 	 0 [r0] 100 [cc] 1012
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972

( 28 )->[29]->( 36 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u326(7){ }u327(13){ }u328(102){ }u329(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967 971 972
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 409 410 411 412 413 1013 1014
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 16 [s0] 409 410 411 412 413 1013 1014
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972

( 28 )->[30]->( 32 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u341(7){ }u342(13){ }u343(102){ }u344(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356
;; lr  def 	 100 [cc] 585 586 587 589 590 591 592 595 597 598 600 973
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
;; live  gen 	 585 586 587 589 590 591 592 595 597 598 600 973
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973

( 30 )->[31]->( 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u372(7){ }u373(13){ }u374(102){ }u375(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967 971
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 160 409 410 1015
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973
;; live  gen 	 16 [s0] 160 409 410 1015
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973

( 30 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 967 971
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 160 409 410 605 606 1016
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973
;; live  gen 	 16 [s0] 160 409 410 605 606 1016
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973

( 32 31 )->[33]->( 35 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(7){ }u400(13){ }u401(102){ }u402(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 973
;; lr  def 	 100 [cc] 609 610 611 612 614 615 616 619 621 622 624
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973
;; live  gen 	 609 610 611 612 614 615 616 619 621 622 624
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972

( 33 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u430(7){ }u431(13){ }u432(102){ }u433(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 972
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 412 413 1017
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972
;; live  gen 	 16 [s0] 412 413 1017
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972

( 33 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u439(7){ }u440(13){ }u441(102){ }u442(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 972
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 412 413 627 628 1018
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972
;; live  gen 	 16 [s0] 412 413 627 628 1018
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972

( 35 29 34 )->[36]->( 38 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u455(7){ }u456(13){ }u457(102){ }u458(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 630 1019
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
;; live  gen 	 0 [r0] 630 1019
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 630 967 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 630 967 971 972

( 36 )->[37]->( 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 416 970
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
;; live  gen 	 416 970
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972

( 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u473(7){ }u474(13){ }u475(102){ }u476(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 630 967 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 409 410 412 413
;; lr  def 	 100 [cc] 169 171 357 358 416 632 634 636 637 639 640 642 970
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 630 967 971 972
;; live  gen 	 100 [cc] 169 171 357 358 416 632 634 636 637 639 640 642 970
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 355 356 416 630 640 967 970 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 355 356 416 630 640 967 970 971 972

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u504(7){ }u505(13){ }u506(102){ }u507(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 355 356 416 630 640 967 970 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 630 640
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 355 356 416 630 640 967 970 971 972
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972

( 39 38 37 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u511(7){ }u512(13){ }u513(102){ }u514(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 339 418 463 987 989 990 992 993
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972
;; live  gen 	 339 418 463 987 989 990 992 993
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993

( 40 102 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u515(7){ }u516(13){ }u517(102){ }u518(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 967 989
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 346 651 1020 1021 1022
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 346 651 1020 1021 1022
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993

( 41 )->[42]->( 45 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u550(7){ }u551(13){ }u552(102){ }u553(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 181 346 1023 1024
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 181 346 1023 1024
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993

( 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u572(7){ }u573(13){ }u574(102){ }u575(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 181 1025 1026
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 181 1025 1026
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u590(7){ }u591(13){ }u592(102){ }u593(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 181 346 1027 1028
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 181 346 1027 1028
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993

( 43 44 42 )->[45]->( 46 47 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u611(7){ }u612(13){ }u613(102){ }u614(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 346
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 183 359 664 1029 1030
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 183 359 664 1029 1030
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993

( 45 )->[46]->( 54 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u633(7){ }u634(13){ }u635(102){ }u636(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 356 359 416 971 972
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 193 195 360 361 402 403 404 672 674 681 682 1031
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 193 195 360 361 402 403 404 672 674 681 682 1031
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993

( 45 )->[47]->( 54 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u675(7){ }u676(13){ }u677(102){ }u678(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 356 359 416 971 972
;; lr  def 	 193 195 360 361 402 403 404 688 692 695
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 193 195 360 361 402 403 404 688 692 695
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993

( 52 54 )->[48]->( 49 52 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u706(7){ }u707(13){ }u708(102){ }u709(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 402
;; lr  def 	 100 [cc] 400 696
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  gen 	 100 [cc] 400 696
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993

( 48 )->[49]->( 50 52 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u720(7){ }u721(13){ }u722(102){ }u723(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 403
;; lr  def 	 100 [cc] 401 697
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  gen 	 100 [cc] 401 697
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 401 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 401 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993

( 49 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u729(7){ }u730(13){ }u731(102){ }u732(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 401 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 400 401 987 988
;; lr  def 	 100 [cc] 199 701
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 401 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  gen 	 199 701
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 199 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 199 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993

( 50 )->[51]->( 55 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u745(7){ }u746(13){ }u747(102){ }u748(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 199 339 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 345
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 199 339 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 345
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993

( 49 48 50 )->[52]->( 48 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u752(7){ }u753(13){ }u754(102){ }u755(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 341 360 361 402 403
;; lr  def 	 100 [cc] 341 402 403
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  gen 	 100 [cc] 341 402 403
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993

( 52 )->[53]->( 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u767(7){ }u768(13){ }u769(102){ }u770(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 341
;; lr  def 	 345
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 345
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993

( 46 47 )->[54]->( 48 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u772(7){ }u773(13){ }u774(102){ }u775(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 404
;; lr  def 	 341 354 703 988
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 341 354 703 988
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993

( 51 53 )->[55]->( 57 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u781(7){ }u782(13){ }u783(102){ }u784(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 402 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 200 201 362 704 1032 1033 1034 1035
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 17 [s1] 200 201 362 704 1032 1033 1034 1035
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993

( 55 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u824(7){ }u825(13){ }u826(102){ }u827(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1036
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 1036
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993

( 55 56 )->[57]->( 65 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u837(7){ }u838(13){ }u839(102){ }u840(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183 193 195 355 404 416
;; lr  def 	 363 397 398 716 720 721
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 363 397 398 716 720 721
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993

( 56 )->[58]->( 65 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u862(7){ }u863(13){ }u864(102){ }u865(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 416 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183 193 195 355 416
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 363 397 398 404 727 729 734 735 1037
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 416 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 363 397 398 404 727 729 734 735 1037
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993

( 63 65 )->[59]->( 60 63 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u899(7){ }u900(13){ }u901(102){ }u902(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 397
;; lr  def 	 100 [cc] 395 736
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  gen 	 100 [cc] 395 736
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993

( 59 )->[60]->( 61 63 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u913(7){ }u914(13){ }u915(102){ }u916(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 398
;; lr  def 	 100 [cc] 396 737
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  gen 	 100 [cc] 396 737
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 396 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 396 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993

( 60 )->[61]->( 62 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u922(7){ }u923(13){ }u924(102){ }u925(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 396 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 395 396 986 987
;; lr  def 	 100 [cc] 220 741
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 396 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  gen 	 220 741
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 220 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 220 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993

( 61 )->[62]->( 66 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u938(7){ }u939(13){ }u940(102){ }u941(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 220 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 220
;; lr  def 	 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 220 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993

( 60 59 61 )->[63]->( 59 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u945(7){ }u946(13){ }u947(102){ }u948(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 363 397 398 404 420
;; lr  def 	 100 [cc] 397 398 420
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  gen 	 100 [cc] 397 398 420
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993

( 63 )->[64]->( 66 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u960(7){ }u961(13){ }u962(102){ }u963(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 355 356 362 397 398 402 403 418 420 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 420
;; lr  def 	 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 355 356 362 397 398 402 403 418 420 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993

( 57 58 )->[65]->( 59 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u965(7){ }u966(13){ }u967(102){ }u968(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 420 986
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 420 986
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993

( 62 64 )->[66]->( 68 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u971(7){ }u972(13){ }u973(102){ }u974(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 195 362 397 398
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 221 222 340 743 1038 1039 1040
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 16 [s0] 17 [s1] 100 [cc] 221 222 340 743 1038 1039 1040
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993

( 66 )->[67]->( 69 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u1007(7){ }u1008(13){ }u1009(102){ }u1010(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 345 346 355 356 362 402 403 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 345 362 402 403
;; lr  def 	 173 340 347 397 398
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 345 346 355 356 362 402 403 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 173 340 347 397 398
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993

( 66 )->[68]->( 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u1015(7){ }u1016(13){ }u1017(102){ }u1018(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 347
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 347
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993

( 68 67 )->[69]->( 71 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u1019(7){ }u1020(13){ }u1021(102){ }u1022(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 340 418 970
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 227 348 364 365 747 748 749 750 751 752 1041
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 16 [s0] 100 [cc] 227 348 364 365 747 748 749 750 751 752 1041
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 748 752 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 748 752 967 970 971 972 987 989 990 992 993

( 69 )->[70]->( 72 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u1052(7){ }u1053(13){ }u1054(102){ }u1055(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 348
;; lr  def 	 389 393 423 754 755 756
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 389 393 423 754 755 756
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993

( 69 )->[71]->( 72 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u1064(7){ }u1065(13){ }u1066(102){ }u1067(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 748 752 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 348 365 748 752
;; lr  def 	 348 389 393 423 757 759 760
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 748 752 967 970 971 972 987 989 990 992 993
;; live  gen 	 348 389 393 423 757 759 760
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993

( 71 70 )->[72]->( 73 75 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u1078(7){ }u1079(13){ }u1080(102){ }u1081(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 227 347
;; lr  def 	 100 [cc] 101 [vfpcc] 366 763
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 100 [cc] 366 763
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993

( 72 )->[73]->( 74 78 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u1091(7){ }u1092(13){ }u1093(102){ }u1094(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 397 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 366 397 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 349 764 765 767 768 769 1042
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 397 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 349 764 765 767 768 769 1042
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993

( 73 )->[74]->( 78 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u1117(7){ }u1118(13){ }u1119(102){ }u1120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 349
;; lr  def 	 349 772
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 349 772
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993

( 72 )->[75]->( 76 78 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u1124(7){ }u1125(13){ }u1126(102){ }u1127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 398 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 366 398
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 349 773 774 776 777 778 1043
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 398 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 349 773 774 776 777 778 1043
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993

( 75 )->[76]->( 77 78 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u1149(7){ }u1150(13){ }u1151(102){ }u1152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 1044
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 1044
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993

( 76 )->[77]->( 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u1162(7){ }u1163(13){ }u1164(102){ }u1165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 349
;; lr  def 	 349 783
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 349 783
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993

( 76 77 73 75 74 )->[78]->( 81 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u1169(7){ }u1170(13){ }u1171(102){ }u1172(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 348
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 368 784 785 786 787 1045
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 368 784 785 786 787 1045
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 368 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 368 389 393 423 463 967 970 971 972 987 989 990 992 993

( 78 88 )->[79]->( 80 90 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u1199(7){ }u1200(13){ }u1201(102){ }u1202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 346 967
;; lr  def 	 100 [cc] 101 [vfpcc] 353 794
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 100 [cc] 353 794
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993

( 79 )->[80]->( 89 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	

( 78 )->[81]->( 82 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u1213(7){ }u1214(13){ }u1215(102){ }u1216(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 368 389 393 423 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 347 349 364
;; lr  def 	 216 279 394 429 982 983 984
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 368 389 393 423 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 216 279 394 429 982 983 984
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993

( 81 87 )->[82]->( 83 85 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u1220(7){ }u1221(13){ }u1222(102){ }u1223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 393 429
;; lr  def 	 100 [cc] 796 798 801
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  gen 	 100 [cc] 796 798 801
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993

( 82 )->[83]->( 84 86 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u1237(7){ }u1238(13){ }u1239(102){ }u1240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993

( 83 )->[84]->( 87 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u1243(7){ }u1244(13){ }u1245(102){ }u1246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 350 351 352
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  gen 	 350 351 352
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993

( 82 )->[85]->( 87 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u1249(7){ }u1250(13){ }u1251(102){ }u1252(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 801 982
;; lr  def 	 350 351 352 803 804 805 807 808 809 810 813 814 815
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; live  gen 	 350 351 352 803 804 805 807 808 809 810 813 814 815
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993

( 83 )->[86]->( 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u1276(7){ }u1277(13){ }u1278(102){ }u1279(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 801 983
;; lr  def 	 350 351 352 817 818 819 821 822 823 824 827 828 829
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
;; live  gen 	 350 351 352 817 818 819 821 822 823 824 827 828 829
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993

( 84 86 85 )->[87]->( 82 88 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u1303(7){ }u1304(13){ }u1305(102){ }u1306(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 279 348 350 351 352 365 368 393 394 423 984
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 279 393 394 830 833 834 1046 1047 1048
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 279 393 394 830 833 834 1046 1047 1048
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993

( 87 )->[88]->( 79 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	

( 80 )->[89]->( 92 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u1358(7){ }u1359(13){ }u1360(102){ }u1361(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 353 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 353 1049
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 353 1049
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993

( 79 )->[90]->( 91 92 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u1376(7){ }u1377(13){ }u1378(102){ }u1379(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 353 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 283 1050 1051
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 283 1050 1051
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 283 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 283 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993

( 90 )->[91]->( 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u1395(7){ }u1396(13){ }u1397(102){ }u1398(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 283 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 283 990
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 353 1052
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 283 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 353 1052
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993

( 90 91 89 )->[92]->( 95 93 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u1411(7){ }u1412(13){ }u1413(102){ }u1414(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 346 353 389 971 972 992 993
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 369 370 371 372 373 374 375 1053 1054 1055 1056 1057 1058 1059
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 100 [cc] 369 370 371 372 373 374 375 1053 1054 1055 1056 1057 1058 1059
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993

( 92 101 )->[93]->( 102 94 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u1489(7){ }u1490(13){ }u1491(102){ }u1492(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 463
;; lr  def 	 100 [cc] 339 463 857
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 100 [cc] 339 463 857
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993

( 93 )->[94]->( 103 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 92 )->[95]->( 97 96 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u1499(7){ }u1500(13){ }u1501(102){ }u1502(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 389
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993

( 95 )->[96]->( 98 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u1505(7){ }u1506(13){ }u1507(102){ }u1508(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 860 968 969 981
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 860 968 969 981
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993

( 95 )->[97]->( 99 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u1509(7){ }u1510(13){ }u1511(102){ }u1512(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 968 969
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 968 969
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 968 969 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 968 969 970 971 972 987 989 990 992 993

( 98 96 )->[98]->( 98 99 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u1513(7){ }u1514(13){ }u1515(102){ }u1516(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 368 370 372 373 374 375 389 860 968 969 981
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 296 309 314 380 389 858 859 861 862 863 864 866 867 868 869 870 873 875 876 877 880 881 882 885 886 887 889 894 895 896 899 900 901 904 905 906 908 1060 1061 1062 1063 1064
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 100 [cc] 296 309 314 380 389 858 859 861 862 863 864 866 867 868 869 870 873 875 876 877 880 881 882 885 886 887 889 894 895 896 899 900 901 904 905 906 908 1060 1061 1062 1063 1064
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993

( 98 97 )->[99]->( 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u1678(7){ }u1679(13){ }u1680(102){ }u1681(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 968 969 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 915 979
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 968 969 970 971 972 987 989 990 992 993
;; live  gen 	 915 979
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993

( 99 100 )->[100]->( 100 101 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u1682(7){ }u1683(13){ }u1684(102){ }u1685(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 368 370 372 373 374 375 389 915 968 969 979
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 389 452 457 475 913 914 916 917 918 919 921 922 923 924 925 928 930 931 934 935 938 939 941 946 947 950 951 954 955 957 1065 1066 1067 1068
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 389 452 457 475 913 914 916 917 918 919 921 922 923 924 925 928 930 931 934 935 938 939 941 946 947 950 951 954 955 957 1065 1066 1067 1068
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993

( 100 )->[101]->( 93 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; live  out 	

( 93 )->[102]->( 41 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u1825(7){ }u1826(13){ }u1827(102){ }u1828(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 970 989
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 416 418 1069 1070
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 416 418 1069 1070
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993

( 94 )->[103]->( 1 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u1847(7){ }u1848(13){ }u1849(102){ }u1850(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 103 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1853(7){ }u1854(13){ }u1855(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 81 to worklist
  Adding insn 73 to worklist
  Adding insn 60 to worklist
  Adding insn 40 to worklist
  Adding insn 93 to worklist
  Adding insn 85 to worklist
  Adding insn 2111 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 99 to worklist
  Adding insn 121 to worklist
  Adding insn 113 to worklist
  Adding insn 2113 to worklist
  Adding insn 2115 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 157 to worklist
  Adding insn 149 to worklist
  Adding insn 2118 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 163 to worklist
  Adding insn 185 to worklist
  Adding insn 177 to worklist
  Adding insn 2120 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 196 to worklist
  Adding insn 212 to worklist
  Adding insn 2123 to worklist
  Adding insn 220 to worklist
  Adding insn 243 to worklist
  Adding insn 240 to worklist
  Adding insn 235 to worklist
  Adding insn 2126 to worklist
  Adding insn 251 to worklist
  Adding insn 275 to worklist
  Adding insn 271 to worklist
  Adding insn 2129 to worklist
  Adding insn 281 to worklist
  Adding insn 290 to worklist
  Adding insn 313 to worklist
  Adding insn 305 to worklist
  Adding insn 338 to worklist
  Adding insn 351 to worklist
  Adding insn 344 to worklist
  Adding insn 374 to worklist
  Adding insn 387 to worklist
  Adding insn 380 to worklist
  Adding insn 400 to worklist
  Adding insn 392 to worklist
  Adding insn 2131 to worklist
  Adding insn 408 to worklist
  Adding insn 405 to worklist
  Adding insn 437 to worklist
  Adding insn 2133 to worklist
  Adding insn 442 to worklist
  Adding insn 461 to worklist
  Adding insn 454 to worklist
  Adding insn 483 to worklist
  Adding insn 2135 to worklist
  Adding insn 486 to worklist
  Adding insn 503 to worklist
  Adding insn 496 to worklist
  Adding insn 520 to worklist
  Adding insn 516 to worklist
  Adding insn 2137 to worklist
  Adding insn 545 to worklist
  Adding insn 555 to worklist
  Adding insn 601 to worklist
  Adding insn 594 to worklist
  Adding insn 591 to worklist
  Adding insn 587 to worklist
  Adding insn 583 to worklist
  Adding insn 579 to worklist
  Adding insn 2140 to worklist
  Adding insn 621 to worklist
  Adding insn 616 to worklist
  Adding insn 612 to worklist
  Adding insn 608 to worklist
  Adding insn 637 to worklist
  Adding insn 634 to worklist
  Adding insn 629 to worklist
  Adding insn 653 to worklist
  Adding insn 648 to worklist
  Adding insn 645 to worklist
  Adding insn 674 to worklist
  Adding insn 671 to worklist
  Adding insn 660 to worklist
  Adding insn 2143 to worklist
  Adding insn 693 to worklist
  Adding insn 690 to worklist
  Adding insn 686 to worklist
  Adding insn 2145 to worklist
  Adding insn 761 to worklist
  Adding insn 768 to worklist
  Adding insn 777 to worklist
  Adding insn 2147 to worklist
  Adding insn 811 to worklist
  Adding insn 2149 to worklist
  Adding insn 2151 to worklist
  Adding insn 864 to worklist
  Adding insn 861 to worklist
  Adding insn 849 to worklist
  Adding insn 846 to worklist
  Adding insn 843 to worklist
  Adding insn 872 to worklist
  Adding insn 869 to worklist
  Adding insn 2154 to worklist
  Adding insn 2156 to worklist
  Adding insn 915 to worklist
  Adding insn 912 to worklist
  Adding insn 908 to worklist
  Adding insn 950 to worklist
  Adding insn 957 to worklist
  Adding insn 966 to worklist
  Adding insn 2158 to worklist
  Adding insn 1000 to worklist
  Adding insn 2160 to worklist
  Adding insn 2162 to worklist
  Adding insn 1043 to worklist
  Adding insn 1035 to worklist
  Adding insn 1032 to worklist
  Adding insn 1029 to worklist
  Adding insn 2164 to worklist
  Adding insn 1075 to worklist
  Adding insn 1054 to worklist
  Adding insn 2166 to worklist
  Adding insn 1117 to worklist
  Adding insn 1135 to worklist
  Adding insn 1132 to worklist
  Adding insn 2168 to worklist
  Adding insn 1164 to worklist
  Adding insn 1161 to worklist
  Adding insn 1175 to worklist
  Adding insn 1172 to worklist
  Adding insn 1218 to worklist
  Adding insn 1205 to worklist
  Adding insn 1201 to worklist
  Adding insn 1197 to worklist
  Adding insn 1240 to worklist
  Adding insn 2172 to worklist
  Adding insn 1266 to worklist
  Adding insn 1269 to worklist
  Adding insn 2174 to worklist
  Adding insn 2176 to worklist
  Adding insn 1371 to worklist
  Adding insn 1359 to worklist
  Adding insn 1354 to worklist
  Adding insn 1350 to worklist
  Adding insn 1342 to worklist
  Adding insn 1338 to worklist
  Adding insn 2179 to worklist
  Adding insn 2181 to worklist
  Adding insn 1388 to worklist
  Adding insn 1384 to worklist
  Adding insn 1380 to worklist
  Adding insn 1406 to worklist
  Adding insn 1403 to worklist
  Adding insn 1398 to worklist
  Adding insn 1417 to worklist
  Adding insn 1414 to worklist
  Adding insn 1503 to worklist
  Adding insn 1491 to worklist
  Adding insn 1488 to worklist
  Adding insn 1484 to worklist
  Adding insn 1477 to worklist
  Adding insn 1474 to worklist
  Adding insn 1470 to worklist
  Adding insn 1463 to worklist
  Adding insn 1460 to worklist
  Adding insn 1456 to worklist
  Adding insn 1450 to worklist
  Adding insn 1447 to worklist
  Adding insn 1443 to worklist
  Adding insn 1438 to worklist
  Adding insn 1433 to worklist
  Adding insn 1428 to worklist
  Adding insn 1518 to worklist
  Adding insn 2185 to worklist
  Adding insn 1527 to worklist
  Adding insn 2187 to worklist
  Adding insn 2189 to worklist
  Adding insn 1667 to worklist
  Adding insn 1660 to worklist
  Adding insn 1655 to worklist
  Adding insn 1652 to worklist
  Adding insn 1648 to worklist
  Adding insn 1643 to worklist
  Adding insn 1613 to worklist
  Adding insn 1608 to worklist
  Adding insn 1605 to worklist
  Adding insn 1601 to worklist
  Adding insn 1597 to worklist
  Adding insn 1563 to worklist
  Adding insn 1797 to worklist
  Adding insn 1790 to worklist
  Adding insn 1785 to worklist
  Adding insn 1782 to worklist
  Adding insn 1778 to worklist
  Adding insn 1773 to worklist
  Adding insn 1746 to worklist
  Adding insn 1741 to worklist
  Adding insn 1738 to worklist
  Adding insn 1734 to worklist
  Adding insn 1730 to worklist
  Adding insn 2192 to worklist
  Adding insn 2194 to worklist
  Adding insn 1817 to worklist
  Adding insn 1814 to worklist
  Adding insn 1811 to worklist
  Adding insn 1807 to worklist
  Adding insn 1827 to worklist
Finished finding needed instructions:
processing block 102 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 1818 to worklist
  Adding insn 2109 to worklist
  Adding insn 1816 to worklist
  Adding insn 2108 to worklist
  Adding insn 2019 to worklist
  Adding insn 1806 to worklist
  Adding insn 1805 to worklist
processing block 103 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1826 to worklist
processing block 94 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 93 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
  Adding insn 1517 to worklist
  Adding insn 1507 to worklist
  Adding insn 1506 to worklist
processing block 101 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 463 967 970 971 972 987 989 990 992 993
processing block 100 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993
  Adding insn 1796 to worklist
  Adding insn 1792 to worklist
  Adding insn 1789 to worklist
  Adding insn 1788 to worklist
  Adding insn 1787 to worklist
  Adding insn 2107 to worklist
  Adding insn 1993 to worklist
  Adding insn 1777 to worklist
  Adding insn 1775 to worklist
  Adding insn 2106 to worklist
  Adding insn 1772 to worklist
  Adding insn 1771 to worklist
  Adding insn 1770 to worklist
  Adding insn 1768 to worklist
  Adding insn 1767 to worklist
  Adding insn 1764 to worklist
  Adding insn 1763 to worklist
  Adding insn 1760 to worklist
  Adding insn 1759 to worklist
  Adding insn 1745 to worklist
  Adding insn 1744 to worklist
  Adding insn 1743 to worklist
  Adding insn 2105 to worklist
  Adding insn 1992 to worklist
  Adding insn 1733 to worklist
  Adding insn 1732 to worklist
  Adding insn 2104 to worklist
  Adding insn 1729 to worklist
  Adding insn 1728 to worklist
  Adding insn 1727 to worklist
  Adding insn 1725 to worklist
  Adding insn 1724 to worklist
  Adding insn 1721 to worklist
  Adding insn 1720 to worklist
  Adding insn 1717 to worklist
  Adding insn 1716 to worklist
  Adding insn 1708 to worklist
  Adding insn 1705 to worklist
  Adding insn 1697 to worklist
  Adding insn 1694 to worklist
  Adding insn 1693 to worklist
  Adding insn 1692 to worklist
  Adding insn 1691 to worklist
  Adding insn 1690 to worklist
  Adding insn 1688 to worklist
  Adding insn 1687 to worklist
  Adding insn 1686 to worklist
  Adding insn 1685 to worklist
  Adding insn 1680 to worklist
  Adding insn 1679 to worklist
  Adding insn 1677 to worklist
processing block 99 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 915 967 968 969 970 971 972 979 987 989 990 992 993
  Adding insn 1736 to worklist
  Adding insn 1678 to worklist
processing block 97 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 968 969 970 971 972 987 989 990 992 993
  Adding insn 1945 to worklist
  Adding insn 1944 to worklist
processing block 98 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993
  Adding insn 1666 to worklist
  Adding insn 1662 to worklist
  Adding insn 1659 to worklist
  Adding insn 1658 to worklist
  Adding insn 1657 to worklist
  Adding insn 2103 to worklist
  Adding insn 1996 to worklist
  Adding insn 1647 to worklist
  Adding insn 1645 to worklist
  Adding insn 2102 to worklist
  Adding insn 1642 to worklist
  Adding insn 1641 to worklist
  Adding insn 1640 to worklist
  Adding insn 1638 to worklist
  Adding insn 1637 to worklist
  Adding insn 1636 to worklist
  Adding insn 1633 to worklist
  Adding insn 1632 to worklist
  Adding insn 1631 to worklist
  Adding insn 1628 to worklist
  Adding insn 1627 to worklist
  Adding insn 1626 to worklist
  Adding insn 1612 to worklist
  Adding insn 1611 to worklist
  Adding insn 1610 to worklist
  Adding insn 2101 to worklist
  Adding insn 1995 to worklist
  Adding insn 1600 to worklist
  Adding insn 1599 to worklist
  Adding insn 2100 to worklist
  Adding insn 1596 to worklist
  Adding insn 1595 to worklist
  Adding insn 1594 to worklist
  Adding insn 1592 to worklist
  Adding insn 1591 to worklist
  Adding insn 1590 to worklist
  Adding insn 1587 to worklist
  Adding insn 1586 to worklist
  Adding insn 1585 to worklist
  Adding insn 1582 to worklist
  Adding insn 1581 to worklist
  Adding insn 1580 to worklist
  Adding insn 1572 to worklist
  Adding insn 1569 to worklist
  Adding insn 1564 to worklist
  Adding insn 2099 to worklist
  Adding insn 1994 to worklist
  Adding insn 1555 to worklist
  Adding insn 1552 to worklist
  Adding insn 1551 to worklist
  Adding insn 1550 to worklist
  Adding insn 1549 to worklist
  Adding insn 1548 to worklist
  Adding insn 1546 to worklist
  Adding insn 1545 to worklist
  Adding insn 1544 to worklist
  Adding insn 1543 to worklist
  Adding insn 1538 to worklist
  Adding insn 1537 to worklist
  Adding insn 1535 to worklist
processing block 96 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 860 967 968 969 970 971 972 981 987 989 990 992 993
  Adding insn 1603 to worklist
  Adding insn 1536 to worklist
  Adding insn 1947 to worklist
  Adding insn 1946 to worklist
processing block 95 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
  Adding insn 1526 to worklist
processing block 92 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 368 370 372 373 374 375 389 463 967 970 971 972 987 989 990 992 993
  Adding insn 1502 to worklist
  Adding insn 1492 to worklist
  Adding insn 2098 to worklist
  Adding insn 2018 to worklist
  Adding insn 1483 to worklist
  Adding insn 1478 to worklist
  Adding insn 2097 to worklist
  Adding insn 2017 to worklist
  Adding insn 1469 to worklist
  Adding insn 1464 to worklist
  Adding insn 2096 to worklist
  Adding insn 2016 to worklist
  Adding insn 1455 to worklist
  Adding insn 1451 to worklist
  Adding insn 2095 to worklist
  Adding insn 2015 to worklist
  Adding insn 1442 to worklist
  Adding insn 1439 to worklist
  Adding insn 2094 to worklist
  Adding insn 1437 to worklist
  Adding insn 1434 to worklist
  Adding insn 2093 to worklist
  Adding insn 1432 to worklist
  Adding insn 1429 to worklist
  Adding insn 2092 to worklist
  Adding insn 1427 to worklist
processing block 89 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
  Adding insn 1389 to worklist
  Adding insn 2088 to worklist
  Adding insn 2014 to worklist
  Adding insn 1379 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
processing block 91 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
  Adding insn 1418 to worklist
  Adding insn 2091 to worklist
  Adding insn 1413 to worklist
  Adding insn 2013 to worklist
processing block 90 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 283 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
  Adding insn 2090 to worklist
  Adding insn 2012 to worklist
  Adding insn 1399 to worklist
  Adding insn 2089 to worklist
  Adding insn 1397 to worklist
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 353 355 356 368 389 463 967 970 971 972 987 989 990 992 993
  Adding insn 2199 to worklist
  Adding insn 2198 to worklist
  Adding insn 1235 to worklist
  Adding insn 1234 to worklist
processing block 88 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 368 389 463 967 970 971 972 987 989 990 992 993
processing block 87 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 2197 to worklist
  Adding insn 2196 to worklist
  Adding insn 1368 to worklist
  Adding insn 1364 to worklist
  Adding insn 1361 to worklist
  Adding insn 1358 to worklist
  Adding insn 1357 to worklist
  Adding insn 1356 to worklist
  Adding insn 2087 to worklist
  Adding insn 1353 to worklist
  Adding insn 1352 to worklist
  Adding insn 2086 to worklist
  Adding insn 1349 to worklist
  Adding insn 1348 to worklist
  Adding insn 1347 to worklist
  Adding insn 1343 to worklist
  Adding insn 2085 to worklist
  Adding insn 1999 to worklist
  Adding insn 1337 to worklist
  Adding insn 1335 to worklist
processing block 84 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 86 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 1324 to worklist
  Adding insn 1323 to worklist
  Adding insn 1322 to worklist
  Adding insn 1321 to worklist
  Adding insn 1316 to worklist
  Adding insn 1315 to worklist
  Adding insn 1314 to worklist
  Adding insn 1313 to worklist
  Adding insn 1312 to worklist
  Adding insn 1308 to worklist
  Adding insn 1307 to worklist
  Adding insn 1306 to worklist
  Adding insn 1305 to worklist
processing block 83 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 1268 to worklist
processing block 85 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 350 351 352 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 1296 to worklist
  Adding insn 1295 to worklist
  Adding insn 1294 to worklist
  Adding insn 1293 to worklist
  Adding insn 1288 to worklist
  Adding insn 1287 to worklist
  Adding insn 1286 to worklist
  Adding insn 1285 to worklist
  Adding insn 1284 to worklist
  Adding insn 1280 to worklist
  Adding insn 1279 to worklist
  Adding insn 1278 to worklist
  Adding insn 1277 to worklist
processing block 82 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 801 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 1265 to worklist
  Adding insn 1257 to worklist
  Adding insn 1254 to worklist
  Adding insn 1252 to worklist
processing block 81 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 216 279 339 346 348 355 356 365 368 389 393 394 423 429 463 967 970 971 972 982 983 984 987 989 990 992 993
  Adding insn 1340 to worklist
  Adding insn 1304 to worklist
  Adding insn 1276 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 1247 to worklist
  Adding insn 1246 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 368 389 393 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 2201 to worklist
  Adding insn 2200 to worklist
  Adding insn 1206 to worklist
  Adding insn 2084 to worklist
  Adding insn 1199 to worklist
  Adding insn 1196 to worklist
  Adding insn 1194 to worklist
  Adding insn 1193 to worklist
  Adding insn 1192 to worklist
  Adding insn 1191 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 1142 to worklist
  Adding insn 1141 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 2081 to worklist
  Adding insn 1131 to worklist
  Adding insn 2011 to worklist
  Adding insn 1126 to worklist
  Adding insn 1125 to worklist
  Adding insn 1124 to worklist
  Adding insn 1123 to worklist
  Adding insn 1122 to worklist
  Adding insn 1121 to worklist
  Adding insn 1120 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 1182 to worklist
  Adding insn 1181 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 2083 to worklist
  Adding insn 1171 to worklist
  Adding insn 1170 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 349 355 356 364 365 389 393 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 2082 to worklist
  Adding insn 1160 to worklist
  Adding insn 1159 to worklist
  Adding insn 1155 to worklist
  Adding insn 1154 to worklist
  Adding insn 1153 to worklist
  Adding insn 1152 to worklist
  Adding insn 1151 to worklist
  Adding insn 1150 to worklist
  Adding insn 1149 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 346 347 348 355 356 364 365 366 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 2203 to worklist
  Adding insn 2202 to worklist
  Adding insn 1115 to worklist
  Adding insn 1110 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 1096 to worklist
  Adding insn 1095 to worklist
  Adding insn 1094 to worklist
  Adding insn 1093 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 389 393 397 398 423 463 967 970 971 972 987 989 990 992 993
  Adding insn 29 to worklist
  Adding insn 1082 to worklist
  Adding insn 1081 to worklist
  Adding insn 1080 to worklist
  Adding insn 1079 to worklist
  Adding insn 1078 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 227 339 346 347 348 355 356 364 365 397 398 463 748 752 967 970 971 972 987 989 990 992 993
  Adding insn 2205 to worklist
  Adding insn 2204 to worklist
  Adding insn 1073 to worklist
  Adding insn 1068 to worklist
  Adding insn 1067 to worklist
  Adding insn 1064 to worklist
  Adding insn 1063 to worklist
  Adding insn 1062 to worklist
  Adding insn 1061 to worklist
  Adding insn 1060 to worklist
  Adding insn 1059 to worklist
  Adding insn 1055 to worklist
  Adding insn 2080 to worklist
  Adding insn 1053 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 20 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 346 347 355 356 397 398 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 339 340 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 2207 to worklist
  Adding insn 2206 to worklist
  Adding insn 1036 to worklist
  Adding insn 2079 to worklist
  Adding insn 1034 to worklist
  Adding insn 2078 to worklist
  Adding insn 1031 to worklist
  Adding insn 2077 to worklist
  Adding insn 1028 to worklist
  Adding insn 1026 to worklist
  Adding insn 1025 to worklist
  Adding insn 1024 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 971 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173 181 193 195 339 345 346 355 356 362 397 398 402 403 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 19 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
  Adding insn 999 to worklist
  Adding insn 987 to worklist
  Adding insn 984 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 220 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
  Adding insn 964 to worklist
  Adding insn 962 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 396 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
  Adding insn 956 to worklist
  Adding insn 953 to worklist
  Adding insn 952 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 395 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
  Adding insn 949 to worklist
  Adding insn 941 to worklist
  Adding insn 940 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 420 463 967 970 971 972 986 987 989 990 992 993
  Adding insn 960 to worklist
  Adding insn 18 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 894 to worklist
  Adding insn 889 to worklist
  Adding insn 888 to worklist
  Adding insn 885 to worklist
  Adding insn 884 to worklist
  Adding insn 880 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 195 339 345 346 354 355 356 362 363 397 398 402 403 404 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 928 to worklist
  Adding insn 925 to worklist
  Adding insn 924 to worklist
  Adding insn 921 to worklist
  Adding insn 920 to worklist
  Adding insn 916 to worklist
  Adding insn 2076 to worklist
  Adding insn 910 to worklist
  Adding insn 907 to worklist
  Adding insn 905 to worklist
  Adding insn 903 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 2075 to worklist
  Adding insn 868 to worklist
  Adding insn 867 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 362 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 2074 to worklist
  Adding insn 860 to worklist
  Adding insn 859 to worklist
  Adding insn 850 to worklist
  Adding insn 2073 to worklist
  Adding insn 848 to worklist
  Adding insn 2072 to worklist
  Adding insn 845 to worklist
  Adding insn 2071 to worklist
  Adding insn 842 to worklist
  Adding insn 840 to worklist
  Adding insn 839 to worklist
  Adding insn 838 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 782 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 345 346 354 355 356 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 17 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
  Adding insn 810 to worklist
  Adding insn 798 to worklist
  Adding insn 795 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 199 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
  Adding insn 775 to worklist
  Adding insn 773 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 401 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
  Adding insn 767 to worklist
  Adding insn 764 to worklist
  Adding insn 763 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 400 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
  Adding insn 760 to worklist
  Adding insn 752 to worklist
  Adding insn 751 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 341 346 354 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 988 989 990 992 993
  Adding insn 771 to worklist
  Adding insn 15 to worklist
  Adding insn 826 to worklist
  Adding insn 825 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 712 to worklist
  Adding insn 710 to worklist
  Adding insn 707 to worklist
  Adding insn 706 to worklist
  Adding insn 703 to worklist
  Adding insn 702 to worklist
  Adding insn 701 to worklist
  Adding insn 699 to worklist
  Adding insn 694 to worklist
  Adding insn 2070 to worklist
  Adding insn 688 to worklist
  Adding insn 685 to worklist
  Adding insn 683 to worklist
  Adding insn 681 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 193 195 339 346 355 356 360 361 402 403 404 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 16 to worklist
  Adding insn 739 to worklist
  Adding insn 736 to worklist
  Adding insn 733 to worklist
  Adding insn 732 to worklist
  Adding insn 731 to worklist
  Adding insn 729 to worklist
  Adding insn 725 to worklist
  Adding insn 724 to worklist
  Adding insn 720 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183 339 346 355 356 359 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 2069 to worklist
  Adding insn 670 to worklist
  Adding insn 669 to worklist
  Adding insn 663 to worklist
  Adding insn 662 to worklist
  Adding insn 661 to worklist
  Adding insn 2068 to worklist
  Adding insn 659 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 622 to worklist
  Adding insn 2063 to worklist
  Adding insn 617 to worklist
  Adding insn 2062 to worklist
  Adding insn 2007 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 654 to worklist
  Adding insn 2067 to worklist
  Adding insn 649 to worklist
  Adding insn 2066 to worklist
  Adding insn 644 to worklist
  Adding insn 2006 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 2065 to worklist
  Adding insn 2005 to worklist
  Adding insn 630 to worklist
  Adding insn 2064 to worklist
processing block 41 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 346 355 356 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 2209 to worklist
  Adding insn 2208 to worklist
  Adding insn 595 to worklist
  Adding insn 2061 to worklist
  Adding insn 590 to worklist
  Adding insn 589 to worklist
  Adding insn 2060 to worklist
  Adding insn 586 to worklist
  Adding insn 584 to worklist
  Adding insn 2059 to worklist
  Adding insn 2004 to worklist
  Adding insn 578 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 339 355 356 416 418 463 967 970 971 972 987 989 990 992 993
  Adding insn 1472 to worklist
  Adding insn 1445 to worklist
  Adding insn 770 to worklist
  Adding insn 632 to worklist
  Adding insn 581 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 355 356 416 630 640 967 970 971 972
  Adding insn 544 to worklist
  Adding insn 543 to worklist
  Adding insn 541 to worklist
  Adding insn 539 to worklist
  Adding insn 538 to worklist
  Adding insn 537 to worklist
  Adding insn 536 to worklist
  Adding insn 535 to worklist
  Adding insn 533 to worklist
  Adding insn 532 to worklist
  Adding insn 531 to worklist
  Adding insn 530 to worklist
  Adding insn 529 to worklist
  Adding insn 528 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 416 967 970 971 972
  Adding insn 523 to worklist
  Adding insn 522 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 630 967 971 972
  Adding insn 519 to worklist
  Adding insn 2058 to worklist
  Adding insn 515 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
  Adding insn 501 to worklist
  Adding insn 500 to worklist
  Adding insn 499 to worklist
  Adding insn 497 to worklist
  Adding insn 2057 to worklist
  Adding insn 495 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
  Adding insn 489 to worklist
  Adding insn 487 to worklist
  Adding insn 2056 to worklist
  Adding insn 485 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 355 356 409 410 967 971 972
  Adding insn 481 to worklist
  Adding insn 479 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
  Adding insn 475 to worklist
  Adding insn 473 to worklist
  Adding insn 471 to worklist
  Adding insn 470 to worklist
  Adding insn 468 to worklist
  Adding insn 467 to worklist
  Adding insn 466 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973
  Adding insn 459 to worklist
  Adding insn 458 to worklist
  Adding insn 457 to worklist
  Adding insn 455 to worklist
  Adding insn 2055 to worklist
  Adding insn 453 to worklist
  Adding insn 452 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 343 355 356 409 410 967 971 972 973
  Adding insn 445 to worklist
  Adding insn 443 to worklist
  Adding insn 2054 to worklist
  Adding insn 441 to worklist
  Adding insn 440 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 343 355 356 967 971 972 973
  Adding insn 435 to worklist
  Adding insn 433 to worklist
  Adding insn 431 to worklist
  Adding insn 430 to worklist
  Adding insn 429 to worklist
  Adding insn 427 to worklist
  Adding insn 425 to worklist
  Adding insn 424 to worklist
  Adding insn 423 to worklist
  Adding insn 421 to worklist
  Adding insn 420 to worklist
  Adding insn 419 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 409 410 412 413 967 971 972
  Adding insn 413 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
  Adding insn 2053 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 2052 to worklist
  Adding insn 404 to worklist
  Adding insn 403 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 399 to worklist
  Adding insn 2051 to worklist
  Adding insn 391 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 385 to worklist
  Adding insn 384 to worklist
  Adding insn 383 to worklist
  Adding insn 2050 to worklist
  Adding insn 379 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 372 to worklist
  Adding insn 370 to worklist
  Adding insn 368 to worklist
  Adding insn 367 to worklist
  Adding insn 366 to worklist
  Adding insn 364 to worklist
  Adding insn 362 to worklist
  Adding insn 361 to worklist
  Adding insn 359 to worklist
  Adding insn 358 to worklist
  Adding insn 357 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
  Adding insn 349 to worklist
  Adding insn 348 to worklist
  Adding insn 347 to worklist
  Adding insn 2049 to worklist
  Adding insn 343 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972 973
  Adding insn 336 to worklist
  Adding insn 334 to worklist
  Adding insn 332 to worklist
  Adding insn 331 to worklist
  Adding insn 330 to worklist
  Adding insn 328 to worklist
  Adding insn 326 to worklist
  Adding insn 325 to worklist
  Adding insn 324 to worklist
  Adding insn 322 to worklist
  Adding insn 321 to worklist
  Adding insn 320 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 312 to worklist
  Adding insn 2048 to worklist
  Adding insn 304 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 219 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 343 355 356 967 971 972
  Adding insn 1981 to worklist
  Adding insn 2215 to worklist
  Adding insn 2214 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972
  Adding insn 4 to worklist
  Adding insn 282 to worklist
  Adding insn 2046 to worklist
  Adding insn 280 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 342 355 356 408 967 971 972
  Adding insn 5 to worklist
  Adding insn 291 to worklist
  Adding insn 2047 to worklist
  Adding insn 289 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
  Adding insn 2217 to worklist
  Adding insn 2216 to worklist
  Adding insn 2045 to worklist
  Adding insn 270 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972
  Adding insn 2044 to worklist
  Adding insn 238 to worklist
  Adding insn 234 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 519 967 971 972
  Adding insn 2219 to worklist
  Adding insn 2218 to worklist
  Adding insn 210 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
  Adding insn 140 to worklist
  Adding insn 2039 to worklist
  Adding insn 134 to worklist
  Adding insn 131 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
  Adding insn 124 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
  Adding insn 120 to worklist
  Adding insn 2038 to worklist
  Adding insn 112 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
  Adding insn 2037 to worklist
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 96 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
  Adding insn 1942 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
  Adding insn 92 to worklist
  Adding insn 2036 to worklist
  Adding insn 84 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
  Adding insn 204 to worklist
  Adding insn 2043 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 355 356 967 971 972
  Adding insn 188 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
  Adding insn 184 to worklist
  Adding insn 2042 to worklist
  Adding insn 176 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
  Adding insn 2041 to worklist
  Adding insn 165 to worklist
  Adding insn 162 to worklist
  Adding insn 160 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 967 971 972
  Adding insn 1943 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
  Adding insn 156 to worklist
  Adding insn 2040 to worklist
  Adding insn 148 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355 356 971 972
  Adding insn 80 to worklist
  Adding insn 2035 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 39 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 104 n_edges 149 count 117 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r1070 costs: LO_REGS:1455 HI_REGS:1455 CALLER_SAVE_REGS:1455 EVEN_REG:1455 GENERAL_REGS:1455 VFP_D0_D7_REGS:194 VFP_LO_REGS:194 ALL_REGS:2425 MEM:1067
  r1069 costs: LO_REGS:1649 HI_REGS:1649 CALLER_SAVE_REGS:1649 EVEN_REG:1649 GENERAL_REGS:1649 VFP_D0_D7_REGS:1649 VFP_LO_REGS:1649 ALL_REGS:2910 MEM:1940
  r1068 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r1067 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:22250 VFP_LO_REGS:22250 ALL_REGS:22250 MEM:9790
  r1066 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r1065 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:22250 VFP_LO_REGS:22250 ALL_REGS:22250 MEM:9790
  r1064 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r1063 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:22250 VFP_LO_REGS:22250 ALL_REGS:22250 MEM:9790
  r1062 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r1061 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:22250 VFP_LO_REGS:22250 ALL_REGS:22250 MEM:9790
  r1060 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:1780 VFP_LO_REGS:1780 ALL_REGS:22250 MEM:9790
  r1059 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1058 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1057 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1056 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1055 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:2750 MEM:1210
  r1054 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:2750 MEM:1210
  r1053 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:2750 MEM:1210
  r1052 costs: LO_REGS:64 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:800 MEM:352
  r1051 costs: LO_REGS:128 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1920 MEM:1280
  r1050 costs: LO_REGS:128 HI_REGS:128 CALLER_SAVE_REGS:128 EVEN_REG:128 GENERAL_REGS:128 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:1600 MEM:704
  r1049 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1125 MEM:495
  r1048 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r1047 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:22250 VFP_LO_REGS:22250 ALL_REGS:22250 MEM:9790
  r1046 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:22250 MEM:9790
  r1045 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r1044 costs: LO_REGS:54 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r1043 costs: LO_REGS:110 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r1042 costs: LO_REGS:110 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r1041 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:2750 MEM:1210
  r1040 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1039 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:2200
  r1038 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:2200
  r1037 costs: LO_REGS:54 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:675 MEM:297
  r1036 costs: LO_REGS:110 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r1035 costs: LO_REGS:220 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r1034 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1033 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:2200
  r1032 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:2200
  r1031 costs: LO_REGS:110 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:1375 MEM:605
  r1030 costs: LO_REGS:220 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r1029 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:2750 MEM:1210
  r1028 costs: LO_REGS:64 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:800 MEM:352
  r1027 costs: LO_REGS:64 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:800 MEM:352
  r1026 costs: LO_REGS:128 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1920 MEM:1280
  r1025 costs: LO_REGS:128 HI_REGS:128 CALLER_SAVE_REGS:128 EVEN_REG:128 GENERAL_REGS:128 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:1600 MEM:704
  r1024 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1125 MEM:495
  r1023 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1125 MEM:495
  r1022 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1021 costs: LO_REGS:440 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r1020 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r1019 costs: LO_REGS:26 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:520 VFP_LO_REGS:520 ALL_REGS:520 MEM:273
  r1018 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:6 VFP_LO_REGS:6 ALL_REGS:75 MEM:33
  r1017 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:6 VFP_LO_REGS:6 ALL_REGS:75 MEM:33
  r1016 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:6 VFP_LO_REGS:6 ALL_REGS:75 MEM:33
  r1015 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:6 VFP_LO_REGS:6 ALL_REGS:75 MEM:33
  r1014 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:12 VFP_LO_REGS:12 ALL_REGS:150 MEM:66
  r1013 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:12 VFP_LO_REGS:12 ALL_REGS:150 MEM:66
  r1012 costs: LO_REGS:26 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r1011 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:6 VFP_LO_REGS:6 ALL_REGS:90 MEM:60
  r1010 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:6 VFP_LO_REGS:6 ALL_REGS:90 MEM:60
  r1009 costs: LO_REGS:26 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r1008 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:2 VFP_LO_REGS:2 ALL_REGS:25 MEM:11
  r1007 costs: LO_REGS:75 HI_REGS:75 CALLER_SAVE_REGS:75 EVEN_REG:75 GENERAL_REGS:75 VFP_D0_D7_REGS:10 VFP_LO_REGS:10 ALL_REGS:125 MEM:55
  r1006 costs: LO_REGS:150 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:10 VFP_LO_REGS:10 ALL_REGS:150 MEM:100
  r1005 costs: LO_REGS:16 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r1004 costs: LO_REGS:6 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:75 MEM:33
  r1003 costs: LO_REGS:12 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r1002 costs: LO_REGS:6 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:90 MEM:60
  r1001 costs: LO_REGS:12 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r1000 costs: LO_REGS:6 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:75 MEM:33
  r999 costs: LO_REGS:12 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r998 costs: LO_REGS:6 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:90 MEM:60
  r997 costs: LO_REGS:12 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r996 costs: LO_REGS:26 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r993 costs: LO_REGS:440 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3482 MEM:2265
  r992 costs: LO_REGS:440 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3482 MEM:2265
  r990 costs: LO_REGS:674 HI_REGS:674 CALLER_SAVE_REGS:674 EVEN_REG:674 GENERAL_REGS:674 VFP_D0_D7_REGS:5055 VFP_LO_REGS:5055 ALL_REGS:5237 MEM:3435
  r989 costs: LO_REGS:414 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:3105 VFP_LO_REGS:3105 ALL_REGS:3287 MEM:2135
  r988 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3505 VFP_LO_REGS:3505 ALL_REGS:3505 MEM:1860
  r987 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:4112 VFP_LO_REGS:4112 ALL_REGS:4112 MEM:2685
  r986 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3505 VFP_LO_REGS:3505 ALL_REGS:3505 MEM:1860
  r984 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:14708 MEM:9385
  r983 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:10238 VFP_LO_REGS:10238 ALL_REGS:10238 MEM:6405
  r982 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:10238 VFP_LO_REGS:10238 ALL_REGS:10238 MEM:6405
  r981 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:28058 MEM:18285
  r979 costs: LO_REGS:3560 HI_REGS:3560 CALLER_SAVE_REGS:3560 EVEN_REG:3560 GENERAL_REGS:3560 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:28058 MEM:18285
  r973 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:528 VFP_LO_REGS:528 ALL_REGS:528 MEM:300
  r972 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:3992 VFP_LO_REGS:3992 ALL_REGS:3992 MEM:2605
  r971 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:3992 VFP_LO_REGS:3992 ALL_REGS:3992 MEM:2605
  r970 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:3453 VFP_LO_REGS:3453 ALL_REGS:3453 MEM:2250
  r969 costs: LO_REGS:0 HI_REGS:388 CALLER_SAVE_REGS:388 EVEN_REG:388 GENERAL_REGS:388 VFP_D0_D7_REGS:82816 VFP_LO_REGS:82816 ALL_REGS:82816 MEM:54370
  r968 costs: LO_REGS:0 HI_REGS:388 CALLER_SAVE_REGS:388 EVEN_REG:388 GENERAL_REGS:388 VFP_D0_D7_REGS:82816 VFP_LO_REGS:82816 ALL_REGS:82816 MEM:54370
  r967 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:4323 VFP_LO_REGS:4323 ALL_REGS:4323 MEM:2830
  r957 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r955 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r954 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r951 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r950 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r947 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r946 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r941 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r939 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r938 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r935 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r934 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r931 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r930 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r928 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:66750 VFP_LO_REGS:66750 ALL_REGS:66750 MEM:44500
  r925 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r924 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r923 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r922 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r921 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r919 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r918 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r917 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r916 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r915 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14708 MEM:9385
  r914 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r913 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r908 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r906 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r905 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r904 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r901 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r900 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r899 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r896 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r895 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r894 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r889 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r887 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r886 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r885 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r882 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r881 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r880 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r877 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r876 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r875 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r873 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:66750 VFP_LO_REGS:66750 ALL_REGS:66750 MEM:44500
  r870 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r869 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r868 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r867 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r866 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r864 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r863 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r862 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r861 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r860 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14708 MEM:9385
  r859 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r858 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r857 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r834 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r833 costs: LO_REGS:1780 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1780 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:22250 MEM:9790
  r830 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r829 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r828 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r827 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r824 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r823 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r822 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r821 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13320 VFP_LO_REGS:13320 ALL_REGS:13320 MEM:8880
  r819 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r818 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r817 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r815 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r814 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r813 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r810 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r809 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r808 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r807 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13320 VFP_LO_REGS:13320 ALL_REGS:13320 MEM:8880
  r805 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r804 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r803 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r801 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:31110 VFP_LO_REGS:31110 ALL_REGS:31110 MEM:20740
  r798 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r796 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r794 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r787 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r786 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:4950 MEM:3850
  r785 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r784 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r783 costs: LO_REGS:195 HI_REGS:195 CALLER_SAVE_REGS:195 EVEN_REG:195 GENERAL_REGS:195 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:377 MEM:195
  r778 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r777 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r776 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:3300 MEM:2200
  r774 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2475 MEM:1650
  r773 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r772 costs: LO_REGS:405 HI_REGS:405 CALLER_SAVE_REGS:405 EVEN_REG:405 GENERAL_REGS:405 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:783 MEM:405
  r769 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r768 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r767 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:3300 MEM:2200
  r765 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2475 MEM:1650
  r764 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r763 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r760 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r759 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r757 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r756 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r755 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r754 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1595 MEM:825
  r752 costs: LO_REGS:2475 HI_REGS:2475 CALLER_SAVE_REGS:2475 EVEN_REG:2475 GENERAL_REGS:2475 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4565 MEM:2255
  r751 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r750 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r749 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r748 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3740 VFP_LO_REGS:3740 ALL_REGS:3740 MEM:1705
  r747 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:3300 MEM:2200
  r743 costs: LO_REGS:6600 HI_REGS:6600 CALLER_SAVE_REGS:6600 EVEN_REG:6600 GENERAL_REGS:6600 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:6600 MEM:5500
  r741 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3929 VFP_LO_REGS:3929 ALL_REGS:3929 MEM:2620
  r737 costs: LO_REGS:7860 HI_REGS:7860 CALLER_SAVE_REGS:7860 EVEN_REG:7860 GENERAL_REGS:7860 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:7860 MEM:5240
  r736 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r735 costs: LO_REGS:405 HI_REGS:405 CALLER_SAVE_REGS:405 EVEN_REG:405 GENERAL_REGS:405 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:810 MEM:540
  r734 costs: LO_REGS:864 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:864 VFP_D0_D7_REGS:54 VFP_LO_REGS:54 ALL_REGS:864 MEM:594
  r729 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r727 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r721 costs: LO_REGS:2624 HI_REGS:2624 CALLER_SAVE_REGS:2624 EVEN_REG:2624 GENERAL_REGS:2624 VFP_D0_D7_REGS:164 VFP_LO_REGS:164 ALL_REGS:2624 MEM:1804
  r720 costs: LO_REGS:1230 HI_REGS:1230 CALLER_SAVE_REGS:1230 EVEN_REG:1230 GENERAL_REGS:1230 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:2460 MEM:1640
  r716 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2460 VFP_LO_REGS:2460 ALL_REGS:2460 MEM:1640
  r704 costs: LO_REGS:6600 HI_REGS:6600 CALLER_SAVE_REGS:6600 EVEN_REG:6600 GENERAL_REGS:6600 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:6600 MEM:5500
  r703 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r701 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3929 VFP_LO_REGS:3929 ALL_REGS:3929 MEM:2620
  r697 costs: LO_REGS:7860 HI_REGS:7860 CALLER_SAVE_REGS:7860 EVEN_REG:7860 GENERAL_REGS:7860 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:7860 MEM:5240
  r696 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r695 costs: LO_REGS:1760 HI_REGS:1760 CALLER_SAVE_REGS:1760 EVEN_REG:1760 GENERAL_REGS:1760 VFP_D0_D7_REGS:110 VFP_LO_REGS:110 ALL_REGS:1760 MEM:1210
  r692 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:1650 MEM:1100
  r688 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r682 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:1650 MEM:1100
  r681 costs: LO_REGS:1760 HI_REGS:1760 CALLER_SAVE_REGS:1760 EVEN_REG:1760 GENERAL_REGS:1760 VFP_D0_D7_REGS:110 VFP_LO_REGS:110 ALL_REGS:1760 MEM:1210
  r674 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r672 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r664 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3190 MEM:1650
  r651 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r642 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r640 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r639 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r637 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r636 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:180 MEM:120
  r634 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:180 MEM:120
  r632 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:264 MEM:150
  r630 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:33
  r628 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r627 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:87 MEM:45
  r624 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r622 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r621 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r619 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r616 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r615 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r614 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r612 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:264 VFP_LO_REGS:264 ALL_REGS:264 MEM:150
  r611 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r610 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r609 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r606 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r605 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:87 MEM:45
  r600 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r598 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r597 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r595 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r592 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r591 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r590 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r589 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r587 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:264 VFP_LO_REGS:264 ALL_REGS:264 MEM:150
  r586 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r585 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r576 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r575 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:87 MEM:45
  r571 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r569 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r568 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r566 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r563 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r562 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r561 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r559 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:264 VFP_LO_REGS:264 ALL_REGS:264 MEM:150
  r558 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r557 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r556 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r553 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r552 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:87 MEM:45
  r548 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r546 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r545 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r543 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r540 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r539 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r538 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r537 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r535 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:264 VFP_LO_REGS:264 ALL_REGS:264 MEM:150
  r534 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r533 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r521 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:145 MEM:75
  r519 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:242 MEM:105
  r483 costs: LO_REGS:195 HI_REGS:195 CALLER_SAVE_REGS:195 EVEN_REG:195 GENERAL_REGS:195 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:390 MEM:260
  r481 costs: LO_REGS:195 HI_REGS:195 CALLER_SAVE_REGS:195 EVEN_REG:195 GENERAL_REGS:195 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:390 MEM:260
  r475 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:40050 MEM:26700
  r463 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3482 VFP_LO_REGS:3482 ALL_REGS:3482 MEM:2265
  r457 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r452 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r429 costs: LO_REGS:1455 HI_REGS:1455 CALLER_SAVE_REGS:1455 EVEN_REG:1455 GENERAL_REGS:1455 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:14805 MEM:9870
  r423 costs: LO_REGS:15000 HI_REGS:15000 CALLER_SAVE_REGS:15000 EVEN_REG:15000 GENERAL_REGS:15000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:15770 MEM:10275
  r420 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17074
  r418 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2802 MEM:1262
  r416 costs: LO_REGS:1650 HI_REGS:1868 CALLER_SAVE_REGS:1868 EVEN_REG:1868 GENERAL_REGS:1868 VFP_D0_D7_REGS:11670 VFP_LO_REGS:11670 ALL_REGS:13320 MEM:8880
  r413 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r412 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:255 MEM:102
  r411 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_D0_D7_REGS:24 VFP_LO_REGS:24 ALL_REGS:270 MEM:180
  r410 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r409 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:255 MEM:102
  r408 costs: LO_REGS:75 HI_REGS:75 CALLER_SAVE_REGS:75 EVEN_REG:75 GENERAL_REGS:75 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:135 MEM:56
  r404 costs: LO_REGS:16875 HI_REGS:16875 CALLER_SAVE_REGS:16875 EVEN_REG:16875 GENERAL_REGS:16875 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:17425 MEM:11305
  r403 costs: LO_REGS:32775 HI_REGS:32775 CALLER_SAVE_REGS:32775 EVEN_REG:32775 GENERAL_REGS:32775 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:33875 MEM:21960
  r402 costs: LO_REGS:41590 HI_REGS:41590 CALLER_SAVE_REGS:41590 EVEN_REG:41590 GENERAL_REGS:41590 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:42140 MEM:27855
  r401 costs: LO_REGS:3930 HI_REGS:3930 CALLER_SAVE_REGS:3930 EVEN_REG:3930 GENERAL_REGS:3930 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:9825 MEM:6550
  r400 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:15314 VFP_LO_REGS:15314 ALL_REGS:28664 MEM:19110
  r398 costs: LO_REGS:32978 HI_REGS:32978 CALLER_SAVE_REGS:32978 EVEN_REG:32978 GENERAL_REGS:32978 VFP_D0_D7_REGS:218 VFP_LO_REGS:218 ALL_REGS:33528 MEM:22113
  r397 costs: LO_REGS:43410 HI_REGS:43410 CALLER_SAVE_REGS:43410 EVEN_REG:43410 GENERAL_REGS:43410 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:44230 MEM:29022
  r396 costs: LO_REGS:3930 HI_REGS:3930 CALLER_SAVE_REGS:3930 EVEN_REG:3930 GENERAL_REGS:3930 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:9825 MEM:6550
  r395 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:15314 VFP_LO_REGS:15314 ALL_REGS:28664 MEM:19110
  r394 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:28058 VFP_LO_REGS:28058 ALL_REGS:41408 MEM:27185
  r393 costs: LO_REGS:40875 HI_REGS:40875 CALLER_SAVE_REGS:40875 EVEN_REG:40875 GENERAL_REGS:40875 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:41645 MEM:27525
  r389 costs: LO_REGS:31085 HI_REGS:31085 CALLER_SAVE_REGS:31085 EVEN_REG:31085 GENERAL_REGS:31085 VFP_D0_D7_REGS:137155 VFP_LO_REGS:137155 ALL_REGS:164680 MEM:109475
  r380 costs: LO_REGS:80100 HI_REGS:80100 CALLER_SAVE_REGS:80100 EVEN_REG:80100 GENERAL_REGS:80100 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:89000 MEM:54290
  r375 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:27800 MEM:17910
  r374 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:27800 MEM:17910
  r373 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:27800 MEM:17910
  r372 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:27800 MEM:17910
  r371 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r370 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:27800 MEM:17910
  r369 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:2750 MEM:1210
  r368 costs: LO_REGS:8900 HI_REGS:8900 CALLER_SAVE_REGS:8900 EVEN_REG:8900 GENERAL_REGS:8900 VFP_D0_D7_REGS:67850 VFP_LO_REGS:67850 ALL_REGS:67850 MEM:44610
  r366 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r365 costs: LO_REGS:15825 HI_REGS:15825 CALLER_SAVE_REGS:15825 EVEN_REG:15825 GENERAL_REGS:15825 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:15825 MEM:10550
  r364 costs: LO_REGS:1455 HI_REGS:1455 CALLER_SAVE_REGS:1455 EVEN_REG:1455 GENERAL_REGS:1455 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2555 MEM:1080
  r363 costs: LO_REGS:13995 HI_REGS:13995 CALLER_SAVE_REGS:13995 EVEN_REG:13995 GENERAL_REGS:13995 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:13995 MEM:9330
  r362 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:1265
  r361 costs: LO_REGS:14010 HI_REGS:14010 CALLER_SAVE_REGS:14010 EVEN_REG:14010 GENERAL_REGS:14010 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14010 MEM:9340
  r360 costs: LO_REGS:15660 HI_REGS:15660 CALLER_SAVE_REGS:15660 EVEN_REG:15660 GENERAL_REGS:15660 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:16210 MEM:10495
  r359 costs: LO_REGS:5170 HI_REGS:5170 CALLER_SAVE_REGS:5170 EVEN_REG:5170 GENERAL_REGS:5170 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:5170 MEM:3520
  r358 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:180 MEM:120
  r357 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:180 MEM:120
  r356 costs: LO_REGS:195 HI_REGS:195 CALLER_SAVE_REGS:195 EVEN_REG:195 GENERAL_REGS:195 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:4035 MEM:2690
  r355 costs: LO_REGS:195 HI_REGS:195 CALLER_SAVE_REGS:195 EVEN_REG:195 GENERAL_REGS:195 VFP_D0_D7_REGS:2985 VFP_LO_REGS:2985 ALL_REGS:3180 MEM:2120
  r354 costs: LO_REGS:36210 HI_REGS:36210 CALLER_SAVE_REGS:36210 EVEN_REG:36210 GENERAL_REGS:36210 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:36210 MEM:24140
  r353 costs: LO_REGS:5168 HI_REGS:5168 CALLER_SAVE_REGS:5168 EVEN_REG:5168 GENERAL_REGS:5168 VFP_D0_D7_REGS:1855 VFP_LO_REGS:1855 ALL_REGS:7355 MEM:4467
  r352 costs: LO_REGS:10660 HI_REGS:10660 CALLER_SAVE_REGS:10660 EVEN_REG:10660 GENERAL_REGS:10660 VFP_D0_D7_REGS:28480 VFP_LO_REGS:28480 ALL_REGS:37360 MEM:17935
  r351 costs: LO_REGS:10660 HI_REGS:10660 CALLER_SAVE_REGS:10660 EVEN_REG:10660 GENERAL_REGS:10660 VFP_D0_D7_REGS:17800 VFP_LO_REGS:17800 ALL_REGS:26680 MEM:15265
  r350 costs: LO_REGS:10660 HI_REGS:10660 CALLER_SAVE_REGS:10660 EVEN_REG:10660 GENERAL_REGS:10660 VFP_D0_D7_REGS:17800 VFP_LO_REGS:17800 ALL_REGS:26680 MEM:15265
  r349 costs: LO_REGS:4305 HI_REGS:4305 CALLER_SAVE_REGS:4305 EVEN_REG:4305 GENERAL_REGS:4305 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4305 MEM:2870
  r348 costs: LO_REGS:22425 HI_REGS:22425 CALLER_SAVE_REGS:22425 EVEN_REG:22425 GENERAL_REGS:22425 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:22975 MEM:15005
  r347 costs: LO_REGS:3105 HI_REGS:3105 CALLER_SAVE_REGS:3105 EVEN_REG:3105 GENERAL_REGS:3105 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4645 MEM:2620
  r346 costs: LO_REGS:8250 HI_REGS:8250 CALLER_SAVE_REGS:8250 EVEN_REG:8250 GENERAL_REGS:8250 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:10120 MEM:5687
  r345 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1640 VFP_LO_REGS:1640 ALL_REGS:1640 MEM:164
  r343 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:365 VFP_LO_REGS:365 ALL_REGS:365 MEM:199
  r342 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:430 VFP_LO_REGS:430 ALL_REGS:430 MEM:199
  r341 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17074
  r340 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:6600 MEM:3465
  r339 costs: LO_REGS:5364 HI_REGS:5364 CALLER_SAVE_REGS:5364 EVEN_REG:5364 GENERAL_REGS:5364 VFP_D0_D7_REGS:3105 VFP_LO_REGS:3105 ALL_REGS:8237 MEM:5435
  r314 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r309 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r296 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:40050 MEM:26700
  r283 costs: LO_REGS:64 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:1120 MEM:384
  r279 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:41408 MEM:27185
  r227 costs: LO_REGS:1650 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:4950 MEM:3300
  r222 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4950 MEM:3300
  r221 costs: LO_REGS:11550 HI_REGS:11550 CALLER_SAVE_REGS:11550 EVEN_REG:11550 GENERAL_REGS:11550 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:11550 MEM:9900
  r220 costs: LO_REGS:0 HI_REGS:262 CALLER_SAVE_REGS:262 EVEN_REG:262 GENERAL_REGS:262 VFP_D0_D7_REGS:4580 VFP_LO_REGS:4580 ALL_REGS:4580 MEM:2685
  r216 costs: LO_REGS:28095 HI_REGS:28095 CALLER_SAVE_REGS:28095 EVEN_REG:28095 GENERAL_REGS:28095 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:28095 MEM:18730
  r201 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4950 MEM:3300
  r200 costs: LO_REGS:11550 HI_REGS:11550 CALLER_SAVE_REGS:11550 EVEN_REG:11550 GENERAL_REGS:11550 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:11550 MEM:9900
  r199 costs: LO_REGS:0 HI_REGS:262 CALLER_SAVE_REGS:262 EVEN_REG:262 GENERAL_REGS:262 VFP_D0_D7_REGS:4580 VFP_LO_REGS:4580 ALL_REGS:4580 MEM:2685
  r195 costs: LO_REGS:6805 HI_REGS:6805 CALLER_SAVE_REGS:6805 EVEN_REG:6805 GENERAL_REGS:6805 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:8455 MEM:5710
  r193 costs: LO_REGS:6803 HI_REGS:6803 CALLER_SAVE_REGS:6803 EVEN_REG:6803 GENERAL_REGS:6803 VFP_D0_D7_REGS:218 VFP_LO_REGS:218 ALL_REGS:8453 MEM:5708
  r183 costs: LO_REGS:5138 HI_REGS:5138 CALLER_SAVE_REGS:5138 EVEN_REG:5138 GENERAL_REGS:5138 VFP_D0_D7_REGS:218 VFP_LO_REGS:218 ALL_REGS:6238 MEM:3608
  r181 costs: LO_REGS:888 HI_REGS:888 CALLER_SAVE_REGS:888 EVEN_REG:888 GENERAL_REGS:888 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:8070 MEM:4581
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28340 VFP_LO_REGS:28340 ALL_REGS:28340 MEM:17964
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r160 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_D0_D7_REGS:24 VFP_LO_REGS:24 ALL_REGS:270 MEM:180
  r154 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r146 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r125 costs: LO_REGS:376 HI_REGS:376 CALLER_SAVE_REGS:376 EVEN_REG:376 GENERAL_REGS:376 VFP_D0_D7_REGS:142 VFP_LO_REGS:142 ALL_REGS:720 MEM:446


Pass 1 for finding pseudo/allocno costs

    r1071: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1070: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1069: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r1068: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1067: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1066: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1065: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1064: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1063: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1062: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1061: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1060: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1059: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1058: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1057: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1056: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1055: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r1054: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1053: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r1052: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1051: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1050: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1049: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1048: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1047: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1046: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1045: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1044: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1043: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1042: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1041: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1040: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1039: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r1038: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r1037: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1036: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1035: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1034: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1033: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r1032: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r1031: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1030: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1029: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1028: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1027: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1026: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1025: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1024: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1023: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1022: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1021: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1020: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1019: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r1018: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1017: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1016: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1015: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1014: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1013: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1012: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1011: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1010: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1009: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1008: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1007: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1006: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1005: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1004: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r1003: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1002: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1001: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r1000: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r999: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r998: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r997: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r996: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r995: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r994: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r993: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r992: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r991: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r990: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r989: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r988: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r987: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r986: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r985: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r984: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r983: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r982: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r981: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r980: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r979: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r978: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r977: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r976: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r975: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r974: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r973: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r972: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r971: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r970: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r969: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r968: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r967: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r966: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r965: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r964: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r963: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r962: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r961: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r960: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r959: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r958: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r957: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r956: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r955: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r954: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r953: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r952: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r951: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r950: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r949: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r948: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r947: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r946: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r945: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r944: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r943: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r942: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r941: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r940: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r939: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r938: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r937: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r936: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r935: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r934: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r933: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r932: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r931: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r930: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r929: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r928: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r927: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r926: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r925: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r924: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r923: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r922: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r921: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r920: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r919: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r918: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r917: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r916: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r915: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r914: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r913: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r912: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r911: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r910: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r909: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r908: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r907: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r906: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r905: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r904: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r903: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r902: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r901: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r900: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r899: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r898: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r897: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r896: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r895: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r894: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r893: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r892: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r891: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r890: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r889: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r888: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r887: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r886: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r885: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r884: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r883: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r882: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r881: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r880: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r879: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r878: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r877: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r876: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r875: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r874: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r873: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r872: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r871: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r870: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r869: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r868: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r867: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r866: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r865: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r864: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r863: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r862: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r861: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r860: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r859: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r858: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r857: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r856: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r855: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r854: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r853: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r852: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r851: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r850: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r849: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r848: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r847: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r846: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r845: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r844: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r843: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r842: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r841: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r840: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r839: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r838: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r837: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r836: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r835: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r834: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r833: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r832: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r831: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r830: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r829: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r828: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r827: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r826: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r825: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r824: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r823: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r822: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r821: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r820: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r819: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r818: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r817: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r816: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r815: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r814: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r813: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r812: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r811: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r810: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r809: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r808: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r807: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r806: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r805: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r804: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r803: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r802: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r801: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r800: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r799: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r798: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r797: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r796: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r795: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r794: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r793: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r792: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r791: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r790: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r789: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r788: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r787: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r786: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r785: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r784: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r783: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r782: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r781: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r780: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r779: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r778: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r777: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r776: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r775: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r774: preferred GENERAL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r773: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r772: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r771: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r770: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r769: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r768: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r767: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r766: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r765: preferred GENERAL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r764: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r763: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r762: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r761: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r760: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r759: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r758: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r757: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r756: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r755: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r754: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r753: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r752: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r751: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r750: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r749: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r748: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r747: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r746: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r745: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r744: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r743: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r742: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r741: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r740: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r739: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r738: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r737: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r736: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r735: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r734: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r733: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r732: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r731: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r730: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r729: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r728: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r727: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r726: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r725: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r724: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r723: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r722: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r721: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r720: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r719: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r718: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r717: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r716: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r715: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r714: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r713: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r712: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r711: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r710: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r709: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r708: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r707: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r706: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r705: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r704: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r703: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r702: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r701: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r700: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r699: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r698: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r697: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r696: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r695: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r694: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r693: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r692: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r691: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r690: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r689: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r688: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r687: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r686: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r685: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r684: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r683: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r682: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r681: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r680: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r679: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r678: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r677: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r676: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r675: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r674: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r673: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r672: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r671: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r670: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r669: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r668: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r667: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r666: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r665: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r664: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r663: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r662: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r661: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r660: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r659: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r658: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r657: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r656: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r655: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r654: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r653: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r652: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r651: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r650: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r649: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r648: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r647: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r646: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r645: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r644: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r643: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r642: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r641: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r640: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r639: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r638: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r637: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r636: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r635: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r634: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r633: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r632: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r631: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r630: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r629: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r628: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r627: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r626: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r625: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r624: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r623: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r622: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r621: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r620: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r619: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r618: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r617: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r616: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r615: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r614: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r613: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r612: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r611: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r610: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r609: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r608: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r607: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r606: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r605: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r604: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r603: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r602: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r601: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r600: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r599: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r598: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r597: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r596: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r595: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r594: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r593: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r592: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r591: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r590: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r589: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r588: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r587: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r586: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r585: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r584: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r583: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r582: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r581: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r580: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r579: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r578: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r577: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r576: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r575: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r574: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r573: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r572: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r571: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r570: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r569: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r568: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r567: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r566: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r565: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r564: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r563: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r562: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r561: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r560: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r559: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r558: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r557: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r556: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r555: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r554: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r553: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r552: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r551: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r550: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r549: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r548: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r547: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r546: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r545: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r544: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r543: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r542: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r541: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r540: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r539: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r538: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r537: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r536: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r535: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r534: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r533: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r532: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r531: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r530: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r529: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r528: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r527: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r526: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r525: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r524: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r523: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r522: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r521: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r520: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r519: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r518: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r517: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r516: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r515: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r514: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r513: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r512: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r511: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r510: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r509: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r508: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r507: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r506: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r505: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r504: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r503: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r502: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r501: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r500: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r499: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r498: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r497: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r496: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r495: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r494: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r493: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r492: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r491: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r490: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r489: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r488: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r487: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r486: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r485: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r484: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r483: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r482: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r481: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r480: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r479: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r478: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r477: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r476: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r475: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r474: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r473: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r472: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r471: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r470: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r469: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r468: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r467: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r466: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r465: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r464: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r463: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r462: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r461: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r460: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r459: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r458: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r457: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r456: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r455: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r454: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r453: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r452: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r451: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r450: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r449: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r448: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r447: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r446: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r445: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r444: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r443: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r442: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r441: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r440: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r439: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r438: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r437: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r436: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r435: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r434: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r433: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r432: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r431: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r430: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r429: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r428: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r427: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r426: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r425: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r424: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r423: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r422: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r421: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r420: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r419: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r418: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r417: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r416: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r415: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r414: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r413: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r412: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r411: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r410: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r409: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r408: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r407: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r406: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r405: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r404: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r403: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r402: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r401: preferred GENERAL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r400: preferred GENERAL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r399: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r398: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r397: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r396: preferred GENERAL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r395: preferred GENERAL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r394: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r393: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r392: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r391: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r390: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r389: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r388: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r387: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r386: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r385: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r384: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r383: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r382: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r381: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r380: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r379: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r378: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r377: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r376: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r375: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r374: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r373: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r372: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r371: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r370: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r369: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r368: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r367: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r366: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r365: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r364: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r363: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r362: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r361: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r360: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r359: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r358: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r357: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r356: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r355: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r354: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r353: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r352: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r351: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r350: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r349: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r348: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r347: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r346: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r345: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r344: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r343: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r342: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r341: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r340: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r339: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r338: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r337: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r336: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r335: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r334: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r333: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r332: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r331: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r330: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r329: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r328: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r327: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r326: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r325: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r324: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r323: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r322: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r321: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r320: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r319: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r318: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r317: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r316: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r315: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r314: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r313: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r312: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r311: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r310: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r309: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r308: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r307: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r306: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r305: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r304: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r303: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r302: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r301: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r300: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r299: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r298: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r297: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r296: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r295: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r294: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r293: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r292: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r291: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r290: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r289: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r288: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r287: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r286: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r285: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r284: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r282: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r281: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r280: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r279: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r278: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r277: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r274: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r273: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r272: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r271: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r270: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r269: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r268: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r267: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r266: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r265: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r264: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r263: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r262: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r261: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r260: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r259: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r258: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r257: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred LO_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r221: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r200: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r1070 costs: LO_REGS:4365 HI_REGS:4365 CALLER_SAVE_REGS:4365 EVEN_REG:4365 GENERAL_REGS:4365 VFP_LO_REGS:194 ALL_REGS:2910 MEM:2910
  r1069 costs: LO_REGS:1649 HI_REGS:1649 CALLER_SAVE_REGS:1649 EVEN_REG:1649 GENERAL_REGS:1649 VFP_D0_D7_REGS:1649 VFP_LO_REGS:1649 ALL_REGS:2910 MEM:3880
  r1068 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:53400 VFP_LO_REGS:53400 ALL_REGS:26700 MEM:35600
  r1067 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r1066 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:53400 VFP_LO_REGS:53400 ALL_REGS:26700 MEM:35600
  r1065 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r1064 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:53400 VFP_LO_REGS:53400 ALL_REGS:26700 MEM:35600
  r1063 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r1062 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:53400 VFP_LO_REGS:53400 ALL_REGS:26700 MEM:35600
  r1061 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r1060 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:1780 ALL_REGS:26700 MEM:26700
  r1059 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1058 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1057 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1056 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1055 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:440 ALL_REGS:3520 MEM:3410
  r1054 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:220 ALL_REGS:3300 MEM:3300
  r1053 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:440 ALL_REGS:3520 MEM:3410
  r1052 costs: GENERAL_REGS:128 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:1024 MEM:992
  r1051 costs: LO_REGS:128 HI_REGS:384 CALLER_SAVE_REGS:384 EVEN_REG:384 GENERAL_REGS:256 VFP_D0_D7_REGS:2880 VFP_LO_REGS:2880 ALL_REGS:1920 MEM:1920
  r1050 costs: GENERAL_REGS:128 VFP_D0_D7_REGS:2880 VFP_LO_REGS:2880 ALL_REGS:1920 MEM:1920
  r1049 costs: GENERAL_REGS:180 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:1440 MEM:1395
  r1048 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:53400 VFP_LO_REGS:53400 ALL_REGS:26700 MEM:35600
  r1047 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r1046 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r1045 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r1044 costs: LO_REGS:54 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:108 VFP_D0_D7_REGS:1215 VFP_LO_REGS:1215 ALL_REGS:810 MEM:810
  r1043 costs: LO_REGS:110 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:220 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:1650 MEM:1650
  r1042 costs: LO_REGS:110 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:220 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:1650 MEM:1650
  r1041 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:220 ALL_REGS:3300 MEM:3300
  r1040 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1039 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:4400
  r1038 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:4400
  r1037 costs: GENERAL_REGS:108 VFP_D0_D7_REGS:1215 VFP_LO_REGS:1215 ALL_REGS:864 MEM:837
  r1036 costs: LO_REGS:110 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:220 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:1650 MEM:1650
  r1035 costs: LO_REGS:220 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r1034 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1033 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:4400
  r1032 costs: LO_REGS:1870 HI_REGS:1870 CALLER_SAVE_REGS:1870 EVEN_REG:1870 GENERAL_REGS:1870 VFP_D0_D7_REGS:1870 VFP_LO_REGS:1870 ALL_REGS:3300 MEM:4400
  r1031 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:1760 MEM:1705
  r1030 costs: LO_REGS:220 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r1029 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:220 ALL_REGS:3300 MEM:3300
  r1028 costs: GENERAL_REGS:64 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:960 MEM:960
  r1027 costs: GENERAL_REGS:128 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:1024 MEM:992
  r1026 costs: LO_REGS:128 HI_REGS:384 CALLER_SAVE_REGS:384 EVEN_REG:384 GENERAL_REGS:256 VFP_D0_D7_REGS:2880 VFP_LO_REGS:2880 ALL_REGS:1920 MEM:1920
  r1025 costs: GENERAL_REGS:128 VFP_D0_D7_REGS:2880 VFP_LO_REGS:2880 ALL_REGS:1920 MEM:1920
  r1024 costs: GENERAL_REGS:90 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:1350 MEM:1350
  r1023 costs: GENERAL_REGS:180 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:1440 MEM:1395
  r1022 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r1021 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:3300 MEM:4400
  r1020 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r1019 costs: LO_REGS:26 HI_REGS:78 CALLER_SAVE_REGS:78 EVEN_REG:78 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:585 MEM:520
  r1018 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_LO_REGS:6 ALL_REGS:90 MEM:90
  r1017 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_LO_REGS:6 ALL_REGS:90 MEM:90
  r1016 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_LO_REGS:6 ALL_REGS:90 MEM:90
  r1015 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_LO_REGS:6 ALL_REGS:90 MEM:90
  r1014 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_LO_REGS:12 ALL_REGS:180 MEM:180
  r1013 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_LO_REGS:12 ALL_REGS:180 MEM:180
  r1012 costs: GENERAL_REGS:26 VFP_D0_D7_REGS:585 VFP_LO_REGS:585 ALL_REGS:390 MEM:390
  r1011 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_LO_REGS:6 ALL_REGS:90 MEM:90
  r1010 costs: LO_REGS:135 HI_REGS:135 CALLER_SAVE_REGS:135 EVEN_REG:135 GENERAL_REGS:135 VFP_LO_REGS:6 ALL_REGS:90 MEM:90
  r1009 costs: GENERAL_REGS:26 VFP_D0_D7_REGS:585 VFP_LO_REGS:585 ALL_REGS:390 MEM:390
  r1008 costs: LO_REGS:45 HI_REGS:45 CALLER_SAVE_REGS:45 EVEN_REG:45 GENERAL_REGS:45 VFP_LO_REGS:2 ALL_REGS:30 MEM:30
  r1007 costs: LO_REGS:225 HI_REGS:225 CALLER_SAVE_REGS:225 EVEN_REG:225 GENERAL_REGS:225 VFP_LO_REGS:10 ALL_REGS:150 MEM:150
  r1006 costs: LO_REGS:225 HI_REGS:225 CALLER_SAVE_REGS:225 EVEN_REG:225 GENERAL_REGS:225 VFP_LO_REGS:10 ALL_REGS:150 MEM:150
  r1005 costs: LO_REGS:16 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:32 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:240 MEM:240
  r1004 costs: GENERAL_REGS:12 VFP_D0_D7_REGS:135 VFP_LO_REGS:135 ALL_REGS:96 MEM:93
  r1003 costs: GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:180 MEM:180
  r1002 costs: GENERAL_REGS:6 VFP_D0_D7_REGS:135 VFP_LO_REGS:135 ALL_REGS:90 MEM:90
  r1001 costs: GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:180 MEM:180
  r1000 costs: GENERAL_REGS:12 VFP_D0_D7_REGS:135 VFP_LO_REGS:135 ALL_REGS:96 MEM:93
  r999 costs: GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:180 MEM:180
  r998 costs: GENERAL_REGS:6 VFP_D0_D7_REGS:135 VFP_LO_REGS:135 ALL_REGS:90 MEM:90
  r997 costs: GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:180 MEM:180
  r996 costs: GENERAL_REGS:26 VFP_D0_D7_REGS:585 VFP_LO_REGS:585 ALL_REGS:390 MEM:390
  r993 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:6795 VFP_LO_REGS:6795 ALL_REGS:3495 MEM:4530
  r992 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:6795 VFP_LO_REGS:6795 ALL_REGS:3495 MEM:4530
  r990 costs: GENERAL_REGS:674 VFP_D0_D7_REGS:10305 VFP_LO_REGS:10305 ALL_REGS:5250 MEM:6870
  r989 costs: GENERAL_REGS:414 VFP_D0_D7_REGS:6405 VFP_LO_REGS:6405 ALL_REGS:3300 MEM:4270
  r988 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3615 VFP_LO_REGS:3615 ALL_REGS:3615 MEM:2410
  r987 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:4125 VFP_LO_REGS:4125 ALL_REGS:4125 MEM:2750
  r986 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3615 VFP_LO_REGS:3615 ALL_REGS:3615 MEM:2410
  r984 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:28155 VFP_LO_REGS:28155 ALL_REGS:14805 MEM:18770
  r983 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:10335 VFP_LO_REGS:10335 ALL_REGS:10335 MEM:6890
  r982 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:10335 VFP_LO_REGS:10335 ALL_REGS:10335 MEM:6890
  r981 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:54855 VFP_LO_REGS:54855 ALL_REGS:28155 MEM:36570
  r979 costs: GENERAL_REGS:3560 VFP_D0_D7_REGS:54855 VFP_LO_REGS:54855 ALL_REGS:28155 MEM:36570
  r973 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r972 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:4005 VFP_LO_REGS:4005 ALL_REGS:4005 MEM:2670
  r971 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:4005 VFP_LO_REGS:4005 ALL_REGS:4005 MEM:2670
  r970 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:3465 VFP_LO_REGS:3465 ALL_REGS:3465 MEM:2310
  r969 costs: LO_REGS:0 HI_REGS:388 CALLER_SAVE_REGS:388 EVEN_REG:388 GENERAL_REGS:388 VFP_D0_D7_REGS:83010 VFP_LO_REGS:83010 ALL_REGS:83010 MEM:55340
  r968 costs: LO_REGS:0 HI_REGS:388 CALLER_SAVE_REGS:388 EVEN_REG:388 GENERAL_REGS:388 VFP_D0_D7_REGS:83010 VFP_LO_REGS:83010 ALL_REGS:83010 MEM:55340
  r967 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:4335 VFP_LO_REGS:4335 ALL_REGS:4335 MEM:2890
  r957 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r955 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r954 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r951 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r950 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r947 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r946 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r941 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r939 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r938 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r935 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r934 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r931 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r930 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r928 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:66750 VFP_LO_REGS:66750 ALL_REGS:66750 MEM:44500
  r925 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r924 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r923 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r922 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r921 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r919 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r918 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r917 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r916 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r915 costs: LO_REGS:14805 HI_REGS:14805 CALLER_SAVE_REGS:14805 EVEN_REG:14805 GENERAL_REGS:14805 VFP_LO_REGS:0 ALL_REGS:14805 MEM:9870
  r914 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r913 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r908 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r906 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r905 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r904 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r901 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r900 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r899 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r896 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r895 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r894 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r889 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r887 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r886 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r885 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r882 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r881 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r880 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r877 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r876 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r875 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r873 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:66750 VFP_LO_REGS:66750 ALL_REGS:66750 MEM:44500
  r870 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r869 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r868 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r867 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r866 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r864 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r863 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r862 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r861 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r860 costs: LO_REGS:14805 HI_REGS:14805 CALLER_SAVE_REGS:14805 EVEN_REG:14805 GENERAL_REGS:14805 VFP_LO_REGS:0 ALL_REGS:14805 MEM:9870
  r859 costs: LO_REGS:26700 HI_REGS:26700 CALLER_SAVE_REGS:26700 EVEN_REG:26700 GENERAL_REGS:26700 VFP_LO_REGS:0 ALL_REGS:26700 MEM:17800
  r858 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r857 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r834 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r833 costs: GENERAL_REGS:1780 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:26700 MEM:26700
  r830 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r829 costs: LO_REGS:13320 HI_REGS:13320 CALLER_SAVE_REGS:13320 EVEN_REG:13320 GENERAL_REGS:13320 VFP_LO_REGS:4440 ALL_REGS:13320 MEM:10360
  r828 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r827 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r824 costs: LO_REGS:13320 HI_REGS:13320 CALLER_SAVE_REGS:13320 EVEN_REG:13320 GENERAL_REGS:13320 VFP_LO_REGS:4440 ALL_REGS:13320 MEM:10360
  r823 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r822 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r821 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13320 VFP_LO_REGS:13320 ALL_REGS:13320 MEM:8880
  r819 costs: LO_REGS:13320 HI_REGS:13320 CALLER_SAVE_REGS:13320 EVEN_REG:13320 GENERAL_REGS:13320 VFP_LO_REGS:4440 ALL_REGS:13320 MEM:10360
  r818 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r817 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r815 costs: LO_REGS:13320 HI_REGS:13320 CALLER_SAVE_REGS:13320 EVEN_REG:13320 GENERAL_REGS:13320 VFP_LO_REGS:4440 ALL_REGS:13320 MEM:10360
  r814 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r813 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r810 costs: LO_REGS:13320 HI_REGS:13320 CALLER_SAVE_REGS:13320 EVEN_REG:13320 GENERAL_REGS:13320 VFP_LO_REGS:4440 ALL_REGS:13320 MEM:10360
  r809 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r808 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r807 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13320 VFP_LO_REGS:13320 ALL_REGS:13320 MEM:8880
  r805 costs: LO_REGS:13320 HI_REGS:13320 CALLER_SAVE_REGS:13320 EVEN_REG:13320 GENERAL_REGS:13320 VFP_LO_REGS:4440 ALL_REGS:13320 MEM:10360
  r804 costs: LO_REGS:8880 HI_REGS:8880 CALLER_SAVE_REGS:8880 EVEN_REG:8880 GENERAL_REGS:8880 VFP_LO_REGS:0 ALL_REGS:8880 MEM:5920
  r803 costs: LO_REGS:4440 HI_REGS:4440 CALLER_SAVE_REGS:4440 EVEN_REG:4440 GENERAL_REGS:4440 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:8880 MEM:5920
  r801 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:31110 VFP_LO_REGS:31110 ALL_REGS:31110 MEM:20740
  r798 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r796 costs: LO_REGS:13350 HI_REGS:13350 CALLER_SAVE_REGS:13350 EVEN_REG:13350 GENERAL_REGS:13350 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:26700 MEM:17800
  r794 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r787 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r786 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:1650 ALL_REGS:4950 MEM:3850
  r785 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r784 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r783 costs: LO_REGS:390 HI_REGS:390 CALLER_SAVE_REGS:390 EVEN_REG:390 GENERAL_REGS:390 VFP_LO_REGS:0 ALL_REGS:390 MEM:260
  r778 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r777 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r776 costs: GENERAL_REGS:1650 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:4125 MEM:3025
  r774 costs: GENERAL_REGS:1650 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:3300 MEM:2475
  r773 costs: LO_REGS:2475 HI_REGS:2475 CALLER_SAVE_REGS:2475 EVEN_REG:2475 GENERAL_REGS:2475 VFP_LO_REGS:825 ALL_REGS:2475 MEM:1925
  r772 costs: LO_REGS:810 HI_REGS:810 CALLER_SAVE_REGS:810 EVEN_REG:810 GENERAL_REGS:810 VFP_LO_REGS:0 ALL_REGS:810 MEM:540
  r769 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r768 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r767 costs: GENERAL_REGS:1650 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:4125 MEM:3025
  r765 costs: GENERAL_REGS:1650 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:3300 MEM:2475
  r764 costs: LO_REGS:2475 HI_REGS:2475 CALLER_SAVE_REGS:2475 EVEN_REG:2475 GENERAL_REGS:2475 VFP_LO_REGS:825 ALL_REGS:2475 MEM:1925
  r763 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r760 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r759 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r757 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r756 costs: LO_REGS:2475 HI_REGS:2475 CALLER_SAVE_REGS:2475 EVEN_REG:2475 GENERAL_REGS:2475 VFP_LO_REGS:825 ALL_REGS:2475 MEM:1925
  r755 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r754 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_LO_REGS:0 ALL_REGS:1650 MEM:1100
  r752 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:0 ALL_REGS:4950 MEM:3300
  r751 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r750 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r749 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r748 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4125 VFP_LO_REGS:4125 ALL_REGS:4125 MEM:2750
  r747 costs: LO_REGS:1650 HI_REGS:1650 CALLER_SAVE_REGS:1650 EVEN_REG:1650 GENERAL_REGS:1650 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:3300 MEM:2200
  r743 costs: LO_REGS:6600 HI_REGS:6600 CALLER_SAVE_REGS:6600 EVEN_REG:6600 GENERAL_REGS:6600 VFP_LO_REGS:3300 ALL_REGS:6600 MEM:5500
  r741 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3929 VFP_LO_REGS:3929 ALL_REGS:3929 MEM:2620
  r737 costs: LO_REGS:11790 HI_REGS:11790 CALLER_SAVE_REGS:11790 EVEN_REG:11790 GENERAL_REGS:11790 VFP_LO_REGS:3930 ALL_REGS:11790 MEM:9170
  r736 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r735 costs: LO_REGS:405 HI_REGS:405 CALLER_SAVE_REGS:405 EVEN_REG:405 GENERAL_REGS:405 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:810 MEM:540
  r734 costs: LO_REGS:864 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:864 VFP_LO_REGS:54 ALL_REGS:864 MEM:594
  r729 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r727 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r721 costs: LO_REGS:2624 HI_REGS:2624 CALLER_SAVE_REGS:2624 EVEN_REG:2624 GENERAL_REGS:2624 VFP_LO_REGS:164 ALL_REGS:2624 MEM:1804
  r720 costs: LO_REGS:1230 HI_REGS:1230 CALLER_SAVE_REGS:1230 EVEN_REG:1230 GENERAL_REGS:1230 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:2460 MEM:1640
  r716 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2460 VFP_LO_REGS:2460 ALL_REGS:2460 MEM:1640
  r704 costs: LO_REGS:6600 HI_REGS:6600 CALLER_SAVE_REGS:6600 EVEN_REG:6600 GENERAL_REGS:6600 VFP_LO_REGS:3300 ALL_REGS:6600 MEM:5500
  r703 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r701 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3929 VFP_LO_REGS:3929 ALL_REGS:3929 MEM:2620
  r697 costs: LO_REGS:11790 HI_REGS:11790 CALLER_SAVE_REGS:11790 EVEN_REG:11790 GENERAL_REGS:11790 VFP_LO_REGS:3930 ALL_REGS:11790 MEM:9170
  r696 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:13350 ALL_REGS:40050 MEM:31150
  r695 costs: LO_REGS:1760 HI_REGS:1760 CALLER_SAVE_REGS:1760 EVEN_REG:1760 GENERAL_REGS:1760 VFP_LO_REGS:110 ALL_REGS:1760 MEM:1210
  r692 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:1650 MEM:1100
  r688 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r682 costs: LO_REGS:825 HI_REGS:825 CALLER_SAVE_REGS:825 EVEN_REG:825 GENERAL_REGS:825 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:1650 MEM:1100
  r681 costs: LO_REGS:1760 HI_REGS:1760 CALLER_SAVE_REGS:1760 EVEN_REG:1760 GENERAL_REGS:1760 VFP_LO_REGS:110 ALL_REGS:1760 MEM:1210
  r674 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r672 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r664 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r651 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r642 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r640 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r639 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r637 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r636 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:180 MEM:120
  r634 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:180 MEM:120
  r632 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_LO_REGS:0 ALL_REGS:270 MEM:180
  r630 costs: GENERAL_REGS:0 MEM:150
  r628 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r627 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r624 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r622 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r621 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r619 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r616 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r615 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r614 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r612 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r611 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r610 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r609 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r606 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r605 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r600 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r598 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r597 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r595 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r592 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r591 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r590 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r589 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r587 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r586 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r585 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r576 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r575 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r571 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r569 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r568 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r566 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r563 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r562 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r561 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r559 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r558 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r557 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r556 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r553 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r552 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r548 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r546 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r545 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r543 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r540 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r539 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r538 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r537 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r535 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r534 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r533 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r521 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:150 MEM:100
  r519 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:255 MEM:170
  r483 costs: LO_REGS:585 HI_REGS:585 CALLER_SAVE_REGS:585 EVEN_REG:585 GENERAL_REGS:585 VFP_LO_REGS:195 ALL_REGS:585 MEM:455
  r481 costs: LO_REGS:585 HI_REGS:585 CALLER_SAVE_REGS:585 EVEN_REG:585 GENERAL_REGS:585 VFP_LO_REGS:195 ALL_REGS:585 MEM:455
  r475 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:0 ALL_REGS:40050 MEM:26700
  r463 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3495 VFP_LO_REGS:3495 ALL_REGS:3495 MEM:2330
  r457 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r452 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r429 costs: GENERAL_REGS:2910 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:16260 MEM:11325
  r423 costs: LO_REGS:15825 HI_REGS:15825 CALLER_SAVE_REGS:15825 EVEN_REG:15825 GENERAL_REGS:15825 VFP_LO_REGS:0 ALL_REGS:15825 MEM:10550
  r420 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:27030 VFP_LO_REGS:27030 ALL_REGS:27030 MEM:18020
  r418 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r416 costs: LO_REGS:3300 HI_REGS:3518 CALLER_SAVE_REGS:3518 EVEN_REG:3518 GENERAL_REGS:3518 VFP_D0_D7_REGS:13320 VFP_LO_REGS:13320 ALL_REGS:14970 MEM:10530
  r413 costs: LO_REGS:315 HI_REGS:315 CALLER_SAVE_REGS:315 EVEN_REG:315 GENERAL_REGS:315 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r412 costs: LO_REGS:315 HI_REGS:315 CALLER_SAVE_REGS:315 EVEN_REG:315 GENERAL_REGS:315 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r411 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_LO_REGS:24 ALL_REGS:270 MEM:300
  r410 costs: LO_REGS:315 HI_REGS:315 CALLER_SAVE_REGS:315 EVEN_REG:315 GENERAL_REGS:315 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r409 costs: LO_REGS:315 HI_REGS:315 CALLER_SAVE_REGS:315 EVEN_REG:315 GENERAL_REGS:315 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r408 costs: LO_REGS:165 HI_REGS:165 CALLER_SAVE_REGS:165 EVEN_REG:165 GENERAL_REGS:165 VFP_LO_REGS:0 ALL_REGS:165 MEM:110
  r404 costs: LO_REGS:18525 HI_REGS:18525 CALLER_SAVE_REGS:18525 EVEN_REG:18525 GENERAL_REGS:18525 VFP_LO_REGS:825 ALL_REGS:18525 MEM:12625
  r403 costs: LO_REGS:34425 HI_REGS:34425 CALLER_SAVE_REGS:34425 EVEN_REG:34425 GENERAL_REGS:34425 VFP_LO_REGS:110 ALL_REGS:34535 MEM:23005
  r402 costs: LO_REGS:42415 HI_REGS:42415 CALLER_SAVE_REGS:42415 EVEN_REG:42415 GENERAL_REGS:42415 VFP_LO_REGS:220 ALL_REGS:42415 MEM:28350
  r401 costs: GENERAL_REGS:7860 VFP_D0_D7_REGS:9825 VFP_LO_REGS:9825 ALL_REGS:13755 MEM:10480
  r400 costs: GENERAL_REGS:26700 VFP_D0_D7_REGS:28664 VFP_LO_REGS:28664 ALL_REGS:42014 MEM:32460
  r398 costs: LO_REGS:33803 HI_REGS:33803 CALLER_SAVE_REGS:33803 EVEN_REG:33803 GENERAL_REGS:33803 VFP_LO_REGS:218 ALL_REGS:33803 MEM:22608
  r397 costs: LO_REGS:44640 HI_REGS:44640 CALLER_SAVE_REGS:44640 EVEN_REG:44640 GENERAL_REGS:44640 VFP_LO_REGS:54 ALL_REGS:44694 MEM:29787
  r396 costs: GENERAL_REGS:7860 VFP_D0_D7_REGS:9825 VFP_LO_REGS:9825 ALL_REGS:13755 MEM:10480
  r395 costs: GENERAL_REGS:26700 VFP_D0_D7_REGS:28664 VFP_LO_REGS:28664 ALL_REGS:42014 MEM:32460
  r394 costs: GENERAL_REGS:26700 VFP_D0_D7_REGS:41505 VFP_LO_REGS:41505 ALL_REGS:54855 MEM:41020
  r393 costs: LO_REGS:41700 HI_REGS:41700 CALLER_SAVE_REGS:41700 EVEN_REG:41700 GENERAL_REGS:41700 VFP_LO_REGS:0 ALL_REGS:41700 MEM:27800
  r389 costs: GENERAL_REGS:58610 VFP_D0_D7_REGS:191655 VFP_LO_REGS:191655 ALL_REGS:192480 MEM:155295
  r380 costs: LO_REGS:93450 HI_REGS:93450 CALLER_SAVE_REGS:93450 EVEN_REG:93450 GENERAL_REGS:93450 VFP_LO_REGS:0 ALL_REGS:93450 MEM:62300
  r375 costs: LO_REGS:28350 HI_REGS:28350 CALLER_SAVE_REGS:28350 EVEN_REG:28350 GENERAL_REGS:28350 VFP_LO_REGS:220 ALL_REGS:28570 MEM:19010
  r374 costs: LO_REGS:28350 HI_REGS:28350 CALLER_SAVE_REGS:28350 EVEN_REG:28350 GENERAL_REGS:28350 VFP_LO_REGS:220 ALL_REGS:28570 MEM:19010
  r373 costs: LO_REGS:28350 HI_REGS:28350 CALLER_SAVE_REGS:28350 EVEN_REG:28350 GENERAL_REGS:28350 VFP_LO_REGS:220 ALL_REGS:28570 MEM:19010
  r372 costs: LO_REGS:28350 HI_REGS:28350 CALLER_SAVE_REGS:28350 EVEN_REG:28350 GENERAL_REGS:28350 VFP_LO_REGS:220 ALL_REGS:28570 MEM:19010
  r371 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r370 costs: LO_REGS:28350 HI_REGS:28350 CALLER_SAVE_REGS:28350 EVEN_REG:28350 GENERAL_REGS:28350 VFP_LO_REGS:0 ALL_REGS:28350 MEM:18900
  r369 costs: GENERAL_REGS:440 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3520 MEM:3410
  r368 costs: GENERAL_REGS:8900 VFP_D0_D7_REGS:135150 VFP_LO_REGS:135150 ALL_REGS:68400 MEM:90100
  r366 costs: LO_REGS:6600 HI_REGS:6600 CALLER_SAVE_REGS:6600 EVEN_REG:6600 GENERAL_REGS:6600 VFP_LO_REGS:3300 ALL_REGS:6600 MEM:5500
  r365 costs: LO_REGS:15825 HI_REGS:15825 CALLER_SAVE_REGS:15825 EVEN_REG:15825 GENERAL_REGS:15825 VFP_LO_REGS:0 ALL_REGS:15825 MEM:10550
  r364 costs: LO_REGS:3105 HI_REGS:3105 CALLER_SAVE_REGS:3105 EVEN_REG:3105 GENERAL_REGS:3105 VFP_LO_REGS:0 ALL_REGS:3105 MEM:2070
  r363 costs: LO_REGS:13995 HI_REGS:13995 CALLER_SAVE_REGS:13995 EVEN_REG:13995 GENERAL_REGS:13995 VFP_LO_REGS:0 ALL_REGS:13995 MEM:9330
  r362 costs: LO_REGS:4125 HI_REGS:4125 CALLER_SAVE_REGS:4125 EVEN_REG:4125 GENERAL_REGS:4125 VFP_LO_REGS:220 ALL_REGS:4345 MEM:2860
  r361 costs: LO_REGS:14010 HI_REGS:14010 CALLER_SAVE_REGS:14010 EVEN_REG:14010 GENERAL_REGS:14010 VFP_LO_REGS:0 ALL_REGS:14010 MEM:9340
  r360 costs: LO_REGS:17310 HI_REGS:17310 CALLER_SAVE_REGS:17310 EVEN_REG:17310 GENERAL_REGS:17310 VFP_LO_REGS:825 ALL_REGS:17310 MEM:11815
  r359 costs: LO_REGS:5170 HI_REGS:5170 CALLER_SAVE_REGS:5170 EVEN_REG:5170 GENERAL_REGS:5170 VFP_LO_REGS:220 ALL_REGS:5170 MEM:3520
  r358 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_LO_REGS:0 ALL_REGS:180 MEM:120
  r357 costs: LO_REGS:180 HI_REGS:180 CALLER_SAVE_REGS:180 EVEN_REG:180 GENERAL_REGS:180 VFP_LO_REGS:0 ALL_REGS:180 MEM:120
  r356 costs: GENERAL_REGS:390 VFP_D0_D7_REGS:4035 VFP_LO_REGS:4035 ALL_REGS:4230 MEM:2885
  r355 costs: GENERAL_REGS:390 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3375 MEM:2315
  r354 costs: LO_REGS:36210 HI_REGS:36210 CALLER_SAVE_REGS:36210 EVEN_REG:36210 GENERAL_REGS:36210 VFP_LO_REGS:0 ALL_REGS:36210 MEM:24140
  r353 costs: LO_REGS:9608 HI_REGS:9608 CALLER_SAVE_REGS:9608 EVEN_REG:9608 GENERAL_REGS:9608 VFP_LO_REGS:2009 ALL_REGS:7894 MEM:7427
  r352 costs: GENERAL_REGS:19540 VFP_D0_D7_REGS:55605 VFP_LO_REGS:55605 ALL_REGS:51135 MEM:45950
  r351 costs: GENERAL_REGS:19540 VFP_D0_D7_REGS:42255 VFP_LO_REGS:42255 ALL_REGS:37785 MEM:37050
  r350 costs: GENERAL_REGS:19540 VFP_D0_D7_REGS:42255 VFP_LO_REGS:42255 ALL_REGS:37785 MEM:37050
  r349 costs: LO_REGS:7410 HI_REGS:7410 CALLER_SAVE_REGS:7410 EVEN_REG:7410 GENERAL_REGS:7410 VFP_LO_REGS:3105 ALL_REGS:7410 MEM:5975
  r348 costs: LO_REGS:23250 HI_REGS:23250 CALLER_SAVE_REGS:23250 EVEN_REG:23250 GENERAL_REGS:23250 VFP_LO_REGS:0 ALL_REGS:23250 MEM:15500
  r347 costs: LO_REGS:4755 HI_REGS:4755 CALLER_SAVE_REGS:4755 EVEN_REG:4755 GENERAL_REGS:4755 VFP_LO_REGS:0 ALL_REGS:4755 MEM:3170
  r346 costs: LO_REGS:16005 HI_REGS:16005 CALLER_SAVE_REGS:16005 EVEN_REG:16005 GENERAL_REGS:16005 VFP_LO_REGS:1034 ALL_REGS:11429 MEM:10857
  r345 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2460 VFP_LO_REGS:2460 ALL_REGS:2460 MEM:1640
  r343 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r342 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:465 VFP_LO_REGS:465 ALL_REGS:465 MEM:310
  r341 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:27030 VFP_LO_REGS:27030 ALL_REGS:27030 MEM:18020
  r340 costs: LO_REGS:9075 HI_REGS:9075 CALLER_SAVE_REGS:9075 EVEN_REG:9075 GENERAL_REGS:9075 VFP_LO_REGS:440 ALL_REGS:7645 MEM:6160
  r339 costs: LO_REGS:8664 HI_REGS:8664 CALLER_SAVE_REGS:8664 EVEN_REG:8664 GENERAL_REGS:8664 VFP_LO_REGS:3105 ALL_REGS:8250 MEM:7570
  r314 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r309 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40050 VFP_LO_REGS:40050 ALL_REGS:40050 MEM:26700
  r296 costs: LO_REGS:40050 HI_REGS:40050 CALLER_SAVE_REGS:40050 EVEN_REG:40050 GENERAL_REGS:40050 VFP_LO_REGS:0 ALL_REGS:40050 MEM:26700
  r283 costs: GENERAL_REGS:64 VFP_D0_D7_REGS:1920 VFP_LO_REGS:1920 ALL_REGS:1440 MEM:1280
  r279 costs: LO_REGS:54855 HI_REGS:54855 CALLER_SAVE_REGS:54855 EVEN_REG:54855 GENERAL_REGS:54855 VFP_LO_REGS:13350 ALL_REGS:54855 MEM:41020
  r227 costs: LO_REGS:4950 HI_REGS:5170 CALLER_SAVE_REGS:5170 EVEN_REG:5170 GENERAL_REGS:5170 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:8250 MEM:6600
  r222 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:0 ALL_REGS:4950 MEM:3300
  r221 costs: LO_REGS:11550 HI_REGS:11550 CALLER_SAVE_REGS:11550 EVEN_REG:11550 GENERAL_REGS:11550 VFP_LO_REGS:6600 ALL_REGS:11550 MEM:9900
  r220 costs: LO_REGS:0 HI_REGS:262 CALLER_SAVE_REGS:262 EVEN_REG:262 GENERAL_REGS:262 VFP_D0_D7_REGS:4905 VFP_LO_REGS:4905 ALL_REGS:4905 MEM:3270
  r216 costs: LO_REGS:28095 HI_REGS:28095 CALLER_SAVE_REGS:28095 EVEN_REG:28095 GENERAL_REGS:28095 VFP_LO_REGS:0 ALL_REGS:28095 MEM:18730
  r201 costs: LO_REGS:4950 HI_REGS:4950 CALLER_SAVE_REGS:4950 EVEN_REG:4950 GENERAL_REGS:4950 VFP_LO_REGS:0 ALL_REGS:4950 MEM:3300
  r200 costs: LO_REGS:11550 HI_REGS:11550 CALLER_SAVE_REGS:11550 EVEN_REG:11550 GENERAL_REGS:11550 VFP_LO_REGS:6600 ALL_REGS:11550 MEM:9900
  r199 costs: LO_REGS:0 HI_REGS:262 CALLER_SAVE_REGS:262 EVEN_REG:262 GENERAL_REGS:262 VFP_D0_D7_REGS:4905 VFP_LO_REGS:4905 ALL_REGS:4905 MEM:3270
  r195 costs: LO_REGS:8455 HI_REGS:8455 CALLER_SAVE_REGS:8455 EVEN_REG:8455 GENERAL_REGS:8455 VFP_LO_REGS:220 ALL_REGS:8455 MEM:5710
  r193 costs: LO_REGS:8453 HI_REGS:8453 CALLER_SAVE_REGS:8453 EVEN_REG:8453 GENERAL_REGS:8453 VFP_LO_REGS:218 ALL_REGS:8453 MEM:5708
  r183 costs: LO_REGS:6788 HI_REGS:6788 CALLER_SAVE_REGS:6788 EVEN_REG:6788 GENERAL_REGS:6788 VFP_LO_REGS:218 ALL_REGS:6788 MEM:4598
  r181 costs: GENERAL_REGS:888 VFP_D0_D7_REGS:15435 VFP_LO_REGS:15435 ALL_REGS:8775 MEM:10290
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29160 VFP_LO_REGS:29160 ALL_REGS:29160 MEM:19440
  r171 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r160 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_LO_REGS:24 ALL_REGS:270 MEM:300
  r154 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r146 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_LO_REGS:0 ALL_REGS:90 MEM:60
  r125 costs: LO_REGS:931 HI_REGS:931 CALLER_SAVE_REGS:931 EVEN_REG:931 GENERAL_REGS:931 VFP_LO_REGS:154 ALL_REGS:762 MEM:696

;;   ======================================================
;;   -- basic block 48 from 744 to 761 -- before reload
;;   ======================================================

;;	  0--> b  0: i 744 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 745 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 746 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 747 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 748 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 749 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 750 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i2021 loc r354                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 794 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 751 r696=r354*r402                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  1--> b  1: i 763 r697=r354*r403                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 752 r400=fix(fix(r696))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  2--> b  0: i 753 loc r400                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 754 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 755 loc D#36*r403                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 756 loc fix(D#11)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 757 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 764 r401=fix(fix(r697))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 760 cc=cmp(r400,0x31)                       :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 761 pc={(gtu(cc,0))?L792:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 794
  from 52 to 48
changing bb of uid 763
  from 49 to 48
changing bb of uid 764
  from 49 to 48
;;   total time = 5
;;   new head = 744
;;   new tail = 761

;;   ======================================================
;;   -- basic block 49 from 767 to 768 -- before reload
;;   ======================================================

;;	  0--> b  2: i 773 r701=r988*r401+r987                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i1895 loc zxn([r701+r400])                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 767 cc=cmp(r401,0x18)                       :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  1: i 768 pc={(gtu(cc,0))?L792:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 773
  from 50 to 49
changing bb of uid 1895
  from 50 to 49
;;   total time = 2
;;   new head = 773
;;   new tail = 768

;;   ======================================================
;;   -- basic block 50 from 775 to 777 -- before reload
;;   ======================================================

;;	  0--> b  2: i 775 r199=zxn([r701+r400])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 777 {pc={(r199==0)?L792:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 775
;;   new tail = 777

;;   ======================================================
;;   -- basic block 52 from 795 to 811 -- before reload
;;   ======================================================

;;	  0--> b  3: i 795 r402=r402+r361                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  0--> b  3: i 796 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 797 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 798 r403=r403+r360                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  3: i 799 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 800 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 801 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 802 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 803 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 804 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 805 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 806 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 807 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 810 {cc=cmp(r341-0x1,0);r341=r341-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 811 pc={(cc!=0)?L809:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 795
;;   new tail = 811

;;   ======================================================
;;   -- basic block 59 from 933 to 950 -- before reload
;;   ======================================================

;;	  0--> b  0: i 933 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 934 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 935 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 936 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 937 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 938 loc D#30                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 939 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i2020 loc r354                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 983 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 940 r736=r354*r397                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  1--> b  1: i 952 r737=r354*r398                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 941 r395=fix(fix(r736))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  2--> b  0: i 942 loc r395                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 943 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 944 loc D#35*r398                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 945 loc fix(D#10)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 946 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 953 r396=fix(fix(r737))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 949 cc=cmp(r395,0x31)                       :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 950 pc={(gtu(cc,0))?L981:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 983
  from 63 to 59
changing bb of uid 952
  from 60 to 59
changing bb of uid 953
  from 60 to 59
;;   total time = 5
;;   new head = 933
;;   new tail = 950

;;   ======================================================
;;   -- basic block 60 from 956 to 957 -- before reload
;;   ======================================================

;;	  0--> b  2: i 962 r741=r986*r396+r987                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i1894 loc zxn([r741+r395])                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 956 cc=cmp(r396,0x18)                       :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  1: i 957 pc={(gtu(cc,0))?L981:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 962
  from 61 to 60
changing bb of uid 1894
  from 61 to 60
;;   total time = 2
;;   new head = 962
;;   new tail = 957

;;   ======================================================
;;   -- basic block 61 from 964 to 966 -- before reload
;;   ======================================================

;;	  0--> b  2: i 964 r220=zxn([r741+r395])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 966 {pc={(r220==0)?L981:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 964
;;   new tail = 966

;;   ======================================================
;;   -- basic block 63 from 984 to 1000 -- before reload
;;   ======================================================

;;	  0--> b  3: i 984 r397=r397+r404                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  0--> b  3: i 985 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 986 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 987 r398=r398+r363                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  3: i 988 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 989 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 990 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 991 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 992 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 993 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 994 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 995 loc D#30                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 996 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 999 {cc=cmp(r420-0x1,0);r420=r420-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i1000 pc={(cc!=0)?L998:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 984
;;   new tail = 1000

;;   ======================================================
;;   -- basic block 82 from 1249 to 1266 -- before reload
;;   ======================================================

;;	  0--> b  0: i1249 loc r394                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1250 loc r393                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1251 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1252 r796=fix(fix(r393))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1254 r798=r796<<0x5+r429                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1257 r801=r798<<0x1+r798                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1259 loc r801                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1260 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1261 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1262 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1263 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1265 cc=cmp(r173,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1266 pc={(cc==0)?L1273:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 1249
;;   new tail = 1266

;;   ======================================================
;;   -- basic block 83 from 1268 to 1269 -- before reload
;;   ======================================================

;;	  0--> b  3: i1303 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i1312 r821=r983+r801                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i1268 cc=cmp(r173,0x2)                        :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  4: i  32 r352=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1269 pc={(cc==0)?L1301:pc}                   :cortex_m4_ex*3:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	Ready list (final):    34/b4:917(cost=0:prio=3)  33/b4:916(cost=0:prio=3)
changing bb of uid 1303
  from 86 to 83
changing bb of uid 1312
  from 86 to 83
changing bb of uid 32
  from 84 to 83
;;   total time = 3
;;   new head = 1303
;;   new tail = 1269

;;   ======================================================
;;   -- basic block 85 from 1275 to 2176 -- before reload
;;   ======================================================

;;	  0--> b  2: i1275 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i1284 r807=r982+r801                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  2: i1277 r803=zxn([r982+r801])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  2: i1278 r804=flt(r803)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  4--> b  2: i1285 r808=zxn([r807+0x1])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  2: i1293 r813=zxn([r807+0x2])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  2: i1286 r809=flt(r808)                          :cortex_m4_ex_v:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	  7--> b  2: i1294 r814=flt(r813)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  8--> b  2: i1279 r805=r804*r216                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  9--> b  2: i1287 r810=r809*r216                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 10--> b  2: i1295 r815=r814*r216                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 11--> b  2: i1280 r350=fix(fix(r805))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	 11--> b  2: i1281 loc r350                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  2: i1282 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  2: i1288 r352=fix(fix(r810))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 12--> b  2: i1289 loc r352                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  2: i1290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  2: i1296 r351=fix(fix(r815))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 13--> b  2: i1297 loc r351                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  2: i1298 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  2: i2176 pc=L1327                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 1275
;;   new tail = 2176

;;   ======================================================
;;   -- basic block 86 from 1305 to 1326 -- before reload
;;   ======================================================

;;	  0--> b  3: i1305 r817=zxn([r983+r801])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  3: i1313 r822=zxn([r821+0x1])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  3: i1321 r827=zxn([r821+0x2])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i1306 r818=flt(r817)                          :cortex_m4_ex_v:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	  4--> b  3: i1314 r823=flt(r822)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  3: i1322 r828=flt(r827)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  3: i1307 r819=r818*r216                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  7--> b  3: i1315 r824=r823*r216                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  8--> b  3: i1323 r829=r828*r216                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  9--> b  3: i1308 r350=fix(fix(r819))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  9--> b  3: i1309 loc r350                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  3: i1310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  3: i1316 r352=fix(fix(r824))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 10--> b  3: i1317 loc r352                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  3: i1318 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  3: i1324 r351=fix(fix(r829))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 11--> b  3: i1325 loc r351                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  3: i1326 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 1305
;;   new tail = 1326

;;   ======================================================
;;   -- basic block 84 from 33 to 2174 -- before reload
;;   ======================================================

;;	  0--> b  4: i  33 r351=r352                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  4: i  34 r350=r352                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  4: i2174 pc=L1327                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 33
;;   new tail = 2174

;;   ======================================================
;;   -- basic block 87 from 1329 to 1371 -- before reload
;;   ======================================================

;;	  0--> b  5: i1329 loc r352                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i1330 loc r351                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i1331 loc r350                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i1332 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i1333 loc fix(r279+r423)                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i1334 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  5: i1335 r830=r279+r423                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  3--> b  5: i1364 r394=r394+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  5: i1337 r0=fix(fix(r830))                       :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  5--> b  5: i1338 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  6--> b  5: i1999 r2=r984                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  7--> b  5: i1342 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  8--> b  5: i2085 r1046=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  9--> b  5: i1347 r2=r351                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  5: i1343 r833=r1046                              :cortex_m4_ex_v*2:@GENERAL_REGS+2(0)@VFP_LO_REGS+0(0)
;;	 10--> b  5: i1345 loc fix(r833)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  5: i1346 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  5: i1348 r1=r352                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  5: i1349 r0=r350                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  5: i1350 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 14--> b  5: i2086 r1047=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  5: i1352 r834=zxn(r1047#0)                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  5: i1353 r0=r833                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 17--> b  5: i1354 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  5: i2087 r1048=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  5: i1356 r2=r834                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  5: i1357 r1=r1048                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  5: i1358 r0=r368                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  5: i1359 {call [`narisi_velik_kvadrat_stene'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 22--> b  5: i1360 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  5: i1368 r279=flt(r394)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 24--> b  5: i1361 r393=r393+r365                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 24--> b  5: i1362 loc r393                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  5: i1363 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  5: i1365 loc r394                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  5: i1366 loc r393                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  5: i1367 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  5: i2196 vfpcc=cmp(r279,r348)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  5: i2197 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  5: i1371 pc={(cc<0)?L1369:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 27
;;   new head = 1329
;;   new tail = 1371

;;   ======================================================
;;   -- basic block 2 from 37 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r971=`px'                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 r972=`py'                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r0=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 {call [`TIMUT_stopwatch_set_time_mark'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  42 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 loc 1.0e+4                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 loc 1.0e+4                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  52 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  60 {call [`KBD_scan'];use 0;clobber lr;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 r481=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i  68 r483=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i  72 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r355=fix(fix(r481))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  8--> b  0: i  65 loc r355                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  69 r356=fix(fix(r483))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  9--> b  0: i  70 loc r356                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  73 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i2035 r996=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  80 cc=cmp(r996,0x27)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  81 pc={(gtu(cc,0))?L145:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 37
;;   new tail = 81

;;   ======================================================
;;   -- basic block 3 from 83 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2036 r997=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  92 cc=cmp(r997,0x27)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  93 pc={(leu(cc,0))?L2110:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 83
;;   new tail = 93

;;   ======================================================
;;   -- basic block 4 from 1942 to 2111 -- before reload
;;   ======================================================

;;	  0--> b  0: i1942 r967=`angle'                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2111 pc=L109                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1942
;;   new tail = 2111

;;   ======================================================
;;   -- basic block 5 from 95 to 108 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 r967=`angle'                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  98 r0=[r967]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  99 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 101 r2=8.00000000000000016653345369377348106354475021362e-2:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 103 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 106 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i2037 r998=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 108 [r967]=r998                             :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 95
;;   new tail = 108

;;   ======================================================
;;   -- basic block 6 from 111 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 113 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2038 r999=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 120 cc=cmp(r999,0x3c)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 121 pc={(gtu(cc,0))?L127:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 111
;;   new tail = 121

;;   ======================================================
;;   -- basic block 7 from 124 to 2113 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 r125=[r967]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i2113 pc=L207                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 124
;;   new tail = 2113

;;   ======================================================
;;   -- basic block 8 from 129 to 2115 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 r0=[r967]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 132 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 134 r2=8.00000000000000016653345369377348106354475021362e-2:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 136 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 139 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2039 r1000=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 140 r125=r1000                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  9--> b  0: i 142 [r967]=r125                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i2115 pc=L207                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 129
;;   new tail = 2115

;;   ======================================================
;;   -- basic block 9 from 147 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 149 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2040 r1001=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 156 cc=cmp(r1001,0x27)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 157 pc={(leu(cc,0))?L2117:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 147
;;   new tail = 157

;;   ======================================================
;;   -- basic block 10 from 1943 to 2118 -- before reload
;;   ======================================================

;;	  0--> b  0: i1943 r967=`angle'                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2118 pc=L173                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1943
;;   new tail = 2118

;;   ======================================================
;;   -- basic block 11 from 159 to 172 -- before reload
;;   ======================================================

;;	  0--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 r967=`angle'                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 162 r0=[r967]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 163 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 165 r2=8.00000000000000016653345369377348106354475021362e-2:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 167 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 170 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i2041 r1002=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 172 [r967]=r1002                            :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 159
;;   new tail = 172

;;   ======================================================
;;   -- basic block 12 from 175 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 176 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 177 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2042 r1003=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 184 cc=cmp(r1003,0x3c)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 185 pc={(gtu(cc,0))?L191:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 175
;;   new tail = 185

;;   ======================================================
;;   -- basic block 13 from 188 to 2120 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 r125=[r967]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i2120 pc=L207                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 188
;;   new tail = 2120

;;   ======================================================
;;   -- basic block 14 from 193 to 206 -- before reload
;;   ======================================================

;;	  0--> b  0: i 193 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 195 r0=[r967]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 196 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 198 r2=8.00000000000000016653345369377348106354475021362e-2:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 200 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 203 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2043 r1004=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 204 r125=r1004                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  9--> b  0: i 206 [r967]=r125                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 193
;;   new tail = 206

;;   ======================================================
;;   -- basic block 15 from 209 to 212 -- before reload
;;   ======================================================

;;	  0--> b  0: i 209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 210 r519=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2218 vfpcc=cmp(r125,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2219 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 212 pc={(unge(cc,0))?L2122:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 209
;;   new tail = 212

;;   ======================================================
;;   -- basic block 16 from 217 to 2123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 r521=6.28318023681640625e+0             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 220 [r967]=r521                             :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 221 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 222 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 224 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 225 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 227 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 r342=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r343=0xfffffffffffffffb                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2123 pc=L300                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 217
;;   new tail = 2123

;;   ======================================================
;;   -- basic block 17 from 233 to 243 -- before reload
;;   ======================================================

;;	  0--> b  0: i 233 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 r0=r125                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 235 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 238 r2=6.28317999999999976523668010486289858818054199219e+0:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 240 {r0=call [`__aeabi_dcmpgt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2044 r1005=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 243 {pc={(r1005==0)?L2125:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 233
;;   new tail = 243

;;   ======================================================
;;   -- basic block 18 from 248 to 2126 -- before reload
;;   ======================================================

;;	  0--> b  0: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 251 [r967]=r519                             :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 252 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 255 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 258 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 259 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r342=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r343=r342                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i2126 pc=L300                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 248
;;   new tail = 2126

;;   ======================================================
;;   -- basic block 19 from 264 to 275 -- before reload
;;   ======================================================

;;	  0--> b  0: i 264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 268 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 269 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 270 s0=r125                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 271 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2045 r1006=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i2216 vfpcc=cmp(r1006,0.0)                    :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2217 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 275 pc={(unge(cc,0))?L2128:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 264
;;   new tail = 275

;;   ======================================================
;;   -- basic block 20 from 280 to 2129 -- before reload
;;   ======================================================

;;	  0--> b  0: i 280 s0=r125                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i 281 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2046 r1007=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 282 r408=r1007                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i   4 r342=0xfffffffffffffffb                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i2129 pc=L292                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 280
;;   new tail = 2129

;;   ======================================================
;;   -- basic block 21 from 287 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i 287 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 288 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 s0=r125                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i 290 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2047 r1008=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 291 r408=r1008                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i   5 r342=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 287
;;   new tail = 5

;;   ======================================================
;;   -- basic block 22 from 294 to 1981 -- before reload
;;   ======================================================

;;	  0--> b  0: i 294 loc r342                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i2214 vfpcc=cmp(r408,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	  1--> b  0: i2215 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1981 r343={(cc<0)?0xfffffffffffffffb:0x5}    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 294
;;   new tail = 1981

;;   ======================================================
;;   -- basic block 23 from 302 to 313 -- before reload
;;   ======================================================

;;	  0--> b  0: i 302 loc r343                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 303 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 304 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 305 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2048 r1009=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 312 cc=cmp(r1009,0x3c)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 313 pc={(leu(cc,0))?L388:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 302
;;   new tail = 313

;;   ======================================================
;;   -- basic block 24 from 319 to 338 -- before reload
;;   ======================================================

;;	  0--> b  0: i 319 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 321 r535=0x66666667                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 326 r538=r355+r342                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 320 r973=`map'                              :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 322 {r534=trn(sxn(r356)*sxn(r535) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 328 {r540=trn(sxn(r538)*sxn(r535) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 330 r543=r538>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 331 r539=r540>>0x2-r543                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 324 r537=r356>>0x1f                         :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 325 r533=r534>>0x2-r537                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 332 r545=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 334 r546=r545*r533+r973                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 336 r548=zxn([r546+r539])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 338 {pc={(r548!=0)?L352:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 319
;;   new tail = 338

;;   ======================================================
;;   -- basic block 25 from 340 to 351 -- before reload
;;   ======================================================

;;	  0--> b  0: i 340 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 343 s0=[r967]                               :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 344 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2049 r1010=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  3--> b  0: i 348 r553=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  4--> b  0: i 347 r552=2.0e+0                             :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  5--> b  0: i 349 r146={r1010*r552+r553}                  :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(-1)
;;	  9--> b  0: i 351 [r971]=r146                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 340
;;   new tail = 351

;;   ======================================================
;;   -- basic block 26 from 354 to 374 -- before reload
;;   ======================================================

;;	  0--> b  0: i 354 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 358 r559=0x66666667                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 357 r556=r343+r356                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 359 {r558=trn(sxn(r556)*sxn(r559) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 361 r561=r556>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 362 r557=r558>>0x2-r561                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 364 {r563=trn(sxn(r355)*sxn(r559) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 366 r566=r355>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 367 r562=r563>>0x2-r566                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 368 r568=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 370 r569=r568*r557+r973                     :cortex_m4_ex:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 372 r571=zxn([r569+r562])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 374 {pc={(r571!=0)?L388:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 354
;;   new tail = 374

;;   ======================================================
;;   -- basic block 27 from 376 to 387 -- before reload
;;   ======================================================

;;	  0--> b  0: i 376 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 379 s0=[r967]                               :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 380 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2050 r1011=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  3--> b  0: i 384 r576=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  4--> b  0: i 383 r575=2.0e+0                             :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  5--> b  0: i 385 r154={r1011*r575+r576}                  :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(-1)
;;	  9--> b  0: i 387 [r972]=r154                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 376
;;   new tail = 387

;;   ======================================================
;;   -- basic block 28 from 390 to 400 -- before reload
;;   ======================================================

;;	  0--> b  0: i 390 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 391 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 392 {r0=call [`JOY_get_axis_position'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2051 r1012=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 399 cc=cmp(r1012,0x27)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 400 pc={(leu(cc,0))?L416:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 390
;;   new tail = 400

;;   ======================================================
;;   -- basic block 29 from 403 to 2131 -- before reload
;;   ======================================================

;;	  0--> b  0: i 403 r411=[r967]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 404 s0=r411                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 405 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i2052 r1013=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  5--> b  0: i 407 s0=r411                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 406 r409=r1013                              :cortex_m4_ex_v*2:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	  7--> b  0: i 408 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  8--> b  0: i2053 r1014=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 10--> b  0: i 409 r412=r1014                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 11--> b  0: i 411 r410=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 12--> b  0: i 413 r413=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 13--> b  0: i2131 pc=L504                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 403
;;   new tail = 2131

;;   ======================================================
;;   -- basic block 30 from 418 to 437 -- before reload
;;   ======================================================

;;	  0--> b  0: i 418 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 425 r590=r355-r342                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 420 r587=0x66666667                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 419 r973=`map'                              :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 421 {r586=trn(sxn(r356)*sxn(r587) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 427 {r592=trn(sxn(r590)*sxn(r587) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 429 r595=r590>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 430 r591=r592>>0x2-r595                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 423 r589=r356>>0x1f                         :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 424 r585=r586>>0x2-r589                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 431 r597=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 433 r598=r597*r585+r973                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 435 r600=zxn([r598+r591])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 437 {pc={(r600==0)?L448:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 418
;;   new tail = 437

;;   ======================================================
;;   -- basic block 31 from 440 to 2133 -- before reload
;;   ======================================================

;;	  0--> b  0: i 440 r160=[r967]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 441 s0=r160                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 442 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i2054 r1015=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  6--> b  0: i 443 r409=r1015                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 445 r410=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  8--> b  0: i2133 pc=L462                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 440
;;   new tail = 2133

;;   ======================================================
;;   -- basic block 32 from 450 to 461 -- before reload
;;   ======================================================

;;	  0--> b  0: i 450 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 452 r160=[r967]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 453 s0=r160                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 454 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i2055 r1016=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  6--> b  0: i 455 r409=r1016                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 458 r606=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  8--> b  0: i 457 r605=-2.0e+0                            :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  9--> b  0: i 459 r410={r409*r605+r606}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 13--> b  0: i 461 [r971]=r410                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 450
;;   new tail = 461

;;   ======================================================
;;   -- basic block 33 from 464 to 483 -- before reload
;;   ======================================================

;;	  0--> b  0: i 464 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 466 r609=r356-r343                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 467 r612=0x66666667                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 470 r614=r609>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 468 {r611=trn(sxn(r609)*sxn(r612) 0>>0x20);clobber scratch;}:cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 471 r610=r611>>0x2-r614                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 473 {r616=trn(sxn(r355)*sxn(r612) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 475 r619=r355>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 476 r615=r616>>0x2-r619                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 477 r621=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 479 r622=r621*r610+r973                     :cortex_m4_ex:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 481 r624=zxn([r622+r615])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 483 {pc={(r624==0)?L492:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 464
;;   new tail = 483

;;   ======================================================
;;   -- basic block 34 from 485 to 2135 -- before reload
;;   ======================================================

;;	  0--> b  0: i 485 s0=r160                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 486 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2056 r1017=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 487 r412=r1017                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 489 r413=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i2135 pc=L504                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 485
;;   new tail = 2135

;;   ======================================================
;;   -- basic block 35 from 494 to 503 -- before reload
;;   ======================================================

;;	  0--> b  0: i 494 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 495 s0=r160                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 496 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2057 r1018=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 497 r412=r1018                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 500 r628=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 499 r627=-2.0e+0                            :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  7--> b  0: i 501 r413={r412*r627+r628}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 11--> b  0: i 503 [r972]=r413                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 494
;;   new tail = 503

;;   ======================================================
;;   -- basic block 36 from 506 to 520 -- before reload
;;   ======================================================

;;	  0--> b  0: i 506 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 507 loc 6.0e+0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 508 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 509 loc r409*6.0e+0                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 510 loc D#13+r410                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 511 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 512 loc r412*6.0e+0                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 513 loc D#12+r413                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 514 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 515 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 516 {r0=call [`KBD_get_button_state'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2058 r1019=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 519 r630=r1019                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 520 {pc={(r1019==0)?L526:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 506
;;   new tail = 520

;;   ======================================================
;;   -- basic block 37 from 522 to 2137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 522 r970=`Blocksize'                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 523 r416=[r970]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i2137 pc=L556                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 522
;;   new tail = 2137

;;   ======================================================
;;   -- basic block 38 from 528 to 545 -- before reload
;;   ======================================================

;;	  0--> b  0: i 528 r632=6.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 529 r358={r412*r632+r413}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  2--> b  0: i 535 r357={r409*r632+r410}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(-2)
;;	  3--> b  0: i 530 r970=`Blocksize'                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 538 r637=`map'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 539 r639=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 531 r416=[r970]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 532 r634=fix(fix(r358))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i 533 r169=r634/r416                          :nothing:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 541 r640=r639*r169+r637                     :cortex_m4_ex:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 536 r636=fix(fix(r357))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	 11--> b  0: i 537 r171=r636/r416                          :nothing:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 543 r642=zxn([r640+r171])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 544 cc=cmp(r642,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 545 pc={(cc!=0)?L556:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 528
;;   new tail = 545

;;   ======================================================
;;   -- basic block 39 from 547 to 555 -- before reload
;;   ======================================================

;;	  0--> b  0: i 547 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 555 [r640+r171]=r630#0                      :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 547
;;   new tail = 555

;;   ======================================================
;;   -- basic block 40 from 558 to 1472 -- before reload
;;   ======================================================

;;	  0--> b  0: i 558 loc -3.0e+1                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 559 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 560 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 561 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 562 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 563 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 564 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 565 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r418=8.66025447845458984375e-1          :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i  14 r339=-3.0e+1                            :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 770 r987=`map'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 r463=0x3c                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 581 r989=1.74532899999999997764366099772814777679741382599e-2:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 632 r990=6.28317999999999976523668010486289858818054199219e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1445 r992=1.84751999999999998181010596454143524169921875e+3:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1472 r993=3.33333333333333348136306995002087205648422241211e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 558
;;   new tail = 1472

;;   ======================================================
;;   -- basic block 41 from 567 to 601 -- before reload
;;   ======================================================

;;	  0--> b  0: i 567 loc r339                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 568 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 569 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 570 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 571 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 572 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 573 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 574 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 575 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 576 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 577 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 578 r0=r339                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 579 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2004 r2=r989                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 583 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2059 r1020=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 584 r651=r1020                              :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 586 r0=[r967]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 587 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i2060 r1021=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 589 r2=r1021                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 590 r0=r651                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 591 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 594 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i2061 r1022=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 595 r346=r1022                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 16--> b  0: i 597 loc r346                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 598 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i2208 vfpcc=cmp(r346,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i2209 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 601 pc={(unge(cc,0))?L2139:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 567
;;   new tail = 601

;;   ======================================================
;;   -- basic block 42 from 606 to 2140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 606 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 608 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2007 r2=r990                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 612 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 616 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2062 r1023=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 617 r346=r1023                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 619 loc r346                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 621 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i2063 r1024=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 622 r181=r1024                              :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i2140 pc=L655                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 606
;;   new tail = 2140

;;   ======================================================
;;   -- basic block 43 from 627 to 637 -- before reload
;;   ======================================================

;;	  0--> b  0: i 627 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 629 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2064 r1025=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 630 r181=r1025                              :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2005 r2=r990                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 634 {r0=call [`__aeabi_dcmpgt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  6--> b  0: i2065 r1026=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 637 {pc={(r1026==0)?L655:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 627
;;   new tail = 637

;;   ======================================================
;;   -- basic block 44 from 642 to 654 -- before reload
;;   ======================================================

;;	  0--> b  0: i 642 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 644 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2006 r2=r990                                 :cortex_m4_ex_v*2:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 645 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 648 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2066 r1027=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 649 r346=r1027                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 651 loc r346                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 653 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i2067 r1028=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 654 r181=r1028                              :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 642
;;   new tail = 654

;;   ======================================================
;;   -- basic block 45 from 657 to 674 -- before reload
;;   ======================================================

;;	  0--> b  0: i 657 loc r346                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 658 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 659 s0=r346                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 660 {s0=call [`tanf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2068 r1029=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 661 r183=r1029                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 662 r664=1.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 663 r359=r664/r183                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  6--> b  0: i 664 loc r359                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 665 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 666 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 667 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 669 r2=3.14158999999999988261834005243144929409027099609e+0:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 670 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 671 {r0=call [`__aeabi_dcmpge'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 10--> b  0: i2069 r1030=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 674 {pc={(r1030==0)?L2142:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 657
;;   new tail = 674

;;   ======================================================
;;   -- basic block 46 from 679 to 2143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 679 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 712 r404=flt(r416)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 681 r672=r356/r416                          :nothing:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 683 r674=r356-r416*r672                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 685 r0=r356-r674                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 686 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 688 r2=1.00000000000000004792173602385929598312941379845e-4:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 690 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 693 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i2070 r1031=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 694 r403=r1031                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 10--> b  0: i 696 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 697 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 699 r193=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 12--> b  0: i 701 r195=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 13--> b  0: i 702 r681=r403-r193                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 15--> b  0: i 703 r402={r681*r359+r195}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 15--> b  0: i 704 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 705 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 706 r682=-r416                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i1891 loc flt(r682)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 707 r360=flt(r682)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 17--> b  0: i 708 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 709 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1893 loc r359*r360                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 710 r361=r359*r360                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 19--> b  0: i 711 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i1889 loc flt(r416)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i2143 pc=L815                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 679
;;   new tail = 2143

;;   ======================================================
;;   -- basic block 47 from 717 to 2145 -- before reload
;;   ======================================================

;;	  0--> b  0: i 717 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 718 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 729 r193=[r972]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 736 r360=flt(r416)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 731 r195=[r971]                             :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  3--> b  0: i 739 r361=r359*r360                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i  16 r404=r360                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 720 r688=r356/r416                          :nothing:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 724 r692=r416*r688+r416                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 725 r403=flt(r692)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 726 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 727 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 732 r695=r403-r193                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 11--> b  0: i 733 r402={r695*r359+r195}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 11--> b  0: i 734 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 735 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1890 loc flt(r416)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 737 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 738 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1892 loc r359*r360                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 740 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1888 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i2145 pc=L815                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 717
;;   new tail = 2145

;;   ======================================================
;;   -- basic block 51 from 779 to 2147 -- before reload
;;   ======================================================

;;	  0--> b  0: i 779 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 780 loc 1.5e+1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 781 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 782 r345=r199                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 783 loc D#34                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 784 loc 1.5e+1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 785 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 786 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 787 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 788 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 789 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2147 pc=L829                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 779
;;   new tail = 2147

;;   ======================================================
;;   -- basic block 53 from 17 to 2149 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 r345=r341                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2149 pc=L829                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 17
;;   new tail = 2149

;;   ======================================================
;;   -- basic block 54 from 817 to 2151 -- before reload
;;   ======================================================

;;	  0--> b  0: i 817 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 818 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 819 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 820 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 821 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 822 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 823 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 824 loc [`Blocksize']                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 825 r703=1.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 826 r354=r703/r404                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i  15 r341=0xf                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 771 r988=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2151 pc=L809                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 817
;;   new tail = 2151

;;   ======================================================
;;   -- basic block 55 from 831 to 864 -- before reload
;;   ======================================================

;;	  0--> b  0: i 831 loc r345                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 832 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 833 loc r403                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 834 loc r402                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 835 loc D#31                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 836 loc D#32                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 837 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 839 r201=r193-r403                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 838 r200=r195-r402                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  2--> b  0: i 840 r704=r201*r201                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i 842 r0={r200*r200+r704}                     :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-2)
;;	  5--> b  0: i 843 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i2071 r1032=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 845 s0=r1032                                :cortex_m4_ex_v*2:GENERAL_REGS+0(-2)VFP_LO_REGS+2(2)
;;	  8--> b  0: i 846 {s0=call [`sqrt'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+2(0)
;;	  9--> b  0: i2072 r1033=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(-2)
;;	 10--> b  0: i 848 r0=r1033                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 849 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i2073 r1034=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 850 r362=r1034                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 14--> b  0: i 852 loc r362                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 853 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 854 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 855 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 856 loc r183                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 857 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 859 r2=4.71238499999999937983830022858455777168273925781e+0:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 860 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 861 {r0=call [`__aeabi_dcmpge'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 18--> b  0: i2074 r1035=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 864 {pc={(r1035!=0)?L876:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 831
;;   new tail = 864

;;   ======================================================
;;   -- basic block 56 from 867 to 872 -- before reload
;;   ======================================================

;;	  0--> b  0: i 867 r2=1.57079499999999994130917002621572464704513549805e+0:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 868 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 869 {r0=call [`__aeabi_dcmple'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  3--> b  0: i2075 r1036=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 872 {pc={(r1036==0)?L2153:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 867
;;   new tail = 872

;;   ======================================================
;;   -- basic block 57 from 878 to 2154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 878 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 894 r363=r183*r404                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i 880 r716=r355/r416                          :nothing:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 884 r720=r416*r716+r416                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 885 r397=flt(r720)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 886 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 887 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 888 r721=r397-r195                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 889 r398={r183*r721+r193}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  7--> b  0: i 890 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 891 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 892 loc flt(D#9)                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 893 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1886 loc r183*D#30                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 895 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i2154 pc=L1004                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 878
;;   new tail = 2154

;;   ======================================================
;;   -- basic block 58 from 900 to 2156 -- before reload
;;   ======================================================

;;	  0--> b  0: i 900 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 901 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 903 r727=r355/r416                          :nothing:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 905 r729=r355-r416*r727                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 907 r0=r355-r729                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 908 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 910 r2=1.00000000000000004792173602385929598312941379845e-4:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 912 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 915 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i2076 r1037=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 916 r397=r1037                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  9--> b  0: i 918 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 919 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 924 r735=-r416                              :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 925 r404=flt(r735)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 12--> b  0: i 920 r734=r397-r195                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	 13--> b  0: i 928 r363=r183*r404                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 14--> b  0: i 921 r398={r183*r734+r193}                   :cortex_m4_ex_v,cortex_m4_v*2:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 14--> b  0: i 922 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 923 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1887 loc flt(r735)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 926 loc D#30                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 927 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1885 loc r183*D#30                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 929 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i2156 pc=L1004                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 900
;;   new tail = 2156

;;   ======================================================
;;   -- basic block 62 from 968 to 2158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 968 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 969 loc 1.5e+1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 970 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 971 r173=r220                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 972 loc D#33                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 973 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 974 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 975 loc 1.5e+1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 976 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 977 loc D#30                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 978 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2158 pc=L1015                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 968
;;   new tail = 2158

;;   ======================================================
;;   -- basic block 64 from 19 to 2160 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 r173=r420                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2160 pc=L1015                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 19
;;   new tail = 2160

;;   ======================================================
;;   -- basic block 65 from 1006 to 2162 -- before reload
;;   ======================================================

;;	  0--> b  0: i1006 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1007 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1008 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1009 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1010 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1011 loc D#30                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1012 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r420=0xf                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 960 r986=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2162 pc=L998                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1006
;;   new tail = 2162

;;   ======================================================
;;   -- basic block 66 from 1017 to 1043 -- before reload
;;   ======================================================

;;	  0--> b  0: i1017 loc r173                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1018 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1019 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1020 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1021 loc D#29                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1022 loc D#30                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1023 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1025 r222=r193-r398                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i1024 r221=r195-r397                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  2--> b  0: i1026 r743=r222*r222                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1028 r0={r221*r221+r743}                     :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-2)
;;	  5--> b  0: i1029 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i2077 r1038=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1031 s0=r1038                                :cortex_m4_ex_v*2:GENERAL_REGS+0(-2)VFP_LO_REGS+2(2)
;;	  8--> b  0: i1032 {s0=call [`sqrt'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+2(0)
;;	  9--> b  0: i2078 r1039=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(-2)
;;	 10--> b  0: i1034 r0=r1039                                :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1035 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i2079 r1040=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1036 r340=r1040                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 14--> b  0: i1038 loc r340                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1039 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1040 loc 1.0e+0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1041 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i2206 vfpcc=cmp(r362,r340)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i2207 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i1043 pc={(cc>0)?L1850:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 1017
;;   new tail = 1043

;;   ======================================================
;;   -- basic block 67 from 21 to 2164 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 r398=r403                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i  23 r397=r402                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i  24 r340=r362                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  3--> b  0: i  21 r173=r345                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 r347=1.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  5--> b  0: i2164 pc=L1045                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 22
;;   new tail = 2164

;;   ======================================================
;;   -- basic block 68 from 20 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 r347=5.0e-1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 20
;;   new tail = 20

;;   ======================================================
;;   -- basic block 69 from 1047 to 1075 -- before reload
;;   ======================================================

;;	  0--> b  0: i1047 loc r347                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1048 loc r173                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1049 loc r398                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1050 loc r397                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1051 loc r340                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1052 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1053 s0=r340                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1054 {s0=call [`visibility'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2080 r1041=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i1055 r364=r1041                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  4--> b  0: i1056 loc r364                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1057 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1063 r750=r340*r418                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  6--> b  0: i1067 r751=3.2e+1                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i1073 r752=1.0e+2                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  8--> b  0: i1059 r227=[r970]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i1060 r748=0x64                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1061 r747=r748*r227                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1062 r749=flt(r747)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 11--> b  0: i1884 loc r749/r750                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1064 r348=r749/r750                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 13--> b  0: i1065 loc D#28                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1066 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1068 r365=r751/r348                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 28--> b  0: i1069 loc r365                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1070 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1071 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1072 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i2204 vfpcc=cmp(r348,r752)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i2205 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1075 pc={(cc>0)?L1085:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 31
;;   new head = 1047
;;   new tail = 1075

;;   ======================================================
;;   -- basic block 70 from 1078 to 2166 -- before reload
;;   ======================================================

;;	  0--> b  0: i1079 r755=5.0e+1                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1078 r754=5.0e-1                             :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  2--> b  0: i1080 r423={-r348*r754+r755}                  :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  3--> b  0: i  29 r393=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i1081 r756=r348+r423                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  8--> b  0: i1082 r389=fix(fix(r756))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  9--> b  0: i2166 pc=L1097                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 1079
;;   new tail = 2166

;;   ======================================================
;;   -- basic block 71 from 1087 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i1087 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1088 loc D#28-1.0e+2                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1089 loc D#14*5.0e-1                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1090 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1091 loc 1.0e+2                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1093 r757=r348-r752                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i1095 r760=5.0e-1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1094 r759=r757*r365                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  3--> b  0: i  27 r423=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i1883 loc 1.0e+2                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1096 r393=r759*r760                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(-1)
;;	  5--> b  0: i  28 r348=r752                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  6--> b  0: i  26 r389=r748                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 1087
;;   new tail = 26

;;   ======================================================
;;   -- basic block 72 from 1099 to 1117 -- before reload
;;   ======================================================

;;	  0--> b  0: i1099 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1100 loc D#28                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1102 loc D#28*5.0e-1                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1103 loc 5.0e+1-D#8                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1104 loc D#7                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1106 loc D#6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1110 r366=flt(r227)*3.125e-2                 :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  0--> b  0: i1111 loc r366                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1113 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1115 r763=1.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i2202 vfpcc=cmp(r347,r763)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	  3--> b  0: i2203 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1117 pc={(cc!=0)?L1146:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 1099
;;   new tail = 1117

;;   ======================================================
;;   -- basic block 73 from 1119 to 1135 -- before reload
;;   ======================================================

;;	  0--> b  0: i1119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1120 r764=r397/r366                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  1--> b  0: i1131 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i1121 r765=fix(fix(r764))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	 17--> b  0: i1122 {cc=cmp(0-r765,0);r768=0-r765;}         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i1123 r767=r765&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i1124 r769=r768&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i1125 r767={(cc>=0)?-r769:r767}               :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i1126 r349=flt(r767)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 21--> b  0: i1127 loc r349                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i1128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i2011 r2=r990                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 23--> b  0: i1132 {r0=call [`__aeabi_dcmplt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 24--> b  0: i2081 r1042=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i1135 {pc={(r1042==0)?L1184:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 25
;;   new head = 1119
;;   new tail = 1135

;;   ======================================================
;;   -- basic block 74 from 1140 to 2168 -- before reload
;;   ======================================================

;;	  0--> b  0: i1140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1141 r772=3.1e+1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1142 r349=r772-r349                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  1--> b  0: i1143 loc r349                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2168 pc=L1184                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1140
;;   new tail = 2168

;;   ======================================================
;;   -- basic block 75 from 1148 to 1164 -- before reload
;;   ======================================================

;;	  0--> b  0: i1148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1149 r773=r398/r366                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 15--> b  0: i1150 r774=fix(fix(r773))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 17--> b  0: i1151 {cc=cmp(0-r774,0);r777=0-r774;}         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i1152 r776=r774&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i1153 r778=r777&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i1154 r776={(cc>=0)?-r778:r776}               :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i1155 r349=flt(r776)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 21--> b  0: i1156 loc r349                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i1157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i1159 r2=1.57079499999999994130917002621572464704513549805e+0:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 23--> b  0: i1160 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 24--> b  0: i1161 {r0=call [`__aeabi_dcmpgt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 25--> b  0: i2082 r1043=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i1164 {pc={(r1043==0)?L1184:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 26
;;   new head = 1148
;;   new tail = 1164

;;   ======================================================
;;   -- basic block 76 from 1170 to 1175 -- before reload
;;   ======================================================

;;	  0--> b  0: i1171 r0=r181                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1170 r2=4.71238499999999937983830022858455777168273925781e+0:cortex_m4_ex*3:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i1172 {r0=call [`__aeabi_dcmplt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  3--> b  0: i2083 r1044=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1175 {pc={(r1044==0)?L1184:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 1171
;;   new tail = 1175

;;   ======================================================
;;   -- basic block 77 from 1180 to 1183 -- before reload
;;   ======================================================

;;	  0--> b  0: i1180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1181 r783=3.1e+1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1182 r349=r783-r349                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  1--> b  0: i1183 loc r349                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1180
;;   new tail = 1183

;;   ======================================================
;;   -- basic block 78 from 1186 to 1218 -- before reload
;;   ======================================================

;;	  0--> b  0: i1186 loc r349                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1188 loc fix(r339+3.0e+1*1.6666667461395263671875e+0):nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1190 loc fix(r339+3.0e+1*1.6666667461395263671875e+0):nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1191 r785=3.0e+1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1192 r784=r339+r785                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i1193 r787=1.6666667461395263671875e+0        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  4--> b  0: i1194 r786=r784*r787                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  6--> b  0: i1196 r0=fix(fix(r786))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  7--> b  0: i1197 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1199 r2=2.39999999999999991118215802998747676610946655273e+0:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1201 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1205 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i2084 r1045=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1206 r368=r1045                              :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1208 loc r368                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1210 loc r368                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1212 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1213 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1214 loc D#6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i2200 vfpcc=cmp(r348,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i2201 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i1218 pc={(cc>0)?L1244:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 1186
;;   new tail = 1218

;;   ======================================================
;;   -- basic block 79 from 1220 to 1240 -- before reload
;;   ======================================================

;;	  0--> b  0: i1220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1221 loc D#15                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1222 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1223 loc r368                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1225 loc r368                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1227 loc D#15                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1229 loc r368                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1230 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1231 loc r368                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1232 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1234 r794=[r967]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1235 r353=r794-r346                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i1236 loc r353                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2198 vfpcc=cmp(r353,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2199 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1240 pc={(unge(cc,0))?L2170:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 1220
;;   new tail = 1240

;;   ======================================================
;;   -- basic block 80 from 2172 to 2172 -- before reload
;;   ======================================================

;;	  0--> b  0: i2172 pc=L1376                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 2172
;;   new tail = 2172

;;   ======================================================
;;   -- basic block 81 from 1246 to 1340 -- before reload
;;   ======================================================

;;	  0--> b  0: i1246 r216=r347*r364                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  1--> b  0: i  31 r279=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1247 r429=fix(fix(r349))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  3--> b  0: i1276 r982=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1304 r983=`t_wall'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  30 r394=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i1340 r984=2.39999999999999991118215802998747676610946655273e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 1246
;;   new tail = 1340

;;   ======================================================
;;   -- basic block 88 from 2179 to 2179 -- before reload
;;   ======================================================

;;	  0--> b  0: i2179 pc=L1372                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 2179
;;   new tail = 2179

;;   ======================================================
;;   -- basic block 89 from 1378 to 2181 -- before reload
;;   ======================================================

;;	  0--> b  0: i1378 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1379 r0=r353                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  1--> b  0: i1380 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2014 r2=r990                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1384 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1388 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2088 r1049=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1389 r353=r1049                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i1391 loc r353                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i2181 pc=L1421                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 1378
;;   new tail = 2181

;;   ======================================================
;;   -- basic block 90 from 1396 to 1406 -- before reload
;;   ======================================================

;;	  0--> b  0: i1396 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1397 r0=r353                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1398 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2089 r1050=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1399 r283=r1050                              :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2012 r2=r990                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1403 {r0=call [`__aeabi_dcmpgt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  7--> b  0: i2090 r1051=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1406 {pc={(r1051==0)?L1421:pc};clobber cc;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 1396
;;   new tail = 1406

;;   ======================================================
;;   -- basic block 91 from 1411 to 1420 -- before reload
;;   ======================================================

;;	  0--> b  0: i1411 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1413 r0=r283                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i2013 r2=r990                                 :cortex_m4_ex_v*2:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i1414 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1417 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2091 r1052=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1418 r353=r1052                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  0: i1420 loc r353                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 1411
;;   new tail = 1420

;;   ======================================================
;;   -- basic block 92 from 1423 to 1503 -- before reload
;;   ======================================================

;;	  0--> b  0: i1423 loc r353                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1424 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1425 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1426 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1427 s0=r346                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1428 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i2092 r1053=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  3--> b  0: i1432 s0=r353                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1429 r369=r1053                              :cortex_m4_ex_v*2:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  4--> b  0: i1430 loc r369                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1431 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1433 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  6--> b  0: i2093 r1054=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i1434 r370=r1054                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  8--> b  0: i1435 loc r370                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1436 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1437 s0=r346                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 10--> b  0: i1438 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 11--> b  0: i2094 r1055=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 12--> b  0: i1442 r0=r369                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1439 r371=r1055                              :cortex_m4_ex_v*2:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	 13--> b  0: i1440 loc r371                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1441 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1443 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i2015 r2=r992                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i1447 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1450 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i2095 r1056=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i1451 r372=r1056                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 20--> b  0: i1453 loc r372                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i1454 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i1455 r0=r371                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i1456 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i2016 r2=r992                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 24--> b  0: i1460 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 25--> b  0: i1463 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i2096 r1057=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1464 r373=r1057                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 28--> b  0: i1466 loc r373                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1467 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i1469 r0=[r971]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1470 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 31--> b  0: i2017 r2=r993                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1474 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 33--> b  0: i1477 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 34--> b  0: i2097 r1058=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1478 r374=r1058                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 36--> b  0: i1480 loc r374                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1481 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i1483 r0=[r972]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i1484 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i2018 r2=r993                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 40--> b  0: i1488 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 41--> b  0: i1491 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 42--> b  0: i2098 r1059=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1492 r375=r1059                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 44--> b  0: i1494 loc r375                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1495 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1496 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1497 loc D#28+D#7                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1498 loc fix(D#5)                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1499 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i1502 cc=cmp(r389,0x63)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 46--> b  0: i1503 pc={(cc<=0)?L1522:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 46
;;   new head = 1423
;;   new tail = 1503

;;   ======================================================
;;   -- basic block 93 from 1505 to 1518 -- before reload
;;   ======================================================

;;	  0--> b  0: i1505 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1506 r857=1.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1507 r339=r339+r857                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  1--> b  0: i1508 loc r339                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1509 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1510 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1511 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1512 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1513 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1514 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1515 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1517 {cc=cmp(r463-0x1,0);r463=r463-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1518 pc={(cc!=0)?L1802:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1505
;;   new tail = 1518

;;   ======================================================
;;   -- basic block 94 from 2185 to 2185 -- before reload
;;   ======================================================

;;	  0--> b  0: i2185 pc=L2184                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 2185
;;   new tail = 2185

;;   ======================================================
;;   -- basic block 95 from 1526 to 1527 -- before reload
;;   ======================================================

;;	  0--> b  0: i1526 cc=cmp(r389,0x3e)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1527 pc={(cc>0)?L1962:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1526
;;   new tail = 1527

;;   ======================================================
;;   -- basic block 96 from 1946 to 2187 -- before reload
;;   ======================================================

;;	  0--> b  0: i1536 r860=5.0e+1                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1946 r969=`t_wall'                           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i1947 r968=`t_floor'                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1603 r981=2.39999999999999991118215802998747676610946655273e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i2187 pc=L1665                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 1536
;;   new tail = 2187

;;   ======================================================
;;   -- basic block 97 from 1944 to 2189 -- before reload
;;   ======================================================

;;	  0--> b  0: i1944 r969=`t_wall'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1945 r968=`t_floor'                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2189 pc=L1668                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1944
;;   new tail = 2189

;;   ======================================================
;;   -- basic block 98 from 1529 to 1667 -- before reload
;;   ======================================================

;;	  0--> b  0: i1529 loc r389                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1530 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1531 loc 1.0e+0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1532 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1533 loc flt(r389)-5.0e+1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1534 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1535 r858=flt(r389)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1994 s0=3.0e+1                               :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1537 r859=r858-r860                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  4--> b  0: i1538 r296=r859*r370                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1539 loc r372/r296+r374                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1540 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1541 loc r373/r296+r375                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1542 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1543 r861=r373/r296                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i1548 r866=r372/r296                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 21--> b  0: i1544 r862=r861+r375                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 22--> b  0: i1549 r867=r866+r374                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 23--> b  0: i1545 r863=fix(fix(r862))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	 25--> b  0: i1546 r864=r863&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i1550 r868=fix(fix(r867))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 28--> b  0: i1551 r869=r868&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i1552 r870=r864<<0x5+r869                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1555 r873=r870<<0x1+r870                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1557 loc r873                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1558 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1559 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1560 loc 3.0e+1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1561 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1563 {s0=call [`visibility'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 32--> b  0: i2099 r1060=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 34--> b  0: i1564 r380=r1060                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 34--> b  0: i1565 loc r380                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i1566 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i1829 loc [r873+`t_floor']                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i1567 loc fix(flt(zxn(D#16))*r380)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i1568 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1569 r309=r873+0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1830 loc [r309+`t_floor']                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1570 loc fix(flt(zxn(D#17))*r380)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1571 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1572 r314=r873+0x2                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1831 loc [r314+`t_floor']                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1573 loc fix(flt(zxn(D#18))*r380)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1574 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1575 loc r389                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1576 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1577 loc fix(flt(r389)*2.39999999999999991118215802998747676610946655273e+0):nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1578 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i1585 r880=zxn([r968+r309])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i1586 r881=flt(r880)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 41--> b  0: i1587 r882=r881*r380                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 42--> b  0: i1580 r875=zxn([r968+r314])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 44--> b  0: i1581 r876=flt(r875)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 46--> b  0: i1582 r877=r876*r380                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 47--> b  0: i1590 r885=zxn([r968+r873])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 49--> b  0: i1591 r886=flt(r885)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 51--> b  0: i1592 r887=r886*r380                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 52--> b  0: i1594 r2=fix(fix(r877))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 53--> b  0: i1595 r1=fix(fix(r882))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 54--> b  0: i1596 r0=fix(fix(r887))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 55--> b  0: i1597 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 56--> b  0: i2100 r1061=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1599 r889=zxn(r1061#0)                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 58--> b  0: i1600 r0=r389                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 59--> b  0: i1601 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 60--> b  0: i1995 r2=r981                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 61--> b  0: i1605 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 62--> b  0: i1608 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 63--> b  0: i2101 r1062=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 64--> b  0: i1610 r2=r889                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 65--> b  0: i1611 r1=r1062                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 66--> b  0: i1612 r0=r368                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1613 {call [`narisi_velik_kvadrat_stene'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1614 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1832 loc [r873+`t_wall']                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1615 loc fix(flt(zxn(D#19))*r380)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1616 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1833 loc [r309+`t_wall']                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1617 loc fix(flt(zxn(D#20))*r380)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1618 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1834 loc [r314+`t_wall']                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1619 loc fix(flt(zxn(D#21))*r380)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1620 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1621 loc 0x64-r389                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1622 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1623 loc fix(flt(0x64-r389)*2.39999999999999991118215802998747676610946655273e+0):nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i1624 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 68--> b  0: i1626 r894=zxn([r969+r314])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 70--> b  0: i1627 r895=flt(r894)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 71--> b  0: i1631 r899=zxn([r969+r309])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i1632 r900=flt(r899)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 74--> b  0: i1636 r904=zxn([r969+r873])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 76--> b  0: i1637 r905=flt(r904)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 77--> b  0: i1628 r896=r895*r380                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 78--> b  0: i1633 r901=r900*r380                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 79--> b  0: i1638 r906=r905*r380                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 80--> b  0: i1640 r2=fix(fix(r896))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 81--> b  0: i1641 r1=fix(fix(r901))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 82--> b  0: i1642 r0=fix(fix(r906))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 83--> b  0: i1643 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 84--> b  0: i2102 r1063=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 85--> b  0: i1645 r908=zxn(r1063#0)                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 86--> b  0: i1647 r0=0x64-r389                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 87--> b  0: i1662 r389=r389+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 88--> b  0: i1648 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:@GENERAL_REGS+2(1)@VFP_LO_REGS+0(0)
;;	 89--> b  0: i1996 r2=r981                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 90--> b  0: i1652 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 91--> b  0: i1655 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 92--> b  0: i2103 r1064=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 93--> b  0: i1657 r2=r908                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 94--> b  0: i1658 r1=r1064                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 95--> b  0: i1659 r0=r368                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 96--> b  0: i1660 {call [`narisi_velik_kvadrat_stene'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 96--> b  0: i1661 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 96--> b  0: i1663 loc r389                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 96--> b  0: i1664 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 97--> b  0: i1666 cc=cmp(r389,0x3f)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 98--> b  0: i1667 pc={(cc!=0)?L1665:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 98
;;   new head = 1529
;;   new tail = 1667

;;   ======================================================
;;   -- basic block 99 from 1678 to 1736 -- before reload
;;   ======================================================

;;	  0--> b  0: i1678 r915=5.0e+1                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1736 r979=2.39999999999999991118215802998747676610946655273e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1678
;;   new tail = 1736

;;   ======================================================
;;   -- basic block 100 from 1671 to 1797 -- before reload
;;   ======================================================

;;	  0--> b  0: i1671 loc r389                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1672 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1673 loc 1.0e+0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1674 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1675 loc flt(r389)-5.0e+1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1676 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1677 r913=flt(r389)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1679 r914=r913-r915                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1680 r475=r914*r370                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1681 loc r372/r475+r374                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1682 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1683 loc r373/r475+r375                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1684 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1685 r916=r373/r475                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i1690 r921=r372/r475                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 21--> b  0: i1686 r917=r916+r375                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 22--> b  0: i1691 r922=r921+r374                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 23--> b  0: i1687 r918=fix(fix(r917))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	 25--> b  0: i1688 r919=r918&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i1692 r923=fix(fix(r922))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 28--> b  0: i1693 r924=r923&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i1694 r925=r919<<0x5+r924                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1697 r928=r925<<0x1+r925                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1699 loc r928                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1700 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1701 loc 1.0e+0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1702 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1835 loc r928+`t_floor'                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1703 loc fix(flt(zxn([D#22])))               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i1704 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1705 r457=r928+0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1836 loc r457+`t_floor'                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1706 loc fix(flt(zxn([D#23])))               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1707 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1708 r452=r928+0x2                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1837 loc r452+`t_floor'                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1709 loc fix(flt(zxn([D#24])))               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1710 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1711 loc r389                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1712 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1713 loc fix(flt(r389)*2.39999999999999991118215802998747676610946655273e+0):nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i1714 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i1720 r934=zxn([r968+r457])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1721 r935=flt(r934)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 36--> b  0: i1716 r930=zxn([r968+r452])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 38--> b  0: i1717 r931=flt(r930)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 39--> b  0: i1724 r938=zxn([r968+r928])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i1725 r939=flt(r938)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 42--> b  0: i1727 r2=fix(fix(r931))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 43--> b  0: i1728 r1=fix(fix(r935))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 44--> b  0: i1729 r0=fix(fix(r939))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 45--> b  0: i1730 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 46--> b  0: i2104 r1065=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 47--> b  0: i1732 r941=zxn(r1065#0)                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 48--> b  0: i1733 r0=r389                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 49--> b  0: i1734 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 50--> b  0: i1992 r2=r979                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 51--> b  0: i1738 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 52--> b  0: i1741 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 53--> b  0: i2105 r1066=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 54--> b  0: i1743 r2=r941                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 55--> b  0: i1744 r1=r1066                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 56--> b  0: i1745 r0=r368                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1746 {call [`narisi_velik_kvadrat_stene'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1747 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1838 loc r928+`t_wall'                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1748 loc fix(flt(zxn([D#25])))               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1749 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1839 loc r457+`t_wall'                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1750 loc fix(flt(zxn([D#26])))               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1751 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1840 loc r452+`t_wall'                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1752 loc fix(flt(zxn([D#27])))               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1753 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1754 loc 0x64-r389                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1755 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1756 loc fix(flt(0x64-r389)*2.39999999999999991118215802998747676610946655273e+0):nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i1757 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 58--> b  0: i1759 r946=zxn([r969+r452])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 60--> b  0: i1760 r947=flt(r946)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 61--> b  0: i1763 r950=zxn([r969+r457])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 63--> b  0: i1764 r951=flt(r950)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 64--> b  0: i1767 r954=zxn([r969+r928])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 66--> b  0: i1768 r955=flt(r954)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 67--> b  0: i1770 r2=fix(fix(r947))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 68--> b  0: i1771 r1=fix(fix(r951))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 69--> b  0: i1772 r0=fix(fix(r955))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 70--> b  0: i1773 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 71--> b  0: i2106 r1067=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 72--> b  0: i1775 r957=zxn(r1067#0)                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i1777 r0=0x64-r389                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 74--> b  0: i1792 r389=r389+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 75--> b  0: i1778 {r0=call [`__aeabi_i2d'];use 0;clobber lr;}:cortex_m4_ex*3:@GENERAL_REGS+2(1)@VFP_LO_REGS+0(0)
;;	 76--> b  0: i1993 r2=r979                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 77--> b  0: i1782 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 78--> b  0: i1785 {r0=call [`__aeabi_d2iz'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 79--> b  0: i2107 r1068=r0                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 80--> b  0: i1787 r2=r957                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 81--> b  0: i1788 r1=r1068                                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 82--> b  0: i1789 r0=r368                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 83--> b  0: i1790 {call [`narisi_velik_kvadrat_stene'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 83--> b  0: i1791 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 83--> b  0: i1793 loc r389                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 83--> b  0: i1794 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 84--> b  0: i1796 cc=cmp(r389,0x64)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 85--> b  0: i1797 pc={(cc!=0)?L1795:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 85
;;   new head = 1671
;;   new tail = 1797

;;   ======================================================
;;   -- basic block 101 from 2192 to 2192 -- before reload
;;   ======================================================

;;	  0--> b  0: i2192 pc=L1798                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 2192
;;   new tail = 2192

;;   ======================================================
;;   -- basic block 102 from 1805 to 2194 -- before reload
;;   ======================================================

;;	  0--> b  0: i1806 r0=r339                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1807 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i2019 r2=r989                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1811 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1814 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i2108 r1069=r0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1816 s0=r1069                                :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i1817 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  8--> b  0: i2109 r1070=s0                                :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 10--> b  0: i1818 r418=r1070                              :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 11--> b  0: i1805 r416=[r970]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i2194 pc=L1819                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 1806
;;   new tail = 2194

;;   ======================================================
;;   -- basic block 103 from 1824 to 1827 -- before reload
;;   ======================================================

;;	  0--> b  0: i1824 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1826 r0=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1827 {call [`TIMUT_stopwatch_update'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1824
;;   new tail = 1827


;; Procedure interblock/speculative motions == 13/13 


starting the processing of deferred insns
ending the processing of deferred insns


drawMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={182d,159u} r1={199d,75u} r2={168d,42u} r3={158d,32u} r7={1d,103u} r12={250d} r13={1d,228u} r14={126d} r15={125d} r16={146d,40u} r17={130d,4u} r18={126d} r19={126d} r20={126d} r21={126d} r22={126d} r23={126d} r24={126d} r25={126d} r26={126d} r27={126d} r28={126d} r29={126d} r30={126d} r31={126d} r48={125d} r49={125d} r50={125d} r51={125d} r52={125d} r53={125d} r54={125d} r55={125d} r56={125d} r57={125d} r58={125d} r59={125d} r60={125d} r61={125d} r62={125d} r63={125d} r64={125d} r65={125d} r66={125d} r67={125d} r68={125d} r69={125d} r70={125d} r71={125d} r72={125d} r73={125d} r74={125d} r75={125d} r76={125d} r77={125d} r78={125d} r79={125d} r80={125d} r81={125d} r82={125d} r83={125d} r84={125d} r85={125d} r86={125d} r87={125d} r88={125d} r89={125d} r90={125d} r91={125d} r92={125d} r93={125d} r94={125d} r95={125d} r96={125d} r97={125d} r98={125d} r99={125d} r100={174d,33u} r101={135d,10u} r102={1d,103u} r103={1d,102u} r104={125d} r105={125d} r106={125d} r125={4d,7u} r146={1d,1u} r154={1d,1u} r160={2d,4u} r169={1d,1u} r171={1d,2u} r173={3d,4u} r181={3d,7u} r183={1d,8u,1e} r193={2d,6u} r195={2d,6u} r199={1d,2u} r200={1d,2u} r201={1d,2u} r216={1d,6u} r220={1d,2u} r221={1d,2u} r222={1d,2u} r227={1d,2u,1e} r279={2d,3u} r283={1d,1u} r296={1d,4u} r309={1d,4u,2e} r314={1d,4u,2e} r339={2d,8u,1e} r340={2d,5u} r341={2d,3u} r342={4d,4u} r343={3d,3u} r345={2d,2u} r346={3d,9u,3e} r347={2d,3u} r348={2d,7u,2e} r349={4d,8u} r350={3d,4u} r351={3d,4u} r352={3d,6u} r353={3d,8u,1e} r354={1d,6u} r355={1d,11u,2e} r356={1d,11u,2e} r357={1d,1u} r358={1d,1u} r359={1d,7u} r360={2d,6u} r361={2d,1u} r362={1d,3u} r363={2d,1u} r364={1d,2u} r365={1d,3u} r366={1d,3u} r368={1d,11u} r369={1d,2u} r370={1d,3u} r371={1d,2u} r372={1d,5u} r373={1d,5u} r374={1d,5u} r375={1d,5u} r380={1d,13u} r389={4d,26u} r393={3d,5u} r394={2d,4u} r395={1d,4u} r396={1d,2u} r397={4d,15u} r398={4d,14u} r400={1d,4u} r401={1d,2u} r402={3d,12u} r403={3d,15u} r404={3d,4u,1e} r408={2d,1u} r409={3d,3u,2e} r410={3d,3u,1e} r411={1d,2u} r412={3d,3u,2e} r413={3d,3u,1e} r416={3d,18u} r418={2d,1u} r420={2d,3u} r423={2d,3u} r429={1d,1u} r452={1d,4u,2e} r457={1d,4u,2e} r463={2d,2u} r475={1d,4u} r481={1d,1u} r483={1d,1u} r519={1d,1u} r521={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,2u} r537={1d,1u} r538={1d,2u,1e} r539={1d,1u} r540={1d,1u} r543={1d,1u} r545={1d,1u} r546={1d,1u} r548={1d,1u} r552={1d,1u} r553={1d,1u} r556={1d,2u,1e} r557={1d,1u} r558={1d,1u} r559={1d,2u} r561={1d,1u} r562={1d,1u} r563={1d,1u} r566={1d,1u} r568={1d,1u} r569={1d,1u} r571={1d,1u} r575={1d,1u} r576={1d,1u} r585={1d,1u} r586={1d,1u} r587={1d,2u} r589={1d,1u} r590={1d,2u,1e} r591={1d,1u} r592={1d,1u} r595={1d,1u} r597={1d,1u} r598={1d,1u} r600={1d,1u} r605={1d,1u} r606={1d,1u,1e} r609={1d,2u,1e} r610={1d,1u} r611={1d,1u} r612={1d,2u} r614={1d,1u} r615={1d,1u} r616={1d,1u} r619={1d,1u} r621={1d,1u} r622={1d,1u} r624={1d,1u} r627={1d,1u} r628={1d,1u,1e} r630={1d,1u} r632={1d,2u} r634={1d,1u} r636={1d,1u} r637={1d,1u} r639={1d,1u} r640={1d,2u} r642={1d,1u} r651={1d,1u} r664={1d,1u} r672={1d,1u} r674={1d,1u} r681={1d,1u} r682={1d,2u} r688={1d,1u} r692={1d,1u} r695={1d,1u} r696={1d,1u} r697={1d,1u} r701={1d,2u} r703={1d,1u} r704={1d,1u} r716={1d,1u} r720={1d,1u} r721={1d,1u} r727={1d,1u} r729={1d,1u} r734={1d,1u} r735={1d,2u} r736={1d,1u} r737={1d,1u} r741={1d,2u} r743={1d,1u} r747={1d,1u} r748={1d,2u} r749={1d,2u} r750={1d,2u} r751={1d,1u} r752={1d,3u} r754={1d,1u} r755={1d,1u} r756={1d,1u} r757={1d,1u} r759={1d,1u,1e} r760={1d,1u} r763={1d,1u} r764={1d,1u} r765={1d,3u} r767={2d,2u} r768={1d,1u} r769={1d,1u} r772={1d,1u} r773={1d,1u} r774={1d,3u} r776={2d,2u} r777={1d,1u} r778={1d,1u} r783={1d,1u} r784={1d,1u,1e} r785={1d,1u} r786={1d,1u} r787={1d,1u} r794={1d,1u} r796={1d,1u} r798={1d,2u} r801={1d,5u,4e} r803={1d,1u} r804={1d,1u} r805={1d,1u} r807={1d,2u} r808={1d,1u} r809={1d,1u} r810={1d,1u} r813={1d,1u} r814={1d,1u} r815={1d,1u} r817={1d,1u} r818={1d,1u} r819={1d,1u} r821={1d,2u} r822={1d,1u} r823={1d,1u} r824={1d,1u} r827={1d,1u} r828={1d,1u} r829={1d,1u} r830={1d,1u} r833={1d,2u} r834={1d,1u} r857={1d,1u} r858={1d,1u,1e} r859={1d,1u} r860={1d,1u} r861={1d,1u} r862={1d,1u} r863={1d,1u} r864={1d,1u} r866={1d,1u} r867={1d,1u} r868={1d,1u} r869={1d,1u} r870={1d,2u} r873={1d,7u,2e} r875={1d,1u} r876={1d,1u} r877={1d,1u} r880={1d,1u} r881={1d,1u} r882={1d,1u} r885={1d,1u} r886={1d,1u} r887={1d,1u} r889={1d,1u} r894={1d,1u} r895={1d,1u} r896={1d,1u} r899={1d,1u} r900={1d,1u} r901={1d,1u} r904={1d,1u} r905={1d,1u} r906={1d,1u} r908={1d,1u} r913={1d,1u,1e} r914={1d,1u} r915={1d,1u} r916={1d,1u} r917={1d,1u} r918={1d,1u} r919={1d,1u} r921={1d,1u} r922={1d,1u} r923={1d,1u} r924={1d,1u} r925={1d,2u} r928={1d,7u,2e} r930={1d,1u} r931={1d,1u} r934={1d,1u} r935={1d,1u} r938={1d,1u} r939={1d,1u} r941={1d,1u} r946={1d,1u} r947={1d,1u} r950={1d,1u} r951={1d,1u} r954={1d,1u} r955={1d,1u} r957={1d,1u} r967={4d,19u} r968={2d,6u} r969={2d,6u} r970={2d,4u} r971={1d,10u} r972={1d,10u} r973={2d,4u} r979={1d,2u} r981={1d,2u} r982={1d,2u} r983={1d,2u} r984={1d,1u} r986={1d,1u} r987={1d,2u} r988={1d,1u} r989={1d,2u} r990={1d,7u} r992={1d,2u} r993={1d,2u} r996={1d,1u} r997={1d,1u} r998={1d,1u} r999={1d,1u} r1000={1d,1u} r1001={1d,1u} r1002={1d,1u} r1003={1d,1u} r1004={1d,1u} r1005={1d,1u} r1006={1d,1u} r1007={1d,1u} r1008={1d,1u} r1009={1d,1u} r1010={1d,1u} r1011={1d,1u} r1012={1d,1u} r1013={1d,1u} r1014={1d,1u} r1015={1d,1u} r1016={1d,1u} r1017={1d,1u} r1018={1d,1u} r1019={1d,2u} r1020={1d,1u} r1021={1d,1u} r1022={1d,1u} r1023={1d,1u} r1024={1d,1u} r1025={1d,1u} r1026={1d,1u} r1027={1d,1u} r1028={1d,1u} r1029={1d,1u} r1030={1d,1u} r1031={1d,1u} r1032={1d,1u} r1033={1d,1u} r1034={1d,1u} r1035={1d,1u} r1036={1d,1u} r1037={1d,1u} r1038={1d,1u} r1039={1d,1u} r1040={1d,1u} r1041={1d,1u} r1042={1d,1u} r1043={1d,1u} r1044={1d,1u} r1045={1d,1u} r1046={1d,1u} r1047={1d,1u} r1048={1d,1u} r1049={1d,1u} r1050={1d,1u} r1051={1d,1u} r1052={1d,1u} r1053={1d,1u} r1054={1d,1u} r1055={1d,1u} r1056={1d,1u} r1057={1d,1u} r1058={1d,1u} r1059={1d,1u} r1060={1d,1u} r1061={1d,1u} r1062={1d,1u} r1063={1d,1u} r1064={1d,1u} r1065={1d,1u} r1066={1d,1u} r1067={1d,1u} r1068={1d,1u} r1069={1d,1u} r1070={1d,1u} 
;;    total ref usage 12720{10903d,1771u,46e} in 1358{1233 regular + 125 call} insns.
(note 1 0 35 NOTE_INSN_DELETED)
(note 35 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 35 74 2 NOTE_INSN_FUNCTION_BEG)
(note 74 3 37 2 NOTE_INSN_DELETED)
(debug_insn 37 74 62 2 (debug_marker) "../System/ray_funkcije.c":72:2 -1
     (nil))
(insn 62 37 67 2 (set (reg/f:SI 971)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>)) "../System/ray_funkcije.c":79:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 62 39 2 (set (reg/f:SI 972)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>)) "../System/ray_funkcije.c":80:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 67 40 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ray_funkcije.c":72:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 40 39 41 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000005e0e800 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":72:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000005e0e800 TIMUT_stopwatch_set_time_mark>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 41 40 42 2 (debug_marker) "../System/ray_funkcije.c":73:2 -1
     (nil))
(debug_insn 42 41 43 2 (var_location:SF dx (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":73:8 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:SF dy (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":73:16 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SF d1 (const_double:SF 1.0e+4 [0x0.9c4p+14])) "../System/ray_funkcije.c":73:24 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SF d2 (const_double:SF 1.0e+4 [0x0.9c4p+14])) "../System/ray_funkcije.c":73:36 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SF rvx (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":73:48 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SF rvy (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":73:57 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SF dof (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":73:66 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SF newAngle (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":74:4 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SF rhx (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":74:18 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SF rhy (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":74:27 -1
     (nil))
(debug_insn 52 51 53 2 (var_location:SF d (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":74:36 -1
     (nil))
(debug_insn 53 52 54 2 (var_location:SF rx (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":74:43 -1
     (nil))
(debug_insn 54 53 55 2 (var_location:SF ry (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":74:51 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../System/ray_funkcije.c":75:2 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI wx (const_int 0 [0])) "../System/ray_funkcije.c":75:6 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI wy (const_int 0 [0])) "../System/ray_funkcije.c":75:14 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../System/ray_funkcije.c":76:2 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker) "../System/ray_funkcije.c":77:2 -1
     (nil))
(call_insn 60 59 61 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000006cc2300 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":77:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000006cc2300 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 61 60 63 2 (debug_marker) "../System/ray_funkcije.c":79:2 -1
     (nil))
(insn 63 61 68 2 (set (reg:SF 481 [ px ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":79:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 68 63 72 2 (set (reg:SF 483 [ py ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":80:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 72 68 64 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":83:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 72 65 2 (set (reg/v:SI 355 [ ipx ])
        (fix:SI (fix:SF (reg:SF 481 [ px ])))) "../System/ray_funkcije.c":79:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 481 [ px ])
        (nil)))
(debug_insn 65 64 66 2 (var_location:SI ipx (reg/v:SI 355 [ ipx ])) "../System/ray_funkcije.c":79:6 -1
     (nil))
(debug_insn 66 65 69 2 (debug_marker) "../System/ray_funkcije.c":80:2 -1
     (nil))
(insn 69 66 70 2 (set (reg/v:SI 356 [ ipy ])
        (fix:SI (fix:SF (reg:SF 483 [ py ])))) "../System/ray_funkcije.c":80:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 483 [ py ])
        (nil)))
(debug_insn 70 69 71 2 (var_location:SI ipy (reg/v:SI 356 [ ipy ])) "../System/ray_funkcije.c":80:6 -1
     (nil))
(debug_insn 71 70 73 2 (debug_marker) "../System/ray_funkcije.c":83:2 -1
     (nil))
(call_insn 73 71 2035 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":83:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2035 73 80 2 (set (reg:SI 996)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":83:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 80 2035 81 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 996)
            (const_int 39 [0x27]))) "../System/ray_funkcije.c":83:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 996)
        (nil)))
(jump_insn 81 80 82 2 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../System/ray_funkcije.c":83:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 145)
(note 82 81 86 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 86 82 83 3 NOTE_INSN_DELETED)
(debug_insn 83 86 84 3 (debug_marker) "../System/ray_funkcije.c":84:3 -1
     (nil))
(insn 84 83 85 3 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/ray_funkcije.c":84:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 85 84 2036 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":84:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2036 85 92 3 (set (reg:SI 997)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":84:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 92 2036 93 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 997)
            (const_int 39 [0x27]))) "../System/ray_funkcije.c":84:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 997)
        (nil)))
(jump_insn 93 92 1957 3 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 2110)
            (pc))) "../System/ray_funkcije.c":84:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 2110)
(note 1957 93 1942 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 1942 1957 2111 4 (set (reg/f:SI 967)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>)) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2111 1942 2112 4 (set (pc)
        (label_ref 109)) 284 {*arm_jump}
     (nil)
 -> 109)
(barrier 2112 2111 2110)
(code_label 2110 2112 94 5 115 (nil) [1 uses])
(note 94 2110 107 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 107 94 95 5 NOTE_INSN_DELETED)
(debug_insn 95 107 96 5 (debug_marker) "../System/ray_funkcije.c":85:4 -1
     (nil))
(insn 96 95 98 5 (set (reg/f:SI 967)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>)) "../System/ray_funkcije.c":85:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 96 99 5 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":85:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(call_insn/u 99 98 101 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":85:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 101 99 103 5 (set (reg:DF 2 r2)
        (const_double:DF 8.00000000000000016653345369377348106354475021362e-2 [0x0.a3d70a3d70a3d8p-3])) "../System/ray_funkcije.c":85:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 103 101 106 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":85:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 106 103 2037 5 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":85:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2037 106 108 5 (set (reg:SF 998)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":85:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 108 2037 109 5 (set (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])
        (reg:SF 998)) "../System/ray_funkcije.c":85:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 998)
        (nil)))
(code_label 109 108 110 6 22 (nil) [1 uses])
(note 110 109 114 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 114 110 111 6 NOTE_INSN_DELETED)
(debug_insn 111 114 112 6 (debug_marker) "../System/ray_funkcije.c":86:3 -1
     (nil))
(insn 112 111 113 6 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/ray_funkcije.c":86:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 113 112 2038 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":86:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2038 113 120 6 (set (reg:SI 999)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":86:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 120 2038 121 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 999)
            (const_int 60 [0x3c]))) "../System/ray_funkcije.c":86:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 999)
        (nil)))
(jump_insn 121 120 122 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../System/ray_funkcije.c":86:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 124 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 124 122 2113 7 (set (reg:SF 125 [ _13 ])
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":94:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(jump_insn 2113 124 2114 7 (set (pc)
        (label_ref 207)) 284 {*arm_jump}
     (nil)
 -> 207)
(barrier 2114 2113 127)
(code_label 127 2114 128 8 23 (nil) [1 uses])
(note 128 127 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 131 8 (debug_marker) "../System/ray_funkcije.c":87:4 -1
     (nil))
(insn 131 129 132 8 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":87:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(call_insn/u 132 131 134 8 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":87:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 134 132 136 8 (set (reg:DF 2 r2)
        (const_double:DF 8.00000000000000016653345369377348106354475021362e-2 [0x0.a3d70a3d70a3d8p-3])) "../System/ray_funkcije.c":87:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 136 134 139 8 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":87:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 139 136 2039 8 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":87:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2039 139 140 8 (set (reg:SF 1000)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":87:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 140 2039 142 8 (set (reg:SF 125 [ _13 ])
        (reg:SF 1000)) "../System/ray_funkcije.c":87:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1000)
        (nil)))
(insn 142 140 2115 8 (set (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])
        (reg:SF 125 [ _13 ])) "../System/ray_funkcije.c":87:10 737 {*thumb2_movsf_vfp}
     (nil))
(jump_insn 2115 142 2116 8 (set (pc)
        (label_ref 207)) 284 {*arm_jump}
     (nil)
 -> 207)
(barrier 2116 2115 145)
(code_label 145 2116 146 9 21 (nil) [1 uses])
(note 146 145 150 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 150 146 147 9 NOTE_INSN_DELETED)
(debug_insn 147 150 148 9 (debug_marker) "../System/ray_funkcije.c":89:3 -1
     (nil))
(insn 148 147 149 9 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/ray_funkcije.c":89:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 149 148 2040 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":89:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2040 149 156 9 (set (reg:SI 1001)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":89:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 156 2040 157 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1001)
            (const_int 39 [0x27]))) "../System/ray_funkcije.c":89:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1001)
        (nil)))
(jump_insn 157 156 1959 9 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 2117)
            (pc))) "../System/ray_funkcije.c":89:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 2117)
(note 1959 157 1943 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 1943 1959 2118 10 (set (reg/f:SI 967)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>)) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2118 1943 2119 10 (set (pc)
        (label_ref 173)) 284 {*arm_jump}
     (nil)
 -> 173)
(barrier 2119 2118 2117)
(code_label 2117 2119 158 11 116 (nil) [1 uses])
(note 158 2117 171 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 171 158 159 11 NOTE_INSN_DELETED)
(debug_insn 159 171 160 11 (debug_marker) "../System/ray_funkcije.c":90:4 -1
     (nil))
(insn 160 159 162 11 (set (reg/f:SI 967)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>)) "../System/ray_funkcije.c":90:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 160 163 11 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":90:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(call_insn/u 163 162 165 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":90:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 165 163 167 11 (set (reg:DF 2 r2)
        (const_double:DF 8.00000000000000016653345369377348106354475021362e-2 [0x0.a3d70a3d70a3d8p-3])) "../System/ray_funkcije.c":90:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 167 165 170 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":90:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 170 167 2041 11 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":90:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2041 170 172 11 (set (reg:SF 1002)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":90:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 172 2041 173 11 (set (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])
        (reg:SF 1002)) "../System/ray_funkcije.c":90:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1002)
        (nil)))
(code_label 173 172 174 12 25 (nil) [1 uses])
(note 174 173 178 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 178 174 175 12 NOTE_INSN_DELETED)
(debug_insn 175 178 176 12 (debug_marker) "../System/ray_funkcije.c":91:3 -1
     (nil))
(insn 176 175 177 12 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/ray_funkcije.c":91:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 177 176 2042 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":91:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2042 177 184 12 (set (reg:SI 1003)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":91:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 184 2042 185 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1003)
            (const_int 60 [0x3c]))) "../System/ray_funkcije.c":91:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1003)
        (nil)))
(jump_insn 185 184 186 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) "../System/ray_funkcije.c":91:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 191)
(note 186 185 188 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 188 186 2120 13 (set (reg:SF 125 [ _13 ])
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":94:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(jump_insn 2120 188 2121 13 (set (pc)
        (label_ref 207)) 284 {*arm_jump}
     (nil)
 -> 207)
(barrier 2121 2120 191)
(code_label 191 2121 192 14 26 (nil) [1 uses])
(note 192 191 193 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 193 192 195 14 (debug_marker) "../System/ray_funkcije.c":92:4 -1
     (nil))
(insn 195 193 196 14 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":92:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(call_insn/u 196 195 198 14 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":92:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 198 196 200 14 (set (reg:DF 2 r2)
        (const_double:DF 8.00000000000000016653345369377348106354475021362e-2 [0x0.a3d70a3d70a3d8p-3])) "../System/ray_funkcije.c":92:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 200 198 203 14 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":92:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 203 200 2043 14 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":92:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2043 203 204 14 (set (reg:SF 1004)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":92:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 204 2043 206 14 (set (reg:SF 125 [ _13 ])
        (reg:SF 1004)) "../System/ray_funkcije.c":92:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1004)
        (nil)))
(insn 206 204 207 14 (set (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])
        (reg:SF 125 [ _13 ])) "../System/ray_funkcije.c":92:10 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 207 206 208 15 24 (nil) [3 uses])
(note 208 207 209 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 209 208 210 15 (debug_marker) "../System/ray_funkcije.c":94:2 -1
     (nil))
(insn 210 209 2218 15 (set (reg:SF 519)
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":94:5 737 {*thumb2_movsf_vfp}
     (nil))
(insn 2218 210 2219 15 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 125 [ _13 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":94:5 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2219 2218 212 15 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":94:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 212 2219 216 15 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 2122)
            (pc))) "../System/ray_funkcije.c":94:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 2122)
(note 216 212 217 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 219 16 (debug_marker) "../System/ray_funkcije.c":95:3 -1
     (nil))
(insn 219 217 220 16 (set (reg:SF 521)
        (const_double:SF 6.28318023681640625e+0 [0x0.c90fdp+3])) "../System/ray_funkcije.c":95:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 220 219 221 16 (set (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])
        (reg:SF 521)) "../System/ray_funkcije.c":95:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 521)
        (nil)))
(debug_insn 221 220 222 16 (debug_marker) "../System/ray_funkcije.c":100:2 -1
     (nil))
(debug_insn 222 221 223 16 (var_location:SI fCheck (const_int 5 [0x5])) "../System/ray_funkcije.c":100:6 -1
     (nil))
(debug_insn 223 222 224 16 (debug_marker) "../System/ray_funkcije.c":101:2 -1
     (nil))
(debug_insn 224 223 225 16 (var_location:SI fCheckX (const_int 0 [0])) "../System/ray_funkcije.c":101:6 -1
     (nil))
(debug_insn 225 224 226 16 (var_location:SI fCheckY (const_int 0 [0])) "../System/ray_funkcije.c":101:19 -1
     (nil))
(debug_insn 226 225 227 16 (debug_marker) "../System/ray_funkcije.c":102:2 -1
     (nil))
(debug_insn 227 226 228 16 (var_location:SI fCheckX (const_int 5 [0x5])) -1
     (nil))
(debug_insn 228 227 9 16 (debug_marker) "../System/ray_funkcije.c":106:2 -1
     (nil))
(insn 9 228 10 16 (set (reg/v:SI 342 [ fCheckX ])
        (const_int 5 [0x5])) "../System/ray_funkcije.c":105:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 2123 16 (set (reg/v:SI 343 [ fCheckY ])
        (const_int -5 [0xfffffffffffffffb])) "../System/ray_funkcije.c":107:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2123 10 2124 16 (set (pc)
        (label_ref 300)) 284 {*arm_jump}
     (nil)
 -> 300)
(barrier 2124 2123 2122)
(code_label 2122 2124 232 17 117 (nil) [1 uses])
(note 232 2122 241 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 241 232 242 17 NOTE_INSN_DELETED)
(note 242 241 233 17 NOTE_INSN_DELETED)
(debug_insn 233 242 234 17 (debug_marker) "../System/ray_funkcije.c":96:7 -1
     (nil))
(insn 234 233 235 17 (set (reg:SF 0 r0)
        (reg:SF 125 [ _13 ])) "../System/ray_funkcije.c":96:17 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 235 234 238 17 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":96:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 238 235 240 17 (set (reg:DF 2 r2)
        (const_double:DF 6.28317999999999976523668010486289858818054199219e+0 [0x0.c90fcf80dc337p+3])) "../System/ray_funkcije.c":96:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 240 238 2044 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":96:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2044 240 243 17 (set (reg:SI 1005)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":96:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 243 2044 247 17 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1005)
                        (const_int 0 [0]))
                    (label_ref:SI 2125)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":96:10 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1005)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 2125)
(note 247 243 248 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 251 18 (debug_marker) "../System/ray_funkcije.c":97:3 -1
     (nil))
(insn 251 248 252 18 (set (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])
        (reg:SF 519)) "../System/ray_funkcije.c":97:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 519)
        (nil)))
(debug_insn 252 251 253 18 (debug_marker) "../System/ray_funkcije.c":100:2 -1
     (nil))
(debug_insn 253 252 254 18 (var_location:SI fCheck (const_int 5 [0x5])) "../System/ray_funkcije.c":100:6 -1
     (nil))
(debug_insn 254 253 255 18 (debug_marker) "../System/ray_funkcije.c":101:2 -1
     (nil))
(debug_insn 255 254 256 18 (var_location:SI fCheckX (const_int 0 [0])) "../System/ray_funkcije.c":101:6 -1
     (nil))
(debug_insn 256 255 257 18 (var_location:SI fCheckY (const_int 0 [0])) "../System/ray_funkcije.c":101:19 -1
     (nil))
(debug_insn 257 256 258 18 (debug_marker) "../System/ray_funkcije.c":102:2 -1
     (nil))
(debug_insn 258 257 259 18 (var_location:SI fCheckX (const_int 5 [0x5])) -1
     (nil))
(debug_insn 259 258 6 18 (debug_marker) "../System/ray_funkcije.c":106:2 -1
     (nil))
(insn 6 259 7 18 (set (reg/v:SI 342 [ fCheckX ])
        (const_int 5 [0x5])) "../System/ray_funkcije.c":105:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 2126 18 (set (reg/v:SI 343 [ fCheckY ])
        (reg/v:SI 342 [ fCheckX ])) "../System/ray_funkcije.c":109:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 5 [0x5])
        (nil)))
(jump_insn 2126 7 2127 18 (set (pc)
        (label_ref 300)) 284 {*arm_jump}
     (nil)
 -> 300)
(barrier 2127 2126 2125)
(code_label 2125 2127 263 19 118 (nil) [1 uses])
(note 263 2125 272 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 272 263 264 19 NOTE_INSN_DELETED)
(debug_insn 264 272 265 19 (debug_marker) "../System/ray_funkcije.c":100:2 -1
     (nil))
(debug_insn 265 264 266 19 (var_location:SI fCheck (const_int 5 [0x5])) "../System/ray_funkcije.c":100:6 -1
     (nil))
(debug_insn 266 265 267 19 (debug_marker) "../System/ray_funkcije.c":101:2 -1
     (nil))
(debug_insn 267 266 268 19 (var_location:SI fCheckX (const_int 0 [0])) "../System/ray_funkcije.c":101:6 -1
     (nil))
(debug_insn 268 267 269 19 (var_location:SI fCheckY (const_int 0 [0])) "../System/ray_funkcije.c":101:19 -1
     (nil))
(debug_insn 269 268 270 19 (debug_marker) "../System/ray_funkcije.c":102:2 -1
     (nil))
(insn 270 269 271 19 (set (reg:SF 16 s0)
        (reg:SF 125 [ _13 ])) "../System/ray_funkcije.c":102:6 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 271 270 2045 19 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":102:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2045 271 2216 19 (set (reg:SF 1006)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":102:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 2216 2045 2217 19 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 1006)
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":102:5 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 1006)
        (nil)))
(insn 2217 2216 275 19 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":102:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 275 2217 279 19 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 2128)
            (pc))) "../System/ray_funkcije.c":102:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 2128)
(note 279 275 280 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 20 (set (reg:SF 16 s0)
        (reg:SF 125 [ _13 ])) "../System/ray_funkcije.c":106:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 125 [ _13 ])
        (nil)))
(call_insn/u 281 280 2046 20 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":106:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2046 281 282 20 (set (reg:SF 1007)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":106:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 282 2046 4 20 (set (reg:SF 408 [ _739 ])
        (reg:SF 1007)) "../System/ray_funkcije.c":106:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1007)
        (nil)))
(insn 4 282 2129 20 (set (reg/v:SI 342 [ fCheckX ])
        (const_int -5 [0xfffffffffffffffb])) "../System/ray_funkcije.c":103:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2129 4 2130 20 (set (pc)
        (label_ref 292)) 284 {*arm_jump}
     (nil)
 -> 292)
(barrier 2130 2129 2128)
(code_label 2128 2130 286 21 119 (nil) [1 uses])
(note 286 2128 287 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 287 286 288 21 (debug_marker) "../System/ray_funkcije.c":105:3 -1
     (nil))
(debug_insn 288 287 289 21 (var_location:SI fCheckX (const_int 5 [0x5])) "../System/ray_funkcije.c":105:11 -1
     (nil))
(insn 289 288 290 21 (set (reg:SF 16 s0)
        (reg:SF 125 [ _13 ])) "../System/ray_funkcije.c":106:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 125 [ _13 ])
        (nil)))
(call_insn/u 290 289 2047 21 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":106:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2047 290 291 21 (set (reg:SF 1008)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":106:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 291 2047 5 21 (set (reg:SF 408 [ _739 ])
        (reg:SF 1008)) "../System/ray_funkcije.c":106:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1008)
        (nil)))
(insn 5 291 292 21 (set (reg/v:SI 342 [ fCheckX ])
        (const_int 5 [0x5])) "../System/ray_funkcije.c":105:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 292 5 293 22 34 (nil) [1 uses])
(note 293 292 294 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 294 293 295 22 (var_location:SI fCheckX (reg/v:SI 342 [ fCheckX ])) -1
     (nil))
(debug_insn 295 294 2214 22 (debug_marker) "../System/ray_funkcije.c":106:2 -1
     (nil))
(insn 2214 295 2215 22 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 408 [ _739 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":109:11 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 408 [ _739 ])
        (nil)))
(insn 2215 2214 1981 22 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":109:11 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(insn 1981 2215 300 22 (set (reg/v:SI 343 [ fCheckY ])
        (if_then_else:SI (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (const_int -5 [0xfffffffffffffffb])
            (const_int 5 [0x5]))) "../System/ray_funkcije.c":109:11 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (nil)))
(code_label 300 1981 301 23 29 (nil) [2 uses])
(note 301 300 306 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 306 301 302 23 NOTE_INSN_DELETED)
(debug_insn 302 306 303 23 (var_location:SI fCheckY (reg/v:SI 343 [ fCheckY ])) -1
     (nil))
(debug_insn 303 302 304 23 (debug_marker) "../System/ray_funkcije.c":111:2 -1
     (nil))
(insn 304 303 305 23 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":111:6 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 305 304 2048 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":111:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2048 305 312 23 (set (reg:SI 1009)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":111:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 312 2048 313 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1009)
            (const_int 60 [0x3c]))) "../System/ray_funkcije.c":111:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1009)
        (nil)))
(jump_insn 313 312 318 23 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 388)
            (pc))) "../System/ray_funkcije.c":111:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 388)
(note 318 313 323 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 323 318 329 24 NOTE_INSN_DELETED)
(note 329 323 333 24 NOTE_INSN_DELETED)
(note 333 329 337 24 NOTE_INSN_DELETED)
(note 337 333 319 24 NOTE_INSN_DELETED)
(debug_insn 319 337 321 24 (debug_marker) "../System/ray_funkcije.c":112:3 -1
     (nil))
(insn 321 319 326 24 (set (reg:SI 535)
        (const_int 1717986919 [0x66666667])) "../System/ray_funkcije.c":112:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 321 320 24 (set (reg:SI 538)
        (plus:SI (reg/v:SI 355 [ ipx ])
            (reg/v:SI 342 [ fCheckX ]))) "../System/ray_funkcije.c":112:26 7 {*arm_addsi3}
     (nil))
(insn 320 326 322 24 (set (reg/f:SI 973)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059e4990 map>)) "../System/ray_funkcije.c":112:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 322 320 328 24 (parallel [
            (set (reg:SI 534)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 356 [ ipy ]))
                            (sign_extend:DI (reg:SI 535)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":112:15 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 356 [ ipy ]))
                    (const_int 1717986919 [0x66666667]))
                (const_int 32 [0x20])))
        (nil)))
(insn 328 322 330 24 (parallel [
            (set (reg:SI 540)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 538))
                            (sign_extend:DI (reg:SI 535)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":112:37 71 {*smull_high}
     (expr_list:REG_DEAD (reg:SI 535)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 538))
                        (const_int 1717986919 [0x66666667]))
                    (const_int 32 [0x20])))
            (nil))))
(insn 330 328 331 24 (set (reg:SI 543)
        (ashiftrt:SI (reg:SI 538)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":112:37 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 538)
        (nil)))
(insn 331 330 324 24 (set (reg:SI 539)
        (minus:SI (ashiftrt:SI (reg:SI 540)
                (const_int 2 [0x2]))
            (reg:SI 543))) "../System/ray_funkcije.c":112:37 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 543)
        (expr_list:REG_DEAD (reg:SI 540)
            (nil))))
(insn 324 331 325 24 (set (reg:SI 537)
        (ashiftrt:SI (reg/v:SI 356 [ ipy ])
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":112:15 147 {*arm_shiftsi3}
     (nil))
(insn 325 324 332 24 (set (reg:SI 533)
        (minus:SI (ashiftrt:SI (reg:SI 534)
                (const_int 2 [0x2]))
            (reg:SI 537))) "../System/ray_funkcije.c":112:15 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 537)
        (expr_list:REG_DEAD (reg:SI 534)
            (nil))))
(insn 332 325 334 24 (set (reg:SI 545)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":112:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 334 332 336 24 (set (reg:SI 546)
        (plus:SI (mult:SI (reg:SI 545)
                (reg:SI 533))
            (reg/f:SI 973))) "../System/ray_funkcije.c":112:20 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 545)
        (expr_list:REG_DEAD (reg:SI 533)
            (nil))))
(insn 336 334 338 24 (set (reg:SI 548 [ map[_32][_34] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 546)
                    (reg:SI 539)) [0 map[_32][_34]+0 S1 A8]))) "../System/ray_funkcije.c":112:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 546)
        (expr_list:REG_DEAD (reg:SI 539)
            (nil))))
(jump_insn 338 336 339 24 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 548 [ map[_32][_34] ])
                        (const_int 0 [0]))
                    (label_ref 352)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":112:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 548 [ map[_32][_34] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 352)
(note 339 338 342 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 342 339 345 25 NOTE_INSN_DELETED)
(note 345 342 340 25 NOTE_INSN_DELETED)
(debug_insn 340 345 343 25 (debug_marker) "../System/ray_funkcije.c":113:4 -1
     (nil))
(insn 343 340 344 25 (set (reg:SF 16 s0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":113:25 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 344 343 2049 25 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":113:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2049 344 348 25 (set (reg:SF 1010)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":113:25 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 348 2049 347 25 (set (reg:SF 553 [ px ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":113:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 347 348 349 25 (set (reg:SF 552)
        (const_double:SF 2.0e+0 [0x0.8p+2])) "../System/ray_funkcije.c":113:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 349 347 351 25 (set (reg:SF 146 [ _40 ])
        (fma:SF (reg:SF 1010)
            (reg:SF 552)
            (reg:SF 553 [ px ]))) "../System/ray_funkcije.c":113:7 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 1010)
        (expr_list:REG_DEAD (reg:SF 553 [ px ])
            (expr_list:REG_DEAD (reg:SF 552)
                (nil)))))
(insn 351 349 352 25 (set (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])
        (reg:SF 146 [ _40 ])) "../System/ray_funkcije.c":113:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 146 [ _40 ])
        (nil)))
(code_label 352 351 353 26 37 (nil) [1 uses])
(note 353 352 360 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 360 353 365 26 NOTE_INSN_DELETED)
(note 365 360 369 26 NOTE_INSN_DELETED)
(note 369 365 373 26 NOTE_INSN_DELETED)
(note 373 369 354 26 NOTE_INSN_DELETED)
(debug_insn 354 373 358 26 (debug_marker) "../System/ray_funkcije.c":114:3 -1
     (nil))
(insn 358 354 357 26 (set (reg:SI 559)
        (const_int 1717986919 [0x66666667])) "../System/ray_funkcije.c":114:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 357 358 359 26 (set (reg:SI 556)
        (plus:SI (reg/v:SI 343 [ fCheckY ])
            (reg/v:SI 356 [ ipy ]))) "../System/ray_funkcije.c":114:16 7 {*arm_addsi3}
     (nil))
(insn 359 357 361 26 (parallel [
            (set (reg:SI 558)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 556))
                            (sign_extend:DI (reg:SI 559)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":114:27 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 556))
                    (const_int 1717986919 [0x66666667]))
                (const_int 32 [0x20])))
        (nil)))
(insn 361 359 362 26 (set (reg:SI 561)
        (ashiftrt:SI (reg:SI 556)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":114:27 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 556)
        (nil)))
(insn 362 361 364 26 (set (reg:SI 557)
        (minus:SI (ashiftrt:SI (reg:SI 558)
                (const_int 2 [0x2]))
            (reg:SI 561))) "../System/ray_funkcije.c":114:27 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 561)
        (expr_list:REG_DEAD (reg:SI 558)
            (nil))))
(insn 364 362 366 26 (parallel [
            (set (reg:SI 563)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 355 [ ipx ]))
                            (sign_extend:DI (reg:SI 559)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":114:37 71 {*smull_high}
     (expr_list:REG_DEAD (reg:SI 559)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 355 [ ipx ]))
                        (const_int 1717986919 [0x66666667]))
                    (const_int 32 [0x20])))
            (nil))))
(insn 366 364 367 26 (set (reg:SI 566)
        (ashiftrt:SI (reg/v:SI 355 [ ipx ])
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":114:37 147 {*arm_shiftsi3}
     (nil))
(insn 367 366 368 26 (set (reg:SI 562)
        (minus:SI (ashiftrt:SI (reg:SI 563)
                (const_int 2 [0x2]))
            (reg:SI 566))) "../System/ray_funkcije.c":114:37 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 566)
        (expr_list:REG_DEAD (reg:SI 563)
            (nil))))
(insn 368 367 370 26 (set (reg:SI 568)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":114:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 370 368 372 26 (set (reg:SI 569)
        (plus:SI (mult:SI (reg:SI 568)
                (reg:SI 557))
            (reg/f:SI 973))) "../System/ray_funkcije.c":114:32 57 {*mla}
     (expr_list:REG_DEAD (reg/f:SI 973)
        (expr_list:REG_DEAD (reg:SI 568)
            (expr_list:REG_DEAD (reg:SI 557)
                (nil)))))
(insn 372 370 374 26 (set (reg:SI 571 [ map[_42][_43] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 569)
                    (reg:SI 562)) [0 map[_42][_43]+0 S1 A8]))) "../System/ray_funkcije.c":114:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 569)
        (expr_list:REG_DEAD (reg:SI 562)
            (nil))))
(jump_insn 374 372 375 26 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 571 [ map[_42][_43] ])
                        (const_int 0 [0]))
                    (label_ref:SI 388)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":114:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 571 [ map[_42][_43] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 388)
(note 375 374 378 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 378 375 381 27 NOTE_INSN_DELETED)
(note 381 378 376 27 NOTE_INSN_DELETED)
(debug_insn 376 381 379 27 (debug_marker) "../System/ray_funkcije.c":115:4 -1
     (nil))
(insn 379 376 380 27 (set (reg:SF 16 s0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":115:25 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 380 379 2050 27 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":115:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2050 380 384 27 (set (reg:SF 1011)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":115:25 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 384 2050 383 27 (set (reg:SF 576 [ py ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":115:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 383 384 385 27 (set (reg:SF 575)
        (const_double:SF 2.0e+0 [0x0.8p+2])) "../System/ray_funkcije.c":115:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 385 383 387 27 (set (reg:SF 154 [ _49 ])
        (fma:SF (reg:SF 1011)
            (reg:SF 575)
            (reg:SF 576 [ py ]))) "../System/ray_funkcije.c":115:7 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 1011)
        (expr_list:REG_DEAD (reg:SF 576 [ py ])
            (expr_list:REG_DEAD (reg:SF 575)
                (nil)))))
(insn 387 385 388 27 (set (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])
        (reg:SF 154 [ _49 ])) "../System/ray_funkcije.c":115:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 154 [ _49 ])
        (nil)))
(code_label 388 387 389 28 36 (nil) [2 uses])
(note 389 388 393 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 393 389 390 28 NOTE_INSN_DELETED)
(debug_insn 390 393 391 28 (debug_marker) "../System/ray_funkcije.c":117:2 -1
     (nil))
(insn 391 390 392 28 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":117:6 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 392 391 2051 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>) [0 JOY_get_axis_position S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":117:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_get_axis_position") [flags 0x41]  <function_decl 0000000006d64100 JOY_get_axis_position>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2051 392 399 28 (set (reg:SI 1012)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":117:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 399 2051 400 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1012)
            (const_int 39 [0x27]))) "../System/ray_funkcije.c":117:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1012)
        (nil)))
(jump_insn 400 399 401 28 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 416)
            (pc))) "../System/ray_funkcije.c":117:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 416)
(note 401 400 403 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 403 401 404 29 (set (reg:SF 411 [ pretmp_748 ])
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(insn 404 403 405 29 (set (reg:SF 16 s0)
        (reg:SF 411 [ pretmp_748 ])) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 405 404 2052 29 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":119:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2052 405 407 29 (set (reg:SF 1013)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 407 2052 406 29 (set (reg:SF 16 s0)
        (reg:SF 411 [ pretmp_748 ])) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 411 [ pretmp_748 ])
        (nil)))
(insn 406 407 408 29 (set (reg:SF 409 [ prephitmp_745 ])
        (reg:SF 1013)) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1013)
        (nil)))
(call_insn/u 408 406 2053 29 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":121:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2053 408 409 29 (set (reg:SF 1014)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 409 2053 411 29 (set (reg:SF 412 [ _752 ])
        (reg:SF 1014)) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1014)
        (nil)))
(insn 411 409 413 29 (set (reg:SF 410 [ prephitmp_747 ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":127:22 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 413 411 2131 29 (set (reg:SF 413 [ pretmp_757 ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":128:22 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(jump_insn 2131 413 2132 29 (set (pc)
        (label_ref 504)) 284 {*arm_jump}
     (nil)
 -> 504)
(barrier 2132 2131 416)
(code_label 416 2132 417 30 39 (nil) [1 uses])
(note 417 416 422 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 422 417 428 30 NOTE_INSN_DELETED)
(note 428 422 432 30 NOTE_INSN_DELETED)
(note 432 428 436 30 NOTE_INSN_DELETED)
(note 436 432 418 30 NOTE_INSN_DELETED)
(debug_insn 418 436 425 30 (debug_marker) "../System/ray_funkcije.c":118:3 -1
     (nil))
(insn 425 418 420 30 (set (reg:SI 590)
        (minus:SI (reg/v:SI 355 [ ipx ])
            (reg/v:SI 342 [ fCheckX ]))) "../System/ray_funkcije.c":118:26 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 342 [ fCheckX ])
        (nil)))
(insn 420 425 419 30 (set (reg:SI 587)
        (const_int 1717986919 [0x66666667])) "../System/ray_funkcije.c":118:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 419 420 421 30 (set (reg/f:SI 973)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059e4990 map>)) "../System/ray_funkcije.c":118:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 421 419 427 30 (parallel [
            (set (reg:SI 586)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 356 [ ipy ]))
                            (sign_extend:DI (reg:SI 587)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":118:15 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 356 [ ipy ]))
                    (const_int 1717986919 [0x66666667]))
                (const_int 32 [0x20])))
        (nil)))
(insn 427 421 429 30 (parallel [
            (set (reg:SI 592)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 590))
                            (sign_extend:DI (reg:SI 587)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":118:37 71 {*smull_high}
     (expr_list:REG_DEAD (reg:SI 587)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 590))
                        (const_int 1717986919 [0x66666667]))
                    (const_int 32 [0x20])))
            (nil))))
(insn 429 427 430 30 (set (reg:SI 595)
        (ashiftrt:SI (reg:SI 590)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":118:37 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 590)
        (nil)))
(insn 430 429 423 30 (set (reg:SI 591)
        (minus:SI (ashiftrt:SI (reg:SI 592)
                (const_int 2 [0x2]))
            (reg:SI 595))) "../System/ray_funkcije.c":118:37 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 595)
        (expr_list:REG_DEAD (reg:SI 592)
            (nil))))
(insn 423 430 424 30 (set (reg:SI 589)
        (ashiftrt:SI (reg/v:SI 356 [ ipy ])
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":118:15 147 {*arm_shiftsi3}
     (nil))
(insn 424 423 431 30 (set (reg:SI 585)
        (minus:SI (ashiftrt:SI (reg:SI 586)
                (const_int 2 [0x2]))
            (reg:SI 589))) "../System/ray_funkcije.c":118:15 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 589)
        (expr_list:REG_DEAD (reg:SI 586)
            (nil))))
(insn 431 424 433 30 (set (reg:SI 597)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":118:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 433 431 435 30 (set (reg:SI 598)
        (plus:SI (mult:SI (reg:SI 597)
                (reg:SI 585))
            (reg/f:SI 973))) "../System/ray_funkcije.c":118:20 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 597)
        (expr_list:REG_DEAD (reg:SI 585)
            (nil))))
(insn 435 433 437 30 (set (reg:SI 600 [ map[_51][_53] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 598)
                    (reg:SI 591)) [0 map[_51][_53]+0 S1 A8]))) "../System/ray_funkcije.c":118:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 598)
        (expr_list:REG_DEAD (reg:SI 591)
            (nil))))
(jump_insn 437 435 438 30 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 600 [ map[_51][_53] ])
                        (const_int 0 [0]))
                    (label_ref 448)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":118:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 600 [ map[_51][_53] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 448)
(note 438 437 440 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 440 438 441 31 (set (reg:SF 160 [ angle.18_55 ])
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(insn 441 440 442 31 (set (reg:SF 16 s0)
        (reg:SF 160 [ angle.18_55 ])) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 442 441 2054 31 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":119:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2054 442 443 31 (set (reg:SF 1015)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 443 2054 445 31 (set (reg:SF 409 [ prephitmp_745 ])
        (reg:SF 1015)) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1015)
        (nil)))
(insn 445 443 2133 31 (set (reg:SF 410 [ prephitmp_747 ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":127:22 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(jump_insn 2133 445 2134 31 (set (pc)
        (label_ref 462)) 284 {*arm_jump}
     (nil)
 -> 462)
(barrier 2134 2133 448)
(code_label 448 2134 449 32 41 (nil) [1 uses])
(note 449 448 450 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 450 449 452 32 (debug_marker) "../System/ray_funkcije.c":119:4 -1
     (nil))
(insn 452 450 453 32 (set (reg:SF 160 [ angle.18_55 ])
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(insn 453 452 454 32 (set (reg:SF 16 s0)
        (reg:SF 160 [ angle.18_55 ])) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 454 453 2055 32 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":119:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2055 454 455 32 (set (reg:SF 1016)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 455 2055 458 32 (set (reg:SF 409 [ prephitmp_745 ])
        (reg:SF 1016)) "../System/ray_funkcije.c":119:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1016)
        (nil)))
(insn 458 455 457 32 (set (reg:SF 606 [ px ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":119:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 457 458 459 32 (set (reg:SF 605)
        (const_double:SF -2.0e+0 [-0x0.8p+2])) "../System/ray_funkcije.c":119:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 459 457 461 32 (set (reg:SF 410 [ prephitmp_747 ])
        (fma:SF (reg:SF 409 [ prephitmp_745 ])
            (reg:SF 605)
            (reg:SF 606 [ px ]))) "../System/ray_funkcije.c":119:7 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 606 [ px ])
        (expr_list:REG_DEAD (reg:SF 605)
            (expr_list:REG_EQUAL (fma:SF (reg:SF 409 [ prephitmp_745 ])
                    (const_double:SF -2.0e+0 [-0x0.8p+2])
                    (reg:SF 606 [ px ]))
                (nil)))))
(insn 461 459 462 32 (set (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])
        (reg:SF 410 [ prephitmp_747 ])) "../System/ray_funkcije.c":119:7 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 462 461 463 33 42 (nil) [1 uses])
(note 463 462 469 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 469 463 474 33 NOTE_INSN_DELETED)
(note 474 469 478 33 NOTE_INSN_DELETED)
(note 478 474 482 33 NOTE_INSN_DELETED)
(note 482 478 464 33 NOTE_INSN_DELETED)
(debug_insn 464 482 466 33 (debug_marker) "../System/ray_funkcije.c":120:3 -1
     (nil))
(insn 466 464 467 33 (set (reg:SI 609)
        (minus:SI (reg/v:SI 356 [ ipy ])
            (reg/v:SI 343 [ fCheckY ]))) "../System/ray_funkcije.c":120:16 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 343 [ fCheckY ])
        (nil)))
(insn 467 466 470 33 (set (reg:SI 612)
        (const_int 1717986919 [0x66666667])) "../System/ray_funkcije.c":120:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 470 467 468 33 (set (reg:SI 614)
        (ashiftrt:SI (reg:SI 609)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":120:27 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 609)
        (nil)))
(insn 468 470 471 33 (parallel [
            (set (reg:SI 611)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 609))
                            (sign_extend:DI (reg:SI 612)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":120:27 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 609))
                    (const_int 1717986919 [0x66666667]))
                (const_int 32 [0x20])))
        (nil)))
(insn 471 468 473 33 (set (reg:SI 610)
        (minus:SI (ashiftrt:SI (reg:SI 611)
                (const_int 2 [0x2]))
            (reg:SI 614))) "../System/ray_funkcije.c":120:27 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 614)
        (expr_list:REG_DEAD (reg:SI 611)
            (nil))))
(insn 473 471 475 33 (parallel [
            (set (reg:SI 616)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 355 [ ipx ]))
                            (sign_extend:DI (reg:SI 612)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":120:37 71 {*smull_high}
     (expr_list:REG_DEAD (reg:SI 612)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 355 [ ipx ]))
                        (const_int 1717986919 [0x66666667]))
                    (const_int 32 [0x20])))
            (nil))))
(insn 475 473 476 33 (set (reg:SI 619)
        (ashiftrt:SI (reg/v:SI 355 [ ipx ])
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":120:37 147 {*arm_shiftsi3}
     (nil))
(insn 476 475 477 33 (set (reg:SI 615)
        (minus:SI (ashiftrt:SI (reg:SI 616)
                (const_int 2 [0x2]))
            (reg:SI 619))) "../System/ray_funkcije.c":120:37 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 619)
        (expr_list:REG_DEAD (reg:SI 616)
            (nil))))
(insn 477 476 479 33 (set (reg:SI 621)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":120:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 479 477 481 33 (set (reg:SI 622)
        (plus:SI (mult:SI (reg:SI 621)
                (reg:SI 610))
            (reg/f:SI 973))) "../System/ray_funkcije.c":120:32 57 {*mla}
     (expr_list:REG_DEAD (reg/f:SI 973)
        (expr_list:REG_DEAD (reg:SI 621)
            (expr_list:REG_DEAD (reg:SI 610)
                (nil)))))
(insn 481 479 483 33 (set (reg:SI 624 [ map[_61][_62] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 622)
                    (reg:SI 615)) [0 map[_61][_62]+0 S1 A8]))) "../System/ray_funkcije.c":120:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 622)
        (expr_list:REG_DEAD (reg:SI 615)
            (nil))))
(jump_insn 483 481 484 33 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 624 [ map[_61][_62] ])
                        (const_int 0 [0]))
                    (label_ref 492)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":120:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 624 [ map[_61][_62] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 492)
(note 484 483 485 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 485 484 486 34 (set (reg:SF 16 s0)
        (reg:SF 160 [ angle.18_55 ])) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 160 [ angle.18_55 ])
        (nil)))
(call_insn/u 486 485 2056 34 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":121:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2056 486 487 34 (set (reg:SF 1017)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 487 2056 489 34 (set (reg:SF 412 [ _752 ])
        (reg:SF 1017)) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1017)
        (nil)))
(insn 489 487 2135 34 (set (reg:SF 413 [ pretmp_757 ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":128:22 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(jump_insn 2135 489 2136 34 (set (pc)
        (label_ref 504)) 284 {*arm_jump}
     (nil)
 -> 504)
(barrier 2136 2135 492)
(code_label 492 2136 493 35 43 (nil) [1 uses])
(note 493 492 494 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 494 493 495 35 (debug_marker) "../System/ray_funkcije.c":121:4 -1
     (nil))
(insn 495 494 496 35 (set (reg:SF 16 s0)
        (reg:SF 160 [ angle.18_55 ])) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 160 [ angle.18_55 ])
        (nil)))
(call_insn/u 496 495 2057 35 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":121:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2057 496 497 35 (set (reg:SF 1018)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 497 2057 500 35 (set (reg:SF 412 [ _752 ])
        (reg:SF 1018)) "../System/ray_funkcije.c":121:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1018)
        (nil)))
(insn 500 497 499 35 (set (reg:SF 628 [ py ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":121:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 499 500 501 35 (set (reg:SF 627)
        (const_double:SF -2.0e+0 [-0x0.8p+2])) "../System/ray_funkcije.c":121:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 501 499 503 35 (set (reg:SF 413 [ pretmp_757 ])
        (fma:SF (reg:SF 412 [ _752 ])
            (reg:SF 627)
            (reg:SF 628 [ py ]))) "../System/ray_funkcije.c":121:7 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 628 [ py ])
        (expr_list:REG_DEAD (reg:SF 627)
            (expr_list:REG_EQUAL (fma:SF (reg:SF 412 [ _752 ])
                    (const_double:SF -2.0e+0 [-0x0.8p+2])
                    (reg:SF 628 [ py ]))
                (nil)))))
(insn 503 501 504 35 (set (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])
        (reg:SF 413 [ pretmp_757 ])) "../System/ray_funkcije.c":121:7 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 504 503 505 36 40 (nil) [2 uses])
(note 505 504 517 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 517 505 506 36 NOTE_INSN_DELETED)
(debug_insn 506 517 507 36 (debug_marker) "../System/ray_funkcije.c":126:2 -1
     (nil))
(debug_insn 507 506 508 36 (var_location:SF roka (const_double:SF 6.0e+0 [0x0.cp+3])) "../System/ray_funkcije.c":126:8 -1
     (nil))
(debug_insn 508 507 509 36 (debug_marker) "../System/ray_funkcije.c":127:2 -1
     (nil))
(debug_insn 509 508 510 36 (var_location:SF D#13 (mult:SF (reg:SF 409 [ prephitmp_745 ])
        (const_double:SF 6.0e+0 [0x0.cp+3]))) "../System/ray_funkcije.c":127:29 -1
     (nil))
(debug_insn 510 509 511 36 (var_location:SF rokaPosX (plus:SF (debug_expr:SF D#13)
        (reg:SF 410 [ prephitmp_747 ]))) "../System/ray_funkcije.c":127:8 -1
     (nil))
(debug_insn 511 510 512 36 (debug_marker) "../System/ray_funkcije.c":128:2 -1
     (nil))
(debug_insn 512 511 513 36 (var_location:SF D#12 (mult:SF (reg:SF 412 [ _752 ])
        (const_double:SF 6.0e+0 [0x0.cp+3]))) "../System/ray_funkcije.c":128:29 -1
     (nil))
(debug_insn 513 512 514 36 (var_location:SF rokaPosY (plus:SF (debug_expr:SF D#12)
        (reg:SF 413 [ pretmp_757 ]))) "../System/ray_funkcije.c":128:8 -1
     (nil))
(debug_insn 514 513 515 36 (debug_marker) "../System/ray_funkcije.c":129:2 -1
     (nil))
(insn 515 514 516 36 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":129:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 516 515 2058 36 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000006cc2500 KBD_get_button_state>) [0 KBD_get_button_state S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":129:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000006cc2500 KBD_get_button_state>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 2058 516 519 36 (set (reg:SI 1019)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":129:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 519 2058 520 36 (set (reg:SI 630)
        (reg:SI 1019)) "../System/ray_funkcije.c":129:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 520 519 521 36 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1019)
                        (const_int 0 [0]))
                    (label_ref 526)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":129:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1019)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 526)
(note 521 520 522 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 522 521 523 37 (set (reg/f:SI 970)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>)) "../System/ray_funkcije.c":130:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 523 522 2137 37 (set (reg:SI 416 [ pretmp_766 ])
        (mem/c:SI (reg/f:SI 970) [3 Blocksize+0 S4 A32])) "../System/ray_funkcije.c":130:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>) [3 Blocksize+0 S4 A32])
        (nil)))
(jump_insn 2137 523 2138 37 (set (pc)
        (label_ref 556)) 284 {*arm_jump}
     (nil)
 -> 556)
(barrier 2138 2137 526)
(code_label 526 2138 527 38 44 (nil) [1 uses])
(note 527 526 540 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 540 527 528 38 NOTE_INSN_DELETED)
(insn 528 540 529 38 (set (reg:SF 632)
        (const_double:SF 6.0e+0 [0x0.cp+3])) "../System/ray_funkcije.c":128:8 737 {*thumb2_movsf_vfp}
     (nil))
(insn 529 528 535 38 (set (reg/v:SF 358 [ rokaPosY ])
        (fma:SF (reg:SF 412 [ _752 ])
            (reg:SF 632)
            (reg:SF 413 [ pretmp_757 ]))) "../System/ray_funkcije.c":128:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 413 [ pretmp_757 ])
        (expr_list:REG_DEAD (reg:SF 412 [ _752 ])
            (expr_list:REG_EQUAL (fma:SF (reg:SF 412 [ _752 ])
                    (const_double:SF 6.0e+0 [0x0.cp+3])
                    (reg:SF 413 [ pretmp_757 ]))
                (nil)))))
(insn 535 529 530 38 (set (reg/v:SF 357 [ rokaPosX ])
        (fma:SF (reg:SF 409 [ prephitmp_745 ])
            (reg:SF 632)
            (reg:SF 410 [ prephitmp_747 ]))) "../System/ray_funkcije.c":127:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 632)
        (expr_list:REG_DEAD (reg:SF 410 [ prephitmp_747 ])
            (expr_list:REG_DEAD (reg:SF 409 [ prephitmp_745 ])
                (expr_list:REG_EQUAL (fma:SF (reg:SF 409 [ prephitmp_745 ])
                        (const_double:SF 6.0e+0 [0x0.cp+3])
                        (reg:SF 410 [ prephitmp_747 ]))
                    (nil))))))
(insn 530 535 538 38 (set (reg/f:SI 970)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>)) "../System/ray_funkcije.c":130:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 538 530 539 38 (set (reg/f:SI 637)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059e4990 map>)) "../System/ray_funkcije.c":130:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 539 538 531 38 (set (reg:SI 639)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":130:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 531 539 532 38 (set (reg:SI 416 [ pretmp_766 ])
        (mem/c:SI (reg/f:SI 970) [3 Blocksize+0 S4 A32])) "../System/ray_funkcije.c":130:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>) [3 Blocksize+0 S4 A32])
        (nil)))
(insn 532 531 533 38 (set (reg:SI 634)
        (fix:SI (fix:SF (reg/v:SF 358 [ rokaPosY ])))) "../System/ray_funkcije.c":130:11 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SF 358 [ rokaPosY ])
        (nil)))
(insn 533 532 541 38 (set (reg:SI 169 [ _80 ])
        (div:SI (reg:SI 634)
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":130:26 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 634)
        (nil)))
(insn 541 533 536 38 (set (reg:SI 640)
        (plus:SI (mult:SI (reg:SI 639)
                (reg:SI 169 [ _80 ]))
            (reg/f:SI 637))) "../System/ray_funkcije.c":130:38 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 639)
        (expr_list:REG_DEAD (reg/f:SI 637)
            (expr_list:REG_DEAD (reg:SI 169 [ _80 ])
                (nil)))))
(insn 536 541 537 38 (set (reg:SI 636)
        (fix:SI (fix:SF (reg/v:SF 357 [ rokaPosX ])))) "../System/ray_funkcije.c":130:39 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SF 357 [ rokaPosX ])
        (nil)))
(insn 537 536 543 38 (set (reg:SI 171 [ _83 ])
        (div:SI (reg:SI 636)
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":130:54 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 636)
        (nil)))
(insn 543 537 544 38 (set (reg:SI 642 [ map[_80][_83] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 640)
                    (reg:SI 171 [ _83 ])) [0 map[_80][_83]+0 S1 A8]))) "../System/ray_funkcije.c":130:4 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 544 543 545 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 642 [ map[_80][_83] ])
            (const_int 3 [0x3]))) "../System/ray_funkcije.c":130:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 642 [ map[_80][_83] ])
        (nil)))
(jump_insn 545 544 546 38 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 556)
            (pc))) "../System/ray_funkcije.c":130:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 556)
(note 546 545 547 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 547 546 555 39 (debug_marker) "../System/ray_funkcije.c":131:3 -1
     (nil))
(insn 555 547 556 39 (set (mem:QI (plus:SI (reg:SI 640)
                (reg:SI 171 [ _83 ])) [0 map[_80][_83]+0 S1 A8])
        (subreg:QI (reg:SI 630) 0)) "../System/ray_funkcije.c":131:63 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 640)
        (expr_list:REG_DEAD (reg:SI 630)
            (expr_list:REG_DEAD (reg:SI 171 [ _83 ])
                (nil)))))
(code_label 556 555 557 40 45 (nil) [2 uses])
(note 557 556 558 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 558 557 559 40 (var_location:SF z (const_double:SF -3.0e+1 [-0x0.fp+5])) -1
     (nil))
(debug_insn 559 558 560 40 (var_location:SF rhy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 560 559 561 40 (var_location:SF rhx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 561 560 562 40 (var_location:SF rvy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 562 561 563 40 (var_location:SF rvx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 563 562 564 40 (var_location:SF dy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 564 563 565 40 (var_location:SF dx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 565 564 13 40 (debug_marker) "../System/ray_funkcije.c":133:22 -1
     (nil))
(insn 13 565 14 40 (set (reg:SF 418 [ _769 ])
        (const_double:SF 8.66025447845458984375e-1 [0x0.ddb3d8p+0])) "../System/ray_funkcije.c":109:11 737 {*thumb2_movsf_vfp}
     (nil))
(insn 14 13 770 40 (set (reg/v:SF 339 [ z ])
        (const_double:SF -3.0e+1 [-0x0.fp+5])) "../System/ray_funkcije.c":109:11 737 {*thumb2_movsf_vfp}
     (nil))
(insn 770 14 12 40 (set (reg/f:SI 987)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059e4990 map>)) "../System/ray_funkcije.c":165:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 770 581 40 (set (reg:SI 463 [ ivtmp_891 ])
        (const_int 60 [0x3c])) "../System/ray_funkcije.c":109:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 581 12 632 40 (set (reg:DF 989)
        (const_double:DF 1.74532899999999997764366099772814777679741382599e-2 [0x0.8efa33b83e4a68p-5])) "../System/ray_funkcije.c":135:22 739 {*thumb2_movdf_vfp}
     (nil))
(insn 632 581 1445 40 (set (reg:DF 990)
        (const_double:DF 6.28317999999999976523668010486289858818054199219e+0 [0x0.c90fcf80dc337p+3])) "../System/ray_funkcije.c":138:11 739 {*thumb2_movdf_vfp}
     (nil))
(insn 1445 632 1472 40 (set (reg:DF 992)
        (const_double:DF 1.84751999999999998181010596454143524169921875e+3 [0x0.e6f0a3d70a3d7p+11])) "../System/ray_funkcije.c":322:33 739 {*thumb2_movdf_vfp}
     (nil))
(insn 1472 1445 1819 40 (set (reg:DF 993)
        (const_double:DF 3.33333333333333348136306995002087205648422241211e+0 [0x0.d5555555555558p+2])) "../System/ray_funkcije.c":324:21 739 {*thumb2_movdf_vfp}
     (nil))
(code_label 1819 1472 566 41 88 (nil) [1 uses])
(note 566 1819 588 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(note 588 566 567 41 NOTE_INSN_DELETED)
(debug_insn 567 588 568 41 (var_location:SF z (reg/v:SF 339 [ z ])) -1
     (nil))
(debug_insn 568 567 569 41 (var_location:SF rhy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 569 568 570 41 (var_location:SF rhx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 570 569 571 41 (var_location:SF rvy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 571 570 572 41 (var_location:SF rvx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 572 571 573 41 (var_location:SF dy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 573 572 574 41 (var_location:SF dx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 574 573 575 41 (debug_marker) "../System/ray_funkcije.c":134:3 -1
     (nil))
(debug_insn 575 574 576 41 (var_location:SI vmt (const_int 0 [0])) "../System/ray_funkcije.c":134:7 -1
     (nil))
(debug_insn 576 575 577 41 (var_location:SI hmt (const_int 0 [0])) "../System/ray_funkcije.c":134:16 -1
     (nil))
(debug_insn 577 576 578 41 (debug_marker) "../System/ray_funkcije.c":135:3 -1
     (nil))
(insn 578 577 579 41 (set (reg:SF 0 r0)
        (reg/v:SF 339 [ z ])) "../System/ray_funkcije.c":135:22 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 579 578 2004 41 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:22 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2004 579 583 41 (set (reg:DF 2 r2)
        (reg:DF 989)) "../System/ray_funkcije.c":135:22 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 583 2004 2059 41 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:22 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2059 583 584 41 (set (reg:DF 1020)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":135:22 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 584 2059 586 41 (set (reg:DF 651)
        (reg:DF 1020)) "../System/ray_funkcije.c":135:22 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1020)
        (nil)))
(insn 586 584 587 41 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":135:31 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(call_insn/u 587 586 2060 41 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:31 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2060 587 589 41 (set (reg:DF 1021)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":135:31 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 589 2060 590 41 (set (reg:DF 2 r2)
        (reg:DF 1021)) "../System/ray_funkcije.c":135:31 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1021)
        (nil)))
(insn 590 589 591 41 (set (reg:DF 0 r0)
        (reg:DF 651)) "../System/ray_funkcije.c":135:31 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 651)
        (nil)))
(call_insn/u 591 590 594 41 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:31 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 594 591 2061 41 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2061 594 595 41 (set (reg:SF 1022)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":135:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 595 2061 597 41 (set (reg/v:SF 346 [ newAngle ])
        (reg:SF 1022)) "../System/ray_funkcije.c":135:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1022)
        (nil)))
(debug_insn 597 595 598 41 (var_location:SF newAngle (reg/v:SF 346 [ newAngle ])) "../System/ray_funkcije.c":135:9 -1
     (nil))
(debug_insn 598 597 2208 41 (debug_marker) "../System/ray_funkcije.c":136:3 -1
     (nil))
(insn 2208 598 2209 41 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 346 [ newAngle ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":136:6 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2209 2208 601 41 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":136:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 601 2209 605 41 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 2139)
            (pc))) "../System/ray_funkcije.c":136:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 2139)
(note 605 601 606 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 606 605 608 42 (debug_marker) "../System/ray_funkcije.c":137:4 -1
     (nil))
(call_insn/u 608 606 2007 42 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":137:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2007 608 612 42 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":137:13 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 612 2007 616 42 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":137:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 616 612 2062 42 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":137:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2062 616 617 42 (set (reg:SF 1023)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":137:13 737 {*thumb2_movsf_vfp}
     (nil))
(insn 617 2062 619 42 (set (reg/v:SF 346 [ newAngle ])
        (reg:SF 1023)) "../System/ray_funkcije.c":137:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1023)
        (nil)))
(debug_insn 619 617 621 42 (var_location:SF newAngle (reg/v:SF 346 [ newAngle ])) "../System/ray_funkcije.c":137:13 -1
     (nil))
(call_insn/u 621 619 2063 42 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":144:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2063 621 622 42 (set (reg:DF 1024)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":144:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 622 2063 2140 42 (set (reg:DF 181 [ _95 ])
        (reg:DF 1024)) "../System/ray_funkcije.c":144:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1024)
        (expr_list:REG_EQUAL (float_extend:DF (reg/v:SF 346 [ newAngle ]))
            (nil))))
(jump_insn 2140 622 2141 42 (set (pc)
        (label_ref 655)) 284 {*arm_jump}
     (nil)
 -> 655)
(barrier 2141 2140 2139)
(code_label 2139 2141 626 43 120 (nil) [1 uses])
(note 626 2139 635 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(note 635 626 636 43 NOTE_INSN_DELETED)
(note 636 635 627 43 NOTE_INSN_DELETED)
(debug_insn 627 636 629 43 (debug_marker) "../System/ray_funkcije.c":138:8 -1
     (nil))
(call_insn/u 629 627 2064 43 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":138:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2064 629 630 43 (set (reg:DF 1025)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":138:21 739 {*thumb2_movdf_vfp}
     (nil))
(insn 630 2064 2005 43 (set (reg:DF 181 [ _95 ])
        (reg:DF 1025)) "../System/ray_funkcije.c":138:21 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1025)
        (expr_list:REG_EQUAL (float_extend:DF (reg/v:SF 346 [ newAngle ]))
            (nil))))
(insn 2005 630 634 43 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":138:11 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 634 2005 2065 43 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":138:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2065 634 637 43 (set (reg:SI 1026)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":138:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 637 2065 641 43 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1026)
                        (const_int 0 [0]))
                    (label_ref:SI 655)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":138:11 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1026)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 655)
(note 641 637 642 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 642 641 644 44 (debug_marker) "../System/ray_funkcije.c":139:4 -1
     (nil))
(insn 644 642 2006 44 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":139:13 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 181 [ _95 ])
        (nil)))
(insn 2006 644 645 44 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":139:13 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 645 2006 648 44 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":139:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 648 645 2066 44 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":139:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2066 648 649 44 (set (reg:SF 1027)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":139:13 737 {*thumb2_movsf_vfp}
     (nil))
(insn 649 2066 651 44 (set (reg/v:SF 346 [ newAngle ])
        (reg:SF 1027)) "../System/ray_funkcije.c":139:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1027)
        (nil)))
(debug_insn 651 649 653 44 (var_location:SF newAngle (reg/v:SF 346 [ newAngle ])) "../System/ray_funkcije.c":139:13 -1
     (nil))
(call_insn/u 653 651 2067 44 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":144:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2067 653 654 44 (set (reg:DF 1028)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":144:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 654 2067 655 44 (set (reg:DF 181 [ _95 ])
        (reg:DF 1028)) "../System/ray_funkcije.c":144:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1028)
        (expr_list:REG_EQUAL (float_extend:DF (reg/v:SF 346 [ newAngle ]))
            (nil))))
(code_label 655 654 656 45 48 (nil) [2 uses])
(note 656 655 672 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 672 656 673 45 NOTE_INSN_DELETED)
(note 673 672 657 45 NOTE_INSN_DELETED)
(debug_insn 657 673 658 45 (var_location:SF newAngle (reg/v:SF 346 [ newAngle ])) -1
     (nil))
(debug_insn 658 657 659 45 (debug_marker) "../System/ray_funkcije.c":142:3 -1
     (nil))
(insn 659 658 660 45 (set (reg:SF 16 s0)
        (reg/v:SF 346 [ newAngle ])) "../System/ray_funkcije.c":142:20 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 660 659 2068 45 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("tanf") [flags 0x41]  <function_decl 0000000005b14c00 tanf>) [0 __builtin_tanf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":142:20 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("tanf") [flags 0x41]  <function_decl 0000000005b14c00 tanf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2068 660 661 45 (set (reg:SF 1029)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":142:20 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 661 2068 662 45 (set (reg:SF 183 [ _97 ])
        (reg:SF 1029)) "../System/ray_funkcije.c":142:20 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1029)
        (nil)))
(insn 662 661 663 45 (set (reg:SF 664)
        (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":142:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 663 662 664 45 (set (reg/v:SF 359 [ aTan ])
        (div:SF (reg:SF 664)
            (reg:SF 183 [ _97 ]))) "../System/ray_funkcije.c":142:9 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 664)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
                (reg:SF 183 [ _97 ]))
            (nil))))
(debug_insn 664 663 665 45 (var_location:SF aTan (reg/v:SF 359 [ aTan ])) "../System/ray_funkcije.c":142:9 -1
     (nil))
(debug_insn 665 664 666 45 (debug_marker) "../System/ray_funkcije.c":143:3 -1
     (nil))
(debug_insn 666 665 667 45 (var_location:SF dof (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":143:7 -1
     (nil))
(debug_insn 667 666 669 45 (debug_marker) "../System/ray_funkcije.c":144:3 -1
     (nil))
(insn 669 667 670 45 (set (reg:DF 2 r2)
        (const_double:DF 3.14158999999999988261834005243144929409027099609e+0 [0x0.c90fcf80dc337p+2])) "../System/ray_funkcije.c":144:6 739 {*thumb2_movdf_vfp}
     (nil))
(insn 670 669 671 45 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":144:6 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 671 670 2069 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpge") [flags 0x41]  <function_decl 0000000005c75c00 __aeabi_dcmpge>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":144:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpge") [flags 0x41]  <function_decl 0000000005c75c00 __aeabi_dcmpge>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2069 671 674 45 (set (reg:SI 1030)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":144:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 674 2069 678 45 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1030)
                        (const_int 0 [0]))
                    (label_ref:SI 2142)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":144:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1030)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 2142)
(note 678 674 682 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(note 682 678 684 46 NOTE_INSN_DELETED)
(note 684 682 679 46 NOTE_INSN_DELETED)
(debug_insn 679 684 712 46 (debug_marker) "../System/ray_funkcije.c":145:4 -1
     (nil))
(insn 712 679 681 46 (set (reg/v:SF 404 [ dx ])
        (float:SF (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":152:7 809 {*floatsisf2_vfp}
     (nil))
(insn 681 712 683 46 (set (reg:SI 672)
        (div:SI (reg/v:SI 356 [ ipy ])
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":145:21 162 {divsi3}
     (nil))
(insn 683 681 685 46 (set (reg:SI 674)
        (minus:SI (reg/v:SI 356 [ ipy ])
            (mult:SI (reg:SI 416 [ pretmp_766 ])
                (reg:SI 672)))) "../System/ray_funkcije.c":145:21 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 672)
        (nil)))
(insn 685 683 686 46 (set (reg:SI 0 r0)
        (minus:SI (reg/v:SI 356 [ ipy ])
            (reg:SI 674))) "../System/ray_funkcije.c":145:34 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 674)
        (nil)))
(call_insn/u 686 685 688 46 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":145:34 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 688 686 690 46 (set (reg:DF 2 r2)
        (const_double:DF 1.00000000000000004792173602385929598312941379845e-4 [0x0.d1b71758e21968p-13])) "../System/ray_funkcije.c":145:34 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 690 688 693 46 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":145:34 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 693 690 2070 46 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":145:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2070 693 694 46 (set (reg:SF 1031)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":145:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 694 2070 696 46 (set (reg/v:SF 403 [ rvy ])
        (reg:SF 1031)) "../System/ray_funkcije.c":145:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1031)
        (nil)))
(debug_insn 696 694 697 46 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) "../System/ray_funkcije.c":145:8 -1
     (nil))
(debug_insn 697 696 699 46 (debug_marker) "../System/ray_funkcije.c":146:4 -1
     (nil))
(insn 699 697 701 46 (set (reg:SF 193 [ py.37_114 ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":146:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 701 699 702 46 (set (reg:SF 195 [ px.38_117 ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":146:29 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 702 701 703 46 (set (reg:SF 681)
        (minus:SF (reg/v:SF 403 [ rvy ])
            (reg:SF 193 [ py.37_114 ]))) "../System/ray_funkcije.c":146:21 761 {*subsf3_vfp}
     (nil))
(insn 703 702 704 46 (set (reg/v:SF 402 [ rvx ])
        (fma:SF (reg:SF 681)
            (reg/v:SF 359 [ aTan ])
            (reg:SF 195 [ px.38_117 ]))) "../System/ray_funkcije.c":146:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 681)
        (nil)))
(debug_insn 704 703 705 46 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) "../System/ray_funkcije.c":146:8 -1
     (nil))
(debug_insn 705 704 706 46 (debug_marker) "../System/ray_funkcije.c":147:4 -1
     (nil))
(insn 706 705 1891 46 (set (reg:SI 682)
        (neg:SI (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":147:9 164 {*arm_negsi2}
     (nil))
(debug_insn 1891 706 707 46 (var_location:SF D#31 (float:SF (reg:SI 682))) -1
     (nil))
(insn 707 1891 708 46 (set (reg/v:SF 360 [ dy ])
        (float:SF (reg:SI 682))) "../System/ray_funkcije.c":147:7 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 682)
        (nil)))
(debug_insn 708 707 709 46 (var_location:SF dy (debug_expr:SF D#31)) "../System/ray_funkcije.c":147:7 -1
     (nil))
(debug_insn 709 708 1893 46 (debug_marker) "../System/ray_funkcije.c":148:4 -1
     (nil))
(debug_insn 1893 709 710 46 (var_location:SF D#32 (mult:SF (reg/v:SF 359 [ aTan ])
        (reg/v:SF 360 [ dy ]))) -1
     (nil))
(insn 710 1893 711 46 (set (reg/v:SF 361 [ dx ])
        (mult:SF (reg/v:SF 359 [ aTan ])
            (reg/v:SF 360 [ dy ]))) "../System/ray_funkcije.c":148:7 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg/v:SF 359 [ aTan ])
        (nil)))
(debug_insn 711 710 1889 46 (var_location:SF dx (debug_expr:SF D#32)) "../System/ray_funkcije.c":148:7 -1
     (nil))
(debug_insn 1889 711 2143 46 (var_location:SF D#30 (float:SF (reg:SI 416 [ pretmp_766 ]))) -1
     (nil))
(jump_insn 2143 1889 2144 46 (set (pc)
        (label_ref 815)) 284 {*arm_jump}
     (nil)
 -> 815)
(barrier 2144 2143 2142)
(code_label 2142 2144 716 47 121 (nil) [1 uses])
(note 716 2142 721 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 721 716 722 47 NOTE_INSN_DELETED)
(note 722 721 723 47 NOTE_INSN_DELETED)
(note 723 722 717 47 NOTE_INSN_DELETED)
(debug_insn 717 723 718 47 (debug_marker) "../System/ray_funkcije.c":149:10 -1
     (nil))
(debug_insn 718 717 729 47 (debug_marker) "../System/ray_funkcije.c":150:4 -1
     (nil))
(insn 729 718 736 47 (set (reg:SF 193 [ py.37_114 ])
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":151:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 736 729 731 47 (set (reg/v:SF 360 [ dy ])
        (float:SF (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":152:7 809 {*floatsisf2_vfp}
     (nil))
(insn 731 736 739 47 (set (reg:SF 195 [ px.38_117 ])
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":151:29 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 739 731 16 47 (set (reg/v:SF 361 [ dx ])
        (mult:SF (reg/v:SF 359 [ aTan ])
            (reg/v:SF 360 [ dy ]))) "../System/ray_funkcije.c":153:7 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg/v:SF 359 [ aTan ])
        (nil)))
(insn 16 739 720 47 (set (reg/v:SF 404 [ dx ])
        (reg/v:SF 360 [ dy ])) 737 {*thumb2_movsf_vfp}
     (nil))
(insn 720 16 724 47 (set (reg:SI 688)
        (div:SI (reg/v:SI 356 [ ipy ])
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":150:21 162 {divsi3}
     (nil))
(insn 724 720 725 47 (set (reg:SI 692)
        (plus:SI (mult:SI (reg:SI 416 [ pretmp_766 ])
                (reg:SI 688))
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":150:34 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 688)
        (nil)))
(insn 725 724 726 47 (set (reg/v:SF 403 [ rvy ])
        (float:SF (reg:SI 692))) "../System/ray_funkcije.c":150:8 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 692)
        (nil)))
(debug_insn 726 725 727 47 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) "../System/ray_funkcije.c":150:8 -1
     (nil))
(debug_insn 727 726 732 47 (debug_marker) "../System/ray_funkcije.c":151:4 -1
     (nil))
(insn 732 727 733 47 (set (reg:SF 695)
        (minus:SF (reg/v:SF 403 [ rvy ])
            (reg:SF 193 [ py.37_114 ]))) "../System/ray_funkcije.c":151:21 761 {*subsf3_vfp}
     (nil))
(insn 733 732 734 47 (set (reg/v:SF 402 [ rvx ])
        (fma:SF (reg:SF 695)
            (reg/v:SF 359 [ aTan ])
            (reg:SF 195 [ px.38_117 ]))) "../System/ray_funkcije.c":151:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 695)
        (nil)))
(debug_insn 734 733 735 47 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) "../System/ray_funkcije.c":151:8 -1
     (nil))
(debug_insn 735 734 1890 47 (debug_marker) "../System/ray_funkcije.c":152:4 -1
     (nil))
(debug_insn 1890 735 737 47 (var_location:SF D#31 (float:SF (reg:SI 416 [ pretmp_766 ]))) -1
     (nil))
(debug_insn 737 1890 738 47 (var_location:SF dy (debug_expr:SF D#31)) "../System/ray_funkcije.c":152:7 -1
     (nil))
(debug_insn 738 737 1892 47 (debug_marker) "../System/ray_funkcije.c":153:4 -1
     (nil))
(debug_insn 1892 738 740 47 (var_location:SF D#32 (mult:SF (reg/v:SF 359 [ aTan ])
        (reg/v:SF 360 [ dy ]))) -1
     (nil))
(debug_insn 740 1892 1888 47 (var_location:SF dx (debug_expr:SF D#32)) "../System/ray_funkcije.c":153:7 -1
     (nil))
(debug_insn 1888 740 2145 47 (var_location:SF D#30 (debug_expr:SF D#31)) -1
     (nil))
(jump_insn 2145 1888 2146 47 (set (pc)
        (label_ref 815)) 284 {*arm_jump}
     (nil)
 -> 815)
(barrier 2146 2145 809)
(code_label 809 2146 743 48 55 (nil) [2 uses])
(note 743 809 744 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 744 743 745 48 (var_location:SI vmt (const_int 0 [0])) -1
     (nil))
(debug_insn 745 744 746 48 (var_location:SF dof (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 746 745 747 48 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) -1
     (nil))
(debug_insn 747 746 748 48 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) -1
     (nil))
(debug_insn 748 747 749 48 (var_location:SF dy (debug_expr:SF D#31)) -1
     (nil))
(debug_insn 749 748 750 48 (var_location:SF dx (debug_expr:SF D#32)) -1
     (nil))
(debug_insn 750 749 2021 48 (debug_marker) "../System/ray_funkcije.c":163:4 -1
     (nil))
(debug_insn 2021 750 794 48 (var_location:SF D#36 (reg:SF 354 [ reciptmp_327 ])) -1
     (nil))
(debug_insn 794 2021 751 48 (debug_marker) "../System/ray_funkcije.c":169:5 -1
     (nil))
(insn 751 794 763 48 (set (reg:SF 696)
        (mult:SF (reg:SF 354 [ reciptmp_327 ])
            (reg/v:SF 402 [ rvx ]))) "../System/ray_funkcije.c":163:13 767 {*mulsf3_vfp}
     (nil))
(insn 763 751 752 48 (set (reg:SF 697)
        (mult:SF (reg:SF 354 [ reciptmp_327 ])
            (reg/v:SF 403 [ rvy ]))) "../System/ray_funkcije.c":164:13 767 {*mulsf3_vfp}
     (nil))
(insn 752 763 753 48 (set (reg/v:SI 400 [ wx ])
        (fix:SI (fix:SF (reg:SF 696)))) "../System/ray_funkcije.c":163:7 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 696)
        (nil)))
(debug_insn 753 752 754 48 (var_location:SI wx (reg/v:SI 400 [ wx ])) "../System/ray_funkcije.c":163:7 -1
     (nil))
(debug_insn 754 753 755 48 (debug_marker) "../System/ray_funkcije.c":164:4 -1
     (nil))
(debug_insn 755 754 756 48 (var_location:SF D#11 (mult:SF (debug_expr:SF D#36)
        (reg/v:SF 403 [ rvy ]))) "../System/ray_funkcije.c":164:13 -1
     (nil))
(debug_insn 756 755 757 48 (var_location:SI wy (fix:SI (debug_expr:SF D#11))) "../System/ray_funkcije.c":164:7 -1
     (nil))
(debug_insn 757 756 764 48 (debug_marker) "../System/ray_funkcije.c":165:4 -1
     (nil))
(insn 764 757 760 48 (set (reg/v:SI 401 [ wy ])
        (fix:SI (fix:SF (reg:SF 697)))) "../System/ray_funkcije.c":164:7 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 697)
        (nil)))
(insn 760 764 761 48 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 400 [ wx ])
            (const_int 49 [0x31]))) "../System/ray_funkcije.c":165:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 761 760 762 48 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 792)
            (pc))) "../System/ray_funkcije.c":165:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 792)
(note 762 761 773 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 773 762 1895 49 (set (reg:SI 701)
        (plus:SI (mult:SI (reg:SI 988)
                (reg/v:SI 401 [ wy ]))
            (reg/f:SI 987))) "../System/ray_funkcije.c":165:80 57 {*mla}
     (expr_list:REG_DEAD (reg/v:SI 401 [ wy ])
        (nil)))
(debug_insn 1895 773 767 49 (var_location:SI D#34 (zero_extend:SI (mem:QI (plus:SI (reg:SI 701)
                (reg/v:SI 400 [ wx ])) [0 map[wy_446][wx_445]+0 S1 A8]))) -1
     (nil))
(insn 767 1895 768 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 401 [ wy ])
            (const_int 24 [0x18]))) "../System/ray_funkcije.c":165:45 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 768 767 769 49 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 792)
            (pc))) "../System/ray_funkcije.c":165:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 792)
(note 769 768 772 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 772 769 776 50 NOTE_INSN_DELETED)
(note 776 772 775 50 NOTE_INSN_DELETED)
(insn 775 776 777 50 (set (reg:SI 199 [ _125 ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 701)
                    (reg/v:SI 400 [ wx ])) [0 map[wy_446][wx_445]+0 S1 A8]))) "../System/ray_funkcije.c":165:80 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 701)
        (expr_list:REG_DEAD (reg/v:SI 400 [ wx ])
            (nil))))
(jump_insn 777 775 778 50 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 199 [ _125 ])
                        (const_int 0 [0]))
                    (label_ref:SI 792)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":165:64 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 792)
(note 778 777 779 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 779 778 780 51 (debug_marker) "../System/ray_funkcije.c":166:5 -1
     (nil))
(debug_insn 780 779 781 51 (var_location:SF dof (const_double:SF 1.5e+1 [0x0.fp+4])) "../System/ray_funkcije.c":166:9 -1
     (nil))
(debug_insn 781 780 782 51 (debug_marker) "../System/ray_funkcije.c":167:5 -1
     (nil))
(insn 782 781 783 51 (set (reg/v:SI 345 [ vmt ])
        (reg:SI 199 [ _125 ])) "../System/ray_funkcije.c":167:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 199 [ _125 ])
        (nil)))
(debug_insn 783 782 784 51 (var_location:SI vmt (debug_expr:SI D#34)) -1
     (nil))
(debug_insn 784 783 785 51 (var_location:SF dof (const_double:SF 1.5e+1 [0x0.fp+4])) -1
     (nil))
(debug_insn 785 784 786 51 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) -1
     (nil))
(debug_insn 786 785 787 51 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) -1
     (nil))
(debug_insn 787 786 788 51 (var_location:SF dy (debug_expr:SF D#31)) -1
     (nil))
(debug_insn 788 787 789 51 (var_location:SF dx (debug_expr:SF D#32)) -1
     (nil))
(debug_insn 789 788 2147 51 (debug_marker) "../System/ray_funkcije.c":162:9 -1
     (nil))
(jump_insn 2147 789 2148 51 (set (pc)
        (label_ref 829)) 284 {*arm_jump}
     (nil)
 -> 829)
(barrier 2148 2147 792)
(code_label 792 2148 793 52 53 (nil) [3 uses])
(note 793 792 808 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 808 793 795 52 NOTE_INSN_DELETED)
(insn 795 808 796 52 (set (reg/v:SF 402 [ rvx ])
        (plus:SF (reg/v:SF 402 [ rvx ])
            (reg/v:SF 361 [ dx ]))) "../System/ray_funkcije.c":169:9 758 {*addsf3_vfp}
     (nil))
(debug_insn 796 795 797 52 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) "../System/ray_funkcije.c":169:9 -1
     (nil))
(debug_insn 797 796 798 52 (debug_marker) "../System/ray_funkcije.c":170:5 -1
     (nil))
(insn 798 797 799 52 (set (reg/v:SF 403 [ rvy ])
        (plus:SF (reg/v:SF 403 [ rvy ])
            (reg/v:SF 360 [ dy ]))) "../System/ray_funkcije.c":170:9 758 {*addsf3_vfp}
     (nil))
(debug_insn 799 798 800 52 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) "../System/ray_funkcije.c":170:9 -1
     (nil))
(debug_insn 800 799 801 52 (debug_marker) "../System/ray_funkcije.c":171:5 -1
     (nil))
(debug_insn 801 800 802 52 (var_location:SI vmt (const_int 0 [0])) -1
     (nil))
(debug_insn 802 801 803 52 (var_location:SF dof (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 803 802 804 52 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) -1
     (nil))
(debug_insn 804 803 805 52 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) -1
     (nil))
(debug_insn 805 804 806 52 (var_location:SF dy (debug_expr:SF D#31)) -1
     (nil))
(debug_insn 806 805 807 52 (var_location:SF dx (debug_expr:SF D#32)) -1
     (nil))
(debug_insn 807 806 810 52 (debug_marker) "../System/ray_funkcije.c":162:9 -1
     (nil))
(insn 810 807 811 52 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 341 [ ivtmp_296 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 341 [ ivtmp_296 ])
                (plus:SI (reg:SI 341 [ ivtmp_296 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/ray_funkcije.c":162:9 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 811 810 814 52 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 809)
            (pc))) "../System/ray_funkcije.c":162:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1015959148 (nil)))
 -> 809)
(note 814 811 17 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 17 814 2149 53 (set (reg/v:SI 345 [ vmt ])
        (reg:SI 341 [ ivtmp_296 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 341 [ ivtmp_296 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 2149 17 2150 53 (set (pc)
        (label_ref 829)) 284 {*arm_jump}
     (nil)
 -> 829)
(barrier 2150 2149 815)
(code_label 815 2150 816 54 52 (nil) [2 uses])
(note 816 815 817 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 817 816 818 54 (var_location:SI vmt (const_int 0 [0])) -1
     (nil))
(debug_insn 818 817 819 54 (var_location:SF dof (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))
(debug_insn 819 818 820 54 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) -1
     (nil))
(debug_insn 820 819 821 54 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) -1
     (nil))
(debug_insn 821 820 822 54 (var_location:SF dy (debug_expr:SF D#31)) -1
     (nil))
(debug_insn 822 821 823 54 (var_location:SF dx (debug_expr:SF D#32)) -1
     (nil))
(debug_insn 823 822 824 54 (debug_marker) "../System/ray_funkcije.c":162:9 -1
     (nil))
(debug_insn 824 823 825 54 (var_location:SI D#9 (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>) [3 Blocksize+0 S4 A32])) "../System/ray_funkcije.c":163:13 -1
     (nil))
(insn 825 824 826 54 (set (reg:SF 703)
        (const_double:SF 1.0e+0 [0x0.8p+1])) 737 {*thumb2_movsf_vfp}
     (nil))
(insn 826 825 15 54 (set (reg:SF 354 [ reciptmp_327 ])
        (div:SF (reg:SF 703)
            (reg/v:SF 404 [ dx ]))) 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 703)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
                (reg/v:SF 404 [ dx ]))
            (nil))))
(insn 15 826 771 54 (set (reg:SI 341 [ ivtmp_296 ])
        (const_int 15 [0xf])) "../System/ray_funkcije.c":109:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 771 15 2151 54 (set (reg:SI 988)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":165:80 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2151 771 2152 54 (set (pc)
        (label_ref 809)) 284 {*arm_jump}
     (nil)
 -> 809)
(barrier 2152 2151 829)
(code_label 829 2152 830 55 54 (nil) [2 uses])
(note 830 829 841 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 841 830 844 55 NOTE_INSN_DELETED)
(note 844 841 847 55 NOTE_INSN_DELETED)
(note 847 844 862 55 NOTE_INSN_DELETED)
(note 862 847 863 55 NOTE_INSN_DELETED)
(note 863 862 831 55 NOTE_INSN_DELETED)
(debug_insn 831 863 832 55 (var_location:SI vmt (reg/v:SI 345 [ vmt ])) -1
     (nil))
(debug_insn 832 831 833 55 (var_location:SF dof (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 833 832 834 55 (var_location:SF rvy (reg/v:SF 403 [ rvy ])) -1
     (nil))
(debug_insn 834 833 835 55 (var_location:SF rvx (reg/v:SF 402 [ rvx ])) -1
     (nil))
(debug_insn 835 834 836 55 (var_location:SF dy (debug_expr:SF D#31)) -1
     (nil))
(debug_insn 836 835 837 55 (var_location:SF dx (debug_expr:SF D#32)) -1
     (nil))
(debug_insn 837 836 839 55 (debug_marker) "../System/ray_funkcije.c":175:3 -1
     (nil))
(insn 839 837 838 55 (set (reg:SF 201 [ _130 ])
        (minus:SF (reg:SF 193 [ py.37_114 ])
            (reg/v:SF 403 [ rvy ]))) "../System/ray_funkcije.c":175:43 761 {*subsf3_vfp}
     (nil))
(insn 838 839 840 55 (set (reg:SF 200 [ _127 ])
        (minus:SF (reg:SF 195 [ px.38_117 ])
            (reg/v:SF 402 [ rvx ]))) "../System/ray_funkcije.c":175:17 761 {*subsf3_vfp}
     (nil))
(insn 840 838 842 55 (set (reg:SF 704)
        (mult:SF (reg:SF 201 [ _130 ])
            (reg:SF 201 [ _130 ]))) "../System/ray_funkcije.c":175:50 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 201 [ _130 ])
        (nil)))
(insn 842 840 843 55 (set (reg:SF 0 r0)
        (fma:SF (reg:SF 200 [ _127 ])
            (reg:SF 200 [ _127 ])
            (reg:SF 704))) "../System/ray_funkcije.c":175:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 704)
        (expr_list:REG_DEAD (reg:SF 200 [ _127 ])
            (nil))))
(call_insn/u 843 842 2071 55 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":175:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2071 843 845 55 (set (reg:DF 1032)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":175:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 845 2071 846 55 (set (reg:DF 16 s0)
        (reg:DF 1032)) "../System/ray_funkcije.c":175:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1032)
        (nil)))
(call_insn/u 846 845 2072 55 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sqrt") [flags 0x41]  <function_decl 0000000005b10e00 sqrt>) [0 __builtin_sqrt S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":175:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sqrt") [flags 0x41]  <function_decl 0000000005b10e00 sqrt>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 2072 846 848 55 (set (reg:DF 1033)
        (reg:DF 16 s0)) "../System/ray_funkcije.c":175:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 848 2072 849 55 (set (reg:DF 0 r0)
        (reg:DF 1033)) "../System/ray_funkcije.c":175:6 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1033)
        (nil)))
(call_insn/u 849 848 2073 55 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":175:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2073 849 850 55 (set (reg:SF 1034)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":175:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 850 2073 852 55 (set (reg/v:SF 362 [ d1 ])
        (reg:SF 1034)) "../System/ray_funkcije.c":175:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1034)
        (nil)))
(debug_insn 852 850 853 55 (var_location:SF d1 (reg/v:SF 362 [ d1 ])) "../System/ray_funkcije.c":175:6 -1
     (nil))
(debug_insn 853 852 854 55 (debug_marker) "../System/ray_funkcije.c":179:3 -1
     (nil))
(debug_insn 854 853 855 55 (var_location:SF dof (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":179:7 -1
     (nil))
(debug_insn 855 854 856 55 (debug_marker) "../System/ray_funkcije.c":180:3 -1
     (nil))
(debug_insn 856 855 857 55 (var_location:SF nTan (reg:SF 183 [ _97 ])) "../System/ray_funkcije.c":180:16 -1
     (nil))
(debug_insn 857 856 859 55 (debug_marker) "../System/ray_funkcije.c":181:3 -1
     (nil))
(insn 859 857 860 55 (set (reg:DF 2 r2)
        (const_double:DF 4.71238499999999937983830022858455777168273925781e+0 [0x0.96cbdba0a5269p+3])) "../System/ray_funkcije.c":181:6 739 {*thumb2_movdf_vfp}
     (nil))
(insn 860 859 861 55 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":181:6 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 861 860 2074 55 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpge") [flags 0x41]  <function_decl 0000000005c75c00 __aeabi_dcmpge>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":181:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpge") [flags 0x41]  <function_decl 0000000005c75c00 __aeabi_dcmpge>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2074 861 864 55 (set (reg:SI 1035)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":181:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 864 2074 865 55 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1035)
                        (const_int 0 [0]))
                    (label_ref 876)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":181:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1035)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 876)
(note 865 864 870 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(note 870 865 871 56 NOTE_INSN_DELETED)
(note 871 870 867 56 NOTE_INSN_DELETED)
(insn 867 871 868 56 (set (reg:DF 2 r2)
        (const_double:DF 1.57079499999999994130917002621572464704513549805e+0 [0x0.c90fcf80dc337p+1])) "../System/ray_funkcije.c":181:34 739 {*thumb2_movdf_vfp}
     (nil))
(insn 868 867 869 56 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":181:34 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 869 868 2075 56 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmple") [flags 0x41]  <function_decl 0000000005c75b00 __aeabi_dcmple>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":181:34 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmple") [flags 0x41]  <function_decl 0000000005c75b00 __aeabi_dcmple>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2075 869 872 56 (set (reg:SI 1036)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":181:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 872 2075 876 56 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1036)
                        (const_int 0 [0]))
                    (label_ref:SI 2153)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":181:34 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1036)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 2153)
(code_label 876 872 877 57 56 (nil) [1 uses])
(note 877 876 881 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 881 877 882 57 NOTE_INSN_DELETED)
(note 882 881 883 57 NOTE_INSN_DELETED)
(note 883 882 878 57 NOTE_INSN_DELETED)
(debug_insn 878 883 894 57 (debug_marker) "../System/ray_funkcije.c":182:4 -1
     (nil))
(insn 894 878 880 57 (set (reg/v:SF 363 [ dy ])
        (mult:SF (reg:SF 183 [ _97 ])
            (reg/v:SF 404 [ dx ]))) "../System/ray_funkcije.c":185:7 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 183 [ _97 ])
        (nil)))
(insn 880 894 884 57 (set (reg:SI 716)
        (div:SI (reg/v:SI 355 [ ipx ])
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":182:21 162 {divsi3}
     (nil))
(insn 884 880 885 57 (set (reg:SI 720)
        (plus:SI (mult:SI (reg:SI 416 [ pretmp_766 ])
                (reg:SI 716))
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":182:34 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 716)
        (expr_list:REG_DEAD (reg:SI 416 [ pretmp_766 ])
            (nil))))
(insn 885 884 886 57 (set (reg/v:SF 397 [ rx ])
        (float:SF (reg:SI 720))) "../System/ray_funkcije.c":182:8 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 720)
        (nil)))
(debug_insn 886 885 887 57 (var_location:SF rhx (reg/v:SF 397 [ rx ])) "../System/ray_funkcije.c":182:8 -1
     (nil))
(debug_insn 887 886 888 57 (debug_marker) "../System/ray_funkcije.c":183:4 -1
     (nil))
(insn 888 887 889 57 (set (reg:SF 721)
        (minus:SF (reg/v:SF 397 [ rx ])
            (reg:SF 195 [ px.38_117 ]))) "../System/ray_funkcije.c":183:21 761 {*subsf3_vfp}
     (nil))
(insn 889 888 890 57 (set (reg/v:SF 398 [ ry ])
        (fma:SF (reg:SF 183 [ _97 ])
            (reg:SF 721)
            (reg:SF 193 [ py.37_114 ]))) "../System/ray_funkcije.c":183:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 721)
        (nil)))
(debug_insn 890 889 891 57 (var_location:SF rhy (reg/v:SF 398 [ ry ])) "../System/ray_funkcije.c":183:8 -1
     (nil))
(debug_insn 891 890 892 57 (debug_marker) "../System/ray_funkcije.c":184:4 -1
     (nil))
(debug_insn 892 891 893 57 (var_location:SF dx (float:SF (debug_expr:SI D#9))) "../System/ray_funkcije.c":184:7 -1
     (nil))
(debug_insn 893 892 1886 57 (debug_marker) "../System/ray_funkcije.c":185:4 -1
     (nil))
(debug_insn 1886 893 895 57 (var_location:SF D#29 (mult:SF (reg:SF 183 [ _97 ])
        (debug_expr:SF D#30))) -1
     (nil))
(debug_insn 895 1886 2154 57 (var_location:SF dy (debug_expr:SF D#29)) "../System/ray_funkcije.c":185:7 -1
     (nil))
(jump_insn 2154 895 2155 57 (set (pc)
        (label_ref 1004)) "../System/ray_funkcije.c":185:7 284 {*arm_jump}
     (nil)
 -> 1004)
(barrier 2155 2154 2153)
(code_label 2153 2155 899 58 122 (nil) [1 uses])
(note 899 2153 904 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(note 904 899 906 58 NOTE_INSN_DELETED)
(note 906 904 900 58 NOTE_INSN_DELETED)
(debug_insn 900 906 901 58 (debug_marker) "../System/ray_funkcije.c":186:10 -1
     (nil))
(debug_insn 901 900 903 58 (debug_marker) "../System/ray_funkcije.c":187:4 -1
     (nil))
(insn 903 901 905 58 (set (reg:SI 727)
        (div:SI (reg/v:SI 355 [ ipx ])
            (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":187:21 162 {divsi3}
     (nil))
(insn 905 903 907 58 (set (reg:SI 729)
        (minus:SI (reg/v:SI 355 [ ipx ])
            (mult:SI (reg:SI 416 [ pretmp_766 ])
                (reg:SI 727)))) "../System/ray_funkcije.c":187:21 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 727)
        (nil)))
(insn 907 905 908 58 (set (reg:SI 0 r0)
        (minus:SI (reg/v:SI 355 [ ipx ])
            (reg:SI 729))) "../System/ray_funkcije.c":187:34 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 729)
        (nil)))
(call_insn/u 908 907 910 58 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":187:34 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 910 908 912 58 (set (reg:DF 2 r2)
        (const_double:DF 1.00000000000000004792173602385929598312941379845e-4 [0x0.d1b71758e21968p-13])) "../System/ray_funkcije.c":187:34 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 912 910 915 58 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":187:34 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 915 912 2076 58 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":187:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2076 915 916 58 (set (reg:SF 1037)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":187:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 916 2076 918 58 (set (reg/v:SF 397 [ rx ])
        (reg:SF 1037)) "../System/ray_funkcije.c":187:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1037)
        (nil)))
(debug_insn 918 916 919 58 (var_location:SF rhx (reg/v:SF 397 [ rx ])) "../System/ray_funkcije.c":187:8 -1
     (nil))
(debug_insn 919 918 924 58 (debug_marker) "../System/ray_funkcije.c":188:4 -1
     (nil))
(insn 924 919 925 58 (set (reg:SI 735)
        (neg:SI (reg:SI 416 [ pretmp_766 ]))) "../System/ray_funkcije.c":189:9 164 {*arm_negsi2}
     (expr_list:REG_DEAD (reg:SI 416 [ pretmp_766 ])
        (nil)))
(insn 925 924 920 58 (set (reg/v:SF 404 [ dx ])
        (float:SF (reg:SI 735))) "../System/ray_funkcije.c":189:7 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 735)
        (nil)))
(insn 920 925 928 58 (set (reg:SF 734)
        (minus:SF (reg/v:SF 397 [ rx ])
            (reg:SF 195 [ px.38_117 ]))) "../System/ray_funkcije.c":188:21 761 {*subsf3_vfp}
     (nil))
(insn 928 920 921 58 (set (reg/v:SF 363 [ dy ])
        (mult:SF (reg:SF 183 [ _97 ])
            (reg/v:SF 404 [ dx ]))) "../System/ray_funkcije.c":190:7 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 183 [ _97 ])
        (nil)))
(insn 921 928 922 58 (set (reg/v:SF 398 [ ry ])
        (fma:SF (reg:SF 183 [ _97 ])
            (reg:SF 734)
            (reg:SF 193 [ py.37_114 ]))) "../System/ray_funkcije.c":188:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 734)
        (nil)))
(debug_insn 922 921 923 58 (var_location:SF rhy (reg/v:SF 398 [ ry ])) "../System/ray_funkcije.c":188:8 -1
     (nil))
(debug_insn 923 922 1887 58 (debug_marker) "../System/ray_funkcije.c":189:4 -1
     (nil))
(debug_insn 1887 923 926 58 (var_location:SF D#30 (float:SF (reg:SI 735))) -1
     (nil))
(debug_insn 926 1887 927 58 (var_location:SF dx (debug_expr:SF D#30)) "../System/ray_funkcije.c":189:7 -1
     (nil))
(debug_insn 927 926 1885 58 (debug_marker) "../System/ray_funkcije.c":190:4 -1
     (nil))
(debug_insn 1885 927 929 58 (var_location:SF D#29 (mult:SF (reg:SF 183 [ _97 ])
        (debug_expr:SF D#30))) -1
     (nil))
(debug_insn 929 1885 2156 58 (var_location:SF dy (debug_expr:SF D#29)) "../System/ray_funkcije.c":190:7 -1
     (nil))
(jump_insn 2156 929 2157 58 (set (pc)
        (label_ref 1004)) "../System/ray_funkcije.c":190:7 284 {*arm_jump}
     (nil)
 -> 1004)
(barrier 2157 2156 998)
(code_label 998 2157 932 59 62 (nil) [2 uses])
(note 932 998 933 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 933 932 934 59 (var_location:SI hmt (const_int 0 [0])) -1
     (nil))
(debug_insn 934 933 935 59 (var_location:SF rhy (reg/v:SF 398 [ ry ])) -1
     (nil))
(debug_insn 935 934 936 59 (var_location:SF rhx (reg/v:SF 397 [ rx ])) -1
     (nil))
(debug_insn 936 935 937 59 (var_location:SF dof (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 937 936 938 59 (var_location:SF dy (debug_expr:SF D#29)) -1
     (nil))
(debug_insn 938 937 939 59 (var_location:SF dx (debug_expr:SF D#30)) -1
     (nil))
(debug_insn 939 938 2020 59 (debug_marker) "../System/ray_funkcije.c":197:4 -1
     (nil))
(debug_insn 2020 939 983 59 (var_location:SF D#35 (reg:SF 354 [ reciptmp_327 ])) -1
     (nil))
(debug_insn 983 2020 940 59 (debug_marker) "../System/ray_funkcije.c":204:5 -1
     (nil))
(insn 940 983 952 59 (set (reg:SF 736)
        (mult:SF (reg:SF 354 [ reciptmp_327 ])
            (reg/v:SF 397 [ rx ]))) "../System/ray_funkcije.c":197:13 767 {*mulsf3_vfp}
     (nil))
(insn 952 940 941 59 (set (reg:SF 737)
        (mult:SF (reg:SF 354 [ reciptmp_327 ])
            (reg/v:SF 398 [ ry ]))) "../System/ray_funkcije.c":198:13 767 {*mulsf3_vfp}
     (nil))
(insn 941 952 942 59 (set (reg/v:SI 395 [ wx ])
        (fix:SI (fix:SF (reg:SF 736)))) "../System/ray_funkcije.c":197:7 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 736)
        (nil)))
(debug_insn 942 941 943 59 (var_location:SI wx (reg/v:SI 395 [ wx ])) "../System/ray_funkcije.c":197:7 -1
     (nil))
(debug_insn 943 942 944 59 (debug_marker) "../System/ray_funkcije.c":198:4 -1
     (nil))
(debug_insn 944 943 945 59 (var_location:SF D#10 (mult:SF (debug_expr:SF D#35)
        (reg/v:SF 398 [ ry ]))) "../System/ray_funkcije.c":198:13 -1
     (nil))
(debug_insn 945 944 946 59 (var_location:SI wy (fix:SI (debug_expr:SF D#10))) "../System/ray_funkcije.c":198:7 -1
     (nil))
(debug_insn 946 945 953 59 (debug_marker) "../System/ray_funkcije.c":199:4 -1
     (nil))
(insn 953 946 949 59 (set (reg/v:SI 396 [ wy ])
        (fix:SI (fix:SF (reg:SF 737)))) "../System/ray_funkcije.c":198:7 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 737)
        (nil)))
(insn 949 953 950 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 395 [ wx ])
            (const_int 49 [0x31]))) "../System/ray_funkcije.c":199:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 950 949 951 59 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 981)
            (pc))) "../System/ray_funkcije.c":199:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 981)
(note 951 950 962 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 962 951 1894 60 (set (reg:SI 741)
        (plus:SI (mult:SI (reg:SI 986)
                (reg/v:SI 396 [ wy ]))
            (reg/f:SI 987))) "../System/ray_funkcije.c":200:16 57 {*mla}
     (expr_list:REG_DEAD (reg/v:SI 396 [ wy ])
        (nil)))
(debug_insn 1894 962 956 60 (var_location:SI D#33 (zero_extend:SI (mem:QI (plus:SI (reg:SI 741)
                (reg/v:SI 395 [ wx ])) [0 map[wy_440][wx_439]+0 S1 A8]))) -1
     (nil))
(insn 956 1894 957 60 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 396 [ wy ])
            (const_int 24 [0x18]))) "../System/ray_funkcije.c":199:45 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 957 956 958 60 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 981)
            (pc))) "../System/ray_funkcije.c":199:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 981)
(note 958 957 961 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 961 958 965 61 NOTE_INSN_DELETED)
(note 965 961 964 61 NOTE_INSN_DELETED)
(insn 964 965 966 61 (set (reg:SI 220 [ _156 ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 741)
                    (reg/v:SI 395 [ wx ])) [0 map[wy_440][wx_439]+0 S1 A8]))) "../System/ray_funkcije.c":200:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 741)
        (expr_list:REG_DEAD (reg/v:SI 395 [ wx ])
            (nil))))
(jump_insn 966 964 967 61 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 220 [ _156 ])
                        (const_int 0 [0]))
                    (label_ref:SI 981)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":200:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 981)
(note 967 966 968 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 968 967 969 62 (debug_marker) "../System/ray_funkcije.c":201:5 -1
     (nil))
(debug_insn 969 968 970 62 (var_location:SF dof (const_double:SF 1.5e+1 [0x0.fp+4])) "../System/ray_funkcije.c":201:9 -1
     (nil))
(debug_insn 970 969 971 62 (debug_marker) "../System/ray_funkcije.c":202:5 -1
     (nil))
(insn 971 970 972 62 (set (reg/v:SI 173 [ hmt ])
        (reg:SI 220 [ _156 ])) "../System/ray_funkcije.c":202:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 220 [ _156 ])
        (nil)))
(debug_insn 972 971 973 62 (var_location:SI hmt (debug_expr:SI D#33)) -1
     (nil))
(debug_insn 973 972 974 62 (var_location:SF rhy (reg/v:SF 398 [ ry ])) -1
     (nil))
(debug_insn 974 973 975 62 (var_location:SF rhx (reg/v:SF 397 [ rx ])) -1
     (nil))
(debug_insn 975 974 976 62 (var_location:SF dof (const_double:SF 1.5e+1 [0x0.fp+4])) -1
     (nil))
(debug_insn 976 975 977 62 (var_location:SF dy (debug_expr:SF D#29)) -1
     (nil))
(debug_insn 977 976 978 62 (var_location:SF dx (debug_expr:SF D#30)) -1
     (nil))
(debug_insn 978 977 2158 62 (debug_marker) "../System/ray_funkcije.c":196:9 -1
     (nil))
(jump_insn 2158 978 2159 62 (set (pc)
        (label_ref 1015)) 284 {*arm_jump}
     (nil)
 -> 1015)
(barrier 2159 2158 981)
(code_label 981 2159 982 63 60 (nil) [3 uses])
(note 982 981 997 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(note 997 982 984 63 NOTE_INSN_DELETED)
(insn 984 997 985 63 (set (reg/v:SF 397 [ rx ])
        (plus:SF (reg/v:SF 397 [ rx ])
            (reg/v:SF 404 [ dx ]))) "../System/ray_funkcije.c":204:9 758 {*addsf3_vfp}
     (nil))
(debug_insn 985 984 986 63 (var_location:SF rhx (reg/v:SF 397 [ rx ])) "../System/ray_funkcije.c":204:9 -1
     (nil))
(debug_insn 986 985 987 63 (debug_marker) "../System/ray_funkcije.c":205:5 -1
     (nil))
(insn 987 986 988 63 (set (reg/v:SF 398 [ ry ])
        (plus:SF (reg/v:SF 398 [ ry ])
            (reg/v:SF 363 [ dy ]))) "../System/ray_funkcije.c":205:9 758 {*addsf3_vfp}
     (nil))
(debug_insn 988 987 989 63 (var_location:SF rhy (reg/v:SF 398 [ ry ])) "../System/ray_funkcije.c":205:9 -1
     (nil))
(debug_insn 989 988 990 63 (debug_marker) "../System/ray_funkcije.c":206:5 -1
     (nil))
(debug_insn 990 989 991 63 (var_location:SI hmt (const_int 0 [0])) -1
     (nil))
(debug_insn 991 990 992 63 (var_location:SF rhy (reg/v:SF 398 [ ry ])) -1
     (nil))
(debug_insn 992 991 993 63 (var_location:SF rhx (reg/v:SF 397 [ rx ])) -1
     (nil))
(debug_insn 993 992 994 63 (var_location:SF dof (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 994 993 995 63 (var_location:SF dy (debug_expr:SF D#29)) -1
     (nil))
(debug_insn 995 994 996 63 (var_location:SF dx (debug_expr:SF D#30)) -1
     (nil))
(debug_insn 996 995 999 63 (debug_marker) "../System/ray_funkcije.c":196:9 -1
     (nil))
(insn 999 996 1000 63 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 420 [ ivtmp_821 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 420 [ ivtmp_821 ])
                (plus:SI (reg:SI 420 [ ivtmp_821 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/ray_funkcije.c":196:9 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 1000 999 1003 63 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 998)
            (pc))) "../System/ray_funkcije.c":196:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1015959156 (nil)))
 -> 998)
(note 1003 1000 19 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 19 1003 2160 64 (set (reg/v:SI 173 [ hmt ])
        (reg:SI 420 [ ivtmp_821 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 420 [ ivtmp_821 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 2160 19 2161 64 (set (pc)
        (label_ref 1015)) 284 {*arm_jump}
     (nil)
 -> 1015)
(barrier 2161 2160 1004)
(code_label 1004 2161 1005 65 59 (nil) [2 uses])
(note 1005 1004 1006 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1006 1005 1007 65 (var_location:SI hmt (const_int 0 [0])) -1
     (nil))
(debug_insn 1007 1006 1008 65 (var_location:SF rhy (reg/v:SF 398 [ ry ])) -1
     (nil))
(debug_insn 1008 1007 1009 65 (var_location:SF rhx (reg/v:SF 397 [ rx ])) -1
     (nil))
(debug_insn 1009 1008 1010 65 (var_location:SF dof (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))
(debug_insn 1010 1009 1011 65 (var_location:SF dy (debug_expr:SF D#29)) -1
     (nil))
(debug_insn 1011 1010 1012 65 (var_location:SF dx (debug_expr:SF D#30)) -1
     (nil))
(debug_insn 1012 1011 18 65 (debug_marker) "../System/ray_funkcije.c":196:9 -1
     (nil))
(insn 18 1012 960 65 (set (reg:SI 420 [ ivtmp_821 ])
        (const_int 15 [0xf])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 960 18 2162 65 (set (reg:SI 986)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":200:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2162 960 2163 65 (set (pc)
        (label_ref 998)) 284 {*arm_jump}
     (nil)
 -> 998)
(barrier 2163 2162 1015)
(code_label 1015 2163 1016 66 61 (nil) [2 uses])
(note 1016 1015 1027 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(note 1027 1016 1030 66 NOTE_INSN_DELETED)
(note 1030 1027 1033 66 NOTE_INSN_DELETED)
(note 1033 1030 1017 66 NOTE_INSN_DELETED)
(debug_insn 1017 1033 1018 66 (var_location:SI hmt (reg/v:SI 173 [ hmt ])) -1
     (nil))
(debug_insn 1018 1017 1019 66 (var_location:SF rhy (reg/v:SF 398 [ ry ])) -1
     (nil))
(debug_insn 1019 1018 1020 66 (var_location:SF rhx (reg/v:SF 397 [ rx ])) -1
     (nil))
(debug_insn 1020 1019 1021 66 (var_location:SF dof (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1021 1020 1022 66 (var_location:SF dy (debug_expr:SF D#29)) -1
     (nil))
(debug_insn 1022 1021 1023 66 (var_location:SF dx (debug_expr:SF D#30)) -1
     (nil))
(debug_insn 1023 1022 1025 66 (debug_marker) "../System/ray_funkcije.c":209:3 -1
     (nil))
(insn 1025 1023 1024 66 (set (reg:SF 222 [ _159 ])
        (minus:SF (reg:SF 193 [ py.37_114 ])
            (reg/v:SF 398 [ ry ]))) "../System/ray_funkcije.c":209:43 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 193 [ py.37_114 ])
        (nil)))
(insn 1024 1025 1026 66 (set (reg:SF 221 [ _157 ])
        (minus:SF (reg:SF 195 [ px.38_117 ])
            (reg/v:SF 397 [ rx ]))) "../System/ray_funkcije.c":209:17 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ px.38_117 ])
        (nil)))
(insn 1026 1024 1028 66 (set (reg:SF 743)
        (mult:SF (reg:SF 222 [ _159 ])
            (reg:SF 222 [ _159 ]))) "../System/ray_funkcije.c":209:50 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 222 [ _159 ])
        (nil)))
(insn 1028 1026 1029 66 (set (reg:SF 0 r0)
        (fma:SF (reg:SF 221 [ _157 ])
            (reg:SF 221 [ _157 ])
            (reg:SF 743))) "../System/ray_funkcije.c":209:8 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 743)
        (expr_list:REG_DEAD (reg:SF 221 [ _157 ])
            (nil))))
(call_insn/u 1029 1028 2077 66 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":209:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2077 1029 1031 66 (set (reg:DF 1038)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":209:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 1031 2077 1032 66 (set (reg:DF 16 s0)
        (reg:DF 1038)) "../System/ray_funkcije.c":209:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1038)
        (nil)))
(call_insn/u 1032 1031 2078 66 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sqrt") [flags 0x41]  <function_decl 0000000005b10e00 sqrt>) [0 __builtin_sqrt S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":209:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sqrt") [flags 0x41]  <function_decl 0000000005b10e00 sqrt>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 2078 1032 1034 66 (set (reg:DF 1039)
        (reg:DF 16 s0)) "../System/ray_funkcije.c":209:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 1034 2078 1035 66 (set (reg:DF 0 r0)
        (reg:DF 1039)) "../System/ray_funkcije.c":209:6 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1039)
        (nil)))
(call_insn/u 1035 1034 2079 66 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":209:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2079 1035 1036 66 (set (reg:SF 1040)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":209:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1036 2079 1038 66 (set (reg/v:SF 340 [ d2 ])
        (reg:SF 1040)) "../System/ray_funkcije.c":209:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1040)
        (nil)))
(debug_insn 1038 1036 1039 66 (var_location:SF d2 (reg/v:SF 340 [ d2 ])) "../System/ray_funkcije.c":209:6 -1
     (nil))
(debug_insn 1039 1038 1040 66 (debug_marker) "../System/ray_funkcije.c":213:3 -1
     (nil))
(debug_insn 1040 1039 1041 66 (var_location:SF shade (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":213:9 -1
     (nil))
(debug_insn 1041 1040 2206 66 (debug_marker) "../System/ray_funkcije.c":215:3 -1
     (nil))
(insn 2206 1041 2207 66 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 362 [ d1 ])
            (reg/v:SF 340 [ d2 ]))) "../System/ray_funkcije.c":215:6 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2207 2206 1043 66 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":215:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1043 2207 1044 66 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1850)
            (pc))) "../System/ray_funkcije.c":215:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1850)
(note 1044 1043 22 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 22 1044 23 67 (set (reg/v:SF 398 [ ry ])
        (reg/v:SF 403 [ rvy ])) "../System/ray_funkcije.c":215:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 403 [ rvy ])
        (nil)))
(insn 23 22 24 67 (set (reg/v:SF 397 [ rx ])
        (reg/v:SF 402 [ rvx ])) "../System/ray_funkcije.c":215:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 402 [ rvx ])
        (nil)))
(insn 24 23 21 67 (set (reg/v:SF 340 [ d2 ])
        (reg/v:SF 362 [ d1 ])) "../System/ray_funkcije.c":225:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 362 [ d1 ])
        (nil)))
(insn 21 24 25 67 (set (reg/v:SI 173 [ hmt ])
        (reg/v:SI 345 [ vmt ])) "../System/ray_funkcije.c":215:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 345 [ vmt ])
        (nil)))
(insn 25 21 2164 67 (set (reg/v:SF 347 [ shade ])
        (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":213:9 737 {*thumb2_movsf_vfp}
     (nil))
(jump_insn 2164 25 2165 67 (set (pc)
        (label_ref 1045)) 284 {*arm_jump}
     (nil)
 -> 1045)
(barrier 2165 2164 1850)
(code_label 1850 2165 1849 68 90 (nil) [1 uses])
(note 1849 1850 20 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 20 1849 1045 68 (set (reg/v:SF 347 [ shade ])
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":219:10 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 1045 20 1046 69 63 (nil) [1 uses])
(note 1046 1045 1047 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1047 1046 1048 69 (var_location:SF shade (reg/v:SF 347 [ shade ])) -1
     (nil))
(debug_insn 1048 1047 1049 69 (var_location:SI hmt (reg/v:SI 173 [ hmt ])) -1
     (nil))
(debug_insn 1049 1048 1050 69 (var_location:SF ry (reg/v:SF 398 [ ry ])) -1
     (nil))
(debug_insn 1050 1049 1051 69 (var_location:SF rx (reg/v:SF 397 [ rx ])) -1
     (nil))
(debug_insn 1051 1050 1052 69 (var_location:SF d (reg/v:SF 340 [ d2 ])) -1
     (nil))
(debug_insn 1052 1051 1053 69 (debug_marker) "../System/ray_funkcije.c":230:3 -1
     (nil))
(insn 1053 1052 1054 69 (set (reg:SF 16 s0)
        (reg/v:SF 340 [ d2 ])) "../System/ray_funkcije.c":230:9 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn 1054 1053 2080 69 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("visibility") [flags 0x41]  <function_decl 0000000005e4c400 visibility>) [0 visibility S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":230:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("visibility") [flags 0x41]  <function_decl 0000000005e4c400 visibility>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2080 1054 1055 69 (set (reg:SF 1041)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":230:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1055 2080 1056 69 (set (reg/v:SF 364 [ vis ])
        (reg:SF 1041)) "../System/ray_funkcije.c":230:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1041)
        (nil)))
(debug_insn 1056 1055 1057 69 (var_location:SF vis (reg/v:SF 364 [ vis ])) "../System/ray_funkcije.c":230:9 -1
     (nil))
(debug_insn 1057 1056 1063 69 (debug_marker) "../System/ray_funkcije.c":232:3 -1
     (nil))
(insn 1063 1057 1067 69 (set (reg:SF 750)
        (mult:SF (reg/v:SF 340 [ d2 ])
            (reg:SF 418 [ _769 ]))) "../System/ray_funkcije.c":232:40 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 418 [ _769 ])
        (expr_list:REG_DEAD (reg/v:SF 340 [ d2 ])
            (nil))))
(insn 1067 1063 1073 69 (set (reg:SF 751)
        (const_double:SF 3.2e+1 [0x0.8p+6])) "../System/ray_funkcije.c":233:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1073 1067 1059 69 (set (reg:SF 752)
        (const_double:SF 1.0e+2 [0x0.c8p+7])) "../System/ray_funkcije.c":235:6 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1059 1073 1060 69 (set (reg:SI 227 [ Blocksize.63_164 ])
        (mem/c:SI (reg/f:SI 970) [3 Blocksize+0 S4 A32])) "../System/ray_funkcije.c":232:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>) [3 Blocksize+0 S4 A32])
        (nil)))
(insn 1060 1059 1061 69 (set (reg:SI 748)
        (const_int 100 [0x64])) "../System/ray_funkcije.c":232:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1061 1060 1062 69 (set (reg:SI 747)
        (mult:SI (reg:SI 748)
            (reg:SI 227 [ Blocksize.63_164 ]))) "../System/ray_funkcije.c":232:28 56 {*mul}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 227 [ Blocksize.63_164 ])
            (const_int 100 [0x64]))
        (nil)))
(insn 1062 1061 1884 69 (set (reg:SF 749)
        (float:SF (reg:SI 747))) "../System/ray_funkcije.c":232:35 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 747)
        (nil)))
(debug_insn 1884 1062 1064 69 (var_location:SF D#28 (div:SF (reg:SF 749)
        (reg:SF 750))) -1
     (nil))
(insn 1064 1884 1065 69 (set (reg/v:SF 348 [ lineH ])
        (div:SF (reg:SF 749)
            (reg:SF 750))) "../System/ray_funkcije.c":232:9 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 750)
        (expr_list:REG_DEAD (reg:SF 749)
            (nil))))
(debug_insn 1065 1064 1066 69 (var_location:SF lineH (debug_expr:SF D#28)) "../System/ray_funkcije.c":232:9 -1
     (nil))
(debug_insn 1066 1065 1068 69 (debug_marker) "../System/ray_funkcije.c":233:3 -1
     (nil))
(insn 1068 1066 1069 69 (set (reg/v:SF 365 [ ty_step ])
        (div:SF (reg:SF 751)
            (reg/v:SF 348 [ lineH ]))) "../System/ray_funkcije.c":233:9 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 751)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 3.2e+1 [0x0.8p+6])
                (reg/v:SF 348 [ lineH ]))
            (nil))))
(debug_insn 1069 1068 1070 69 (var_location:SF ty_step (reg/v:SF 365 [ ty_step ])) "../System/ray_funkcije.c":233:9 -1
     (nil))
(debug_insn 1070 1069 1071 69 (debug_marker) "../System/ray_funkcije.c":234:3 -1
     (nil))
(debug_insn 1071 1070 1072 69 (var_location:SF ty_offset (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":234:9 -1
     (nil))
(debug_insn 1072 1071 2204 69 (debug_marker) "../System/ray_funkcije.c":235:3 -1
     (nil))
(insn 2204 1072 2205 69 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 348 [ lineH ])
            (reg:SF 752))) "../System/ray_funkcije.c":235:6 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2205 2204 1075 69 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":235:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1075 2205 1076 69 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 1085)
            (pc))) "../System/ray_funkcije.c":235:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1085)
(note 1076 1075 1077 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(note 1077 1076 1079 70 NOTE_INSN_DELETED)
(insn 1079 1077 1078 70 (set (reg:SF 755)
        (const_double:SF 5.0e+1 [0x0.c8p+6])) "../System/ray_funkcije.c":239:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1078 1079 1080 70 (set (reg:SF 754)
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":239:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1080 1078 29 70 (set (reg:SF 423 [ _835 ])
        (fma:SF (neg:SF (reg/v:SF 348 [ lineH ]))
            (reg:SF 754)
            (reg:SF 755))) "../System/ray_funkcije.c":239:9 791 {*fmsubsf4}
     (expr_list:REG_DEAD (reg:SF 755)
        (expr_list:REG_DEAD (reg:SF 754)
            (nil))))
(insn 29 1080 1081 70 (set (reg/v:SF 393 [ ty ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":327:12 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1081 29 1082 70 (set (reg:SF 756)
        (plus:SF (reg/v:SF 348 [ lineH ])
            (reg:SF 423 [ _835 ]))) "../System/ray_funkcije.c":327:24 758 {*addsf3_vfp}
     (nil))
(insn 1082 1081 2166 70 (set (reg/v:SI 389 [ y ])
        (fix:SI (fix:SF (reg:SF 756)))) "../System/ray_funkcije.c":327:12 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 756)
        (nil)))
(jump_insn 2166 1082 2167 70 (set (pc)
        (label_ref 1097)) 284 {*arm_jump}
     (nil)
 -> 1097)
(barrier 2167 2166 1085)
(code_label 1085 2167 1086 71 64 (nil) [1 uses])
(note 1086 1085 1087 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1087 1086 1088 71 (debug_marker) "../System/ray_funkcije.c":236:4 -1
     (nil))
(debug_insn 1088 1087 1089 71 (var_location:SF D#14 (minus:SF (debug_expr:SF D#28)
        (const_double:SF 1.0e+2 [0x0.c8p+7]))) "../System/ray_funkcije.c":236:23 -1
     (nil))
(debug_insn 1089 1088 1090 71 (var_location:SF ty_offset (mult:SF (debug_expr:SF D#14)
        (const_double:SF 5.0e-1 [0x0.8p+0]))) "../System/ray_funkcije.c":236:14 -1
     (nil))
(debug_insn 1090 1089 1091 71 (debug_marker) "../System/ray_funkcije.c":237:4 -1
     (nil))
(debug_insn 1091 1090 1093 71 (var_location:SF lineH (const_double:SF 1.0e+2 [0x0.c8p+7])) "../System/ray_funkcije.c":237:10 -1
     (nil))
(insn 1093 1091 1095 71 (set (reg:SF 757)
        (minus:SF (reg/v:SF 348 [ lineH ])
            (reg:SF 752))) "../System/ray_funkcije.c":236:23 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg/v:SF 348 [ lineH ])
        (expr_list:REG_EQUAL (minus:SF (reg/v:SF 348 [ lineH ])
                (const_double:SF 1.0e+2 [0x0.c8p+7]))
            (nil))))
(insn 1095 1093 1094 71 (set (reg:SF 760)
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":240:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1094 1095 27 71 (set (reg:SF 759)
        (mult:SF (reg:SF 757)
            (reg/v:SF 365 [ ty_step ]))) "../System/ray_funkcije.c":240:9 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 757)
        (nil)))
(insn 27 1094 1883 71 (set (reg:SF 423 [ _835 ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":240:9 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 1883 27 1096 71 (var_location:SF D#28 (const_double:SF 1.0e+2 [0x0.c8p+7])) -1
     (nil))
(insn 1096 1883 28 71 (set (reg/v:SF 393 [ ty ])
        (mult:SF (reg:SF 759)
            (reg:SF 760))) "../System/ray_funkcije.c":240:9 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 760)
        (expr_list:REG_DEAD (reg:SF 759)
            (expr_list:REG_EQUAL (mult:SF (reg:SF 759)
                    (const_double:SF 5.0e-1 [0x0.8p+0]))
                (nil)))))
(insn 28 1096 26 71 (set (reg/v:SF 348 [ lineH ])
        (reg:SF 752)) "../System/ray_funkcije.c":237:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 752)
        (expr_list:REG_EQUAL (const_double:SF 1.0e+2 [0x0.c8p+7])
            (nil))))
(insn 26 28 1097 71 (set (reg/v:SI 389 [ y ])
        (reg:SI 748)) "../System/ray_funkcije.c":240:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 748)
        (expr_list:REG_EQUAL (const_int 100 [0x64])
            (nil))))
(code_label 1097 26 1098 72 65 (nil) [1 uses])
(note 1098 1097 1108 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(note 1108 1098 1109 72 NOTE_INSN_DELETED)
(note 1109 1108 1099 72 NOTE_INSN_DELETED)
(debug_insn 1099 1109 1100 72 (var_location:SF ty_offset (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1100 1099 1101 72 (var_location:SF lineH (debug_expr:SF D#28)) -1
     (nil))
(debug_insn 1101 1100 1102 72 (debug_marker) "../System/ray_funkcije.c":239:3 -1
     (nil))
(debug_insn 1102 1101 1103 72 (var_location:SF D#8 (mult:SF (debug_expr:SF D#28)
        (const_double:SF 5.0e-1 [0x0.8p+0]))) "../System/ray_funkcije.c":239:30 -1
     (nil))
(debug_insn 1103 1102 1104 72 (var_location:SF D#7 (minus:SF (const_double:SF 5.0e+1 [0x0.c8p+6])
        (debug_expr:SF D#8))) "../System/ray_funkcije.c":239:9 -1
     (nil))
(debug_insn 1104 1103 1105 72 (var_location:SF lineOff (debug_expr:SF D#7)) "../System/ray_funkcije.c":239:9 -1
     (nil))
(debug_insn 1105 1104 1106 72 (debug_marker) "../System/ray_funkcije.c":240:3 -1
     (nil))
(debug_insn 1106 1105 1107 72 (var_location:SF ty (debug_expr:SF D#6)) "../System/ray_funkcije.c":240:9 -1
     (nil))
(debug_insn 1107 1106 1110 72 (debug_marker) "../System/ray_funkcije.c":241:3 -1
     (nil))
(insn 1110 1107 1111 72 (set (reg/v:SF 366 [ scale ])
        (mult:SF (float:SF (reg:SI 227 [ Blocksize.63_164 ]))
            (const_double:SF 3.125e-2 [0x0.8p-4]))) "../System/ray_funkcije.c":241:9 832 {*combine_vcvt_f32_s32}
     (expr_list:REG_DEAD (reg:SI 227 [ Blocksize.63_164 ])
        (nil)))
(debug_insn 1111 1110 1112 72 (var_location:SF scale (reg/v:SF 366 [ scale ])) "../System/ray_funkcije.c":241:9 -1
     (nil))
(debug_insn 1112 1111 1113 72 (debug_marker) "../System/ray_funkcije.c":242:3 -1
     (nil))
(debug_insn 1113 1112 1114 72 (var_location:SF tx (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":242:9 -1
     (nil))
(debug_insn 1114 1113 1115 72 (debug_marker) "../System/ray_funkcije.c":243:3 -1
     (nil))
(insn 1115 1114 2202 72 (set (reg:SF 763)
        (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":243:6 737 {*thumb2_movsf_vfp}
     (nil))
(insn 2202 1115 2203 72 (set (reg:CCFP 101 vfpcc)
        (compare:CCFP (reg/v:SF 347 [ shade ])
            (reg:SF 763))) "../System/ray_funkcije.c":243:6 827 {*cmpsf_vfp}
     (expr_list:REG_DEAD (reg:SF 763)
        (nil)))
(insn 2203 2202 1117 72 (set (reg:CCFP 100 cc)
        (reg:CCFP 101 vfpcc)) "../System/ray_funkcije.c":243:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFP 101 vfpcc)
        (nil)))
(jump_insn 1117 2203 1118 72 (set (pc)
        (if_then_else (ne (reg:CCFP 100 cc)
                (const_int 0 [0]))
            (label_ref 1146)
            (pc))) "../System/ray_funkcije.c":243:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFP 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1146)
(note 1118 1117 1133 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(note 1133 1118 1134 73 NOTE_INSN_DELETED)
(note 1134 1133 1119 73 NOTE_INSN_DELETED)
(debug_insn 1119 1134 1120 73 (debug_marker) "../System/ray_funkcije.c":244:4 -1
     (nil))
(insn 1120 1119 1131 73 (set (reg:SF 764)
        (div:SF (reg/v:SF 397 [ rx ])
            (reg/v:SF 366 [ scale ]))) "../System/ray_funkcije.c":244:19 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg/v:SF 397 [ rx ])
        (expr_list:REG_DEAD (reg/v:SF 366 [ scale ])
            (nil))))
(insn 1131 1120 1121 73 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":245:7 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 181 [ _95 ])
        (nil)))
(insn 1121 1131 1122 73 (set (reg:SI 765)
        (fix:SI (fix:SF (reg:SF 764)))) "../System/ray_funkcije.c":244:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 764)
        (nil)))
(insn 1122 1121 1123 73 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 765))
                    (const_int 0 [0])))
            (set (reg:SI 768)
                (minus:SI (const_int 0 [0])
                    (reg:SI 765)))
        ]) "../System/ray_funkcije.c":244:28 46 {subsi3_compare0}
     (nil))
(insn 1123 1122 1124 73 (set (reg:SI 767)
        (and:SI (reg:SI 765)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":244:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 765)
        (nil)))
(insn 1124 1123 1125 73 (set (reg:SI 769)
        (and:SI (reg:SI 768)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":244:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 768)
        (nil)))
(insn 1125 1124 1126 73 (set (reg:SI 767)
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 769))
            (reg:SI 767))) "../System/ray_funkcije.c":244:28 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 769)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(insn 1126 1125 1127 73 (set (reg/v:SF 349 [ tx ])
        (float:SF (reg:SI 767))) "../System/ray_funkcije.c":244:7 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 767)
        (nil)))
(debug_insn 1127 1126 1128 73 (var_location:SF tx (reg/v:SF 349 [ tx ])) "../System/ray_funkcije.c":244:7 -1
     (nil))
(debug_insn 1128 1127 2011 73 (debug_marker) "../System/ray_funkcije.c":245:4 -1
     (nil))
(insn 2011 1128 1132 73 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":245:7 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1132 2011 2081 73 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmplt") [flags 0x41]  <function_decl 0000000005c75900 __aeabi_dcmplt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":245:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmplt") [flags 0x41]  <function_decl 0000000005c75900 __aeabi_dcmplt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2081 1132 1135 73 (set (reg:SI 1042)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":245:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 1135 2081 1139 73 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1042)
                        (const_int 0 [0]))
                    (label_ref:SI 1184)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":245:7 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1042)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1184)
(note 1139 1135 1140 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1140 1139 1141 74 (debug_marker) "../System/ray_funkcije.c":246:5 -1
     (nil))
(insn 1141 1140 1142 74 (set (reg:SF 772)
        (const_double:SF 3.1e+1 [0x0.f8p+5])) "../System/ray_funkcije.c":246:8 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1142 1141 1143 74 (set (reg/v:SF 349 [ tx ])
        (minus:SF (reg:SF 772)
            (reg/v:SF 349 [ tx ]))) "../System/ray_funkcije.c":246:8 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 772)
        (nil)))
(debug_insn 1143 1142 2168 74 (var_location:SF tx (reg/v:SF 349 [ tx ])) "../System/ray_funkcije.c":246:8 -1
     (nil))
(jump_insn 2168 1143 2169 74 (set (pc)
        (label_ref 1184)) 284 {*arm_jump}
     (nil)
 -> 1184)
(barrier 2169 2168 1146)
(code_label 1146 2169 1147 75 66 (nil) [1 uses])
(note 1147 1146 1162 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(note 1162 1147 1163 75 NOTE_INSN_DELETED)
(note 1163 1162 1148 75 NOTE_INSN_DELETED)
(debug_insn 1148 1163 1149 75 (debug_marker) "../System/ray_funkcije.c":248:4 -1
     (nil))
(insn 1149 1148 1150 75 (set (reg:SF 773)
        (div:SF (reg/v:SF 398 [ ry ])
            (reg/v:SF 366 [ scale ]))) "../System/ray_funkcije.c":248:19 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg/v:SF 398 [ ry ])
        (expr_list:REG_DEAD (reg/v:SF 366 [ scale ])
            (nil))))
(insn 1150 1149 1151 75 (set (reg:SI 774)
        (fix:SI (fix:SF (reg:SF 773)))) "../System/ray_funkcije.c":248:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 773)
        (nil)))
(insn 1151 1150 1152 75 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 774))
                    (const_int 0 [0])))
            (set (reg:SI 777)
                (minus:SI (const_int 0 [0])
                    (reg:SI 774)))
        ]) "../System/ray_funkcije.c":248:28 46 {subsi3_compare0}
     (nil))
(insn 1152 1151 1153 75 (set (reg:SI 776)
        (and:SI (reg:SI 774)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":248:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 774)
        (nil)))
(insn 1153 1152 1154 75 (set (reg:SI 778)
        (and:SI (reg:SI 777)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":248:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 777)
        (nil)))
(insn 1154 1153 1155 75 (set (reg:SI 776)
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 778))
            (reg:SI 776))) "../System/ray_funkcije.c":248:28 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 778)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(insn 1155 1154 1156 75 (set (reg/v:SF 349 [ tx ])
        (float:SF (reg:SI 776))) "../System/ray_funkcije.c":248:7 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 776)
        (nil)))
(debug_insn 1156 1155 1157 75 (var_location:SF tx (reg/v:SF 349 [ tx ])) "../System/ray_funkcije.c":248:7 -1
     (nil))
(debug_insn 1157 1156 1159 75 (debug_marker) "../System/ray_funkcije.c":249:4 -1
     (nil))
(insn 1159 1157 1160 75 (set (reg:DF 2 r2)
        (const_double:DF 1.57079499999999994130917002621572464704513549805e+0 [0x0.c90fcf80dc337p+1])) "../System/ray_funkcije.c":249:7 739 {*thumb2_movdf_vfp}
     (nil))
(insn 1160 1159 1161 75 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":249:7 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1161 1160 2082 75 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":249:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2082 1161 1164 75 (set (reg:SI 1043)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":249:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 1164 2082 1168 75 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1043)
                        (const_int 0 [0]))
                    (label_ref:SI 1184)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":249:7 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1043)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1184)
(note 1168 1164 1173 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(note 1173 1168 1174 76 NOTE_INSN_DELETED)
(note 1174 1173 1171 76 NOTE_INSN_DELETED)
(insn 1171 1174 1170 76 (set (reg:DF 0 r0)
        (reg:DF 181 [ _95 ])) "../System/ray_funkcije.c":249:26 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 181 [ _95 ])
        (nil)))
(insn 1170 1171 1172 76 (set (reg:DF 2 r2)
        (const_double:DF 4.71238499999999937983830022858455777168273925781e+0 [0x0.96cbdba0a5269p+3])) "../System/ray_funkcije.c":249:26 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1172 1170 2083 76 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmplt") [flags 0x41]  <function_decl 0000000005c75900 __aeabi_dcmplt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":249:26 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmplt") [flags 0x41]  <function_decl 0000000005c75900 __aeabi_dcmplt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2083 1172 1175 76 (set (reg:SI 1044)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":249:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 1175 2083 1179 76 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1044)
                        (const_int 0 [0]))
                    (label_ref:SI 1184)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":249:26 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1044)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1184)
(note 1179 1175 1180 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1180 1179 1181 77 (debug_marker) "../System/ray_funkcije.c":250:5 -1
     (nil))
(insn 1181 1180 1182 77 (set (reg:SF 783)
        (const_double:SF 3.1e+1 [0x0.f8p+5])) "../System/ray_funkcije.c":250:8 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1182 1181 1183 77 (set (reg/v:SF 349 [ tx ])
        (minus:SF (reg:SF 783)
            (reg/v:SF 349 [ tx ]))) "../System/ray_funkcije.c":250:8 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 783)
        (nil)))
(debug_insn 1183 1182 1184 77 (var_location:SF tx (reg/v:SF 349 [ tx ])) "../System/ray_funkcije.c":250:8 -1
     (nil))
(code_label 1184 1183 1185 78 67 (nil) [4 uses])
(note 1185 1184 1195 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(note 1195 1185 1186 78 NOTE_INSN_DELETED)
(debug_insn 1186 1195 1187 78 (var_location:SF tx (reg/v:SF 349 [ tx ])) -1
     (nil))
(debug_insn 1187 1186 1188 78 (debug_marker) "../System/ray_funkcije.c":255:3 -1
     (nil))
(debug_insn 1188 1187 1189 78 (var_location:SI wallx (fix:SI (mult:SF (plus:SF (reg/v:SF 339 [ z ])
                (const_double:SF 3.0e+1 [0x0.fp+5]))
            (const_double:SF 1.6666667461395263671875e+0 [0x0.d55556p+1])))) "../System/ray_funkcije.c":255:7 -1
     (nil))
(debug_insn 1189 1188 1190 78 (debug_marker) "../System/ray_funkcije.c":256:3 -1
     (nil))
(debug_insn 1190 1189 1191 78 (var_location:SI D#15 (fix:SI (mult:SF (plus:SF (reg/v:SF 339 [ z ])
                (const_double:SF 3.0e+1 [0x0.fp+5]))
            (const_double:SF 1.6666667461395263671875e+0 [0x0.d55556p+1])))) "../System/ray_funkcije.c":255:7 -1
     (nil))
(insn 1191 1190 1192 78 (set (reg:SF 785)
        (const_double:SF 3.0e+1 [0x0.fp+5])) "../System/ray_funkcije.c":255:22 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1192 1191 1193 78 (set (reg:SF 784)
        (plus:SF (reg/v:SF 339 [ z ])
            (reg:SF 785))) "../System/ray_funkcije.c":255:22 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 785)
        (expr_list:REG_EQUAL (plus:SF (reg/v:SF 339 [ z ])
                (const_double:SF 3.0e+1 [0x0.fp+5]))
            (nil))))
(insn 1193 1192 1194 78 (set (reg:SF 787)
        (const_double:SF 1.6666667461395263671875e+0 [0x0.d55556p+1])) "../System/ray_funkcije.c":255:47 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1194 1193 1196 78 (set (reg:SF 786)
        (mult:SF (reg:SF 784)
            (reg:SF 787))) "../System/ray_funkcije.c":255:47 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 787)
        (expr_list:REG_DEAD (reg:SF 784)
            (expr_list:REG_EQUAL (mult:SF (reg:SF 784)
                    (const_double:SF 1.6666667461395263671875e+0 [0x0.d55556p+1]))
                (nil)))))
(insn 1196 1194 1197 78 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 786)))) "../System/ray_funkcije.c":256:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 786)
        (nil)))
(call_insn/u 1197 1196 1199 78 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":256:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 1199 1197 1201 78 (set (reg:DF 2 r2)
        (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])) "../System/ray_funkcije.c":256:9 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1201 1199 1205 78 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":256:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1205 1201 2084 78 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":256:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2084 1205 1206 78 (set (reg:SI 1045)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":256:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1206 2084 1208 78 (set (reg/v:SI 368 [ wallx ])
        (reg:SI 1045)) "../System/ray_funkcije.c":256:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1045)
        (nil)))
(debug_insn 1208 1206 1209 78 (var_location:SI wallx (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":256:9 -1
     (nil))
(debug_insn 1209 1208 1210 78 (debug_marker) "../System/ray_funkcije.c":257:3 -1
     (nil))
(debug_insn 1210 1209 1211 78 (var_location:SI wallx (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":257:9 -1
     (nil))
(debug_insn 1211 1210 1212 78 (debug_marker) "../System/ray_funkcije.c":259:3 -1
     (nil))
(debug_insn 1212 1211 1213 78 (debug_marker) "../System/ray_funkcije.c":259:8 -1
     (nil))
(debug_insn 1213 1212 1214 78 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 1214 1213 1215 78 (var_location:SF ty (debug_expr:SF D#6)) -1
     (nil))
(debug_insn 1215 1214 2200 78 (debug_marker) "../System/ray_funkcije.c":259:19 -1
     (nil))
(insn 2200 1215 2201 78 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 348 [ lineH ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":259:3 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2201 2200 1218 78 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":259:3 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1218 2201 1372 78 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 1244)
            (pc))) "../System/ray_funkcije.c":259:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1244)
(code_label 1372 1218 1219 79 78 (nil) [1 uses])
(note 1219 1372 1220 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1220 1219 1221 79 (debug_marker) "../System/ray_funkcije.c":297:3 -1
     (nil))
(debug_insn 1221 1220 1222 79 (var_location:SI stropx (debug_expr:SI D#15)) "../System/ray_funkcije.c":297:7 -1
     (nil))
(debug_insn 1222 1221 1223 79 (debug_marker) "../System/ray_funkcije.c":298:3 -1
     (nil))
(debug_insn 1223 1222 1224 79 (var_location:SI stropx (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":298:10 -1
     (nil))
(debug_insn 1224 1223 1225 79 (debug_marker) "../System/ray_funkcije.c":299:3 -1
     (nil))
(debug_insn 1225 1224 1226 79 (var_location:SI stropx (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":299:10 -1
     (nil))
(debug_insn 1226 1225 1227 79 (debug_marker) "../System/ray_funkcije.c":300:3 -1
     (nil))
(debug_insn 1227 1226 1228 79 (var_location:SI tlax (debug_expr:SI D#15)) "../System/ray_funkcije.c":300:7 -1
     (nil))
(debug_insn 1228 1227 1229 79 (debug_marker) "../System/ray_funkcije.c":301:3 -1
     (nil))
(debug_insn 1229 1228 1230 79 (var_location:SI tlax (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":301:8 -1
     (nil))
(debug_insn 1230 1229 1231 79 (debug_marker) "../System/ray_funkcije.c":302:3 -1
     (nil))
(debug_insn 1231 1230 1232 79 (var_location:SI tlax (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":302:8 -1
     (nil))
(debug_insn 1232 1231 1234 79 (debug_marker) "../System/ray_funkcije.c":303:3 -1
     (nil))
(insn 1234 1232 1235 79 (set (reg:SF 794 [ angle ])
        (mem/c:SF (reg/f:SI 967) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":303:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(insn 1235 1234 1236 79 (set (reg/v:SF 353 [ floorAngle ])
        (minus:SF (reg:SF 794 [ angle ])
            (reg/v:SF 346 [ newAngle ]))) "../System/ray_funkcije.c":303:9 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 794 [ angle ])
        (nil)))
(debug_insn 1236 1235 1237 79 (var_location:SF floorAngle (reg/v:SF 353 [ floorAngle ])) "../System/ray_funkcije.c":303:9 -1
     (nil))
(debug_insn 1237 1236 2198 79 (debug_marker) "../System/ray_funkcije.c":304:3 -1
     (nil))
(insn 2198 1237 2199 79 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 353 [ floorAngle ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":304:6 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2199 2198 1240 79 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":304:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1240 2199 2171 79 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 2170)
            (pc))) "../System/ray_funkcije.c":304:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 2170)
(note 2171 1240 2172 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(jump_insn 2172 2171 2173 80 (set (pc)
        (label_ref 1376)) 284 {*arm_jump}
     (nil)
 -> 1376)
(barrier 2173 2172 1244)
(code_label 1244 2173 1245 81 71 (nil) [1 uses])
(note 1245 1244 1246 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 1246 1245 31 81 (set (reg:SF 216 [ _151 ])
        (mult:SF (reg/v:SF 347 [ shade ])
            (reg/v:SF 364 [ vis ]))) 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg/v:SF 364 [ vis ])
        (expr_list:REG_DEAD (reg/v:SF 347 [ shade ])
            (nil))))
(insn 31 1246 1247 81 (set (reg:SF 279 [ _226 ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":259:21 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1247 31 1276 81 (set (reg:SI 429 [ _849 ])
        (fix:SI (fix:SF (reg/v:SF 349 [ tx ])))) "../System/ray_funkcije.c":261:33 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SF 349 [ tx ])
        (nil)))
(insn 1276 1247 1304 81 (set (reg/f:SI 982)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/ray_funkcije.c":266:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1304 1276 30 81 (set (reg/f:SI 983)
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) "../System/ray_funkcije.c":271:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 1304 1340 81 (set (reg/v:SI 394 [ j ])
        (const_int 0 [0])) "../System/ray_funkcije.c":259:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1340 30 1369 81 (set (reg:DF 984)
        (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])) "../System/ray_funkcije.c":285:10 739 {*thumb2_movdf_vfp}
     (nil))
(code_label 1369 1340 1248 82 77 (nil) [1 uses])
(note 1248 1369 1253 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(note 1253 1248 1256 82 NOTE_INSN_DELETED)
(note 1256 1253 1249 82 NOTE_INSN_DELETED)
(debug_insn 1249 1256 1250 82 (var_location:SI j (reg/v:SI 394 [ j ])) -1
     (nil))
(debug_insn 1250 1249 1251 82 (var_location:SF ty (reg/v:SF 393 [ ty ])) -1
     (nil))
(debug_insn 1251 1250 1252 82 (debug_marker) "../System/ray_funkcije.c":261:4 -1
     (nil))
(insn 1252 1251 1254 82 (set (reg:SI 796)
        (fix:SI (fix:SF (reg/v:SF 393 [ ty ])))) "../System/ray_funkcije.c":261:17 805 {*truncsisf2_vfp}
     (nil))
(insn 1254 1252 1257 82 (set (reg:SI 798)
        (plus:SI (ashift:SI (reg:SI 796)
                (const_int 5 [0x5]))
            (reg:SI 429 [ _849 ]))) "../System/ray_funkcije.c":261:31 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 796)
        (nil)))
(insn 1257 1254 1259 82 (set (reg:SI 801)
        (plus:SI (ashift:SI (reg:SI 798)
                (const_int 1 [0x1]))
            (reg:SI 798))) "../System/ray_funkcije.c":261:8 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 798)
        (nil)))
(debug_insn 1259 1257 1260 82 (var_location:SI pixel (reg:SI 801)) "../System/ray_funkcije.c":261:8 -1
     (nil))
(debug_insn 1260 1259 1261 82 (debug_marker) "../System/ray_funkcije.c":263:4 -1
     (nil))
(debug_insn 1261 1260 1262 82 (var_location:SI red (const_int 0 [0])) "../System/ray_funkcije.c":263:8 -1
     (nil))
(debug_insn 1262 1261 1263 82 (var_location:SI blue (const_int 0 [0])) "../System/ray_funkcije.c":263:17 -1
     (nil))
(debug_insn 1263 1262 1264 82 (var_location:SI green (const_int 0 [0])) "../System/ray_funkcije.c":263:27 -1
     (nil))
(debug_insn 1264 1263 1265 82 (debug_marker) "../System/ray_funkcije.c":264:4 -1
     (nil))
(insn 1265 1264 1266 82 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 173 [ hmt ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":264:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1266 1265 1267 82 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) "../System/ray_funkcije.c":264:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 1273)
(note 1267 1266 1303 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1303 1267 1312 83 (debug_marker) "../System/ray_funkcije.c":271:5 -1
     (nil))
(insn 1312 1303 1268 83 (set (reg/f:SI 821)
        (plus:SI (reg/f:SI 983)
            (reg:SI 801))) "../System/ray_funkcije.c":272:19 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 801)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 801)
                (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>))
            (nil))))
(insn 1268 1312 32 83 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 173 [ hmt ])
            (const_int 2 [0x2]))) "../System/ray_funkcije.c":264:4 268 {*arm_cmpsi_insn}
     (nil))
(insn 32 1268 1269 83 (set (reg/v:SI 352 [ green ])
        (const_int 0 [0])) "../System/ray_funkcije.c":264:4 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1269 32 1272 83 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1301)
            (pc))) "../System/ray_funkcije.c":264:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 1301)
(note 1272 1269 33 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 33 1272 34 84 (set (reg/v:SI 351 [ blue ])
        (reg/v:SI 352 [ green ])) "../System/ray_funkcije.c":264:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 34 33 2174 84 (set (reg/v:SI 350 [ red ])
        (reg/v:SI 352 [ green ])) "../System/ray_funkcije.c":264:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 2174 34 2175 84 (set (pc)
        (label_ref 1327)) 284 {*arm_jump}
     (nil)
 -> 1327)
(barrier 2175 2174 1273)
(code_label 1273 2175 1274 85 74 (nil) [1 uses])
(note 1274 1273 1275 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1275 1274 1284 85 (debug_marker) "../System/ray_funkcije.c":266:5 -1
     (nil))
(insn 1284 1275 1277 85 (set (reg/f:SI 807)
        (plus:SI (reg/f:SI 982)
            (reg:SI 801))) "../System/ray_funkcije.c":267:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 801)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 801)
                (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
            (nil))))
(insn 1277 1284 1278 85 (set (reg:SI 803 [ t_brickWall[pixel_426] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 982)
                    (reg:SI 801)) [0 t_brickWall[pixel_426]+0 S1 A8]))) "../System/ray_funkcije.c":266:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 801)
                    (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) [0 t_brickWall[pixel_426]+0 S1 A8]))
        (nil)))
(insn 1278 1277 1285 85 (set (reg:SF 804)
        (float:SF (reg:SI 803 [ t_brickWall[pixel_426] ]))) "../System/ray_funkcije.c":266:34 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 803 [ t_brickWall[pixel_426] ])
        (nil)))
(insn 1285 1278 1293 85 (set (reg:SI 808 [ t_brickWall[_192] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 807)
                    (const_int 1 [0x1])) [0 t_brickWall[_192]+0 S1 A8]))) "../System/ray_funkcije.c":267:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 1293 1285 1286 85 (set (reg:SI 813 [ t_brickWall[_198] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 807)
                    (const_int 2 [0x2])) [0 t_brickWall[_198]+0 S1 A8]))) "../System/ray_funkcije.c":268:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 807)
        (nil)))
(insn 1286 1293 1294 85 (set (reg:SF 809)
        (float:SF (reg:SI 808 [ t_brickWall[_192] ]))) "../System/ray_funkcije.c":267:36 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 808 [ t_brickWall[_192] ])
        (nil)))
(insn 1294 1286 1279 85 (set (reg:SF 814)
        (float:SF (reg:SI 813 [ t_brickWall[_198] ]))) "../System/ray_funkcije.c":268:35 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 813 [ t_brickWall[_198] ])
        (nil)))
(insn 1279 1294 1287 85 (set (reg:SF 805)
        (mult:SF (reg:SF 804)
            (reg:SF 216 [ _151 ]))) "../System/ray_funkcije.c":266:42 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 804)
        (nil)))
(insn 1287 1279 1295 85 (set (reg:SF 810)
        (mult:SF (reg:SF 809)
            (reg:SF 216 [ _151 ]))) "../System/ray_funkcije.c":267:44 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 809)
        (nil)))
(insn 1295 1287 1280 85 (set (reg:SF 815)
        (mult:SF (reg:SF 814)
            (reg:SF 216 [ _151 ]))) "../System/ray_funkcije.c":268:43 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 814)
        (nil)))
(insn 1280 1295 1281 85 (set (reg/v:SI 350 [ red ])
        (fix:SI (fix:SF (reg:SF 805)))) "../System/ray_funkcije.c":266:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 805)
        (nil)))
(debug_insn 1281 1280 1282 85 (var_location:SI red (reg/v:SI 350 [ red ])) "../System/ray_funkcije.c":266:9 -1
     (nil))
(debug_insn 1282 1281 1288 85 (debug_marker) "../System/ray_funkcije.c":267:5 -1
     (nil))
(insn 1288 1282 1289 85 (set (reg/v:SI 352 [ green ])
        (fix:SI (fix:SF (reg:SF 810)))) "../System/ray_funkcije.c":267:11 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 810)
        (nil)))
(debug_insn 1289 1288 1290 85 (var_location:SI green (reg/v:SI 352 [ green ])) "../System/ray_funkcije.c":267:11 -1
     (nil))
(debug_insn 1290 1289 1296 85 (debug_marker) "../System/ray_funkcije.c":268:5 -1
     (nil))
(insn 1296 1290 1297 85 (set (reg/v:SI 351 [ blue ])
        (fix:SI (fix:SF (reg:SF 815)))) "../System/ray_funkcije.c":268:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 815)
        (nil)))
(debug_insn 1297 1296 1298 85 (var_location:SI blue (reg/v:SI 351 [ blue ])) "../System/ray_funkcije.c":268:10 -1
     (nil))
(debug_insn 1298 1297 2176 85 (debug_marker) "../System/ray_funkcije.c":269:5 -1
     (nil))
(jump_insn 2176 1298 2177 85 (set (pc)
        (label_ref 1327)) "../System/ray_funkcije.c":269:5 284 {*arm_jump}
     (nil)
 -> 1327)
(barrier 2177 2176 1301)
(code_label 1301 2177 1302 86 75 (nil) [1 uses])
(note 1302 1301 1305 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 1305 1302 1313 86 (set (reg:SI 817 [ t_wall[pixel_426] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 983)
                    (reg:SI 801)) [0 t_wall[pixel_426]+0 S1 A8]))) "../System/ray_funkcije.c":271:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 801)
                    (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[pixel_426]+0 S1 A8]))
        (nil)))
(insn 1313 1305 1321 86 (set (reg:SI 822 [ t_wall[_209] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 821)
                    (const_int 1 [0x1])) [0 t_wall[_209]+0 S1 A8]))) "../System/ray_funkcije.c":272:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 1321 1313 1306 86 (set (reg:SI 827 [ t_wall[_215] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 821)
                    (const_int 2 [0x2])) [0 t_wall[_215]+0 S1 A8]))) "../System/ray_funkcije.c":273:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 821)
        (nil)))
(insn 1306 1321 1314 86 (set (reg:SF 818)
        (float:SF (reg:SI 817 [ t_wall[pixel_426] ]))) "../System/ray_funkcije.c":271:29 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 817 [ t_wall[pixel_426] ])
        (nil)))
(insn 1314 1306 1322 86 (set (reg:SF 823)
        (float:SF (reg:SI 822 [ t_wall[_209] ]))) "../System/ray_funkcije.c":272:31 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 822 [ t_wall[_209] ])
        (nil)))
(insn 1322 1314 1307 86 (set (reg:SF 828)
        (float:SF (reg:SI 827 [ t_wall[_215] ]))) "../System/ray_funkcije.c":273:30 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 827 [ t_wall[_215] ])
        (nil)))
(insn 1307 1322 1315 86 (set (reg:SF 819)
        (mult:SF (reg:SF 818)
            (reg:SF 216 [ _151 ]))) "../System/ray_funkcije.c":271:37 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 818)
        (nil)))
(insn 1315 1307 1323 86 (set (reg:SF 824)
        (mult:SF (reg:SF 823)
            (reg:SF 216 [ _151 ]))) "../System/ray_funkcije.c":272:39 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 823)
        (nil)))
(insn 1323 1315 1308 86 (set (reg:SF 829)
        (mult:SF (reg:SF 828)
            (reg:SF 216 [ _151 ]))) "../System/ray_funkcije.c":273:38 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 828)
        (nil)))
(insn 1308 1323 1309 86 (set (reg/v:SI 350 [ red ])
        (fix:SI (fix:SF (reg:SF 819)))) "../System/ray_funkcije.c":271:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 819)
        (nil)))
(debug_insn 1309 1308 1310 86 (var_location:SI red (reg/v:SI 350 [ red ])) "../System/ray_funkcije.c":271:9 -1
     (nil))
(debug_insn 1310 1309 1316 86 (debug_marker) "../System/ray_funkcije.c":272:5 -1
     (nil))
(insn 1316 1310 1317 86 (set (reg/v:SI 352 [ green ])
        (fix:SI (fix:SF (reg:SF 824)))) "../System/ray_funkcije.c":272:11 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 824)
        (nil)))
(debug_insn 1317 1316 1318 86 (var_location:SI green (reg/v:SI 352 [ green ])) "../System/ray_funkcije.c":272:11 -1
     (nil))
(debug_insn 1318 1317 1324 86 (debug_marker) "../System/ray_funkcije.c":273:5 -1
     (nil))
(insn 1324 1318 1325 86 (set (reg/v:SI 351 [ blue ])
        (fix:SI (fix:SF (reg:SF 829)))) "../System/ray_funkcije.c":273:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 829)
        (nil)))
(debug_insn 1325 1324 1326 86 (var_location:SI blue (reg/v:SI 351 [ blue ])) "../System/ray_funkcije.c":273:10 -1
     (nil))
(debug_insn 1326 1325 1327 86 (debug_marker) "../System/ray_funkcije.c":274:5 -1
     (nil))
(code_label 1327 1326 1328 87 76 (nil) [2 uses])
(note 1328 1327 1336 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(note 1336 1328 1351 87 NOTE_INSN_DELETED)
(note 1351 1336 1355 87 NOTE_INSN_DELETED)
(note 1355 1351 1329 87 NOTE_INSN_DELETED)
(debug_insn 1329 1355 1330 87 (var_location:SI green (reg/v:SI 352 [ green ])) -1
     (nil))
(debug_insn 1330 1329 1331 87 (var_location:SI blue (reg/v:SI 351 [ blue ])) -1
     (nil))
(debug_insn 1331 1330 1332 87 (var_location:SI red (reg/v:SI 350 [ red ])) -1
     (nil))
(debug_insn 1332 1331 1333 87 (debug_marker) "../System/ray_funkcije.c":284:4 -1
     (nil))
(debug_insn 1333 1332 1334 87 (var_location:SI wally (fix:SI (plus:SF (reg:SF 279 [ _226 ])
            (reg:SF 423 [ _835 ])))) "../System/ray_funkcije.c":284:8 -1
     (nil))
(debug_insn 1334 1333 1335 87 (debug_marker) "../System/ray_funkcije.c":285:4 -1
     (nil))
(insn 1335 1334 1364 87 (set (reg:SF 830)
        (plus:SF (reg:SF 279 [ _226 ])
            (reg:SF 423 [ _835 ]))) "../System/ray_funkcije.c":284:24 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 279 [ _226 ])
        (nil)))
(insn 1364 1335 1337 87 (set (reg/v:SI 394 [ j ])
        (plus:SI (reg/v:SI 394 [ j ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":259:31 7 {*arm_addsi3}
     (nil))
(insn 1337 1364 1338 87 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 830)))) "../System/ray_funkcije.c":285:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 830)
        (nil)))
(call_insn/u 1338 1337 1999 87 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":285:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 1999 1338 1342 87 (set (reg:DF 2 r2)
        (reg:DF 984)) "../System/ray_funkcije.c":285:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1342 1999 2085 87 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":285:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2085 1342 1347 87 (set (reg:DF 1046)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":285:10 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 1347 2085 1343 87 (set (reg:SI 2 r2)
        (reg/v:SI 351 [ blue ])) "../System/ray_funkcije.c":288:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 351 [ blue ])
        (nil)))
(insn 1343 1347 1345 87 (set (reg:DF 833)
        (reg:DF 1046)) "../System/ray_funkcije.c":285:10 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1046)
        (nil)))
(debug_insn 1345 1343 1346 87 (var_location:SI wally (fix:SI (reg:DF 833))) "../System/ray_funkcije.c":285:10 -1
     (nil))
(debug_insn 1346 1345 1348 87 (debug_marker) "../System/ray_funkcije.c":287:4 -1
     (nil))
(insn 1348 1346 1349 87 (set (reg:SI 1 r1)
        (reg/v:SI 352 [ green ])) "../System/ray_funkcije.c":288:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 352 [ green ])
        (nil)))
(insn 1349 1348 1350 87 (set (reg:SI 0 r0)
        (reg/v:SI 350 [ red ])) "../System/ray_funkcije.c":288:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 350 [ red ])
        (nil)))
(call_insn 1350 1349 2086 87 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":288:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 2086 1350 1352 87 (set (reg:SI 1047)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":288:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1352 2086 1353 87 (set (reg:SI 834 [ _224 ])
        (zero_extend:SI (subreg:HI (reg:SI 1047) 0))) "../System/ray_funkcije.c":287:4 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 1047)
        (nil)))
(insn 1353 1352 1354 87 (set (reg:DF 0 r0)
        (reg:DF 833)) "../System/ray_funkcije.c":285:10 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 833)
        (nil)))
(call_insn/u 1354 1353 2087 87 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":285:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2087 1354 1356 87 (set (reg:SI 1048)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":285:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1356 2087 1357 87 (set (reg:SI 2 r2)
        (reg:SI 834 [ _224 ])) "../System/ray_funkcije.c":287:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 834 [ _224 ])
        (nil)))
(insn 1357 1356 1358 87 (set (reg:SI 1 r1)
        (reg:SI 1048)) "../System/ray_funkcije.c":287:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1048)
        (nil)))
(insn 1358 1357 1359 87 (set (reg:SI 0 r0)
        (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":287:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1359 1358 1360 87 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>) [0 narisi_velik_kvadrat_stene S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":287:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1360 1359 1368 87 (debug_marker) "../System/ray_funkcije.c":289:4 -1
     (nil))
(insn 1368 1360 1361 87 (set (reg:SF 279 [ _226 ])
        (float:SF (reg/v:SI 394 [ j ]))) "../System/ray_funkcije.c":259:21 809 {*floatsisf2_vfp}
     (nil))
(insn 1361 1368 1362 87 (set (reg/v:SF 393 [ ty ])
        (plus:SF (reg/v:SF 393 [ ty ])
            (reg/v:SF 365 [ ty_step ]))) "../System/ray_funkcije.c":289:7 758 {*addsf3_vfp}
     (nil))
(debug_insn 1362 1361 1363 87 (var_location:SF ty (reg/v:SF 393 [ ty ])) "../System/ray_funkcije.c":289:7 -1
     (nil))
(debug_insn 1363 1362 1365 87 (debug_marker) "../System/ray_funkcije.c":259:30 -1
     (nil))
(debug_insn 1365 1363 1366 87 (var_location:SI j (reg/v:SI 394 [ j ])) -1
     (nil))
(debug_insn 1366 1365 1367 87 (var_location:SF ty (reg/v:SF 393 [ ty ])) -1
     (nil))
(debug_insn 1367 1366 2196 87 (debug_marker) "../System/ray_funkcije.c":259:19 -1
     (nil))
(insn 2196 1367 2197 87 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 279 [ _226 ])
            (reg/v:SF 348 [ lineH ]))) "../System/ray_funkcije.c":259:3 828 {*cmpsf_trap_vfp}
     (nil))
(insn 2197 2196 1371 87 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":259:3 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1371 2197 2178 87 (set (pc)
        (if_then_else (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1369)
            (pc))) "../System/ray_funkcije.c":259:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1369)
(note 2178 1371 2179 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(jump_insn 2179 2178 2180 88 (set (pc)
        (label_ref 1372)) 284 {*arm_jump}
     (nil)
 -> 1372)
(barrier 2180 2179 1376)
(code_label 1376 2180 1377 89 72 (nil) [1 uses])
(note 1377 1376 1378 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1378 1377 1379 89 (debug_marker) "../System/ray_funkcije.c":305:4 -1
     (nil))
(insn 1379 1378 1380 89 (set (reg:SF 0 r0)
        (reg/v:SF 353 [ floorAngle ])) "../System/ray_funkcije.c":305:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 353 [ floorAngle ])
        (nil)))
(call_insn/u 1380 1379 2014 89 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":305:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2014 1380 1384 89 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":305:15 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1384 2014 1388 89 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":305:15 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1388 1384 2088 89 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":305:15 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2088 1388 1389 89 (set (reg:SF 1049)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":305:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1389 2088 1391 89 (set (reg/v:SF 353 [ floorAngle ])
        (reg:SF 1049)) "../System/ray_funkcije.c":305:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1049)
        (nil)))
(debug_insn 1391 1389 2181 89 (var_location:SF floorAngle (reg/v:SF 353 [ floorAngle ])) "../System/ray_funkcije.c":305:15 -1
     (nil))
(jump_insn 2181 1391 2182 89 (set (pc)
        (label_ref 1421)) 284 {*arm_jump}
     (nil)
 -> 1421)
(barrier 2182 2181 2170)
(code_label 2170 2182 1395 90 123 (nil) [1 uses])
(note 1395 2170 1404 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(note 1404 1395 1405 90 NOTE_INSN_DELETED)
(note 1405 1404 1396 90 NOTE_INSN_DELETED)
(debug_insn 1396 1405 1397 90 (debug_marker) "../System/ray_funkcije.c":306:8 -1
     (nil))
(insn 1397 1396 1398 90 (set (reg:SF 0 r0)
        (reg/v:SF 353 [ floorAngle ])) "../System/ray_funkcije.c":306:23 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 1398 1397 2089 90 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":306:23 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2089 1398 1399 90 (set (reg:DF 1050)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":306:23 739 {*thumb2_movdf_vfp}
     (nil))
(insn 1399 2089 2012 90 (set (reg:DF 283 [ _230 ])
        (reg:DF 1050)) "../System/ray_funkcije.c":306:23 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 1050)
        (expr_list:REG_EQUAL (float_extend:DF (reg/v:SF 353 [ floorAngle ]))
            (nil))))
(insn 2012 1399 1403 90 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":306:11 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1403 2012 2090 90 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":306:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 2090 1403 1406 90 (set (reg:SI 1051)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":306:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 1406 2090 1410 90 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1051)
                        (const_int 0 [0]))
                    (label_ref:SI 1421)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":306:11 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1051)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1421)
(note 1410 1406 1411 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1411 1410 1413 91 (debug_marker) "../System/ray_funkcije.c":307:4 -1
     (nil))
(insn 1413 1411 2013 91 (set (reg:DF 0 r0)
        (reg:DF 283 [ _230 ])) "../System/ray_funkcije.c":307:15 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 283 [ _230 ])
        (nil)))
(insn 2013 1413 1414 91 (set (reg:DF 2 r2)
        (reg:DF 990)) "../System/ray_funkcije.c":307:15 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1414 2013 1417 91 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":307:15 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1417 1414 2091 91 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":307:15 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2091 1417 1418 91 (set (reg:SF 1052)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":307:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1418 2091 1420 91 (set (reg/v:SF 353 [ floorAngle ])
        (reg:SF 1052)) "../System/ray_funkcije.c":307:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1052)
        (nil)))
(debug_insn 1420 1418 1421 91 (var_location:SF floorAngle (reg/v:SF 353 [ floorAngle ])) "../System/ray_funkcije.c":307:15 -1
     (nil))
(code_label 1421 1420 1422 92 79 (nil) [2 uses])
(note 1422 1421 1423 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1423 1422 1424 92 (var_location:SF floorAngle (reg/v:SF 353 [ floorAngle ])) -1
     (nil))
(debug_insn 1424 1423 1425 92 (debug_marker) "../System/ray_funkcije.c":309:3 -1
     (nil))
(debug_insn 1425 1424 1426 92 (debug_marker) "../System/ray_funkcije.c":310:3 -1
     (nil))
(debug_insn 1426 1425 1427 92 (debug_marker) "../System/ray_funkcije.c":318:3 -1
     (nil))
(insn 1427 1426 1428 92 (set (reg:SF 16 s0)
        (reg/v:SF 346 [ newAngle ])) "../System/ray_funkcije.c":318:12 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 1428 1427 2092 92 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":318:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2092 1428 1432 92 (set (reg:SF 1053)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":318:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1432 2092 1429 92 (set (reg:SF 16 s0)
        (reg/v:SF 353 [ floorAngle ])) "../System/ray_funkcije.c":319:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 353 [ floorAngle ])
        (nil)))
(insn 1429 1432 1430 92 (set (reg/v:SF 369 [ cosNew ])
        (reg:SF 1053)) "../System/ray_funkcije.c":318:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1053)
        (nil)))
(debug_insn 1430 1429 1431 92 (var_location:SF cosNew (reg/v:SF 369 [ cosNew ])) "../System/ray_funkcije.c":318:12 -1
     (nil))
(debug_insn 1431 1430 1433 92 (debug_marker) "../System/ray_funkcije.c":319:3 -1
     (nil))
(call_insn/u 1433 1431 2093 92 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":319:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2093 1433 1434 92 (set (reg:SF 1054)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":319:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1434 2093 1435 92 (set (reg/v:SF 370 [ cosFloor ])
        (reg:SF 1054)) "../System/ray_funkcije.c":319:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1054)
        (nil)))
(debug_insn 1435 1434 1436 92 (var_location:SF cosFloor (reg/v:SF 370 [ cosFloor ])) "../System/ray_funkcije.c":319:14 -1
     (nil))
(debug_insn 1436 1435 1437 92 (debug_marker) "../System/ray_funkcije.c":320:3 -1
     (nil))
(insn 1437 1436 1438 92 (set (reg:SF 16 s0)
        (reg/v:SF 346 [ newAngle ])) "../System/ray_funkcije.c":320:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 346 [ newAngle ])
        (nil)))
(call_insn/u 1438 1437 2094 92 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":320:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2094 1438 1442 92 (set (reg:SF 1055)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":320:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1442 2094 1439 92 (set (reg:SF 0 r0)
        (reg/v:SF 369 [ cosNew ])) "../System/ray_funkcije.c":322:18 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 369 [ cosNew ])
        (nil)))
(insn 1439 1442 1440 92 (set (reg/v:SF 371 [ sinNew ])
        (reg:SF 1055)) "../System/ray_funkcije.c":320:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1055)
        (nil)))
(debug_insn 1440 1439 1441 92 (var_location:SF sinNew (reg/v:SF 371 [ sinNew ])) "../System/ray_funkcije.c":320:12 -1
     (nil))
(debug_insn 1441 1440 1443 92 (debug_marker) "../System/ray_funkcije.c":322:3 -1
     (nil))
(call_insn/u 1443 1441 2015 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":322:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2015 1443 1447 92 (set (reg:DF 2 r2)
        (reg:DF 992)) "../System/ray_funkcije.c":322:33 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1447 2015 1450 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":322:33 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1450 1447 2095 92 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":322:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2095 1450 1451 92 (set (reg:SF 1056)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":322:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1451 2095 1453 92 (set (reg/v:SF 372 [ tmptx2 ])
        (reg:SF 1056)) "../System/ray_funkcije.c":322:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1056)
        (nil)))
(debug_insn 1453 1451 1454 92 (var_location:SF tmptx2 (reg/v:SF 372 [ tmptx2 ])) "../System/ray_funkcije.c":322:9 -1
     (nil))
(debug_insn 1454 1453 1455 92 (debug_marker) "../System/ray_funkcije.c":323:3 -1
     (nil))
(insn 1455 1454 1456 92 (set (reg:SF 0 r0)
        (reg/v:SF 371 [ sinNew ])) "../System/ray_funkcije.c":323:18 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 371 [ sinNew ])
        (nil)))
(call_insn/u 1456 1455 2016 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":323:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2016 1456 1460 92 (set (reg:DF 2 r2)
        (reg:DF 992)) "../System/ray_funkcije.c":323:33 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1460 2016 1463 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":323:33 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1463 1460 2096 92 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":323:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2096 1463 1464 92 (set (reg:SF 1057)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":323:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1464 2096 1466 92 (set (reg/v:SF 373 [ tmpty2 ])
        (reg:SF 1057)) "../System/ray_funkcije.c":323:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1057)
        (nil)))
(debug_insn 1466 1464 1467 92 (var_location:SF tmpty2 (reg/v:SF 373 [ tmpty2 ])) "../System/ray_funkcije.c":323:9 -1
     (nil))
(debug_insn 1467 1466 1469 92 (debug_marker) "../System/ray_funkcije.c":324:3 -1
     (nil))
(insn 1469 1467 1470 92 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 971) [1 px+0 S4 A32])) "../System/ray_funkcije.c":324:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(call_insn/u 1470 1469 2017 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":324:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2017 1470 1474 92 (set (reg:DF 2 r2)
        (reg:DF 993)) "../System/ray_funkcije.c":324:21 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1474 2017 1477 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":324:21 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1477 1474 2097 92 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":324:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2097 1477 1478 92 (set (reg:SF 1058)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":324:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1478 2097 1480 92 (set (reg/v:SF 374 [ tmptx1 ])
        (reg:SF 1058)) "../System/ray_funkcije.c":324:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1058)
        (nil)))
(debug_insn 1480 1478 1481 92 (var_location:SF tmptx1 (reg/v:SF 374 [ tmptx1 ])) "../System/ray_funkcije.c":324:9 -1
     (nil))
(debug_insn 1481 1480 1483 92 (debug_marker) "../System/ray_funkcije.c":325:3 -1
     (nil))
(insn 1483 1481 1484 92 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 972) [1 py+0 S4 A32])) "../System/ray_funkcije.c":325:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(call_insn/u 1484 1483 2018 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":325:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2018 1484 1488 92 (set (reg:DF 2 r2)
        (reg:DF 993)) "../System/ray_funkcije.c":325:21 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1488 2018 1491 92 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":325:21 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1491 1488 2098 92 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":325:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2098 1491 1492 92 (set (reg:SF 1059)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":325:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1492 2098 1494 92 (set (reg/v:SF 375 [ tmpty1 ])
        (reg:SF 1059)) "../System/ray_funkcije.c":325:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1059)
        (nil)))
(debug_insn 1494 1492 1495 92 (var_location:SF tmpty1 (reg/v:SF 375 [ tmpty1 ])) "../System/ray_funkcije.c":325:9 -1
     (nil))
(debug_insn 1495 1494 1496 92 (debug_marker) "../System/ray_funkcije.c":327:3 -1
     (nil))
(debug_insn 1496 1495 1497 92 (debug_marker) "../System/ray_funkcije.c":327:8 -1
     (nil))
(debug_insn 1497 1496 1498 92 (var_location:SF D#5 (plus:SF (debug_expr:SF D#28)
        (debug_expr:SF D#7))) "../System/ray_funkcije.c":327:24 -1
     (nil))
(debug_insn 1498 1497 1499 92 (var_location:SI y (fix:SI (debug_expr:SF D#5))) -1
     (nil))
(debug_insn 1499 1498 1502 92 (debug_marker) "../System/ray_funkcije.c":327:33 -1
     (nil))
(insn 1502 1499 1503 92 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 389 [ y ])
            (const_int 99 [0x63]))) "../System/ray_funkcije.c":327:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1503 1502 1798 92 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1522)
            (pc))) "../System/ray_funkcije.c":327:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1522)
(code_label 1798 1503 1504 93 87 (nil) [1 uses])
(note 1504 1798 1516 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(note 1516 1504 1505 93 NOTE_INSN_DELETED)
(debug_insn 1505 1516 1506 93 (debug_marker) "../System/ray_funkcije.c":133:30 -1
     (nil))
(insn 1506 1505 1507 93 (set (reg:SF 857)
        (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":133:32 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1507 1506 1508 93 (set (reg/v:SF 339 [ z ])
        (plus:SF (reg/v:SF 339 [ z ])
            (reg:SF 857))) "../System/ray_funkcije.c":133:32 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 857)
        (nil)))
(debug_insn 1508 1507 1509 93 (var_location:SF z (reg/v:SF 339 [ z ])) -1
     (nil))
(debug_insn 1509 1508 1510 93 (var_location:SF rhy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1510 1509 1511 93 (var_location:SF rhx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1511 1510 1512 93 (var_location:SF rvy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1512 1511 1513 93 (var_location:SF rvx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1513 1512 1514 93 (var_location:SF dy (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1514 1513 1515 93 (var_location:SF dx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1515 1514 1517 93 (debug_marker) "../System/ray_funkcije.c":133:22 -1
     (nil))
(insn 1517 1515 1518 93 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 463 [ ivtmp_891 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 463 [ ivtmp_891 ])
                (plus:SI (reg:SI 463 [ ivtmp_891 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/ray_funkcije.c":133:2 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 1518 1517 2183 93 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 1802)
            (pc))) "../System/ray_funkcije.c":133:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1802)
(note 2183 1518 2185 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(jump_insn 2185 2183 2186 94 (set (pc)
        (label_ref 2184)) 284 {*arm_jump}
     (nil)
 -> 2184)
(barrier 2186 2185 1522)
(code_label 1522 2186 1523 95 81 (nil) [1 uses])
(note 1523 1522 1526 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 1526 1523 1527 95 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 389 [ y ])
            (const_int 62 [0x3e]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1527 1526 1963 95 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1962)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741831 (nil)))
 -> 1962)
(note 1963 1527 1536 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 1536 1963 1946 96 (set (reg:SF 860)
        (const_double:SF 5.0e+1 [0x0.c8p+6])) "../System/ray_funkcije.c":329:10 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1946 1536 1947 96 (set (reg/f:SI 969)
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1947 1946 1603 96 (set (reg/f:SI 968)
        (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1603 1947 2187 96 (set (reg:DF 981)
        (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])) "../System/ray_funkcije.c":357:9 739 {*thumb2_movdf_vfp}
     (nil))
(jump_insn 2187 1603 2188 96 (set (pc)
        (label_ref 1665)) 284 {*arm_jump}
     (nil)
 -> 1665)
(barrier 2188 2187 1962)
(code_label 1962 2188 1961 97 105 (nil) [1 uses])
(note 1961 1962 1944 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 1944 1961 1945 97 (set (reg/f:SI 969)
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1945 1944 2189 97 (set (reg/f:SI 968)
        (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2189 1945 2190 97 (set (pc)
        (label_ref 1668)) 284 {*arm_jump}
     (nil)
 -> 1668)
(barrier 2190 2189 1665)
(code_label 1665 2190 1528 98 85 (nil) [2 uses])
(note 1528 1665 1547 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(note 1547 1528 1554 98 NOTE_INSN_DELETED)
(note 1554 1547 1583 98 NOTE_INSN_DELETED)
(note 1583 1554 1588 98 NOTE_INSN_DELETED)
(note 1588 1583 1593 98 NOTE_INSN_DELETED)
(note 1593 1588 1598 98 NOTE_INSN_DELETED)
(note 1598 1593 1609 98 NOTE_INSN_DELETED)
(note 1609 1598 1629 98 NOTE_INSN_DELETED)
(note 1629 1609 1634 98 NOTE_INSN_DELETED)
(note 1634 1629 1639 98 NOTE_INSN_DELETED)
(note 1639 1634 1644 98 NOTE_INSN_DELETED)
(note 1644 1639 1646 98 NOTE_INSN_DELETED)
(note 1646 1644 1656 98 NOTE_INSN_DELETED)
(note 1656 1646 1529 98 NOTE_INSN_DELETED)
(debug_insn 1529 1656 1530 98 (var_location:SI y (reg/v:SI 389 [ y ])) -1
     (nil))
(debug_insn 1530 1529 1531 98 (debug_marker) "../System/ray_funkcije.c":328:4 -1
     (nil))
(debug_insn 1531 1530 1532 98 (var_location:SF vis (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":328:8 -1
     (nil))
(debug_insn 1532 1531 1533 98 (debug_marker) "../System/ray_funkcije.c":329:4 -1
     (nil))
(debug_insn 1533 1532 1534 98 (var_location:SF dy (minus:SF (float:SF (reg/v:SI 389 [ y ]))
        (const_double:SF 5.0e+1 [0x0.c8p+6]))) "../System/ray_funkcije.c":329:10 -1
     (nil))
(debug_insn 1534 1533 1535 98 (debug_marker) "../System/ray_funkcije.c":343:4 -1
     (nil))
(insn 1535 1534 1994 98 (set (reg:SF 858)
        (float:SF (reg/v:SI 389 [ y ]))) "../System/ray_funkcije.c":329:17 809 {*floatsisf2_vfp}
     (nil))
(insn 1994 1535 1537 98 (set (reg:SF 16 s0)
        (const_double:SF 3.0e+1 [0x0.fp+5])) "../System/ray_funkcije.c":349:11 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1537 1994 1538 98 (set (reg:SF 859 [ dy ])
        (minus:SF (reg:SF 858)
            (reg:SF 860))) "../System/ray_funkcije.c":329:10 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 858)
        (expr_list:REG_EQUAL (minus:SF (reg:SF 858)
                (const_double:SF 5.0e+1 [0x0.c8p+6]))
            (nil))))
(insn 1538 1537 1539 98 (set (reg:SF 296 [ _244 ])
        (mult:SF (reg:SF 859 [ dy ])
            (reg/v:SF 370 [ cosFloor ]))) "../System/ray_funkcije.c":343:30 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 859 [ dy ])
        (nil)))
(debug_insn 1539 1538 1540 98 (var_location:SF tx (plus:SF (div:SF (reg/v:SF 372 [ tmptx2 ])
            (reg:SF 296 [ _244 ]))
        (reg/v:SF 374 [ tmptx1 ]))) "../System/ray_funkcije.c":343:7 -1
     (nil))
(debug_insn 1540 1539 1541 98 (debug_marker) "../System/ray_funkcije.c":344:4 -1
     (nil))
(debug_insn 1541 1540 1542 98 (var_location:SF ty (plus:SF (div:SF (reg/v:SF 373 [ tmpty2 ])
            (reg:SF 296 [ _244 ]))
        (reg/v:SF 375 [ tmpty1 ]))) "../System/ray_funkcije.c":344:7 -1
     (nil))
(debug_insn 1542 1541 1543 98 (debug_marker) "../System/ray_funkcije.c":345:4 -1
     (nil))
(insn 1543 1542 1548 98 (set (reg:SF 861)
        (div:SF (reg/v:SF 373 [ tmpty2 ])
            (reg:SF 296 [ _244 ]))) "../System/ray_funkcije.c":344:30 764 {*divsf3_vfp}
     (nil))
(insn 1548 1543 1544 98 (set (reg:SF 866)
        (div:SF (reg/v:SF 372 [ tmptx2 ])
            (reg:SF 296 [ _244 ]))) "../System/ray_funkcije.c":343:30 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 296 [ _244 ])
        (nil)))
(insn 1544 1548 1549 98 (set (reg:SF 862 [ ty ])
        (plus:SF (reg:SF 861)
            (reg/v:SF 375 [ tmpty1 ]))) "../System/ray_funkcije.c":344:7 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 861)
        (nil)))
(insn 1549 1544 1545 98 (set (reg:SF 867 [ tx ])
        (plus:SF (reg:SF 866)
            (reg/v:SF 374 [ tmptx1 ]))) "../System/ray_funkcije.c":343:7 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 866)
        (nil)))
(insn 1545 1549 1546 98 (set (reg:SI 863)
        (fix:SI (fix:SF (reg:SF 862 [ ty ])))) "../System/ray_funkcije.c":345:18 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 862 [ ty ])
        (nil)))
(insn 1546 1545 1550 98 (set (reg:SI 864)
        (and:SI (reg:SI 863)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":345:29 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 863)
        (nil)))
(insn 1550 1546 1551 98 (set (reg:SI 868)
        (fix:SI (fix:SF (reg:SF 867 [ tx ])))) "../System/ray_funkcije.c":345:43 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 867 [ tx ])
        (nil)))
(insn 1551 1550 1552 98 (set (reg:SI 869)
        (and:SI (reg:SI 868)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":345:54 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 868)
        (nil)))
(insn 1552 1551 1555 98 (set (reg:SI 870)
        (plus:SI (ashift:SI (reg:SI 864)
                (const_int 5 [0x5]))
            (reg:SI 869))) "../System/ray_funkcije.c":345:40 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 869)
        (expr_list:REG_DEAD (reg:SI 864)
            (nil))))
(insn 1555 1552 1557 98 (set (reg:SI 873)
        (plus:SI (ashift:SI (reg:SI 870)
                (const_int 1 [0x1]))
            (reg:SI 870))) "../System/ray_funkcije.c":345:8 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 870)
        (nil)))
(debug_insn 1557 1555 1558 98 (var_location:SI pixel (reg:SI 873)) "../System/ray_funkcije.c":345:8 -1
     (nil))
(debug_insn 1558 1557 1559 98 (debug_marker) "../System/ray_funkcije.c":347:4 -1
     (nil))
(debug_insn 1559 1558 1560 98 (debug_marker) "../System/ray_funkcije.c":348:5 -1
     (nil))
(debug_insn 1560 1559 1561 98 (var_location:SF dist (const_double:SF 3.0e+1 [0x0.fp+5])) "../System/ray_funkcije.c":348:11 -1
     (nil))
(debug_insn 1561 1560 1563 98 (debug_marker) "../System/ray_funkcije.c":349:5 -1
     (nil))
(call_insn 1563 1561 2099 98 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("visibility") [flags 0x41]  <function_decl 0000000005e4c400 visibility>) [0 visibility S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":349:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("visibility") [flags 0x41]  <function_decl 0000000005e4c400 visibility>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2099 1563 1564 98 (set (reg:SF 1060)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":349:11 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1564 2099 1565 98 (set (reg/v:SF 380 [ vis ])
        (reg:SF 1060)) "../System/ray_funkcije.c":349:11 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1060)
        (nil)))
(debug_insn 1565 1564 1566 98 (var_location:SF vis (reg/v:SF 380 [ vis ])) -1
     (nil))
(debug_insn 1566 1565 1829 98 (debug_marker) "../System/ray_funkcije.c":352:4 -1
     (nil))
(debug_insn 1829 1566 1567 98 (var_location:QI D#16 (mem/u:QI (plus:SI (reg:SI 873)
            (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[pixel_409]+0 S1 A8])) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1567 1829 1568 98 (var_location:SI red (fix:SI (mult:SF (float:SF (zero_extend:SI (debug_expr:QI D#16)))
            (reg/v:SF 380 [ vis ])))) "../System/ray_funkcije.c":352:8 -1
     (nil))
(debug_insn 1568 1567 1569 98 (debug_marker) "../System/ray_funkcije.c":353:4 -1
     (nil))
(insn 1569 1568 1830 98 (set (reg:SI 309 [ _257 ])
        (plus:SI (reg:SI 873)
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":353:30 7 {*arm_addsi3}
     (nil))
(debug_insn 1830 1569 1570 98 (var_location:QI D#17 (mem/u:QI (plus:SI (reg:SI 309 [ _257 ])
            (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[_257]+0 S1 A8])) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1570 1830 1571 98 (var_location:SI green (fix:SI (mult:SF (float:SF (zero_extend:SI (debug_expr:QI D#17)))
            (reg/v:SF 380 [ vis ])))) "../System/ray_funkcije.c":353:8 -1
     (nil))
(debug_insn 1571 1570 1572 98 (debug_marker) "../System/ray_funkcije.c":354:4 -1
     (nil))
(insn 1572 1571 1831 98 (set (reg:SI 314 [ _262 ])
        (plus:SI (reg:SI 873)
            (const_int 2 [0x2]))) "../System/ray_funkcije.c":354:29 7 {*arm_addsi3}
     (nil))
(debug_insn 1831 1572 1573 98 (var_location:QI D#18 (mem/u:QI (plus:SI (reg:SI 314 [ _262 ])
            (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[_262]+0 S1 A8])) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1573 1831 1574 98 (var_location:SI blue (fix:SI (mult:SF (float:SF (zero_extend:SI (debug_expr:QI D#18)))
            (reg/v:SF 380 [ vis ])))) "../System/ray_funkcije.c":354:8 -1
     (nil))
(debug_insn 1574 1573 1575 98 (debug_marker) "../System/ray_funkcije.c":356:4 -1
     (nil))
(debug_insn 1575 1574 1576 98 (var_location:SI tlay (reg/v:SI 389 [ y ])) "../System/ray_funkcije.c":356:8 -1
     (nil))
(debug_insn 1576 1575 1577 98 (debug_marker) "../System/ray_funkcije.c":357:4 -1
     (nil))
(debug_insn 1577 1576 1578 98 (var_location:SI tlay (fix:SI (mult:DF (float:DF (reg/v:SI 389 [ y ]))
            (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])))) "../System/ray_funkcije.c":357:9 -1
     (nil))
(debug_insn 1578 1577 1585 98 (debug_marker) "../System/ray_funkcije.c":359:4 -1
     (nil))
(insn 1585 1578 1586 98 (set (reg:SI 880 [ t_floor[_257] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 968)
                    (reg:SI 309 [ _257 ])) [0 t_floor[_257]+0 S1 A8]))) "../System/ray_funkcije.c":353:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 309 [ _257 ])
                    (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[_257]+0 S1 A8]))
        (nil)))
(insn 1586 1585 1587 98 (set (reg:SF 881)
        (float:SF (reg:SI 880 [ t_floor[_257] ]))) "../System/ray_funkcije.c":353:35 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 880 [ t_floor[_257] ])
        (nil)))
(insn 1587 1586 1580 98 (set (reg:SF 882)
        (mult:SF (reg:SF 881)
            (reg/v:SF 380 [ vis ]))) "../System/ray_funkcije.c":353:35 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 881)
        (nil)))
(insn 1580 1587 1581 98 (set (reg:SI 875 [ t_floor[_262] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 968)
                    (reg:SI 314 [ _262 ])) [0 t_floor[_262]+0 S1 A8]))) "../System/ray_funkcije.c":354:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 314 [ _262 ])
                    (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[_262]+0 S1 A8]))
        (nil)))
(insn 1581 1580 1582 98 (set (reg:SF 876)
        (float:SF (reg:SI 875 [ t_floor[_262] ]))) "../System/ray_funkcije.c":354:34 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 875 [ t_floor[_262] ])
        (nil)))
(insn 1582 1581 1590 98 (set (reg:SF 877)
        (mult:SF (reg:SF 876)
            (reg/v:SF 380 [ vis ]))) "../System/ray_funkcije.c":354:34 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 876)
        (nil)))
(insn 1590 1582 1591 98 (set (reg:SI 885 [ t_floor[pixel_409] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 968)
                    (reg:SI 873)) [0 t_floor[pixel_409]+0 S1 A8]))) "../System/ray_funkcije.c":352:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 873)
                    (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[pixel_409]+0 S1 A8]))
        (nil)))
(insn 1591 1590 1592 98 (set (reg:SF 886)
        (float:SF (reg:SI 885 [ t_floor[pixel_409] ]))) "../System/ray_funkcije.c":352:33 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 885 [ t_floor[pixel_409] ])
        (nil)))
(insn 1592 1591 1594 98 (set (reg:SF 887)
        (mult:SF (reg:SF 886)
            (reg/v:SF 380 [ vis ]))) "../System/ray_funkcije.c":352:33 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 886)
        (nil)))
(insn 1594 1592 1595 98 (set (reg:SI 2 r2)
        (fix:SI (fix:SF (reg:SF 877)))) "../System/ray_funkcije.c":360:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 877)
        (nil)))
(insn 1595 1594 1596 98 (set (reg:SI 1 r1)
        (fix:SI (fix:SF (reg:SF 882)))) "../System/ray_funkcije.c":360:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 882)
        (nil)))
(insn 1596 1595 1597 98 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 887)))) "../System/ray_funkcije.c":360:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 887)
        (nil)))
(call_insn 1597 1596 2100 98 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":360:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 2100 1597 1599 98 (set (reg:SI 1061)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":360:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1599 2100 1600 98 (set (reg:SI 889 [ _269 ])
        (zero_extend:SI (subreg:HI (reg:SI 1061) 0))) "../System/ray_funkcije.c":359:4 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 1061)
        (nil)))
(insn 1600 1599 1601 98 (set (reg:SI 0 r0)
        (reg/v:SI 389 [ y ])) "../System/ray_funkcije.c":357:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/u 1601 1600 1995 98 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":357:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 1995 1601 1605 98 (set (reg:DF 2 r2)
        (reg:DF 981)) "../System/ray_funkcije.c":357:9 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1605 1995 1608 98 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":357:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1608 1605 2101 98 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":357:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2101 1608 1610 98 (set (reg:SI 1062)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":357:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1610 2101 1611 98 (set (reg:SI 2 r2)
        (reg:SI 889 [ _269 ])) "../System/ray_funkcije.c":359:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 889 [ _269 ])
        (nil)))
(insn 1611 1610 1612 98 (set (reg:SI 1 r1)
        (reg:SI 1062)) "../System/ray_funkcije.c":359:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1062)
        (nil)))
(insn 1612 1611 1613 98 (set (reg:SI 0 r0)
        (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":359:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1613 1612 1614 98 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>) [0 narisi_velik_kvadrat_stene S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":359:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1614 1613 1832 98 (debug_marker) "../System/ray_funkcije.c":363:4 -1
     (nil))
(debug_insn 1832 1614 1615 98 (var_location:QI D#19 (mem/u:QI (plus:SI (reg:SI 873)
            (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[pixel_409]+0 S1 A8])) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1615 1832 1616 98 (var_location:SI red (fix:SI (mult:SF (float:SF (zero_extend:SI (debug_expr:QI D#19)))
            (reg/v:SF 380 [ vis ])))) "../System/ray_funkcije.c":363:8 -1
     (nil))
(debug_insn 1616 1615 1833 98 (debug_marker) "../System/ray_funkcije.c":364:4 -1
     (nil))
(debug_insn 1833 1616 1617 98 (var_location:QI D#20 (mem/u:QI (plus:SI (reg:SI 309 [ _257 ])
            (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[_257]+0 S1 A8])) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1617 1833 1618 98 (var_location:SI green (fix:SI (mult:SF (float:SF (zero_extend:SI (debug_expr:QI D#20)))
            (reg/v:SF 380 [ vis ])))) "../System/ray_funkcije.c":364:10 -1
     (nil))
(debug_insn 1618 1617 1834 98 (debug_marker) "../System/ray_funkcije.c":365:4 -1
     (nil))
(debug_insn 1834 1618 1619 98 (var_location:QI D#21 (mem/u:QI (plus:SI (reg:SI 314 [ _262 ])
            (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[_262]+0 S1 A8])) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1619 1834 1620 98 (var_location:SI blue (fix:SI (mult:SF (float:SF (zero_extend:SI (debug_expr:QI D#21)))
            (reg/v:SF 380 [ vis ])))) "../System/ray_funkcije.c":365:9 -1
     (nil))
(debug_insn 1620 1619 1621 98 (debug_marker) "../System/ray_funkcije.c":367:4 -1
     (nil))
(debug_insn 1621 1620 1622 98 (var_location:SI stropy (minus:SI (const_int 100 [0x64])
        (reg/v:SI 389 [ y ]))) "../System/ray_funkcije.c":367:8 -1
     (nil))
(debug_insn 1622 1621 1623 98 (debug_marker) "../System/ray_funkcije.c":368:4 -1
     (nil))
(debug_insn 1623 1622 1624 98 (var_location:SI stropy (fix:SI (mult:DF (float:DF (minus:SI (const_int 100 [0x64])
                    (reg/v:SI 389 [ y ])))
            (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])))) "../System/ray_funkcije.c":368:11 -1
     (nil))
(debug_insn 1624 1623 1626 98 (debug_marker) "../System/ray_funkcije.c":370:4 -1
     (nil))
(insn 1626 1624 1627 98 (set (reg:SI 894 [ t_wall[_262] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 969)
                    (reg:SI 314 [ _262 ])) [0 t_wall[_262]+0 S1 A8]))) "../System/ray_funkcije.c":365:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 314 [ _262 ])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 314 [ _262 ])
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[_262]+0 S1 A8]))
            (nil))))
(insn 1627 1626 1631 98 (set (reg:SF 895)
        (float:SF (reg:SI 894 [ t_wall[_262] ]))) "../System/ray_funkcije.c":365:29 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 894 [ t_wall[_262] ])
        (nil)))
(insn 1631 1627 1632 98 (set (reg:SI 899 [ t_wall[_257] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 969)
                    (reg:SI 309 [ _257 ])) [0 t_wall[_257]+0 S1 A8]))) "../System/ray_funkcije.c":364:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 309 [ _257 ])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 309 [ _257 ])
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[_257]+0 S1 A8]))
            (nil))))
(insn 1632 1631 1636 98 (set (reg:SF 900)
        (float:SF (reg:SI 899 [ t_wall[_257] ]))) "../System/ray_funkcije.c":364:30 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 899 [ t_wall[_257] ])
        (nil)))
(insn 1636 1632 1637 98 (set (reg:SI 904 [ t_wall[pixel_409] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 969)
                    (reg:SI 873)) [0 t_wall[pixel_409]+0 S1 A8]))) "../System/ray_funkcije.c":363:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 873)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 873)
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[pixel_409]+0 S1 A8]))
            (nil))))
(insn 1637 1636 1628 98 (set (reg:SF 905)
        (float:SF (reg:SI 904 [ t_wall[pixel_409] ]))) "../System/ray_funkcije.c":363:28 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 904 [ t_wall[pixel_409] ])
        (nil)))
(insn 1628 1637 1633 98 (set (reg:SF 896)
        (mult:SF (reg:SF 895)
            (reg/v:SF 380 [ vis ]))) "../System/ray_funkcije.c":365:29 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 895)
        (nil)))
(insn 1633 1628 1638 98 (set (reg:SF 901)
        (mult:SF (reg:SF 900)
            (reg/v:SF 380 [ vis ]))) "../System/ray_funkcije.c":364:30 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 900)
        (nil)))
(insn 1638 1633 1640 98 (set (reg:SF 906)
        (mult:SF (reg:SF 905)
            (reg/v:SF 380 [ vis ]))) "../System/ray_funkcije.c":363:28 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 905)
        (expr_list:REG_DEAD (reg/v:SF 380 [ vis ])
            (nil))))
(insn 1640 1638 1641 98 (set (reg:SI 2 r2)
        (fix:SI (fix:SF (reg:SF 896)))) "../System/ray_funkcije.c":371:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 896)
        (nil)))
(insn 1641 1640 1642 98 (set (reg:SI 1 r1)
        (fix:SI (fix:SF (reg:SF 901)))) "../System/ray_funkcije.c":371:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 901)
        (nil)))
(insn 1642 1641 1643 98 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 906)))) "../System/ray_funkcije.c":371:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 906)
        (nil)))
(call_insn 1643 1642 2102 98 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":371:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 2102 1643 1645 98 (set (reg:SI 1063)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":371:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1645 2102 1647 98 (set (reg:SI 908 [ _285 ])
        (zero_extend:SI (subreg:HI (reg:SI 1063) 0))) "../System/ray_funkcije.c":370:4 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 1063)
        (nil)))
(insn 1647 1645 1662 98 (set (reg:SI 0 r0)
        (minus:SI (const_int 100 [0x64])
            (reg/v:SI 389 [ y ]))) "../System/ray_funkcije.c":368:11 45 {*arm_subsi3_insn}
     (nil))
(insn 1662 1647 1648 98 (set (reg/v:SI 389 [ y ])
        (plus:SI (reg/v:SI 389 [ y ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":327:46 7 {*arm_addsi3}
     (nil))
(call_insn/u 1648 1662 1996 98 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":368:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 1996 1648 1652 98 (set (reg:DF 2 r2)
        (reg:DF 981)) "../System/ray_funkcije.c":368:11 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1652 1996 1655 98 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":368:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1655 1652 2103 98 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":368:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2103 1655 1657 98 (set (reg:SI 1064)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":368:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1657 2103 1658 98 (set (reg:SI 2 r2)
        (reg:SI 908 [ _285 ])) "../System/ray_funkcije.c":370:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 908 [ _285 ])
        (nil)))
(insn 1658 1657 1659 98 (set (reg:SI 1 r1)
        (reg:SI 1064)) "../System/ray_funkcije.c":370:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1064)
        (nil)))
(insn 1659 1658 1660 98 (set (reg:SI 0 r0)
        (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":370:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1660 1659 1661 98 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>) [0 narisi_velik_kvadrat_stene S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":370:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1661 1660 1663 98 (debug_marker) "../System/ray_funkcije.c":327:45 -1
     (nil))
(debug_insn 1663 1661 1664 98 (var_location:SI y (reg/v:SI 389 [ y ])) -1
     (nil))
(debug_insn 1664 1663 1666 98 (debug_marker) "../System/ray_funkcije.c":327:33 -1
     (nil))
(insn 1666 1664 1667 98 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 389 [ y ])
            (const_int 63 [0x3f]))) "../System/ray_funkcije.c":327:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1667 1666 1668 98 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1665)
            (pc))) "../System/ray_funkcije.c":327:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1665)
(code_label 1668 1667 1669 99 84 (nil) [1 uses])
(note 1669 1668 1678 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 1678 1669 1736 99 (set (reg:SF 915)
        (const_double:SF 5.0e+1 [0x0.c8p+6])) "../System/ray_funkcije.c":329:10 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1736 1678 1795 99 (set (reg:DF 979)
        (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])) "../System/ray_funkcije.c":357:9 739 {*thumb2_movdf_vfp}
     (nil))
(code_label 1795 1736 1670 100 86 (nil) [1 uses])
(note 1670 1795 1689 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(note 1689 1670 1696 100 NOTE_INSN_DELETED)
(note 1696 1689 1718 100 NOTE_INSN_DELETED)
(note 1718 1696 1722 100 NOTE_INSN_DELETED)
(note 1722 1718 1726 100 NOTE_INSN_DELETED)
(note 1726 1722 1731 100 NOTE_INSN_DELETED)
(note 1731 1726 1742 100 NOTE_INSN_DELETED)
(note 1742 1731 1761 100 NOTE_INSN_DELETED)
(note 1761 1742 1765 100 NOTE_INSN_DELETED)
(note 1765 1761 1769 100 NOTE_INSN_DELETED)
(note 1769 1765 1774 100 NOTE_INSN_DELETED)
(note 1774 1769 1776 100 NOTE_INSN_DELETED)
(note 1776 1774 1786 100 NOTE_INSN_DELETED)
(note 1786 1776 1671 100 NOTE_INSN_DELETED)
(debug_insn 1671 1786 1672 100 (var_location:SI y (reg/v:SI 389 [ y ])) -1
     (nil))
(debug_insn 1672 1671 1673 100 (debug_marker) "../System/ray_funkcije.c":328:4 -1
     (nil))
(debug_insn 1673 1672 1674 100 (var_location:SF vis (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/ray_funkcije.c":328:8 -1
     (nil))
(debug_insn 1674 1673 1675 100 (debug_marker) "../System/ray_funkcije.c":329:4 -1
     (nil))
(debug_insn 1675 1674 1676 100 (var_location:SF dy (minus:SF (float:SF (reg/v:SI 389 [ y ]))
        (const_double:SF 5.0e+1 [0x0.c8p+6]))) "../System/ray_funkcije.c":329:10 -1
     (nil))
(debug_insn 1676 1675 1677 100 (debug_marker) "../System/ray_funkcije.c":343:4 -1
     (nil))
(insn 1677 1676 1679 100 (set (reg:SF 913)
        (float:SF (reg/v:SI 389 [ y ]))) "../System/ray_funkcije.c":329:17 809 {*floatsisf2_vfp}
     (nil))
(insn 1679 1677 1680 100 (set (reg:SF 914 [ dy ])
        (minus:SF (reg:SF 913)
            (reg:SF 915))) "../System/ray_funkcije.c":329:10 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 913)
        (expr_list:REG_EQUAL (minus:SF (reg:SF 913)
                (const_double:SF 5.0e+1 [0x0.c8p+6]))
            (nil))))
(insn 1680 1679 1681 100 (set (reg:SF 475 [ _906 ])
        (mult:SF (reg:SF 914 [ dy ])
            (reg/v:SF 370 [ cosFloor ]))) "../System/ray_funkcije.c":343:30 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 914 [ dy ])
        (nil)))
(debug_insn 1681 1680 1682 100 (var_location:SF tx (plus:SF (div:SF (reg/v:SF 372 [ tmptx2 ])
            (reg:SF 475 [ _906 ]))
        (reg/v:SF 374 [ tmptx1 ]))) "../System/ray_funkcije.c":343:7 -1
     (nil))
(debug_insn 1682 1681 1683 100 (debug_marker) "../System/ray_funkcije.c":344:4 -1
     (nil))
(debug_insn 1683 1682 1684 100 (var_location:SF ty (plus:SF (div:SF (reg/v:SF 373 [ tmpty2 ])
            (reg:SF 475 [ _906 ]))
        (reg/v:SF 375 [ tmpty1 ]))) "../System/ray_funkcije.c":344:7 -1
     (nil))
(debug_insn 1684 1683 1685 100 (debug_marker) "../System/ray_funkcije.c":345:4 -1
     (nil))
(insn 1685 1684 1690 100 (set (reg:SF 916)
        (div:SF (reg/v:SF 373 [ tmpty2 ])
            (reg:SF 475 [ _906 ]))) "../System/ray_funkcije.c":344:30 764 {*divsf3_vfp}
     (nil))
(insn 1690 1685 1686 100 (set (reg:SF 921)
        (div:SF (reg/v:SF 372 [ tmptx2 ])
            (reg:SF 475 [ _906 ]))) "../System/ray_funkcije.c":343:30 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 475 [ _906 ])
        (nil)))
(insn 1686 1690 1691 100 (set (reg:SF 917 [ ty ])
        (plus:SF (reg:SF 916)
            (reg/v:SF 375 [ tmpty1 ]))) "../System/ray_funkcije.c":344:7 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 916)
        (nil)))
(insn 1691 1686 1687 100 (set (reg:SF 922 [ tx ])
        (plus:SF (reg:SF 921)
            (reg/v:SF 374 [ tmptx1 ]))) "../System/ray_funkcije.c":343:7 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 921)
        (nil)))
(insn 1687 1691 1688 100 (set (reg:SI 918)
        (fix:SI (fix:SF (reg:SF 917 [ ty ])))) "../System/ray_funkcije.c":345:18 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 917 [ ty ])
        (nil)))
(insn 1688 1687 1692 100 (set (reg:SI 919)
        (and:SI (reg:SI 918)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":345:29 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 918)
        (nil)))
(insn 1692 1688 1693 100 (set (reg:SI 923)
        (fix:SI (fix:SF (reg:SF 922 [ tx ])))) "../System/ray_funkcije.c":345:43 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 922 [ tx ])
        (nil)))
(insn 1693 1692 1694 100 (set (reg:SI 924)
        (and:SI (reg:SI 923)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":345:54 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 923)
        (nil)))
(insn 1694 1693 1697 100 (set (reg:SI 925)
        (plus:SI (ashift:SI (reg:SI 919)
                (const_int 5 [0x5]))
            (reg:SI 924))) "../System/ray_funkcije.c":345:40 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 924)
        (expr_list:REG_DEAD (reg:SI 919)
            (nil))))
(insn 1697 1694 1699 100 (set (reg:SI 928)
        (plus:SI (ashift:SI (reg:SI 925)
                (const_int 1 [0x1]))
            (reg:SI 925))) "../System/ray_funkcije.c":345:8 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 925)
        (nil)))
(debug_insn 1699 1697 1700 100 (var_location:SI pixel (reg:SI 928)) "../System/ray_funkcije.c":345:8 -1
     (nil))
(debug_insn 1700 1699 1701 100 (debug_marker) "../System/ray_funkcije.c":347:4 -1
     (nil))
(debug_insn 1701 1700 1702 100 (var_location:SF vis (const_double:SF 1.0e+0 [0x0.8p+1])) -1
     (nil))
(debug_insn 1702 1701 1835 100 (debug_marker) "../System/ray_funkcije.c":352:4 -1
     (nil))
(debug_insn 1835 1702 1703 100 (var_location:SI D#22 (plus:SI (reg:SI 928)
        (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>))) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1703 1835 1704 100 (var_location:SI red (fix:SI (float:SF (zero_extend:SI (mem/u:QI (debug_expr:SI D#22) [0 t_floor[pixel_895]+0 S1 A8]))))) "../System/ray_funkcije.c":352:8 -1
     (nil))
(debug_insn 1704 1703 1705 100 (debug_marker) "../System/ray_funkcije.c":353:4 -1
     (nil))
(insn 1705 1704 1836 100 (set (reg:SI 457 [ _885 ])
        (plus:SI (reg:SI 928)
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":353:30 7 {*arm_addsi3}
     (nil))
(debug_insn 1836 1705 1706 100 (var_location:SI D#23 (plus:SI (reg:SI 457 [ _885 ])
        (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>))) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1706 1836 1707 100 (var_location:SI green (fix:SI (float:SF (zero_extend:SI (mem/u:QI (debug_expr:SI D#23) [0 t_floor[_885]+0 S1 A8]))))) "../System/ray_funkcije.c":353:8 -1
     (nil))
(debug_insn 1707 1706 1708 100 (debug_marker) "../System/ray_funkcije.c":354:4 -1
     (nil))
(insn 1708 1707 1837 100 (set (reg:SI 452 [ _879 ])
        (plus:SI (reg:SI 928)
            (const_int 2 [0x2]))) "../System/ray_funkcije.c":354:29 7 {*arm_addsi3}
     (nil))
(debug_insn 1837 1708 1709 100 (var_location:SI D#24 (plus:SI (reg:SI 452 [ _879 ])
        (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>))) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1709 1837 1710 100 (var_location:SI blue (fix:SI (float:SF (zero_extend:SI (mem/u:QI (debug_expr:SI D#24) [0 t_floor[_879]+0 S1 A8]))))) "../System/ray_funkcije.c":354:8 -1
     (nil))
(debug_insn 1710 1709 1711 100 (debug_marker) "../System/ray_funkcije.c":356:4 -1
     (nil))
(debug_insn 1711 1710 1712 100 (var_location:SI tlay (reg/v:SI 389 [ y ])) "../System/ray_funkcije.c":356:8 -1
     (nil))
(debug_insn 1712 1711 1713 100 (debug_marker) "../System/ray_funkcije.c":357:4 -1
     (nil))
(debug_insn 1713 1712 1714 100 (var_location:SI tlay (fix:SI (mult:DF (float:DF (reg/v:SI 389 [ y ]))
            (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])))) "../System/ray_funkcije.c":357:9 -1
     (nil))
(debug_insn 1714 1713 1720 100 (debug_marker) "../System/ray_funkcije.c":359:4 -1
     (nil))
(insn 1720 1714 1721 100 (set (reg:SI 934 [ t_floor[_885] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 968)
                    (reg:SI 457 [ _885 ])) [0 t_floor[_885]+0 S1 A8]))) "../System/ray_funkcije.c":353:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 457 [ _885 ])
                    (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[_885]+0 S1 A8]))
        (nil)))
(insn 1721 1720 1716 100 (set (reg:SF 935)
        (float:SF (reg:SI 934 [ t_floor[_885] ]))) "../System/ray_funkcije.c":353:35 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 934 [ t_floor[_885] ])
        (nil)))
(insn 1716 1721 1717 100 (set (reg:SI 930 [ t_floor[_879] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 968)
                    (reg:SI 452 [ _879 ])) [0 t_floor[_879]+0 S1 A8]))) "../System/ray_funkcije.c":354:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 452 [ _879 ])
                    (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[_879]+0 S1 A8]))
        (nil)))
(insn 1717 1716 1724 100 (set (reg:SF 931)
        (float:SF (reg:SI 930 [ t_floor[_879] ]))) "../System/ray_funkcije.c":354:34 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 930 [ t_floor[_879] ])
        (nil)))
(insn 1724 1717 1725 100 (set (reg:SI 938 [ t_floor[pixel_895] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 968)
                    (reg:SI 928)) [0 t_floor[pixel_895]+0 S1 A8]))) "../System/ray_funkcije.c":352:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 928)
                    (symbol_ref:SI ("t_floor") [flags 0xc0]  <var_decl 0000000005e47240 t_floor>)) [0 t_floor[pixel_895]+0 S1 A8]))
        (nil)))
(insn 1725 1724 1727 100 (set (reg:SF 939)
        (float:SF (reg:SI 938 [ t_floor[pixel_895] ]))) "../System/ray_funkcije.c":352:33 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 938 [ t_floor[pixel_895] ])
        (nil)))
(insn 1727 1725 1728 100 (set (reg:SI 2 r2)
        (fix:SI (fix:SF (reg:SF 931)))) "../System/ray_funkcije.c":360:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 931)
        (nil)))
(insn 1728 1727 1729 100 (set (reg:SI 1 r1)
        (fix:SI (fix:SF (reg:SF 935)))) "../System/ray_funkcije.c":360:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 935)
        (nil)))
(insn 1729 1728 1730 100 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 939)))) "../System/ray_funkcije.c":360:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 939)
        (nil)))
(call_insn 1730 1729 2104 100 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":360:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 2104 1730 1732 100 (set (reg:SI 1065)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":360:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1732 2104 1733 100 (set (reg:SI 941 [ _869 ])
        (zero_extend:SI (subreg:HI (reg:SI 1065) 0))) "../System/ray_funkcije.c":359:4 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 1065)
        (nil)))
(insn 1733 1732 1734 100 (set (reg:SI 0 r0)
        (reg/v:SI 389 [ y ])) "../System/ray_funkcije.c":357:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/u 1734 1733 1992 100 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":357:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 1992 1734 1738 100 (set (reg:DF 2 r2)
        (reg:DF 979)) "../System/ray_funkcije.c":357:9 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1738 1992 1741 100 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":357:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1741 1738 2105 100 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":357:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2105 1741 1743 100 (set (reg:SI 1066)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":357:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1743 2105 1744 100 (set (reg:SI 2 r2)
        (reg:SI 941 [ _869 ])) "../System/ray_funkcije.c":359:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 941 [ _869 ])
        (nil)))
(insn 1744 1743 1745 100 (set (reg:SI 1 r1)
        (reg:SI 1066)) "../System/ray_funkcije.c":359:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1066)
        (nil)))
(insn 1745 1744 1746 100 (set (reg:SI 0 r0)
        (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":359:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1746 1745 1747 100 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>) [0 narisi_velik_kvadrat_stene S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":359:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1747 1746 1838 100 (debug_marker) "../System/ray_funkcije.c":363:4 -1
     (nil))
(debug_insn 1838 1747 1748 100 (var_location:SI D#25 (plus:SI (reg:SI 928)
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>))) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1748 1838 1749 100 (var_location:SI red (fix:SI (float:SF (zero_extend:SI (mem/u:QI (debug_expr:SI D#25) [0 t_wall[pixel_895]+0 S1 A8]))))) "../System/ray_funkcije.c":363:8 -1
     (nil))
(debug_insn 1749 1748 1839 100 (debug_marker) "../System/ray_funkcije.c":364:4 -1
     (nil))
(debug_insn 1839 1749 1750 100 (var_location:SI D#26 (plus:SI (reg:SI 457 [ _885 ])
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>))) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1750 1839 1751 100 (var_location:SI green (fix:SI (float:SF (zero_extend:SI (mem/u:QI (debug_expr:SI D#26) [0 t_wall[_885]+0 S1 A8]))))) "../System/ray_funkcije.c":364:10 -1
     (nil))
(debug_insn 1751 1750 1840 100 (debug_marker) "../System/ray_funkcije.c":365:4 -1
     (nil))
(debug_insn 1840 1751 1752 100 (var_location:SI D#27 (plus:SI (reg:SI 452 [ _879 ])
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>))) "../System/ray_funkcije.c":375:2 -1
     (nil))
(debug_insn 1752 1840 1753 100 (var_location:SI blue (fix:SI (float:SF (zero_extend:SI (mem/u:QI (debug_expr:SI D#27) [0 t_wall[_879]+0 S1 A8]))))) "../System/ray_funkcije.c":365:9 -1
     (nil))
(debug_insn 1753 1752 1754 100 (debug_marker) "../System/ray_funkcije.c":367:4 -1
     (nil))
(debug_insn 1754 1753 1755 100 (var_location:SI stropy (minus:SI (const_int 100 [0x64])
        (reg/v:SI 389 [ y ]))) "../System/ray_funkcije.c":367:8 -1
     (nil))
(debug_insn 1755 1754 1756 100 (debug_marker) "../System/ray_funkcije.c":368:4 -1
     (nil))
(debug_insn 1756 1755 1757 100 (var_location:SI stropy (fix:SI (mult:DF (float:DF (minus:SI (const_int 100 [0x64])
                    (reg/v:SI 389 [ y ])))
            (const_double:DF 2.39999999999999991118215802998747676610946655273e+0 [0x0.99999999999998p+2])))) "../System/ray_funkcije.c":368:11 -1
     (nil))
(debug_insn 1757 1756 1759 100 (debug_marker) "../System/ray_funkcije.c":370:4 -1
     (nil))
(insn 1759 1757 1760 100 (set (reg:SI 946 [ t_wall[_879] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 969)
                    (reg:SI 452 [ _879 ])) [0 t_wall[_879]+0 S1 A8]))) "../System/ray_funkcije.c":365:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 452 [ _879 ])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 452 [ _879 ])
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[_879]+0 S1 A8]))
            (nil))))
(insn 1760 1759 1763 100 (set (reg:SF 947)
        (float:SF (reg:SI 946 [ t_wall[_879] ]))) "../System/ray_funkcije.c":365:29 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 946 [ t_wall[_879] ])
        (nil)))
(insn 1763 1760 1764 100 (set (reg:SI 950 [ t_wall[_885] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 969)
                    (reg:SI 457 [ _885 ])) [0 t_wall[_885]+0 S1 A8]))) "../System/ray_funkcije.c":364:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 457 [ _885 ])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 457 [ _885 ])
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[_885]+0 S1 A8]))
            (nil))))
(insn 1764 1763 1767 100 (set (reg:SF 951)
        (float:SF (reg:SI 950 [ t_wall[_885] ]))) "../System/ray_funkcije.c":364:30 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 950 [ t_wall[_885] ])
        (nil)))
(insn 1767 1764 1768 100 (set (reg:SI 954 [ t_wall[pixel_895] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 969)
                    (reg:SI 928)) [0 t_wall[pixel_895]+0 S1 A8]))) "../System/ray_funkcije.c":363:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 928)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 928)
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000005e472d0 t_wall>)) [0 t_wall[pixel_895]+0 S1 A8]))
            (nil))))
(insn 1768 1767 1770 100 (set (reg:SF 955)
        (float:SF (reg:SI 954 [ t_wall[pixel_895] ]))) "../System/ray_funkcije.c":363:28 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 954 [ t_wall[pixel_895] ])
        (nil)))
(insn 1770 1768 1771 100 (set (reg:SI 2 r2)
        (fix:SI (fix:SF (reg:SF 947)))) "../System/ray_funkcije.c":371:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 947)
        (nil)))
(insn 1771 1770 1772 100 (set (reg:SI 1 r1)
        (fix:SI (fix:SF (reg:SF 951)))) "../System/ray_funkcije.c":371:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 951)
        (nil)))
(insn 1772 1771 1773 100 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 955)))) "../System/ray_funkcije.c":371:6 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 955)
        (nil)))
(call_insn 1773 1772 2106 100 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":371:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 2106 1773 1775 100 (set (reg:SI 1067)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":371:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1775 2106 1777 100 (set (reg:SI 957 [ _832 ])
        (zero_extend:SI (subreg:HI (reg:SI 1067) 0))) "../System/ray_funkcije.c":370:4 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 1067)
        (nil)))
(insn 1777 1775 1792 100 (set (reg:SI 0 r0)
        (minus:SI (const_int 100 [0x64])
            (reg/v:SI 389 [ y ]))) "../System/ray_funkcije.c":368:11 45 {*arm_subsi3_insn}
     (nil))
(insn 1792 1777 1778 100 (set (reg/v:SI 389 [ y ])
        (plus:SI (reg/v:SI 389 [ y ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":327:46 7 {*arm_addsi3}
     (nil))
(call_insn/u 1778 1792 1993 100 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":368:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005c78300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 1993 1778 1782 100 (set (reg:DF 2 r2)
        (reg:DF 979)) "../System/ray_funkcije.c":368:11 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1782 1993 1785 100 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":368:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1785 1782 2107 100 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":368:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005c77a00 __aeabi_d2iz>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2107 1785 1787 100 (set (reg:SI 1068)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":368:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 1787 2107 1788 100 (set (reg:SI 2 r2)
        (reg:SI 957 [ _832 ])) "../System/ray_funkcije.c":370:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 957 [ _832 ])
        (nil)))
(insn 1788 1787 1789 100 (set (reg:SI 1 r1)
        (reg:SI 1068)) "../System/ray_funkcije.c":370:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1068)
        (nil)))
(insn 1789 1788 1790 100 (set (reg:SI 0 r0)
        (reg/v:SI 368 [ wallx ])) "../System/ray_funkcije.c":370:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1790 1789 1791 100 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>) [0 narisi_velik_kvadrat_stene S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":370:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat_stene") [flags 0x41]  <function_decl 0000000005e4c000 narisi_velik_kvadrat_stene>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1791 1790 1793 100 (debug_marker) "../System/ray_funkcije.c":327:45 -1
     (nil))
(debug_insn 1793 1791 1794 100 (var_location:SI y (reg/v:SI 389 [ y ])) -1
     (nil))
(debug_insn 1794 1793 1796 100 (debug_marker) "../System/ray_funkcije.c":327:33 -1
     (nil))
(insn 1796 1794 1797 100 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 389 [ y ])
            (const_int 100 [0x64]))) "../System/ray_funkcije.c":327:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1797 1796 2191 100 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1795)
            (pc))) "../System/ray_funkcije.c":327:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1795)
(note 2191 1797 2192 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(jump_insn 2192 2191 2193 101 (set (pc)
        (label_ref 1798)) 284 {*arm_jump}
     (nil)
 -> 1798)
(barrier 2193 2192 1802)
(code_label 1802 2193 1803 102 82 (nil) [1 uses])
(note 1803 1802 1815 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(note 1815 1803 1806 102 NOTE_INSN_DELETED)
(insn 1806 1815 1807 102 (set (reg:SF 0 r0)
        (reg/v:SF 339 [ z ])) "../System/ray_funkcije.c":135:22 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 1807 1806 2019 102 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:22 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 2019 1807 1811 102 (set (reg:DF 2 r2)
        (reg:DF 989)) "../System/ray_funkcije.c":135:22 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1811 2019 1814 102 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":135:22 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1814 1811 2108 102 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":232:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 2108 1814 1816 102 (set (reg:SF 1069)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":232:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1816 2108 1817 102 (set (reg:SF 16 s0)
        (reg:SF 1069)) "../System/ray_funkcije.c":232:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1069)
        (nil)))
(call_insn/u 1817 1816 2109 102 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":232:42 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 2109 1817 1818 102 (set (reg:SF 1070)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":232:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1818 2109 1805 102 (set (reg:SF 418 [ _769 ])
        (reg:SF 1070)) "../System/ray_funkcije.c":232:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 1070)
        (nil)))
(insn 1805 1818 2194 102 (set (reg:SI 416 [ pretmp_766 ])
        (mem/c:SI (reg/f:SI 970) [3 Blocksize+0 S4 A32])) "../System/ray_funkcije.c":145:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>) [3 Blocksize+0 S4 A32])
        (nil)))
(jump_insn 2194 1805 2195 102 (set (pc)
        (label_ref 1819)) 284 {*arm_jump}
     (nil)
 -> 1819)
(barrier 2195 2194 2184)
(code_label 2184 2195 1823 103 124 (nil) [1 uses])
(note 1823 2184 1824 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1824 1823 1826 103 (debug_marker) "../System/ray_funkcije.c":375:2 -1
     (nil))
(insn 1826 1824 1827 103 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ray_funkcije.c":375:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 1827 1826 1828 103 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_update") [flags 0x41]  <function_decl 0000000005e0e900 TIMUT_stopwatch_update>) [0 TIMUT_stopwatch_update S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/ray_funkcije.c":375:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_update") [flags 0x41]  <function_decl 0000000005e0e900 TIMUT_stopwatch_update>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 1828 1827 0)

;; Function drawSprites (drawSprites, funcdef_no=358, decl_uid=5814, cgraph_uid=362, symbol_order=370)

verify found no changes in insn with uid = 51.
verify found no changes in insn with uid = 54.
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 75.
verify found no changes in insn with uid = 78.
verify found no changes in insn with uid = 81.
verify found no changes in insn with uid = 99.
verify found no changes in insn with uid = 102.
verify found no changes in insn with uid = 105.
verify found no changes in insn with uid = 129.
verify found no changes in insn with uid = 132.
verify found no changes in insn with uid = 135.
verify found no changes in insn with uid = 167.
verify found no changes in insn with uid = 178.
verify found no changes in insn with uid = 191.
verify found no changes in insn with uid = 245.
verify found no changes in insn with uid = 256.
verify found no changes in insn with uid = 269.
verify found no changes in insn with uid = 287.
verify found no changes in insn with uid = 298.
verify found no changes in insn with uid = 311.
verify found no changes in insn with uid = 329.
verify found no changes in insn with uid = 340.
verify found no changes in insn with uid = 353.
verify found no changes in insn with uid = 400.
verify found no changes in insn with uid = 411.
verify found no changes in insn with uid = 424.
verify found no changes in insn with uid = 442.
verify found no changes in insn with uid = 453.
verify found no changes in insn with uid = 466.
verify found no changes in insn with uid = 504.
verify found no changes in insn with uid = 509.
verify found no changes in insn with uid = 524.
verify found no changes in insn with uid = 528.
verify found no changes in insn with uid = 531.
verify found no changes in insn with uid = 534.
verify found no changes in insn with uid = 545.
verify found no changes in insn with uid = 556.
verify found no changes in insn with uid = 561.
verify found no changes in insn with uid = 569.
verify found no changes in insn with uid = 599.
verify found no changes in insn with uid = 604.
verify found no changes in insn with uid = 648.
verify found no changes in insn with uid = 654.
verify found no changes in insn with uid = 659.
verify found no changes in insn with uid = 696.
verify found no changes in insn with uid = 707.
verify found no changes in insn with uid = 710.
verify found no changes in insn with uid = 727.
verify found no changes in insn with uid = 733.
verify found no changes in insn with uid = 737.
verify found no changes in insn with uid = 742.
verify found no changes in insn with uid = 746.
verify found no changes in insn with uid = 749.
verify found no changes in insn with uid = 822.
verify found no changes in insn with uid = 983.
verify found no changes in insn with uid = 991.
verify found no changes in insn with uid = 1130.
verify found no changes in insn with uid = 1150.
verify found no changes in insn with uid = 1188.
verify found no changes in insn with uid = 1192.
verify found no changes in insn with uid = 1195.
verify found no changes in insn with uid = 1198.
verify found no changes in insn with uid = 1209.
verify found no changes in insn with uid = 1251.
verify found no changes in insn with uid = 1255.
verify found no changes in insn with uid = 1258.
verify found no changes in insn with uid = 1262.
verify found no changes in insn with uid = 1265.
verify found no changes in insn with uid = 1300.
verify found no changes in insn with uid = 1304.
verify found no changes in insn with uid = 1307.
verify found no changes in insn with uid = 1311.
verify found no changes in insn with uid = 1314.
verify found no changes in insn with uid = 1334.
verify found no changes in insn with uid = 1336.
verify found no changes in insn with uid = 1338.
verify found no changes in insn with uid = 1378.
verify found no changes in insn with uid = 1381.
verify found no changes in insn with uid = 1387.
verify found no changes in insn with uid = 1390.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 102 n_edges 152 count 226 (  2.2)


drawSprites

Dataflow summary:
def_info->table_size = 7141, use_info->table_size = 1365
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={133d,90u} r1={136d,60u} r2={116d,34u} r3={96d,14u} r7={1d,101u} r12={162d} r13={1d,184u} r14={82d} r15={81d} r16={97d,31u} r17={92d,10u} r18={84d,2u} r19={83d,1u} r20={83d,1u} r21={82d} r22={82d} r23={82d} r24={82d} r25={82d} r26={82d} r27={82d} r28={82d} r29={82d} r30={82d} r31={82d} r48={81d} r49={81d} r50={81d} r51={81d} r52={81d} r53={81d} r54={81d} r55={81d} r56={81d} r57={81d} r58={81d} r59={81d} r60={81d} r61={81d} r62={81d} r63={81d} r64={81d} r65={81d} r66={81d} r67={81d} r68={81d} r69={81d} r70={81d} r71={81d} r72={81d} r73={81d} r74={81d} r75={81d} r76={81d} r77={81d} r78={81d} r79={81d} r80={81d} r81={81d} r82={81d} r83={81d} r84={81d} r85={81d} r86={81d} r87={81d} r88={81d} r89={81d} r90={81d} r91={81d} r92={81d} r93={81d} r94={81d} r95={81d} r96={81d} r97={81d} r98={81d} r99={81d} r100={135d,45u} r101={112d,31u} r102={1d,107u,12e} r103={1d,100u} r104={81d} r105={81d} r106={81d} r114={1d,2u} r116={1d,2u} r121={1d,2u} r138={1d,3u} r139={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r154={2d,3u} r155={1d,1u} r158={1d,2u} r168={1d,2u} r181={1d,3u,1e} r186={1d,1u} r189={1d,1u} r191={1d,3u} r193={1d,3u} r215={1d,2u} r216={1d,2u} r217={1d,2u} r218={1d,2u} r219={1d,5u,1e} r221={1d,2u} r222={2d,5u,1e} r230={1d,2u} r242={1d,2u} r245={2d,1u} r246={4d,8u} r247={2d,8u} r248={2d,7u,1e} r249={4d,11u,1e} r253={1d,3u} r254={1d,3u} r261={1d,4u} r263={1d,1u} r264={2d,4u} r265={1d,6u,2e} r266={1d,2u} r267={1d,6u} r268={1d,4u} r269={1d,2u} r270={1d,2u} r271={2d,6u} r273={1d,4u} r274={1d,4u} r275={1d,4u} r280={2d,5u} r281={2d,5u} r282={2d,6u} r286={2d,5u} r293={3d,8u} r294={1d,2u} r297={4d,12u} r300={2d,5u} r301={2d,7u} r302={4d,4u} r303={1d,1u} r304={2d,3u} r306={2d,38u} r307={1d,2u} r310={2d,2u} r313={1d,2u} r317={4d,1u} r318={1d,2u} r319={3d,3u} r323={1d,2u} r325={1d,2u} r327={1d,2u} r329={1d,2u} r334={1d,2u} r337={1d,2u} r344={1d,1u} r346={1d,1u} r347={1d,1u} r351={1d,1u} r353={1d,1u} r354={1d,1u} r358={1d,1u} r360={1d,1u} r361={1d,1u} r367={1d,1u} r368={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r379={1d,1u} r382={1d,2u} r403={1d,1u} r405={1d,1u} r408={1d,1u} r409={1d,1u} r412={1d,2u} r434={1d,2u} r456={1d,2u} r478={1d,1u} r479={1d,1u} r482={1d,1u} r483={1d,1u} r486={1d,2u} r508={1d,2u} r528={1d,1u} r529={1d,1u} r530={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u} r536={1d,1u} r541={1d,1u} r547={1d,1u} r548={1d,1u} r549={1d,1u} r550={1d,1u} r554={1d,1u} r556={1d,1u} r558={1d,1u} r560={1d,1u} r561={1d,1u} r563={1d,1u} r564={1d,1u} r568={1d,1u} r569={1d,2u} r571={1d,1u} r580={1d,1u} r581={1d,1u} r583={1d,1u} r585={1d,1u} r589={1d,1u} r590={1d,1u} r592={1d,2u} r593={1d,1u} r595={1d,1u} r597={1d,1u} r600={1d,1u} r602={1d,1u} r603={1d,1u} r606={1d,1u} r608={1d,1u} r609={1d,2u} r612={1d,3u,2e} r615={1d,2u} r622={1d,1u} r625={1d,1u} r626={1d,1u} r627={1d,1u} r632={1d,1u} r633={1d,1u} r635={1d,1u} r638={1d,1u} r640={1d,1u} r642={1d,1u} r650={1d,1u} r651={1d,1u,1e} r652={1d,1u} r653={1d,3u} r654={1d,1u} r656={1d,1u} r657={1d,1u} r658={1d,1u,1e} r659={1d,1u} r661={1d,1u} r662={1d,1u} r663={1d,1u} r669={1d,1u} r673={1d,1u,1e} r674={1d,1u} r675={1d,5u} r676={1d,1u} r677={1d,1u} r678={1d,1u} r684={1d,1u} r685={1d,1u} r686={1d,2u} r688={1d,1u} r689={1d,1u} r690={1d,2u,1e} r691={1d,1u} r692={1d,1u} r695={1d,1u} r696={1d,1u} r698={1d,1u} r699={1d,1u} r701={1d,1u} r703={1d,1u} r707={1d,2u,1e} r708={1d,1u} r709={1d,1u} r710={1d,2u} r712={1d,1u} r713={1d,1u} r714={1d,1u} r715={1d,1u} r718={1d,1u} r719={1d,1u} r721={1d,1u} r722={1d,1u} r724={1d,1u} r726={1d,1u} r731={1d,1u} r732={1d,1u} r733={1d,1u} r736={1d,1u} r737={1d,1u} r738={5d,8u} r739={1d,1u} r740={1d,1u} r741={2d,5u} r742={2d,3u} r743={1d,2u} r744={2d,3u} r745={1d,3u} r746={1d,3u} r747={1d,25u} r761={1d,1u} r762={1d,1u} r764={1d,1u} r769={1d,1u} r770={1d,2u} r771={1d,1u} r774={1d,2u} r775={1d,1u} r776={1d,1u} r777={1d,2u} r780={1d,1u} r781={1d,1u} r782={1d,1u} r783={1d,1u} r784={1d,1u} r785={1d,1u} r786={1d,1u} r787={1d,1u} r788={1d,1u} r789={1d,1u} r790={1d,1u} r791={1d,1u} r792={1d,1u} r793={1d,1u} r794={1d,1u} r795={1d,1u} r796={1d,1u} r797={1d,1u} r798={1d,1u} r799={1d,1u} r800={1d,1u} r801={1d,1u} r802={1d,1u} r803={1d,1u} r804={1d,1u} r805={1d,1u} r806={1d,1u} r807={1d,1u} r808={1d,1u} r809={1d,1u} r810={1d,1u} r811={1d,1u} r812={1d,1u} r813={1d,1u} r814={1d,1u} r815={1d,1u} r816={1d,1u} r817={1d,1u} r818={1d,1u} r819={1d,1u} r820={1d,1u} 
;;    total ref usage 8539{7163d,1350u,26e} in 997{916 regular + 81 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d132(0){ }d268(1){ }d384(2){ }d480(3){ }d481(7){ }d644(13){ }d726(14){ }d904(16){ }d996(17){ }d1080(18){ }d1163(19){ }d1246(20){ }d1328(21){ }d1410(22){ }d1492(23){ }d1574(24){ }d1656(25){ }d1738(26){ }d1820(27){ }d1902(28){ }d1984(29){ }d2066(30){ }d2148(31){ }d6577(102){ }d6578(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 116 121 294 300 301 307 313 318 323 325 329 334 337 344 346 347 351 353 354 358 360 361 367 368 372 373 374 379 745 746 747 780 781 782 783 784 785 786 787 788 789 790 791
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 16 [s0] 17 [s1] 100 [cc] 114 116 121 294 300 301 307 313 318 323 325 329 334 337 344 346 347 351 353 354 358 360 361 367 368 372 373 374 379 745 746 747 780 781 782 783 784 785 786 787 788 789 790 791
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 747
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 382
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 382
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747

( 3 2 )->[4]->( 9 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 294 747
;; lr  def 	 100 [cc] 101 [vfpcc] 403
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
;; live  gen 	 100 [cc] 403
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747

( 4 9 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 747
;; lr  def 	 100 [cc] 101 [vfpcc] 405
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
;; live  gen 	 100 [cc] 405
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 5 8 )->[6]->( 7 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u169(7){ }u170(13){ }u171(102){ }u172(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 747
;; lr  def 	 100 [cc] 101 [vfpcc] 408 409
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 100 [cc] 408 409
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	

( 5 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 412
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 412
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 4 )->[9]->( 5 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 434
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 434
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u222(7){ }u223(13){ }u224(102){ }u225(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 456
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 456
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 10 6 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u244(7){ }u245(13){ }u246(102){ }u247(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 747
;; lr  def 	 100 [cc] 101 [vfpcc] 478 479
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 100 [cc] 478 479
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 11 14 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }u256(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 747
;; lr  def 	 100 [cc] 101 [vfpcc] 482 483
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 100 [cc] 482 483
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	

( 11 )->[14]->( 12 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 486
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 486
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u284(7){ }u285(13){ }u286(102){ }u287(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 508
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 508
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747

( 15 12 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 245 282 306 739 740 774 775 776 777
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
;; live  gen 	 245 282 306 739 740 774 775 776 777
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777

( 16 92 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u311(7){ }u312(13){ }u313(102){ }u314(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 306
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 247 261 528 529 530 532 533 534 535 536 792 793
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 16 [s0] 100 [cc] 247 261 528 529 530 532 533 534 535 536 792 793
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u345(7){ }u346(13){ }u347(102){ }u348(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 774
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 247 794 795
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 247 794 795
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777

( 18 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u367(7){ }u368(13){ }u369(102){ }u370(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 306 739 740 775
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 138 248 263 541 738 796 797 798
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 138 248 263 541 738 796 797 798
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 19 )->[20]->( 21 80 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u400(7){ }u401(13){ }u402(102){ }u403(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 799
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 799
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 19 20 )->[21]->( 22 80 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u413(7){ }u414(13){ }u415(102){ }u416(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 738
;; lr  def 	 100 [cc] 101 [vfpcc] 139 547 548 549 550
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 139 547 548 549 550
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 21 )->[22]->( 23 27 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u425(7){ }u426(13){ }u427(102){ }u428(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 738
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u431(7){ }u432(13){ }u433(102){ }u434(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 745 746
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 142 143 147 148 154 264 560 744 800 801
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 16 [s0] 142 143 147 148 154 264 560 744 800 801
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777

( 23 25 )->[24]->( 28 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u445(7){ }u446(13){ }u447(102){ }u448(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142 143 147 148 154 560 744
;; lr  def 	 100 [cc] 144 146 149 554 556 558 561 563
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; live  gen 	 144 146 149 554 556 558 561 563
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777

( 24 )->[25]->( 24 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u473(7){ }u474(13){ }u475(102){ }u476(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 264 738
;; lr  def 	 100 [cc] 101 [vfpcc] 154 264 564
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 154 264 564
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777

( 25 )->[26]->( 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u484(7){ }u485(13){ }u486(102){ }u487(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 246
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 246
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 22 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u488(7){ }u489(13){ }u490(102){ }u491(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 246
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 246
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 24 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u492(7){ }u493(13){ }u494(102){ }u495(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 246
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 246
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777

( 28 26 27 )->[29]->( 33 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u496(7){ }u497(13){ }u498(102){ }u499(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246 248 306 738 776
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 155 246 265 802 803
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 100 [cc] 155 246 265 802 803
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 265 282 306 738 739 740 745 746 747 774 775 776 777

( 29 )->[30]->( 34 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u525(7){ }u526(13){ }u527(102){ }u528(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc] 101 [vfpcc] 249 568 569
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 249 568 569
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 569 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 569 738 739 740 745 746 747 774 775 776 777

( 30 )->[31]->( 35 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u538(7){ }u539(13){ }u540(102){ }u541(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777

( 31 )->[32]->( 36 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u544(7){ }u545(13){ }u546(102){ }u547(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 302 571
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 302 571
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777

( 29 )->[33]->( 36 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u551(7){ }u552(13){ }u553(102){ }u554(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 249 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 249 302
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777

( 30 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u555(7){ }u556(13){ }u557(102){ }u558(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 569 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 569
;; lr  def 	 249 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 569 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 249 302
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777

( 31 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u560(7){ }u561(13){ }u562(102){ }u563(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 249 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 249 302
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777

( 35 32 33 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 306
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 158 804
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 158 804
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u581(7){ }u582(13){ }u583(102){ }u584(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 158 245 246 247 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 248 805
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 158 245 246 247 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 248 805
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777

( 37 36 )->[38]->( 39 43 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u596(7){ }u597(13){ }u598(102){ }u599(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246 248 249 306
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 168 267 580 581 583 585 589 590 592 806 807 808 809
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 100 [cc] 168 267 580 581 583 585 589 590 592 806 807 808 809
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 168 245 246 247 249 263 267 282 302 306 592 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 168 245 246 247 249 263 267 282 302 306 592 738 739 740 745 746 747 774 775 776 777

( 38 )->[39]->( 40 43 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u652(7){ }u653(13){ }u654(102){ }u655(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 168 245 246 247 249 263 267 282 302 306 592 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 267 592
;; lr  def 	 100 [cc] 101 [vfpcc] 593
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 168 245 246 247 249 263 267 282 302 306 592 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 593
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777

( 39 )->[40]->( 41 97 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u662(7){ }u663(13){ }u664(102){ }u665(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777

( 40 )->[41]->( 42 96 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u668(7){ }u669(13){ }u670(102){ }u671(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 100 [cc] 595
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 595
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777

( 41 )->[42]->( 45 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u675(7){ }u676(13){ }u677(102){ }u678(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246 306
;; lr  def 	 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777

( 38 39 )->[43]->( 45 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u682(7){ }u683(13){ }u684(102){ }u685(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246 306
;; lr  def 	 100 [cc] 597
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 597
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777

( 43 )->[44]->( 80 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u690(7){ }u691(13){ }u692(102){ }u693(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 738
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 738
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777

( 42 43 96 )->[45]->( 46 70 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u695(7){ }u696(13){ }u697(102){ }u698(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 249 306 738
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 266 268 304 600 602 603 741 810
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 16 [s0] 100 [cc] 266 268 304 600 602 603 741 810
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 302 304 306 739 740 741 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 302 304 306 739 740 741 745 746 747 774 775 776 777

( 45 )->[46]->( 67 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u720(7){ }u721(13){ }u722(102){ }u723(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 302 304 306 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 293 297 310 319 742 769 770 771
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 302 304 306 739 740 741 745 746 747 774 775 776 777
;; live  gen 	 293 297 310 319 742 769 770 771
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777

( 67 64 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u727(7){ }u728(13){ }u729(102){ }u730(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 293 297
;; lr  def 	 193 280 281 303 606 743 764
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
;; live  gen 	 193 280 281 303 606 743 764
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 47 62 )->[48]->( 51 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u736(7){ }u737(13){ }u738(102){ }u739(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 303 304 743
;; lr  def 	 100 [cc] 273 274 275 608 609 612 615
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc] 273 274 275 608 609 612 615
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 48 )->[49]->( 100 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u765(7){ }u766(13){ }u767(102){ }u768(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 275
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 49 )->[50]->( 62 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	

( 48 )->[51]->( 53 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u774(7){ }u775(13){ }u776(102){ }u777(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 51 101 )->[52]->( 57 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u780(7){ }u781(13){ }u782(102){ }u783(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 317
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 317
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 51 )->[53]->( 55 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u785(7){ }u786(13){ }u787(102){ }u788(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 769
;; lr  def 	 100 [cc] 101 [vfpcc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc] 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 53 )->[54]->( 57 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u794(7){ }u795(13){ }u796(102){ }u797(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 771
;; lr  def 	 317 622 625 626
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 317 622 625 626
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 53 )->[55]->( 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u805(7){ }u806(13){ }u807(102){ }u808(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 770
;; lr  def 	 317
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 317
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 100 )->[56]->( 57 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u810(7){ }u811(13){ }u812(102){ }u813(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 770
;; lr  def 	 317
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 317
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 56 54 52 55 )->[57]->( 58 62 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u815(7){ }u816(13){ }u817(102){ }u818(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 280 777
;; lr  def 	 100 [cc] 101 [vfpcc] 191 627
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc] 191 627
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 57 )->[58]->( 59 62 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u828(7){ }u829(13){ }u830(102){ }u831(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 58 )->[59]->( 60 62 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u834(7){ }u835(13){ }u836(102){ }u837(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 59 )->[60]->( 61 62 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u840(7){ }u841(13){ }u842(102){ }u843(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 777
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 60 )->[61]->( 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u848(7){ }u849(13){ }u850(102){ }u851(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 306 317 739 740 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 268 274 275 306 317 764
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 186 189 304 310 319 632 633 635 638 640 642 742 811
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 306 317 739 740 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 186 189 304 310 319 632 633 635 638 640 642 742 811
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 61 60 57 58 59 50 )->[62]->( 48 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u887(7){ }u888(13){ }u889(102){ }u890(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280 281 302 742
;; lr  def 	 100 [cc] 101 [vfpcc] 280 281
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc] 280 281
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 62 )->[63]->( 98 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
;; live  out 	

( 68 )->[64]->( 47 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u900(7){ }u901(13){ }u902(102){ }u903(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 742
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777

( 64 65 )->[65]->( 65 66 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u906(7){ }u907(13){ }u908(102){ }u909(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 297 302 306 319 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 297 302 741
;; lr  def 	 100 [cc] 101 [vfpcc] 297
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 297 302 306 319 739 740 741 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 297
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 297 302 306 319 739 740 741 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 297 302 306 319 739 740 741 745 746 747 774 775 776 777

( 65 )->[66]->( 71 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; live  out 	

( 98 46 )->[67]->( 47 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u917(7){ }u918(13){ }u919(102){ }u920(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 742
;; lr  def 	 100 [cc] 101 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777

( 67 )->[68]->( 64 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u925(7){ }u926(13){ }u927(102){ }u928(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 293 297 302 741
;; lr  def 	 100 [cc] 101 [vfpcc] 293 297
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  gen 	 100 [cc] 293 297
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777

( 68 )->[69]->( 71 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; live  out 	

( 45 )->[70]->( 71 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u938(7){ }u939(13){ }u940(102){ }u941(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 319
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777
;; live  gen 	 319
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777

( 70 66 69 99 )->[71]->( 73 72 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u943(7){ }u944(13){ }u945(102){ }u946(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777

( 71 )->[72]->( 80 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u949(7){ }u950(13){ }u951(102){ }u952(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 738
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 738
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777

( 71 )->[73]->( 74 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u954(7){ }u955(13){ }u956(102){ }u957(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 249 266 267 282 306 741
;; lr  def 	 269 270 271 286 650 651 652 653 654 761 762
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777
;; live  gen 	 269 270 271 286 650 651 652 653 654 761 762
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777

( 73 78 )->[74]->( 78 75 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u978(7){ }u979(13){ }u980(102){ }u981(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 286
;; lr  def 	 100 [cc] 656
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  gen 	 100 [cc] 656
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777

( 74 )->[75]->( 76 77 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u986(7){ }u987(13){ }u988(102){ }u989(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 249 286 306 653
;; lr  def 	 100 [cc] 101 [vfpcc] 327 657 658 659 661 662
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  gen 	 100 [cc] 327 657 658 659 661 662
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777

( 75 )->[76]->( 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u1005(7){ }u1006(13){ }u1007(102){ }u1008(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 286
;; lr  def 	 663
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
;; live  gen 	 663
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777

( 76 75 )->[77]->( 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u1011(7){ }u1012(13){ }u1013(102){ }u1014(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 270 271 306 327 747 762
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 669 673 674 675 676
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 17 [s1] 18 [s2] 669 673 674 675 676
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777

( 77 74 )->[78]->( 74 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u1049(7){ }u1050(13){ }u1051(102){ }u1052(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 286
;; lr  def 	 100 [cc] 271 286
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  gen 	 100 [cc] 271 286
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777

( 78 )->[79]->( 80 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u1058(7){ }u1059(13){ }u1060(102){ }u1061(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 738
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 738
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777

( 72 79 21 44 20 97 )->[80]->( 81 86 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u1063(7){ }u1064(13){ }u1065(102){ }u1066(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 100 [cc] 677
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 677
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777

( 80 )->[81]->( 82 86 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u1070(7){ }u1071(13){ }u1072(102){ }u1073(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc] 101 [vfpcc] 678
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 678
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 738 739 740 745 746 747 774 775 776 777

( 81 )->[82]->( 83 84 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u1078(7){ }u1079(13){ }u1080(102){ }u1081(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 306 774
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 215 216 217 218 219 221 222 253 254 684 685 686 688 689 690 691 692 695 696 698 699 701 744 812 813 814
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 16 [s0] 100 [cc] 215 216 217 218 219 221 222 253 254 684 685 686 688 689 690 691 692 695 696 698 699 701 744 812 813 814
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 217 218 219 221 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 217 218 219 221 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777

( 82 )->[83]->( 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u1146(7){ }u1147(13){ }u1148(102){ }u1149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 217 218 219 221 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 221 306
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 222 230 703 815 816 817
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 217 218 219 221 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 222 230 703 815 816 817
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 219 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 219 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777

( 83 82 )->[84]->( 85 86 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u1179(7){ }u1180(13){ }u1181(102){ }u1182(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 219 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 222 254 744
;; lr  def 	 100 [cc] 707 708 709 710 712 713 714 715 718 719 721 722 724
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 219 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
;; live  gen 	 707 708 709 710 712 713 714 715 718 719 721 722 724
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 245 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 245 282 306 738 739 740 745 746 747 774 775 776 777

( 84 )->[85]->( 86 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u1215(7){ }u1216(13){ }u1217(102){ }u1218(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 245 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 306
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 726 818 819 820
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 245 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 726 818 819 820
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 738 739 740 745 746 747 774 775 776 777

( 85 80 81 84 )->[86]->( 87 89 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u1247(7){ }u1248(13){ }u1249(102){ }u1250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 738
;; lr  def 	 100 [cc] 101 [vfpcc] 731
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 731
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777

( 86 )->[87]->( 88 89 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u1255(7){ }u1256(13){ }u1257(102){ }u1258(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 100 [cc] 732
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 732
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777

( 87 )->[88]->( 1 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u1262(7){ }u1263(13){ }u1264(102){ }u1265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 87 86 )->[89]->( 90 91 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u1270(7){ }u1271(13){ }u1272(102){ }u1273(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 100 [cc] 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 245 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 245 282 306 739 740 745 746 747 774 775 776 777

( 89 )->[90]->( 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u1277(7){ }u1278(13){ }u1279(102){ }u1280(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 245 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 306
;; lr  def 	 733
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 245 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 733
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777

( 90 89 )->[91]->( 92 93 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u1284(7){ }u1285(13){ }u1286(102){ }u1287(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 282 306
;; lr  def 	 100 [cc] 282 306
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 100 [cc] 282 306
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777

( 91 )->[92]->( 17 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u1293(7){ }u1294(13){ }u1295(102){ }u1296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 745 746
;; lr  def 	 300 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 300 301
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777

( 91 )->[93]->( 94 95 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u1299(7){ }u1300(13){ }u1301(102){ }u1302(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 93 )->[94]->( 1 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u1305(7){ }u1306(13){ }u1307(102){ }u1308(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 93 )->[95]->( 1 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u1313(7){ }u1314(13){ }u1315(102){ }u1316(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 41 )->[96]->( 45 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u1321(7){ }u1322(13){ }u1323(102){ }u1324(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 736
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  gen 	 736
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777

( 40 )->[97]->( 80 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u1327(7){ }u1328(13){ }u1329(102){ }u1330(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 306
;; lr  def 	 737 738
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 739 740 745 746 747 774 775 776 777
;; live  gen 	 737 738
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777

( 63 )->[98]->( 67 99 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u1334(7){ }u1335(13){ }u1336(102){ }u1337(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 293 297 302 304
;; lr  def 	 100 [cc] 101 [vfpcc] 293 297 741
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
;; live  gen 	 100 [cc] 293 297 741
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777

( 98 )->[99]->( 71 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
;; live  out 	

( 49 )->[100]->( 56 101 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u1348(7){ }u1349(13){ }u1350(102){ }u1351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777

( 100 )->[101]->( 52 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
;; live  out 	

( 95 88 94 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1354(7){ }u1355(13){ }u1356(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 151 to worklist
  Adding insn 141 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 108 to worklist
  Adding insn 105 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 191 to worklist
  Adding insn 178 to worklist
  Adding insn 167 to worklist
  Adding insn 202 to worklist
  Adding insn 211 to worklist
  Adding insn 228 to worklist
  Adding insn 1712 to worklist
  Adding insn 1714 to worklist
  Adding insn 269 to worklist
  Adding insn 256 to worklist
  Adding insn 245 to worklist
  Adding insn 1716 to worklist
  Adding insn 311 to worklist
  Adding insn 298 to worklist
  Adding insn 287 to worklist
  Adding insn 353 to worklist
  Adding insn 340 to worklist
  Adding insn 329 to worklist
  Adding insn 366 to worklist
  Adding insn 383 to worklist
  Adding insn 1719 to worklist
  Adding insn 1721 to worklist
  Adding insn 424 to worklist
  Adding insn 411 to worklist
  Adding insn 400 to worklist
  Adding insn 466 to worklist
  Adding insn 453 to worklist
  Adding insn 442 to worklist
  Adding insn 517 to worklist
  Adding insn 509 to worklist
  Adding insn 504 to worklist
  Adding insn 534 to worklist
  Adding insn 531 to worklist
  Adding insn 528 to worklist
  Adding insn 524 to worklist
  Adding insn 564 to worklist
  Adding insn 561 to worklist
  Adding insn 556 to worklist
  Adding insn 550 to worklist
  Adding insn 545 to worklist
  Adding insn 572 to worklist
  Adding insn 569 to worklist
  Adding insn 584 to worklist
  Adding insn 593 to worklist
  Adding insn 604 to worklist
  Adding insn 599 to worklist
  Adding insn 624 to worklist
  Adding insn 634 to worklist
  Adding insn 1724 to worklist
  Adding insn 1726 to worklist
  Adding insn 662 to worklist
  Adding insn 659 to worklist
  Adding insn 654 to worklist
  Adding insn 648 to worklist
  Adding insn 672 to worklist
  Adding insn 677 to worklist
  Adding insn 1728 to worklist
  Adding insn 1730 to worklist
  Adding insn 1732 to worklist
  Adding insn 699 to worklist
  Adding insn 696 to worklist
  Adding insn 710 to worklist
  Adding insn 707 to worklist
  Adding insn 768 to worklist
  Adding insn 764 to worklist
  Adding insn 755 to worklist
  Adding insn 749 to worklist
  Adding insn 746 to worklist
  Adding insn 742 to worklist
  Adding insn 737 to worklist
  Adding insn 733 to worklist
  Adding insn 727 to worklist
  Adding insn 776 to worklist
  Adding insn 782 to worklist
  Adding insn 788 to worklist
  Adding insn 1734 to worklist
  Adding insn 792 to worklist
  Adding insn 806 to worklist
  Adding insn 802 to worklist
  Adding insn 1736 to worklist
  Adding insn 839 to worklist
  Adding insn 822 to worklist
  Adding insn 819 to worklist
  Adding insn 1739 to worklist
  Adding insn 881 to worklist
  Adding insn 887 to worklist
  Adding insn 1742 to worklist
  Adding insn 897 to worklist
  Adding insn 1744 to worklist
  Adding insn 908 to worklist
  Adding insn 1746 to worklist
  Adding insn 1748 to worklist
  Adding insn 939 to worklist
  Adding insn 946 to worklist
  Adding insn 953 to worklist
  Adding insn 960 to worklist
  Adding insn 991 to worklist
  Adding insn 983 to worklist
  Adding insn 1009 to worklist
  Adding insn 1752 to worklist
  Adding insn 1016 to worklist
  Adding insn 1033 to worklist
  Adding insn 1755 to worklist
  Adding insn 1050 to worklist
  Adding insn 1063 to worklist
  Adding insn 1758 to worklist
  Adding insn 1076 to worklist
  Adding insn 1761 to worklist
  Adding insn 1100 to worklist
  Adding insn 1115 to worklist
  Adding insn 1123 to worklist
  Adding insn 1150 to worklist
  Adding insn 1145 to worklist
  Adding insn 1130 to worklist
  Adding insn 1160 to worklist
  Adding insn 1167 to worklist
  Adding insn 1176 to worklist
  Adding insn 1247 to worklist
  Adding insn 1209 to worklist
  Adding insn 1198 to worklist
  Adding insn 1195 to worklist
  Adding insn 1192 to worklist
  Adding insn 1188 to worklist
  Adding insn 1267 to worklist
  Adding insn 1265 to worklist
  Adding insn 1262 to worklist
  Adding insn 1258 to worklist
  Adding insn 1255 to worklist
  Adding insn 1251 to worklist
  Adding insn 1296 to worklist
  Adding insn 1316 to worklist
  Adding insn 1314 to worklist
  Adding insn 1311 to worklist
  Adding insn 1307 to worklist
  Adding insn 1304 to worklist
  Adding insn 1300 to worklist
  Adding insn 1323 to worklist
  Adding insn 1330 to worklist
  Adding insn 1338 to worklist
  Adding insn 1336 to worklist
  Adding insn 1334 to worklist
  Adding insn 1347 to worklist
  Adding insn 1351 to worklist
  Adding insn 1361 to worklist
  Adding insn 1763 to worklist
  Adding insn 1374 to worklist
  Adding insn 1381 to worklist
  Adding insn 1378 to worklist
  Adding insn 1390 to worklist
  Adding insn 1387 to worklist
  Adding insn 1765 to worklist
  Adding insn 1400 to worklist
  Adding insn 1767 to worklist
  Adding insn 1409 to worklist
  Adding insn 1426 to worklist
  Adding insn 1770 to worklist
  Adding insn 1436 to worklist
  Adding insn 1773 to worklist
Finished finding needed instructions:
processing block 88 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1333 to worklist
processing block 92 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777
  Adding insn 1366 to worklist
  Adding insn 1364 to worklist
processing block 94 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1380 to worklist
  Adding insn 1377 to worklist
processing block 95 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1389 to worklist
  Adding insn 1386 to worklist
processing block 93 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 91 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 1360 to worklist
  Adding insn 1359 to worklist
  Adding insn 1355 to worklist
processing block 90 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 1350 to worklist
processing block 89 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 245 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 1346 to worklist
  Adding insn 1343 to worklist
processing block 87 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 1328 to worklist
processing block 86 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 1778 to worklist
  Adding insn 1777 to worklist
  Adding insn 1321 to worklist
processing block 85 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1680 to worklist
  Adding insn 1310 to worklist
  Adding insn 1309 to worklist
  Adding insn 1679 to worklist
  Adding insn 1306 to worklist
  Adding insn 1305 to worklist
  Adding insn 1678 to worklist
  Adding insn 1302 to worklist
  Adding insn 1299 to worklist
processing block 84 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 245 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1294 to worklist
  Adding insn 1292 to worklist
  Adding insn 1290 to worklist
  Adding insn 1289 to worklist
  Adding insn 1288 to worklist
  Adding insn 1287 to worklist
  Adding insn 1285 to worklist
  Adding insn 1283 to worklist
  Adding insn 1282 to worklist
  Adding insn 1281 to worklist
  Adding insn 1279 to worklist
  Adding insn 1278 to worklist
  Adding insn 1277 to worklist
processing block 83 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217 218 219 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
  Adding insn 1268 to worklist
  Adding insn 1266 to worklist
  Adding insn 1677 to worklist
  Adding insn 1261 to worklist
  Adding insn 1260 to worklist
  Adding insn 1676 to worklist
  Adding insn 1257 to worklist
  Adding insn 1256 to worklist
  Adding insn 1675 to worklist
  Adding insn 1253 to worklist
  Adding insn 1250 to worklist
processing block 82 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 216 217 218 219 221 222 245 254 282 306 738 739 740 744 745 746 747 774 775 776 777
  Adding insn 1245 to worklist
  Adding insn 1243 to worklist
  Adding insn 1241 to worklist
  Adding insn 1240 to worklist
  Adding insn 1239 to worklist
  Adding insn 1238 to worklist
  Adding insn 1236 to worklist
  Adding insn 1234 to worklist
  Adding insn 1233 to worklist
  Adding insn 1232 to worklist
  Adding insn 1231 to worklist
  Adding insn 1229 to worklist
  Adding insn 1228 to worklist
  Adding insn 1227 to worklist
  Adding insn 1224 to worklist
  Adding insn 1223 to worklist
  Adding insn 1220 to worklist
  Adding insn 1219 to worklist
  Adding insn 1599 to worklist
  Adding insn 1783 to worklist
  Adding insn 1782 to worklist
  Adding insn 1210 to worklist
  Adding insn 1674 to worklist
  Adding insn 1208 to worklist
  Adding insn 1592 to worklist
  Adding insn 1781 to worklist
  Adding insn 1780 to worklist
  Adding insn 1199 to worklist
  Adding insn 1673 to worklist
  Adding insn 1197 to worklist
  Adding insn 1196 to worklist
  Adding insn 1672 to worklist
  Adding insn 1632 to worklist
  Adding insn 1187 to worklist
processing block 81 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1786 to worklist
  Adding insn 1785 to worklist
  Adding insn 1174 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1166 to worklist
  Adding insn 1165 to worklist
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1564 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
  Adding insn 1159 to worklist
  Adding insn 1157 to worklist
  Adding insn 1154 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
  Adding insn 1149 to worklist
  Adding insn 1148 to worklist
  Adding insn 1147 to worklist
  Adding insn 1146 to worklist
  Adding insn 1144 to worklist
  Adding insn 1143 to worklist
  Adding insn 1142 to worklist
  Adding insn 1141 to worklist
  Adding insn 1136 to worklist
  Adding insn 1129 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
  Adding insn 1121 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 327 653 739 740 745 746 747 762 774 775 776 777
  Adding insn 1788 to worklist
  Adding insn 1787 to worklist
  Adding insn 1113 to worklist
  Adding insn 1112 to worklist
  Adding insn 1111 to worklist
  Adding insn 1109 to worklist
  Adding insn 1108 to worklist
  Adding insn 1103 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
  Adding insn 1099 to worklist
  Adding insn 1098 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 269 270 271 282 286 306 653 739 740 745 746 747 762 774 775 776 777
  Adding insn 1140 to worklist
  Adding insn 1139 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 1088 to worklist
  Adding insn 1087 to worklist
  Adding insn 1083 to worklist
  Adding insn 1082 to worklist
  Adding insn 1081 to worklist
  Adding insn 1080 to worklist
  Adding insn 1079 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1563 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 739 740 741 745 746 747 774 775 776 777
  Adding insn 1075 to worklist
processing block 99 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
processing block 98 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
  Adding insn 1776 to worklist
  Adding insn 1775 to worklist
  Adding insn 1424 to worklist
  Adding insn 1420 to worklist
  Adding insn 1417 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 742 745 746 747 769 770 771 774 775 776 777
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1798 to worklist
  Adding insn 1797 to worklist
  Adding insn 1002 to worklist
  Adding insn 999 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1562 to worklist
  Adding insn 995 to worklist
  Adding insn 993 to worklist
  Adding insn 992 to worklist
  Adding insn 990 to worklist
  Adding insn 989 to worklist
  Adding insn 988 to worklist
  Adding insn 1671 to worklist
  Adding insn 982 to worklist
  Adding insn 981 to worklist
  Adding insn 980 to worklist
  Adding insn 977 to worklist
  Adding insn 976 to worklist
  Adding insn 973 to worklist
  Adding insn 970 to worklist
  Adding insn 969 to worklist
  Adding insn 968 to worklist
  Adding insn 967 to worklist
  Adding insn 966 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1800 to worklist
  Adding insn 1799 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1802 to worklist
  Adding insn 1801 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1804 to worklist
  Adding insn 1803 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1806 to worklist
  Adding insn 1805 to worklist
  Adding insn 936 to worklist
  Adding insn 935 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1623 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 917 to worklist
  Adding insn 916 to worklist
  Adding insn 914 to worklist
  Adding insn 913 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1808 to worklist
  Adding insn 1807 to worklist
  Adding insn 905 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 899 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 896 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 274 275 280 281 282 293 297 302 303 304 306 317 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1624 to worklist
processing block 101 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
processing block 100 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 1435 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 886 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 273 274 275 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 880 to worklist
  Adding insn 877 to worklist
  Adding insn 872 to worklist
  Adding insn 871 to worklist
  Adding insn 867 to worklist
  Adding insn 862 to worklist
  Adding insn 859 to worklist
  Adding insn 858 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 245 247 249 263 266 267 268 280 281 282 293 297 302 303 304 306 319 739 740 742 743 745 746 747 764 769 770 771 774 775 776 777
  Adding insn 986 to worklist
  Adding insn 1561 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 851 to worklist
  Adding insn 850 to worklist
  Adding insn 849 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 297 302 306 319 739 740 741 745 746 747 774 775 776 777
  Adding insn 1794 to worklist
  Adding insn 1793 to worklist
  Adding insn 1026 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
  Adding insn 1796 to worklist
  Adding insn 1795 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
  Adding insn 1790 to worklist
  Adding insn 1789 to worklist
  Adding insn 1056 to worklist
  Adding insn 1053 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
  Adding insn 1792 to worklist
  Adding insn 1791 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 293 297 302 304 306 319 739 740 741 742 745 746 747 769 770 771 774 775 776 777
  Adding insn 912 to worklist
  Adding insn 20 to worklist
  Adding insn 906 to worklist
  Adding insn 1560 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 845 to worklist
  Adding insn 844 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 282 306 319 739 740 741 745 746 747 774 775 776 777
  Adding insn 1069 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 249 263 266 267 268 282 302 304 306 739 740 741 745 746 747 774 775 776 777
  Adding insn 1810 to worklist
  Adding insn 1809 to worklist
  Adding insn 836 to worklist
  Adding insn 835 to worklist
  Adding insn 823 to worklist
  Adding insn 1670 to worklist
  Adding insn 821 to worklist
  Adding insn 817 to worklist
  Adding insn 814 to worklist
  Adding insn 813 to worklist
  Adding insn 812 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 17 to worklist
processing block 96 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1399 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 787 to worklist
  Adding insn 786 to worklist
processing block 97 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1565 to worklist
  Adding insn 1408 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 781 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1559 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 805 to worklist
  Adding insn 801 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 249 263 267 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1812 to worklist
  Adding insn 1811 to worklist
  Adding insn 773 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 168 245 246 247 249 263 267 282 302 306 592 738 739 740 745 746 747 774 775 776 777
  Adding insn 1814 to worklist
  Adding insn 1813 to worklist
  Adding insn 766 to worklist
  Adding insn 762 to worklist
  Adding insn 754 to worklist
  Adding insn 750 to worklist
  Adding insn 1669 to worklist
  Adding insn 745 to worklist
  Adding insn 744 to worklist
  Adding insn 1668 to worklist
  Adding insn 741 to worklist
  Adding insn 739 to worklist
  Adding insn 738 to worklist
  Adding insn 1667 to worklist
  Adding insn 735 to worklist
  Adding insn 732 to worklist
  Adding insn 731 to worklist
  Adding insn 730 to worklist
  Adding insn 729 to worklist
  Adding insn 1666 to worklist
  Adding insn 726 to worklist
  Adding insn 725 to worklist
  Adding insn 724 to worklist
  Adding insn 723 to worklist
  Adding insn 722 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 711 to worklist
  Adding insn 1665 to worklist
  Adding insn 706 to worklist
  Adding insn 705 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 158 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1664 to worklist
  Adding insn 695 to worklist
  Adding insn 694 to worklist
  Adding insn 686 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 282 302 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 680 to worklist
  Adding insn 679 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1816 to worklist
  Adding insn 1815 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 249 263 265 282 306 569 738 739 740 745 746 747 774 775 776 777
  Adding insn 1818 to worklist
  Adding insn 1817 to worklist
  Adding insn 670 to worklist
  Adding insn 667 to worklist
  Adding insn 666 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 265 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1663 to worklist
  Adding insn 1627 to worklist
  Adding insn 653 to worklist
  Adding insn 650 to worklist
  Adding insn 1662 to worklist
  Adding insn 647 to worklist
  Adding insn 1585 to worklist
  Adding insn 1584 to worklist
  Adding insn 639 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 7 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 9 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
  Adding insn 1820 to worklist
  Adding insn 1819 to worklist
  Adding insn 631 to worklist
  Adding insn 628 to worklist
  Adding insn 627 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
  Adding insn 622 to worklist
  Adding insn 620 to worklist
  Adding insn 617 to worklist
  Adding insn 616 to worklist
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 612 to worklist
  Adding insn 611 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 142 143 147 148 154 245 247 248 263 264 282 306 560 738 739 740 744 745 746 747 774 775 776 777
  Adding insn 618 to worklist
  Adding insn 1558 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 607 to worklist
  Adding insn 605 to worklist
  Adding insn 1661 to worklist
  Adding insn 603 to worklist
  Adding insn 602 to worklist
  Adding insn 600 to worklist
  Adding insn 1660 to worklist
  Adding insn 598 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 246 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 8 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1822 to worklist
  Adding insn 1821 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1824 to worklist
  Adding insn 1823 to worklist
  Adding insn 582 to worklist
  Adding insn 581 to worklist
  Adding insn 580 to worklist
  Adding insn 579 to worklist
  Adding insn 578 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1659 to worklist
  Adding insn 568 to worklist
  Adding insn 567 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 245 247 248 263 282 306 738 739 740 745 746 747 774 775 776 777
  Adding insn 1658 to worklist
  Adding insn 1626 to worklist
  Adding insn 557 to worklist
  Adding insn 1657 to worklist
  Adding insn 555 to worklist
  Adding insn 1566 to worklist
  Adding insn 552 to worklist
  Adding insn 546 to worklist
  Adding insn 1656 to worklist
  Adding insn 544 to worklist
  Adding insn 542 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 535 to worklist
  Adding insn 1655 to worklist
  Adding insn 533 to worklist
  Adding insn 1654 to worklist
  Adding insn 1625 to worklist
  Adding insn 523 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 247 282 306 739 740 745 746 747 774 775 776 777
  Adding insn 1826 to worklist
  Adding insn 1825 to worklist
  Adding insn 515 to worklist
  Adding insn 514 to worklist
  Adding insn 513 to worklist
  Adding insn 512 to worklist
  Adding insn 511 to worklist
  Adding insn 1653 to worklist
  Adding insn 505 to worklist
  Adding insn 1652 to worklist
  Adding insn 503 to worklist
  Adding insn 501 to worklist
  Adding insn 500 to worklist
  Adding insn 499 to worklist
  Adding insn 483 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 245 282 300 301 306 739 740 745 746 747 774 775 776 777
  Adding insn 937 to worklist
  Adding insn 657 to worklist
  Adding insn 559 to worklist
  Adding insn 526 to worklist
  Adding insn 1557 to worklist
  Adding insn 1556 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 1550 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 465 to worklist
  Adding insn 464 to worklist
  Adding insn 463 to worklist
  Adding insn 452 to worklist
  Adding insn 451 to worklist
  Adding insn 450 to worklist
  Adding insn 441 to worklist
  Adding insn 440 to worklist
  Adding insn 439 to worklist
  Adding insn 434 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 1828 to worklist
  Adding insn 1827 to worklist
  Adding insn 381 to worklist
  Adding insn 380 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 423 to worklist
  Adding insn 422 to worklist
  Adding insn 421 to worklist
  Adding insn 410 to worklist
  Adding insn 409 to worklist
  Adding insn 408 to worklist
  Adding insn 399 to worklist
  Adding insn 398 to worklist
  Adding insn 397 to worklist
  Adding insn 392 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 1830 to worklist
  Adding insn 1829 to worklist
  Adding insn 364 to worklist
  Adding insn 363 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 352 to worklist
  Adding insn 351 to worklist
  Adding insn 350 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
  Adding insn 337 to worklist
  Adding insn 328 to worklist
  Adding insn 327 to worklist
  Adding insn 326 to worklist
  Adding insn 321 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 1832 to worklist
  Adding insn 1831 to worklist
  Adding insn 226 to worklist
  Adding insn 225 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 268 to worklist
  Adding insn 267 to worklist
  Adding insn 266 to worklist
  Adding insn 255 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 237 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 301 745 746 747
  Adding insn 1834 to worklist
  Adding insn 1833 to worklist
  Adding insn 209 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
  Adding insn 310 to worklist
  Adding insn 309 to worklist
  Adding insn 308 to worklist
  Adding insn 297 to worklist
  Adding insn 296 to worklist
  Adding insn 295 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
  Adding insn 279 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 300 301 745 746 747
  Adding insn 1836 to worklist
  Adding insn 1835 to worklist
  Adding insn 200 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 159 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 294 300 301 745 746 747
  Adding insn 1838 to worklist
  Adding insn 1837 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 1651 to worklist
  Adding insn 134 to worklist
  Adding insn 1650 to worklist
  Adding insn 131 to worklist
  Adding insn 1649 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 106 to worklist
  Adding insn 1648 to worklist
  Adding insn 104 to worklist
  Adding insn 1647 to worklist
  Adding insn 101 to worklist
  Adding insn 1646 to worklist
  Adding insn 98 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 82 to worklist
  Adding insn 1645 to worklist
  Adding insn 80 to worklist
  Adding insn 1644 to worklist
  Adding insn 77 to worklist
  Adding insn 1643 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 58 to worklist
  Adding insn 1642 to worklist
  Adding insn 56 to worklist
  Adding insn 1641 to worklist
  Adding insn 53 to worklist
  Adding insn 1640 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 102 n_edges 152 count 137 (  1.3)

Pass 0 for finding pseudo/allocno costs


  r820 costs: LO_REGS:50 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:750 MEM:500
  r819 costs: LO_REGS:100 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:750 VFP_LO_REGS:750 ALL_REGS:750 MEM:500
  r818 costs: LO_REGS:50 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:625 MEM:275
  r817 costs: LO_REGS:50 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:625 MEM:275
  r816 costs: LO_REGS:100 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:750 VFP_LO_REGS:750 ALL_REGS:750 MEM:500
  r815 costs: LO_REGS:50 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:625 MEM:275
  r814 costs: LO_REGS:765 HI_REGS:765 CALLER_SAVE_REGS:765 EVEN_REG:765 GENERAL_REGS:765 VFP_D0_D7_REGS:102 VFP_LO_REGS:102 ALL_REGS:1275 MEM:561
  r813 costs: LO_REGS:765 HI_REGS:765 CALLER_SAVE_REGS:765 EVEN_REG:765 GENERAL_REGS:765 VFP_D0_D7_REGS:102 VFP_LO_REGS:102 ALL_REGS:1275 MEM:561
  r812 costs: LO_REGS:102 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:765 VFP_LO_REGS:765 ALL_REGS:1275 MEM:561
  r811 costs: LO_REGS:36 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:198
  r810 costs: LO_REGS:75 HI_REGS:75 CALLER_SAVE_REGS:75 EVEN_REG:75 GENERAL_REGS:75 VFP_D0_D7_REGS:10 VFP_LO_REGS:10 ALL_REGS:125 MEM:55
  r809 costs: LO_REGS:120 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:1500 MEM:660
  r808 costs: LO_REGS:240 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r807 costs: LO_REGS:120 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:1500 MEM:660
  r806 costs: LO_REGS:1020 HI_REGS:1020 CALLER_SAVE_REGS:1020 EVEN_REG:1020 GENERAL_REGS:1020 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1800 MEM:1200
  r805 costs: LO_REGS:60 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:750 MEM:330
  r804 costs: LO_REGS:120 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r803 costs: LO_REGS:120 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r802 costs: LO_REGS:1800 HI_REGS:1800 CALLER_SAVE_REGS:1800 EVEN_REG:1800 GENERAL_REGS:1800 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:1800 MEM:1200
  r801 costs: LO_REGS:855 HI_REGS:855 CALLER_SAVE_REGS:855 EVEN_REG:855 GENERAL_REGS:855 VFP_D0_D7_REGS:114 VFP_LO_REGS:114 ALL_REGS:1425 MEM:627
  r800 costs: LO_REGS:855 HI_REGS:855 CALLER_SAVE_REGS:855 EVEN_REG:855 GENERAL_REGS:855 VFP_D0_D7_REGS:114 VFP_LO_REGS:114 ALL_REGS:1425 MEM:627
  r799 costs: LO_REGS:300 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r798 costs: LO_REGS:600 HI_REGS:1200 CALLER_SAVE_REGS:1200 EVEN_REG:1200 GENERAL_REGS:1200 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r797 costs: LO_REGS:600 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:7500 MEM:3300
  r796 costs: LO_REGS:4500 HI_REGS:4500 CALLER_SAVE_REGS:4500 EVEN_REG:4500 GENERAL_REGS:4500 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:7500 MEM:3300
  r795 costs: LO_REGS:1485 HI_REGS:1485 CALLER_SAVE_REGS:1485 EVEN_REG:1485 GENERAL_REGS:1485 VFP_D0_D7_REGS:198 VFP_LO_REGS:198 ALL_REGS:2475 MEM:1089
  r794 costs: LO_REGS:1683 HI_REGS:1683 CALLER_SAVE_REGS:1683 EVEN_REG:1683 GENERAL_REGS:1683 VFP_D0_D7_REGS:1683 VFP_LO_REGS:1683 ALL_REGS:2970 MEM:1980
  r793 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:9000 MEM:6000
  r792 costs: LO_REGS:4500 HI_REGS:4500 CALLER_SAVE_REGS:4500 EVEN_REG:4500 GENERAL_REGS:4500 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:7500 MEM:3300
  r791 costs: LO_REGS:166 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:2075 MEM:913
  r790 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r789 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r788 costs: LO_REGS:166 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:2075 MEM:913
  r787 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r786 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r785 costs: LO_REGS:166 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:2075 MEM:913
  r784 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r783 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r782 costs: LO_REGS:166 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:2075 MEM:913
  r781 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r780 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:1660
  r777 costs: LO_REGS:5490 HI_REGS:5490 CALLER_SAVE_REGS:5490 EVEN_REG:5490 GENERAL_REGS:5490 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:6652 MEM:4075
  r776 costs: LO_REGS:120 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:2062 MEM:1015
  r775 costs: LO_REGS:600 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:5662 MEM:3415
  r774 costs: LO_REGS:300 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:3412 MEM:1915
  r771 costs: LO_REGS:1380 HI_REGS:1380 CALLER_SAVE_REGS:1380 EVEN_REG:1380 GENERAL_REGS:1380 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1436 MEM:940
  r770 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:966 MEM:111
  r769 costs: LO_REGS:2250 HI_REGS:2250 CALLER_SAVE_REGS:2250 EVEN_REG:2250 GENERAL_REGS:2250 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2306 MEM:1520
  r764 costs: LO_REGS:591 HI_REGS:591 CALLER_SAVE_REGS:591 EVEN_REG:591 GENERAL_REGS:591 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:825 MEM:550
  r762 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:285 VFP_LO_REGS:285 ALL_REGS:285 MEM:190
  r761 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:15
  r747 costs: LO_REGS:108 HI_REGS:274 CALLER_SAVE_REGS:274 EVEN_REG:274 GENERAL_REGS:274 VFP_D0_D7_REGS:27637 VFP_LO_REGS:27637 ALL_REGS:27637 MEM:18065
  r746 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:6517 VFP_LO_REGS:6517 ALL_REGS:6517 MEM:3985
  r745 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:6517 VFP_LO_REGS:6517 ALL_REGS:6517 MEM:3985
  r744 costs: LO_REGS:0 HI_REGS:216 CALLER_SAVE_REGS:216 EVEN_REG:216 GENERAL_REGS:216 VFP_D0_D7_REGS:11097 VFP_LO_REGS:11097 ALL_REGS:11097 MEM:6930
  r743 costs: LO_REGS:0 HI_REGS:74 CALLER_SAVE_REGS:74 EVEN_REG:74 GENERAL_REGS:74 VFP_D0_D7_REGS:10748 VFP_LO_REGS:10748 ALL_REGS:10748 MEM:7005
  r742 costs: LO_REGS:6075 HI_REGS:6075 CALLER_SAVE_REGS:6075 EVEN_REG:6075 GENERAL_REGS:6075 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:6075 MEM:4050
  r741 costs: LO_REGS:1965 HI_REGS:1965 CALLER_SAVE_REGS:1965 EVEN_REG:1965 GENERAL_REGS:1965 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1965 MEM:1310
  r740 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:5662 VFP_LO_REGS:5662 ALL_REGS:5662 MEM:3415
  r739 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:5662 VFP_LO_REGS:5662 ALL_REGS:5662 MEM:3415
  r738 costs: LO_REGS:17355 HI_REGS:17355 CALLER_SAVE_REGS:17355 EVEN_REG:17355 GENERAL_REGS:17355 VFP_D0_D7_REGS:10 VFP_LO_REGS:10 ALL_REGS:25740 MEM:15460
  r737 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:290 VFP_LO_REGS:290 ALL_REGS:290 MEM:150
  r736 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:87 VFP_LO_REGS:87 ALL_REGS:87 MEM:45
  r733 costs: LO_REGS:0 HI_REGS:344 CALLER_SAVE_REGS:344 EVEN_REG:344 GENERAL_REGS:344 VFP_D0_D7_REGS:5160 VFP_LO_REGS:5160 ALL_REGS:5160 MEM:3440
  r732 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r731 costs: LO_REGS:4500 HI_REGS:4500 CALLER_SAVE_REGS:4500 EVEN_REG:4500 GENERAL_REGS:4500 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:8700 MEM:4500
  r726 costs: LO_REGS:50 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:625 MEM:275
  r724 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r722 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r721 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1479 VFP_LO_REGS:1479 ALL_REGS:1479 MEM:765
  r719 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r718 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r715 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r714 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:561
  r713 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r712 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r710 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:2244 VFP_LO_REGS:2244 ALL_REGS:2244 MEM:1275
  r709 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r708 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:561
  r707 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:2295 MEM:1530
  r703 costs: LO_REGS:50 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:625 MEM:275
  r701 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r699 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r698 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1479 VFP_LO_REGS:1479 ALL_REGS:1479 MEM:765
  r696 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r695 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r692 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r691 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:561
  r690 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:2295 MEM:1530
  r689 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r688 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r686 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:2244 VFP_LO_REGS:2244 ALL_REGS:2244 MEM:1275
  r685 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r684 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:561
  r678 costs: LO_REGS:1530 HI_REGS:1530 CALLER_SAVE_REGS:1530 EVEN_REG:1530 GENERAL_REGS:1530 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2958 MEM:1530
  r677 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r676 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r675 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r674 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r673 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r669 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r663 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:135
  r662 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r661 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r659 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r658 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r657 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:540 MEM:360
  r656 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r654 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r653 costs: LO_REGS:300 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:314 MEM:205
  r652 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r651 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r650 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:15 VFP_LO_REGS:15 ALL_REGS:30 MEM:20
  r642 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 MEM:198
  r640 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r638 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 MEM:198
  r635 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 MEM:198
  r633 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r632 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r627 costs: LO_REGS:9360 HI_REGS:9360 CALLER_SAVE_REGS:9360 EVEN_REG:9360 GENERAL_REGS:9360 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9360 MEM:6240
  r626 costs: LO_REGS:1380 HI_REGS:1380 CALLER_SAVE_REGS:1380 EVEN_REG:1380 GENERAL_REGS:1380 VFP_D0_D7_REGS:1380 VFP_LO_REGS:1380 ALL_REGS:2760 MEM:1840
  r625 costs: LO_REGS:1380 HI_REGS:1380 CALLER_SAVE_REGS:1380 EVEN_REG:1380 GENERAL_REGS:1380 MEM:1012
  r622 costs: LO_REGS:2760 HI_REGS:2760 CALLER_SAVE_REGS:2760 EVEN_REG:2760 GENERAL_REGS:2760 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2760 MEM:1840
  r615 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r612 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r609 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r608 costs: LO_REGS:5115 HI_REGS:5115 CALLER_SAVE_REGS:5115 EVEN_REG:5115 GENERAL_REGS:5115 VFP_D0_D7_REGS:5115 VFP_LO_REGS:5115 ALL_REGS:10230 MEM:6820
  r606 costs: LO_REGS:1110 HI_REGS:1110 CALLER_SAVE_REGS:1110 EVEN_REG:1110 GENERAL_REGS:1110 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1110 MEM:740
  r603 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:75
  r602 costs: LO_REGS:75 HI_REGS:75 CALLER_SAVE_REGS:75 EVEN_REG:75 GENERAL_REGS:75 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:145 MEM:75
  r600 costs: LO_REGS:150 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:150 MEM:100
  r597 costs: LO_REGS:0 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:1305 VFP_LO_REGS:1305 ALL_REGS:1305 MEM:675
  r595 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r593 costs: LO_REGS:900 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:900 MEM:600
  r592 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2190 MEM:1200
  r590 costs: LO_REGS:0 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:1740 VFP_LO_REGS:1740 ALL_REGS:1740 MEM:900
  r589 costs: LO_REGS:0 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:1740 VFP_LO_REGS:1740 ALL_REGS:1740 MEM:900
  r585 costs: LO_REGS:1800 HI_REGS:1800 CALLER_SAVE_REGS:1800 EVEN_REG:1800 GENERAL_REGS:1800 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:2640 MEM:1800
  r583 costs: LO_REGS:120 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:1500 MEM:660
  r581 costs: LO_REGS:1800 HI_REGS:1800 CALLER_SAVE_REGS:1800 EVEN_REG:1800 GENERAL_REGS:1800 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1800 MEM:1200
  r580 costs: LO_REGS:900 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:1800 MEM:1200
  r571 costs: LO_REGS:255 HI_REGS:255 CALLER_SAVE_REGS:255 EVEN_REG:255 GENERAL_REGS:255 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:493 MEM:255
  r569 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:880 MEM:451
  r568 costs: LO_REGS:450 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:870 MEM:450
  r564 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5577
  r563 costs: LO_REGS:0 HI_REGS:1074 CALLER_SAVE_REGS:1074 EVEN_REG:1074 GENERAL_REGS:1074 VFP_D0_D7_REGS:16110 VFP_LO_REGS:16110 ALL_REGS:16110 MEM:10740
  r561 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16109 VFP_LO_REGS:16109 ALL_REGS:16109 MEM:10740
  r560 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8853 VFP_LO_REGS:8853 ALL_REGS:8853 MEM:5655
  r558 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16109 VFP_LO_REGS:16109 ALL_REGS:16109 MEM:10740
  r556 costs: LO_REGS:8055 HI_REGS:8055 CALLER_SAVE_REGS:8055 EVEN_REG:8055 GENERAL_REGS:8055 VFP_D0_D7_REGS:8055 VFP_LO_REGS:8055 ALL_REGS:16110 MEM:10740
  r554 costs: LO_REGS:8055 HI_REGS:8055 CALLER_SAVE_REGS:8055 EVEN_REG:8055 GENERAL_REGS:8055 VFP_D0_D7_REGS:8055 VFP_LO_REGS:8055 ALL_REGS:16110 MEM:10740
  r550 costs: LO_REGS:3375 HI_REGS:3375 CALLER_SAVE_REGS:3375 EVEN_REG:3375 GENERAL_REGS:3375 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:6525 MEM:3375
  r549 costs: LO_REGS:6750 HI_REGS:6750 CALLER_SAVE_REGS:6750 EVEN_REG:6750 GENERAL_REGS:6750 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:6750 MEM:4500
  r548 costs: LO_REGS:6750 HI_REGS:6750 CALLER_SAVE_REGS:6750 EVEN_REG:6750 GENERAL_REGS:6750 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:6750 MEM:4500
  r547 costs: LO_REGS:0 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:6525 VFP_LO_REGS:6525 ALL_REGS:6525 MEM:3375
  r541 costs: LO_REGS:4500 HI_REGS:4500 CALLER_SAVE_REGS:4500 EVEN_REG:4500 GENERAL_REGS:4500 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r536 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r535 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r534 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r533 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r532 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r530 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r529 costs: LO_REGS:4500 HI_REGS:4500 CALLER_SAVE_REGS:4500 EVEN_REG:4500 GENERAL_REGS:4500 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r528 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r508 costs: LO_REGS:162 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:1269 VFP_LO_REGS:1269 ALL_REGS:1269 MEM:864
  r486 costs: LO_REGS:120 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:940 VFP_LO_REGS:940 ALL_REGS:940 MEM:640
  r483 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r482 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r479 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r478 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r456 costs: LO_REGS:162 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:1269 VFP_LO_REGS:1269 ALL_REGS:1269 MEM:864
  r434 costs: LO_REGS:120 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:940 VFP_LO_REGS:940 ALL_REGS:940 MEM:640
  r412 costs: LO_REGS:90 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:705 VFP_LO_REGS:705 ALL_REGS:705 MEM:480
  r409 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r408 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r405 costs: LO_REGS:930 HI_REGS:930 CALLER_SAVE_REGS:930 EVEN_REG:930 GENERAL_REGS:930 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1860 MEM:1240
  r403 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r382 costs: LO_REGS:162 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:1269 VFP_LO_REGS:1269 ALL_REGS:1269 MEM:864
  r379 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:2490 MEM:1660
  r374 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r373 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r372 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:2490 MEM:1660
  r368 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r367 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:2490 MEM:1660
  r361 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r360 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r358 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r354 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r353 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r351 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r347 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r346 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r344 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r337 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r334 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3320 MEM:1743
  r329 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r327 costs: LO_REGS:36 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r325 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470
  r323 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470
  r319 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r318 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470
  r317 costs: LO_REGS:3570 HI_REGS:3570 CALLER_SAVE_REGS:3570 EVEN_REG:3570 GENERAL_REGS:3570 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4480 MEM:2471
  r313 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r310 costs: LO_REGS:330 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:660 MEM:440
  r307 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3320 MEM:1743
  r306 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:45632 VFP_LO_REGS:45632 ALL_REGS:45632 MEM:30056
  r304 costs: LO_REGS:630 HI_REGS:630 CALLER_SAVE_REGS:630 EVEN_REG:630 GENERAL_REGS:630 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:6090 MEM:4060
  r303 costs: LO_REGS:555 HI_REGS:555 CALLER_SAVE_REGS:555 EVEN_REG:555 GENERAL_REGS:555 VFP_D0_D7_REGS:5115 VFP_LO_REGS:5115 ALL_REGS:5670 MEM:3780
  r302 costs: LO_REGS:6615 HI_REGS:6615 CALLER_SAVE_REGS:6615 EVEN_REG:6615 GENERAL_REGS:6615 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:7217 MEM:4625
  r301 costs: LO_REGS:18480 HI_REGS:18480 CALLER_SAVE_REGS:18480 EVEN_REG:18480 GENERAL_REGS:18480 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:22980 MEM:15320
  r300 costs: LO_REGS:9480 HI_REGS:9480 CALLER_SAVE_REGS:9480 EVEN_REG:9480 GENERAL_REGS:9480 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:13980 MEM:9320
  r297 costs: LO_REGS:4290 HI_REGS:4290 CALLER_SAVE_REGS:4290 EVEN_REG:4290 GENERAL_REGS:4290 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4346 MEM:2880
  r294 costs: LO_REGS:1245 HI_REGS:1245 CALLER_SAVE_REGS:1245 EVEN_REG:1245 GENERAL_REGS:1245 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3320 MEM:1743
  r293 costs: LO_REGS:555 HI_REGS:555 CALLER_SAVE_REGS:555 EVEN_REG:555 GENERAL_REGS:555 VFP_D0_D7_REGS:1286 VFP_LO_REGS:1286 ALL_REGS:1841 MEM:1210
  r286 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2305 VFP_LO_REGS:2305 ALL_REGS:2305 MEM:1531
  r282 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15147 VFP_LO_REGS:15147 ALL_REGS:15147 MEM:9268
  r281 costs: LO_REGS:20460 HI_REGS:20460 CALLER_SAVE_REGS:20460 EVEN_REG:20460 GENERAL_REGS:20460 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:20978 MEM:13825
  r280 costs: LO_REGS:4680 HI_REGS:4680 CALLER_SAVE_REGS:4680 EVEN_REG:4680 GENERAL_REGS:4680 VFP_D0_D7_REGS:10748 VFP_LO_REGS:10748 ALL_REGS:15428 MEM:10125
  r275 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:6855 VFP_LO_REGS:6855 ALL_REGS:7125 MEM:4750
  r274 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:6855 VFP_LO_REGS:6855 ALL_REGS:7125 MEM:4750
  r273 costs: LO_REGS:4170 HI_REGS:4170 CALLER_SAVE_REGS:4170 EVEN_REG:4170 GENERAL_REGS:4170 VFP_D0_D7_REGS:10230 VFP_LO_REGS:10230 ALL_REGS:14400 MEM:9600
  r271 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2174 VFP_LO_REGS:2174 ALL_REGS:2174 MEM:1445
  r270 costs: LO_REGS:285 HI_REGS:285 CALLER_SAVE_REGS:285 EVEN_REG:285 GENERAL_REGS:285 VFP_D0_D7_REGS:36 VFP_LO_REGS:36 ALL_REGS:285 MEM:190
  r269 costs: LO_REGS:285 HI_REGS:285 CALLER_SAVE_REGS:285 EVEN_REG:285 GENERAL_REGS:285 VFP_D0_D7_REGS:36 VFP_LO_REGS:36 ALL_REGS:285 MEM:190
  r268 costs: LO_REGS:810 HI_REGS:810 CALLER_SAVE_REGS:810 EVEN_REG:810 GENERAL_REGS:810 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:860 MEM:545
  r267 costs: LO_REGS:6045 HI_REGS:6045 CALLER_SAVE_REGS:6045 EVEN_REG:6045 GENERAL_REGS:6045 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:7545 MEM:4690
  r266 costs: LO_REGS:645 HI_REGS:645 CALLER_SAVE_REGS:645 EVEN_REG:645 GENERAL_REGS:645 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:645 MEM:430
  r265 costs: LO_REGS:2175 HI_REGS:2175 CALLER_SAVE_REGS:2175 EVEN_REG:2175 GENERAL_REGS:2175 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:2955 MEM:1970
  r264 costs: LO_REGS:7605 HI_REGS:7605 CALLER_SAVE_REGS:7605 EVEN_REG:7605 GENERAL_REGS:7605 VFP_D0_D7_REGS:16008 VFP_LO_REGS:16008 ALL_REGS:23613 MEM:15495
  r263 costs: LO_REGS:1530 HI_REGS:1530 CALLER_SAVE_REGS:1530 EVEN_REG:1530 GENERAL_REGS:1530 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4530 MEM:1320
  r261 costs: LO_REGS:13500 HI_REGS:13500 CALLER_SAVE_REGS:13500 EVEN_REG:13500 GENERAL_REGS:13500 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:18000 MEM:12000
  r254 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r253 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r249 costs: LO_REGS:2175 HI_REGS:2175 CALLER_SAVE_REGS:2175 EVEN_REG:2175 GENERAL_REGS:2175 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:2773 MEM:1661
  r248 costs: LO_REGS:2400 HI_REGS:2400 CALLER_SAVE_REGS:2400 EVEN_REG:2400 GENERAL_REGS:2400 VFP_D0_D7_REGS:4740 VFP_LO_REGS:4740 ALL_REGS:14100 MEM:7530
  r247 costs: LO_REGS:6510 HI_REGS:6510 CALLER_SAVE_REGS:6510 EVEN_REG:6510 GENERAL_REGS:6510 VFP_D0_D7_REGS:2478 VFP_LO_REGS:2478 ALL_REGS:12450 MEM:6039
  r246 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 MEM:2717
  r245 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:1975 VFP_LO_REGS:1975 ALL_REGS:1975 MEM:835
  r242 costs: LO_REGS:0 HI_REGS:584 CALLER_SAVE_REGS:584 EVEN_REG:584 GENERAL_REGS:584 VFP_D0_D7_REGS:11340 VFP_LO_REGS:11340 ALL_REGS:11340 MEM:7560
  r230 costs: LO_REGS:375 HI_REGS:375 CALLER_SAVE_REGS:375 EVEN_REG:375 GENERAL_REGS:375 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1000 MEM:525
  r222 costs: LO_REGS:1140 HI_REGS:1140 CALLER_SAVE_REGS:1140 EVEN_REG:1140 GENERAL_REGS:1140 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:3435 MEM:2290
  r221 costs: LO_REGS:815 HI_REGS:815 CALLER_SAVE_REGS:815 EVEN_REG:815 GENERAL_REGS:815 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:1905 MEM:1270
  r219 costs: LO_REGS:765 HI_REGS:765 CALLER_SAVE_REGS:765 EVEN_REG:765 GENERAL_REGS:765 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:3060 MEM:2040
  r218 costs: LO_REGS:815 HI_REGS:815 CALLER_SAVE_REGS:815 EVEN_REG:815 GENERAL_REGS:815 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:1905 MEM:1270
  r217 costs: LO_REGS:815 HI_REGS:815 CALLER_SAVE_REGS:815 EVEN_REG:815 GENERAL_REGS:815 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:1650 MEM:811
  r216 costs: LO_REGS:815 HI_REGS:815 CALLER_SAVE_REGS:815 EVEN_REG:815 GENERAL_REGS:815 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:1650 MEM:811
  r215 costs: LO_REGS:1530 HI_REGS:1530 CALLER_SAVE_REGS:1530 EVEN_REG:1530 GENERAL_REGS:1530 VFP_D0_D7_REGS:204 VFP_LO_REGS:204 ALL_REGS:2040 MEM:1071
  r193 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r191 costs: LO_REGS:12240 HI_REGS:12240 CALLER_SAVE_REGS:12240 EVEN_REG:12240 GENERAL_REGS:12240 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:12240 MEM:8250
  r189 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r186 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r181 costs: LO_REGS:5880 HI_REGS:5880 CALLER_SAVE_REGS:5880 EVEN_REG:5880 GENERAL_REGS:5880 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5880 MEM:3920
  r168 costs: LO_REGS:3150 HI_REGS:3150 CALLER_SAVE_REGS:3150 EVEN_REG:3150 GENERAL_REGS:3150 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:3150 MEM:2400
  r158 costs: LO_REGS:75 HI_REGS:75 CALLER_SAVE_REGS:75 EVEN_REG:75 GENERAL_REGS:75 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:975 MEM:650
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r154 costs: LO_REGS:33468 HI_REGS:33468 CALLER_SAVE_REGS:33468 EVEN_REG:33468 GENERAL_REGS:33468 VFP_D0_D7_REGS:2148 VFP_LO_REGS:2148 ALL_REGS:34266 MEM:23313
  r149 costs: LO_REGS:17184 HI_REGS:17184 CALLER_SAVE_REGS:17184 EVEN_REG:17184 GENERAL_REGS:17184 VFP_D0_D7_REGS:1074 VFP_LO_REGS:1074 ALL_REGS:17184 MEM:11814
  r148 costs: LO_REGS:9129 HI_REGS:9129 CALLER_SAVE_REGS:9129 EVEN_REG:9129 GENERAL_REGS:9129 VFP_D0_D7_REGS:1074 VFP_LO_REGS:1074 ALL_REGS:9984 MEM:7014
  r147 costs: LO_REGS:9129 HI_REGS:9129 CALLER_SAVE_REGS:9129 EVEN_REG:9129 GENERAL_REGS:9129 VFP_D0_D7_REGS:1074 VFP_LO_REGS:1074 ALL_REGS:9699 MEM:6501
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16110 VFP_LO_REGS:16110 ALL_REGS:16110 MEM:10740
  r144 costs: LO_REGS:17184 HI_REGS:17184 CALLER_SAVE_REGS:17184 EVEN_REG:17184 GENERAL_REGS:17184 VFP_D0_D7_REGS:1074 VFP_LO_REGS:1074 ALL_REGS:17184 MEM:11814
  r143 costs: LO_REGS:9129 HI_REGS:9129 CALLER_SAVE_REGS:9129 EVEN_REG:9129 GENERAL_REGS:9129 VFP_D0_D7_REGS:1074 VFP_LO_REGS:1074 ALL_REGS:9984 MEM:7014
  r142 costs: LO_REGS:9129 HI_REGS:9129 CALLER_SAVE_REGS:9129 EVEN_REG:9129 GENERAL_REGS:9129 VFP_D0_D7_REGS:1074 VFP_LO_REGS:1074 ALL_REGS:9699 MEM:6501
  r139 costs: LO_REGS:3375 HI_REGS:3825 CALLER_SAVE_REGS:3825 EVEN_REG:3825 GENERAL_REGS:3825 VFP_D0_D7_REGS:19485 VFP_LO_REGS:19485 ALL_REGS:22860 MEM:15240
  r138 costs: LO_REGS:480 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:6600 MEM:2700
  r121 costs: LO_REGS:930 HI_REGS:930 CALLER_SAVE_REGS:930 EVEN_REG:930 GENERAL_REGS:930 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3005 MEM:1533
  r116 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r114 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470


Pass 1 for finding pseudo/allocno costs

    r822: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r821: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r820: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r819: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r818: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r817: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r816: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r815: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r814: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r813: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r812: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r811: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r810: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r809: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r808: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r807: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r806: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r805: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r804: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r803: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r802: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r801: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r800: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r799: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r798: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r797: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r796: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r795: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r794: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r793: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r792: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r791: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r790: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r789: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r788: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r787: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r786: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r785: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r784: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r783: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r782: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r781: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r780: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r779: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r778: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r777: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r776: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r775: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r774: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r773: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r772: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r771: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r770: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r769: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r768: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r767: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r766: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r765: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r764: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r763: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r762: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r761: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r760: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r759: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r758: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r757: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r756: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r755: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r754: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r753: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r752: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r751: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r750: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r749: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r748: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r747: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r746: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r745: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r744: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r743: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r742: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r741: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r740: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r739: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r738: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r737: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r736: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r735: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r734: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r733: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r732: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r731: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r730: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r729: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r728: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r727: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r726: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r725: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r724: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r723: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r722: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r721: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r720: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r719: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r718: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r717: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r716: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r715: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r714: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r713: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r712: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r711: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r710: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r709: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r708: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r707: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r706: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r705: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r704: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r703: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r702: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r701: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r700: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r699: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r698: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r697: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r696: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r695: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r694: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r693: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r692: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r691: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r690: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r689: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r688: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r687: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r686: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r685: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r684: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r683: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r682: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r681: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r680: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r679: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r678: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r677: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r676: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r675: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r674: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r673: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r672: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r671: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r670: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r669: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r668: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r667: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r666: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r665: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r664: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r663: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r662: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r661: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r660: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r659: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r658: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r657: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r656: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r655: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r654: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r653: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r652: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r651: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r650: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r649: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r648: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r647: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r646: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r645: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r644: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r643: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r642: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    r641: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r640: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r639: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r638: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    r637: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r636: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r635: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    r634: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r633: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r632: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r631: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r630: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r629: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r628: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r627: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r626: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r625: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    r624: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r623: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r622: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r621: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r620: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r619: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r618: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r617: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r616: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r615: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r614: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r613: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r612: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r611: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r610: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r609: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r608: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r607: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r606: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r605: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r604: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r603: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r602: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r601: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r600: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r599: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r598: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r597: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r596: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r595: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r594: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r593: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r592: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r591: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r590: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r589: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r588: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r587: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r586: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r585: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r584: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r583: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r582: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r581: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r580: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r579: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r578: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r577: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r576: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r575: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r574: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r573: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r572: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r571: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r570: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r569: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r568: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r567: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r566: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r565: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r564: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r563: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r562: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r561: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r560: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r559: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r558: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r557: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r556: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r555: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r554: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r553: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r552: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r551: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r550: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r549: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r548: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r547: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r546: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r545: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r544: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r543: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r542: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r541: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r540: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r539: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r538: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r537: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r536: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r535: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r534: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r533: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r532: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r531: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r530: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r529: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r528: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r527: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r526: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r525: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r524: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r523: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r522: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r521: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r520: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r519: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r518: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r517: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r516: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r515: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r514: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r513: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r512: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r511: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r510: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r509: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r508: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r507: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r506: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r505: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r504: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r503: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r502: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r501: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r500: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r499: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r498: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r497: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r496: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r495: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r494: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r493: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r492: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r491: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r490: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r489: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r488: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r487: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r486: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r485: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r484: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r483: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r482: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r481: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r480: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r479: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r478: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r477: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r476: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r475: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r474: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r473: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r472: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r471: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r470: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r469: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r468: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r467: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r466: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r465: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r464: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r463: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r462: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r461: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r460: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r459: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r458: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r457: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r456: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r455: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r454: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r453: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r452: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r451: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r450: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r449: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r448: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r447: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r446: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r445: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r444: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r443: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r442: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r441: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r440: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r439: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r438: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r437: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r436: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r435: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r434: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r433: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r432: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r431: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r430: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r429: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r428: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r427: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r426: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r425: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r424: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r423: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r422: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r421: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r420: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r419: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r418: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r417: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r416: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r415: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r414: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r413: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r412: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r411: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r410: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r409: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r408: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r407: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r406: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r405: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r404: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r403: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r402: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r401: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r400: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r399: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r398: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r397: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r396: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r395: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r394: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r393: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r392: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r391: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r390: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r389: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r388: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r387: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r386: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r385: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r384: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r383: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r382: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r381: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r380: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r379: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r378: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r377: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r376: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r375: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r374: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r373: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r372: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r371: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r370: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r369: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r368: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r367: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r366: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r365: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r364: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r363: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r362: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r361: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r360: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r359: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r358: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r357: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r356: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r355: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r354: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r353: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r352: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r351: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r350: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r349: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r348: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r347: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r346: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r345: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r344: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r343: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r342: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r341: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r340: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r339: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r338: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r337: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r336: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r335: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r334: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r333: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r332: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r331: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r330: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r329: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r328: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r327: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r326: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r325: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r324: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r323: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r322: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r321: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r320: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r319: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r318: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r317: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r316: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r315: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r314: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r313: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r312: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r311: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r310: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r309: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r308: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r307: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r306: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r305: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r304: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r303: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r302: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r301: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r300: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r299: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r298: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r297: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r296: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r295: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r294: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r293: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r292: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r291: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r290: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r289: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r288: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r287: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r285: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r284: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r283: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r281: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r280: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r279: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r278: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r277: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r274: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r273: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r272: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r270: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r269: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r268: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r267: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r266: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r265: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r264: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r263: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r262: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r261: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r260: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r259: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r258: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r257: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r247: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r246: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r221: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r217: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r216: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r215: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r148: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r147: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r143: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r142: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r820 costs: GENERAL_REGS:50 VFP_D0_D7_REGS:1125 VFP_LO_REGS:1125 ALL_REGS:750 MEM:750
  r819 costs: GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:750 MEM:1000
  r818 costs: GENERAL_REGS:50 VFP_D0_D7_REGS:1125 VFP_LO_REGS:1125 ALL_REGS:750 MEM:750
  r817 costs: GENERAL_REGS:100 VFP_D0_D7_REGS:1125 VFP_LO_REGS:1125 ALL_REGS:800 MEM:775
  r816 costs: GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:750 MEM:1000
  r815 costs: GENERAL_REGS:50 VFP_D0_D7_REGS:1125 VFP_LO_REGS:1125 ALL_REGS:750 MEM:750
  r814 costs: LO_REGS:2295 HI_REGS:2295 CALLER_SAVE_REGS:2295 EVEN_REG:2295 GENERAL_REGS:2295 VFP_LO_REGS:102 ALL_REGS:1530 MEM:1530
  r813 costs: LO_REGS:2295 HI_REGS:2295 CALLER_SAVE_REGS:2295 EVEN_REG:2295 GENERAL_REGS:2295 VFP_LO_REGS:102 ALL_REGS:1530 MEM:1530
  r812 costs: GENERAL_REGS:204 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:1632 MEM:1581
  r811 costs: GENERAL_REGS:36 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:540 MEM:540
  r810 costs: LO_REGS:225 HI_REGS:225 CALLER_SAVE_REGS:225 EVEN_REG:225 GENERAL_REGS:225 VFP_LO_REGS:10 ALL_REGS:150 MEM:150
  r809 costs: GENERAL_REGS:240 VFP_D0_D7_REGS:2700 VFP_LO_REGS:2700 ALL_REGS:1920 MEM:1860
  r808 costs: GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:1800 MEM:2400
  r807 costs: GENERAL_REGS:120 VFP_D0_D7_REGS:2700 VFP_LO_REGS:2700 ALL_REGS:1800 MEM:1800
  r806 costs: LO_REGS:1020 HI_REGS:1020 CALLER_SAVE_REGS:1020 EVEN_REG:1020 GENERAL_REGS:1020 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1800 MEM:2400
  r805 costs: GENERAL_REGS:60 VFP_D0_D7_REGS:1350 VFP_LO_REGS:1350 ALL_REGS:900 MEM:900
  r804 costs: LO_REGS:120 HI_REGS:360 CALLER_SAVE_REGS:360 EVEN_REG:360 GENERAL_REGS:240 VFP_D0_D7_REGS:2700 VFP_LO_REGS:2700 ALL_REGS:1800 MEM:1800
  r803 costs: LO_REGS:120 HI_REGS:360 CALLER_SAVE_REGS:360 EVEN_REG:360 GENERAL_REGS:240 VFP_D0_D7_REGS:2700 VFP_LO_REGS:2700 ALL_REGS:1800 MEM:1800
  r802 costs: LO_REGS:2700 HI_REGS:2700 CALLER_SAVE_REGS:2700 EVEN_REG:2700 GENERAL_REGS:2700 VFP_LO_REGS:120 ALL_REGS:1800 MEM:1800
  r801 costs: LO_REGS:2565 HI_REGS:2565 CALLER_SAVE_REGS:2565 EVEN_REG:2565 GENERAL_REGS:2565 VFP_LO_REGS:114 ALL_REGS:1710 MEM:1710
  r800 costs: LO_REGS:2565 HI_REGS:2565 CALLER_SAVE_REGS:2565 EVEN_REG:2565 GENERAL_REGS:2565 VFP_LO_REGS:114 ALL_REGS:1710 MEM:1710
  r799 costs: LO_REGS:300 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:600 VFP_D0_D7_REGS:6750 VFP_LO_REGS:6750 ALL_REGS:4500 MEM:4500
  r798 costs: LO_REGS:600 HI_REGS:1800 CALLER_SAVE_REGS:1800 EVEN_REG:1800 GENERAL_REGS:1200 VFP_D0_D7_REGS:13500 VFP_LO_REGS:13500 ALL_REGS:9000 MEM:9000
  r797 costs: GENERAL_REGS:600 VFP_D0_D7_REGS:13500 VFP_LO_REGS:13500 ALL_REGS:9000 MEM:9000
  r796 costs: LO_REGS:13500 HI_REGS:13500 CALLER_SAVE_REGS:13500 EVEN_REG:13500 GENERAL_REGS:13500 VFP_LO_REGS:1200 ALL_REGS:9600 MEM:9300
  r795 costs: LO_REGS:4455 HI_REGS:4455 CALLER_SAVE_REGS:4455 EVEN_REG:4455 GENERAL_REGS:4455 VFP_LO_REGS:198 ALL_REGS:2970 MEM:2970
  r794 costs: LO_REGS:1683 HI_REGS:1683 CALLER_SAVE_REGS:1683 EVEN_REG:1683 GENERAL_REGS:1683 VFP_D0_D7_REGS:1683 VFP_LO_REGS:1683 ALL_REGS:2970 MEM:3960
  r793 costs: LO_REGS:13500 HI_REGS:13500 CALLER_SAVE_REGS:13500 EVEN_REG:13500 GENERAL_REGS:13500 VFP_LO_REGS:600 ALL_REGS:9000 MEM:9000
  r792 costs: LO_REGS:13500 HI_REGS:13500 CALLER_SAVE_REGS:13500 EVEN_REG:13500 GENERAL_REGS:13500 VFP_LO_REGS:600 ALL_REGS:9000 MEM:9000
  r791 costs: GENERAL_REGS:332 VFP_D0_D7_REGS:3735 VFP_LO_REGS:3735 ALL_REGS:2656 MEM:2573
  r790 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r789 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r788 costs: GENERAL_REGS:332 VFP_D0_D7_REGS:3735 VFP_LO_REGS:3735 ALL_REGS:2656 MEM:2573
  r787 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r786 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r785 costs: GENERAL_REGS:332 VFP_D0_D7_REGS:3735 VFP_LO_REGS:3735 ALL_REGS:2656 MEM:2573
  r784 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r783 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r782 costs: GENERAL_REGS:332 VFP_D0_D7_REGS:3735 VFP_LO_REGS:3735 ALL_REGS:2656 MEM:2573
  r781 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r780 costs: LO_REGS:1411 HI_REGS:1411 CALLER_SAVE_REGS:1411 EVEN_REG:1411 GENERAL_REGS:1411 VFP_D0_D7_REGS:1411 VFP_LO_REGS:1411 ALL_REGS:2490 MEM:3320
  r777 costs: LO_REGS:6735 HI_REGS:6735 CALLER_SAVE_REGS:6735 EVEN_REG:6735 GENERAL_REGS:6735 VFP_LO_REGS:0 ALL_REGS:6735 MEM:4490
  r776 costs: GENERAL_REGS:120 VFP_D0_D7_REGS:3045 VFP_LO_REGS:3045 ALL_REGS:2145 MEM:2030
  r775 costs: GENERAL_REGS:600 VFP_D0_D7_REGS:10245 VFP_LO_REGS:10245 ALL_REGS:5745 MEM:6830
  r774 costs: GENERAL_REGS:300 VFP_D0_D7_REGS:5745 VFP_LO_REGS:5745 ALL_REGS:3495 MEM:3830
  r771 costs: LO_REGS:1440 HI_REGS:1440 CALLER_SAVE_REGS:1440 EVEN_REG:1440 GENERAL_REGS:1440 VFP_LO_REGS:0 ALL_REGS:1440 MEM:960
  r770 costs: LO_REGS:182 HI_REGS:182 CALLER_SAVE_REGS:182 EVEN_REG:182 GENERAL_REGS:182 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1425 MEM:950
  r769 costs: LO_REGS:2310 HI_REGS:2310 CALLER_SAVE_REGS:2310 EVEN_REG:2310 GENERAL_REGS:2310 VFP_LO_REGS:0 ALL_REGS:2310 MEM:1540
  r764 costs: LO_REGS:861 HI_REGS:861 CALLER_SAVE_REGS:861 EVEN_REG:861 GENERAL_REGS:861 VFP_LO_REGS:270 ALL_REGS:825 MEM:730
  r762 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:285 VFP_LO_REGS:285 ALL_REGS:285 MEM:190
  r761 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r747 costs: LO_REGS:108 HI_REGS:382 CALLER_SAVE_REGS:382 EVEN_REG:382 GENERAL_REGS:274 VFP_D0_D7_REGS:28530 VFP_LO_REGS:28530 ALL_REGS:27720 MEM:19020
  r746 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:6600 MEM:4400
  r745 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:6600 MEM:4400
  r744 costs: LO_REGS:0 HI_REGS:216 CALLER_SAVE_REGS:216 EVEN_REG:216 GENERAL_REGS:216 VFP_D0_D7_REGS:11205 VFP_LO_REGS:11205 ALL_REGS:11205 MEM:7470
  r743 costs: LO_REGS:0 HI_REGS:74 CALLER_SAVE_REGS:74 EVEN_REG:74 GENERAL_REGS:74 VFP_D0_D7_REGS:10785 VFP_LO_REGS:10785 ALL_REGS:10785 MEM:7190
  r742 costs: LO_REGS:6075 HI_REGS:6075 CALLER_SAVE_REGS:6075 EVEN_REG:6075 GENERAL_REGS:6075 VFP_LO_REGS:0 ALL_REGS:6075 MEM:4050
  r741 costs: LO_REGS:2595 HI_REGS:2595 CALLER_SAVE_REGS:2595 EVEN_REG:2595 GENERAL_REGS:2595 VFP_LO_REGS:630 ALL_REGS:2595 MEM:1940
  r740 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:5745 VFP_LO_REGS:5745 ALL_REGS:5745 MEM:3830
  r739 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:5745 VFP_LO_REGS:5745 ALL_REGS:5745 MEM:3830
  r738 costs: LO_REGS:27315 HI_REGS:27315 CALLER_SAVE_REGS:27315 EVEN_REG:27315 GENERAL_REGS:27315 VFP_LO_REGS:10 ALL_REGS:27240 MEM:18210
  r737 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r736 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r733 costs: LO_REGS:0 HI_REGS:344 CALLER_SAVE_REGS:344 EVEN_REG:344 GENERAL_REGS:344 VFP_D0_D7_REGS:5160 VFP_LO_REGS:5160 ALL_REGS:5160 MEM:3440
  r732 costs: LO_REGS:0 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r731 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r726 costs: GENERAL_REGS:50 VFP_D0_D7_REGS:1125 VFP_LO_REGS:1125 ALL_REGS:750 MEM:750
  r724 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r722 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r721 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r719 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r718 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r715 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r714 costs: GENERAL_REGS:0 MEM:1020
  r713 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r712 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r710 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:2295 MEM:1530
  r709 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r708 costs: GENERAL_REGS:0 MEM:1020
  r707 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:2295 MEM:1530
  r703 costs: GENERAL_REGS:50 VFP_D0_D7_REGS:1125 VFP_LO_REGS:1125 ALL_REGS:750 MEM:750
  r701 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r699 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r698 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r696 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1529 VFP_LO_REGS:1529 ALL_REGS:1529 MEM:1020
  r695 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r692 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r691 costs: GENERAL_REGS:0 MEM:1020
  r690 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:2295 MEM:1530
  r689 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r688 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r686 costs: LO_REGS:0 HI_REGS:102 CALLER_SAVE_REGS:102 EVEN_REG:102 GENERAL_REGS:102 VFP_D0_D7_REGS:2295 VFP_LO_REGS:2295 ALL_REGS:2295 MEM:1530
  r685 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r684 costs: GENERAL_REGS:0 MEM:1020
  r678 costs: LO_REGS:3060 HI_REGS:3060 CALLER_SAVE_REGS:3060 EVEN_REG:3060 GENERAL_REGS:3060 VFP_LO_REGS:0 ALL_REGS:3060 MEM:2040
  r677 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r676 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r675 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r674 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r673 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r669 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r663 costs: GENERAL_REGS:0 MEM:180
  r662 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r661 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r659 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r658 costs: LO_REGS:540 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_LO_REGS:0 ALL_REGS:540 MEM:360
  r657 costs: LO_REGS:270 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:540 MEM:360
  r656 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r654 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r653 costs: LO_REGS:315 HI_REGS:315 CALLER_SAVE_REGS:315 EVEN_REG:315 GENERAL_REGS:315 VFP_LO_REGS:0 ALL_REGS:315 MEM:210
  r652 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r651 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r650 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:15 VFP_LO_REGS:15 ALL_REGS:30 MEM:20
  r642 costs: GENERAL_REGS:630 MEM:378
  r640 costs: LO_REGS:720 HI_REGS:720 CALLER_SAVE_REGS:720 EVEN_REG:720 GENERAL_REGS:720 VFP_LO_REGS:180 ALL_REGS:720 MEM:540
  r638 costs: GENERAL_REGS:630 MEM:378
  r635 costs: GENERAL_REGS:630 MEM:378
  r633 costs: LO_REGS:810 HI_REGS:810 CALLER_SAVE_REGS:810 EVEN_REG:810 GENERAL_REGS:810 VFP_LO_REGS:270 ALL_REGS:810 MEM:630
  r632 costs: LO_REGS:810 HI_REGS:810 CALLER_SAVE_REGS:810 EVEN_REG:810 GENERAL_REGS:810 VFP_LO_REGS:270 ALL_REGS:810 MEM:630
  r627 costs: LO_REGS:14040 HI_REGS:14040 CALLER_SAVE_REGS:14040 EVEN_REG:14040 GENERAL_REGS:14040 VFP_LO_REGS:4680 ALL_REGS:14040 MEM:10920
  r626 costs: LO_REGS:1380 HI_REGS:1380 CALLER_SAVE_REGS:1380 EVEN_REG:1380 GENERAL_REGS:1380 VFP_D0_D7_REGS:1380 VFP_LO_REGS:1380 ALL_REGS:2760 MEM:1840
  r625 costs: GENERAL_REGS:3220 MEM:1932
  r622 costs: LO_REGS:3680 HI_REGS:3680 CALLER_SAVE_REGS:3680 EVEN_REG:3680 GENERAL_REGS:3680 VFP_LO_REGS:920 ALL_REGS:3680 MEM:2760
  r615 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r612 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r609 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r608 costs: LO_REGS:5115 HI_REGS:5115 CALLER_SAVE_REGS:5115 EVEN_REG:5115 GENERAL_REGS:5115 VFP_D0_D7_REGS:5115 VFP_LO_REGS:5115 ALL_REGS:10230 MEM:6820
  r606 costs: LO_REGS:1665 HI_REGS:1665 CALLER_SAVE_REGS:1665 EVEN_REG:1665 GENERAL_REGS:1665 VFP_LO_REGS:555 ALL_REGS:1665 MEM:1295
  r603 costs: GENERAL_REGS:0 MEM:100
  r602 costs: LO_REGS:150 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_LO_REGS:0 ALL_REGS:150 MEM:100
  r600 costs: LO_REGS:300 HI_REGS:300 CALLER_SAVE_REGS:300 EVEN_REG:300 GENERAL_REGS:300 VFP_LO_REGS:150 ALL_REGS:300 MEM:250
  r597 costs: LO_REGS:0 HI_REGS:90 CALLER_SAVE_REGS:90 EVEN_REG:90 GENERAL_REGS:90 VFP_D0_D7_REGS:1350 VFP_LO_REGS:1350 ALL_REGS:1350 MEM:900
  r595 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r593 costs: LO_REGS:900 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_LO_REGS:0 ALL_REGS:900 MEM:600
  r592 costs: LO_REGS:2250 HI_REGS:2250 CALLER_SAVE_REGS:2250 EVEN_REG:2250 GENERAL_REGS:2250 VFP_LO_REGS:0 ALL_REGS:2250 MEM:1500
  r590 costs: LO_REGS:0 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r589 costs: LO_REGS:0 HI_REGS:120 CALLER_SAVE_REGS:120 EVEN_REG:120 GENERAL_REGS:120 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r585 costs: LO_REGS:2700 HI_REGS:2700 CALLER_SAVE_REGS:2700 EVEN_REG:2700 GENERAL_REGS:2700 VFP_LO_REGS:900 ALL_REGS:2700 MEM:2100
  r583 costs: GENERAL_REGS:120 VFP_D0_D7_REGS:2700 VFP_LO_REGS:2700 ALL_REGS:1800 MEM:1800
  r581 costs: LO_REGS:1800 HI_REGS:1800 CALLER_SAVE_REGS:1800 EVEN_REG:1800 GENERAL_REGS:1800 VFP_LO_REGS:0 ALL_REGS:1800 MEM:1200
  r580 costs: LO_REGS:900 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:1800 MEM:1200
  r571 costs: LO_REGS:510 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_LO_REGS:0 ALL_REGS:510 MEM:340
  r569 costs: LO_REGS:915 HI_REGS:915 CALLER_SAVE_REGS:915 EVEN_REG:915 GENERAL_REGS:915 VFP_LO_REGS:0 ALL_REGS:915 MEM:610
  r568 costs: LO_REGS:900 HI_REGS:900 CALLER_SAVE_REGS:900 EVEN_REG:900 GENERAL_REGS:900 VFP_LO_REGS:0 ALL_REGS:900 MEM:600
  r564 costs: GENERAL_REGS:0 MEM:10140
  r563 costs: LO_REGS:0 HI_REGS:1074 CALLER_SAVE_REGS:1074 EVEN_REG:1074 GENERAL_REGS:1074 VFP_D0_D7_REGS:16110 VFP_LO_REGS:16110 ALL_REGS:16110 MEM:10740
  r561 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16109 VFP_LO_REGS:16109 ALL_REGS:16109 MEM:10740
  r560 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r558 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16109 VFP_LO_REGS:16109 ALL_REGS:16109 MEM:10740
  r556 costs: LO_REGS:8055 HI_REGS:8055 CALLER_SAVE_REGS:8055 EVEN_REG:8055 GENERAL_REGS:8055 VFP_D0_D7_REGS:8055 VFP_LO_REGS:8055 ALL_REGS:16110 MEM:10740
  r554 costs: LO_REGS:8055 HI_REGS:8055 CALLER_SAVE_REGS:8055 EVEN_REG:8055 GENERAL_REGS:8055 VFP_D0_D7_REGS:8055 VFP_LO_REGS:8055 ALL_REGS:16110 MEM:10740
  r550 costs: LO_REGS:6750 HI_REGS:6750 CALLER_SAVE_REGS:6750 EVEN_REG:6750 GENERAL_REGS:6750 VFP_LO_REGS:0 ALL_REGS:6750 MEM:4500
  r549 costs: LO_REGS:6750 HI_REGS:6750 CALLER_SAVE_REGS:6750 EVEN_REG:6750 GENERAL_REGS:6750 VFP_LO_REGS:0 ALL_REGS:6750 MEM:4500
  r548 costs: LO_REGS:10125 HI_REGS:10125 CALLER_SAVE_REGS:10125 EVEN_REG:10125 GENERAL_REGS:10125 VFP_LO_REGS:3375 ALL_REGS:10125 MEM:7875
  r547 costs: LO_REGS:0 HI_REGS:450 CALLER_SAVE_REGS:450 EVEN_REG:450 GENERAL_REGS:450 VFP_D0_D7_REGS:6750 VFP_LO_REGS:6750 ALL_REGS:6750 MEM:4500
  r541 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r536 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r535 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r534 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r533 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r532 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r530 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r529 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r528 costs: LO_REGS:9000 HI_REGS:9000 CALLER_SAVE_REGS:9000 EVEN_REG:9000 GENERAL_REGS:9000 VFP_LO_REGS:0 ALL_REGS:9000 MEM:6000
  r508 costs: GENERAL_REGS:162 VFP_D0_D7_REGS:2079 VFP_LO_REGS:2079 ALL_REGS:1269 MEM:1404
  r486 costs: GENERAL_REGS:120 VFP_D0_D7_REGS:1540 VFP_LO_REGS:1540 ALL_REGS:940 MEM:1040
  r483 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r482 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r479 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r478 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r456 costs: GENERAL_REGS:162 VFP_D0_D7_REGS:2079 VFP_LO_REGS:2079 ALL_REGS:1269 MEM:1404
  r434 costs: GENERAL_REGS:120 VFP_D0_D7_REGS:1540 VFP_LO_REGS:1540 ALL_REGS:940 MEM:1040
  r412 costs: GENERAL_REGS:90 VFP_D0_D7_REGS:1155 VFP_LO_REGS:1155 ALL_REGS:705 MEM:780
  r409 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r408 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r405 costs: LO_REGS:1860 HI_REGS:1860 CALLER_SAVE_REGS:1860 EVEN_REG:1860 GENERAL_REGS:1860 VFP_LO_REGS:0 ALL_REGS:1860 MEM:1240
  r403 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r382 costs: GENERAL_REGS:162 VFP_D0_D7_REGS:2079 VFP_LO_REGS:2079 ALL_REGS:1269 MEM:1404
  r379 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:2490 MEM:1660
  r374 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r373 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r372 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:2490 MEM:1660
  r368 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r367 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2490 VFP_LO_REGS:2490 ALL_REGS:2490 MEM:1660
  r361 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r360 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r358 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r354 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r353 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r351 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r347 costs: LO_REGS:4980 HI_REGS:4980 CALLER_SAVE_REGS:4980 EVEN_REG:4980 GENERAL_REGS:4980 VFP_LO_REGS:2490 ALL_REGS:4980 MEM:4150
  r346 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r344 costs: LO_REGS:2490 HI_REGS:2490 CALLER_SAVE_REGS:2490 EVEN_REG:2490 GENERAL_REGS:2490 VFP_LO_REGS:0 ALL_REGS:2490 MEM:1660
  r337 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r334 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:166 ALL_REGS:3901 MEM:2573
  r329 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r327 costs: GENERAL_REGS:36 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:540 MEM:540
  r325 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470
  r323 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470
  r319 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r318 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470
  r317 costs: LO_REGS:6855 HI_REGS:6855 CALLER_SAVE_REGS:6855 EVEN_REG:6855 GENERAL_REGS:6855 VFP_LO_REGS:1920 ALL_REGS:6855 MEM:5210
  r313 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r310 costs: LO_REGS:330 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:660 MEM:440
  r307 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:166 ALL_REGS:3901 MEM:2573
  r306 costs: LO_REGS:0 HI_REGS:166 CALLER_SAVE_REGS:166 EVEN_REG:166 GENERAL_REGS:166 VFP_D0_D7_REGS:45720 VFP_LO_REGS:45720 ALL_REGS:45720 MEM:30480
  r304 costs: GENERAL_REGS:1260 VFP_D0_D7_REGS:6090 VFP_LO_REGS:6090 ALL_REGS:6720 MEM:4690
  r303 costs: GENERAL_REGS:1110 VFP_D0_D7_REGS:5670 VFP_LO_REGS:5670 ALL_REGS:6225 MEM:4335
  r302 costs: LO_REGS:7260 HI_REGS:7260 CALLER_SAVE_REGS:7260 EVEN_REG:7260 GENERAL_REGS:7260 VFP_LO_REGS:0 ALL_REGS:7260 MEM:4840
  r301 costs: LO_REGS:22980 HI_REGS:22980 CALLER_SAVE_REGS:22980 EVEN_REG:22980 GENERAL_REGS:22980 VFP_LO_REGS:0 ALL_REGS:22980 MEM:15320
  r300 costs: LO_REGS:13980 HI_REGS:13980 CALLER_SAVE_REGS:13980 EVEN_REG:13980 GENERAL_REGS:13980 VFP_LO_REGS:0 ALL_REGS:13980 MEM:9320
  r297 costs: LO_REGS:4905 HI_REGS:4905 CALLER_SAVE_REGS:4905 EVEN_REG:4905 GENERAL_REGS:4905 VFP_LO_REGS:555 ALL_REGS:4905 MEM:3455
  r294 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:166 ALL_REGS:3901 MEM:2573
  r293 costs: GENERAL_REGS:1110 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:2400 MEM:1785
  r286 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r282 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15645 VFP_LO_REGS:15645 ALL_REGS:15645 MEM:10430
  r281 costs: LO_REGS:21015 HI_REGS:21015 CALLER_SAVE_REGS:21015 EVEN_REG:21015 GENERAL_REGS:21015 VFP_LO_REGS:0 ALL_REGS:21015 MEM:14010
  r280 costs: GENERAL_REGS:9360 VFP_D0_D7_REGS:15465 VFP_LO_REGS:15465 ALL_REGS:20145 MEM:14990
  r275 costs: GENERAL_REGS:540 VFP_D0_D7_REGS:7125 VFP_LO_REGS:7125 ALL_REGS:7395 MEM:5020
  r274 costs: GENERAL_REGS:540 VFP_D0_D7_REGS:7125 VFP_LO_REGS:7125 ALL_REGS:7395 MEM:5020
  r273 costs: GENERAL_REGS:8340 VFP_D0_D7_REGS:14400 VFP_LO_REGS:14400 ALL_REGS:18570 MEM:13770
  r271 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2175 VFP_LO_REGS:2175 ALL_REGS:2175 MEM:1450
  r270 costs: LO_REGS:555 HI_REGS:555 CALLER_SAVE_REGS:555 EVEN_REG:555 GENERAL_REGS:555 VFP_LO_REGS:36 ALL_REGS:285 MEM:370
  r269 costs: LO_REGS:555 HI_REGS:555 CALLER_SAVE_REGS:555 EVEN_REG:555 GENERAL_REGS:555 VFP_LO_REGS:36 ALL_REGS:285 MEM:370
  r268 costs: LO_REGS:885 HI_REGS:885 CALLER_SAVE_REGS:885 EVEN_REG:885 GENERAL_REGS:885 VFP_LO_REGS:0 ALL_REGS:885 MEM:590
  r267 costs: LO_REGS:7845 HI_REGS:7845 CALLER_SAVE_REGS:7845 EVEN_REG:7845 GENERAL_REGS:7845 VFP_LO_REGS:120 ALL_REGS:7965 MEM:5290
  r266 costs: LO_REGS:645 HI_REGS:645 CALLER_SAVE_REGS:645 EVEN_REG:645 GENERAL_REGS:645 VFP_LO_REGS:0 ALL_REGS:645 MEM:430
  r265 costs: LO_REGS:3075 HI_REGS:3075 CALLER_SAVE_REGS:3075 EVEN_REG:3075 GENERAL_REGS:3075 VFP_LO_REGS:900 ALL_REGS:2955 MEM:2570
  r264 costs: GENERAL_REGS:15210 VFP_D0_D7_REGS:23670 VFP_LO_REGS:23670 ALL_REGS:31275 MEM:23385
  r263 costs: LO_REGS:6030 HI_REGS:6030 CALLER_SAVE_REGS:6030 EVEN_REG:6030 GENERAL_REGS:6030 VFP_LO_REGS:0 ALL_REGS:6030 MEM:4020
  r261 costs: LO_REGS:18000 HI_REGS:18000 CALLER_SAVE_REGS:18000 EVEN_REG:18000 GENERAL_REGS:18000 VFP_LO_REGS:0 ALL_REGS:18000 MEM:12000
  r254 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r253 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1530 MEM:1020
  r249 costs: LO_REGS:2820 HI_REGS:2820 CALLER_SAVE_REGS:2820 EVEN_REG:2820 GENERAL_REGS:2820 VFP_LO_REGS:0 ALL_REGS:2820 MEM:1880
  r248 costs: GENERAL_REGS:3000 VFP_D0_D7_REGS:20490 VFP_LO_REGS:20490 ALL_REGS:16350 MEM:15000
  r247 costs: LO_REGS:16455 HI_REGS:16455 CALLER_SAVE_REGS:16455 EVEN_REG:16455 GENERAL_REGS:16455 VFP_LO_REGS:2478 ALL_REGS:14445 MEM:12270
  r246 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 MEM:3030
  r245 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2400 VFP_LO_REGS:2400 ALL_REGS:2400 MEM:1600
  r242 costs: LO_REGS:0 HI_REGS:584 CALLER_SAVE_REGS:584 EVEN_REG:584 GENERAL_REGS:584 VFP_D0_D7_REGS:11340 VFP_LO_REGS:11340 ALL_REGS:11340 MEM:7560
  r230 costs: LO_REGS:1500 HI_REGS:1500 CALLER_SAVE_REGS:1500 EVEN_REG:1500 GENERAL_REGS:1500 VFP_LO_REGS:425 ALL_REGS:1550 MEM:1150
  r222 costs: GENERAL_REGS:2280 VFP_D0_D7_REGS:3435 VFP_LO_REGS:3435 ALL_REGS:4575 MEM:3430
  r221 costs: LO_REGS:2720 HI_REGS:2720 CALLER_SAVE_REGS:2720 EVEN_REG:2720 GENERAL_REGS:2720 VFP_LO_REGS:1140 ALL_REGS:2670 MEM:2285
  r219 costs: GENERAL_REGS:1530 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3825 MEM:2805
  r218 costs: LO_REGS:2720 HI_REGS:2720 CALLER_SAVE_REGS:2720 EVEN_REG:2720 GENERAL_REGS:2720 VFP_LO_REGS:1140 ALL_REGS:2670 MEM:2285
  r217 costs: LO_REGS:1955 HI_REGS:1955 CALLER_SAVE_REGS:1955 EVEN_REG:1955 GENERAL_REGS:1955 VFP_LO_REGS:375 ALL_REGS:1905 MEM:1520
  r216 costs: LO_REGS:1955 HI_REGS:1955 CALLER_SAVE_REGS:1955 EVEN_REG:1955 GENERAL_REGS:1955 VFP_LO_REGS:375 ALL_REGS:1905 MEM:1520
  r215 costs: LO_REGS:3825 HI_REGS:3825 CALLER_SAVE_REGS:3825 EVEN_REG:3825 GENERAL_REGS:3825 VFP_LO_REGS:306 ALL_REGS:2397 MEM:2601
  r193 costs: LO_REGS:3300 HI_REGS:3300 CALLER_SAVE_REGS:3300 EVEN_REG:3300 GENERAL_REGS:3300 VFP_LO_REGS:0 ALL_REGS:3300 MEM:2200
  r191 costs: LO_REGS:12240 HI_REGS:12240 CALLER_SAVE_REGS:12240 EVEN_REG:12240 GENERAL_REGS:12240 VFP_LO_REGS:270 ALL_REGS:12240 MEM:8250
  r189 costs: LO_REGS:720 HI_REGS:720 CALLER_SAVE_REGS:720 EVEN_REG:720 GENERAL_REGS:720 VFP_LO_REGS:180 ALL_REGS:720 MEM:540
  r186 costs: LO_REGS:720 HI_REGS:720 CALLER_SAVE_REGS:720 EVEN_REG:720 GENERAL_REGS:720 VFP_LO_REGS:180 ALL_REGS:720 MEM:540
  r181 costs: LO_REGS:8130 HI_REGS:8130 CALLER_SAVE_REGS:8130 EVEN_REG:8130 GENERAL_REGS:8130 VFP_LO_REGS:2250 ALL_REGS:8130 MEM:6170
  r168 costs: LO_REGS:3150 HI_REGS:3150 CALLER_SAVE_REGS:3150 EVEN_REG:3150 GENERAL_REGS:3150 VFP_LO_REGS:900 ALL_REGS:3150 MEM:2400
  r158 costs: GENERAL_REGS:225 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1125 MEM:800
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r154 costs: LO_REGS:41928 HI_REGS:41928 CALLER_SAVE_REGS:41928 EVEN_REG:41928 GENERAL_REGS:41928 VFP_LO_REGS:9753 ALL_REGS:41928 MEM:31203
  r149 costs: LO_REGS:17184 HI_REGS:17184 CALLER_SAVE_REGS:17184 EVEN_REG:17184 GENERAL_REGS:17184 VFP_LO_REGS:1074 ALL_REGS:17184 MEM:11814
  r148 costs: LO_REGS:9984 HI_REGS:9984 CALLER_SAVE_REGS:9984 EVEN_REG:9984 GENERAL_REGS:9984 VFP_LO_REGS:1074 ALL_REGS:9984 MEM:7014
  r147 costs: LO_REGS:9984 HI_REGS:9984 CALLER_SAVE_REGS:9984 EVEN_REG:9984 GENERAL_REGS:9984 VFP_LO_REGS:1074 ALL_REGS:9984 MEM:7014
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16110 VFP_LO_REGS:16110 ALL_REGS:16110 MEM:10740
  r144 costs: LO_REGS:17184 HI_REGS:17184 CALLER_SAVE_REGS:17184 EVEN_REG:17184 GENERAL_REGS:17184 VFP_LO_REGS:1074 ALL_REGS:17184 MEM:11814
  r143 costs: LO_REGS:9984 HI_REGS:9984 CALLER_SAVE_REGS:9984 EVEN_REG:9984 GENERAL_REGS:9984 VFP_LO_REGS:1074 ALL_REGS:9984 MEM:7014
  r142 costs: LO_REGS:9984 HI_REGS:9984 CALLER_SAVE_REGS:9984 EVEN_REG:9984 GENERAL_REGS:9984 VFP_LO_REGS:1074 ALL_REGS:9984 MEM:7014
  r139 costs: LO_REGS:6750 HI_REGS:7200 CALLER_SAVE_REGS:7200 EVEN_REG:7200 GENERAL_REGS:7200 VFP_D0_D7_REGS:22860 VFP_LO_REGS:22860 ALL_REGS:26235 MEM:18615
  r138 costs: GENERAL_REGS:480 VFP_D0_D7_REGS:11700 VFP_LO_REGS:11700 ALL_REGS:8100 MEM:7800
  r121 costs: LO_REGS:3420 HI_REGS:3420 CALLER_SAVE_REGS:3420 EVEN_REG:3420 GENERAL_REGS:3420 VFP_LO_REGS:166 ALL_REGS:3586 MEM:2363
  r116 costs: LO_REGS:3735 HI_REGS:3735 CALLER_SAVE_REGS:3735 EVEN_REG:3735 GENERAL_REGS:3735 VFP_LO_REGS:0 ALL_REGS:3735 MEM:2490
  r114 costs: LO_REGS:8715 HI_REGS:8715 CALLER_SAVE_REGS:8715 EVEN_REG:8715 GENERAL_REGS:8715 VFP_LO_REGS:4980 ALL_REGS:8715 MEM:7470

;;   ======================================================
;;   -- basic block 24 from 609 to 624 -- before reload
;;   ======================================================

;;	  0--> b  0: i 609 loc r264#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 610 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 626 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 611 r144={r142*r154+r143}                   :cortex_m4_ex_v,cortex_m4_v*2:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  1--> b  0: i 614 r149={r147*r154+r148}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  1: i 627 r564=r264+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 628 r264=zxn(r564#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 629 loc r264#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 630 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 612 r554=fix(fix(r144))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  5--> b  0: i 613 r146=r554/r139                          :nothing:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 620 r561=r560*r146+r744                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  1: i 631 r154=flt(r264)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  8--> b  0: i 616 r556=fix(fix(r149))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  9--> b  0: i 617 r558=r556/r139                          :nothing:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 622 r563=zxn([r561+r558])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 624 {pc={(r563!=0)?L1452:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 626
  from 25 to 24
changing bb of uid 627
  from 25 to 24
changing bb of uid 628
  from 25 to 24
changing bb of uid 629
  from 25 to 24
changing bb of uid 630
  from 25 to 24
changing bb of uid 631
  from 25 to 24
;;   total time = 12
;;   new head = 609
;;   new tail = 624

;;   ======================================================
;;   -- basic block 25 from 1819 to 634 -- before reload
;;   ======================================================

;;	  0--> b  1: i1819 vfpcc=cmp(r154,r738)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i1820 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  1: i 634 pc={(cc<0)?L632:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1819
;;   new tail = 634

;;   ======================================================
;;   -- basic block 74 from 1095 to 1100 -- before reload
;;   ======================================================

;;	  0--> b  0: i1095 loc r271                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1096 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i1102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i1126 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i1127 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i1128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1098 r656=zxn([r286+0x38])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i1099 cc=cmp(r656,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1103 r327=r286+0x28                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1104 loc r327                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1441 loc [r306+0x16]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1105 loc flt(zxn(D#56))*r249*5.0e-1          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i1107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  3: i1129 r0=r327                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1100 pc={(cc!=0)?L1151:pc}                   :cortex_m4_ex*3:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 1102
  from 75 to 74
changing bb of uid 1126
  from 77 to 74
changing bb of uid 1127
  from 77 to 74
changing bb of uid 1128
  from 77 to 74
changing bb of uid 1103
  from 75 to 74
changing bb of uid 1104
  from 75 to 74
changing bb of uid 1441
  from 75 to 74
changing bb of uid 1105
  from 75 to 74
changing bb of uid 1106
  from 75 to 74
changing bb of uid 1107
  from 75 to 74
changing bb of uid 1129
  from 77 to 74
;;   total time = 5
;;   new head = 1095
;;   new tail = 1100

;;   ======================================================
;;   -- basic block 75 from 1108 to 1115 -- before reload
;;   ======================================================

;;	  0--> b  2: i1120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i1113 r662=[r286+0x2c]                        :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  1--> b  2: i1121 r663=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  1: i1108 r657=zxn([r306+0x16])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  1: i1109 r658=flt(r657)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  1: i1111 r659=r658*r653                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  8--> b  1: i1112 r661=r659*r249                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 10--> b  1: i1787 vfpcc=cmp(r661,r662)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	 11--> b  1: i1788 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  1: i1115 pc={(unge(cc,0))?L1124:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 1120
  from 76 to 75
changing bb of uid 1121
  from 76 to 75
;;   total time = 12
;;   new head = 1120
;;   new tail = 1115

rescanning insn with uid = 1123.
rescanning insn with uid = 1123.
;;   ======================================================
;;   -- basic block 76 from 1123 to 1123 -- before reload
;;   ======================================================

;;	  0--> b  2: i1123 [r286+0x38]=r663#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1123
;;   new tail = 1123

rescanning insn with uid = 1144.
rescanning insn with uid = 1144.
;;   ======================================================
;;   -- basic block 77 from 1130 to 1150 -- before reload
;;   ======================================================

;;	  0--> b  3: i1130 {call [`moveBlood'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  3: i1131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  3: i1147 s2=[r306+0x24]                          :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  3: i1148 s1=r270                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  3: i1149 s0=r269                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  4--> b  3: i1136 r669=r271<<0x2+r271                     :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  3: i1141 r673=r669<<0x2+r762                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  3: i1142 r674=r747+r673                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1144.
;;	  7--> b  3: i1143 r675=r674+0x28                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1144.
;;	  8--> b  3: i1144 r676=[r675+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  3: i1145 [sp]=r676                               :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  3: i1146 {r0=[r675];r1=[r675+0x4];r2=[r675+0x8];r3=[r675+0xc];}:cortex_m4_ex*5:GENERAL_REGS+4(3)VFP_LO_REGS+0(0)
;;	 11--> b  3: i1150 {call [`drawBlood'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(-3)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 1130
;;   new tail = 1150

;;   ======================================================
;;   -- basic block 78 from 1153 to 1160 -- before reload
;;   ======================================================

;;	  0--> b  4: i1153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i1154 r271=r271+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i1155 loc r271                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i1156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i1157 r286=r286+0x14                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  4: i1159 cc=cmp(r271,0x14)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  4: i1160 pc={(cc!=0)?L1158:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1153
;;   new tail = 1160

;;   ======================================================
;;   -- basic block 2 from 32 to 151 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r747=`sp'                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 r746=`py'                               :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r745=`px'                               :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  39 r300=[r746]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i  40 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  46 r346=[r747+0xc]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  5--> b  0: i  37 r301=[r745]                             :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  6--> b  0: i  47 r313=r300-r346                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  7--> b  0: i  43 r344=[r747+0x8]                         :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	  8--> b  0: i  48 r347=r313*r313                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  9--> b  0: i  44 r318=r301-r344                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 11--> b  0: i  50 r0={r318*r318+r347}                     :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-2)
;;	 12--> b  0: i  51 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1640 r780=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  53 s0=r780                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-2)VFP_LO_REGS+2(2)
;;	 15--> b  0: i  54 {s0=call [`sqrtl'];use 0;clobber lr;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+2(0)
;;	 16--> b  0: i1641 r781=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(-2)
;;	 17--> b  0: i  56 r0=r781                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  57 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i1642 r782=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  70 r353=[r747+0x1c8]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 21--> b  0: i  67 r351=[r747+0x1c4]                       :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	 22--> b  0: i  71 r329=r300-r353                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 23--> b  0: i  68 r323=r301-r351                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 24--> b  0: i  72 r354=r329*r329                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 25--> b  0: i  58 r307=r782                               :cortex_m4_ex_v*2:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	 26--> b  0: i  74 r0={r323*r323+r354}                     :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-2)
;;	 27--> b  0: i  60 [r747+0x24]=r307                        :cortex_m4_exa_va:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 27--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  62 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  64 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  75 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i1643 r783=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  77 s0=r783                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-2)VFP_LO_REGS+2(2)
;;	 31--> b  0: i  78 {s0=call [`sqrtl'];use 0;clobber lr;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+2(0)
;;	 32--> b  0: i1644 r784=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(-2)
;;	 33--> b  0: i  80 r0=r784                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  81 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1645 r785=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  94 r360=[r747+0x384]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 37--> b  0: i  91 r358=[r747+0x380]                       :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	 38--> b  0: i  95 r337=r300-r360                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 39--> b  0: i  92 r325=r301-r358                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 40--> b  0: i  96 r361=r337*r337                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 41--> b  0: i  82 r334=r785                               :cortex_m4_ex_v*2:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	 42--> b  0: i  98 r0={r325*r325+r361}                     :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-2)
;;	 43--> b  0: i  84 [r747+0x1e0]=r334                       :cortex_m4_exa_va:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 43--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  86 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  88 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i  99 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 45--> b  0: i1646 r786=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 46--> b  0: i 101 s0=r786                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-2)VFP_LO_REGS+2(2)
;;	 47--> b  0: i 102 {s0=call [`sqrtl'];use 0;clobber lr;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+2(0)
;;	 48--> b  0: i1647 r787=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(-2)
;;	 49--> b  0: i 104 r0=r787                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 50--> b  0: i 105 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 51--> b  0: i1648 r788=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 52--> b  0: i 123 r372=r747+0x540                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 124 r373=[r372]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 54--> b  0: i 117 r367=r747+0x53c                         :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 55--> b  0: i 118 r368=[r367]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 56--> b  0: i 125 r116=r300-r373                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 57--> b  0: i 119 r114=r301-r368                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 58--> b  0: i 126 r374=r116*r116                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 59--> b  0: i 106 r294=r788                               :cortex_m4_ex_v*2:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	 60--> b  0: i 128 r0={r114*r114+r374}                     :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-2)
;;	 61--> b  0: i 108 [r747+0x39c]=r294                       :cortex_m4_exa_va:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 61--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 110 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 112 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 62--> b  0: i 129 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 63--> b  0: i1649 r789=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 64--> b  0: i 131 s0=r789                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-2)VFP_LO_REGS+2(2)
;;	 65--> b  0: i 132 {s0=call [`sqrtl'];use 0;clobber lr;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+2(0)
;;	 66--> b  0: i1650 r790=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(-2)
;;	 67--> b  0: i 134 r0=r790                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 68--> b  0: i 135 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 69--> b  0: i1651 r791=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 70--> b  0: i 140 r379=r747+0x558                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 71--> b  0: i 136 r121=r791                               :cortex_m4_ex_v*2:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	 73--> b  0: i 141 [r379]=r121                             :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 143 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 145 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 146 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 148 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 74--> b  0: i1837 vfpcc=cmp(r307,r334)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	 75--> b  0: i1838 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 76--> b  0: i 151 pc={(ungt(cc,0))?L193:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 76
;;   new head = 32
;;   new tail = 151

;;   ======================================================
;;   -- basic block 3 from 156 to 191 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 r382=sfp-0x1bc                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 164 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 165 r1=r747                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 166 r0=r382                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 167 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 175 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 176 r1=r747+0x1bc                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 177 r0=r747                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 178 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 188 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 189 r1=r382                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 190 r0=r747+0x1bc                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 191 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 156
;;   new tail = 191

;;   ======================================================
;;   -- basic block 4 from 195 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 195 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 197 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 200 r403=[r747+0x1e0]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1835 vfpcc=cmp(r403,r294)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  3--> b  0: i1836 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 202 pc={(cc<=0)?L274:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 195
;;   new tail = 202

;;   ======================================================
;;   -- basic block 5 from 204 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i 204 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 r405=[r747+0x39c]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1833 vfpcc=cmp(r121,r405)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  3--> b  0: i1834 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 211 pc={(cc>=0)?L232:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 204
;;   new tail = 211

;;   ======================================================
;;   -- basic block 6 from 213 to 228 -- before reload
;;   ======================================================

;;	  0--> b  0: i 213 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 214 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 222 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 r408=[r747+0x1e0]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 226 r409=[r747+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i1831 vfpcc=cmp(r408,r409)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  4--> b  0: i1832 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 228 pc={(unlt(cc,0))?L355:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 213
;;   new tail = 228

;;   ======================================================
;;   -- basic block 7 from 1712 to 1712 -- before reload
;;   ======================================================

;;	  0--> b  0: i1712 pc=L316                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1712
;;   new tail = 1712

;;   ======================================================
;;   -- basic block 8 from 234 to 1714 -- before reload
;;   ======================================================

;;	  0--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 r412=sfp-0x1bc                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 242 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 243 r1=const(`sp'+0x378)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 244 r0=r412                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 245 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 253 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 254 r1=const(`sp'+0x534)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 255 r0=r1-0x1bc                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 256 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 266 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 267 r1=r412                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 268 r0=const(`sp'+0x534)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 269 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1714 pc=L271                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 234
;;   new tail = 1714

;;   ======================================================
;;   -- basic block 9 from 276 to 1716 -- before reload
;;   ======================================================

;;	  0--> b  0: i 276 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 r434=sfp-0x1bc                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 284 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 285 r1=const(`sp'+0x1bc)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 286 r0=r434                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 287 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 289 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 295 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 296 r1=const(`sp'+0x378)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 297 r0=r1-0x1bc                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 298 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 300 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 308 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 309 r1=r434                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 310 r0=const(`sp'+0x378)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 311 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1716 pc=L313                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 276
;;   new tail = 1716

;;   ======================================================
;;   -- basic block 10 from 318 to 353 -- before reload
;;   ======================================================

;;	  0--> b  0: i 318 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 321 r456=sfp-0x1bc                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 326 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 327 r1=`sp'                                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 328 r0=r456                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 329 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 331 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 337 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 338 r1=const(`sp'+0x1bc)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 339 r0=r1-0x1bc                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 340 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 342 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 350 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 351 r1=r456                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 352 r0=const(`sp'+0x1bc)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 353 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 318
;;   new tail = 353

;;   ======================================================
;;   -- basic block 11 from 357 to 366 -- before reload
;;   ======================================================

;;	  0--> b  0: i 357 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 358 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 359 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 360 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 363 r478=[r747+0x39c]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 364 r479=[r747+0x1e0]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i1829 vfpcc=cmp(r478,r479)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  4--> b  0: i1830 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 366 pc={(cc>=0)?L387:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 357
;;   new tail = 366

;;   ======================================================
;;   -- basic block 12 from 368 to 383 -- before reload
;;   ======================================================

;;	  0--> b  0: i 368 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 369 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 370 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 371 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 372 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 373 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 374 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 375 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 376 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 377 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 380 r482=[r747+0x1e0]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 381 r483=[r747+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i1827 vfpcc=cmp(r482,r483)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  4--> b  0: i1828 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 383 pc={(unlt(cc,0))?L468:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 368
;;   new tail = 383

;;   ======================================================
;;   -- basic block 13 from 1719 to 1719 -- before reload
;;   ======================================================

;;	  0--> b  0: i1719 pc=L429                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1719
;;   new tail = 1719

;;   ======================================================
;;   -- basic block 14 from 389 to 1721 -- before reload
;;   ======================================================

;;	  0--> b  0: i 389 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 392 r486=sfp-0x1bc                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 397 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 398 r1=const(`sp'+0x1bc)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 399 r0=r486                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 400 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 402 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 408 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 409 r1=const(`sp'+0x378)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 410 r0=r1-0x1bc                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 411 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 413 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 421 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 422 r1=r486                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 423 r0=const(`sp'+0x378)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 424 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1721 pc=L426                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 389
;;   new tail = 1721

;;   ======================================================
;;   -- basic block 15 from 431 to 466 -- before reload
;;   ======================================================

;;	  0--> b  0: i 431 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 434 r508=sfp-0x1bc                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 439 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 440 r1=`sp'                                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 441 r0=r508                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 442 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 444 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 450 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 451 r1=const(`sp'+0x1bc)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 452 r0=r1-0x1bc                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 453 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 455 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 463 r2=0x1bc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 464 r1=r508                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 465 r0=const(`sp'+0x1bc)                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 466 {r0=call [`memcpy'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 431
;;   new tail = 466

;;   ======================================================
;;   -- basic block 16 from 470 to 937 -- before reload
;;   ======================================================

;;	  0--> b  0: i 470 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 471 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 472 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 473 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 474 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   3 r282=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1550 r306=`sp'                               :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 937 r777=2.4e+2                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i1556 r740=`angle'                            :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i1557 r739=`*.LANCHOR2'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r245=r282                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 526 r774=3.14158999999999988261834005243144929409027099609e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 559 r775=5.75958166666666659949669337947852909564971923828e+0:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 657 r776=2.00000000000000011102230246251565404236316680908e-1:cortex_m4_ex_v*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 470
;;   new tail = 657

;;   ======================================================
;;   -- basic block 17 from 477 to 517 -- before reload
;;   ======================================================

;;	  0--> b  0: i 477 loc r282                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 478 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 479 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 480 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 481 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 483 r261=[r306+0x8]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  0--> b  0: i 484 loc r261                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 485 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 486 loc [r306+0xc]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 487 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 488 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 489 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 490 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 491 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 492 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 493 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 494 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 495 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 496 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 497 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 498 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 499 r529=[r306+0xc]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 501 r530=r261-r301                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 500 r528=r529-r300                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(-1)
;;	  5--> b  0: i 503 s0=r528/r530                            :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  6--> b  0: i 504 {s0=call [`atanf'];use 0;clobber lr;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  7--> b  0: i1652 r792=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 505 r247=r792                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  9--> b  0: i 506 loc r247                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 507 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 509 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 11--> b  0: i1653 r793=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 13--> b  0: i 511 r532=r793+r301                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 14--> b  0: i 514 r535=r301-r261                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 15--> b  0: i 512 r533=r532-r261                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 16--> b  0: i 515 r536=abs(r535)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 17--> b  0: i 513 r534=abs(r533)                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	 18--> b  0: i1825 vfpcc=cmp(r534,r536)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	 19--> b  0: i1826 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 517 pc={(unle(cc,0))?L537:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 477
;;   new tail = 517

;;   ======================================================
;;   -- basic block 18 from 522 to 536 -- before reload
;;   ======================================================

;;	  0--> b  0: i 522 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 523 r0=r247                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  1--> b  0: i 524 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1625 r2=r774                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 528 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 531 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1654 r794=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 533 s0=r794                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 534 {s0=call [`popraviKot'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  8--> b  0: i1655 r795=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 10--> b  0: i 535 r247=r795                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 10--> b  0: i 536 loc r247                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 522
;;   new tail = 536

;;   ======================================================
;;   -- basic block 19 from 539 to 564 -- before reload
;;   ======================================================

;;	  0--> b  0: i 539 loc r247                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 540 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 542 r541=[r740]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 544 s0=r541-r247                            :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  3--> b  0: i 545 {s0=call [`popraviKot'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1656 r796=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  5--> b  0: i 552 r738=[r306+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i1566 r263=r738                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  8--> b  0: i 546 r248=r796                               :cortex_m4_ex_v*2:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-1)
;;	  8--> b  0: i 547 loc r248                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 548 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 550 [r739]=r248                             :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 551 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 553 loc r738                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 554 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 555 r0=r248                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 556 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1657 r797=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 557 r138=r797                               :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i1626 r2=r775                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 561 {r0=call [`__aeabi_dcmpgt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 18--> b  0: i1658 r798=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 564 {pc={(r798!=0)?L576:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 539
;;   new tail = 564

;;   ======================================================
;;   -- basic block 20 from 567 to 572 -- before reload
;;   ======================================================

;;	  0--> b  0: i 567 r2=5.23598333333333276762289187900023534893989562988e-1:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 568 r0=r138                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 569 {r0=call [`__aeabi_dcmplt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1659 r799=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 572 {pc={(r799==0)?L1161:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 567
;;   new tail = 572

;;   ======================================================
;;   -- basic block 21 from 578 to 584 -- before reload
;;   ======================================================

;;	  0--> b  0: i 582 r550=1.5e+1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 578 r547=`Blocksize'                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 579 r139=[r547]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 580 r548=flt(r139)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 581 r549=r738/r548                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 22--> b  0: i1823 vfpcc=cmp(r549,r550)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	 23--> b  0: i1824 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 584 pc={(unge(cc,0))?L1161:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 24
;;   new head = 582
;;   new tail = 584

;;   ======================================================
;;   -- basic block 22 from 589 to 593 -- before reload
;;   ======================================================

;;	  0--> b  0: i 589 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 590 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1821 vfpcc=cmp(r738,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1822 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 593 pc={(unle(cc,0))?L1723:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 589
;;   new tail = 593

;;   ======================================================
;;   -- basic block 23 from 598 to 618 -- before reload
;;   ======================================================

;;	  0--> b  0: i 598 s0=r247                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 599 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i1660 r800=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 600 r142=r800                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 603 s0=r247                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  6--> b  0: i 604 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  7--> b  0: i1661 r801=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  9--> b  0: i 605 r147=r801                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 10--> b  0: i 602 r143=[r746]                             :cortex_m4_exa_va,cortex_m4_exb_vb:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	 11--> b  0: i 607 r148=[r745]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 12--> b  0: i   6 r154=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 13--> b  0: i1558 r744=`map'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i   5 r264=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i 618 r560=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 598
;;   new tail = 618

;;   ======================================================
;;   -- basic block 26 from 9 to 1724 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r246=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1724 pc=L635                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 1724

;;   ======================================================
;;   -- basic block 27 from 8 to 1726 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r246=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1726 pc=L635                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 1726

;;   ======================================================
;;   -- basic block 28 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r246=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 29 from 637 to 662 -- before reload
;;   ======================================================

;;	  0--> b  0: i 637 loc r246#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 638 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 647 s0=r248                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 639 r155=zxn([r306+0x18])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i1584 cc=cmp(r155,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1585 r246={(cc!=0)?r246:0}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 645 loc r246#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 646 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 648 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  6--> b  0: i1662 r802=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i 650 r265=r802*r738                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  8--> b  0: i 651 loc r265                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 652 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 653 r0=r265                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 654 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1627 r2=r776                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 659 {r0=call [`__aeabi_dcmple'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1663 r803=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 662 {pc={(r803!=0)?L1456:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 637
;;   new tail = 662

;;   ======================================================
;;   -- basic block 30 from 664 to 672 -- before reload
;;   ======================================================

;;	  0--> b  0: i 664 loc r265                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 665 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 666 r568=1.5e+1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 667 r249=r568/r265                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i 668 loc r249                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 669 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 670 r569=7.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 16--> b  0: i1817 vfpcc=cmp(r249,r569)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1818 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 672 pc={(cc>0)?L1460:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 664
;;   new tail = 672

;;   ======================================================
;;   -- basic block 31 from 674 to 677 -- before reload
;;   ======================================================

;;	  0--> b  0: i 674 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1815 vfpcc=cmp(r265,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1816 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 677 pc={(cc<=0)?L1464:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 674
;;   new tail = 677

;;   ======================================================
;;   -- basic block 32 from 679 to 1728 -- before reload
;;   ======================================================

;;	  0--> b  0: i 679 r571=6.6666670143604278564453125e-2     :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 680 r302=r265*r571                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	  3--> b  0: i1728 pc=L681                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 679
;;   new tail = 1728

;;   ======================================================
;;   -- basic block 33 from 13 to 1730 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r302=1.4285714924335479736328125e-1     :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i  14 r249=7.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1730 pc=L681                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 13
;;   new tail = 1730

;;   ======================================================
;;   -- basic block 34 from 11 to 1732 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r302=1.4285714924335479736328125e-1     :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i  12 r249=r569                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i1732 pc=L681                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 11
;;   new tail = 1732

;;   ======================================================
;;   -- basic block 35 from 15 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 r249=2.0000000298023223876953125e-1     :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i  15 r302=5.0e+0                             :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(1)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 16
;;   new tail = 15

;;   ======================================================
;;   -- basic block 36 from 683 to 699 -- before reload
;;   ======================================================

;;	  0--> b  0: i 683 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 684 loc r249                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 685 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 686 r158=zxn([r306+0x16])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 687 loc zxn(r158#0)                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 688 loc flt(D#52)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 689 loc D#51*5.0e-1                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 690 loc r249*D#50                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 691 loc 1.2e+2-D#49                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 692 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 694 r2=5.23598333333333276762289187900023534893989562988e-1:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 695 r0=r138                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 696 {r0=call [`__aeabi_dcmpgt'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1664 r804=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 699 {pc={(r804==0)?L714:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 683
;;   new tail = 699

;;   ======================================================
;;   -- basic block 37 from 704 to 713 -- before reload
;;   ======================================================

;;	  0--> b  0: i 704 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 706 r0=r138                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 705 r2=6.28317999999999976523668010486289858818054199219e+0:cortex_m4_ex*3:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 707 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 710 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1665 r805=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 711 r248=r805                               :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 713 loc r248                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 704
;;   new tail = 713

;;   ======================================================
;;   -- basic block 38 from 716 to 768 -- before reload
;;   ======================================================

;;	  0--> b  0: i 716 loc r248                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 717 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 722 s4=r248                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 723 s3=0.0                                  :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 724 s2=1.0471966266632080078125e+0          :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 725 s1=5.2359831333160400390625e-1          :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  4--> b  0: i 726 s0=-5.2359831333160400390625e-1         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 727 {s0=call [`map_range'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(-4)
;;	  6--> b  0: i1666 r806=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i 732 r0=r806                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 729 r580=zxn([r306+0x14])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i 730 r581=flt(r580)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 13--> b  0: i 731 r168=r581*r249                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 14--> b  0: i 733 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 735 r2=2.29183311635191131472311099059879779815673828125e+2:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 737 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1667 r807=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 739 r585=5.0e-1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 19--> b  0: i 738 r583=r807                               :cortex_m4_ex_v*2:@GENERAL_REGS+2(0)@VFP_LO_REGS+0(0)
;;	 20--> b  0: i 741 r0=r168*r585                            :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 21--> b  0: i 742 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i1668 r808=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 744 r2=r808                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 745 r0=r583                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 746 {r0=call [`__aeabi_dsub'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 749 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i1669 r809=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i 750 r267=r809                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 29--> b  0: i 752 loc r267                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i 753 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i 766 r592=1.2e+2                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 31--> b  0: i 754 r589=`*.LANCHOR3'                       :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 33--> b  0: i 755 [r589]=r267                             :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 756 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 757 loc 1.0e+0/r249                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 758 loc D#41                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 759 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 760 loc D#41                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 761 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i 762 r590=`*.LANCHOR4'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i 764 [r590]=r246#0                           :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i 765 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i1813 vfpcc=cmp(r267,r592)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i1814 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 39--> b  0: i 768 pc={(unge(cc,0))?L798:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 39
;;   new head = 716
;;   new tail = 768

;;   ======================================================
;;   -- basic block 39 from 773 to 776 -- before reload
;;   ======================================================

;;	  0--> b  0: i 773 r593=r168+r267                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i1811 vfpcc=cmp(r593,r592)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  3--> b  0: i1812 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 776 pc={(unle(cc,0))?L798:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 773
;;   new tail = 776

;;   ======================================================
;;   -- basic block 40 from 781 to 782 -- before reload
;;   ======================================================

;;	  0--> b  0: i 781 cc=cmp(r246,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 782 pc={(cc!=0)?L1405:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 781
;;   new tail = 782

;;   ======================================================
;;   -- basic block 41 from 786 to 788 -- before reload
;;   ======================================================

;;	  0--> b  0: i 786 r595=[r306+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 787 cc=cmp(r595,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 788 pc={(cc>0)?L1396:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 786
;;   new tail = 788

;;   ======================================================
;;   -- basic block 42 from 790 to 1734 -- before reload
;;   ======================================================

;;	  0--> b  0: i 790 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 792 [r306]=r246                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 793 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 794 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 795 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r245=r246                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1734 pc=L807                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 790
;;   new tail = 1734

;;   ======================================================
;;   -- basic block 43 from 800 to 806 -- before reload
;;   ======================================================

;;	  0--> b  0: i 800 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 801 r597=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 802 [r306]=r597                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 803 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 804 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 805 cc=cmp(r246,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 806 pc={(cc==0)?L807:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 800
;;   new tail = 806

;;   ======================================================
;;   -- basic block 44 from 1559 to 1736 -- before reload
;;   ======================================================

;;	  0--> b  0: i1559 r738=[r306+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1736 pc=L1161                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1559
;;   new tail = 1736

;;   ======================================================
;;   -- basic block 45 from 812 to 839 -- before reload
;;   ======================================================

;;	  0--> b  0: i 812 r600=flt(r158)*5.0e-1                   :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 813 r602=1.2e+2                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 821 s0=r738                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  3--> b  0: i 814 r266={-r249*r600+r602}                  :cortex_m4_ex_v,cortex_m4_v*2:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(-1)
;;	  3--> b  0: i 815 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 816 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 817 r603=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 819 [r306+0x1b8]=r603#0                     :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 820 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 822 {s0=call [`visibility'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  7--> b  0: i1670 r810=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  9--> b  0: i 823 r268=r810                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  9--> b  0: i 824 loc r268                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 825 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 826 loc 7.5e+1                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 827 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 828 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 829 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 830 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 831 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 832 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 833 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 834 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 835 r304=zxn([r306+0x16])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 836 r741=flt(r304)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 14--> b  0: i1809 vfpcc=cmp(r741,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i1810 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 839 pc={(unle(cc,0))?L1738:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 812
;;   new tail = 839

;;   ======================================================
;;   -- basic block 46 from 844 to 1739 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 r297=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 906 r769=1.8e+2                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i  20 r770=2.55e+2                            :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 912 r771=7.5e+1                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  4--> b  0: i 844 r310=zxn([r306+0x14])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i1560 r742=flt(r310)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  7--> b  0: i 845 r319=[r306+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 r293=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1739 pc=L1039                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 22
;;   new tail = 1739

;;   ======================================================
;;   -- basic block 47 from 849 to 986 -- before reload
;;   ======================================================

;;	  0--> b  0: i 849 r606=flt(r293)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i  18 r281=0.0                                :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 850 r193=r606+r266                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  4--> b  0: i 986 r764=fix(fix(r193))                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  5--> b  0: i 851 r303=fix(fix(r297))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i1561 r743=`t_enemy'                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 r280=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 849
;;   new tail = 19

;;   ======================================================
;;   -- basic block 48 from 853 to 881 -- before reload
;;   ======================================================

;;	  0--> b  0: i 853 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 854 loc r280                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 855 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 858 r608=fix(fix(r281))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 859 r609=r303*r304+r608                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 862 r612=r609<<0x1+r609                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 864 loc r612                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 865 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 871 r615=r743+r612                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 867 r273=zxn([r743+r612])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 868 loc r273#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 869 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 872 r274=zxn([r615+0x1])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 873 loc r274#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 874 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 877 r275=zxn([r615+0x2])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 878 loc r275#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 879 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 880 cc=cmp(r273,0xbc)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 881 pc={(cc!=0)?L891:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 853
;;   new tail = 881

;;   ======================================================
;;   -- basic block 49 from 886 to 887 -- before reload
;;   ======================================================

;;	  0--> b  0: i 886 {cc=cmp(r274|r275,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 887 pc={(cc!=0)?L1430:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 886
;;   new tail = 887

;;   ======================================================
;;   -- basic block 50 from 1742 to 1742 -- before reload
;;   ======================================================

;;	  0--> b  0: i1742 pc=L996                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1742
;;   new tail = 1742

;;   ======================================================
;;   -- basic block 51 from 893 to 897 -- before reload
;;   ======================================================

;;	  0--> b  0: i 893 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 896 cc=cmp(r319,0)                          :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 897 pc={(cc>0)?L902:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 893
;;   new tail = 897

;;   ======================================================
;;   -- basic block 52 from 899 to 1744 -- before reload
;;   ======================================================

;;	  0--> b  0: i 899 r317=flt(r273)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1744 pc=L918                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 899
;;   new tail = 1744

;;   ======================================================
;;   -- basic block 53 from 904 to 908 -- before reload
;;   ======================================================

;;	  0--> b  0: i 904 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 905 r181=flt(r273)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1807 vfpcc=cmp(r181,r769)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1808 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 908 pc={(cc>0)?L1468:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 904
;;   new tail = 908

;;   ======================================================
;;   -- basic block 54 from 910 to 1746 -- before reload
;;   ======================================================

;;	  0--> b  0: i 910 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 911 loc ufx(r181+7.5e+1)                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 913 r622=r181+r771                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  2--> b  0: i 914 r625=ufx(fix(r622))                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	  4--> b  0: i 916 r626=zxn(r625#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 917 r317=flt(r626)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  0: i1746 pc=L918                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 910
;;   new tail = 1746

;;   ======================================================
;;   -- basic block 55 from 1623 to 1748 -- before reload
;;   ======================================================

;;	  0--> b  0: i1623 r317=r770                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1748 pc=L918                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1623
;;   new tail = 1748

;;   ======================================================
;;   -- basic block 56 from 1624 to 1624 -- before reload
;;   ======================================================

;;	  0--> b  0: i1624 r317=r770                               :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1624
;;   new tail = 1624

;;   ======================================================
;;   -- basic block 57 from 920 to 939 -- before reload
;;   ======================================================

;;	  0--> b  0: i 920 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 921 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 922 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 923 loc ufx(D#48)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 924 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 925 loc zxn(r274#0)                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 926 loc flt(D#47)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 927 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 928 loc ufx(D#45)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 929 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 930 loc zxn(r275#0)                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 931 loc flt(D#44)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 932 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 933 loc ufx(D#42)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 934 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 935 r627=flt(r280)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 936 r191=r627+r267                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  4--> b  0: i1805 vfpcc=cmp(r191,r777)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1806 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 939 pc={(unge(cc,0))?L996:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 920
;;   new tail = 939

;;   ======================================================
;;   -- basic block 58 from 1803 to 946 -- before reload
;;   ======================================================

;;	  0--> b  0: i1803 vfpcc=cmp(r191,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1804 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 946 pc={(unle(cc,0))?L996:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1803
;;   new tail = 946

;;   ======================================================
;;   -- basic block 59 from 1801 to 953 -- before reload
;;   ======================================================

;;	  0--> b  0: i1801 vfpcc=cmp(r193,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1802 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 953 pc={(unle(cc,0))?L996:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1801
;;   new tail = 953

;;   ======================================================
;;   -- basic block 60 from 1799 to 960 -- before reload
;;   ======================================================

;;	  0--> b  0: i1799 vfpcc=cmp(r193,r777)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1800 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 960 pc={(unge(cc,0))?L996:pc}               :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1799
;;   new tail = 960

;;   ======================================================
;;   -- basic block 61 from 965 to 1562 -- before reload
;;   ======================================================

;;	  0--> b  0: i 965 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 966 r632=flt(r274)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 968 r633=flt(r275)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 967 r186=r632*r268                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  4--> b  0: i 973 r638=ufx(fix(r186))                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	  5--> b  0: i 969 r189=r633*r268                          :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+1(0)
;;	  7--> b  0: i 970 r635=ufx(fix(r189))                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i 976 r640=r268*r317                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 10--> b  0: i 977 r642=ufx(fix(r640))                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-1)
;;	 11--> b  0: i 980 r2=zxn(r635#0)                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 981 r1=zxn(r638#0)                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 982 r0=zxn(r642#0)                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 983 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i1671 r811=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 988 r2=zxn(r811#0)                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 990 r0=fix(fix(r191))                       :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 18--> b  0: i 989 r1=r764                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i 991 {call [`narisi_velik_kvadrat'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 992 r310=zxn([r306+0x14])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i1562 r742=flt(r310)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 23--> b  0: i 993 r304=zxn([r306+0x16])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 24--> b  0: i 995 r319=[r306+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 24
;;   new head = 965
;;   new tail = 995

;;   ======================================================
;;   -- basic block 62 from 998 to 1009 -- before reload
;;   ======================================================

;;	  0--> b  0: i 998 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1002 r281=r281+r302                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i 999 r280=r280+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i1000 loc r280                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1001 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1003 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1004 loc r280                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1005 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1797 vfpcc=cmp(r742,r281)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1798 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1009 pc={(cc>0)?L1006:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 998
;;   new tail = 1009

;;   ======================================================
;;   -- basic block 63 from 1752 to 1752 -- before reload
;;   ======================================================

;;	  0--> b  0: i1752 pc=L1751                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1752
;;   new tail = 1752

;;   ======================================================
;;   -- basic block 64 from 1795 to 1016 -- before reload
;;   ======================================================

;;	  0--> b  0: i1795 vfpcc=cmp(r742,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1796 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1016 pc={(cc>0)?L1047:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1795
;;   new tail = 1016

;;   ======================================================
;;   -- basic block 65 from 1018 to 1033 -- before reload
;;   ======================================================

;;	  0--> b  0: i1018 loc r297                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1019 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1020 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1021 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1022 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1023 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1024 loc D#55                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1025 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1026 r297=r297+r302                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  0--> b  0: i1027 loc r297                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1028 loc D#55                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1029 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1793 vfpcc=cmp(r741,r297)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1794 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1033 pc={(cc>0)?L1031:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 1018
;;   new tail = 1033

;;   ======================================================
;;   -- basic block 66 from 1755 to 1755 -- before reload
;;   ======================================================

;;	  0--> b  0: i1755 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1755
;;   new tail = 1755

;;   ======================================================
;;   -- basic block 67 from 1041 to 1050 -- before reload
;;   ======================================================

;;	  0--> b  0: i1041 loc r297                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1042 loc r293                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1043 loc 0.0                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1044 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1045 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1791 vfpcc=cmp(r742,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1792 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1050 pc={(cc>0)?L1047:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1041
;;   new tail = 1050

;;   ======================================================
;;   -- basic block 68 from 1052 to 1063 -- before reload
;;   ======================================================

;;	  0--> b  0: i1052 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1056 r297=r297+r302                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i1053 r293=r293+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i1054 loc r293                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1055 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1057 loc r297                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1058 loc r293                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1059 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1789 vfpcc=cmp(r741,r297)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1790 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1063 pc={(cc>0)?L1061:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 1052
;;   new tail = 1063

;;   ======================================================
;;   -- basic block 69 from 1758 to 1758 -- before reload
;;   ======================================================

;;	  0--> b  0: i1758 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1758
;;   new tail = 1758

;;   ======================================================
;;   -- basic block 70 from 1069 to 1069 -- before reload
;;   ======================================================

;;	  0--> b  0: i1069 r319=[r306+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1069
;;   new tail = 1069

;;   ======================================================
;;   -- basic block 71 from 1072 to 1076 -- before reload
;;   ======================================================

;;	  0--> b  0: i1072 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1075 cc=cmp(r319,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1076 pc={(cc>0)?L1760:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1072
;;   new tail = 1076

;;   ======================================================
;;   -- basic block 72 from 1563 to 1761 -- before reload
;;   ======================================================

;;	  0--> b  0: i1563 r738=[r306+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1761 pc=L1161                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1563
;;   new tail = 1761

;;   ======================================================
;;   -- basic block 73 from 1078 to 1140 -- before reload
;;   ======================================================

;;	  0--> b  0: i1078 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1081 r653=5.0e-1                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1087 r654=r249*r653                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1079 r650=zxn([r306+0x14])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i1080 r651=flt(r650)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  6--> b  0: i1082 r652=r651*r653                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  7--> b  0: i1088 r270={r741*r654+r266}                   :cortex_m4_ex_v,cortex_m4_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-3)
;;	  8--> b  0: i1083 r269={r249*r652+r267}                   :cortex_m4_ex_v,cortex_m4_v*2:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(-2)
;;	  8--> b  0: i1084 loc r269                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1085 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1089 loc r270                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1090 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1091 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1092 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1093 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1139 r761=0x1bc                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1140 r762=r761*r282                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  24 r286=r306                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  25 r271=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 1078
;;   new tail = 25

;;   ======================================================
;;   -- basic block 79 from 1564 to 1564 -- before reload
;;   ======================================================

;;	  0--> b  0: i1564 r738=[r306+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1564
;;   new tail = 1564

;;   ======================================================
;;   -- basic block 80 from 1163 to 1167 -- before reload
;;   ======================================================

;;	  0--> b  0: i1163 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1165 r677=zxn([r306+0x1b8])                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1166 cc=cmp(r677,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1167 pc={(cc!=0)?L1317:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1163
;;   new tail = 1167

;;   ======================================================
;;   -- basic block 81 from 1174 to 1176 -- before reload
;;   ======================================================

;;	  0--> b  0: i1174 r678=4.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1785 vfpcc=cmp(r263,r678)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  2--> b  0: i1786 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1176 pc={(unle(cc,0))?L1317:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1174
;;   new tail = 1176

;;   ======================================================
;;   -- basic block 82 from 1181 to 1247 -- before reload
;;   ======================================================

;;	  0--> b  0: i1181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1182 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1184 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1185 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1187 r0=r247                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  1--> b  0: i1188 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1632 r2=r774                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1192 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1195 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1672 r812=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1196 r215=r812                               :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1197 s0=r215                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 10--> b  0: i1198 {s0=call [`cosf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 11--> b  0: i1673 r813=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 12--> b  0: i1208 s0=r215                                 :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 13--> b  0: i1199 r216=r813                               :cortex_m4_ex_v*2:@GENERAL_REGS+0(-1)@VFP_LO_REGS+1(1)
;;	 15--> b  0: i1780 vfpcc=cmp(r216,0.0)                     :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i1781 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1592 r253={(cc<0)?0xfffffffffffffffb:0x5}    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1206 loc r253                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i1207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i1209 {s0=call [`sinf'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 19--> b  0: i1674 r814=s0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 21--> b  0: i1210 r217=r814                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 22--> b  0: i1219 r218=[r306+0xc]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 23--> b  0: i1223 r221=[r306+0x8]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	 24--> b  0: i1782 vfpcc=cmp(r217,0.0)                     :cortex_m4_ex_v:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 25--> b  0: i1783 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i1220 r219=fix(fix(r218))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i1228 r686=0x66666667                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i1224 r222=fix(fix(r221))                     :cortex_m4_ex_v:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 30--> b  0: i1234 r690=r222+r253                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i1229 {r685=trn(sxn(r219)*sxn(r686) 0>>0x20);clobber scratch;}:cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 32--> b  0: i1236 {r692=trn(sxn(r690)*sxn(r686) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i1238 r695=r690>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i1239 r691=r692>>0x2-r695                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i1240 r696=zxn(r691#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i1231 r688=r219>>0x1f                         :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 37--> b  0: i1232 r684=r685>>0x2-r688                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i1233 r689=zxn(r684#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 39--> b  0: i1227 r744=`map'                              :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 40--> b  0: i1241 r698=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i1243 r699=r698*r689+r744                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 43--> b  0: i1245 r701=zxn([r699+r696])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1599 r254={(cc<0)?0xfffffffffffffffb:0x5}    :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 44--> b  0: i1217 loc r254                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1218 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1221 loc r219/0xa#0                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1222 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1225 loc r222+r253/0xa#0                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i1226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i1247 {pc={(r701!=0)?L1269:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 45
;;   new head = 1181
;;   new tail = 1247

;;   ======================================================
;;   -- basic block 83 from 1249 to 1268 -- before reload
;;   ======================================================

;;	  0--> b  0: i1249 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1250 r0=r216                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  1--> b  0: i1251 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1253 r2=4.00000000000000022204460492503130808472633361816e-1:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1255 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1675 r815=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1256 r703=r815                               :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1257 r0=r221                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i1258 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1676 r816=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1260 r2=r816                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1261 r0=r703                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1262 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1265 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1677 r817=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i1266 r230=r817                               :cortex_m4_ex_v*2:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	 18--> b  0: i1267 [r306+0x8]=r230                         :cortex_m4_exa_va:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i1268 r222=fix(fix(r230))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 1249
;;   new tail = 1268

;;   ======================================================
;;   -- basic block 84 from 1271 to 1296 -- before reload
;;   ======================================================

;;	  0--> b  0: i1271 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1272 loc r219+r254/0xa#0                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1273 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1274 loc r222/0xa#0                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1275 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1277 r707=r219+r254                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1278 r710=0x66666667                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1281 r712=r707>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1279 {r709=trn(sxn(r707)*sxn(r710) 0>>0x20);clobber scratch;}:cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i1282 r708=r709>>0x2-r712                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1285 {r715=trn(sxn(r222)*sxn(r710) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1287 r718=r222>>0x1f                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1288 r714=r715>>0x2-r718                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1283 r713=zxn(r708#0)                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i1289 r719=zxn(r714#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1290 r721=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1292 r722=r721*r713+r744                     :cortex_m4_ex:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1294 r724=zxn([r722+r719])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i1296 {pc={(r724!=0)?L1317:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 1271
;;   new tail = 1296

;;   ======================================================
;;   -- basic block 85 from 1298 to 1316 -- before reload
;;   ======================================================

;;	  0--> b  0: i1298 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1299 r0=r217                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  1--> b  0: i1300 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1302 r2=4.00000000000000022204460492503130808472633361816e-1:cortex_m4_ex*3:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1304 {r0=call [`__aeabi_dmul'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1678 r818=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i1305 r726=r818                               :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1306 r0=r218                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i1307 {r0=call [`__aeabi_f2d'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i1679 r819=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1309 r2=r819                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i1310 r0=r726                                 :cortex_m4_ex_v*2:GENERAL_REGS+2(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1311 {r0=call [`__aeabi_dadd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+2(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1314 {r0=call [`__aeabi_d2f'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i1680 r820=r0                                 :cortex_m4_ex_v*2:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i1316 [r306+0xc]=r820                         :cortex_m4_exa_va:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 1298
;;   new tail = 1316

;;   ======================================================
;;   -- basic block 86 from 1319 to 1323 -- before reload
;;   ======================================================

;;	  0--> b  0: i1319 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1321 r731=5.0e+0                             :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1777 vfpcc=cmp(r738,r731)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(-2)
;;	  2--> b  0: i1778 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1323 pc={(ungt(cc,0))?L1340:pc}              :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1319
;;   new tail = 1323

;;   ======================================================
;;   -- basic block 87 from 1328 to 1330 -- before reload
;;   ======================================================

;;	  0--> b  0: i1328 r732=zxn([r306+0x18])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1330 {pc={(r732==0)?L1340:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1328
;;   new tail = 1330

;;   ======================================================
;;   -- basic block 88 from 1332 to 1338 -- before reload
;;   ======================================================

;;	  0--> b  0: i1332 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1333 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1334 {call [`play_sound'];use 0;clobber lr;} :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1335 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1336 {call [`reset'];use 0;clobber lr;}      :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1337 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1338 {call [`init'];return;use 0;}           :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1332
;;   new tail = 1338

;;   ======================================================
;;   -- basic block 89 from 1342 to 1347 -- before reload
;;   ======================================================

;;	  0--> b  0: i1342 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1343 r242=[r306+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1346 cc=cmp(r242,0)                          :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1347 pc={(cc<=0)?L1352:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1342
;;   new tail = 1347

;;   ======================================================
;;   -- basic block 90 from 1349 to 1351 -- before reload
;;   ======================================================

;;	  0--> b  0: i1349 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1350 r733=r242-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1351 [r306+0x1c]=r733                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1349
;;   new tail = 1351

;;   ======================================================
;;   -- basic block 91 from 1354 to 1361 -- before reload
;;   ======================================================

;;	  0--> b  0: i1354 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1355 r282=r282+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1356 loc r282                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1357 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1358 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1359 r306=r306+0x1bc                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1360 cc=cmp(r282,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1361 pc={(cc==0)?L1370:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1354
;;   new tail = 1361

;;   ======================================================
;;   -- basic block 92 from 1364 to 1763 -- before reload
;;   ======================================================

;;	  0--> b  0: i1364 r300=[r746]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1366 r301=[r745]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1763 pc=L1367                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1364
;;   new tail = 1763

;;   ======================================================
;;   -- basic block 93 from 1372 to 1374 -- before reload
;;   ======================================================

;;	  0--> b  0: i1372 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1374 {pc={(r245==0)?L1383:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1372
;;   new tail = 1374

;;   ======================================================
;;   -- basic block 94 from 1376 to 1381 -- before reload
;;   ======================================================

;;	  0--> b  0: i1376 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1377 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1378 {call [`LED_on'];use 0;clobber lr;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1380 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1381 {call [`LED_on'];return;use 0;}         :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1376
;;   new tail = 1381

;;   ======================================================
;;   -- basic block 95 from 1385 to 1390 -- before reload
;;   ======================================================

;;	  0--> b  0: i1385 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1386 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1387 {call [`LED_off'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1388 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1389 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1390 {call [`LED_off'];return;use 0;}        :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1385
;;   new tail = 1390

;;   ======================================================
;;   -- basic block 96 from 1398 to 1765 -- before reload
;;   ======================================================

;;	  0--> b  0: i1398 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1399 r736=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1400 [r306]=r736                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1401 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1402 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1765 pc=L807                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1398
;;   new tail = 1765

;;   ======================================================
;;   -- basic block 97 from 1407 to 1767 -- before reload
;;   ======================================================

;;	  0--> b  0: i1407 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1565 r738=[r306+0x24]                        :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i1408 r737=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i1409 [r306]=r737                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1410 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1411 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1767 pc=L1161                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1407
;;   new tail = 1767

;;   ======================================================
;;   -- basic block 98 from 1416 to 1426 -- before reload
;;   ======================================================

;;	  0--> b  0: i1416 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1420 r297=r297+r302                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	  1--> b  0: i1424 r741=flt(r304)                          :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i1417 r293=r293+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i1418 loc r293                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1419 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1421 loc r297                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1422 loc r293                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1423 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1775 vfpcc=cmp(r741,r297)                    :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1776 cc=vfpcc                                :cortex_m4_ex_v:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1426 pc={(cc>0)?L1039:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 1416
;;   new tail = 1426

;;   ======================================================
;;   -- basic block 99 from 1770 to 1770 -- before reload
;;   ======================================================

;;	  0--> b  0: i1770 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1770
;;   new tail = 1770

;;   ======================================================
;;   -- basic block 100 from 1432 to 1436 -- before reload
;;   ======================================================

;;	  0--> b  0: i1432 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1435 cc=cmp(r319,0)                          :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1436 pc={(cc>0)?L1480:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1432
;;   new tail = 1436

;;   ======================================================
;;   -- basic block 101 from 1773 to 1773 -- before reload
;;   ======================================================

;;	  0--> b  0: i1773 pc=L1437                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1773
;;   new tail = 1773


;; Procedure interblock/speculative motions == 19/19 


starting the processing of deferred insns
ending the processing of deferred insns


drawSprites

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={133d,90u} r1={136d,60u} r2={116d,34u} r3={96d,14u} r7={1d,101u} r12={162d} r13={1d,184u} r14={82d} r15={81d} r16={97d,31u} r17={92d,10u} r18={84d,2u} r19={83d,1u} r20={83d,1u} r21={82d} r22={82d} r23={82d} r24={82d} r25={82d} r26={82d} r27={82d} r28={82d} r29={82d} r30={82d} r31={82d} r48={81d} r49={81d} r50={81d} r51={81d} r52={81d} r53={81d} r54={81d} r55={81d} r56={81d} r57={81d} r58={81d} r59={81d} r60={81d} r61={81d} r62={81d} r63={81d} r64={81d} r65={81d} r66={81d} r67={81d} r68={81d} r69={81d} r70={81d} r71={81d} r72={81d} r73={81d} r74={81d} r75={81d} r76={81d} r77={81d} r78={81d} r79={81d} r80={81d} r81={81d} r82={81d} r83={81d} r84={81d} r85={81d} r86={81d} r87={81d} r88={81d} r89={81d} r90={81d} r91={81d} r92={81d} r93={81d} r94={81d} r95={81d} r96={81d} r97={81d} r98={81d} r99={81d} r100={135d,45u} r101={112d,31u} r102={1d,107u,12e} r103={1d,100u} r104={81d} r105={81d} r106={81d} r114={1d,2u} r116={1d,2u} r121={1d,2u} r138={1d,3u} r139={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r154={2d,3u} r155={1d,1u} r158={1d,2u} r168={1d,2u} r181={1d,3u,1e} r186={1d,1u} r189={1d,1u} r191={1d,3u} r193={1d,3u} r215={1d,2u} r216={1d,2u} r217={1d,2u} r218={1d,2u} r219={1d,5u,1e} r221={1d,2u} r222={2d,5u,1e} r230={1d,2u} r242={1d,2u} r245={2d,1u} r246={4d,8u} r247={2d,8u} r248={2d,7u,1e} r249={4d,11u,1e} r253={1d,3u} r254={1d,3u} r261={1d,4u} r263={1d,1u} r264={2d,4u} r265={1d,6u,2e} r266={1d,2u} r267={1d,6u} r268={1d,4u} r269={1d,2u} r270={1d,2u} r271={2d,6u} r273={1d,4u} r274={1d,4u} r275={1d,4u} r280={2d,5u} r281={2d,5u} r282={2d,6u} r286={2d,5u} r293={3d,8u} r294={1d,2u} r297={4d,12u} r300={2d,5u} r301={2d,7u} r302={4d,4u} r303={1d,1u} r304={2d,3u} r306={2d,38u} r307={1d,2u} r310={2d,2u} r313={1d,2u} r317={4d,1u} r318={1d,2u} r319={3d,3u} r323={1d,2u} r325={1d,2u} r327={1d,2u} r329={1d,2u} r334={1d,2u} r337={1d,2u} r344={1d,1u} r346={1d,1u} r347={1d,1u} r351={1d,1u} r353={1d,1u} r354={1d,1u} r358={1d,1u} r360={1d,1u} r361={1d,1u} r367={1d,1u} r368={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r379={1d,1u} r382={1d,2u} r403={1d,1u} r405={1d,1u} r408={1d,1u} r409={1d,1u} r412={1d,2u} r434={1d,2u} r456={1d,2u} r478={1d,1u} r479={1d,1u} r482={1d,1u} r483={1d,1u} r486={1d,2u} r508={1d,2u} r528={1d,1u} r529={1d,1u} r530={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u} r536={1d,1u} r541={1d,1u} r547={1d,1u} r548={1d,1u} r549={1d,1u} r550={1d,1u} r554={1d,1u} r556={1d,1u} r558={1d,1u} r560={1d,1u} r561={1d,1u} r563={1d,1u} r564={1d,1u} r568={1d,1u} r569={1d,2u} r571={1d,1u} r580={1d,1u} r581={1d,1u} r583={1d,1u} r585={1d,1u} r589={1d,1u} r590={1d,1u} r592={1d,2u} r593={1d,1u} r595={1d,1u} r597={1d,1u} r600={1d,1u} r602={1d,1u} r603={1d,1u} r606={1d,1u} r608={1d,1u} r609={1d,2u} r612={1d,3u,2e} r615={1d,2u} r622={1d,1u} r625={1d,1u} r626={1d,1u} r627={1d,1u} r632={1d,1u} r633={1d,1u} r635={1d,1u} r638={1d,1u} r640={1d,1u} r642={1d,1u} r650={1d,1u} r651={1d,1u,1e} r652={1d,1u} r653={1d,3u} r654={1d,1u} r656={1d,1u} r657={1d,1u} r658={1d,1u,1e} r659={1d,1u} r661={1d,1u} r662={1d,1u} r663={1d,1u} r669={1d,1u} r673={1d,1u,1e} r674={1d,1u} r675={1d,5u} r676={1d,1u} r677={1d,1u} r678={1d,1u} r684={1d,1u} r685={1d,1u} r686={1d,2u} r688={1d,1u} r689={1d,1u} r690={1d,2u,1e} r691={1d,1u} r692={1d,1u} r695={1d,1u} r696={1d,1u} r698={1d,1u} r699={1d,1u} r701={1d,1u} r703={1d,1u} r707={1d,2u,1e} r708={1d,1u} r709={1d,1u} r710={1d,2u} r712={1d,1u} r713={1d,1u} r714={1d,1u} r715={1d,1u} r718={1d,1u} r719={1d,1u} r721={1d,1u} r722={1d,1u} r724={1d,1u} r726={1d,1u} r731={1d,1u} r732={1d,1u} r733={1d,1u} r736={1d,1u} r737={1d,1u} r738={5d,8u} r739={1d,1u} r740={1d,1u} r741={2d,5u} r742={2d,3u} r743={1d,2u} r744={2d,3u} r745={1d,3u} r746={1d,3u} r747={1d,25u} r761={1d,1u} r762={1d,1u} r764={1d,1u} r769={1d,1u} r770={1d,2u} r771={1d,1u} r774={1d,2u} r775={1d,1u} r776={1d,1u} r777={1d,2u} r780={1d,1u} r781={1d,1u} r782={1d,1u} r783={1d,1u} r784={1d,1u} r785={1d,1u} r786={1d,1u} r787={1d,1u} r788={1d,1u} r789={1d,1u} r790={1d,1u} r791={1d,1u} r792={1d,1u} r793={1d,1u} r794={1d,1u} r795={1d,1u} r796={1d,1u} r797={1d,1u} r798={1d,1u} r799={1d,1u} r800={1d,1u} r801={1d,1u} r802={1d,1u} r803={1d,1u} r804={1d,1u} r805={1d,1u} r806={1d,1u} r807={1d,1u} r808={1d,1u} r809={1d,1u} r810={1d,1u} r811={1d,1u} r812={1d,1u} r813={1d,1u} r814={1d,1u} r815={1d,1u} r816={1d,1u} r817={1d,1u} r818={1d,1u} r819={1d,1u} r820={1d,1u} 
;;    total ref usage 8539{7163d,1350u,26e} in 997{916 regular + 81 call} insns.
(note 1 0 30 NOTE_INSN_DELETED)
(note 30 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 30 49 2 NOTE_INSN_FUNCTION_BEG)
(note 49 2 52 2 NOTE_INSN_DELETED)
(note 52 49 55 2 NOTE_INSN_DELETED)
(note 55 52 73 2 NOTE_INSN_DELETED)
(note 73 55 76 2 NOTE_INSN_DELETED)
(note 76 73 79 2 NOTE_INSN_DELETED)
(note 79 76 97 2 NOTE_INSN_DELETED)
(note 97 79 100 2 NOTE_INSN_DELETED)
(note 100 97 103 2 NOTE_INSN_DELETED)
(note 103 100 127 2 NOTE_INSN_DELETED)
(note 127 103 130 2 NOTE_INSN_DELETED)
(note 130 127 133 2 NOTE_INSN_DELETED)
(note 133 130 32 2 NOTE_INSN_DELETED)
(debug_insn 32 133 33 2 (debug_marker) "../System/ray_funkcije.c":380:2 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/ray_funkcije.c":380:7 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 35 34 42 2 (debug_marker) "../System/ray_funkcije.c":380:18 -1
     (nil))
(insn 42 35 38 2 (set (reg/f:SI 747)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)) "../System/ray_funkcije.c":382:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 42 36 2 (set (reg/f:SI 746)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>)) "../System/ray_funkcije.c":383:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 38 39 2 (set (reg/f:SI 745)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>)) "../System/ray_funkcije.c":382:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 36 40 2 (set (reg:SF 300 [ pretmp_423 ])
        (mem/c:SF (reg/f:SI 746) [1 py+0 S4 A32])) "../System/ray_funkcije.c":383:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(debug_insn 40 39 41 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 41 40 46 2 (debug_marker) "../System/ray_funkcije.c":381:3 -1
     (nil))
(insn 46 41 37 2 (set (reg:SF 346 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/ray_funkcije.c":383:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
        (nil)))
(insn 37 46 47 2 (set (reg:SF 301 [ pretmp_425 ])
        (mem/c:SF (reg/f:SI 745) [1 px+0 S4 A32])) "../System/ray_funkcije.c":382:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 47 37 43 2 (set (reg:SF 313 [ _473 ])
        (minus:SF (reg:SF 300 [ pretmp_423 ])
            (reg:SF 346 [ sp[0].y ]))) "../System/ray_funkcije.c":383:13 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 346 [ sp[0].y ])
        (nil)))
(insn 43 47 48 2 (set (reg:SF 344 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/ray_funkcije.c":382:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
        (nil)))
(insn 48 43 44 2 (set (reg:SF 347)
        (mult:SF (reg:SF 313 [ _473 ])
            (reg:SF 313 [ _473 ]))) "../System/ray_funkcije.c":383:24 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 313 [ _473 ])
        (nil)))
(insn 44 48 50 2 (set (reg:SF 318 [ _482 ])
        (minus:SF (reg:SF 301 [ pretmp_425 ])
            (reg:SF 344 [ sp[0].x ]))) "../System/ray_funkcije.c":382:9 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 344 [ sp[0].x ])
        (nil)))
(insn 50 44 51 2 (set (reg:SF 0 r0)
        (fma:SF (reg:SF 318 [ _482 ])
            (reg:SF 318 [ _482 ])
            (reg:SF 347))) "../System/ray_funkcije.c":381:16 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 347)
        (expr_list:REG_DEAD (reg:SF 318 [ _482 ])
            (nil))))
(call_insn/u 51 50 1640 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1640 51 53 2 (set (reg:DF 780)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 53 1640 54 2 (set (reg:DF 16 s0)
        (reg:DF 780)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 780)
        (nil)))
(call_insn/u 54 53 1641 2 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>) [0 __builtin_sqrtl S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 1641 54 56 2 (set (reg:DF 781)
        (reg:DF 16 s0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 56 1641 57 2 (set (reg:DF 0 r0)
        (reg:DF 781)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 781)
        (nil)))
(call_insn/u 57 56 1642 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1642 57 70 2 (set (reg:SF 782)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 70 1642 67 2 (set (reg:SF 353 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/ray_funkcije.c":383:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
        (nil)))
(insn 67 70 71 2 (set (reg:SF 351 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/ray_funkcije.c":382:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
        (nil)))
(insn 71 67 68 2 (set (reg:SF 329 [ _523 ])
        (minus:SF (reg:SF 300 [ pretmp_423 ])
            (reg:SF 353 [ sp[1].y ]))) "../System/ray_funkcije.c":383:13 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 353 [ sp[1].y ])
        (nil)))
(insn 68 71 72 2 (set (reg:SF 323 [ _511 ])
        (minus:SF (reg:SF 301 [ pretmp_425 ])
            (reg:SF 351 [ sp[1].x ]))) "../System/ray_funkcije.c":382:9 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 351 [ sp[1].x ])
        (nil)))
(insn 72 68 58 2 (set (reg:SF 354)
        (mult:SF (reg:SF 329 [ _523 ])
            (reg:SF 329 [ _523 ]))) "../System/ray_funkcije.c":383:24 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 329 [ _523 ])
        (nil)))
(insn 58 72 74 2 (set (reg:SF 307 [ _466 ])
        (reg:SF 782)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 782)
        (nil)))
(insn 74 58 60 2 (set (reg:SF 0 r0)
        (fma:SF (reg:SF 323 [ _511 ])
            (reg:SF 323 [ _511 ])
            (reg:SF 354))) "../System/ray_funkcije.c":381:16 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 354)
        (expr_list:REG_DEAD (reg:SF 323 [ _511 ])
            (nil))))
(insn 60 74 61 2 (set (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 36 [0x24])) [1 sp[0].dist+0 S4 A32])
        (reg:SF 307 [ _466 ])) "../System/ray_funkcije.c":381:14 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../System/ray_funkcije.c":380:37 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 63 62 64 2 (debug_marker) "../System/ray_funkcije.c":380:18 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 65 64 75 2 (debug_marker) "../System/ray_funkcije.c":381:3 -1
     (nil))
(call_insn/u 75 65 1643 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1643 75 77 2 (set (reg:DF 783)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 77 1643 78 2 (set (reg:DF 16 s0)
        (reg:DF 783)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 783)
        (nil)))
(call_insn/u 78 77 1644 2 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>) [0 __builtin_sqrtl S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 1644 78 80 2 (set (reg:DF 784)
        (reg:DF 16 s0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 80 1644 81 2 (set (reg:DF 0 r0)
        (reg:DF 784)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 784)
        (nil)))
(call_insn/u 81 80 1645 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1645 81 94 2 (set (reg:SF 785)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 94 1645 91 2 (set (reg:SF 360 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/ray_funkcije.c":383:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
        (nil)))
(insn 91 94 95 2 (set (reg:SF 358 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/ray_funkcije.c":382:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
        (nil)))
(insn 95 91 92 2 (set (reg:SF 337 [ _531 ])
        (minus:SF (reg:SF 300 [ pretmp_423 ])
            (reg:SF 360 [ sp[2].y ]))) "../System/ray_funkcije.c":383:13 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 360 [ sp[2].y ])
        (nil)))
(insn 92 95 96 2 (set (reg:SF 325 [ _515 ])
        (minus:SF (reg:SF 301 [ pretmp_425 ])
            (reg:SF 358 [ sp[2].x ]))) "../System/ray_funkcije.c":382:9 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 358 [ sp[2].x ])
        (nil)))
(insn 96 92 82 2 (set (reg:SF 361)
        (mult:SF (reg:SF 337 [ _531 ])
            (reg:SF 337 [ _531 ]))) "../System/ray_funkcije.c":383:24 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 337 [ _531 ])
        (nil)))
(insn 82 96 98 2 (set (reg:SF 334 [ _528 ])
        (reg:SF 785)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 785)
        (nil)))
(insn 98 82 84 2 (set (reg:SF 0 r0)
        (fma:SF (reg:SF 325 [ _515 ])
            (reg:SF 325 [ _515 ])
            (reg:SF 361))) "../System/ray_funkcije.c":381:16 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 361)
        (expr_list:REG_DEAD (reg:SF 325 [ _515 ])
            (nil))))
(insn 84 98 85 2 (set (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 480 [0x1e0])) [1 sp[1].dist+0 S4 A32])
        (reg:SF 334 [ _528 ])) "../System/ray_funkcije.c":381:14 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 85 84 86 2 (debug_marker) "../System/ray_funkcije.c":380:37 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../System/ray_funkcije.c":380:18 -1
     (nil))
(debug_insn 88 87 89 2 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 89 88 99 2 (debug_marker) "../System/ray_funkcije.c":381:3 -1
     (nil))
(call_insn/u 99 89 1646 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1646 99 101 2 (set (reg:DF 786)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 101 1646 102 2 (set (reg:DF 16 s0)
        (reg:DF 786)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 786)
        (nil)))
(call_insn/u 102 101 1647 2 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>) [0 __builtin_sqrtl S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 1647 102 104 2 (set (reg:DF 787)
        (reg:DF 16 s0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 104 1647 105 2 (set (reg:DF 0 r0)
        (reg:DF 787)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 787)
        (nil)))
(call_insn/u 105 104 1648 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1648 105 123 2 (set (reg:SF 788)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 123 1648 124 2 (set (reg/f:SI 372)
        (plus:SI (reg/f:SI 747)
            (const_int 1344 [0x540]))) "../System/ray_funkcije.c":383:20 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 1344 [0x540])))
        (nil)))
(insn 124 123 117 2 (set (reg:SF 373 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 372) [1 sp[3].y+0 S4 A32])) "../System/ray_funkcije.c":383:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 372)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                        (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
            (nil))))
(insn 117 124 118 2 (set (reg/f:SI 367)
        (plus:SI (reg/f:SI 747)
            (const_int 1340 [0x53c]))) "../System/ray_funkcije.c":382:16 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 1340 [0x53c])))
        (nil)))
(insn 118 117 125 2 (set (reg:SF 368 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 367) [1 sp[3].x+0 S4 A32])) "../System/ray_funkcije.c":382:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 367)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (nil))))
(insn 125 118 119 2 (set (reg:SF 116 [ _7 ])
        (minus:SF (reg:SF 300 [ pretmp_423 ])
            (reg:SF 373 [ sp[3].y ]))) "../System/ray_funkcije.c":383:13 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 373 [ sp[3].y ])
        (nil)))
(insn 119 125 126 2 (set (reg:SF 114 [ _3 ])
        (minus:SF (reg:SF 301 [ pretmp_425 ])
            (reg:SF 368 [ sp[3].x ]))) "../System/ray_funkcije.c":382:9 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 368 [ sp[3].x ])
        (nil)))
(insn 126 119 106 2 (set (reg:SF 374)
        (mult:SF (reg:SF 116 [ _7 ])
            (reg:SF 116 [ _7 ]))) "../System/ray_funkcije.c":383:24 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 116 [ _7 ])
        (nil)))
(insn 106 126 128 2 (set (reg:SF 294 [ _402 ])
        (reg:SF 788)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 788)
        (nil)))
(insn 128 106 108 2 (set (reg:SF 0 r0)
        (fma:SF (reg:SF 114 [ _3 ])
            (reg:SF 114 [ _3 ])
            (reg:SF 374))) "../System/ray_funkcije.c":381:16 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 374)
        (expr_list:REG_DEAD (reg:SF 114 [ _3 ])
            (nil))))
(insn 108 128 109 2 (set (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 924 [0x39c])) [1 sp[2].dist+0 S4 A32])
        (reg:SF 294 [ _402 ])) "../System/ray_funkcije.c":381:14 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 109 108 110 2 (debug_marker) "../System/ray_funkcije.c":380:37 -1
     (nil))
(debug_insn 110 109 111 2 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 111 110 112 2 (debug_marker) "../System/ray_funkcije.c":380:18 -1
     (nil))
(debug_insn 112 111 113 2 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 113 112 129 2 (debug_marker) "../System/ray_funkcije.c":381:3 -1
     (nil))
(call_insn/u 129 113 1649 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1649 129 131 2 (set (reg:DF 789)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 131 1649 132 2 (set (reg:DF 16 s0)
        (reg:DF 789)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 789)
        (nil)))
(call_insn/u 132 131 1650 2 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>) [0 __builtin_sqrtl S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sqrtl") [flags 0x41]  <function_decl 0000000005b14200 sqrtl>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 1650 132 134 2 (set (reg:DF 790)
        (reg:DF 16 s0)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 134 1650 135 2 (set (reg:DF 0 r0)
        (reg:DF 790)) "../System/ray_funkcije.c":381:16 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 790)
        (nil)))
(call_insn/u 135 134 1651 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":381:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1651 135 140 2 (set (reg:SF 791)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 140 1651 136 2 (set (reg/f:SI 379)
        (plus:SI (reg/f:SI 747)
            (const_int 1368 [0x558]))) "../System/ray_funkcije.c":381:14 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 1368 [0x558])))
        (nil)))
(insn 136 140 141 2 (set (reg:SF 121 [ _12 ])
        (reg:SF 791)) "../System/ray_funkcije.c":381:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 791)
        (nil)))
(insn 141 136 142 2 (set (mem/c:SF (reg/f:SI 379) [1 sp[3].dist+0 S4 A32])
        (reg:SF 121 [ _12 ])) "../System/ray_funkcije.c":381:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 379)
        (nil)))
(debug_insn 142 141 143 2 (debug_marker) "../System/ray_funkcije.c":380:37 -1
     (nil))
(debug_insn 143 142 144 2 (var_location:SI i (const_int 4 [0x4])) -1
     (nil))
(debug_insn 144 143 145 2 (debug_marker) "../System/ray_funkcije.c":380:18 -1
     (nil))
(debug_insn 145 144 146 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 146 145 147 2 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 147 146 148 2 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 148 147 149 2 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 149 148 1837 2 (debug_marker) "../System/ray_funkcije.c":390:4 -1
     (nil))
(insn 1837 149 1838 2 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 307 [ _466 ])
            (reg:SF 334 [ _528 ]))) "../System/ray_funkcije.c":390:7 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 334 [ _528 ])
        (expr_list:REG_DEAD (reg:SF 307 [ _466 ])
            (nil))))
(insn 1838 1837 151 2 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":390:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 151 1838 155 2 (set (pc)
        (if_then_else (ungt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 193)
            (pc))) "../System/ray_funkcije.c":390:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 193)
(note 155 151 156 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 159 3 (debug_marker) "../System/ray_funkcije.c":391:5 -1
     (nil))
(insn 159 156 164 3 (set (reg/f:SI 382)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":391:5 7 {*arm_addsi3}
     (nil))
(insn 164 159 165 3 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 166 3 (set (reg:SI 1 r1)
        (reg/f:SI 747)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
        (nil)))
(insn 166 165 167 3 (set (reg:SI 0 r0)
        (reg/f:SI 382)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))
        (nil)))
(call_insn 167 166 169 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":391:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 169 167 175 3 (debug_marker) "../System/ray_funkcije.c":392:5 -1
     (nil))
(insn 175 169 176 3 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 177 3 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 747)
            (const_int 444 [0x1bc]))) "../System/ray_funkcije.c":392:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))
        (nil)))
(insn 177 176 178 3 (set (reg:SI 0 r0)
        (reg/f:SI 747)) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
        (nil)))
(call_insn 178 177 180 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":392:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 180 178 188 3 (debug_marker) "../System/ray_funkcije.c":393:5 -1
     (nil))
(insn 188 180 189 3 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 3 (set (reg:SI 1 r1)
        (reg/f:SI 382)) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 382)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -444 [0xfffffffffffffe44]))
            (nil))))
(insn 190 189 191 3 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 747)
            (const_int 444 [0x1bc]))) "../System/ray_funkcije.c":393:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))
        (nil)))
(call_insn 191 190 193 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":393:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(code_label 193 191 194 4 147 (nil) [1 uses])
(note 194 193 195 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 196 4 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 196 195 197 4 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 197 196 198 4 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 198 197 200 4 (debug_marker) "../System/ray_funkcije.c":390:4 -1
     (nil))
(insn 200 198 1835 4 (set (reg:SF 403 [ sp[1].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 480 [0x1e0])) [1 sp[1].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 480 [0x1e0]))) [1 sp[1].dist+0 S4 A32])
        (nil)))
(insn 1835 200 1836 4 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 403 [ sp[1].dist ])
            (reg:SF 294 [ _402 ]))) "../System/ray_funkcije.c":390:7 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 403 [ sp[1].dist ])
        (expr_list:REG_DEAD (reg:SF 294 [ _402 ])
            (nil))))
(insn 1836 1835 202 4 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":390:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 202 1836 313 4 (set (pc)
        (if_then_else (le (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 274)
            (pc))) "../System/ray_funkcije.c":390:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 274)
(code_label 313 202 203 5 154 (nil) [1 uses])
(note 203 313 204 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 204 203 205 5 (var_location:SI j (const_int 2 [0x2])) -1
     (nil))
(debug_insn 205 204 206 5 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 206 205 207 5 (var_location:SI j (const_int 2 [0x2])) -1
     (nil))
(debug_insn 207 206 209 5 (debug_marker) "../System/ray_funkcije.c":390:4 -1
     (nil))
(insn 209 207 1833 5 (set (reg:SF 405 [ sp[2].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 924 [0x39c])) [1 sp[2].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 924 [0x39c]))) [1 sp[2].dist+0 S4 A32])
        (nil)))
(insn 1833 209 1834 5 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 121 [ _12 ])
            (reg:SF 405 [ sp[2].dist ]))) "../System/ray_funkcije.c":390:7 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 405 [ sp[2].dist ])
        (expr_list:REG_DEAD (reg:SF 121 [ _12 ])
            (nil))))
(insn 1834 1833 211 5 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":390:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 211 1834 271 5 (set (pc)
        (if_then_else (ge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) "../System/ray_funkcije.c":390:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 232)
(code_label 271 211 212 6 153 (nil) [1 uses])
(note 212 271 213 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 6 (var_location:SI j (const_int 3 [0x3])) -1
     (nil))
(debug_insn 214 213 215 6 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 215 214 216 6 (debug_marker) "../System/ray_funkcije.c":388:41 -1
     (nil))
(debug_insn 216 215 217 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 217 216 218 6 (debug_marker) "../System/ray_funkcije.c":388:18 -1
     (nil))
(debug_insn 218 217 219 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 219 218 220 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 220 219 221 6 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 221 220 222 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 222 221 225 6 (debug_marker) "../System/ray_funkcije.c":390:4 -1
     (nil))
(insn 225 222 226 6 (set (reg:SF 408 [ sp[1].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 480 [0x1e0])) [1 sp[1].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 480 [0x1e0]))) [1 sp[1].dist+0 S4 A32])
        (nil)))
(insn 226 225 1831 6 (set (reg:SF 409 [ sp[0].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 36 [0x24])) [1 sp[0].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 36 [0x24]))) [1 sp[0].dist+0 S4 A32])
        (nil)))
(insn 1831 226 1832 6 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 408 [ sp[1].dist ])
            (reg:SF 409 [ sp[0].dist ]))) "../System/ray_funkcije.c":390:7 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 409 [ sp[0].dist ])
        (expr_list:REG_DEAD (reg:SF 408 [ sp[1].dist ])
            (nil))))
(insn 1832 1831 228 6 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":390:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 228 1832 1711 6 (set (pc)
        (if_then_else (unlt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 355)
            (pc))) "../System/ray_funkcije.c":390:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 355)
(note 1711 228 1712 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1712 1711 1713 7 (set (pc)
        (label_ref 316)) 284 {*arm_jump}
     (nil)
 -> 316)
(barrier 1713 1712 232)
(code_label 232 1713 233 8 150 (nil) [1 uses])
(note 233 232 234 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 234 233 237 8 (debug_marker) "../System/ray_funkcije.c":391:5 -1
     (nil))
(insn 237 234 242 8 (set (reg/f:SI 412)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":391:5 7 {*arm_addsi3}
     (nil))
(insn 242 237 243 8 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 244 8 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 888 [0x378])))) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 243 245 8 (set (reg:SI 0 r0)
        (reg/f:SI 412)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))
        (nil)))
(call_insn 245 244 247 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":391:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 247 245 253 8 (debug_marker) "../System/ray_funkcije.c":392:5 -1
     (nil))
(insn 253 247 254 8 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 8 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 1332 [0x534])))) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 254 256 8 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 1 r1)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":392:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 888 [0x378])))
        (nil)))
(call_insn 256 255 258 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":392:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 258 256 266 8 (debug_marker) "../System/ray_funkcije.c":393:5 -1
     (nil))
(insn 266 258 267 8 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 267 266 268 8 (set (reg:SI 1 r1)
        (reg/f:SI 412)) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 412)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -444 [0xfffffffffffffe44]))
            (nil))))
(insn 268 267 269 8 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 1332 [0x534])))) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 269 268 1714 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":393:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(jump_insn 1714 269 1715 8 (set (pc)
        (label_ref 271)) 284 {*arm_jump}
     (nil)
 -> 271)
(barrier 1715 1714 274)
(code_label 274 1715 275 9 149 (nil) [1 uses])
(note 275 274 276 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 276 275 279 9 (debug_marker) "../System/ray_funkcije.c":391:5 -1
     (nil))
(insn 279 276 284 9 (set (reg/f:SI 434)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":391:5 7 {*arm_addsi3}
     (nil))
(insn 284 279 285 9 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 9 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 286 285 287 9 (set (reg:SI 0 r0)
        (reg/f:SI 434)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))
        (nil)))
(call_insn 287 286 289 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":391:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 289 287 295 9 (debug_marker) "../System/ray_funkcije.c":392:5 -1
     (nil))
(insn 295 289 296 9 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 295 297 9 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 888 [0x378])))) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 297 296 298 9 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 1 r1)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":392:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))
        (nil)))
(call_insn 298 297 300 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":392:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 300 298 308 9 (debug_marker) "../System/ray_funkcije.c":393:5 -1
     (nil))
(insn 308 300 309 9 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 309 308 310 9 (set (reg:SI 1 r1)
        (reg/f:SI 434)) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 434)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -444 [0xfffffffffffffe44]))
            (nil))))
(insn 310 309 311 9 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 888 [0x378])))) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 311 310 1716 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":393:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(jump_insn 1716 311 1717 9 (set (pc)
        (label_ref 313)) 284 {*arm_jump}
     (nil)
 -> 313)
(barrier 1717 1716 316)
(code_label 316 1717 317 10 151 (nil) [1 uses])
(note 317 316 318 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 321 10 (debug_marker) "../System/ray_funkcije.c":391:5 -1
     (nil))
(insn 321 318 326 10 (set (reg/f:SI 456)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":391:5 7 {*arm_addsi3}
     (nil))
(insn 326 321 327 10 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 328 10 (set (reg:SI 1 r1)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 328 327 329 10 (set (reg:SI 0 r0)
        (reg/f:SI 456)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))
        (nil)))
(call_insn 329 328 331 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":391:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 331 329 337 10 (debug_marker) "../System/ray_funkcije.c":392:5 -1
     (nil))
(insn 337 331 338 10 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 338 337 339 10 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 10 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 1 r1)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":392:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
        (nil)))
(call_insn 340 339 342 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":392:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 342 340 350 10 (debug_marker) "../System/ray_funkcije.c":393:5 -1
     (nil))
(insn 350 342 351 10 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 351 350 352 10 (set (reg:SI 1 r1)
        (reg/f:SI 456)) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 456)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -444 [0xfffffffffffffe44]))
            (nil))))
(insn 352 351 353 10 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 353 352 355 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":393:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(code_label 355 353 356 11 152 (nil) [1 uses])
(note 356 355 357 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 357 356 358 11 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 358 357 359 11 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 359 358 360 11 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 360 359 363 11 (debug_marker) "../System/ray_funkcije.c":390:4 -1
     (nil))
(insn 363 360 364 11 (set (reg:SF 478 [ sp[2].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 924 [0x39c])) [1 sp[2].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 924 [0x39c]))) [1 sp[2].dist+0 S4 A32])
        (nil)))
(insn 364 363 1829 11 (set (reg:SF 479 [ sp[1].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 480 [0x1e0])) [1 sp[1].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 480 [0x1e0]))) [1 sp[1].dist+0 S4 A32])
        (nil)))
(insn 1829 364 1830 11 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 478 [ sp[2].dist ])
            (reg:SF 479 [ sp[1].dist ]))) "../System/ray_funkcije.c":390:7 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 479 [ sp[1].dist ])
        (expr_list:REG_DEAD (reg:SF 478 [ sp[2].dist ])
            (nil))))
(insn 1830 1829 366 11 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":390:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 366 1830 426 11 (set (pc)
        (if_then_else (ge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 387)
            (pc))) "../System/ray_funkcije.c":390:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 387)
(code_label 426 366 367 12 158 (nil) [1 uses])
(note 367 426 368 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 368 367 369 12 (var_location:SI j (const_int 2 [0x2])) -1
     (nil))
(debug_insn 369 368 370 12 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 370 369 371 12 (debug_marker) "../System/ray_funkcije.c":388:41 -1
     (nil))
(debug_insn 371 370 372 12 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 372 371 373 12 (debug_marker) "../System/ray_funkcije.c":388:18 -1
     (nil))
(debug_insn 373 372 374 12 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 374 373 375 12 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 375 374 376 12 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 376 375 377 12 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 377 376 380 12 (debug_marker) "../System/ray_funkcije.c":390:4 -1
     (nil))
(insn 380 377 381 12 (set (reg:SF 482 [ sp[1].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 480 [0x1e0])) [1 sp[1].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 480 [0x1e0]))) [1 sp[1].dist+0 S4 A32])
        (nil)))
(insn 381 380 1827 12 (set (reg:SF 483 [ sp[0].dist ])
        (mem/c:SF (plus:SI (reg/f:SI 747)
                (const_int 36 [0x24])) [1 sp[0].dist+0 S4 A32])) "../System/ray_funkcije.c":390:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                    (const_int 36 [0x24]))) [1 sp[0].dist+0 S4 A32])
        (nil)))
(insn 1827 381 1828 12 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 482 [ sp[1].dist ])
            (reg:SF 483 [ sp[0].dist ]))) "../System/ray_funkcije.c":390:7 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 483 [ sp[0].dist ])
        (expr_list:REG_DEAD (reg:SF 482 [ sp[1].dist ])
            (nil))))
(insn 1828 1827 383 12 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":390:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 383 1828 1718 12 (set (pc)
        (if_then_else (unlt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 468)
            (pc))) "../System/ray_funkcije.c":390:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 468)
(note 1718 383 1719 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1719 1718 1720 13 (set (pc)
        (label_ref 429)) 284 {*arm_jump}
     (nil)
 -> 429)
(barrier 1720 1719 387)
(code_label 387 1720 388 14 155 (nil) [1 uses])
(note 388 387 389 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 389 388 392 14 (debug_marker) "../System/ray_funkcije.c":391:5 -1
     (nil))
(insn 392 389 397 14 (set (reg/f:SI 486)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":391:5 7 {*arm_addsi3}
     (nil))
(insn 397 392 398 14 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 398 397 399 14 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 399 398 400 14 (set (reg:SI 0 r0)
        (reg/f:SI 486)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))
        (nil)))
(call_insn 400 399 402 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":391:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 402 400 408 14 (debug_marker) "../System/ray_funkcije.c":392:5 -1
     (nil))
(insn 408 402 409 14 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 409 408 410 14 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 888 [0x378])))) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 410 409 411 14 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 1 r1)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":392:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))
        (nil)))
(call_insn 411 410 413 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":392:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 413 411 421 14 (debug_marker) "../System/ray_funkcije.c":393:5 -1
     (nil))
(insn 421 413 422 14 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 422 421 423 14 (set (reg:SI 1 r1)
        (reg/f:SI 486)) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 486)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -444 [0xfffffffffffffe44]))
            (nil))))
(insn 423 422 424 14 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 888 [0x378])))) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 424 423 1721 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":393:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(jump_insn 1721 424 1722 14 (set (pc)
        (label_ref 426)) 284 {*arm_jump}
     (nil)
 -> 426)
(barrier 1722 1721 429)
(code_label 429 1722 430 15 156 (nil) [1 uses])
(note 430 429 431 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 431 430 434 15 (debug_marker) "../System/ray_funkcije.c":391:5 -1
     (nil))
(insn 434 431 439 15 (set (reg/f:SI 508)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":391:5 7 {*arm_addsi3}
     (nil))
(insn 439 434 440 15 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 440 439 441 15 (set (reg:SI 1 r1)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 441 440 442 15 (set (reg:SI 0 r0)
        (reg/f:SI 508)) "../System/ray_funkcije.c":391:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -444 [0xfffffffffffffe44]))
        (nil)))
(call_insn 442 441 444 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":391:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 444 442 450 15 (debug_marker) "../System/ray_funkcije.c":392:5 -1
     (nil))
(insn 450 444 451 15 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 451 450 452 15 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))) "../System/ray_funkcije.c":392:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 452 451 453 15 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 1 r1)
            (const_int -444 [0xfffffffffffffe44]))) "../System/ray_funkcije.c":392:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
        (nil)))
(call_insn 453 452 455 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":392:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 455 453 463 15 (debug_marker) "../System/ray_funkcije.c":393:5 -1
     (nil))
(insn 463 455 464 15 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 464 463 465 15 (set (reg:SI 1 r1)
        (reg/f:SI 508)) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 508)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -444 [0xfffffffffffffe44]))
            (nil))))
(insn 465 464 466 15 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)
                (const_int 444 [0x1bc])))) "../System/ray_funkcije.c":393:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 466 465 468 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":393:5 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0000000005b2f200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(code_label 468 466 469 16 157 (nil) [1 uses])
(note 469 468 470 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 470 469 471 16 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 471 470 472 16 (debug_marker) "../System/ray_funkcije.c":389:19 -1
     (nil))
(debug_insn 472 471 473 16 (debug_marker) "../System/ray_funkcije.c":388:41 -1
     (nil))
(debug_insn 473 472 474 16 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 474 473 3 16 (debug_marker) "../System/ray_funkcije.c":388:18 -1
     (nil))
(insn 3 474 1550 16 (set (reg/v:SI 282 [ sprite ])
        (const_int 0 [0])) "../System/ray_funkcije.c":400:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1550 3 937 16 (set (reg:SI 306 [ ivtmp.180 ])
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 937 1550 1556 16 (set (reg:SF 777)
        (const_double:SF 2.4e+2 [0x0.fp+8])) "../System/ray_funkcije.c":494:11 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1556 937 1557 16 (set (reg/f:SI 740)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1557 1556 4 16 (set (reg/f:SI 739)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 1557 526 16 (set (reg/v:SI 245 [ indicate_led ])
        (reg/v:SI 282 [ sprite ])) "../System/ray_funkcije.c":398:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 526 4 559 16 (set (reg:DF 774)
        (const_double:DF 3.14158999999999988261834005243144929409027099609e+0 [0x0.c90fcf80dc337p+2])) "../System/ray_funkcije.c":415:32 739 {*thumb2_movdf_vfp}
     (nil))
(insn 559 526 657 16 (set (reg:DF 775)
        (const_double:DF 5.75958166666666659949669337947852909564971923828e+0 [0x0.b84e7e361f2f28p+3])) "../System/ray_funkcije.c":422:6 739 {*thumb2_movdf_vfp}
     (nil))
(insn 657 559 1367 16 (set (reg:DF 776)
        (const_double:DF 2.00000000000000011102230246251565404236316680908e-1 [0x0.ccccccccccccdp-2])) "../System/ray_funkcije.c":440:6 739 {*thumb2_movdf_vfp}
     (nil))
(code_label 1367 657 476 17 212 (nil) [1 uses])
(note 476 1367 502 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 502 476 510 17 NOTE_INSN_DELETED)
(note 510 502 477 17 NOTE_INSN_DELETED)
(debug_insn 477 510 478 17 (var_location:SI sprite (reg/v:SI 282 [ sprite ])) -1
     (nil))
(debug_insn 478 477 479 17 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 479 478 480 17 (debug_marker) "../System/ray_funkcije.c":402:3 -1
     (nil))
(debug_insn 480 479 481 17 (var_location:QI draw (const_int 1 [0x1])) "../System/ray_funkcije.c":402:11 -1
     (nil))
(debug_insn 481 480 483 17 (debug_marker) "../System/ray_funkcije.c":404:3 -1
     (nil))
(insn 483 481 484 17 (set (reg/v:SF 261 [ sx ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 8 [0x8])) [1 MEM[base: _419, offset: 8B]+0 S4 A32])) "../System/ray_funkcije.c":404:9 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 484 483 485 17 (var_location:SF sx (reg/v:SF 261 [ sx ])) "../System/ray_funkcije.c":404:9 -1
     (nil))
(debug_insn 485 484 486 17 (debug_marker) "../System/ray_funkcije.c":405:3 -1
     (nil))
(debug_insn 486 485 487 17 (var_location:SF sy (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
            (const_int 12 [0xc])) [0 MEM[base: _419, offset: 12B]+0 S4 A32])) "../System/ray_funkcije.c":405:9 -1
     (nil))
(debug_insn 487 486 488 17 (debug_marker) "../System/ray_funkcije.c":407:3 -1
     (nil))
(debug_insn 488 487 489 17 (var_location:SF tx (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":407:9 -1
     (nil))
(debug_insn 489 488 490 17 (var_location:SF ty (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":407:17 -1
     (nil))
(debug_insn 490 489 491 17 (var_location:SF tx_step (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":407:25 -1
     (nil))
(debug_insn 491 490 492 17 (var_location:SF ty_step (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":407:38 -1
     (nil))
(debug_insn 492 491 493 17 (debug_marker) "../System/ray_funkcije.c":408:3 -1
     (nil))
(debug_insn 493 492 494 17 (var_location:SI pixel (const_int 0 [0])) "../System/ray_funkcije.c":408:7 -1
     (nil))
(debug_insn 494 493 495 17 (debug_marker) "../System/ray_funkcije.c":409:3 -1
     (nil))
(debug_insn 495 494 496 17 (var_location:QI red (const_int 0 [0])) "../System/ray_funkcije.c":409:11 -1
     (nil))
(debug_insn 496 495 497 17 (var_location:QI green (const_int 0 [0])) "../System/ray_funkcije.c":409:20 -1
     (nil))
(debug_insn 497 496 498 17 (var_location:QI blue (const_int 0 [0])) "../System/ray_funkcije.c":409:31 -1
     (nil))
(debug_insn 498 497 499 17 (debug_marker) "../System/ray_funkcije.c":412:3 -1
     (nil))
(insn 499 498 501 17 (set (reg:SF 529 [ MEM[base: _419, offset: 12B] ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 12 [0xc])) [1 MEM[base: _419, offset: 12B]+0 S4 A32])) "../System/ray_funkcije.c":412:28 737 {*thumb2_movsf_vfp}
     (nil))
(insn 501 499 500 17 (set (reg:SF 530)
        (minus:SF (reg/v:SF 261 [ sx ])
            (reg:SF 301 [ pretmp_425 ]))) "../System/ray_funkcije.c":412:40 761 {*subsf3_vfp}
     (nil))
(insn 500 501 503 17 (set (reg:SF 528)
        (minus:SF (reg:SF 529 [ MEM[base: _419, offset: 12B] ])
            (reg:SF 300 [ pretmp_423 ]))) "../System/ray_funkcije.c":412:28 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 529 [ MEM[base: _419, offset: 12B] ])
        (expr_list:REG_DEAD (reg:SF 300 [ pretmp_423 ])
            (nil))))
(insn 503 500 504 17 (set (reg:SF 16 s0)
        (div:SF (reg:SF 528)
            (reg:SF 530))) "../System/ray_funkcije.c":412:18 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 530)
        (expr_list:REG_DEAD (reg:SF 528)
            (nil))))
(call_insn/u 504 503 1652 17 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("atanf") [flags 0x41]  <function_decl 0000000005acb700 atanf>) [0 __builtin_atanf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":412:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atanf") [flags 0x41]  <function_decl 0000000005acb700 atanf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1652 504 505 17 (set (reg:SF 792)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":412:18 737 {*thumb2_movsf_vfp}
     (nil))
(insn 505 1652 506 17 (set (reg/v:SF 247 [ sangle ])
        (reg:SF 792)) "../System/ray_funkcije.c":412:18 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 792)
        (nil)))
(debug_insn 506 505 507 17 (var_location:SF sangle (reg/v:SF 247 [ sangle ])) "../System/ray_funkcije.c":412:18 -1
     (nil))
(debug_insn 507 506 509 17 (debug_marker) "../System/ray_funkcije.c":414:3 -1
     (nil))
(call_insn/u 509 507 1653 17 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":414:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1653 509 511 17 (set (reg:SF 793)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":414:17 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 511 1653 514 17 (set (reg:SF 532)
        (plus:SF (reg:SF 793)
            (reg:SF 301 [ pretmp_425 ]))) "../System/ray_funkcije.c":414:15 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 793)
        (nil)))
(insn 514 511 512 17 (set (reg:SF 535)
        (minus:SF (reg:SF 301 [ pretmp_425 ])
            (reg/v:SF 261 [ sx ]))) "../System/ray_funkcije.c":414:46 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 301 [ pretmp_425 ])
        (expr_list:REG_DEAD (reg/v:SF 261 [ sx ])
            (nil))))
(insn 512 514 515 17 (set (reg:SF 533)
        (minus:SF (reg:SF 532)
            (reg/v:SF 261 [ sx ]))) "../System/ray_funkcije.c":414:30 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 532)
        (nil)))
(insn 515 512 513 17 (set (reg:SF 536)
        (abs:SF (reg:SF 535))) "../System/ray_funkcije.c":414:38 744 {*abssf2_vfp}
     (expr_list:REG_DEAD (reg:SF 535)
        (nil)))
(insn 513 515 1825 17 (set (reg:SF 534)
        (abs:SF (reg:SF 533))) "../System/ray_funkcije.c":414:7 744 {*abssf2_vfp}
     (expr_list:REG_DEAD (reg:SF 533)
        (nil)))
(insn 1825 513 1826 17 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 534)
            (reg:SF 536))) "../System/ray_funkcije.c":414:6 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 536)
        (expr_list:REG_DEAD (reg:SF 534)
            (nil))))
(insn 1826 1825 517 17 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":414:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 517 1826 521 17 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 537)
            (pc))) "../System/ray_funkcije.c":414:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 537)
(note 521 517 532 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 532 521 522 18 NOTE_INSN_DELETED)
(debug_insn 522 532 523 18 (debug_marker) "../System/ray_funkcije.c":415:4 -1
     (nil))
(insn 523 522 524 18 (set (reg:SF 0 r0)
        (reg/v:SF 247 [ sangle ])) "../System/ray_funkcije.c":415:32 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 247 [ sangle ])
        (nil)))
(call_insn/u 524 523 1625 18 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":415:32 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1625 524 528 18 (set (reg:DF 2 r2)
        (reg:DF 774)) "../System/ray_funkcije.c":415:32 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 528 1625 531 18 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":415:32 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 531 528 1654 18 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":415:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1654 531 533 18 (set (reg:SF 794)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":415:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 533 1654 534 18 (set (reg:SF 16 s0)
        (reg:SF 794)) "../System/ray_funkcije.c":415:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 794)
        (nil)))
(call_insn 534 533 1655 18 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("popraviKot") [flags 0x41]  <function_decl 0000000005e4c200 popraviKot>) [0 popraviKot S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":415:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("popraviKot") [flags 0x41]  <function_decl 0000000005e4c200 popraviKot>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1655 534 535 18 (set (reg:SF 795)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":415:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 535 1655 536 18 (set (reg/v:SF 247 [ sangle ])
        (reg:SF 795)) "../System/ray_funkcije.c":415:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 795)
        (nil)))
(debug_insn 536 535 537 18 (var_location:SF sangle (reg/v:SF 247 [ sangle ])) "../System/ray_funkcije.c":415:13 -1
     (nil))
(code_label 537 536 538 19 159 (nil) [1 uses])
(note 538 537 543 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 543 538 562 19 NOTE_INSN_DELETED)
(note 562 543 563 19 NOTE_INSN_DELETED)
(note 563 562 539 19 NOTE_INSN_DELETED)
(debug_insn 539 563 540 19 (var_location:SF sangle (reg/v:SF 247 [ sangle ])) -1
     (nil))
(debug_insn 540 539 542 19 (debug_marker) "../System/ray_funkcije.c":418:3 -1
     (nil))
(insn 542 540 544 19 (set (reg:SF 541 [ angle ])
        (mem/c:SF (reg/f:SI 740) [1 angle+0 S4 A32])) "../System/ray_funkcije.c":418:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 00000000059e43f0 angle>) [1 angle+0 S4 A32])
        (nil)))
(insn 544 542 545 19 (set (reg:SF 16 s0)
        (minus:SF (reg:SF 541 [ angle ])
            (reg/v:SF 247 [ sangle ]))) "../System/ray_funkcije.c":418:21 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 541 [ angle ])
        (nil)))
(call_insn 545 544 1656 19 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("popraviKot") [flags 0x41]  <function_decl 0000000005e4c200 popraviKot>) [0 popraviKot S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":418:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("popraviKot") [flags 0x41]  <function_decl 0000000005e4c200 popraviKot>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1656 545 552 19 (set (reg:SF 796)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":418:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 552 1656 1566 19 (set (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 36 [0x24])) [1 MEM[base: _419, offset: 36B]+0 S4 A32])) "../System/ray_funkcije.c":421:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1566 552 546 19 (set (reg/v:SF 263 [ dist ])
        (reg:SF 738 [ MEM[base: _419, offset: 36B] ])) "../System/ray_funkcije.c":421:9 737 {*thumb2_movsf_vfp}
     (nil))
(insn 546 1566 547 19 (set (reg/v:SF 248 [ angleDiff ])
        (reg:SF 796)) "../System/ray_funkcije.c":418:21 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 796)
        (nil)))
(debug_insn 547 546 548 19 (var_location:SF angleDiff (reg/v:SF 248 [ angleDiff ])) "../System/ray_funkcije.c":418:21 -1
     (nil))
(debug_insn 548 547 550 19 (debug_marker) "../System/ray_funkcije.c":419:3 -1
     (nil))
(insn 550 548 551 19 (set (mem/c:SF (reg/f:SI 739) [1 sprite_angle_diff+0 S4 A32])
        (reg/v:SF 248 [ angleDiff ])) "../System/ray_funkcije.c":419:21 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 551 550 553 19 (debug_marker) "../System/ray_funkcije.c":421:3 -1
     (nil))
(debug_insn 553 551 554 19 (var_location:SF dist (reg:SF 738 [ MEM[base: _419, offset: 36B] ])) "../System/ray_funkcije.c":421:9 -1
     (nil))
(debug_insn 554 553 555 19 (debug_marker) "../System/ray_funkcije.c":422:3 -1
     (nil))
(insn 555 554 556 19 (set (reg:SF 0 r0)
        (reg/v:SF 248 [ angleDiff ])) "../System/ray_funkcije.c":422:18 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 556 555 1657 19 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":422:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1657 556 557 19 (set (reg:DF 797)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":422:18 739 {*thumb2_movdf_vfp}
     (nil))
(insn 557 1657 1626 19 (set (reg:DF 138 [ _37 ])
        (reg:DF 797)) "../System/ray_funkcije.c":422:18 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 797)
        (expr_list:REG_EQUAL (float_extend:DF (reg/v:SF 248 [ angleDiff ]))
            (nil))))
(insn 1626 557 561 19 (set (reg:DF 2 r2)
        (reg:DF 775)) "../System/ray_funkcije.c":422:6 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 561 1626 1658 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":422:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1658 561 564 19 (set (reg:SI 798)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":422:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 564 1658 565 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 798)
                        (const_int 0 [0]))
                    (label_ref 576)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":422:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 798)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 576)
(note 565 564 570 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 570 565 571 20 NOTE_INSN_DELETED)
(note 571 570 567 20 NOTE_INSN_DELETED)
(insn 567 571 568 20 (set (reg:DF 2 r2)
        (const_double:DF 5.23598333333333276762289187900023534893989562988e-1 [0x0.860a8a55e82248p+0])) "../System/ray_funkcije.c":422:32 739 {*thumb2_movdf_vfp}
     (nil))
(insn 568 567 569 20 (set (reg:DF 0 r0)
        (reg:DF 138 [ _37 ])) "../System/ray_funkcije.c":422:32 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 569 568 1659 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmplt") [flags 0x41]  <function_decl 0000000005c75900 __aeabi_dcmplt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":422:32 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmplt") [flags 0x41]  <function_decl 0000000005c75900 __aeabi_dcmplt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1659 569 572 20 (set (reg:SI 799)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":422:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 572 1659 576 20 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 799)
                        (const_int 0 [0]))
                    (label_ref:SI 1161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":422:32 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 799)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1161)
(code_label 576 572 577 21 161 (nil) [1 uses])
(note 577 576 582 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 582 577 578 21 (set (reg:SF 550)
        (const_double:SF 1.5e+1 [0x0.fp+4])) "../System/ray_funkcije.c":423:5 737 {*thumb2_movsf_vfp}
     (nil))
(insn 578 582 579 21 (set (reg/f:SI 547)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>)) "../System/ray_funkcije.c":423:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 579 578 580 21 (set (reg:SI 139 [ Blocksize.77_39 ])
        (mem/c:SI (reg/f:SI 547) [3 Blocksize+0 S4 A32])) "../System/ray_funkcije.c":423:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 547)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059e47e0 Blocksize>) [3 Blocksize+0 S4 A32])
            (nil))))
(insn 580 579 581 21 (set (reg:SF 548)
        (float:SF (reg:SI 139 [ Blocksize.77_39 ]))) "../System/ray_funkcije.c":423:13 809 {*floatsisf2_vfp}
     (nil))
(insn 581 580 1823 21 (set (reg:SF 549)
        (div:SF (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
            (reg:SF 548))) "../System/ray_funkcije.c":423:13 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 548)
        (nil)))
(insn 1823 581 1824 21 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 549)
            (reg:SF 550))) "../System/ray_funkcije.c":423:5 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 550)
        (expr_list:REG_DEAD (reg:SF 549)
            (nil))))
(insn 1824 1823 584 21 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":423:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 584 1824 588 21 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1161)
            (pc))) "../System/ray_funkcije.c":423:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 783831532 (nil)))
 -> 1161)
(note 588 584 589 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 589 588 590 22 (var_location:QI d (const_int 0 [0])) -1
     (nil))
(debug_insn 590 589 1821 22 (debug_marker) "../System/ray_funkcije.c":426:24 -1
     (nil))
(insn 1821 590 1822 22 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":426:4 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1822 1821 593 22 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":426:4 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 593 1822 597 22 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1723)
            (pc))) "../System/ray_funkcije.c":426:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 1723)
(note 597 593 598 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 598 597 599 23 (set (reg:SF 16 s0)
        (reg/v:SF 247 [ sangle ])) "../System/ray_funkcije.c":427:26 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 599 598 1660 23 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":427:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1660 599 600 23 (set (reg:SF 800)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":427:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 600 1660 603 23 (set (reg:SF 142 [ _42 ])
        (reg:SF 800)) "../System/ray_funkcije.c":427:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 800)
        (nil)))
(insn 603 600 604 23 (set (reg:SF 16 s0)
        (reg/v:SF 247 [ sangle ])) "../System/ray_funkcije.c":428:9 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 604 603 1661 23 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":428:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1661 604 605 23 (set (reg:SF 801)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":428:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 605 1661 602 23 (set (reg:SF 147 [ _48 ])
        (reg:SF 801)) "../System/ray_funkcije.c":428:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 801)
        (nil)))
(insn 602 605 607 23 (set (reg:SF 143 [ py.78_44 ])
        (mem/c:SF (reg/f:SI 746) [1 py+0 S4 A32])) "../System/ray_funkcije.c":427:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 607 602 6 23 (set (reg:SF 148 [ px.80_50 ])
        (mem/c:SF (reg/f:SI 745) [1 px+0 S4 A32])) "../System/ray_funkcije.c":428:7 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(insn 6 607 1558 23 (set (reg:SF 154 [ _56 ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":426:26 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1558 6 5 23 (set (reg/f:SI 744)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059e4990 map>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 1558 618 23 (set (reg/v:SI 264 [ d ])
        (const_int 0 [0])) "../System/ray_funkcije.c":426:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 618 5 632 23 (set (reg:SI 560)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":427:57 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 632 618 608 24 167 (nil) [1 uses])
(note 608 632 619 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 619 608 623 24 NOTE_INSN_DELETED)
(note 623 619 609 24 NOTE_INSN_DELETED)
(debug_insn 609 623 610 24 (var_location:QI d (subreg:QI (reg/v:SI 264 [ d ]) 0)) -1
     (nil))
(debug_insn 610 609 626 24 (debug_marker) "../System/ray_funkcije.c":427:5 -1
     (nil))
(debug_insn 626 610 611 24 (debug_marker) "../System/ray_funkcije.c":426:34 -1
     (nil))
(insn 611 626 614 24 (set (reg:SF 144 [ _45 ])
        (fma:SF (reg:SF 142 [ _42 ])
            (reg:SF 154 [ _56 ])
            (reg:SF 143 [ py.78_44 ]))) "../System/ray_funkcije.c":427:24 788 {fmasf4}
     (nil))
(insn 614 611 627 24 (set (reg:SF 149 [ _51 ])
        (fma:SF (reg:SF 147 [ _48 ])
            (reg:SF 154 [ _56 ])
            (reg:SF 148 [ px.80_50 ]))) "../System/ray_funkcije.c":428:7 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 154 [ _56 ])
        (nil)))
(insn 627 614 628 24 (set (reg:SI 564)
        (plus:SI (reg/v:SI 264 [ d ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":426:36 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 264 [ d ])
        (nil)))
(insn 628 627 629 24 (set (reg/v:SI 264 [ d ])
        (zero_extend:SI (subreg:QI (reg:SI 564) 0))) "../System/ray_funkcije.c":426:36 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 564)
        (nil)))
(debug_insn 629 628 630 24 (var_location:QI d (subreg:QI (reg/v:SI 264 [ d ]) 0)) -1
     (nil))
(debug_insn 630 629 612 24 (debug_marker) "../System/ray_funkcije.c":426:24 -1
     (nil))
(insn 612 630 613 24 (set (reg:SI 554)
        (fix:SI (fix:SF (reg:SF 144 [ _45 ])))) "../System/ray_funkcije.c":427:14 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 144 [ _45 ])
        (nil)))
(insn 613 612 620 24 (set (reg:SI 146 [ _47 ])
        (div:SI (reg:SI 554)
            (reg:SI 139 [ Blocksize.77_39 ]))) "../System/ray_funkcije.c":427:44 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 554)
        (nil)))
(insn 620 613 631 24 (set (reg:SI 561)
        (plus:SI (mult:SI (reg:SI 560)
                (reg:SI 146 [ _47 ]))
            (reg/f:SI 744))) "../System/ray_funkcije.c":427:57 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 146 [ _47 ])
        (nil)))
(insn 631 620 616 24 (set (reg:SF 154 [ _56 ])
        (float:SF (reg/v:SI 264 [ d ]))) "../System/ray_funkcije.c":426:26 809 {*floatsisf2_vfp}
     (nil))
(insn 616 631 617 24 (set (reg:SI 556)
        (fix:SI (fix:SF (reg:SF 149 [ _51 ])))) "../System/ray_funkcije.c":427:59 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 149 [ _51 ])
        (nil)))
(insn 617 616 622 24 (set (reg:SI 558)
        (div:SI (reg:SI 556)
            (reg:SI 139 [ Blocksize.77_39 ]))) "../System/ray_funkcije.c":428:27 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 556)
        (nil)))
(insn 622 617 624 24 (set (reg:SI 563 [ map[_47][_53] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 561)
                    (reg:SI 558)) [0 map[_47][_53]+0 S1 A8]))) "../System/ray_funkcije.c":427:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 561)
        (expr_list:REG_DEAD (reg:SI 558)
            (nil))))
(jump_insn 624 622 625 24 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 563 [ map[_47][_53] ])
                        (const_int 0 [0]))
                    (label_ref:SI 1452)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":427:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 563 [ map[_47][_53] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 1452)
(note 625 624 1819 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 1819 625 1820 25 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 154 [ _56 ])
            (reg:SF 738 [ MEM[base: _419, offset: 36B] ]))) "../System/ray_funkcije.c":426:4 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1820 1819 634 25 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":426:4 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 634 1820 1444 25 (set (pc)
        (if_then_else (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 632)
            (pc))) "../System/ray_funkcije.c":426:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 632)
(note 1444 634 9 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 9 1444 1724 26 (set (reg/v:SI 246 [ draw ])
        (const_int 1 [0x1])) "../System/ray_funkcije.c":402:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1724 9 1725 26 (set (pc)
        (label_ref 635)) 284 {*arm_jump}
     (nil)
 -> 635)
(barrier 1725 1724 1723)
(code_label 1723 1725 1447 27 248 (nil) [1 uses])
(note 1447 1723 8 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 8 1447 1726 27 (set (reg/v:SI 246 [ draw ])
        (const_int 1 [0x1])) "../System/ray_funkcije.c":402:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1726 8 1727 27 (set (pc)
        (label_ref 635)) 284 {*arm_jump}
     (nil)
 -> 635)
(barrier 1727 1726 1452)
(code_label 1452 1727 1451 28 216 (nil) [1 uses])
(note 1451 1452 7 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 7 1451 635 28 (set (reg/v:SI 246 [ draw ])
        (const_int 0 [0])) "../System/ray_funkcije.c":429:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 635 7 636 29 165 (nil) [2 uses])
(note 636 635 649 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 649 636 660 29 NOTE_INSN_DELETED)
(note 660 649 661 29 NOTE_INSN_DELETED)
(note 661 660 637 29 NOTE_INSN_DELETED)
(debug_insn 637 661 638 29 (var_location:QI draw (subreg:QI (reg/v:SI 246 [ draw ]) 0)) -1
     (nil))
(debug_insn 638 637 647 29 (debug_marker) "../System/ray_funkcije.c":435:4 -1
     (nil))
(insn 647 638 639 29 (set (reg:SF 16 s0)
        (reg/v:SF 248 [ angleDiff ])) "../System/ray_funkcije.c":439:26 737 {*thumb2_movsf_vfp}
     (nil))
(insn 639 647 1584 29 (set (reg:SI 155 [ _57 ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 24 [0x18])) [0 MEM[base: _419, offset: 24B]+0 S1 A32]))) "../System/ray_funkcije.c":435:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 1584 639 1585 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 155 [ _57 ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":436:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _57 ])
        (nil)))
(insn 1585 1584 645 29 (set (reg/v:SI 246 [ draw ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 246 [ draw ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":436:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 645 1585 646 29 (var_location:QI draw (subreg:QI (reg/v:SI 246 [ draw ]) 0)) -1
     (nil))
(debug_insn 646 645 648 29 (debug_marker) "../System/ray_funkcije.c":439:4 -1
     (nil))
(call_insn/u 648 646 1662 29 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":439:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1662 648 650 29 (set (reg:SF 802)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":439:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 650 1662 651 29 (set (reg/v:SF 265 [ factor ])
        (mult:SF (reg:SF 802)
            (reg:SF 738 [ MEM[base: _419, offset: 36B] ]))) "../System/ray_funkcije.c":439:10 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 802)
        (nil)))
(debug_insn 651 650 652 29 (var_location:SF factor (reg/v:SF 265 [ factor ])) "../System/ray_funkcije.c":439:10 -1
     (nil))
(debug_insn 652 651 653 29 (debug_marker) "../System/ray_funkcije.c":440:4 -1
     (nil))
(insn 653 652 654 29 (set (reg:SF 0 r0)
        (reg/v:SF 265 [ factor ])) "../System/ray_funkcije.c":440:14 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 654 653 1627 29 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":440:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1627 654 659 29 (set (reg:DF 2 r2)
        (reg:DF 776)) "../System/ray_funkcije.c":440:6 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 659 1627 1663 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmple") [flags 0x41]  <function_decl 0000000005c75b00 __aeabi_dcmple>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":440:6 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmple") [flags 0x41]  <function_decl 0000000005c75b00 __aeabi_dcmple>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1663 659 662 29 (set (reg:SI 803)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":440:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 662 1663 663 29 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 803)
                        (const_int 0 [0]))
                    (label_ref:SI 1456)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":440:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 803)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1456)
(note 663 662 664 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 664 663 665 30 (var_location:SF factor (reg/v:SF 265 [ factor ])) -1
     (nil))
(debug_insn 665 664 666 30 (debug_marker) "../System/ray_funkcije.c":441:4 -1
     (nil))
(insn 666 665 667 30 (set (reg:SF 568)
        (const_double:SF 1.5e+1 [0x0.fp+4])) "../System/ray_funkcije.c":441:10 737 {*thumb2_movsf_vfp}
     (nil))
(insn 667 666 668 30 (set (reg/v:SF 249 [ scaling ])
        (div:SF (reg:SF 568)
            (reg/v:SF 265 [ factor ]))) "../System/ray_funkcije.c":441:10 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 568)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.5e+1 [0x0.fp+4])
                (reg/v:SF 265 [ factor ]))
            (nil))))
(debug_insn 668 667 669 30 (var_location:SF scaling (reg/v:SF 249 [ scaling ])) "../System/ray_funkcije.c":441:10 -1
     (nil))
(debug_insn 669 668 670 30 (debug_marker) "../System/ray_funkcije.c":442:4 -1
     (nil))
(insn 670 669 1817 30 (set (reg:SF 569)
        (const_double:SF 7.0e+0 [0x0.ep+3])) "../System/ray_funkcije.c":442:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1817 670 1818 30 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 249 [ scaling ])
            (reg:SF 569))) "../System/ray_funkcije.c":442:7 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1818 1817 672 30 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":442:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 672 1818 673 30 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1460)
            (pc))) "../System/ray_funkcije.c":442:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1460)
(note 673 672 674 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 674 673 1815 31 (debug_marker) "../System/ray_funkcije.c":443:9 -1
     (nil))
(insn 1815 674 1816 31 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 265 [ factor ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":443:11 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1816 1815 677 31 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":443:11 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 677 1816 678 31 (set (pc)
        (if_then_else (le (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1464)
            (pc))) "../System/ray_funkcije.c":443:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 1464)
(note 678 677 679 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 679 678 680 32 (set (reg:SF 571)
        (const_double:SF 6.6666670143604278564453125e-2 [0x0.888889p-3])) "../System/ray_funkcije.c":451:12 737 {*thumb2_movsf_vfp}
     (nil))
(insn 680 679 1728 32 (set (reg:SF 302 [ _440 ])
        (mult:SF (reg/v:SF 265 [ factor ])
            (reg:SF 571))) "../System/ray_funkcije.c":451:12 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 571)
        (expr_list:REG_DEAD (reg/v:SF 265 [ factor ])
            (expr_list:REG_EQUAL (mult:SF (reg/v:SF 265 [ factor ])
                    (const_double:SF 6.6666670143604278564453125e-2 [0x0.888889p-3]))
                (nil)))))
(jump_insn 1728 680 1729 32 (set (pc)
        (label_ref 681)) 284 {*arm_jump}
     (nil)
 -> 681)
(barrier 1729 1728 1456)
(code_label 1456 1729 1455 33 217 (nil) [1 uses])
(note 1455 1456 13 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 13 1455 14 33 (set (reg:SF 302 [ _440 ])
        (const_double:SF 1.4285714924335479736328125e-1 [0x0.924925p-2])) 737 {*thumb2_movsf_vfp}
     (nil))
(insn 14 13 1730 33 (set (reg/v:SF 249 [ scaling ])
        (const_double:SF 7.0e+0 [0x0.ep+3])) "../System/ray_funkcije.c":442:29 737 {*thumb2_movsf_vfp}
     (nil))
(jump_insn 1730 14 1731 33 (set (pc)
        (label_ref 681)) 284 {*arm_jump}
     (nil)
 -> 681)
(barrier 1731 1730 1460)
(code_label 1460 1731 1459 34 218 (nil) [1 uses])
(note 1459 1460 11 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 11 1459 12 34 (set (reg:SF 302 [ _440 ])
        (const_double:SF 1.4285714924335479736328125e-1 [0x0.924925p-2])) 737 {*thumb2_movsf_vfp}
     (nil))
(insn 12 11 1732 34 (set (reg/v:SF 249 [ scaling ])
        (reg:SF 569)) "../System/ray_funkcije.c":442:29 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 569)
        (expr_list:REG_EQUAL (const_double:SF 7.0e+0 [0x0.ep+3])
            (nil))))
(jump_insn 1732 12 1733 34 (set (pc)
        (label_ref 681)) 284 {*arm_jump}
     (nil)
 -> 681)
(barrier 1733 1732 1464)
(code_label 1464 1733 1463 35 219 (nil) [1 uses])
(note 1463 1464 16 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 16 1463 15 35 (set (reg/v:SF 249 [ scaling ])
        (const_double:SF 2.0000000298023223876953125e-1 [0x0.cccccdp-2])) "../System/ray_funkcije.c":443:34 737 {*thumb2_movsf_vfp}
     (nil))
(insn 15 16 681 35 (set (reg:SF 302 [ _440 ])
        (const_double:SF 5.0e+0 [0x0.ap+3])) 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 681 15 682 36 169 (nil) [3 uses])
(note 682 681 697 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 697 682 698 36 NOTE_INSN_DELETED)
(note 698 697 683 36 NOTE_INSN_DELETED)
(debug_insn 683 698 684 36 (var_location:SF factor (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 684 683 685 36 (var_location:SF scaling (reg/v:SF 249 [ scaling ])) -1
     (nil))
(debug_insn 685 684 686 36 (debug_marker) "../System/ray_funkcije.c":445:4 -1
     (nil))
(insn 686 685 687 36 (set (reg:SI 158 [ _60 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 22 [0x16])) [5 MEM[base: _419, offset: 22B]+0 S2 A16]))) "../System/ray_funkcije.c":445:50 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(debug_insn 687 686 688 36 (var_location:SI D#52 (zero_extend:SI (subreg:HI (reg:SI 158 [ _60 ]) 0))) "../System/ray_funkcije.c":445:50 -1
     (nil))
(debug_insn 688 687 689 36 (var_location:SF D#51 (float:SF (debug_expr:SI D#52))) "../System/ray_funkcije.c":445:38 -1
     (nil))
(debug_insn 689 688 690 36 (var_location:SF D#50 (mult:SF (debug_expr:SF D#51)
        (const_double:SF 5.0e-1 [0x0.8p+0]))) -1
     (nil))
(debug_insn 690 689 691 36 (var_location:SF D#49 (mult:SF (reg/v:SF 249 [ scaling ])
        (debug_expr:SF D#50))) "../System/ray_funkcije.c":445:57 -1
     (nil))
(debug_insn 691 690 692 36 (var_location:SF sy (minus:SF (const_double:SF 1.2e+2 [0x0.fp+7])
        (debug_expr:SF D#49))) "../System/ray_funkcije.c":445:10 -1
     (nil))
(debug_insn 692 691 694 36 (debug_marker) "../System/ray_funkcije.c":446:4 -1
     (nil))
(insn 694 692 695 36 (set (reg:DF 2 r2)
        (const_double:DF 5.23598333333333276762289187900023534893989562988e-1 [0x0.860a8a55e82248p+0])) "../System/ray_funkcije.c":446:7 739 {*thumb2_movdf_vfp}
     (nil))
(insn 695 694 696 36 (set (reg:DF 0 r0)
        (reg:DF 138 [ _37 ])) "../System/ray_funkcije.c":446:7 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 696 695 1664 36 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":446:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 0000000005c75d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1664 696 699 36 (set (reg:SI 804)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":446:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 699 1664 703 36 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 804)
                        (const_int 0 [0]))
                    (label_ref:SI 714)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":446:7 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 804)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 714)
(note 703 699 704 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 704 703 706 37 (debug_marker) "../System/ray_funkcije.c":447:5 -1
     (nil))
(insn 706 704 705 37 (set (reg:DF 0 r0)
        (reg:DF 138 [ _37 ])) "../System/ray_funkcije.c":447:15 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 138 [ _37 ])
        (nil)))
(insn 705 706 707 37 (set (reg:DF 2 r2)
        (const_double:DF 6.28317999999999976523668010486289858818054199219e+0 [0x0.c90fcf80dc337p+3])) "../System/ray_funkcije.c":447:15 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 707 705 710 37 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":447:15 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 710 707 1665 37 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":447:15 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1665 710 711 37 (set (reg:SF 805)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":447:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 711 1665 713 37 (set (reg/v:SF 248 [ angleDiff ])
        (reg:SF 805)) "../System/ray_funkcije.c":447:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 805)
        (nil)))
(debug_insn 713 711 714 37 (var_location:SF angleDiff (reg/v:SF 248 [ angleDiff ])) "../System/ray_funkcije.c":447:15 -1
     (nil))
(code_label 714 713 715 38 170 (nil) [1 uses])
(note 715 714 728 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 728 715 740 38 NOTE_INSN_DELETED)
(note 740 728 743 38 NOTE_INSN_DELETED)
(note 743 740 716 38 NOTE_INSN_DELETED)
(debug_insn 716 743 717 38 (var_location:SF angleDiff (reg/v:SF 248 [ angleDiff ])) -1
     (nil))
(debug_insn 717 716 722 38 (debug_marker) "../System/ray_funkcije.c":448:4 -1
     (nil))
(insn 722 717 723 38 (set (reg:SF 20 s4)
        (reg/v:SF 248 [ angleDiff ])) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 248 [ angleDiff ])
        (nil)))
(insn 723 722 724 38 (set (reg:SF 19 s3)
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (nil))
(insn 724 723 725 38 (set (reg:SF 18 s2)
        (const_double:SF 1.0471966266632080078125e+0 [0x0.860a8ap+1])) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (nil))
(insn 725 724 726 38 (set (reg:SF 17 s1)
        (const_double:SF 5.2359831333160400390625e-1 [0x0.860a8ap+0])) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (nil))
(insn 726 725 727 38 (set (reg:SF 16 s0)
        (const_double:SF -5.2359831333160400390625e-1 [-0x0.860a8ap+0])) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn 727 726 1666 38 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("map_range") [flags 0x41]  <function_decl 0000000005e4c600 map_range>) [0 map_range S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":448:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SF 20 s4)
        (expr_list:REG_DEAD (reg:SF 19 s3)
            (expr_list:REG_DEAD (reg:SF 18 s2)
                (expr_list:REG_DEAD (reg:SF 17 s1)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("map_range") [flags 0x41]  <function_decl 0000000005e4c600 map_range>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (expr_list:SF (use (reg:SF 17 s1))
                (expr_list:SF (use (reg:SF 18 s2))
                    (expr_list:SF (use (reg:SF 19 s3))
                        (expr_list:SF (use (reg:SF 20 s4))
                            (nil))))))))
(insn 1666 727 732 38 (set (reg:SF 806)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 732 1666 729 38 (set (reg:SF 0 r0)
        (reg:SF 806)) "../System/ray_funkcije.c":448:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 806)
        (nil)))
(insn 729 732 730 38 (set (reg:SI 580 [ MEM[base: _419, offset: 20B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 20 [0x14])) [5 MEM[base: _419, offset: 20B]+0 S2 A32]))) "../System/ray_funkcije.c":449:51 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 730 729 731 38 (set (reg:SF 581)
        (float:SF (reg:SI 580 [ MEM[base: _419, offset: 20B] ]))) "../System/ray_funkcije.c":449:39 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 580 [ MEM[base: _419, offset: 20B] ])
        (nil)))
(insn 731 730 733 38 (set (reg:SF 168 [ _72 ])
        (mult:SF (reg:SF 581)
            (reg/v:SF 249 [ scaling ]))) "../System/ray_funkcije.c":449:39 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 581)
        (nil)))
(call_insn/u 733 731 735 38 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":448:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 735 733 737 38 (set (reg:DF 2 r2)
        (const_double:DF 2.29183311635191131472311099059879779815673828125e+2 [0x0.e52eed82e61f48p+8])) "../System/ray_funkcije.c":449:18 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 737 735 1667 38 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":449:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1667 737 739 38 (set (reg:DF 807)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":449:18 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 739 1667 738 38 (set (reg:SF 585)
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":449:58 737 {*thumb2_movsf_vfp}
     (nil))
(insn 738 739 741 38 (set (reg:DF 583)
        (reg:DF 807)) "../System/ray_funkcije.c":449:18 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 807)
        (nil)))
(insn 741 738 742 38 (set (reg:SF 0 r0)
        (mult:SF (reg:SF 168 [ _72 ])
            (reg:SF 585))) "../System/ray_funkcije.c":449:58 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 585)
        (nil)))
(call_insn/u 742 741 1668 38 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":449:58 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1668 742 744 38 (set (reg:DF 808)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":449:58 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 744 1668 745 38 (set (reg:DF 2 r2)
        (reg:DF 808)) "../System/ray_funkcije.c":449:29 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 808)
        (nil)))
(insn 745 744 746 38 (set (reg:DF 0 r0)
        (reg:DF 583)) "../System/ray_funkcije.c":449:29 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 583)
        (nil)))
(call_insn/u 746 745 749 38 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":449:29 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005c75700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 749 746 1669 38 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":448:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1669 749 750 38 (set (reg:SF 809)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":448:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 750 1669 752 38 (set (reg/v:SF 267 [ sx ])
        (reg:SF 809)) "../System/ray_funkcije.c":448:10 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 809)
        (nil)))
(debug_insn 752 750 753 38 (var_location:SF sx (reg/v:SF 267 [ sx ])) "../System/ray_funkcije.c":448:10 -1
     (nil))
(debug_insn 753 752 766 38 (debug_marker) "../System/ray_funkcije.c":450:4 -1
     (nil))
(insn 766 753 754 38 (set (reg:SF 592)
        (const_double:SF 1.2e+2 [0x0.fp+7])) "../System/ray_funkcije.c":455:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 754 766 755 38 (set (reg/f:SI 589)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../System/ray_funkcije.c":450:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 755 754 756 38 (set (mem/c:SF (reg/f:SI 589) [1 sprite_x+0 S4 A32])
        (reg/v:SF 267 [ sx ])) "../System/ray_funkcije.c":450:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 589)
        (nil)))
(debug_insn 756 755 757 38 (debug_marker) "../System/ray_funkcije.c":451:4 -1
     (nil))
(debug_insn 757 756 758 38 (var_location:SF D#41 (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
        (reg/v:SF 249 [ scaling ]))) "../System/ray_funkcije.c":451:12 -1
     (nil))
(debug_insn 758 757 759 38 (var_location:SF tx_step (debug_expr:SF D#41)) "../System/ray_funkcije.c":451:12 -1
     (nil))
(debug_insn 759 758 760 38 (debug_marker) "../System/ray_funkcije.c":452:4 -1
     (nil))
(debug_insn 760 759 761 38 (var_location:SF ty_step (debug_expr:SF D#41)) "../System/ray_funkcije.c":452:12 -1
     (nil))
(debug_insn 761 760 762 38 (debug_marker) "../System/ray_funkcije.c":453:4 -1
     (nil))
(insn 762 761 764 38 (set (reg/f:SI 590)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/ray_funkcije.c":453:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 764 762 765 38 (set (mem/c:QI (reg/f:SI 590) [0 sprite_draw+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 246 [ draw ]) 0)) "../System/ray_funkcije.c":453:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 590)
        (nil)))
(debug_insn 765 764 1813 38 (debug_marker) "../System/ray_funkcije.c":455:4 -1
     (nil))
(insn 1813 765 1814 38 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 267 [ sx ])
            (reg:SF 592))) "../System/ray_funkcije.c":455:7 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1814 1813 768 38 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":455:7 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 768 1814 772 38 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 798)
            (pc))) "../System/ray_funkcije.c":455:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 798)
(note 772 768 773 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 773 772 1811 39 (set (reg:SF 593)
        (plus:SF (reg:SF 168 [ _72 ])
            (reg/v:SF 267 [ sx ]))) "../System/ray_funkcije.c":456:11 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 168 [ _72 ])
        (nil)))
(insn 1811 773 1812 39 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 593)
            (reg:SF 592))) "../System/ray_funkcije.c":456:5 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 593)
        (expr_list:REG_DEAD (reg:SF 592)
            (nil))))
(insn 1812 1811 776 39 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":456:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 776 1812 780 39 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 798)
            (pc))) "../System/ray_funkcije.c":456:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 798)
(note 780 776 781 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 781 780 782 40 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 246 [ draw ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":457:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 782 781 783 40 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1405)
            (pc))) "../System/ray_funkcije.c":457:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1405)
(note 783 782 786 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 786 783 787 41 (set (reg:SI 595 [ MEM[base: _419, offset: 28B] ])
        (mem:SI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 28 [0x1c])) [3 MEM[base: _419, offset: 28B]+0 S4 A32])) "../System/ray_funkcije.c":457:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 787 786 788 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 595 [ MEM[base: _419, offset: 28B] ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":457:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 595 [ MEM[base: _419, offset: 28B] ])
        (nil)))
(jump_insn 788 787 789 41 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1396)
            (pc))) "../System/ray_funkcije.c":457:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 1396)
(note 789 788 790 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 790 789 792 42 (debug_marker) "../System/ray_funkcije.c":459:6 -1
     (nil))
(insn 792 790 793 42 (set (mem:SI (reg:SI 306 [ ivtmp.180 ]) [3 MEM[base: _419, offset: 0B]+0 S4 A32])
        (reg/v:SI 246 [ draw ])) "../System/ray_funkcije.c":459:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 793 792 794 42 (debug_marker) "../System/ray_funkcije.c":463:5 -1
     (nil))
(debug_insn 794 793 795 42 (var_location:QI indicate_led (const_int 1 [0x1])) -1
     (nil))
(debug_insn 795 794 17 42 (debug_marker) "../System/ray_funkcije.c":467:4 -1
     (nil))
(insn 17 795 1734 42 (set (reg/v:SI 245 [ indicate_led ])
        (reg/v:SI 246 [ draw ])) "../System/ray_funkcije.c":463:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 246 [ draw ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(jump_insn 1734 17 1735 42 (set (pc)
        (label_ref 807)) 284 {*arm_jump}
     (nil)
 -> 807)
(barrier 1735 1734 798)
(code_label 798 1735 799 43 172 (nil) [2 uses])
(note 799 798 800 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 800 799 801 43 (debug_marker) "../System/ray_funkcije.c":465:5 -1
     (nil))
(insn 801 800 802 43 (set (reg:SI 597)
        (const_int 0 [0])) "../System/ray_funkcije.c":465:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 802 801 803 43 (set (mem:SI (reg:SI 306 [ ivtmp.180 ]) [3 MEM[base: _419, offset: 0B]+0 S4 A32])
        (reg:SI 597)) "../System/ray_funkcije.c":465:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 597)
        (nil)))
(debug_insn 803 802 804 43 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 804 803 805 43 (debug_marker) "../System/ray_funkcije.c":467:4 -1
     (nil))
(insn 805 804 806 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 246 [ draw ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":467:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 246 [ draw ])
        (nil)))
(jump_insn 806 805 1573 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 807)
            (pc))) "../System/ray_funkcije.c":467:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1145324 (nil)))
 -> 807)
(note 1573 806 1559 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 1559 1573 1736 44 (set (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 36 [0x24])) [1 MEM[base: _419, offset: 36B]+0 S4 A32])) 737 {*thumb2_movsf_vfp}
     (nil))
(jump_insn 1736 1559 1737 44 (set (pc)
        (label_ref 1161)) 284 {*arm_jump}
     (nil)
 -> 1161)
(barrier 1737 1736 807)
(code_label 807 1737 808 45 177 (nil) [3 uses])
(note 808 807 809 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 809 808 810 45 NOTE_INSN_DELETED)
(note 810 809 811 45 NOTE_INSN_DELETED)
(note 811 810 812 45 NOTE_INSN_DELETED)
(insn 812 811 813 45 (set (reg:SF 600)
        (mult:SF (float:SF (reg:SI 158 [ _60 ]))
            (const_double:SF 5.0e-1 [0x0.8p+0]))) "../System/ray_funkcije.c":445:10 832 {*combine_vcvt_f32_s32}
     (expr_list:REG_DEAD (reg:SI 158 [ _60 ])
        (nil)))
(insn 813 812 821 45 (set (reg:SF 602)
        (const_double:SF 1.2e+2 [0x0.fp+7])) "../System/ray_funkcije.c":445:10 737 {*thumb2_movsf_vfp}
     (nil))
(insn 821 813 814 45 (set (reg:SF 16 s0)
        (reg:SF 738 [ MEM[base: _419, offset: 36B] ])) "../System/ray_funkcije.c":469:17 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (nil)))
(insn 814 821 815 45 (set (reg/v:SF 266 [ sy ])
        (fma:SF (neg:SF (reg/v:SF 249 [ scaling ]))
            (reg:SF 600)
            (reg:SF 602))) "../System/ray_funkcije.c":445:10 791 {*fmsubsf4}
     (expr_list:REG_DEAD (reg:SF 602)
        (expr_list:REG_DEAD (reg:SF 600)
            (nil))))
(debug_insn 815 814 816 45 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 816 815 817 45 (debug_marker) "../System/ray_funkcije.c":468:5 -1
     (nil))
(insn 817 816 819 45 (set (reg:SI 603)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":468:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 819 817 820 45 (set (mem:QI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 440 [0x1b8])) [0 MEM[base: _419, offset: 440B]+0 S1 A32])
        (subreg:QI (reg:SI 603) 0)) "../System/ray_funkcije.c":468:22 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 603)
        (nil)))
(debug_insn 820 819 822 45 (debug_marker) "../System/ray_funkcije.c":469:5 -1
     (nil))
(call_insn 822 820 1670 45 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("visibility") [flags 0x41]  <function_decl 0000000005e4c400 visibility>) [0 visibility S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":469:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("visibility") [flags 0x41]  <function_decl 0000000005e4c400 visibility>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1670 822 823 45 (set (reg:SF 810)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":469:17 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 823 1670 824 45 (set (reg/v:SF 268 [ vis ])
        (reg:SF 810)) "../System/ray_funkcije.c":469:17 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 810)
        (nil)))
(debug_insn 824 823 825 45 (var_location:SF vis (reg/v:SF 268 [ vis ])) "../System/ray_funkcije.c":469:17 -1
     (nil))
(debug_insn 825 824 826 45 (debug_marker) "../System/ray_funkcije.c":470:5 -1
     (nil))
(debug_insn 826 825 827 45 (var_location:SF add_red (const_double:SF 7.5e+1 [0x0.96p+7])) "../System/ray_funkcije.c":470:11 -1
     (nil))
(debug_insn 827 826 828 45 (debug_marker) "../System/ray_funkcije.c":472:5 -1
     (nil))
(debug_insn 828 827 829 45 (var_location:SI countx (const_int 0 [0])) "../System/ray_funkcije.c":472:9 -1
     (nil))
(debug_insn 829 828 830 45 (var_location:SI county (const_int 0 [0])) "../System/ray_funkcije.c":472:21 -1
     (nil))
(debug_insn 830 829 831 45 (debug_marker) "../System/ray_funkcije.c":473:5 -1
     (nil))
(debug_insn 831 830 832 45 (debug_marker) "../System/ray_funkcije.c":473:10 -1
     (nil))
(debug_insn 832 831 833 45 (var_location:SF y (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))
(debug_insn 833 832 834 45 (var_location:SI county (const_int 0 [0])) -1
     (nil))
(debug_insn 834 833 835 45 (debug_marker) "../System/ray_funkcije.c":473:23 -1
     (nil))
(insn 835 834 836 45 (set (reg:SI 304 [ prephitmp_453 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 22 [0x16])) [5 MEM[base: _419, offset: 22B]+0 S2 A16]))) "../System/ray_funkcije.c":473:37 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 836 835 1809 45 (set (reg:SF 741 [ _193 ])
        (float:SF (reg:SI 304 [ prephitmp_453 ]))) "../System/ray_funkcije.c":473:25 809 {*floatsisf2_vfp}
     (nil))
(insn 1809 836 1810 45 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 741 [ _193 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":473:5 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1810 1809 839 45 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":473:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 839 1810 843 45 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1738)
            (pc))) "../System/ray_funkcije.c":473:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 1738)
(note 843 839 22 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 22 843 906 46 (set (reg/v:SF 297 [ y ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":473:16 737 {*thumb2_movsf_vfp}
     (nil))
(insn 906 22 20 46 (set (reg:SF 769)
        (const_double:SF 1.8e+2 [0x0.b4p+8])) "../System/ray_funkcije.c":485:11 737 {*thumb2_movsf_vfp}
     (nil))
(insn 20 906 912 46 (set (reg:SF 770 [ _480 ])
        (const_double:SF 2.55e+2 [0x0.ffp+8])) 737 {*thumb2_movsf_vfp}
     (nil))
(insn 912 20 844 46 (set (reg:SF 771)
        (const_double:SF 7.5e+1 [0x0.96p+7])) "../System/ray_funkcije.c":485:16 737 {*thumb2_movsf_vfp}
     (nil))
(insn 844 912 1560 46 (set (reg:SI 310 [ prephitmp_470 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 20 [0x14])) [5 MEM[base: _419, offset: 20B]+0 S2 A32]))) "../System/ray_funkcije.c":475:38 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 1560 844 845 46 (set (reg:SF 742 [ _166 ])
        (float:SF (reg:SI 310 [ prephitmp_470 ]))) 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 310 [ prephitmp_470 ])
        (nil)))
(insn 845 1560 23 46 (set (reg:SI 319 [ prephitmp_491 ])
        (mem:SI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 28 [0x1c])) [3 MEM[base: _419, offset: 28B]+0 S4 A32])) "../System/ray_funkcije.c":503:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 845 1739 46 (set (reg/v:SI 293 [ county ])
        (const_int 0 [0])) "../System/ray_funkcije.c":472:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1739 23 1740 46 (set (pc)
        (label_ref 1039)) 284 {*arm_jump}
     (nil)
 -> 1039)
(barrier 1740 1739 1047)
(code_label 1047 1740 848 47 195 (nil) [2 uses])
(note 848 1047 849 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 849 848 18 47 (set (reg:SF 606)
        (float:SF (reg/v:SI 293 [ county ]))) "../System/ray_funkcije.c":495:25 809 {*floatsisf2_vfp}
     (nil))
(insn 18 849 850 47 (set (reg/v:SF 281 [ x ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/ray_funkcije.c":475:17 737 {*thumb2_movsf_vfp}
     (nil))
(insn 850 18 986 47 (set (reg:SF 193 [ _102 ])
        (plus:SF (reg:SF 606)
            (reg/v:SF 266 [ sy ]))) "../System/ray_funkcije.c":495:25 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 606)
        (nil)))
(insn 986 850 851 47 (set (reg:SI 764)
        (fix:SI (fix:SF (reg:SF 193 [ _102 ])))) "../System/ray_funkcije.c":496:9 805 {*truncsisf2_vfp}
     (nil))
(insn 851 986 1561 47 (set (reg:SI 303 [ _451 ])
        (fix:SI (fix:SF (reg/v:SF 297 [ y ])))) "../System/ray_funkcije.c":476:16 805 {*truncsisf2_vfp}
     (nil))
(insn 1561 851 19 47 (set (reg/f:SI 743)
        (symbol_ref:SI ("t_enemy") [flags 0x82]  <var_decl 0000000006be3f30 t_enemy>)) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 1561 1006 47 (set (reg/v:SI 280 [ countx ])
        (const_int 0 [0])) "../System/ray_funkcije.c":474:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 1006 19 852 48 190 (nil) [1 uses])
(note 852 1006 857 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 857 852 861 48 NOTE_INSN_DELETED)
(note 861 857 853 48 NOTE_INSN_DELETED)
(debug_insn 853 861 854 48 (var_location:SF x (reg/v:SF 281 [ x ])) -1
     (nil))
(debug_insn 854 853 855 48 (var_location:SI countx (reg/v:SI 280 [ countx ])) -1
     (nil))
(debug_insn 855 854 858 48 (debug_marker) "../System/ray_funkcije.c":476:7 -1
     (nil))
(insn 858 855 859 48 (set (reg:SI 608)
        (fix:SI (fix:SF (reg/v:SF 281 [ x ])))) "../System/ray_funkcije.c":476:45 805 {*truncsisf2_vfp}
     (nil))
(insn 859 858 862 48 (set (reg:SI 609)
        (plus:SI (mult:SI (reg:SI 303 [ _451 ])
                (reg:SI 304 [ prephitmp_453 ]))
            (reg:SI 608))) "../System/ray_funkcije.c":476:43 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 608)
        (nil)))
(insn 862 859 864 48 (set (reg:SI 612)
        (plus:SI (ashift:SI (reg:SI 609)
                (const_int 1 [0x1]))
            (reg:SI 609))) "../System/ray_funkcije.c":476:13 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 609)
        (nil)))
(debug_insn 864 862 865 48 (var_location:SI pixel (reg:SI 612)) "../System/ray_funkcije.c":476:13 -1
     (nil))
(debug_insn 865 864 871 48 (debug_marker) "../System/ray_funkcije.c":477:7 -1
     (nil))
(insn 871 865 867 48 (set (reg/f:SI 615)
        (plus:SI (reg/f:SI 743)
            (reg:SI 612))) "../System/ray_funkcije.c":478:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 612)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 612)
                (symbol_ref:SI ("t_enemy") [flags 0x82]  <var_decl 0000000006be3f30 t_enemy>))
            (nil))))
(insn 867 871 868 48 (set (reg/v:SI 273 [ red ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 743)
                    (reg:SI 612)) [0 t_enemy[pixel_247]+0 S1 A8]))) "../System/ray_funkcije.c":477:11 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 612)
                    (symbol_ref:SI ("t_enemy") [flags 0x82]  <var_decl 0000000006be3f30 t_enemy>)) [0 t_enemy[pixel_247]+0 S1 A8]))
        (nil)))
(debug_insn 868 867 869 48 (var_location:QI red (subreg:QI (reg/v:SI 273 [ red ]) 0)) "../System/ray_funkcije.c":477:11 -1
     (nil))
(debug_insn 869 868 872 48 (debug_marker) "../System/ray_funkcije.c":478:7 -1
     (nil))
(insn 872 869 873 48 (set (reg/v:SI 274 [ green ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 615)
                    (const_int 1 [0x1])) [0 t_enemy[_84]+0 S1 A8]))) "../System/ray_funkcije.c":478:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 873 872 874 48 (var_location:QI green (subreg:QI (reg/v:SI 274 [ green ]) 0)) "../System/ray_funkcije.c":478:13 -1
     (nil))
(debug_insn 874 873 877 48 (debug_marker) "../System/ray_funkcije.c":479:7 -1
     (nil))
(insn 877 874 878 48 (set (reg/v:SI 275 [ blue ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 615)
                    (const_int 2 [0x2])) [0 t_enemy[_85]+0 S1 A8]))) "../System/ray_funkcije.c":479:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 615)
        (nil)))
(debug_insn 878 877 879 48 (var_location:QI blue (subreg:QI (reg/v:SI 275 [ blue ]) 0)) "../System/ray_funkcije.c":479:12 -1
     (nil))
(debug_insn 879 878 880 48 (debug_marker) "../System/ray_funkcije.c":483:7 -1
     (nil))
(insn 880 879 881 48 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ red ])
            (const_int 188 [0xbc]))) "../System/ray_funkcije.c":483:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 881 880 882 48 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 891)
            (pc))) "../System/ray_funkcije.c":483:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 891)
(note 882 881 883 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(note 883 882 885 49 NOTE_INSN_DELETED)
(note 885 883 886 49 NOTE_INSN_DELETED)
(insn 886 885 887 49 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ior:SI (reg/v:SI 274 [ green ])
                        (reg/v:SI 275 [ blue ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":483:23 108 {*iorsi3_compare0_scratch}
     (nil))
(jump_insn 887 886 1741 49 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 1430)
            (pc))) "../System/ray_funkcije.c":483:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1430)
(note 1741 887 1742 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1742 1741 1743 50 (set (pc)
        (label_ref 996)) 284 {*arm_jump}
     (nil)
 -> 996)
(barrier 1743 1742 891)
(code_label 891 1743 892 51 181 (nil) [1 uses])
(note 892 891 893 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 893 892 896 51 (debug_marker) "../System/ray_funkcije.c":484:8 -1
     (nil))
(insn 896 893 897 51 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 319 [ prephitmp_491 ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":484:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 897 896 1437 51 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 902)
            (pc))) "../System/ray_funkcije.c":484:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 902)
(code_label 1437 897 898 52 214 (nil) [1 uses])
(note 898 1437 899 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 899 898 1744 52 (set (reg:SF 317 [ _480 ])
        (float:SF (reg/v:SI 273 [ red ]))) "../System/ray_funkcije.c":488:12 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SI 273 [ red ])
        (nil)))
(jump_insn 1744 899 1745 52 (set (pc)
        (label_ref 918)) 284 {*arm_jump}
     (nil)
 -> 918)
(barrier 1745 1744 902)
(code_label 902 1745 903 53 184 (nil) [1 uses])
(note 903 902 904 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 904 903 905 53 (debug_marker) "../System/ray_funkcije.c":485:9 -1
     (nil))
(insn 905 904 1807 53 (set (reg:SF 181 [ _88 ])
        (float:SF (reg/v:SI 273 [ red ]))) "../System/ray_funkcije.c":485:16 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SI 273 [ red ])
        (nil)))
(insn 1807 905 1808 53 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 181 [ _88 ])
            (reg:SF 769))) "../System/ray_funkcije.c":485:11 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1808 1807 908 53 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":485:11 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 908 1808 909 53 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1468)
            (pc))) "../System/ray_funkcije.c":485:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 414363460 (nil)))
 -> 1468)
(note 909 908 910 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 910 909 911 54 (debug_marker) "../System/ray_funkcije.c":486:14 -1
     (nil))
(debug_insn 911 910 913 54 (var_location:QI red (unsigned_fix:QI (plus:SF (reg:SF 181 [ _88 ])
            (const_double:SF 7.5e+1 [0x0.96p+7])))) "../System/ray_funkcije.c":486:18 -1
     (nil))
(insn 913 911 914 54 (set (reg:SF 622)
        (plus:SF (reg:SF 181 [ _88 ])
            (reg:SF 771))) "../System/ray_funkcije.c":485:16 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 181 [ _88 ])
        (expr_list:REG_EQUAL (plus:SF (reg:SF 181 [ _88 ])
                (const_double:SF 7.5e+1 [0x0.96p+7]))
            (nil))))
(insn 914 913 916 54 (set (reg:SI 625)
        (unsigned_fix:SI (fix:SF (reg:SF 622)))) "../System/ray_funkcije.c":486:18 807 {fixuns_truncsfsi2}
     (expr_list:REG_DEAD (reg:SF 622)
        (nil)))
(insn 916 914 917 54 (set (reg:SI 626 [ red ])
        (zero_extend:SI (subreg:QI (reg:SI 625) 0))) "../System/ray_funkcije.c":488:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 625)
        (nil)))
(insn 917 916 1746 54 (set (reg:SF 317 [ _480 ])
        (float:SF (reg:SI 626 [ red ]))) "../System/ray_funkcije.c":488:12 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 626 [ red ])
        (nil)))
(jump_insn 1746 917 1747 54 (set (pc)
        (label_ref 918)) 284 {*arm_jump}
     (nil)
 -> 918)
(barrier 1747 1746 1468)
(code_label 1468 1747 1467 55 220 (nil) [1 uses])
(note 1467 1468 1623 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 1623 1467 1748 55 (set (reg:SF 317 [ _480 ])
        (reg:SF 770 [ _480 ])) 737 {*thumb2_movsf_vfp}
     (nil))
(jump_insn 1748 1623 1749 55 (set (pc)
        (label_ref 918)) 284 {*arm_jump}
     (nil)
 -> 918)
(barrier 1749 1748 1480)
(code_label 1480 1749 1479 56 223 (nil) [1 uses])
(note 1479 1480 1624 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 1624 1479 918 56 (set (reg:SF 317 [ _480 ])
        (reg:SF 770 [ _480 ])) "../System/ray_funkcije.c":484:11 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 918 1624 919 57 185 (nil) [3 uses])
(note 919 918 920 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 920 919 921 57 (var_location:QI red (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 921 920 922 57 (debug_marker) "../System/ray_funkcije.c":488:8 -1
     (nil))
(debug_insn 922 921 923 57 (var_location:SF D#48 (clobber (const_int 0 [0]))) "../System/ray_funkcije.c":488:12 -1
     (nil))
(debug_insn 923 922 924 57 (var_location:QI red (unsigned_fix:QI (debug_expr:SF D#48))) "../System/ray_funkcije.c":488:12 -1
     (nil))
(debug_insn 924 923 925 57 (debug_marker) "../System/ray_funkcije.c":489:8 -1
     (nil))
(debug_insn 925 924 926 57 (var_location:SI D#47 (zero_extend:SI (subreg:QI (reg/v:SI 274 [ green ]) 0))) "../System/ray_funkcije.c":489:14 -1
     (nil))
(debug_insn 926 925 927 57 (var_location:SF D#46 (float:SF (debug_expr:SI D#47))) "../System/ray_funkcije.c":489:14 -1
     (nil))
(debug_insn 927 926 928 57 (var_location:SF D#45 (clobber (const_int 0 [0]))) "../System/ray_funkcije.c":489:14 -1
     (nil))
(debug_insn 928 927 929 57 (var_location:QI green (unsigned_fix:QI (debug_expr:SF D#45))) "../System/ray_funkcije.c":489:14 -1
     (nil))
(debug_insn 929 928 930 57 (debug_marker) "../System/ray_funkcije.c":490:8 -1
     (nil))
(debug_insn 930 929 931 57 (var_location:SI D#44 (zero_extend:SI (subreg:QI (reg/v:SI 275 [ blue ]) 0))) "../System/ray_funkcije.c":490:13 -1
     (nil))
(debug_insn 931 930 932 57 (var_location:SF D#43 (float:SF (debug_expr:SI D#44))) "../System/ray_funkcije.c":490:13 -1
     (nil))
(debug_insn 932 931 933 57 (var_location:SF D#42 (clobber (const_int 0 [0]))) "../System/ray_funkcije.c":490:13 -1
     (nil))
(debug_insn 933 932 934 57 (var_location:QI blue (unsigned_fix:QI (debug_expr:SF D#42))) "../System/ray_funkcije.c":490:13 -1
     (nil))
(debug_insn 934 933 935 57 (debug_marker) "../System/ray_funkcije.c":494:8 -1
     (nil))
(insn 935 934 936 57 (set (reg:SF 627)
        (float:SF (reg/v:SI 280 [ countx ]))) "../System/ray_funkcije.c":494:15 809 {*floatsisf2_vfp}
     (nil))
(insn 936 935 1805 57 (set (reg:SF 191 [ _100 ])
        (plus:SF (reg:SF 627)
            (reg/v:SF 267 [ sx ]))) "../System/ray_funkcije.c":494:15 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 627)
        (nil)))
(insn 1805 936 1806 57 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 191 [ _100 ])
            (reg:SF 777))) "../System/ray_funkcije.c":494:11 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1806 1805 939 57 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":494:11 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 939 1806 943 57 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 996)
            (pc))) "../System/ray_funkcije.c":494:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 996)
(note 943 939 1803 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 1803 943 1804 58 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 191 [ _100 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":494:35 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1804 1803 946 58 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":494:35 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 946 1804 950 58 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 996)
            (pc))) "../System/ray_funkcije.c":494:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 996)
(note 950 946 1801 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 1801 950 1802 59 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 193 [ _102 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":495:19 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1802 1801 953 59 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":495:19 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 953 1802 957 59 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 996)
            (pc))) "../System/ray_funkcije.c":495:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 996)
(note 957 953 1799 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 1799 957 1800 60 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 193 [ _102 ])
            (reg:SF 777))) "../System/ray_funkcije.c":495:38 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1800 1799 960 60 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":495:38 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 960 1800 964 60 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 996)
            (pc))) "../System/ray_funkcije.c":495:38 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 996)
(note 964 960 972 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 972 964 975 61 NOTE_INSN_DELETED)
(note 975 972 979 61 NOTE_INSN_DELETED)
(note 979 975 984 61 NOTE_INSN_DELETED)
(note 984 979 985 61 NOTE_INSN_DELETED)
(note 985 984 987 61 NOTE_INSN_DELETED)
(note 987 985 965 61 NOTE_INSN_DELETED)
(debug_insn 965 987 966 61 (debug_marker) "../System/ray_funkcije.c":496:9 -1
     (nil))
(insn 966 965 968 61 (set (reg:SF 632)
        (float:SF (reg/v:SI 274 [ green ]))) "../System/ray_funkcije.c":489:14 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SI 274 [ green ])
        (nil)))
(insn 968 966 967 61 (set (reg:SF 633)
        (float:SF (reg/v:SI 275 [ blue ]))) "../System/ray_funkcije.c":490:13 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SI 275 [ blue ])
        (nil)))
(insn 967 968 973 61 (set (reg:SF 186 [ _95 ])
        (mult:SF (reg:SF 632)
            (reg/v:SF 268 [ vis ]))) "../System/ray_funkcije.c":489:14 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 632)
        (nil)))
(insn 973 967 969 61 (set (reg:SI 638)
        (unsigned_fix:SI (fix:SF (reg:SF 186 [ _95 ])))) "../System/ray_funkcije.c":489:14 807 {fixuns_truncsfsi2}
     (expr_list:REG_DEAD (reg:SF 186 [ _95 ])
        (nil)))
(insn 969 973 970 61 (set (reg:SF 189 [ _98 ])
        (mult:SF (reg:SF 633)
            (reg/v:SF 268 [ vis ]))) "../System/ray_funkcije.c":490:13 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 633)
        (nil)))
(insn 970 969 976 61 (set (reg:SI 635)
        (unsigned_fix:SI (fix:SF (reg:SF 189 [ _98 ])))) "../System/ray_funkcije.c":490:13 807 {fixuns_truncsfsi2}
     (expr_list:REG_DEAD (reg:SF 189 [ _98 ])
        (nil)))
(insn 976 970 977 61 (set (reg:SF 640)
        (mult:SF (reg/v:SF 268 [ vis ])
            (reg:SF 317 [ _480 ]))) "../System/ray_funkcije.c":488:12 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 317 [ _480 ])
        (nil)))
(insn 977 976 980 61 (set (reg:SI 642)
        (unsigned_fix:SI (fix:SF (reg:SF 640)))) "../System/ray_funkcije.c":488:12 807 {fixuns_truncsfsi2}
     (expr_list:REG_DEAD (reg:SF 640)
        (nil)))
(insn 980 977 981 61 (set (reg:SI 2 r2)
        (zero_extend:SI (subreg:QI (reg:SI 635) 0))) "../System/ray_funkcije.c":496:56 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 635)
        (nil)))
(insn 981 980 982 61 (set (reg:SI 1 r1)
        (zero_extend:SI (subreg:QI (reg:SI 638) 0))) "../System/ray_funkcije.c":496:56 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 638)
        (nil)))
(insn 982 981 983 61 (set (reg:SI 0 r0)
        (zero_extend:SI (subreg:QI (reg:SI 642) 0))) "../System/ray_funkcije.c":496:56 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 642)
        (nil)))
(call_insn 983 982 1671 61 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":496:56 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e4c300 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 1671 983 988 61 (set (reg:SI 811)
        (reg:SI 0 r0)) "../System/ray_funkcije.c":496:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 988 1671 990 61 (set (reg:SI 2 r2)
        (zero_extend:SI (subreg:HI (reg:SI 811) 0))) "../System/ray_funkcije.c":496:9 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 811)
        (nil)))
(insn 990 988 989 61 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg:SF 191 [ _100 ])))) "../System/ray_funkcije.c":496:9 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 191 [ _100 ])
        (nil)))
(insn 989 990 991 61 (set (reg:SI 1 r1)
        (reg:SI 764)) "../System/ray_funkcije.c":496:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 991 989 992 61 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat") [flags 0x41]  <function_decl 0000000005e0e300 narisi_velik_kvadrat>) [0 narisi_velik_kvadrat S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":496:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat") [flags 0x41]  <function_decl 0000000005e0e300 narisi_velik_kvadrat>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(insn 992 991 1562 61 (set (reg:SI 310 [ prephitmp_470 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 20 [0x14])) [5 MEM[base: _419, offset: 20B]+0 S2 A32]))) "../System/ray_funkcije.c":475:38 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 1562 992 993 61 (set (reg:SF 742 [ _166 ])
        (float:SF (reg:SI 310 [ prephitmp_470 ]))) 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 310 [ prephitmp_470 ])
        (nil)))
(insn 993 1562 995 61 (set (reg:SI 304 [ prephitmp_453 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 22 [0x16])) [5 MEM[base: _419, offset: 22B]+0 S2 A16]))) "../System/ray_funkcije.c":473:37 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 995 993 996 61 (set (reg:SI 319 [ prephitmp_491 ])
        (mem:SI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 28 [0x1c])) [3 MEM[base: _419, offset: 28B]+0 S4 A32])) "../System/ray_funkcije.c":503:19 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 996 995 997 62 183 (nil) [5 uses])
(note 997 996 998 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 998 997 1002 62 (debug_marker) "../System/ray_funkcije.c":498:7 -1
     (nil))
(insn 1002 998 999 62 (set (reg/v:SF 281 [ x ])
        (plus:SF (reg/v:SF 281 [ x ])
            (reg:SF 302 [ _440 ]))) "../System/ray_funkcije.c":475:48 758 {*addsf3_vfp}
     (nil))
(insn 999 1002 1000 62 (set (reg/v:SI 280 [ countx ])
        (plus:SI (reg/v:SI 280 [ countx ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":498:13 7 {*arm_addsi3}
     (nil))
(debug_insn 1000 999 1001 62 (var_location:SI countx (reg/v:SI 280 [ countx ])) "../System/ray_funkcije.c":498:13 -1
     (nil))
(debug_insn 1001 1000 1003 62 (debug_marker) "../System/ray_funkcije.c":475:46 -1
     (nil))
(debug_insn 1003 1001 1004 62 (var_location:SF x (reg/v:SF 281 [ x ])) -1
     (nil))
(debug_insn 1004 1003 1005 62 (var_location:SI countx (reg/v:SI 280 [ countx ])) -1
     (nil))
(debug_insn 1005 1004 1797 62 (debug_marker) "../System/ray_funkcije.c":475:24 -1
     (nil))
(insn 1797 1005 1798 62 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 742 [ _166 ])
            (reg/v:SF 281 [ x ]))) "../System/ray_funkcije.c":475:6 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1798 1797 1009 62 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":475:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1009 1798 1750 62 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1006)
            (pc))) "../System/ray_funkcije.c":475:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1006)
(note 1750 1009 1752 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1752 1750 1753 63 (set (pc)
        (label_ref 1751)) 284 {*arm_jump}
     (nil)
 -> 1751)
(barrier 1753 1752 1061)
(code_label 1061 1753 1013 64 196 (nil) [1 uses])
(note 1013 1061 1795 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 1795 1013 1796 64 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 742 [ _166 ])
            (const_double:SF 0.0 [0x0.0p+0]))) 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1796 1795 1016 64 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1016 1796 1031 64 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1047)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 1047)
(code_label 1031 1016 1017 65 193 (nil) [1 uses])
(note 1017 1031 1018 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1018 1017 1019 65 (var_location:SF y (reg/v:SF 297 [ y ])) -1
     (nil))
(debug_insn 1019 1018 1020 65 (var_location:SI county (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1020 1019 1021 65 (var_location:SF x (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))
(debug_insn 1021 1020 1022 65 (var_location:SI countx (const_int 0 [0])) -1
     (nil))
(debug_insn 1022 1021 1023 65 (debug_marker) "../System/ray_funkcije.c":475:24 -1
     (nil))
(debug_insn 1023 1022 1024 65 (debug_marker) "../System/ray_funkcije.c":500:6 -1
     (nil))
(debug_insn 1024 1023 1025 65 (var_location:SI county (debug_expr:SI D#55)) "../System/ray_funkcije.c":500:12 -1
     (nil))
(debug_insn 1025 1024 1026 65 (debug_marker) "../System/ray_funkcije.c":473:45 -1
     (nil))
(insn 1026 1025 1027 65 (set (reg/v:SF 297 [ y ])
        (plus:SF (reg/v:SF 297 [ y ])
            (reg:SF 302 [ _440 ]))) "../System/ray_funkcije.c":473:47 758 {*addsf3_vfp}
     (nil))
(debug_insn 1027 1026 1028 65 (var_location:SF y (reg/v:SF 297 [ y ])) -1
     (nil))
(debug_insn 1028 1027 1029 65 (var_location:SI county (debug_expr:SI D#55)) -1
     (nil))
(debug_insn 1029 1028 1793 65 (debug_marker) "../System/ray_funkcije.c":473:23 -1
     (nil))
(insn 1793 1029 1794 65 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 741 [ _193 ])
            (reg/v:SF 297 [ y ]))) "../System/ray_funkcije.c":473:5 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1794 1793 1033 65 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":473:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1033 1794 1754 65 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1031)
            (pc))) "../System/ray_funkcije.c":473:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1031)
(note 1754 1033 1755 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1755 1754 1756 66 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1756 1755 1039)
(code_label 1039 1756 1040 67 180 (nil) [2 uses])
(note 1040 1039 1041 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1041 1040 1042 67 (var_location:SF y (reg/v:SF 297 [ y ])) -1
     (nil))
(debug_insn 1042 1041 1043 67 (var_location:SI county (reg/v:SI 293 [ county ])) -1
     (nil))
(debug_insn 1043 1042 1044 67 (var_location:SF x (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))
(debug_insn 1044 1043 1045 67 (var_location:SI countx (const_int 0 [0])) -1
     (nil))
(debug_insn 1045 1044 1791 67 (debug_marker) "../System/ray_funkcije.c":475:24 -1
     (nil))
(insn 1791 1045 1792 67 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 742 [ _166 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":475:6 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1792 1791 1050 67 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":475:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1050 1792 1051 67 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 1047)
            (pc))) "../System/ray_funkcije.c":475:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 941251804 (nil)))
 -> 1047)
(note 1051 1050 1052 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1052 1051 1056 68 (debug_marker) "../System/ray_funkcije.c":500:6 -1
     (nil))
(insn 1056 1052 1053 68 (set (reg/v:SF 297 [ y ])
        (plus:SF (reg/v:SF 297 [ y ])
            (reg:SF 302 [ _440 ]))) "../System/ray_funkcije.c":473:47 758 {*addsf3_vfp}
     (nil))
(insn 1053 1056 1054 68 (set (reg/v:SI 293 [ county ])
        (plus:SI (reg/v:SI 293 [ county ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":500:12 7 {*arm_addsi3}
     (nil))
(debug_insn 1054 1053 1055 68 (var_location:SI county (reg/v:SI 293 [ county ])) "../System/ray_funkcije.c":500:12 -1
     (nil))
(debug_insn 1055 1054 1057 68 (debug_marker) "../System/ray_funkcije.c":473:45 -1
     (nil))
(debug_insn 1057 1055 1058 68 (var_location:SF y (reg/v:SF 297 [ y ])) -1
     (nil))
(debug_insn 1058 1057 1059 68 (var_location:SI county (reg/v:SI 293 [ county ])) -1
     (nil))
(debug_insn 1059 1058 1789 68 (debug_marker) "../System/ray_funkcije.c":473:23 -1
     (nil))
(insn 1789 1059 1790 68 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 741 [ _193 ])
            (reg/v:SF 297 [ y ]))) "../System/ray_funkcije.c":473:5 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1790 1789 1063 68 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":473:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1063 1790 1757 68 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref 1061)
            (pc))) "../System/ray_funkcije.c":473:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 955630308 (nil)))
 -> 1061)
(note 1757 1063 1758 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1758 1757 1759 69 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1759 1758 1738)
(code_label 1738 1759 1068 70 249 (nil) [1 uses])
(note 1068 1738 1069 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 1069 1068 1070 70 (set (reg:SI 319 [ prephitmp_491 ])
        (mem:SI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 28 [0x1c])) [3 MEM[base: _419, offset: 28B]+0 S4 A32])) "../System/ray_funkcije.c":503:19 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 1070 1069 1071 71 194 (nil) [3 uses])
(note 1071 1070 1072 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1072 1071 1075 71 (debug_marker) "../System/ray_funkcije.c":503:5 -1
     (nil))
(insn 1075 1072 1076 71 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 319 [ prephitmp_491 ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":503:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 319 [ prephitmp_491 ])
        (nil)))
(jump_insn 1076 1075 1575 71 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1760)
            (pc))) "../System/ray_funkcije.c":503:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 373017916 (nil)))
 -> 1760)
(note 1575 1076 1563 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 1563 1575 1761 72 (set (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 36 [0x24])) [1 MEM[base: _419, offset: 36B]+0 S4 A32])) 737 {*thumb2_movsf_vfp}
     (nil))
(jump_insn 1761 1563 1762 72 (set (pc)
        (label_ref 1161)) 284 {*arm_jump}
     (nil)
 -> 1161)
(barrier 1762 1761 1760)
(code_label 1760 1762 1077 73 251 (nil) [1 uses])
(note 1077 1760 1078 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1078 1077 1081 73 (debug_marker) "../System/ray_funkcije.c":504:6 -1
     (nil))
(insn 1081 1078 1087 73 (set (reg:SF 653)
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/ray_funkcije.c":504:12 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1087 1081 1079 73 (set (reg:SF 654)
        (mult:SF (reg/v:SF 249 [ scaling ])
            (reg:SF 653))) "../System/ray_funkcije.c":505:12 767 {*mulsf3_vfp}
     (expr_list:REG_EQUAL (mult:SF (reg/v:SF 249 [ scaling ])
            (const_double:SF 5.0e-1 [0x0.8p+0]))
        (nil)))
(insn 1079 1087 1080 73 (set (reg:SI 650 [ MEM[base: _419, offset: 20B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 20 [0x14])) [5 MEM[base: _419, offset: 20B]+0 S2 A32]))) "../System/ray_funkcije.c":504:46 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 1080 1079 1082 73 (set (reg:SF 651)
        (float:SF (reg:SI 650 [ MEM[base: _419, offset: 20B] ]))) "../System/ray_funkcije.c":504:34 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 650 [ MEM[base: _419, offset: 20B] ])
        (nil)))
(insn 1082 1080 1088 73 (set (reg:SF 652)
        (mult:SF (reg:SF 651)
            (reg:SF 653))) "../System/ray_funkcije.c":504:12 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 651)
        (expr_list:REG_EQUAL (mult:SF (reg:SF 651)
                (const_double:SF 5.0e-1 [0x0.8p+0]))
            (nil))))
(insn 1088 1082 1083 73 (set (reg/v:SF 270 [ starty ])
        (fma:SF (reg:SF 741 [ _193 ])
            (reg:SF 654)
            (reg/v:SF 266 [ sy ]))) "../System/ray_funkcije.c":505:12 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 741 [ _193 ])
        (expr_list:REG_DEAD (reg:SF 654)
            (expr_list:REG_DEAD (reg/v:SF 266 [ sy ])
                (nil)))))
(insn 1083 1088 1084 73 (set (reg/v:SF 269 [ startx ])
        (fma:SF (reg/v:SF 249 [ scaling ])
            (reg:SF 652)
            (reg/v:SF 267 [ sx ]))) "../System/ray_funkcije.c":504:12 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 652)
        (expr_list:REG_DEAD (reg/v:SF 267 [ sx ])
            (nil))))
(debug_insn 1084 1083 1085 73 (var_location:SF startx (reg/v:SF 269 [ startx ])) "../System/ray_funkcije.c":504:12 -1
     (nil))
(debug_insn 1085 1084 1089 73 (debug_marker) "../System/ray_funkcije.c":505:6 -1
     (nil))
(debug_insn 1089 1085 1090 73 (var_location:SF starty (reg/v:SF 270 [ starty ])) "../System/ray_funkcije.c":505:12 -1
     (nil))
(debug_insn 1090 1089 1091 73 (debug_marker) "../System/ray_funkcije.c":506:6 -1
     (nil))
(debug_insn 1091 1090 1092 73 (debug_marker) "../System/ray_funkcije.c":506:11 -1
     (nil))
(debug_insn 1092 1091 1093 73 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 1093 1092 1139 73 (debug_marker) "../System/ray_funkcije.c":506:22 -1
     (nil))
(insn 1139 1093 1140 73 (set (reg:SI 761)
        (const_int 444 [0x1bc])) "../System/ray_funkcije.c":510:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1140 1139 24 73 (set (reg:SI 762)
        (mult:SI (reg:SI 761)
            (reg/v:SI 282 [ sprite ]))) "../System/ray_funkcije.c":510:7 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 761)
        (nil)))
(insn 24 1140 25 73 (set (reg:SI 286 [ ivtmp.157 ])
        (reg:SI 306 [ ivtmp.180 ])) "../System/ray_funkcije.c":505:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 1158 73 (set (reg/v:SI 271 [ i ])
        (const_int 0 [0])) "../System/ray_funkcije.c":506:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 1158 25 1094 74 200 (nil) [1 uses])
(note 1094 1158 1095 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1095 1094 1096 74 (var_location:SI i (reg/v:SI 271 [ i ])) -1
     (nil))
(debug_insn 1096 1095 1102 74 (debug_marker) "../System/ray_funkcije.c":507:7 -1
     (nil))
(debug_insn 1102 1096 1126 74 (debug_marker) "../System/ray_funkcije.c":508:7 -1
     (nil))
(debug_insn 1126 1102 1127 74 (var_location:SI blood (clobber (const_int 0 [0]))) "../System/ray_funkcije.c":508:7 -1
     (nil))
(debug_insn 1127 1126 1128 74 (var_location:SF maxy (clobber (const_int 0 [0]))) "../System/ray_funkcije.c":508:7 -1
     (nil))
(debug_insn 1128 1127 1098 74 (debug_marker) "../System/ray_funkcije.c":509:7 -1
     (nil))
(insn 1098 1128 1099 74 (set (reg:SI 656 [ MEM[base: _518, offset: 56B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 286 [ ivtmp.157 ])
                    (const_int 56 [0x38])) [0 MEM[base: _518, offset: 56B]+0 S1 A32]))) "../System/ray_funkcije.c":507:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 1099 1098 1103 74 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 656 [ MEM[base: _518, offset: 56B] ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":507:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 656 [ MEM[base: _518, offset: 56B] ])
        (nil)))
(insn 1103 1099 1104 74 (set (reg/f:SI 327 [ _517 ])
        (plus:SI (reg:SI 286 [ ivtmp.157 ])
            (const_int 40 [0x28]))) 7 {*arm_addsi3}
     (nil))
(debug_insn 1104 1103 1441 74 (var_location:SI blood (reg/f:SI 327 [ _517 ])) "../System/ray_funkcije.c":508:7 -1
     (nil))
(debug_insn 1441 1104 1105 74 (var_location:HI D#56 (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
            (const_int 22 [0x16])) [0 MEM[base: _419, offset: 22B]+0 S2 A16])) "../System/ray_funkcije.c":484:11 -1
     (nil))
(debug_insn 1105 1441 1106 74 (var_location:SF maxy (mult:SF (mult:SF (float:SF (zero_extend:SI (debug_expr:HI D#56)))
            (reg/v:SF 249 [ scaling ]))
        (const_double:SF 5.0e-1 [0x0.8p+0]))) "../System/ray_funkcije.c":508:7 -1
     (nil))
(debug_insn 1106 1105 1107 74 (debug_marker:BLK) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":30:13 -1
     (nil))
(debug_insn 1107 1106 1129 74 (debug_marker) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":31:5 -1
     (nil))
(insn 1129 1107 1100 74 (set (reg:SI 0 r0)
        (reg/f:SI 327 [ _517 ])) "../System/ray_funkcije.c":509:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 327 [ _517 ])
        (nil)))
(jump_insn 1100 1129 1101 74 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1151)
            (pc))) "../System/ray_funkcije.c":507:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 1151)
(note 1101 1100 1120 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1120 1101 1113 75 (debug_marker) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":32:3 -1
     (nil))
(insn 1113 1120 1121 75 (set (reg:SF 662 [ MEM[base: _518, offset: 44B] ])
        (mem:SF (plus:SI (reg:SI 286 [ ivtmp.157 ])
                (const_int 44 [0x2c])) [2 MEM[base: _518, offset: 44B]+0 S4 A32])) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":31:8 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1121 1113 1108 75 (set (reg:SI 663)
        (const_int 0 [0])) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":32:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1108 1121 1109 75 (set (reg:SI 657 [ MEM[base: _419, offset: 22B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 22 [0x16])) [5 MEM[base: _419, offset: 22B]+0 S2 A16]))) "../System/ray_funkcije.c":508:65 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 1109 1108 1111 75 (set (reg:SF 658)
        (float:SF (reg:SI 657 [ MEM[base: _419, offset: 22B] ]))) "../System/ray_funkcije.c":508:53 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 657 [ MEM[base: _419, offset: 22B] ])
        (nil)))
(insn 1111 1109 1112 75 (set (reg:SF 659)
        (mult:SF (reg:SF 658)
            (reg:SF 653))) "../System/ray_funkcije.c":508:7 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 658)
        (expr_list:REG_EQUAL (mult:SF (reg:SF 658)
                (const_double:SF 5.0e-1 [0x0.8p+0]))
            (nil))))
(insn 1112 1111 1787 75 (set (reg:SF 661)
        (mult:SF (reg:SF 659)
            (reg/v:SF 249 [ scaling ]))) "../System/ray_funkcije.c":508:7 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 659)
        (nil)))
(insn 1787 1112 1788 75 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 661)
            (reg:SF 662 [ MEM[base: _518, offset: 44B] ]))) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":31:8 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 662 [ MEM[base: _518, offset: 44B] ])
        (expr_list:REG_DEAD (reg:SF 661)
            (nil))))
(insn 1788 1787 1115 75 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":31:8 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1115 1788 1119 75 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1124)
            (pc))) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":31:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1124)
(note 1119 1115 1123 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 1123 1119 1124 76 (set (mem:QI (plus:SI (reg:SI 286 [ ivtmp.157 ])
                (const_int 56 [0x38])) [2 MEM[base: _518, offset: 56B]+0 S1 A32])
        (subreg:QI (reg:SI 663) 0)) "C:/Users/zevni/Desktop/PROG/FAKS/tekmovanje_isystem/OME_PROJEKT_Filip_Zevnik/System/Include/pomozne_funkcije.h":32:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 663)
        (nil)))
(code_label 1124 1123 1125 77 198 (nil) [1 uses])
(note 1125 1124 1132 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(note 1132 1125 1135 77 NOTE_INSN_DELETED)
(note 1135 1132 1137 77 NOTE_INSN_DELETED)
(note 1137 1135 1130 77 NOTE_INSN_DELETED)
(call_insn 1130 1137 1131 77 (parallel [
            (call (mem:SI (symbol_ref:SI ("moveBlood") [flags 0x41]  <function_decl 0000000005e4c700 moveBlood>) [0 moveBlood S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":509:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("moveBlood") [flags 0x41]  <function_decl 0000000005e4c700 moveBlood>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1131 1130 1147 77 (debug_marker) "../System/ray_funkcije.c":510:7 -1
     (nil))
(insn 1147 1131 1148 77 (set (reg:SF 18 s2)
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 36 [0x24])) [1 MEM[base: _419, offset: 36B]+0 S4 A32])) "../System/ray_funkcije.c":510:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1148 1147 1149 77 (set (reg:SF 17 s1)
        (reg/v:SF 270 [ starty ])) "../System/ray_funkcije.c":510:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1149 1148 1136 77 (set (reg:SF 16 s0)
        (reg/v:SF 269 [ startx ])) "../System/ray_funkcije.c":510:7 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1136 1149 1141 77 (set (reg:SI 669)
        (plus:SI (ashift:SI (reg/v:SI 271 [ i ])
                (const_int 2 [0x2]))
            (reg/v:SI 271 [ i ]))) "../System/ray_funkcije.c":510:7 318 {*add_shiftsi}
     (nil))
(insn 1141 1136 1142 77 (set (reg:SI 673)
        (plus:SI (ashift:SI (reg:SI 669)
                (const_int 2 [0x2]))
            (reg:SI 762))) "../System/ray_funkcije.c":510:7 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 669)
        (nil)))
(insn 1142 1141 1143 77 (set (reg:SI 674)
        (plus:SI (reg/f:SI 747)
            (reg:SI 673))) "../System/ray_funkcije.c":510:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 673)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 673)
                (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059e4870 sp>))
            (nil))))
(insn 1143 1142 1144 77 (set (reg/f:SI 675)
        (plus:SI (reg:SI 674)
            (const_int 40 [0x28]))) "../System/ray_funkcije.c":510:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 674)
        (nil)))
(insn 1144 1143 1145 77 (set (reg:SI 676 [ sp[sprite_308].blood[i_309]+16 ])
        (mem:SI (plus:SI (reg/f:SI 675)
                (const_int 16 [0x10])) [2 sp[sprite_308].blood[i_309]+16 S4 A32])) "../System/ray_funkcije.c":510:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1145 1144 1146 77 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 676 [ sp[sprite_308].blood[i_309]+16 ])) "../System/ray_funkcije.c":510:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 676 [ sp[sprite_308].blood[i_309]+16 ])
        (nil)))
(insn 1146 1145 1150 77 (parallel [
            (set (reg:SI 0 r0)
                (mem:SI (reg/f:SI 675) [2 sp[sprite_308].blood[i_309]+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem:SI (plus:SI (reg/f:SI 675)
                        (const_int 4 [0x4])) [2 sp[sprite_308].blood[i_309]+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem:SI (plus:SI (reg/f:SI 675)
                        (const_int 8 [0x8])) [2 sp[sprite_308].blood[i_309]+8 S4 A32]))
            (set (reg:SI 3 r3)
                (mem:SI (plus:SI (reg/f:SI 675)
                        (const_int 12 [0xc])) [2 sp[sprite_308].blood[i_309]+12 S4 A32]))
        ]) "../System/ray_funkcije.c":510:7 423 {*ldm4_}
     (expr_list:REG_DEAD (reg/f:SI 675)
        (nil)))
(call_insn 1150 1146 1151 77 (parallel [
            (call (mem:SI (symbol_ref:SI ("drawBlood") [flags 0x41]  <function_decl 0000000005e4cb00 drawBlood>) [0 drawBlood S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":510:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SF 18 s2)
        (expr_list:REG_DEAD (reg:SF 17 s1)
            (expr_list:REG_DEAD (reg:SF 16 s0)
                (expr_list:REG_DEAD (reg:SI 3 r3)
                    (expr_list:REG_DEAD (reg:SI 2 r2)
                        (expr_list:REG_DEAD (reg:SI 1 r1)
                            (expr_list:REG_DEAD (reg:SI 0 r0)
                                (expr_list:REG_CALL_DECL (symbol_ref:SI ("drawBlood") [flags 0x41]  <function_decl 0000000005e4cb00 drawBlood>)
                                    (nil)))))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 3 r3))
            (expr_list (use (reg:SI 2 r2))
                (expr_list (use (reg:SI 1 r1))
                    (expr_list (use (reg:SI 0 r0))
                        (expr_list:SF (use (reg:SF 16 s0))
                            (expr_list:SF (use (reg:SF 17 s1))
                                (expr_list:SF (use (reg:SF 18 s2))
                                    (expr_list:BLK (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                                        (nil)))))))))))
(code_label 1151 1150 1152 78 197 (nil) [1 uses])
(note 1152 1151 1153 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1153 1152 1154 78 (debug_marker) "../System/ray_funkcije.c":506:50 -1
     (nil))
(insn 1154 1153 1155 78 (set (reg/v:SI 271 [ i ])
        (plus:SI (reg/v:SI 271 [ i ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":506:51 7 {*arm_addsi3}
     (nil))
(debug_insn 1155 1154 1156 78 (var_location:SI i (reg/v:SI 271 [ i ])) -1
     (nil))
(debug_insn 1156 1155 1157 78 (debug_marker) "../System/ray_funkcije.c":506:22 -1
     (nil))
(insn 1157 1156 1159 78 (set (reg:SI 286 [ ivtmp.157 ])
        (plus:SI (reg:SI 286 [ ivtmp.157 ])
            (const_int 20 [0x14]))) "../System/ray_funkcije.c":506:6 7 {*arm_addsi3}
     (nil))
(insn 1159 1157 1160 78 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ i ])
            (const_int 20 [0x14]))) "../System/ray_funkcije.c":506:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1160 1159 1577 78 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1158)
            (pc))) "../System/ray_funkcije.c":506:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1020077300 (nil)))
 -> 1158)
(note 1577 1160 1564 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 1564 1577 1161 79 (set (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 36 [0x24])) [1 MEM[base: _419, offset: 36B]+0 S4 A32])) 737 {*thumb2_movsf_vfp}
     (nil))
(code_label 1161 1564 1162 80 162 (nil) [5 uses])
(note 1162 1161 1163 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1163 1162 1164 80 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1164 1163 1165 80 (debug_marker) "../System/ray_funkcije.c":517:3 -1
     (nil))
(insn 1165 1164 1166 80 (set (reg:SI 677 [ MEM[base: _419, offset: 440B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 440 [0x1b8])) [0 MEM[base: _419, offset: 440B]+0 S1 A32]))) "../System/ray_funkcije.c":517:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 1166 1165 1167 80 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 677 [ MEM[base: _419, offset: 440B] ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":517:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 677 [ MEM[base: _419, offset: 440B] ])
        (nil)))
(jump_insn 1167 1166 1172 80 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1317)
            (pc))) "../System/ray_funkcije.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1317)
(note 1172 1167 1174 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 1174 1172 1785 81 (set (reg:SF 678)
        (const_double:SF 4.0e+0 [0x0.8p+3])) "../System/ray_funkcije.c":517:28 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1785 1174 1786 81 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 263 [ dist ])
            (reg:SF 678))) "../System/ray_funkcije.c":517:28 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 678)
        (expr_list:REG_DEAD (reg/v:SF 263 [ dist ])
            (nil))))
(insn 1786 1785 1176 81 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":517:28 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1176 1786 1180 81 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1317)
            (pc))) "../System/ray_funkcije.c":517:28 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1317)
(note 1180 1176 1230 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(note 1230 1180 1237 82 NOTE_INSN_DELETED)
(note 1237 1230 1242 82 NOTE_INSN_DELETED)
(note 1242 1237 1246 82 NOTE_INSN_DELETED)
(note 1246 1242 1181 82 NOTE_INSN_DELETED)
(debug_insn 1181 1246 1182 82 (debug_marker) "../System/ray_funkcije.c":518:4 -1
     (nil))
(debug_insn 1182 1181 1183 82 (var_location:SI fCheck (const_int 5 [0x5])) "../System/ray_funkcije.c":518:8 -1
     (nil))
(debug_insn 1183 1182 1184 82 (debug_marker) "../System/ray_funkcije.c":519:4 -1
     (nil))
(debug_insn 1184 1183 1185 82 (var_location:SI fCheckX (const_int 0 [0])) "../System/ray_funkcije.c":519:8 -1
     (nil))
(debug_insn 1185 1184 1186 82 (var_location:SI fCheckY (const_int 0 [0])) "../System/ray_funkcije.c":519:21 -1
     (nil))
(debug_insn 1186 1185 1187 82 (debug_marker) "../System/ray_funkcije.c":520:4 -1
     (nil))
(insn 1187 1186 1188 82 (set (reg:SF 0 r0)
        (reg/v:SF 247 [ sangle ])) "../System/ray_funkcije.c":520:20 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 247 [ sangle ])
        (nil)))
(call_insn/u 1188 1187 1632 82 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":520:20 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1632 1188 1192 82 (set (reg:DF 2 r2)
        (reg:DF 774)) "../System/ray_funkcije.c":520:20 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1192 1632 1195 82 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":520:20 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1195 1192 1672 82 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":520:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1672 1195 1196 82 (set (reg:SF 812)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":520:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1196 1672 1197 82 (set (reg:SF 215 [ _135 ])
        (reg:SF 812)) "../System/ray_funkcije.c":520:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 812)
        (nil)))
(insn 1197 1196 1198 82 (set (reg:SF 16 s0)
        (reg:SF 215 [ _135 ])) "../System/ray_funkcije.c":520:8 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 1198 1197 1673 82 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>) [0 __builtin_cosf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":520:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("cosf") [flags 0x41]  <function_decl 0000000005ad0100 cosf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1673 1198 1208 82 (set (reg:SF 813)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":520:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1208 1673 1199 82 (set (reg:SF 16 s0)
        (reg:SF 215 [ _135 ])) "../System/ray_funkcije.c":524:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 215 [ _135 ])
        (nil)))
(insn 1199 1208 1780 82 (set (reg:SF 216 [ _136 ])
        (reg:SF 813)) "../System/ray_funkcije.c":520:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 813)
        (nil)))
(insn 1780 1199 1781 82 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 216 [ _136 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":523:13 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1781 1780 1592 82 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":523:13 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(insn 1592 1781 1206 82 (set (reg/v:SI 253 [ fCheckX ])
        (if_then_else:SI (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (const_int -5 [0xfffffffffffffffb])
            (const_int 5 [0x5]))) "../System/ray_funkcije.c":523:13 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (nil)))
(debug_insn 1206 1592 1207 82 (var_location:SI fCheckX (reg/v:SI 253 [ fCheckX ])) -1
     (nil))
(debug_insn 1207 1206 1209 82 (debug_marker) "../System/ray_funkcije.c":524:4 -1
     (nil))
(call_insn/u 1209 1207 1674 82 (parallel [
            (set (reg:SF 16 s0)
                (call (mem:SI (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>) [0 __builtin_sinf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":524:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("sinf") [flags 0x41]  <function_decl 0000000005b10400 sinf>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(insn 1674 1209 1210 82 (set (reg:SF 814)
        (reg:SF 16 s0)) "../System/ray_funkcije.c":524:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (nil)))
(insn 1210 1674 1219 82 (set (reg:SF 217 [ _137 ])
        (reg:SF 814)) "../System/ray_funkcije.c":524:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 814)
        (nil)))
(insn 1219 1210 1223 82 (set (reg:SF 218 [ _138 ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 12 [0xc])) [1 MEM[base: _419, offset: 12B]+0 S4 A32])) "../System/ray_funkcije.c":528:35 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1223 1219 1782 82 (set (reg:SF 221 [ _141 ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 8 [0x8])) [1 MEM[base: _419, offset: 8B]+0 S4 A32])) "../System/ray_funkcije.c":529:36 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1782 1223 1783 82 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 217 [ _137 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/ray_funkcije.c":527:13 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1783 1782 1220 82 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":527:13 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(insn 1220 1783 1228 82 (set (reg:SI 219 [ _139 ])
        (fix:SI (fix:SF (reg:SF 218 [ _138 ])))) "../System/ray_funkcije.c":528:19 805 {*truncsisf2_vfp}
     (nil))
(insn 1228 1220 1224 82 (set (reg:SI 686)
        (const_int 1717986919 [0x66666667])) "../System/ray_funkcije.c":528:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1224 1228 1234 82 (set (reg:SI 222 [ _142 ])
        (fix:SI (fix:SF (reg:SF 221 [ _141 ])))) "../System/ray_funkcije.c":529:20 805 {*truncsisf2_vfp}
     (nil))
(insn 1234 1224 1229 82 (set (reg:SI 690)
        (plus:SI (reg:SI 222 [ _142 ])
            (reg/v:SI 253 [ fCheckX ]))) "../System/ray_funkcije.c":529:39 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 253 [ fCheckX ])
        (nil)))
(insn 1229 1234 1236 82 (parallel [
            (set (reg:SI 685)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 219 [ _139 ]))
                            (sign_extend:DI (reg:SI 686)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":528:38 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 219 [ _139 ]))
                    (const_int 1717986919 [0x66666667]))
                (const_int 32 [0x20])))
        (nil)))
(insn 1236 1229 1238 82 (parallel [
            (set (reg:SI 692)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 690))
                            (sign_extend:DI (reg:SI 686)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":529:50 71 {*smull_high}
     (expr_list:REG_DEAD (reg:SI 686)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 690))
                        (const_int 1717986919 [0x66666667]))
                    (const_int 32 [0x20])))
            (nil))))
(insn 1238 1236 1239 82 (set (reg:SI 695)
        (ashiftrt:SI (reg:SI 690)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":529:50 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 690)
        (nil)))
(insn 1239 1238 1240 82 (set (reg:SI 691)
        (minus:SI (ashiftrt:SI (reg:SI 692)
                (const_int 2 [0x2]))
            (reg:SI 695))) "../System/ray_funkcije.c":529:50 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 695)
        (expr_list:REG_DEAD (reg:SI 692)
            (nil))))
(insn 1240 1239 1231 82 (set (reg:SI 696)
        (zero_extend:SI (subreg:QI (reg:SI 691) 0))) "../System/ray_funkcije.c":530:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 691)
        (nil)))
(insn 1231 1240 1232 82 (set (reg:SI 688)
        (ashiftrt:SI (reg:SI 219 [ _139 ])
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":528:38 147 {*arm_shiftsi3}
     (nil))
(insn 1232 1231 1233 82 (set (reg:SI 684)
        (minus:SI (ashiftrt:SI (reg:SI 685)
                (const_int 2 [0x2]))
            (reg:SI 688))) "../System/ray_funkcije.c":528:38 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 688)
        (expr_list:REG_DEAD (reg:SI 685)
            (nil))))
(insn 1233 1232 1227 82 (set (reg:SI 689)
        (zero_extend:SI (subreg:QI (reg:SI 684) 0))) "../System/ray_funkcije.c":530:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 684)
        (nil)))
(insn 1227 1233 1241 82 (set (reg/f:SI 744)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059e4990 map>)) "../System/ray_funkcije.c":530:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1241 1227 1243 82 (set (reg:SI 698)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":530:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1243 1241 1245 82 (set (reg:SI 699)
        (plus:SI (mult:SI (reg:SI 698)
                (reg:SI 689))
            (reg/f:SI 744))) "../System/ray_funkcije.c":530:17 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 698)
        (expr_list:REG_DEAD (reg:SI 689)
            (nil))))
(insn 1245 1243 1599 82 (set (reg:SI 701 [ map[_206][_208] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 699)
                    (reg:SI 696)) [0 map[_206][_208]+0 S1 A8]))) "../System/ray_funkcije.c":530:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 699)
        (expr_list:REG_DEAD (reg:SI 696)
            (nil))))
(insn 1599 1245 1217 82 (set (reg/v:SI 254 [ fCheckY ])
        (if_then_else:SI (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (const_int -5 [0xfffffffffffffffb])
            (const_int 5 [0x5]))) "../System/ray_funkcije.c":527:13 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (nil)))
(debug_insn 1217 1599 1218 82 (var_location:SI fCheckY (reg/v:SI 254 [ fCheckY ])) -1
     (nil))
(debug_insn 1218 1217 1221 82 (debug_marker) "../System/ray_funkcije.c":528:4 -1
     (nil))
(debug_insn 1221 1218 1222 82 (var_location:QI mapy (subreg:QI (div:SI (reg:SI 219 [ _139 ])
            (const_int 10 [0xa])) 0)) "../System/ray_funkcije.c":528:12 -1
     (nil))
(debug_insn 1222 1221 1225 82 (debug_marker) "../System/ray_funkcije.c":529:4 -1
     (nil))
(debug_insn 1225 1222 1226 82 (var_location:QI mapx (subreg:QI (div:SI (plus:SI (reg:SI 222 [ _142 ])
                (reg/v:SI 253 [ fCheckX ]))
            (const_int 10 [0xa])) 0)) "../System/ray_funkcije.c":529:12 -1
     (nil))
(debug_insn 1226 1225 1247 82 (debug_marker) "../System/ray_funkcije.c":530:4 -1
     (nil))
(jump_insn 1247 1226 1248 82 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 701 [ map[_206][_208] ])
                        (const_int 0 [0]))
                    (label_ref 1269)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":530:7 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 701 [ map[_206][_208] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1269)
(note 1248 1247 1259 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(note 1259 1248 1249 83 NOTE_INSN_DELETED)
(debug_insn 1249 1259 1250 83 (debug_marker) "../System/ray_funkcije.c":530:30 -1
     (nil))
(insn 1250 1249 1251 83 (set (reg:SF 0 r0)
        (reg:SF 216 [ _136 ])) "../System/ray_funkcije.c":530:52 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 216 [ _136 ])
        (nil)))
(call_insn/u 1251 1250 1253 83 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":530:52 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1253 1251 1255 83 (set (reg:DF 2 r2)
        (const_double:DF 4.00000000000000022204460492503130808472633361816e-1 [0x0.ccccccccccccdp-1])) "../System/ray_funkcije.c":530:50 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1255 1253 1675 83 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":530:50 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1675 1255 1256 83 (set (reg:DF 815)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":530:50 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 1256 1675 1257 83 (set (reg:DF 703)
        (reg:DF 815)) "../System/ray_funkcije.c":530:50 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 815)
        (nil)))
(insn 1257 1256 1258 83 (set (reg:SF 0 r0)
        (reg:SF 221 [ _141 ])) "../System/ray_funkcije.c":530:43 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 221 [ _141 ])
        (nil)))
(call_insn/u 1258 1257 1676 83 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":530:43 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1676 1258 1260 83 (set (reg:DF 816)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":530:43 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 1260 1676 1261 83 (set (reg:DF 2 r2)
        (reg:DF 816)) "../System/ray_funkcije.c":530:43 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 816)
        (nil)))
(insn 1261 1260 1262 83 (set (reg:DF 0 r0)
        (reg:DF 703)) "../System/ray_funkcije.c":530:43 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 703)
        (nil)))
(call_insn/u 1262 1261 1265 83 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":530:43 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1265 1262 1677 83 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":530:43 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1677 1265 1266 83 (set (reg:SF 817)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":530:43 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1266 1677 1267 83 (set (reg:SF 230 [ _150 ])
        (reg:SF 817)) "../System/ray_funkcije.c":530:43 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 817)
        (nil)))
(insn 1267 1266 1268 83 (set (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 8 [0x8])) [1 MEM[base: _419, offset: 8B]+0 S4 A32])
        (reg:SF 230 [ _150 ])) "../System/ray_funkcije.c":530:43 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1268 1267 1269 83 (set (reg:SI 222 [ _142 ])
        (fix:SI (fix:SF (reg:SF 230 [ _150 ])))) "../System/ray_funkcije.c":533:11 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 230 [ _150 ])
        (nil)))
(code_label 1269 1268 1270 84 207 (nil) [1 uses])
(note 1270 1269 1280 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(note 1280 1270 1286 84 NOTE_INSN_DELETED)
(note 1286 1280 1291 84 NOTE_INSN_DELETED)
(note 1291 1286 1295 84 NOTE_INSN_DELETED)
(note 1295 1291 1271 84 NOTE_INSN_DELETED)
(debug_insn 1271 1295 1272 84 (debug_marker) "../System/ray_funkcije.c":532:4 -1
     (nil))
(debug_insn 1272 1271 1273 84 (var_location:QI mapy (subreg:QI (div:SI (plus:SI (reg:SI 219 [ _139 ])
                (reg/v:SI 254 [ fCheckY ]))
            (const_int 10 [0xa])) 0)) "../System/ray_funkcije.c":532:9 -1
     (nil))
(debug_insn 1273 1272 1274 84 (debug_marker) "../System/ray_funkcije.c":533:4 -1
     (nil))
(debug_insn 1274 1273 1275 84 (var_location:QI mapx (subreg:QI (div:SI (reg:SI 222 [ _142 ])
            (const_int 10 [0xa])) 0)) "../System/ray_funkcije.c":533:9 -1
     (nil))
(debug_insn 1275 1274 1277 84 (debug_marker) "../System/ray_funkcije.c":534:4 -1
     (nil))
(insn 1277 1275 1278 84 (set (reg:SI 707)
        (plus:SI (reg:SI 219 [ _139 ])
            (reg/v:SI 254 [ fCheckY ]))) "../System/ray_funkcije.c":532:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 254 [ fCheckY ])
        (expr_list:REG_DEAD (reg:SI 219 [ _139 ])
            (nil))))
(insn 1278 1277 1281 84 (set (reg:SI 710)
        (const_int 1717986919 [0x66666667])) "../System/ray_funkcije.c":532:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1281 1278 1279 84 (set (reg:SI 712)
        (ashiftrt:SI (reg:SI 707)
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":532:42 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 707)
        (nil)))
(insn 1279 1281 1282 84 (parallel [
            (set (reg:SI 709)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 707))
                            (sign_extend:DI (reg:SI 710)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":532:42 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 707))
                    (const_int 1717986919 [0x66666667]))
                (const_int 32 [0x20])))
        (nil)))
(insn 1282 1279 1285 84 (set (reg:SI 708)
        (minus:SI (ashiftrt:SI (reg:SI 709)
                (const_int 2 [0x2]))
            (reg:SI 712))) "../System/ray_funkcije.c":532:42 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 712)
        (expr_list:REG_DEAD (reg:SI 709)
            (nil))))
(insn 1285 1282 1287 84 (parallel [
            (set (reg:SI 715)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 222 [ _142 ]))
                            (sign_extend:DI (reg:SI 710)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/ray_funkcije.c":533:30 71 {*smull_high}
     (expr_list:REG_DEAD (reg:SI 710)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 222 [ _142 ]))
                        (const_int 1717986919 [0x66666667]))
                    (const_int 32 [0x20])))
            (nil))))
(insn 1287 1285 1288 84 (set (reg:SI 718)
        (ashiftrt:SI (reg:SI 222 [ _142 ])
            (const_int 31 [0x1f]))) "../System/ray_funkcije.c":533:30 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ _142 ])
        (nil)))
(insn 1288 1287 1283 84 (set (reg:SI 714)
        (minus:SI (ashiftrt:SI (reg:SI 715)
                (const_int 2 [0x2]))
            (reg:SI 718))) "../System/ray_funkcije.c":533:30 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 718)
        (expr_list:REG_DEAD (reg:SI 715)
            (nil))))
(insn 1283 1288 1289 84 (set (reg:SI 713)
        (zero_extend:SI (subreg:QI (reg:SI 708) 0))) "../System/ray_funkcije.c":534:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 708)
        (nil)))
(insn 1289 1283 1290 84 (set (reg:SI 719)
        (zero_extend:SI (subreg:QI (reg:SI 714) 0))) "../System/ray_funkcije.c":534:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 714)
        (nil)))
(insn 1290 1289 1292 84 (set (reg:SI 721)
        (const_int 50 [0x32])) "../System/ray_funkcije.c":534:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1292 1290 1294 84 (set (reg:SI 722)
        (plus:SI (mult:SI (reg:SI 721)
                (reg:SI 713))
            (reg/f:SI 744))) "../System/ray_funkcije.c":534:17 57 {*mla}
     (expr_list:REG_DEAD (reg/f:SI 744)
        (expr_list:REG_DEAD (reg:SI 721)
            (expr_list:REG_DEAD (reg:SI 713)
                (nil)))))
(insn 1294 1292 1296 84 (set (reg:SI 724 [ map[_209][_210] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 722)
                    (reg:SI 719)) [0 map[_209][_210]+0 S1 A8]))) "../System/ray_funkcije.c":534:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 722)
        (expr_list:REG_DEAD (reg:SI 719)
            (nil))))
(jump_insn 1296 1294 1297 84 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 724 [ map[_209][_210] ])
                        (const_int 0 [0]))
                    (label_ref:SI 1317)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":534:7 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 724 [ map[_209][_210] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1317)
(note 1297 1296 1308 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(note 1308 1297 1315 85 NOTE_INSN_DELETED)
(note 1315 1308 1298 85 NOTE_INSN_DELETED)
(debug_insn 1298 1315 1299 85 (debug_marker) "../System/ray_funkcije.c":534:30 -1
     (nil))
(insn 1299 1298 1300 85 (set (reg:SF 0 r0)
        (reg:SF 217 [ _137 ])) "../System/ray_funkcije.c":534:52 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 217 [ _137 ])
        (nil)))
(call_insn/u 1300 1299 1302 85 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":534:52 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1302 1300 1304 85 (set (reg:DF 2 r2)
        (const_double:DF 4.00000000000000022204460492503130808472633361816e-1 [0x0.ccccccccccccdp-1])) "../System/ray_funkcije.c":534:50 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 1304 1302 1678 85 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":534:50 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005c75500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 1678 1304 1305 85 (set (reg:DF 818)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":534:50 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 1305 1678 1306 85 (set (reg:DF 726)
        (reg:DF 818)) "../System/ray_funkcije.c":534:50 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 818)
        (nil)))
(insn 1306 1305 1307 85 (set (reg:SF 0 r0)
        (reg:SF 218 [ _138 ])) "../System/ray_funkcije.c":534:43 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 218 [ _138 ])
        (nil)))
(call_insn/u 1307 1306 1679 85 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":534:43 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 0000000005c78200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 1679 1307 1309 85 (set (reg:DF 819)
        (reg:DF 0 r0)) "../System/ray_funkcije.c":534:43 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 1309 1679 1310 85 (set (reg:DF 2 r2)
        (reg:DF 819)) "../System/ray_funkcije.c":534:43 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 819)
        (nil)))
(insn 1310 1309 1311 85 (set (reg:DF 0 r0)
        (reg:DF 726)) "../System/ray_funkcije.c":534:43 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 726)
        (nil)))
(call_insn/u 1311 1310 1314 85 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":534:43 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 0000000005c75300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 1314 1311 1680 85 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":534:43 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 0000000005c78100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 1680 1314 1316 85 (set (reg:SF 820)
        (reg:SF 0 r0)) "../System/ray_funkcije.c":534:43 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 1316 1680 1317 85 (set (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 12 [0xc])) [1 MEM[base: _419, offset: 12B]+0 S4 A32])
        (reg:SF 820)) "../System/ray_funkcije.c":534:43 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 820)
        (nil)))
(code_label 1317 1316 1318 86 202 (nil) [3 uses])
(note 1318 1317 1319 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1319 1318 1321 86 (debug_marker) "../System/ray_funkcije.c":538:3 -1
     (nil))
(insn 1321 1319 1777 86 (set (reg:SF 731)
        (const_double:SF 5.0e+0 [0x0.ap+3])) "../System/ray_funkcije.c":538:6 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1777 1321 1778 86 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
            (reg:SF 731))) "../System/ray_funkcije.c":538:6 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (expr_list:REG_DEAD (reg:SF 731)
            (nil))))
(insn 1778 1777 1323 86 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":538:6 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1323 1778 1327 86 (set (pc)
        (if_then_else (ungt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1340)
            (pc))) "../System/ray_funkcije.c":538:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1340)
(note 1327 1323 1329 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(note 1329 1327 1328 87 NOTE_INSN_DELETED)
(insn 1328 1329 1330 87 (set (reg:SI 732 [ MEM[base: _419, offset: 24B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                    (const_int 24 [0x18])) [0 MEM[base: _419, offset: 24B]+0 S1 A32]))) "../System/ray_funkcije.c":538:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 1330 1328 1331 87 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 732 [ MEM[base: _419, offset: 24B] ])
                        (const_int 0 [0]))
                    (label_ref:SI 1340)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":538:28 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 732 [ MEM[base: _419, offset: 24B] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 1014686028 (nil))))
 -> 1340)
(note 1331 1330 1332 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1332 1331 1333 88 (debug_marker) "../System/ray_funkcije.c":539:4 -1
     (nil))
(insn 1333 1332 1334 88 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/ray_funkcije.c":539:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1334 1333 1335 88 (parallel [
            (call (mem:SI (symbol_ref:SI ("play_sound") [flags 0x41]  <function_decl 0000000005e52500 play_sound>) [0 play_sound S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":539:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("play_sound") [flags 0x41]  <function_decl 0000000005e52500 play_sound>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1335 1334 1336 88 (debug_marker) "../System/ray_funkcije.c":540:4 -1
     (nil))
(call_insn 1336 1335 1337 88 (parallel [
            (call (mem:SI (symbol_ref:SI ("reset") [flags 0x41]  <function_decl 0000000005e4c100 reset>) [0 reset S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":540:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("reset") [flags 0x41]  <function_decl 0000000005e4c100 reset>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 1337 1336 1338 88 (debug_marker) "../System/ray_funkcije.c":541:4 -1
     (nil))
(call_insn/j 1338 1337 1339 88 (parallel [
            (call (mem:SI (symbol_ref:SI ("init") [flags 0x41]  <function_decl 0000000005e4cd00 init>) [0 init S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/ray_funkcije.c":541:4 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("init") [flags 0x41]  <function_decl 0000000005e4cd00 init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 1339 1338 1340)
(code_label 1340 1339 1341 89 208 (nil) [2 uses])
(note 1341 1340 1342 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1342 1341 1343 89 (debug_marker) "../System/ray_funkcije.c":544:3 -1
     (nil))
(insn 1343 1342 1346 89 (set (reg:SI 242 [ _164 ])
        (mem:SI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 28 [0x1c])) [3 MEM[base: _419, offset: 28B]+0 S4 A32])) "../System/ray_funkcije.c":544:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1346 1343 1347 89 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 242 [ _164 ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":544:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1347 1346 1348 89 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1352)
            (pc))) "../System/ray_funkcije.c":544:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 1352)
(note 1348 1347 1349 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1349 1348 1350 90 (debug_marker) "../System/ray_funkcije.c":544:35 -1
     (nil))
(insn 1350 1349 1351 90 (set (reg:SI 733)
        (plus:SI (reg:SI 242 [ _164 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ray_funkcije.c":544:58 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 242 [ _164 ])
        (nil)))
(insn 1351 1350 1352 90 (set (mem:SI (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 28 [0x1c])) [3 MEM[base: _419, offset: 28B]+0 S4 A32])
        (reg:SI 733)) "../System/ray_funkcije.c":544:58 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 733)
        (nil)))
(code_label 1352 1351 1353 91 210 (nil) [1 uses])
(note 1353 1352 1354 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1354 1353 1355 91 (debug_marker) "../System/ray_funkcije.c":400:47 -1
     (nil))
(insn 1355 1354 1356 91 (set (reg/v:SI 282 [ sprite ])
        (plus:SI (reg/v:SI 282 [ sprite ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":400:53 7 {*arm_addsi3}
     (nil))
(debug_insn 1356 1355 1357 91 (var_location:SI sprite (reg/v:SI 282 [ sprite ])) -1
     (nil))
(debug_insn 1357 1356 1358 91 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1358 1357 1359 91 (debug_marker) "../System/ray_funkcije.c":400:23 -1
     (nil))
(insn 1359 1358 1360 91 (set (reg:SI 306 [ ivtmp.180 ])
        (plus:SI (reg:SI 306 [ ivtmp.180 ])
            (const_int 444 [0x1bc]))) "../System/ray_funkcije.c":400:2 7 {*arm_addsi3}
     (nil))
(insn 1360 1359 1361 91 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ sprite ])
            (const_int 4 [0x4]))) "../System/ray_funkcije.c":400:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1361 1360 1362 91 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1370)
            (pc))) "../System/ray_funkcije.c":400:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 276026180 (nil)))
 -> 1370)
(note 1362 1361 1364 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 1364 1362 1366 92 (set (reg:SF 300 [ pretmp_423 ])
        (mem/c:SF (reg/f:SI 746) [1 py+0 S4 A32])) "../System/ray_funkcije.c":412:28 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059e4360 py>) [1 py+0 S4 A32])
        (nil)))
(insn 1366 1364 1763 92 (set (reg:SF 301 [ pretmp_425 ])
        (mem/c:SF (reg/f:SI 745) [1 px+0 S4 A32])) "../System/ray_funkcije.c":412:40 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059e42d0 px>) [1 px+0 S4 A32])
        (nil)))
(jump_insn 1763 1366 1764 92 (set (pc)
        (label_ref 1367)) 284 {*arm_jump}
     (nil)
 -> 1367)
(barrier 1764 1763 1370)
(code_label 1370 1764 1371 93 211 (nil) [1 uses])
(note 1371 1370 1373 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(note 1373 1371 1372 93 NOTE_INSN_DELETED)
(debug_insn 1372 1373 1374 93 (debug_marker) "../System/ray_funkcije.c":546:2 -1
     (nil))
(jump_insn 1374 1372 1375 93 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 245 [ indicate_led ])
                        (const_int 0 [0]))
                    (label_ref 1383)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/ray_funkcije.c":546:4 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 245 [ indicate_led ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 1383)
(note 1375 1374 1376 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1376 1375 1377 94 (debug_marker) "../System/ray_funkcije.c":547:3 -1
     (nil))
(insn 1377 1376 1378 94 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":547:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1378 1377 1379 94 (parallel [
            (call (mem:SI (symbol_ref:SI ("LED_on") [flags 0x41]  <function_decl 0000000006cc2900 LED_on>) [0 LED_on S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":547:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LED_on") [flags 0x41]  <function_decl 0000000006cc2900 LED_on>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1379 1378 1380 94 (debug_marker) "../System/ray_funkcije.c":548:3 -1
     (nil))
(insn 1380 1379 1381 94 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/ray_funkcije.c":548:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 1381 1380 1382 94 (parallel [
            (call (mem:SI (symbol_ref:SI ("LED_on") [flags 0x41]  <function_decl 0000000006cc2900 LED_on>) [0 LED_on S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/ray_funkcije.c":548:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LED_on") [flags 0x41]  <function_decl 0000000006cc2900 LED_on>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 1382 1381 1383)
(code_label 1383 1382 1384 95 213 (nil) [1 uses])
(note 1384 1383 1385 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1385 1384 1386 95 (debug_marker) "../System/ray_funkcije.c":550:3 -1
     (nil))
(insn 1386 1385 1387 95 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/ray_funkcije.c":550:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1387 1386 1388 95 (parallel [
            (call (mem:SI (symbol_ref:SI ("LED_off") [flags 0x41]  <function_decl 0000000006cc2a00 LED_off>) [0 LED_off S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ray_funkcije.c":550:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LED_off") [flags 0x41]  <function_decl 0000000006cc2a00 LED_off>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1388 1387 1389 95 (debug_marker) "../System/ray_funkcije.c":551:3 -1
     (nil))
(insn 1389 1388 1390 95 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/ray_funkcije.c":551:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 1390 1389 1391 95 (parallel [
            (call (mem:SI (symbol_ref:SI ("LED_off") [flags 0x41]  <function_decl 0000000006cc2a00 LED_off>) [0 LED_off S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/ray_funkcije.c":551:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LED_off") [flags 0x41]  <function_decl 0000000006cc2a00 LED_off>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 1391 1390 1396)
(code_label 1396 1391 1397 96 176 (nil) [1 uses])
(note 1397 1396 1398 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1398 1397 1399 96 (debug_marker) "../System/ray_funkcije.c":465:5 -1
     (nil))
(insn 1399 1398 1400 96 (set (reg:SI 736)
        (const_int 0 [0])) "../System/ray_funkcije.c":465:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1400 1399 1401 96 (set (mem:SI (reg:SI 306 [ ivtmp.180 ]) [3 MEM[base: _419, offset: 0B]+0 S4 A32])
        (reg:SI 736)) "../System/ray_funkcije.c":465:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 736)
        (nil)))
(debug_insn 1401 1400 1402 96 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1402 1401 1765 96 (debug_marker) "../System/ray_funkcije.c":467:4 -1
     (nil))
(jump_insn 1765 1402 1766 96 (set (pc)
        (label_ref 807)) 284 {*arm_jump}
     (nil)
 -> 807)
(barrier 1766 1765 1405)
(code_label 1405 1766 1406 97 175 (nil) [1 uses])
(note 1406 1405 1407 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1407 1406 1565 97 (debug_marker) "../System/ray_funkcije.c":465:5 -1
     (nil))
(insn 1565 1407 1408 97 (set (reg:SF 738 [ MEM[base: _419, offset: 36B] ])
        (mem:SF (plus:SI (reg:SI 306 [ ivtmp.180 ])
                (const_int 36 [0x24])) [1 MEM[base: _419, offset: 36B]+0 S4 A32])) 737 {*thumb2_movsf_vfp}
     (nil))
(insn 1408 1565 1409 97 (set (reg:SI 737)
        (const_int 0 [0])) "../System/ray_funkcije.c":465:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1409 1408 1410 97 (set (mem:SI (reg:SI 306 [ ivtmp.180 ]) [3 MEM[base: _419, offset: 0B]+0 S4 A32])
        (reg:SI 737)) "../System/ray_funkcije.c":465:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 737)
        (nil)))
(debug_insn 1410 1409 1411 97 (var_location:QI indicate_led (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 1411 1410 1767 97 (debug_marker) "../System/ray_funkcije.c":467:4 -1
     (nil))
(jump_insn 1767 1411 1768 97 (set (pc)
        (label_ref 1161)) 284 {*arm_jump}
     (nil)
 -> 1161)
(barrier 1768 1767 1751)
(code_label 1751 1768 1415 98 250 (nil) [1 uses])
(note 1415 1751 1416 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1416 1415 1420 98 (debug_marker) "../System/ray_funkcije.c":500:6 -1
     (nil))
(insn 1420 1416 1424 98 (set (reg/v:SF 297 [ y ])
        (plus:SF (reg/v:SF 297 [ y ])
            (reg:SF 302 [ _440 ]))) "../System/ray_funkcije.c":473:47 758 {*addsf3_vfp}
     (nil))
(insn 1424 1420 1417 98 (set (reg:SF 741 [ _193 ])
        (float:SF (reg:SI 304 [ prephitmp_453 ]))) "../System/ray_funkcije.c":473:25 809 {*floatsisf2_vfp}
     (nil))
(insn 1417 1424 1418 98 (set (reg/v:SI 293 [ county ])
        (plus:SI (reg/v:SI 293 [ county ])
            (const_int 1 [0x1]))) "../System/ray_funkcije.c":500:12 7 {*arm_addsi3}
     (nil))
(debug_insn 1418 1417 1419 98 (var_location:SI county (reg/v:SI 293 [ county ])) "../System/ray_funkcije.c":500:12 -1
     (nil))
(debug_insn 1419 1418 1421 98 (debug_marker) "../System/ray_funkcije.c":473:45 -1
     (nil))
(debug_insn 1421 1419 1422 98 (var_location:SF y (reg/v:SF 297 [ y ])) -1
     (nil))
(debug_insn 1422 1421 1423 98 (var_location:SI county (reg/v:SI 293 [ county ])) -1
     (nil))
(debug_insn 1423 1422 1775 98 (debug_marker) "../System/ray_funkcije.c":473:23 -1
     (nil))
(insn 1775 1423 1776 98 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 741 [ _193 ])
            (reg/v:SF 297 [ y ]))) "../System/ray_funkcije.c":473:5 828 {*cmpsf_trap_vfp}
     (nil))
(insn 1776 1775 1426 98 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/ray_funkcije.c":473:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 1426 1776 1769 98 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1039)
            (pc))) "../System/ray_funkcije.c":473:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1039)
(note 1769 1426 1770 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1770 1769 1771 99 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1771 1770 1430)
(code_label 1430 1771 1431 100 182 (nil) [1 uses])
(note 1431 1430 1432 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1432 1431 1435 100 (debug_marker) "../System/ray_funkcije.c":484:8 -1
     (nil))
(insn 1435 1432 1436 100 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 319 [ prephitmp_491 ])
            (const_int 0 [0]))) "../System/ray_funkcije.c":484:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1436 1435 1772 100 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1480)
            (pc))) "../System/ray_funkcije.c":484:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 1480)
(note 1772 1436 1773 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1773 1772 1774 101 (set (pc)
        (label_ref 1437)) 284 {*arm_jump}
     (nil)
 -> 1437)
(barrier 1774 1773 0)
