<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p315" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_315{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_315{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_315{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_315{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_315{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t6_315{left:70px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.53px;}
#t7_315{left:70px;bottom:1037px;letter-spacing:-0.18px;word-spacing:-1.15px;}
#t8_315{left:70px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#t9_315{left:70px;bottom:1004px;letter-spacing:-0.42px;}
#ta_315{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_315{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_315{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_315{left:70px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_315{left:70px;bottom:870px;letter-spacing:0.12px;}
#tf_315{left:152px;bottom:870px;letter-spacing:0.14px;word-spacing:0.01px;}
#tg_315{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#th_315{left:70px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ti_315{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_315{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_315{left:70px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tl_315{left:70px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_315{left:70px;bottom:696px;letter-spacing:0.12px;}
#tn_315{left:152px;bottom:696px;letter-spacing:0.16px;word-spacing:0.01px;}
#to_315{left:70px;bottom:672px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tp_315{left:70px;bottom:655px;letter-spacing:-0.18px;word-spacing:-0.65px;}
#tq_315{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tr_315{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_315{left:70px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_315{left:70px;bottom:580px;letter-spacing:-0.13px;}
#tu_315{left:70px;bottom:556px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tv_315{left:70px;bottom:497px;letter-spacing:0.13px;}
#tw_315{left:152px;bottom:497px;letter-spacing:0.16px;word-spacing:0.01px;}
#tx_315{left:70px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_315{left:70px;bottom:457px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_315{left:70px;bottom:440px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#t10_315{left:70px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_315{left:70px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_315{left:70px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t13_315{left:70px;bottom:365px;letter-spacing:-0.17px;word-spacing:-1.19px;}
#t14_315{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t15_315{left:70px;bottom:290px;letter-spacing:0.12px;}
#t16_315{left:152px;bottom:290px;letter-spacing:0.17px;word-spacing:0.01px;}
#t17_315{left:70px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_315{left:70px;bottom:249px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t19_315{left:70px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_315{left:335px;bottom:239px;}
#t1b_315{left:350px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_315{left:70px;bottom:174px;letter-spacing:0.12px;}
#t1d_315{left:152px;bottom:174px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1e_315{left:70px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_315{left:70px;bottom:133px;letter-spacing:-0.18px;word-spacing:-0.4px;}

.s1_315{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_315{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_315{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_315{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_315{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts315" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg315Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg315" style="-webkit-user-select: none;"><object width="935" height="1210" data="315/315.svg" type="image/svg+xml" id="pdf315" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_315" class="t s1_315">Vol. 3A </span><span id="t2_315" class="t s1_315">9-33 </span>
<span id="t3_315" class="t s2_315">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_315" class="t s3_315">In general, each processor core has dedicated microarchitectural resources identical to a single-processor imple- </span>
<span id="t5_315" class="t s3_315">mentation of the underlying microarchitecture without hardware multi-threading capability. Each logical processor </span>
<span id="t6_315" class="t s3_315">in a dual-core processor (whether supporting Intel Hyper-Threading Technology or not) has its own APIC function- </span>
<span id="t7_315" class="t s3_315">ality, PAT, machine check architecture, debug registers and extensions. Each logical processor handles serialization </span>
<span id="t8_315" class="t s3_315">instructions or self-modifying code on its own. Memory order is handled the same way as in Intel Hyper-Threading </span>
<span id="t9_315" class="t s3_315">Technology. </span>
<span id="ta_315" class="t s3_315">The topology of the cache hierarchy (with respect to whether a given cache level is shared by one or more </span>
<span id="tb_315" class="t s3_315">processor cores or by all logical processors in the physical package) depends on the processor implementation. </span>
<span id="tc_315" class="t s3_315">Software must use the deterministic cache parameter leaf of CPUID instruction to discover the cache-sharing </span>
<span id="td_315" class="t s3_315">topology between the logical processors in a multi-threading environment. </span>
<span id="te_315" class="t s4_315">9.8.1 </span><span id="tf_315" class="t s4_315">Logical Processor Support </span>
<span id="tg_315" class="t s3_315">The topological composition of processor cores and logical processors in a multi-core processor can be discovered </span>
<span id="th_315" class="t s3_315">using CPUID. Within each processor core, one or more logical processors may be available. </span>
<span id="ti_315" class="t s3_315">System software must follow the requirement MP initialization sequences (see Section 9.4, “Multiple-Processor </span>
<span id="tj_315" class="t s3_315">(MP) Initialization”) to recognize and enable logical processors. At runtime, software can enumerate those logical </span>
<span id="tk_315" class="t s3_315">processors enabled by system software to identify the topological relationships between these logical processors. </span>
<span id="tl_315" class="t s3_315">(See Section 9.9.5, “Identifying Topological Relationships in an MP System”). </span>
<span id="tm_315" class="t s4_315">9.8.2 </span><span id="tn_315" class="t s4_315">Memory Type Range Registers (MTRR) </span>
<span id="to_315" class="t s3_315">MTRR is shared between two logical processors sharing a processor core if the physical processor supports Intel </span>
<span id="tp_315" class="t s3_315">Hyper-Threading Technology. MTRR is not shared between logical processors located in different cores or different </span>
<span id="tq_315" class="t s3_315">physical packages. </span>
<span id="tr_315" class="t s3_315">The Intel 64 and IA-32 architectures require that all logical processors in an MP system use an identical MTRR </span>
<span id="ts_315" class="t s3_315">memory map. This gives software a consistent view of memory, independent of the processor on which it is </span>
<span id="tt_315" class="t s3_315">running. </span>
<span id="tu_315" class="t s3_315">See Section 12.11, “Memory Type Range Registers (MTRRs).” </span>
<span id="tv_315" class="t s4_315">9.8.3 </span><span id="tw_315" class="t s4_315">Performance Monitoring Counters </span>
<span id="tx_315" class="t s3_315">Performance counters and their companion control MSRs are shared between two logical processors sharing a </span>
<span id="ty_315" class="t s3_315">processor core if the processor core supports Intel Hyper-Threading Technology and is based on Intel NetBurst </span>
<span id="tz_315" class="t s3_315">microarchitecture. They are not shared between logical processors in different cores or different physical packages. </span>
<span id="t10_315" class="t s3_315">As a result, software must manage the use of these resources, based on the topology of performance monitoring </span>
<span id="t11_315" class="t s3_315">resources. Performance counter interrupts, events, and precise event monitoring support can be set up and allo- </span>
<span id="t12_315" class="t s3_315">cated on a per thread (per logical processor) basis. </span>
<span id="t13_315" class="t s3_315">See Section 20.6.4, “Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel </span>
<span id="t14_315" class="t s3_315">NetBurst® Microarchitecture.” </span>
<span id="t15_315" class="t s4_315">9.8.4 </span><span id="t16_315" class="t s4_315">IA32_MISC_ENABLE MSR </span>
<span id="t17_315" class="t s3_315">Some bit fields in IA32_MISC_ENABLE MSR (MSR address 1A0H) may be shared between two logical processors </span>
<span id="t18_315" class="t s3_315">sharing a processor core, or may be shared between different cores in a physical processor. See Chapter 2, “Model- </span>
<span id="t19_315" class="t s3_315">Specific Registers (MSRs)‚” in the Intel </span>
<span id="t1a_315" class="t s5_315">® </span>
<span id="t1b_315" class="t s3_315">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="t1c_315" class="t s4_315">9.8.5 </span><span id="t1d_315" class="t s4_315">Microcode Update Resources </span>
<span id="t1e_315" class="t s3_315">Microcode update facilities are shared between two logical processors sharing a processor core if the physical </span>
<span id="t1f_315" class="t s3_315">package supports Intel Hyper-Threading Technology. They are not shared between logical processors in different </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
