<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1713171651646" as="style"/><link rel="stylesheet" href="styles.css?v=1713171651646"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://ieeexplore.ieee.org/document/10458102">1800-2023 – IEEE Standard for SystemVerilog</a> <span class="domain">(<a href="https://ieeexplore.ieee.org">ieeexplore.ieee.org</a>)</span></div><div class="subtext"><span>fargle</span> | <span>4 comments</span></div><br/><div><div id="40038070" class="c"><input type="checkbox" id="c-40038070" checked=""/><div class="controls bullet"><span class="by">scrunchypath</span><span>|</span><a href="#40036146">next</a><span>|</span><label class="collapse" for="c-40038070">[-]</label><label class="expand" for="c-40038070">[1 more]</label></div><br/><div class="children"><div class="content">Nice. Shame the VHDL standard isn&#x27;t yet free to get. Given it&#x27;s mostly Ada, for which the spec is freely available, I&#x27;d have thought VHDL would have been available before Verilog. Oh well.<p>Open source VHDL is in fairly good shape with GHDL and NVC. I sometimes visit <a href="https:&#x2F;&#x2F;app.gitter.im&#x2F;#&#x2F;room&#x2F;#vhdl_General:gitter.im" rel="nofollow">https:&#x2F;&#x2F;app.gitter.im&#x2F;#&#x2F;room&#x2F;#vhdl_General:gitter.im</a> and I sometimes see the developers of those projects providing really great feedback, sometimes by answering questions from VHDL standards group members.<p>For the best VHDL and Verilog ecosystems, the standards should be freely available. It&#x27;s madness when the standards are not available.</div><br/></div></div><div id="40036146" class="c"><input type="checkbox" id="c-40036146" checked=""/><div class="controls bullet"><span class="by">fargle</span><span>|</span><a href="#40038070">prev</a><span>|</span><a href="#40037810">next</a><span>|</span><label class="collapse" for="c-40036146">[-]</label><label class="expand" for="c-40036146">[1 more]</label></div><br/><div class="children"><div class="content">The 2023 version of the System Verilog standard has been released.<p>It&#x27;s free via the IEEE &quot;Get&quot; program, which is awesome.</div><br/></div></div><div id="40037810" class="c"><input type="checkbox" id="c-40037810" checked=""/><div class="controls bullet"><span class="by">IshKebab</span><span>|</span><a href="#40036146">prev</a><span>|</span><label class="collapse" for="c-40037810">[-]</label><label class="expand" for="c-40037810">[1 more]</label></div><br/><div class="children"><div class="content">The LRM is probably the best thing about SystemVerilog. Does a fantastic job of being a reference and an actually readable document you can learn from (which is lucky because the other SV resources on the internet are very sparse).<p>Just a shame about the language itself.</div><br/></div></div></div></div></div></div></div></body></html>