No errors or warnings found.
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON
TDPR scenario            : place_and_route

INFO: Reading User PDC file C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\constraint\io\LedBlinkingDSpeed.io.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\constraint\fp\user.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 7 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 0 seconds

Placer V4.0 - 11.7.1 
Design: LedBlinkingDSpeed               Started: Thu Mar 09 12:52:52 2017

Initializing Timing-Driven Placement ...
Placing design...
End of placement.
Pre-Placement Runtime        : 0 seconds
Placement Runtime            : 6 seconds

Placer completed successfully.

Design: LedBlinkingDSpeed               
Finished: Thu Mar 09 12:54:04 2017
Total CPU Time:     00:01:08            Total Elapsed Time: 00:01:12
Total Memory Usage: 353.0 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\designer\LedBlinkingDSpeed\LedBlinkingDSpeedStarted: Thu Mar 09 12:54:18 2017


Router completed successfully.

Design: C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\designer\LedBlinkingDSpeed\LedBlinkingDSpeed
Finished: Thu Mar 09 12:55:08 2017
Total CPU Time:     00:00:46            Total Elapsed Time: 00:00:50
Total Memory Usage: 1023.9 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Number of violating paths: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 166  | 27696 | 0.60       |
| DFF           | 116  | 27696 | 0.42       |
| I/O Register  | 0    | 414   | 0.00       |
| Logic Element | 168  | 27696 | 0.61       |
+---------------+------+-------+------------+

