From a3199b92da96957fd745bcd02f1957a14ff53984 Mon Sep 17 00:00:00 2001
From: Cai YiWei <cyw@rock-chips.com>
Date: Wed, 18 Mar 2020 19:13:22 +0800
Subject: [PATCH] ARM: dts: rv1126: add csi phy node

Change-Id: I68d2def8357150e60a8c1ddc1511d44527ebd879
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
---
 arch/arm/boot/dts/rv1126.dtsi | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index c49cc7612c87..83abcb124d48 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -35,6 +35,8 @@
 		serial5 = &uart5;
 		spi0 = &spi0;
 		spi1 = &spi1;
+		dphy0 = &csi_dphy0;
+		dphy1 = &csi_dphy1;
 	};
 
 	cpus {
@@ -651,6 +653,24 @@
 			<&pmucru CLK_OSC0_DIV32K>;
 	};
 
+	csi_dphy0: csi-dphy@ff4b0000 {
+		compatible = "rockchip,rv1126-csi-dphy";
+		reg = <0xff4b0000 0x8000>;
+		clocks = <&cru PCLK_CSIPHY0>;
+		clock-names = "pclk";
+		rockchip,grf = <&grf>;
+		status = "disabled";
+	};
+
+	csi_dphy1: csi-dphy@ff4b8000 {
+		compatible = "rockchip,rv1126-csi-dphy";
+		reg = <0xff4b8000 0x8000>;
+		clocks = <&cru PCLK_CSIPHY1>;
+		clock-names = "pclk";
+		rockchip,grf = <&grf>;
+		status = "disabled";
+	};
+
 	u2phy0: usb2-phy@ff4c0000 {
 		compatible = "rockchip,rv1126-usb2phy";
 		reg = <0xff4c0000 0x8000>;
-- 
2.35.3

