RADIX hex
CDEBUG 0
DEBUGVARS {input_m IN transactor_input_m 0 input_e IN transactor_input_e 0 taps_m IN transactor_taps_m 0 taps_e IN transactor_taps_e 0 return_m OUT transactor_return_m 0 return_e OUT transactor_return_e 0 }
WAVELIST {{DUT input.m:rsc input_m_rsc_dat {scverify_top rtl input_m_rsc_dat} {}} {DUT input.e:rsc input_e_rsc_dat {scverify_top rtl input_e_rsc_dat} {}} {DUT taps.m:rsc taps_m_rsc_dat {scverify_top rtl taps_m_rsc_dat} {}} {DUT taps.e:rsc taps_e_rsc_dat {scverify_top rtl taps_e_rsc_dat} {}} {DUT return.m:rsc return_m_rsc_dat {scverify_top rtl return_m_rsc_dat} {}} {DUT return.e:rsc return_e_rsc_dat {scverify_top rtl return_e_rsc_dat} {}} {DUT {} input_m_triosy_lz {scverify_top rtl input_m_triosy_lz} {}} {DUT {} input_e_triosy_lz {scverify_top rtl input_e_triosy_lz} {}} {DUT {} taps_m_triosy_lz {scverify_top rtl taps_m_triosy_lz} {}} {DUT {} taps_e_triosy_lz {scverify_top rtl taps_e_triosy_lz} {}} {DUT {} return_m_triosy_lz {scverify_top rtl return_m_triosy_lz} {}} {DUT {} return_e_triosy_lz {scverify_top rtl return_e_triosy_lz} {}} {OutputCompare return_m return_m-TRANS# {scverify_top user_tb return_m_comp _compare_cnt_sig} blue} {OutputCompare return_m return_m-GOLDEN {scverify_top user_tb return_m_comp _golden_sig} {}} {OutputCompare return_m return_m-DUT {scverify_top user_tb return_m_comp _dut_sig} {}} {OutputCompare return_m return_m-ERR# {scverify_top user_tb return_m_comp _error_cnt_sig} red} {OutputCompare return_e return_e-TRANS# {scverify_top user_tb return_e_comp _compare_cnt_sig} blue} {OutputCompare return_e return_e-GOLDEN {scverify_top user_tb return_e_comp _golden_sig} {}} {OutputCompare return_e return_e-DUT {scverify_top user_tb return_e_comp _dut_sig} {}} {OutputCompare return_e return_e-ERR# {scverify_top user_tb return_e_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} }
STALL_CTRLS_ADDED 1
