{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611674703895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611674703895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:25:03 2021 " "Processing started: Tue Jan 26 16:25:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611674703895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611674703895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP23 -c TP23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP23 -c TP23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611674703895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611674704645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteurn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteurN-myarchitecture " "Found design unit 1: compteurN-myarchitecture" {  } { { "compteurN.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/compteurN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705489 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteurN " "Found entity 1: compteurN" {  } { { "compteurN.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/compteurN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_data-myarchitecture " "Found design unit 1: latch_data-myarchitecture" {  } { { "latch_data.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/latch_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705520 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_data " "Found entity 1: latch_data" {  } { { "latch_data.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/latch_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaire_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaire_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaire_7seg-myarchitecture " "Found design unit 1: binaire_7seg-myarchitecture" {  } { { "binaire_7seg.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/binaire_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705536 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaire_7seg " "Found entity 1: binaire_7seg" {  } { { "binaire_7seg.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/binaire_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenetre_mesure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenetre_mesure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fenetre_Mesure-behav " "Found design unit 1: Fenetre_Mesure-behav" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fenetre_Mesure " "Found entity 1: Fenetre_Mesure" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp23.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp23.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP23 " "Found entity 1: TP23" {  } { { "TP23.bdf" "" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705692 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-myarchitecture " "Found design unit 1: diviseur-myarchitecture" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705724 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674705724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674705724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP23 " "Elaborating entity \"TP23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611674705864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaire_7seg binaire_7seg:inst2 " "Elaborating entity \"binaire_7seg\" for hierarchy \"binaire_7seg:inst2\"" {  } { { "TP23.bdf" "inst2" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 32 736 912 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674705895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_data latch_data:inst6 " "Elaborating entity \"latch_data\" for hierarchy \"latch_data:inst6\"" {  } { { "TP23.bdf" "inst6" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 32 504 688 112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674705927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fenetre_Mesure Fenetre_Mesure:inst " "Elaborating entity \"Fenetre_Mesure\" for hierarchy \"Fenetre_Mesure:inst\"" {  } { { "TP23.bdf" "inst" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 136 -48 160 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674705958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst20 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst20\"" {  } { { "TP23.bdf" "inst20" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 216 -176 -96 328 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674705989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706083 ""}  } { { "lpm_mux0.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/lpm_mux0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611674706083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611674706177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611674706177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"lpm_mux0:inst20\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst24 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst24\"" {  } { { "TP23.bdf" "inst24" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 368 -376 -232 448 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst21 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst21\"" {  } { { "TP23.bdf" "inst21" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 448 -376 -232 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst22 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst22\"" {  } { { "TP23.bdf" "inst22" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 528 -376 -232 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:inst14 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:inst14\"" {  } { { "TP23.bdf" "inst14" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 72 -376 -232 152 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteurN compteurN:inst10 " "Elaborating entity \"compteurN\" for hierarchy \"compteurN:inst10\"" {  } { { "TP23.bdf" "inst10" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 136 232 408 248 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611674706302 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~synth " "Found clock multiplexer lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_33e.tdf" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/db/mux_33e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1611674706661 "|TP23|lpm_mux0:inst20|lpm_mux:LPM_MUX_component|mux_33e:auto_generated|result_node[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1611674706661 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1611674707052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1611674707052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1611674707724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611674707724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611674707864 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611674707864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611674707864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611674707864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611674707927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:25:07 2021 " "Processing ended: Tue Jan 26 16:25:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611674707927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611674707927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611674707927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611674707927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611674709255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611674709255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:25:08 2021 " "Processing started: Tue Jan 26 16:25:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611674709255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611674709255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TP23 -c TP23 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TP23 -c TP23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611674709255 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611674709395 ""}
{ "Info" "0" "" "Project  = TP23" {  } {  } 0 0 "Project  = TP23" 0 0 "Fitter" 0 0 1611674709395 ""}
{ "Info" "0" "" "Revision = TP23" {  } {  } 0 0 "Revision = TP23" 0 0 "Fitter" 0 0 1611674709395 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1611674709583 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP23 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"TP23\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611674709599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611674709647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611674709647 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611674709817 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611674709849 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611674710224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611674710224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611674710224 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611674710224 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611674710239 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611674710239 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611674710239 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611674710239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TP23.sdc " "Synopsys Design Constraints File file not found: 'TP23.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611674710396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611674710411 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout " "Cell: inst20\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611674710411 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1611674710411 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611674710411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diviseur:inst21\|div " "Destination node diviseur:inst21\|div" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { diviseur:inst21|div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diviseur:inst22\|div " "Destination node diviseur:inst22\|div" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { diviseur:inst22|div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diviseur:inst24\|div " "Destination node diviseur:inst24\|div" {  } { { "diviseur.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/diviseur.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { diviseur:inst24|div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~0 " "Destination node lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_33e.tdf" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/db/mux_33e.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_mux0:inst20|lpm_mux:LPM_MUX_component|mux_33e:auto_generated|result_node[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "TP23.bdf" "" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 192 -600 -432 208 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611674710442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "measure (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node measure (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { measure } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "measure" } } } } { "TP23.bdf" "" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 160 -600 -432 176 "measure" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { measure } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611674710442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fenetre_Mesure:inst\|clk_compteur  " "Automatically promoted node Fenetre_Mesure:inst\|clk_compteur " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fenetre_Mesure:inst|clk_compteur } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611674710442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fenetre_Mesure:inst\|latch_compteur  " "Automatically promoted node Fenetre_Mesure:inst\|latch_compteur " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fenetre_Mesure:inst\|latch_compteur~1 " "Destination node Fenetre_Mesure:inst\|latch_compteur~1" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fenetre_Mesure:inst|latch_compteur~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fenetre_Mesure:inst|latch_compteur } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611674710442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]  " "Automatically promoted node lpm_mux0:inst20\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fenetre_Mesure:inst\|enable_temp " "Destination node Fenetre_Mesure:inst\|enable_temp" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fenetre_Mesure:inst|enable_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fenetre_Mesure:inst\|clk_compteur " "Destination node Fenetre_Mesure:inst\|clk_compteur" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fenetre_Mesure:inst|clk_compteur } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611674710442 ""}  } { { "db/mux_33e.tdf" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/db/mux_33e.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_mux0:inst20|lpm_mux:LPM_MUX_component|mux_33e:auto_generated|result_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611674710442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611674710458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fenetre_Mesure:inst\|latch_compteur~1 " "Destination node Fenetre_Mesure:inst\|latch_compteur~1" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fenetre_Mesure:inst|latch_compteur~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611674710458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611674710458 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "TP23.bdf" "" { Schematic "//Mac/Home/Documents/TF_FPGA/TP23/TP23.bdf" { { 176 -600 -432 192 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611674710458 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611674710520 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611674710520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611674710536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1611674710536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611674710536 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611674710567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611674711614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611674711725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611674711739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611674712474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611674712474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611674712536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "//Mac/Home/Documents/TF_FPGA/TP23/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1611674713178 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611674713178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611674713520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1611674713520 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611674713520 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1611674713536 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611674713552 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[6\] 0 " "Pin \"SEG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[5\] 0 " "Pin \"SEG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[4\] 0 " "Pin \"SEG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[3\] 0 " "Pin \"SEG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[2\] 0 " "Pin \"SEG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[1\] 0 " "Pin \"SEG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG1\[0\] 0 " "Pin \"SEG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[6\] 0 " "Pin \"SEG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[5\] 0 " "Pin \"SEG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[4\] 0 " "Pin \"SEG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[3\] 0 " "Pin \"SEG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[2\] 0 " "Pin \"SEG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[1\] 0 " "Pin \"SEG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG2\[0\] 0 " "Pin \"SEG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[6\] 0 " "Pin \"SEG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[5\] 0 " "Pin \"SEG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[4\] 0 " "Pin \"SEG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[3\] 0 " "Pin \"SEG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[2\] 0 " "Pin \"SEG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[1\] 0 " "Pin \"SEG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG3\[0\] 0 " "Pin \"SEG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[6\] 0 " "Pin \"SEG4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[5\] 0 " "Pin \"SEG4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[4\] 0 " "Pin \"SEG4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[3\] 0 " "Pin \"SEG4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[2\] 0 " "Pin \"SEG4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[1\] 0 " "Pin \"SEG4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG4\[0\] 0 " "Pin \"SEG4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611674713567 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1611674713567 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611674713692 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611674713724 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611674713850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611674714067 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1611674714131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/TF_FPGA/TP23/output_files/TP23.fit.smsg " "Generated suppressed messages file /Documents/TF_FPGA/TP23/output_files/TP23.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611674714224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611674714536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:25:14 2021 " "Processing ended: Tue Jan 26 16:25:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611674714536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611674714536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611674714536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611674714536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611674715802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611674715802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:25:15 2021 " "Processing started: Tue Jan 26 16:25:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611674715802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611674715802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TP23 -c TP23 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TP23 -c TP23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611674715802 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611674716771 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611674716817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611674717383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:25:17 2021 " "Processing ended: Tue Jan 26 16:25:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611674717383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611674717383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611674717383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611674717383 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611674718086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611674718961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611674718961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:25:18 2021 " "Processing started: Tue Jan 26 16:25:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611674718961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611674718961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TP23 -c TP23 " "Command: quartus_sta TP23 -c TP23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611674718961 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1611674719070 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611674719320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611674719368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611674719368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TP23.sdc " "Synopsys Design Constraints File file not found: 'TP23.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1611674719508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1611674719508 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name measure measure " "create_clock -period 1.000 -name measure measure" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719523 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719523 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fenetre_Mesure:inst\|latch_compteur Fenetre_Mesure:inst\|latch_compteur " "create_clock -period 1.000 -name Fenetre_Mesure:inst\|latch_compteur Fenetre_Mesure:inst\|latch_compteur" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719523 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719523 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout " "Cell: inst20\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719523 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1611674719523 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1611674719523 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1611674719555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611674719570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.783 " "Worst-case setup slack is -5.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.783      -303.687 clk  " "   -5.783      -303.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.643       -88.215 measure  " "   -5.643       -88.215 measure " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.139       -79.333 Fenetre_Mesure:inst\|latch_compteur  " "   -5.139       -79.333 Fenetre_Mesure:inst\|latch_compteur " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.627 " "Worst-case hold slack is -6.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.627       -12.158 clk  " "   -6.627       -12.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 measure  " "    0.445         0.000 measure " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.627         0.000 Fenetre_Mesure:inst\|latch_compteur  " "    5.627         0.000 Fenetre_Mesure:inst\|latch_compteur " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.047 " "Worst-case recovery slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 clk  " "    0.047         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 clk  " "    0.418         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -147.049 clk  " "   -1.631      -147.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -41.957 measure  " "   -1.631       -41.957 measure " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -19.552 Fenetre_Mesure:inst\|latch_compteur  " "   -0.611       -19.552 Fenetre_Mesure:inst\|latch_compteur " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719617 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611674719789 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1611674719789 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout " "Cell: inst20\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719805 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1611674719805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611674719820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.956 " "Worst-case setup slack is -1.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.956       -60.444 clk  " "   -1.956       -60.444 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642       -18.522 measure  " "   -1.642       -18.522 measure " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548       -23.786 Fenetre_Mesure:inst\|latch_compteur  " "   -1.548       -23.786 Fenetre_Mesure:inst\|latch_compteur " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.304 " "Worst-case hold slack is -3.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.304        -5.528 clk  " "   -3.304        -5.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 measure  " "    0.215         0.000 measure " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.332         0.000 Fenetre_Mesure:inst\|latch_compteur  " "    2.332         0.000 Fenetre_Mesure:inst\|latch_compteur " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.463 " "Worst-case recovery slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463         0.000 clk  " "    0.463         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 clk  " "    0.307         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -120.380 clk  " "   -1.380      -120.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 measure  " "   -1.380       -34.380 measure " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Fenetre_Mesure:inst\|latch_compteur  " "   -0.500       -16.000 Fenetre_Mesure:inst\|latch_compteur " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611674719867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611674719867 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611674720023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611674720070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611674720070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4532 " "Peak virtual memory: 4532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611674720211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:25:20 2021 " "Processing ended: Tue Jan 26 16:25:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611674720211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611674720211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611674720211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611674720211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611674721680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611674721680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:25:21 2021 " "Processing started: Tue Jan 26 16:25:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611674721680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611674721680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TP23 -c TP23 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TP23 -c TP23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611674721680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TP23.vo /Documents/TF_FPGA/TP23/simulation/modelsim/ simulation " "Generated file TP23.vo in folder \"/Documents/TF_FPGA/TP23/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1611674722305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611674722367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:25:22 2021 " "Processing ended: Tue Jan 26 16:25:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611674722367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611674722367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611674722367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611674722367 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611674723039 ""}
