********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Wed May  3 01:19:04 2023)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "usf_launch_script" line 41)
    invoked from within
"usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode post-implementation -type timing -run_dir D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/impl/timing/xsim..."
