Build started 3/14/2015 1:50:44 AM.
     1>Project "C:\Users\U7karsh\Documents\GitHub\FPGA-Placer-and-Router\LetUsCode\LetUsCode\LetUsCode.vcxproj" on node 2 (Build target(s)).
     1>ClCompile:
         F:\Visual Studio\VC\bin\CL.exe /c /ZI /nologo /W3 /WX- /sdl /Od /Oy- /D _CRT_SECURE_NO_WARNINGS /D WIN32 /D _DEBUG /D _CONSOLE /D _LIB /D _UNICODE /D UNICODE /Gm /EHsc /RTC1 /MDd /GS /fp:precise /Zc:wchar_t /Zc:forScope /Fo"Debug\\" /Fd"Debug\vc120.pdb" /Gd /TP /analyze- /errorReport:prompt placer.cpp
         placer.cpp
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(53): warning C4018: '<' : signed/unsigned mismatch
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(63): warning C4018: '<' : signed/unsigned mismatch
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(72): warning C4018: '<' : signed/unsigned mismatch
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(83): warning C4018: '<' : signed/unsigned mismatch
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(90): warning C4018: '<' : signed/unsigned mismatch
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(129): warning C4244: 'initializing' : conversion from 'double' to 'int', possible loss of data
     1>c:\users\u7karsh\documents\github\fpga-placer-and-router\letuscode\letuscode\placer.cpp(188): warning C4018: '<' : signed/unsigned mismatch
       Link:
         F:\Visual Studio\VC\bin\link.exe /ERRORREPORT:PROMPT /OUT:"C:\Users\U7karsh\Documents\GitHub\FPGA-Placer-and-Router\LetUsCode\Debug\LetUsCode.exe" /INCREMENTAL /NOLOGO kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib /MANIFEST /MANIFESTUAC:"level='asInvoker' uiAccess='false'" /manifest:embed /DEBUG /PDB:"C:\Users\U7karsh\Documents\GitHub\FPGA-Placer-and-Router\LetUsCode\Debug\LetUsCode.pdb" /SUBSYSTEM:CONSOLE /TLBID:1 /DYNAMICBASE /NXCOMPAT /IMPLIB:"C:\Users\U7karsh\Documents\GitHub\FPGA-Placer-and-Router\LetUsCode\Debug\LetUsCode.lib" /MACHINE:X86 Debug\parser.obj
         Debug\Source.obj
         Debug\placer.obj
         LetUsCode.vcxproj -> C:\Users\U7karsh\Documents\GitHub\FPGA-Placer-and-Router\LetUsCode\Debug\LetUsCode.exe
     1>Done Building Project "C:\Users\U7karsh\Documents\GitHub\FPGA-Placer-and-Router\LetUsCode\LetUsCode\LetUsCode.vcxproj" (Build target(s)).

Build succeeded.

Time Elapsed 00:00:01.43
