0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/EightBitCounter/EightBitCounter.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/Eight_bit_counter_with_T_flop_behavior.v,1556566701,verilog,,C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/T_ff_enable_behavior.v,,Eight_bit_counter_with_T_flop_behave,,,,,,,,
C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/Eight_bit_counter_with_T_flop_behavior_tb.v,1556566701,verilog,,,,Eight_bit_counter_with_T_flop_behave_tb,,,,,,,,
C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/T_ff_enable_behavior.v,1556566701,verilog,,C:/Users/SET165-01U/Documents/GitHub/ENES247Kamran/lab6-ShiftRegisters/lab6_2_1/Eight_bit_counter_with_T_flop_behavior_tb.v,,T_ff_enable_behavior,,,,,,,,
