{"Michael Roitzsch": [0, ["Atlas: Look-ahead scheduling using workload metrics", ["Michael Roitzsch", "Stefan Wachtler", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531074", "rtas", 2013]], "Stefan Wachtler": [0, ["Atlas: Look-ahead scheduling using workload metrics", ["Michael Roitzsch", "Stefan Wachtler", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531074", "rtas", 2013]], "Hermann Hartig": [0, ["Atlas: Look-ahead scheduling using workload metrics", ["Michael Roitzsch", "Stefan Wachtler", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531074", "rtas", 2013], ["On confidentiality-preserving real-time locking protocols", ["Marcus Volp", "Benjamin Engel", "Claude-Joachim Hamann", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531088", "rtas", 2013]], "Eric S. Missimer": [0, ["Real-time USB communication in the Quest operating system", ["Eric S. Missimer", "Ye Li", "Richard West"], "https://doi.org/10.1109/RTAS.2013.6531075", "rtas", 2013]], "Ye Li": [0, ["Real-time USB communication in the Quest operating system", ["Eric S. Missimer", "Ye Li", "Richard West"], "https://doi.org/10.1109/RTAS.2013.6531075", "rtas", 2013]], "Richard West": [0, ["Real-time USB communication in the Quest operating system", ["Eric S. Missimer", "Ye Li", "Richard West"], "https://doi.org/10.1109/RTAS.2013.6531075", "rtas", 2013]], "Man-Ki Yoon": [0.29643695801496506, ["SecureCore: A multicore-based intrusion detection architecture for real-time embedded systems", ["Man-Ki Yoon", "Sibin Mohan", "Jaesik Choi", "Jung-Eun Kim", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531076", "rtas", 2013]], "Sibin Mohan": [0, ["SecureCore: A multicore-based intrusion detection architecture for real-time embedded systems", ["Man-Ki Yoon", "Sibin Mohan", "Jaesik Choi", "Jung-Eun Kim", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531076", "rtas", 2013]], "Jaesik Choi": [1, ["SecureCore: A multicore-based intrusion detection architecture for real-time embedded systems", ["Man-Ki Yoon", "Sibin Mohan", "Jaesik Choi", "Jung-Eun Kim", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531076", "rtas", 2013]], "Jung-Eun Kim": [0.9999466240406036, ["SecureCore: A multicore-based intrusion detection architecture for real-time embedded systems", ["Man-Ki Yoon", "Sibin Mohan", "Jaesik Choi", "Jung-Eun Kim", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531076", "rtas", 2013]], "Lui Sha": [0, ["SecureCore: A multicore-based intrusion detection architecture for real-time embedded systems", ["Man-Ki Yoon", "Sibin Mohan", "Jaesik Choi", "Jung-Eun Kim", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531076", "rtas", 2013], ["MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms", ["Heechul Yun", "Gang Yao", "Rodolfo Pellizzoni", "Marco Caccamo", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531079", "rtas", 2013]], "Gopinath Karmakar": [0, ["Coordinated scheduling of thermostatically controlled real-time systems under peak power constraint", ["Gopinath Karmakar", "Ashutosh Kabra", "Krithi Ramamritham"], "https://doi.org/10.1109/RTAS.2013.6531077", "rtas", 2013]], "Ashutosh Kabra": [0, ["Coordinated scheduling of thermostatically controlled real-time systems under peak power constraint", ["Gopinath Karmakar", "Ashutosh Kabra", "Krithi Ramamritham"], "https://doi.org/10.1109/RTAS.2013.6531077", "rtas", 2013]], "Krithi Ramamritham": [0, ["Coordinated scheduling of thermostatically controlled real-time systems under peak power constraint", ["Gopinath Karmakar", "Ashutosh Kabra", "Krithi Ramamritham"], "https://doi.org/10.1109/RTAS.2013.6531077", "rtas", 2013]], "Renato Mancuso": [0, ["Real-time cache management framework for multi-core architectures", ["Renato Mancuso", "Roman Dudko", "Emiliano Betti", "Marco Cesati", "Marco Caccamo", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2013.6531078", "rtas", 2013]], "Roman Dudko": [0, ["Real-time cache management framework for multi-core architectures", ["Renato Mancuso", "Roman Dudko", "Emiliano Betti", "Marco Cesati", "Marco Caccamo", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2013.6531078", "rtas", 2013]], "Emiliano Betti": [0, ["Real-time cache management framework for multi-core architectures", ["Renato Mancuso", "Roman Dudko", "Emiliano Betti", "Marco Cesati", "Marco Caccamo", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2013.6531078", "rtas", 2013]], "Marco Cesati": [0, ["Real-time cache management framework for multi-core architectures", ["Renato Mancuso", "Roman Dudko", "Emiliano Betti", "Marco Cesati", "Marco Caccamo", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2013.6531078", "rtas", 2013]], "Marco Caccamo": [0, ["Real-time cache management framework for multi-core architectures", ["Renato Mancuso", "Roman Dudko", "Emiliano Betti", "Marco Cesati", "Marco Caccamo", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2013.6531078", "rtas", 2013], ["MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms", ["Heechul Yun", "Gang Yao", "Rodolfo Pellizzoni", "Marco Caccamo", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531079", "rtas", 2013]], "Rodolfo Pellizzoni": [0, ["Real-time cache management framework for multi-core architectures", ["Renato Mancuso", "Roman Dudko", "Emiliano Betti", "Marco Cesati", "Marco Caccamo", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2013.6531078", "rtas", 2013], ["MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms", ["Heechul Yun", "Gang Yao", "Rodolfo Pellizzoni", "Marco Caccamo", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531079", "rtas", 2013], ["ORTAP: An Offset-based response time analysis for a pipelined communication resource model", ["Hany Kashif", "Sina Gholamian", "Rodolfo Pellizzoni", "Hiren D. Patel", "Sebastian Fischmeister"], "https://doi.org/10.1109/RTAS.2013.6531097", "rtas", 2013]], "Heechul Yun": [0.9999721050262451, ["MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms", ["Heechul Yun", "Gang Yao", "Rodolfo Pellizzoni", "Marco Caccamo", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531079", "rtas", 2013]], "Gang Yao": [0, ["MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms", ["Heechul Yun", "Gang Yao", "Rodolfo Pellizzoni", "Marco Caccamo", "Lui Sha"], "https://doi.org/10.1109/RTAS.2013.6531079", "rtas", 2013]], "Andreas Abel": [0, ["Measurement-based modeling of the cache replacement policy", ["Andreas Abel", "Jan Reineke"], "https://doi.org/10.1109/RTAS.2013.6531080", "rtas", 2013]], "Jan Reineke": [0, ["Measurement-based modeling of the cache replacement policy", ["Andreas Abel", "Jan Reineke"], "https://doi.org/10.1109/RTAS.2013.6531080", "rtas", 2013]], "Will Lunniss": [0, ["Integrating cache related pre-emption delay analysis into EDF scheduling", ["Will Lunniss", "Sebastian Altmeyer", "Claire Maiza", "Robert I. Davis"], "https://doi.org/10.1109/RTAS.2013.6531081", "rtas", 2013]], "Sebastian Altmeyer": [0, ["Integrating cache related pre-emption delay analysis into EDF scheduling", ["Will Lunniss", "Sebastian Altmeyer", "Claire Maiza", "Robert I. Davis"], "https://doi.org/10.1109/RTAS.2013.6531081", "rtas", 2013]], "Claire Maiza": [0, ["Integrating cache related pre-emption delay analysis into EDF scheduling", ["Will Lunniss", "Sebastian Altmeyer", "Claire Maiza", "Robert I. Davis"], "https://doi.org/10.1109/RTAS.2013.6531081", "rtas", 2013]], "Robert I. Davis": [0, ["Integrating cache related pre-emption delay analysis into EDF scheduling", ["Will Lunniss", "Sebastian Altmeyer", "Claire Maiza", "Robert I. Davis"], "https://doi.org/10.1109/RTAS.2013.6531081", "rtas", 2013]], "Abhijeet Banerjee": [0, ["Precise micro-architectural modeling for WCET analysis via AI+SAT", ["Abhijeet Banerjee", "Sudipta Chattopadhyay", "Abhik Roychoudhury"], "https://doi.org/10.1109/RTAS.2013.6531082", "rtas", 2013]], "Sudipta Chattopadhyay": [0, ["Precise micro-architectural modeling for WCET analysis via AI+SAT", ["Abhijeet Banerjee", "Sudipta Chattopadhyay", "Abhik Roychoudhury"], "https://doi.org/10.1109/RTAS.2013.6531082", "rtas", 2013]], "Abhik Roychoudhury": [0, ["Precise micro-architectural modeling for WCET analysis via AI+SAT", ["Abhijeet Banerjee", "Sudipta Chattopadhyay", "Abhik Roychoudhury"], "https://doi.org/10.1109/RTAS.2013.6531082", "rtas", 2013]], "Bernard Blackham": [0, ["Sequoll: A framework for model checking binaries", ["Bernard Blackham", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2013.6531083", "rtas", 2013]], "Gernot Heiser": [0, ["Sequoll: A framework for model checking binaries", ["Bernard Blackham", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2013.6531083", "rtas", 2013]], "Enrico Mezzetti": [0, ["A rapid cache-aware procedure positioning optimization to favor incremental development", ["Enrico Mezzetti", "Tullio Vardanega"], "https://doi.org/10.1109/RTAS.2013.6531084", "rtas", 2013]], "Tullio Vardanega": [0, ["A rapid cache-aware procedure positioning optimization to favor incremental development", ["Enrico Mezzetti", "Tullio Vardanega"], "https://doi.org/10.1109/RTAS.2013.6531084", "rtas", 2013]], "Joost P. H. M. Hausmans": [0, ["Two parameter workload characterization for improved dataflow analysis accuracy", ["Joost P. H. M. Hausmans", "Stefan J. Geuns", "Maarten Wiggers", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2013.6531085", "rtas", 2013]], "Stefan J. Geuns": [0, ["Two parameter workload characterization for improved dataflow analysis accuracy", ["Joost P. H. M. Hausmans", "Stefan J. Geuns", "Maarten Wiggers", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2013.6531085", "rtas", 2013]], "Maarten Wiggers": [0, ["Two parameter workload characterization for improved dataflow analysis accuracy", ["Joost P. H. M. Hausmans", "Stefan J. Geuns", "Maarten Wiggers", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2013.6531085", "rtas", 2013]], "Marco Jan Gerrit Bekooij": [0, ["Two parameter workload characterization for improved dataflow analysis accuracy", ["Joost P. H. M. Hausmans", "Stefan J. Geuns", "Maarten Wiggers", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2013.6531085", "rtas", 2013]], "Mikael Asberg": [0, ["Resource sharing using the rollback mechanism in hierarchically scheduled real-time open systems", ["Mikael Asberg", "Thomas Nolte", "Moris Behnam"], "https://doi.org/10.1109/RTAS.2013.6531086", "rtas", 2013]], "Thomas Nolte": [0, ["Resource sharing using the rollback mechanism in hierarchically scheduled real-time open systems", ["Mikael Asberg", "Thomas Nolte", "Moris Behnam"], "https://doi.org/10.1109/RTAS.2013.6531086", "rtas", 2013]], "Moris Behnam": [0, ["Resource sharing using the rollback mechanism in hierarchically scheduled real-time open systems", ["Mikael Asberg", "Thomas Nolte", "Moris Behnam"], "https://doi.org/10.1109/RTAS.2013.6531086", "rtas", 2013]], "Bjorn B. Brandenburg": [0, ["Improved analysis and evaluation of real-time semaphore protocols for P-FP scheduling", ["Bjorn B. Brandenburg"], "https://doi.org/10.1109/RTAS.2013.6531087", "rtas", 2013]], "Marcus Volp": [0, ["On confidentiality-preserving real-time locking protocols", ["Marcus Volp", "Benjamin Engel", "Claude-Joachim Hamann", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531088", "rtas", 2013]], "Benjamin Engel": [0, ["On confidentiality-preserving real-time locking protocols", ["Marcus Volp", "Benjamin Engel", "Claude-Joachim Hamann", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531088", "rtas", 2013]], "Claude-Joachim Hamann": [0, ["On confidentiality-preserving real-time locking protocols", ["Marcus Volp", "Benjamin Engel", "Claude-Joachim Hamann", "Hermann Hartig"], "https://doi.org/10.1109/RTAS.2013.6531088", "rtas", 2013]], "Xin Qi": [0, ["AdaSense: Adapting sampling rates for activity recognition in Body Sensor Networks", ["Xin Qi", "Matthew Keally", "Gang Zhou", "Yantao Li", "Zhen Ren"], "https://doi.org/10.1109/RTAS.2013.6531089", "rtas", 2013]], "Matthew Keally": [0, ["AdaSense: Adapting sampling rates for activity recognition in Body Sensor Networks", ["Xin Qi", "Matthew Keally", "Gang Zhou", "Yantao Li", "Zhen Ren"], "https://doi.org/10.1109/RTAS.2013.6531089", "rtas", 2013]], "Gang Zhou": [0, ["AdaSense: Adapting sampling rates for activity recognition in Body Sensor Networks", ["Xin Qi", "Matthew Keally", "Gang Zhou", "Yantao Li", "Zhen Ren"], "https://doi.org/10.1109/RTAS.2013.6531089", "rtas", 2013]], "Yantao Li": [0, ["AdaSense: Adapting sampling rates for activity recognition in Body Sensor Networks", ["Xin Qi", "Matthew Keally", "Gang Zhou", "Yantao Li", "Zhen Ren"], "https://doi.org/10.1109/RTAS.2013.6531089", "rtas", 2013]], "Zhen Ren": [0, ["AdaSense: Adapting sampling rates for activity recognition in Body Sensor Networks", ["Xin Qi", "Matthew Keally", "Gang Zhou", "Yantao Li", "Zhen Ren"], "https://doi.org/10.1109/RTAS.2013.6531089", "rtas", 2013]], "Morteza Damavandpeyma": [0, ["Throughput-constrained DVFS for scenario-aware dataflow graphs", ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1109/RTAS.2013.6531090", "rtas", 2013]], "Sander Stuijk": [0, ["Throughput-constrained DVFS for scenario-aware dataflow graphs", ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1109/RTAS.2013.6531090", "rtas", 2013]], "Twan Basten": [0, ["Throughput-constrained DVFS for scenario-aware dataflow graphs", ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1109/RTAS.2013.6531090", "rtas", 2013]], "Marc Geilen": [0, ["Throughput-constrained DVFS for scenario-aware dataflow graphs", ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1109/RTAS.2013.6531090", "rtas", 2013]], "Henk Corporaal": [0, ["Throughput-constrained DVFS for scenario-aware dataflow graphs", ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1109/RTAS.2013.6531090", "rtas", 2013]], "Buyoung Yun": [0.9974896758794785, ["Predicting thermal behavior for temperature management in time-critical multicore systems", ["Buyoung Yun", "Kang G. Shin", "Shige Wang"], "https://doi.org/10.1109/RTAS.2013.6531091", "rtas", 2013]], "Kang G. Shin": [1, ["Predicting thermal behavior for temperature management in time-critical multicore systems", ["Buyoung Yun", "Kang G. Shin", "Shige Wang"], "https://doi.org/10.1109/RTAS.2013.6531091", "rtas", 2013]], "Shige Wang": [0.009448840515688062, ["Predicting thermal behavior for temperature management in time-critical multicore systems", ["Buyoung Yun", "Kang G. Shin", "Shige Wang"], "https://doi.org/10.1109/RTAS.2013.6531091", "rtas", 2013]], "Felix Bruns": [0, ["Energy-driven proportional fair scheduling for industrial measurement devices", ["Felix Bruns", "Steffen Bruggemann", "Dirk Kuschnerus", "Attila Bilgic"], "https://doi.org/10.1109/RTAS.2013.6531092", "rtas", 2013]], "Steffen Bruggemann": [0, ["Energy-driven proportional fair scheduling for industrial measurement devices", ["Felix Bruns", "Steffen Bruggemann", "Dirk Kuschnerus", "Attila Bilgic"], "https://doi.org/10.1109/RTAS.2013.6531092", "rtas", 2013]], "Dirk Kuschnerus": [0, ["Energy-driven proportional fair scheduling for industrial measurement devices", ["Felix Bruns", "Steffen Bruggemann", "Dirk Kuschnerus", "Attila Bilgic"], "https://doi.org/10.1109/RTAS.2013.6531092", "rtas", 2013]], "Attila Bilgic": [0, ["Energy-driven proportional fair scheduling for industrial measurement devices", ["Felix Bruns", "Steffen Bruggemann", "Dirk Kuschnerus", "Attila Bilgic"], "https://doi.org/10.1109/RTAS.2013.6531092", "rtas", 2013]], "Muhammad Ali Awan": [0, ["Energy-aware partitioning of tasks onto a heterogeneous multi-core platform", ["Muhammad Ali Awan", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2013.6531093", "rtas", 2013]], "Stefan M. Petters": [0, ["Energy-aware partitioning of tasks onto a heterogeneous multi-core platform", ["Muhammad Ali Awan", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2013.6531093", "rtas", 2013]], "Linh T. X. Phan": [0, ["Improving schedulability of fixed-priority real-time systems using shapers", ["Linh T. X. Phan", "Insup Lee"], "https://doi.org/10.1109/RTAS.2013.6531094", "rtas", 2013], ["Overhead-aware compositional analysis of real-time systems", ["Linh T. X. Phan", "Meng Xu", "Jaewoo Lee", "Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1109/RTAS.2013.6531096", "rtas", 2013]], "Insup Lee": [0.9706981182098389, ["Improving schedulability of fixed-priority real-time systems using shapers", ["Linh T. X. Phan", "Insup Lee"], "https://doi.org/10.1109/RTAS.2013.6531094", "rtas", 2013], ["Overhead-aware compositional analysis of real-time systems", ["Linh T. X. Phan", "Meng Xu", "Jaewoo Lee", "Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1109/RTAS.2013.6531096", "rtas", 2013]], "Chung-Wei Lin": [0, ["Timing analysis of process graphs with finite communication buffers", ["Chung-Wei Lin", "Marco Di Natale", "Haibo Zeng", "Linli Thi Xuan Phan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/RTAS.2013.6531095", "rtas", 2013]], "Marco Di Natale": [0, ["Timing analysis of process graphs with finite communication buffers", ["Chung-Wei Lin", "Marco Di Natale", "Haibo Zeng", "Linli Thi Xuan Phan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/RTAS.2013.6531095", "rtas", 2013]], "Haibo Zeng": [0, ["Timing analysis of process graphs with finite communication buffers", ["Chung-Wei Lin", "Marco Di Natale", "Haibo Zeng", "Linli Thi Xuan Phan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/RTAS.2013.6531095", "rtas", 2013]], "Linli Thi Xuan Phan": [0, ["Timing analysis of process graphs with finite communication buffers", ["Chung-Wei Lin", "Marco Di Natale", "Haibo Zeng", "Linli Thi Xuan Phan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/RTAS.2013.6531095", "rtas", 2013]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Timing analysis of process graphs with finite communication buffers", ["Chung-Wei Lin", "Marco Di Natale", "Haibo Zeng", "Linli Thi Xuan Phan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/RTAS.2013.6531095", "rtas", 2013]], "Meng Xu": [0, ["Overhead-aware compositional analysis of real-time systems", ["Linh T. X. Phan", "Meng Xu", "Jaewoo Lee", "Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1109/RTAS.2013.6531096", "rtas", 2013]], "Jaewoo Lee": [0.9512228220701218, ["Overhead-aware compositional analysis of real-time systems", ["Linh T. X. Phan", "Meng Xu", "Jaewoo Lee", "Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1109/RTAS.2013.6531096", "rtas", 2013]], "Oleg Sokolsky": [0, ["Overhead-aware compositional analysis of real-time systems", ["Linh T. X. Phan", "Meng Xu", "Jaewoo Lee", "Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1109/RTAS.2013.6531096", "rtas", 2013]], "Hany Kashif": [0, ["ORTAP: An Offset-based response time analysis for a pipelined communication resource model", ["Hany Kashif", "Sina Gholamian", "Rodolfo Pellizzoni", "Hiren D. Patel", "Sebastian Fischmeister"], "https://doi.org/10.1109/RTAS.2013.6531097", "rtas", 2013]], "Sina Gholamian": [0, ["ORTAP: An Offset-based response time analysis for a pipelined communication resource model", ["Hany Kashif", "Sina Gholamian", "Rodolfo Pellizzoni", "Hiren D. Patel", "Sebastian Fischmeister"], "https://doi.org/10.1109/RTAS.2013.6531097", "rtas", 2013]], "Hiren D. Patel": [0, ["ORTAP: An Offset-based response time analysis for a pipelined communication resource model", ["Hany Kashif", "Sina Gholamian", "Rodolfo Pellizzoni", "Hiren D. Patel", "Sebastian Fischmeister"], "https://doi.org/10.1109/RTAS.2013.6531097", "rtas", 2013]], "Sebastian Fischmeister": [0, ["ORTAP: An Offset-based response time analysis for a pipelined communication resource model", ["Hany Kashif", "Sina Gholamian", "Rodolfo Pellizzoni", "Hiren D. Patel", "Sebastian Fischmeister"], "https://doi.org/10.1109/RTAS.2013.6531097", "rtas", 2013]], "David Ferry": [0, ["A real-time scheduling service for parallel tasks", ["David Ferry", "Jing Li", "Mahesh Mahadevan", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2013.6531098", "rtas", 2013]], "Jing Li": [0, ["A real-time scheduling service for parallel tasks", ["David Ferry", "Jing Li", "Mahesh Mahadevan", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2013.6531098", "rtas", 2013]], "Mahesh Mahadevan": [0, ["A real-time scheduling service for parallel tasks", ["David Ferry", "Jing Li", "Mahesh Mahadevan", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2013.6531098", "rtas", 2013]], "Kunal Agrawal": [0, ["A real-time scheduling service for parallel tasks", ["David Ferry", "Jing Li", "Mahesh Mahadevan", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2013.6531098", "rtas", 2013]], "Christopher D. Gill": [0, ["A real-time scheduling service for parallel tasks", ["David Ferry", "Jing Li", "Mahesh Mahadevan", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2013.6531098", "rtas", 2013]], "Chenyang Lu": [0, ["A real-time scheduling service for parallel tasks", ["David Ferry", "Jing Li", "Mahesh Mahadevan", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2013.6531098", "rtas", 2013]], "Semeen Rehman": [0, ["Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations", ["Semeen Rehman", "Anas Toma", "Florian Kriebel", "Muhammad Shafique", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/RTAS.2013.6531099", "rtas", 2013]], "Anas Toma": [0, ["Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations", ["Semeen Rehman", "Anas Toma", "Florian Kriebel", "Muhammad Shafique", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/RTAS.2013.6531099", "rtas", 2013]], "Florian Kriebel": [0, ["Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations", ["Semeen Rehman", "Anas Toma", "Florian Kriebel", "Muhammad Shafique", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/RTAS.2013.6531099", "rtas", 2013]], "Muhammad Shafique": [0, ["Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations", ["Semeen Rehman", "Anas Toma", "Florian Kriebel", "Muhammad Shafique", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/RTAS.2013.6531099", "rtas", 2013]], "Jian-Jia Chen": [0, ["Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations", ["Semeen Rehman", "Anas Toma", "Florian Kriebel", "Muhammad Shafique", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/RTAS.2013.6531099", "rtas", 2013]], "Jorg Henkel": [0, ["Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations", ["Semeen Rehman", "Anas Toma", "Florian Kriebel", "Muhammad Shafique", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/RTAS.2013.6531099", "rtas", 2013]], "Malcolm S. Mollison": [0, ["Bringing theory into practice: A userspace library for multicore real-time scheduling", ["Malcolm S. Mollison", "James H. Anderson"], "https://doi.org/10.1109/RTAS.2013.6531100", "rtas", 2013]], "James H. Anderson": [0, ["Bringing theory into practice: A userspace library for multicore real-time scheduling", ["Malcolm S. Mollison", "James H. Anderson"], "https://doi.org/10.1109/RTAS.2013.6531100", "rtas", 2013]], "Wolfgang Puffitsch": [0, ["Mapping a multi-rate synchronous language to a many-core processor", ["Wolfgang Puffitsch", "Eric Noulard", "Claire Pagetti"], "https://doi.org/10.1109/RTAS.2013.6531101", "rtas", 2013]], "Eric Noulard": [0, ["Mapping a multi-rate synchronous language to a many-core processor", ["Wolfgang Puffitsch", "Eric Noulard", "Claire Pagetti"], "https://doi.org/10.1109/RTAS.2013.6531101", "rtas", 2013]], "Claire Pagetti": [0, ["Mapping a multi-rate synchronous language to a many-core processor", ["Wolfgang Puffitsch", "Eric Noulard", "Claire Pagetti"], "https://doi.org/10.1109/RTAS.2013.6531101", "rtas", 2013]]}