# system info tb on 2024.01.25.19:13:06
system_info:
name,value
DEVICE,5CEFA9F23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1706197378
#
#
# Files generated for tb on 2024.01.25.19:13:06
files:
filepath,kind,attributes,module,is_top
simulation/tb.v,VERILOG,,tb,true
simulation/submodules/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/tb_concatenate_component_done_inst.sv,SYSTEM_VERILOG,,tb_concatenate_component_done_inst,false
simulation/submodules/hls_sim_main_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_main_dpi_controller,false
simulation/submodules/tb_resize_component_dpi_controller_bind_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_resize_component_dpi_controller_bind_conduit_fanout_inst,false
simulation/submodules/tb_resize_component_dpi_controller_implicit_ready_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_resize_component_dpi_controller_implicit_ready_conduit_fanout_inst,false
simulation/submodules/tb_resize_inst.v,VERILOG,,tb_resize_inst,false
simulation/submodules/tb_split_component_start_inst.sv,SYSTEM_VERILOG,,tb_split_component_start_inst,false
simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_stream_sink_dpi_bfm,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_stream_source_dpi_bfm,false
simulation/submodules/tb_irq_mapper.sv,SYSTEM_VERILOG,,tb_irq_mapper,false
simulation/submodules/dspba_library_package.vhd,VHDL,,resize_internal,false
simulation/submodules/dspba_library.vhd,VHDL,,resize_internal,false
simulation/submodules/acl_data_fifo.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_fifo.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_ll_fifo.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_staging_reg.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/hld_fifo.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_reset_handler.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_lfsr.sv,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_pop.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_push.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_token_fifo_counter.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_pipeline.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_dspba_buffer.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_enable_sink.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/st_top.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_ffwdsrc.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_full_detector.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_loop_limiter.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/acl_reset_wire.v,SYSTEM_VERILOG,,resize_internal,false
simulation/submodules/resize_function_wrapper.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_function.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B2_sr_1.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B3_sr_0.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B0_runOnce.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B0_runOnce_stall_region.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_resize2.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B0_runOnce_merge_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B0_runOnce_branch.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B0_runOnce_merge.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B1_start.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B1_start_stall_region.vhd,VHDL,,resize_internal,false
simulation/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pipeline_keep_going783_resize6.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_notexitcond784_resize8.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B1_start_merge_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B1_start_branch.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B1_start_merge.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B2.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B2_stall_region.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exiA0Zize199_data_fifo.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exiA0Zze_full_detector.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exiA0Zize197_data_fifo.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exiA0Zze_full_detector.vhd,VHDL,,resize_internal,false
simulation/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pipeline_keep_going_resize44.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_lastiniteration_resize53.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_notexitcond_resize117.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i4_initerations_push25_resize49.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_cmp123767_resize101.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_cmp123768_resize73.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_cols135763_resize68.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_cols135764_resize98.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_ratio133760_resize76.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_ratio133761_resize88.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_rows134762_resize63.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_sub765_resize80.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_sub766_resize59.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd,VHDL,,resize_internal,false
simulation/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B2_merge_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd,VHDL,,resize_internal,false
simulation/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B2_branch.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B2_merge.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B3.vhd,VHDL,,resize_internal,false
simulation/submodules/bb_resize_B3_stall_region.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_throttle_push_resize195.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd,VHDL,,resize_internal,false
simulation/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B3_branch.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_B3_merge.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pipeline_keep_going_resize_sr.vhd,VHDL,,resize_internal,false
simulation/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd,VHDL,,resize_internal,false
simulation/submodules/loop_limiter_resize0.vhd,VHDL,,resize_internal,false
simulation/submodules/resize_internal.v,SYSTEM_VERILOG,,resize_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.clock_reset_inst,hls_sim_clock_reset
tb.component_dpi_controller_resize_inst,hls_sim_component_dpi_controller
tb.concatenate_component_done_inst,tb_concatenate_component_done_inst
tb.concatenate_component_wait_for_stream_writes_inst,tb_concatenate_component_done_inst
tb.resize_component_dpi_controller_stream_active_concatenate_inst,tb_concatenate_component_done_inst
tb.main_dpi_controller_inst,hls_sim_main_dpi_controller
tb.resize_component_dpi_controller_bind_conduit_fanout_inst,tb_resize_component_dpi_controller_bind_conduit_fanout_inst
tb.resize_component_dpi_controller_enable_conduit_fanout_inst,tb_resize_component_dpi_controller_bind_conduit_fanout_inst
tb.resize_component_dpi_controller_implicit_ready_conduit_fanout_inst,tb_resize_component_dpi_controller_implicit_ready_conduit_fanout_inst
tb.resize_inst,tb_resize_inst
tb.resize_inst.resize_internal_inst,resize_internal
tb.split_component_start_inst,tb_split_component_start_inst
tb.stream_sink_dpi_bfm_resize_resized_image_inst,hls_sim_stream_sink_dpi_bfm
tb.stream_source_dpi_bfm_resize_cols_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_resize_original_image_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_resize_ratio_inst,hls_sim_stream_source_dpi_bfm
tb.stream_source_dpi_bfm_resize_rows_inst,hls_sim_stream_source_dpi_bfm
tb.irq_mapper,tb_irq_mapper
