/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/mcu/amb_dram_err_inject.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/mcu/ccu_pll_config.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/fc/../../../verif/env/tcu/tcu_mon.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/fc/../../../verif/env/tcu/ccu_mon.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/monitors/mcusat_cov_mon.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/monitors/n2_int.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/monitors/n2_int_latency.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/monitors/iommu_demap.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/misc/l2_scrub.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/fbdimm_clk_gen.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/amb_top.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/amb_init.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/ddr_io.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/crc.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/voting_logic.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/training_sequence_fsm.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/dtm_training.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/testing_state_fsm.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/send_ts0.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/sb_decode_crc.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/polling_state_fsm.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/nb_bit_lane_deskew.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/nb_encode_crc.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/nb_crc_error_injector.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/sb_crc_error_injector.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/idle_lfsr.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/alert_lfsr.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/config_state_fsm.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/channel_mon.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/fbdimm_nb_fsr.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/design/fbdimm_sb_fsr.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/delay.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/library.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/fifo/fifo.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/fifo/rptr_empty.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/fifo/sync_w2r.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/fifo/fifomem.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/fifo/sync_r2w.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/model/sun/../verilog/mem/fbdimm/library/fifo/wptr_full.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/L2_RST.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/l2err_ccm.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/l2ue_errinj.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/l2err_checker.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/l2cpx_checker.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/TagArray.v
/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/common/verilog/err_random/vuaderr.v
+incdir+/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/fc/+
+incdir+/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/fc/../common/verilog/checkers+
+incdir+/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/fc/../common/coverage+
+incdir+/rsgs/scratch0/esingh/OpenSPARC/T2_UC/verif/env/fc/../../../design/sys/iop/cpu/rtl+
