The following files were generated for 'viterbi' in directory
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/viterbi_v7_0_1/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * viterbi.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * viterbi.ngc
   * viterbi.vhd
   * viterbi.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * viterbi.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * viterbi.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * viterbi_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * viterbi.gise
   * viterbi.xise

Deliver Readme:
   Readme file for the IP.

   * viterbi_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * viterbi_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

