                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:16 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divslong
                              7 	.optsdcc -mds390 --model-flat24
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; CPU specific extensions
                             11 ;--------------------------------------------------------
                             12 .flat24 on		; 24 bit flat addressing
                    0084     13 dpl1	=	0x84
                    0085     14 dph1	=	0x85
                    0086     15 dps	=	0x86
                    0093     16 dpx	=	0x93
                    0095     17 dpx1	=	0x95
                    009B     18 esp	=	0x9B
                    009C     19 ap	=	0x9C
                    009C     20 _ap	=	0x9C
                    00D1     21 mcnt0	=	0xD1
                    00D2     22 mcnt1	=	0xD2
                    00D3     23 ma	=	0xD3
                    00D4     24 mb	=	0xD4
                    00D5     25 mc	=	0xD5
                    00D1     26 F1	=	0xD1	; user flag
                             27 ;--------------------------------------------------------
                             28 ; Public variables in this module
                             29 ;--------------------------------------------------------
                             30 	.globl __divslong_PARM_2
                             31 	.globl __divslong
                             32 ;--------------------------------------------------------
                             33 ; special function registers
                             34 ;--------------------------------------------------------
                             35 ;--------------------------------------------------------
                             36 ; special function bits
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; overlayable register banks
                             40 ;--------------------------------------------------------
                             41 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      42 	.ds 8
                             43 ;--------------------------------------------------------
                             44 ; internal ram data
                             45 ;--------------------------------------------------------
                             46 	.area DSEG    (DATA)
                             47 ;--------------------------------------------------------
                             48 ; overlayable items in internal ram 
                             49 ;--------------------------------------------------------
                             50 	.area OSEG    (OVR,DATA)
                             51 ;--------------------------------------------------------
                             52 ; indirectly addressable internal ram data
                             53 ;--------------------------------------------------------
                             54 	.area ISEG    (DATA)
                             55 ;--------------------------------------------------------
                             56 ; absolute internal ram data
                             57 ;--------------------------------------------------------
                             58 	.area IABS    (ABS,DATA)
                             59 	.area IABS    (ABS,DATA)
                             60 ;--------------------------------------------------------
                             61 ; bit data
                             62 ;--------------------------------------------------------
                             63 	.area BSEG    (BIT)
                             64 ;--------------------------------------------------------
                             65 ; paged external ram data
                             66 ;--------------------------------------------------------
                             67 	.area PSEG    (PAG,XDATA)
                             68 ;--------------------------------------------------------
                             69 ; external ram data
                             70 ;--------------------------------------------------------
                             71 	.area XSEG    (XDATA)
   0000                      72 __divslong_PARM_2:
   0000                      73 	.ds 4
   0004                      74 __divslong_sloc0_1_0:
   0004                      75 	.ds 4
                             76 ;--------------------------------------------------------
                             77 ; absolute external ram data
                             78 ;--------------------------------------------------------
                             79 	.area XABS    (ABS,XDATA)
                             80 ;--------------------------------------------------------
                             81 ; external initialized ram data
                             82 ;--------------------------------------------------------
                             83 	.area XISEG   (XDATA)
                             84 ;--------------------------------------------------------
                             85 ; global & static initialisations
                             86 ;--------------------------------------------------------
                             87 	.area HOME    (CODE)
                             88 	.area GSINIT  (CODE)
                             89 	.area GSFINAL (CODE)
                             90 	.area GSINIT  (CODE)
                             91 ;--------------------------------------------------------
                             92 ; Home
                             93 ;--------------------------------------------------------
                             94 	.area HOME    (CODE)
                             95 	.area HOME    (CODE)
                             96 ;--------------------------------------------------------
                             97 ; code
                             98 ;--------------------------------------------------------
                             99 	.area CSEG    (CODE)
                            100 ;------------------------------------------------------------
                            101 ;Allocation info for local variables in function '_divslong'
                            102 ;------------------------------------------------------------
                            103 ;y                         Allocated with name '__divslong_PARM_2'
                            104 ;x                         Allocated to registers r2 r3 r4 r5 
                            105 ;r                         Allocated to registers r2 r3 r4 r5 
                            106 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                            107 ;------------------------------------------------------------
                            108 ;	_divslong.c:259: _divslong (long x, long y)
                            109 ;	-----------------------------------------
                            110 ;	 function _divslong
                            111 ;	-----------------------------------------
   0000                     112 __divslong:
                    0002    113 	ar2 = 0x02
                    0003    114 	ar3 = 0x03
                    0004    115 	ar4 = 0x04
                    0005    116 	ar5 = 0x05
                    0006    117 	ar6 = 0x06
                    0007    118 	ar7 = 0x07
                    0000    119 	ar0 = 0x00
                    0001    120 	ar1 = 0x01
   0000 AA 82               121 	mov	r2,dpl
   0002 AB 83               122 	mov	r3,dph
   0004 AC 93               123 	mov	r4,dpx
   0006 AD F0               124 	mov	r5,b
                            125 ;	_divslong.c:263: r = _divulong((x < 0 ? -x : x),
   0008 ED                  126 	mov	a,r5
   0009 33                  127 	rlc	a
   000A E4                  128 	clr	a
   000B 33                  129 	rlc	a
   000C FE                  130 	mov  r6,a
   000D 60 16               131 	jz  00106$
   000F                     132 00113$:
   000F 90s00r00r04         133 	mov	dptr,#__divslong_sloc0_1_0
   0013 C3                  134 	clr	c
   0014 E4                  135 	clr	a
   0015 9A                  136 	subb	a,r2
   0016 F0                  137 	movx	@dptr,a
   0017 E4                  138 	clr	a
   0018 9B                  139 	subb	a,r3
   0019 A3                  140 	inc	dptr
   001A F0                  141 	movx	@dptr,a
   001B E4                  142 	clr	a
   001C 9C                  143 	subb	a,r4
   001D A3                  144 	inc	dptr
   001E F0                  145 	movx	@dptr,a
   001F E4                  146 	clr	a
   0020 9D                  147 	subb	a,r5
   0021 A3                  148 	inc	dptr
   0022 F0                  149 	movx	@dptr,a
   0023 80 0F               150 	sjmp 00107$
   0025                     151 00106$:
                            152 ;	genAssign: resultIsFar = TRUE
   0025 90s00r00r04         153 	mov	dptr,#__divslong_sloc0_1_0
   0029 EA                  154 	mov	a,r2
   002A F0                  155 	movx	@dptr,a
   002B A3                  156 	inc	dptr
   002C EB                  157 	mov	a,r3
   002D F0                  158 	movx	@dptr,a
   002E A3                  159 	inc	dptr
   002F EC                  160 	mov	a,r4
   0030 F0                  161 	movx	@dptr,a
   0031 A3                  162 	inc	dptr
   0032 ED                  163 	mov	a,r5
   0033 F0                  164 	movx	@dptr,a
   0034                     165 00107$:
   0034 90s00r00r04         166 	mov	dptr,#__divslong_sloc0_1_0
                            167 ;	genAssign: resultIsFar = FALSE
   0038 E0                  168 	movx	a,@dptr
   0039 FA                  169 	mov	r2,a
   003A A3                  170 	inc	dptr
   003B E0                  171 	movx	a,@dptr
   003C FB                  172 	mov	r3,a
   003D A3                  173 	inc	dptr
   003E E0                  174 	movx	a,@dptr
   003F FC                  175 	mov	r4,a
   0040 A3                  176 	inc	dptr
   0041 E0                  177 	movx	a,@dptr
   0042 FD                  178 	mov	r5,a
                            179 ;	_divslong.c:264: (y < 0 ? -y : y));
   0043 90s00r00r00         180 	mov	dptr,#__divslong_PARM_2
   0047 A3                  181 	inc	dptr
   0048 A3                  182 	inc	dptr
   0049 A3                  183 	inc	dptr
   004A E0                  184 	movx	a,@dptr
   004B 33                  185 	rlc	a
   004C E4                  186 	clr	a
   004D 33                  187 	rlc	a
   004E FF                  188 	mov  r7,a
   004F 60 3B               189 	jz  00108$
   0051                     190 00114$:
   0051 90s00r00r00         191 	mov	dptr,#__divslong_PARM_2
   0055 75 86 01            192 	mov	dps, #1
   0058 90s00r00r04         193 	mov	dptr, #__divslong_sloc0_1_0
   005C 15 86               194 	dec	dps
   005E E0                  195 	movx	a,@dptr
   005F D3                  196 	setb	c
   0060 F4                  197 	cpl	a
   0061 34 00               198 	addc	a,#0x00
   0063 05 86               199 	inc	dps
   0065 F0                  200 	movx	@dptr,a
   0066 15 86               201 	dec	dps
   0068 A3                  202 	inc	dptr
   0069 E0                  203 	movx	a,@dptr
   006A F4                  204 	cpl	a
   006B 34 00               205 	addc	a,#0x00
   006D 05 86               206 	inc	dps
   006F A3                  207 	inc	dptr
   0070 F0                  208 	movx	@dptr,a
   0071 15 86               209 	dec	dps
   0073 A3                  210 	inc	dptr
   0074 E0                  211 	movx	a,@dptr
   0075 F4                  212 	cpl	a
   0076 34 00               213 	addc	a,#0x00
   0078 05 86               214 	inc	dps
   007A A3                  215 	inc	dptr
   007B F0                  216 	movx	@dptr,a
   007C 15 86               217 	dec	dps
   007E A3                  218 	inc	dptr
   007F E0                  219 	movx	a,@dptr
   0080 F4                  220 	cpl	a
   0081 34 00               221 	addc	a,#0x00
   0083 05 86               222 	inc	dps
   0085 A3                  223 	inc	dptr
   0086 F0                  224 	movx	@dptr,a
   0087 75 86 00            225 	mov	dps,#0
   008A 80 1C               226 	sjmp 00109$
   008C                     227 00108$:
   008C 90s00r00r00         228 	mov	dptr,#__divslong_PARM_2
                            229 ;	genAssign: resultIsFar = TRUE
   0090 75 86 21            230 	mov	dps,#0x21
   0093 90s00r00r04         231 	mov	dptr,#__divslong_sloc0_1_0
   0097 E0                  232 	movx	a,@dptr
   0098 F0                  233 	movx	@dptr,a
   0099 A3                  234 	inc	dptr
   009A A3                  235 	inc	dptr
   009B E0                  236 	movx	a,@dptr
   009C F0                  237 	movx	@dptr,a
   009D A3                  238 	inc	dptr
   009E A3                  239 	inc	dptr
   009F E0                  240 	movx	a,@dptr
   00A0 F0                  241 	movx	@dptr,a
   00A1 A3                  242 	inc	dptr
   00A2 A3                  243 	inc	dptr
   00A3 E0                  244 	movx	a,@dptr
   00A4 F0                  245 	movx	@dptr,a
   00A5 75 86 00            246 	mov	dps,#0
   00A8                     247 00109$:
   00A8 90s00r00r04         248 	mov	dptr,#__divslong_sloc0_1_0
                            249 ;	genAssign: resultIsFar = TRUE
   00AC 75 86 21            250 	mov	dps,#0x21
   00AF 90s00r00r00         251 	mov	dptr,#__divulong_PARM_2
   00B3 E0                  252 	movx	a,@dptr
   00B4 F0                  253 	movx	@dptr,a
   00B5 A3                  254 	inc	dptr
   00B6 A3                  255 	inc	dptr
   00B7 E0                  256 	movx	a,@dptr
   00B8 F0                  257 	movx	@dptr,a
   00B9 A3                  258 	inc	dptr
   00BA A3                  259 	inc	dptr
   00BB E0                  260 	movx	a,@dptr
   00BC F0                  261 	movx	@dptr,a
   00BD A3                  262 	inc	dptr
   00BE A3                  263 	inc	dptr
   00BF E0                  264 	movx	a,@dptr
   00C0 F0                  265 	movx	@dptr,a
   00C1 75 86 00            266 	mov	dps,#0
   00C4 C0 06               267 	push	ar6
   00C6 C0 07               268 	push	ar7
   00C8 8A 82               269 	mov	dpl,r2
   00CA 8B 83               270 	mov	dph,r3
   00CC 8C 93               271 	mov	dpx,r4
   00CE 8D F0               272 	mov	b,r5
   00D0 12s00r00r00         273 	lcall	__divulong
   00D4 AA 82               274 	mov	r2,dpl
   00D6 AB 83               275 	mov	r3,dph
   00D8 AC 93               276 	mov	r4,dpx
   00DA AD F0               277 	mov	r5,b
   00DC D0 07               278 	pop	ar7
   00DE D0 06               279 	pop	ar6
                            280 ;	genAssign: resultIsFar = TRUE
                            281 ;	_divslong.c:265: if ( (x < 0) ^ (y < 0))
   00E0 EE                  282 	mov	a,r6
   00E1 6F                  283 	xrl	a,r7
   00E2 60 17               284 	jz  00102$
   00E4                     285 00115$:
                            286 ;	_divslong.c:266: return -r;
   00E4 C3                  287 	clr	c
   00E5 E4                  288 	clr	a
   00E6 9A                  289 	subb	a,r2
   00E7 FE                  290 	mov	r6,a
   00E8 E4                  291 	clr	a
   00E9 9B                  292 	subb	a,r3
   00EA FF                  293 	mov	r7,a
   00EB E4                  294 	clr	a
   00EC 9C                  295 	subb	a,r4
   00ED F8                  296 	mov	r0,a
   00EE E4                  297 	clr	a
   00EF 9D                  298 	subb	a,r5
   00F0 F9                  299 	mov	r1,a
   00F1 8E 82               300 	mov	dpl,r6
   00F3 8F 83               301 	mov	dph,r7
   00F5 88 93               302 	mov	dpx,r0
   00F7 89 F0               303 	mov	b,r1
   00F9 80 08               304 	sjmp 00104$
   00FB                     305 00102$:
                            306 ;	_divslong.c:268: return r;
   00FB 8A 82               307 	mov	dpl,r2
   00FD 8B 83               308 	mov	dph,r3
   00FF 8C 93               309 	mov	dpx,r4
   0101 8D F0               310 	mov	b,r5
   0103                     311 00104$:
   0103 22                  312 	ret
                            313 	.area CSEG    (CODE)
                            314 	.area CONST   (CODE)
                            315 	.area XINIT   (CODE)
                            316 	.area CABS    (ABS,CODE)
