$version Generated by VerilatedVcd $end
$date Tue Feb 25 16:50:23 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % c $end
  $var wire  1 & d $end
  $var wire  1 ' f $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % c $end
   $var wire  1 & d $end
   $var wire  1 ' f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
1&
1'
#1
1$
0%
0&
0'
#2
1&
#3
0#
1%
0&
#4
0$
0%
#5
1#
1%
1&
1'
#6
0#
0%
0'
#7
1#
1$
1%
0&
#8
0#
0$
1&
1'
#9
1#
0&
0'
#10
1$
1&
#11
0#
0%
0&
#12
1#
0$
1%
#13
0%
1&
#14
0#
#15
1#
1$
#16
0#
#17
1#
#18
0#
#19
0$
1%
0&
#20
1#
0%
#21
0#
1%
1&
1'
#22
1$
0%
0&
0'
#23
0$
1%
#24
0%
1&
#25
1#
0&
#26
1$
1%
#27
0$
0%
#28
1&
#29
1$
#30
0#
1%
1'
#31
1#
0'
#32
0&
#33
0%
1&
#34
0#
1%
0&
#35
0%
1&
#36
1#
0&
#37
0#
1&
#38
#39
1%
1'
#40
1#
0$
0%
0&
0'
#41
1%
#42
0#
0%
#43
1#
1%
1&
1'
#44
1$
0&
0'
#45
0#
#46
1#
0%
1&
#47
0#
1%
1'
#48
1#
0%
0&
0'
#49
1&
#50
0#
0$
1%
1'
#51
1#
0%
0&
0'
#52
0#
#53
1#
1$
1%
#54
0#
0%
1&
#55
#56
0$
1%
1'
#57
0&
0'
#58
1&
1'
#59
1#
0%
0'
#60
0#
1%
1'
#61
0%
0&
0'
#62
1#
1%
1&
1'
#63
0%
0'
#64
0#
0&
#65
1$
#66
0$
1&
#67
0&
#68
1$
1%
#69
1&
1'
#70
1#
0$
0&
0'
#71
0#
1$
1&
1'
#72
1#
0$
#73
0%
0'
#74
0#
0&
#75
#76
1$
1%
#77
1#
0$
#78
0#
1&
1'
#79
0%
0'
#80
1$
1%
0&
#81
1#
1&
#82
0$
1'
#83
0#
1$
0&
0'
#84
1#
0$
0%
#85
0#
1&
#86
1$
0&
#87
0$
#88
1#
1$
1&
#89
0#
0$
#90
0&
#91
1#
1$
1%
#92
0#
0%
#93
1#
1%
#94
0#
0%
#95
1#
0$
1%
1&
1'
#96
1$
0%
0'
#97
0$
#98
0#
0&
#99
1$
#100
#101
0$
