Fitter report for peridot_hdmi_top
Mon Aug 04 01:48:02 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Aug 04 01:48:02 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; peridot_hdmi_top                           ;
; Top-level Entity Name              ; peridot_hdmi_top                           ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE6E22C8                                ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 722 / 6,272 ( 12 % )                       ;
;     Total combinational functions  ; 680 / 6,272 ( 11 % )                       ;
;     Dedicated logic registers      ; 236 / 6,272 ( 4 % )                        ;
; Total registers                    ; 252                                        ;
; Total pins                         ; 12 / 92 ( 13 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 2 / 2 ( 100 % )                            ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; SDO Pin                                                                    ; On                                    ;                                       ;
; SCE Pin                                                                    ; On                                    ;                                       ;
; DCLK Pin                                                                   ; On                                    ;                                       ;
; Data[0] Pin                                                                ; On                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; START_LED   ; Missing drive strength ;
; TMDS_CLOCKp ; Missing drive strength ;
; TMDS_CLOCKn ; Missing drive strength ;
; TMDS_DATA0p ; Missing drive strength ;
; TMDS_DATA0n ; Missing drive strength ;
; TMDS_DATA1p ; Missing drive strength ;
; TMDS_DATA1n ; Missing drive strength ;
; TMDS_DATA2p ; Missing drive strength ;
; TMDS_DATA2n ; Missing drive strength ;
+-------------+------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                         ;
+-----------------------------+------------------+--------------+------------+---------------+----------------+
; Name                        ; Ignored Entity   ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+-----------------------------+------------------+--------------+------------+---------------+----------------+
; Location                    ;                  ;              ; DCLK_OUT   ; PIN_10        ; QSF Assignment ;
; Location                    ;                  ;              ; D[0]       ; PIN_83        ; QSF Assignment ;
; Location                    ;                  ;              ; D[16]      ; PIN_42        ; QSF Assignment ;
; Location                    ;                  ;              ; D[17]      ; PIN_43        ; QSF Assignment ;
; Location                    ;                  ;              ; D[18]      ; PIN_46        ; QSF Assignment ;
; Location                    ;                  ;              ; D[19]      ; PIN_51        ; QSF Assignment ;
; Location                    ;                  ;              ; D[1]       ; PIN_84        ; QSF Assignment ;
; Location                    ;                  ;              ; D[20]      ; PIN_52        ; QSF Assignment ;
; Location                    ;                  ;              ; D[21]      ; PIN_53        ; QSF Assignment ;
; Location                    ;                  ;              ; D[22]      ; PIN_54        ; QSF Assignment ;
; Location                    ;                  ;              ; D[23]      ; PIN_55        ; QSF Assignment ;
; Location                    ;                  ;              ; D[24]      ; PIN_64        ; QSF Assignment ;
; Location                    ;                  ;              ; D[25]      ; PIN_65        ; QSF Assignment ;
; Location                    ;                  ;              ; D[26]      ; PIN_77        ; QSF Assignment ;
; Location                    ;                  ;              ; D[27]      ; PIN_80        ; QSF Assignment ;
; Location                    ;                  ;              ; D[2]       ; PIN_85        ; QSF Assignment ;
; Location                    ;                  ;              ; D[3]       ; PIN_86        ; QSF Assignment ;
; Location                    ;                  ;              ; D[4]       ; PIN_87        ; QSF Assignment ;
; Location                    ;                  ;              ; D[5]       ; PIN_115       ; QSF Assignment ;
; Location                    ;                  ;              ; D[6]       ; PIN_128       ; QSF Assignment ;
; Location                    ;                  ;              ; SCI_RXD    ; PIN_33        ; QSF Assignment ;
; Location                    ;                  ;              ; SCI_RXR_N  ; PIN_28        ; QSF Assignment ;
; Location                    ;                  ;              ; SCI_SCLK   ; PIN_32        ; QSF Assignment ;
; Location                    ;                  ;              ; SCI_TXD    ; PIN_34        ; QSF Assignment ;
; Location                    ;                  ;              ; SCI_TXR_N  ; PIN_30        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[0]   ; PIN_106       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[10]  ; PIN_110       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[11]  ; PIN_70        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[1]   ; PIN_104       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[2]   ; PIN_103       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[3]   ; PIN_100       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[4]   ; PIN_76        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[5]   ; PIN_75        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[6]   ; PIN_74        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[7]   ; PIN_73        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[8]   ; PIN_72        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_A[9]   ; PIN_71        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_BA[0]  ; PIN_112       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_BA[1]  ; PIN_111       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_CAS_N  ; PIN_120       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_CKE    ; PIN_68        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_CLK    ; PIN_67        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_CS_N   ; PIN_113       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQM[0] ; PIN_124       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQM[1] ; PIN_66        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[0]  ; PIN_138       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[10] ; PIN_58        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[11] ; PIN_50        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[12] ; PIN_49        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[13] ; PIN_44        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[14] ; PIN_39        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[15] ; PIN_38        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[1]  ; PIN_137       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[2]  ; PIN_135       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[3]  ; PIN_133       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[4]  ; PIN_132       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[5]  ; PIN_127       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[6]  ; PIN_126       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[7]  ; PIN_125       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[8]  ; PIN_60        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_DQ[9]  ; PIN_59        ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_RAS_N  ; PIN_114       ; QSF Assignment ;
; Location                    ;                  ;              ; SDR_WE_N   ; PIN_121       ; QSF Assignment ;
; SDO Pin                     ;                  ;              ; EPCS_ASDO  ; ON            ; QSF Assignment ;
; SCE Pin                     ;                  ;              ; EPCS_CSO_N ; ON            ; QSF Assignment ;
; DCLK Pin                    ;                  ;              ; EPCS_DCLK  ; ON            ; QSF Assignment ;
; Data[0] Pin                 ;                  ;              ; EPCS_DATA0 ; ON            ; QSF Assignment ;
; Fast Input Register         ; peridot_hdmi_top ;              ; SDR_DQ*    ; ON            ; QSF Assignment ;
; Fast Output Register        ; peridot_hdmi_top ;              ; SDR_*      ; ON            ; QSF Assignment ;
; Fast Output Enable Register ; peridot_hdmi_top ;              ; SDR_DQ*    ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor       ; peridot_hdmi_top ;              ; EPCS_*     ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor       ; peridot_hdmi_top ;              ; SCI_*      ; ON            ; QSF Assignment ;
+-----------------------------+------------------+--------------+------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 958 ) ; 0.00 % ( 0 / 958 )         ; 0.00 % ( 0 / 958 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 958 ) ; 0.00 % ( 0 / 958 )         ; 0.00 % ( 0 / 958 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 947 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/output_files/peridot_hdmi_top.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 722 / 6,272 ( 12 % ) ;
;     -- Combinational with no register       ; 486                  ;
;     -- Register only                        ; 42                   ;
;     -- Combinational with a register        ; 194                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 346                  ;
;     -- 3 input functions                    ; 185                  ;
;     -- <=2 input functions                  ; 149                  ;
;     -- Register only                        ; 42                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 584                  ;
;     -- arithmetic mode                      ; 96                   ;
;                                             ;                      ;
; Total registers*                            ; 252 / 6,684 ( 4 % )  ;
;     -- Dedicated logic registers            ; 236 / 6,272 ( 4 % )  ;
;     -- I/O registers                        ; 16 / 412 ( 4 % )     ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 54 / 392 ( 14 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 12 / 92 ( 13 % )     ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 5                    ;
; M9Ks                                        ; 0 / 30 ( 0 % )       ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ;
; PLLs                                        ; 2 / 2 ( 100 % )      ;
; Global clocks                               ; 5 / 10 ( 50 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 1.3% / 1.1% / 1.5%   ;
; Peak interconnect usage (total/H/V)         ; 4.5% / 3.7% / 5.6%   ;
; Maximum fan-out                             ; 159                  ;
; Highest non-global fan-out                  ; 57                   ;
; Total fan-out                               ; 3047                 ;
; Average fan-out                             ; 3.08                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 722 / 6272 ( 12 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 486                 ; 0                              ;
;     -- Register only                        ; 42                  ; 0                              ;
;     -- Combinational with a register        ; 194                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 346                 ; 0                              ;
;     -- 3 input functions                    ; 185                 ; 0                              ;
;     -- <=2 input functions                  ; 149                 ; 0                              ;
;     -- Register only                        ; 42                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 584                 ; 0                              ;
;     -- arithmetic mode                      ; 96                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 252                 ; 0                              ;
;     -- Dedicated logic registers            ; 236 / 6272 ( 4 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 32                  ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 54 / 392 ( 14 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 11                  ; 1                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 2 / 2 ( 100 % )                ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 3 / 12 ( 25 % )                ;
; Double Data Rate I/O output circuitry       ; 8 / 185 ( 4 % )     ; 0 / 185 ( 0 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 262                 ; 3                              ;
;     -- Registered Input Connections         ; 236                 ; 0                              ;
;     -- Output Connections                   ; 3                   ; 262                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3054                ; 274                            ;
;     -- Registered Connections               ; 1214                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 265                            ;
;     -- hard_block:auto_generated_inst       ; 265                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 2                   ; 3                              ;
;     -- Output Ports                         ; 9                   ; 5                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RESET_N  ; 31    ; 2        ; 0            ; 7            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; SDR_A[12]   ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; START_LED   ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCKn ; 3     ; 1        ; 0            ; 23           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCKp ; 2     ; 1        ; 0            ; 23           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0n ; 1     ; 1        ; 0            ; 23           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0p ; 144   ; 8        ; 1            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1n ; 143   ; 8        ; 1            ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1p ; 142   ; 8        ; 3            ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2n ; 141   ; 8        ; 5            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2p ; 129   ; 8        ; 16           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; 9        ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                  ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; 14       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; START_LED        ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; ~ALTERA_nCEO~    ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 3.3V          ; --           ;
; 4        ; 1 / 14 ( 7 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 10 ( 20 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 3.3V          ; --           ;
; 8        ; 5 / 12 ( 42 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; TMDS_DATA0n                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; TMDS_CLOCKp                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; TMDS_CLOCKn                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                       ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                       ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                       ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                       ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLOCK_50                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESET_N                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; SDR_A[12]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; START_LED                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; TMDS_DATA2p                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; TMDS_DATA2n                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; TMDS_DATA1p                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; TMDS_DATA1n                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; TMDS_DATA0p                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                             ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Name                          ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1 ; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1                                                                                      ; videopll_inst|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Source Synchronous                                                                                                                                 ; Normal                                                                             ;
; Compensate clock              ; clock0                                                                                                                                             ; clock1                                                                             ;
; Compensated input/output pins ; --                                                                                                                                                 ; --                                                                                 ;
; Switchover type               ; --                                                                                                                                                 ; --                                                                                 ;
; Input frequency 0             ; 25.18 MHz                                                                                                                                          ; 50.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                                                                                                 ; --                                                                                 ;
; Nominal PFD frequency         ; 25.2 MHz                                                                                                                                           ; 5.6 MHz                                                                            ;
; Nominal VCO frequency         ; 629.4 MHz                                                                                                                                          ; 1261.1 MHz                                                                         ;
; VCO post scale K counter      ; 2                                                                                                                                                  ; --                                                                                 ;
; VCO frequency control         ; Auto                                                                                                                                               ; Auto                                                                               ;
; VCO phase shift step          ; 198 ps                                                                                                                                             ; 99 ps                                                                              ;
; VCO multiply                  ; --                                                                                                                                                 ; --                                                                                 ;
; VCO divide                    ; --                                                                                                                                                 ; --                                                                                 ;
; Freq min lock                 ; 12.0 MHz                                                                                                                                           ; 45.0 MHz                                                                           ;
; Freq max lock                 ; 26.01 MHz                                                                                                                                          ; 51.56 MHz                                                                          ;
; M VCO Tap                     ; 0                                                                                                                                                  ; 0                                                                                  ;
; M Initial                     ; 1                                                                                                                                                  ; 1                                                                                  ;
; M value                       ; 25                                                                                                                                                 ; 227                                                                                ;
; N value                       ; 1                                                                                                                                                  ; 9                                                                                  ;
; Charge pump current           ; setting 1                                                                                                                                          ; setting 1                                                                          ;
; Loop filter resistance        ; setting 24                                                                                                                                         ; setting 8                                                                          ;
; Loop filter capacitance       ; setting 0                                                                                                                                          ; setting 0                                                                          ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                                                                 ; 300 kHz to 390 kHz                                                                 ;
; Bandwidth type                ; Medium                                                                                                                                             ; Low                                                                                ;
; Real time reconfigurable      ; Off                                                                                                                                                ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                                                                                 ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                                                                                ; Off                                                                                ;
; PLL location                  ; PLL_2                                                                                                                                              ; PLL_1                                                                              ;
; Inclk0 signal                 ; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1]                                                     ; CLOCK_50                                                                           ;
; Inclk1 signal                 ; --                                                                                                                                                 ; --                                                                                 ;
; Inclk0 signal type            ; Global Clock                                                                                                                                       ; Dedicated Pin                                                                      ;
; Inclk1 signal type            ; --                                                                                                                                                 ; --                                                                                 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------+
; Name                                                                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------+
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 25.18 MHz        ; 0 (0 ps)    ; 1.80 (198 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 5    ; 1   ; 125.9 MHz        ; 0 (0 ps)    ; 9.00 (198 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1]                                                                 ; clock1       ; 227  ; 450 ; 25.22 MHz        ; 0 (0 ps)    ; 0.90 (99 ps)     ; 50/50      ; C0      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |peridot_hdmi_top                                          ; 722 (0)     ; 236 (0)                   ; 16 (16)       ; 0           ; 0    ; 0            ; 0       ; 0         ; 12   ; 0            ; 486 (0)      ; 42 (0)            ; 194 (0)          ; |peridot_hdmi_top                                                                                                                                               ; work         ;
;    |dvi_tx_pdiff:U_TMDS|                                   ; 386 (0)     ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 237 (0)      ; 42 (0)            ; 107 (0)          ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS                                                                                                                           ; work         ;
;       |pdiff_transmitter:SER|                              ; 78 (76)     ; 77 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 39 (39)           ; 38 (37)          ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER                                                                                                     ; work         ;
;          |ddio_out_cyclone3:TX0_N|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX0_P|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX1_N|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX1_P|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX2_N|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX2_P|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TXC_N|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TXC_P|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |pll_tx_cyclone3_vga:\VGAPLL:TXPLL|               ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL                                                                   ; work         ;
;             |altpll:altpll_component|                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component                                           ; work         ;
;                |pll_tx_cyclone3_vga_altpll:auto_generated| ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated ; work         ;
;       |tmds_encoder:TMDS_B|                                ; 104 (104)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (78)      ; 1 (1)             ; 25 (25)          ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B                                                                                                       ; work         ;
;       |tmds_encoder:TMDS_G|                                ; 101 (101)   ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (78)      ; 1 (1)             ; 22 (22)          ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G                                                                                                       ; work         ;
;       |tmds_encoder:TMDS_R|                                ; 104 (104)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 1 (1)             ; 23 (23)          ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R                                                                                                       ; work         ;
;    |vga_syncgen:U_DVI|                                     ; 337 (337)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 248 (248)    ; 0 (0)             ; 89 (89)          ; |peridot_hdmi_top|vga_syncgen:U_DVI                                                                                                                             ; work         ;
;    |videopll:videopll_inst|                                ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |peridot_hdmi_top|videopll:videopll_inst                                                                                                                        ; work         ;
;       |altpll:altpll_component|                            ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |peridot_hdmi_top|videopll:videopll_inst|altpll:altpll_component                                                                                                ; work         ;
;          |videopll_altpll:auto_generated|                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |peridot_hdmi_top|videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated                                                                 ; work         ;
+------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+
; START_LED   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; TMDS_CLOCKp ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_CLOCKn ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA0p ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA0n ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA1p ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA1n ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA2p ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA2n ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RESET_N     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; CLOCK_50    ; Input    ; --            ; --            ; --                    ; --       ; --   ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+
; RESET_N                                                                                            ;                   ;         ;
;      - videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll_lock_sync ; 0                 ; 6       ;
;      - videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1          ; 0                 ; 6       ;
; CLOCK_50                                                                                           ;                   ;         ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                           ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                       ; PIN_23             ; 1       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; RESET_N                                                                                                                                                        ; PIN_31             ; 2       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|locked           ; LCCOMB_X33_Y19_N18 ; 35      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|locked           ; LCCOMB_X33_Y19_N18 ; 5       ; Async. clear            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 30      ; Clock                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2              ; 54      ; Clock                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_locked ; PLL_2              ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg                                                                                                                 ; FF_X18_Y14_N1      ; 42      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|Equal10~0                                                                                                                                    ; LCCOMB_X23_Y12_N0  ; 13      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|Equal2~2                                                                                                                                     ; LCCOMB_X22_Y12_N4  ; 43      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND2                                                                                                                         ; FF_X17_Y12_N9      ; 21      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND3                                                                                                                         ; FF_X21_Y13_N7      ; 22      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~39                                                                                                                            ; LCCOMB_X17_Y12_N16 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~26                                                                                                                            ; LCCOMB_X18_Y14_N30 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~26                                                                                                                            ; LCCOMB_X18_Y10_N2  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~39                                                                                                                            ; LCCOMB_X18_Y12_N0  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~22                                                                                                                            ; LCCOMB_X18_Y12_N16 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~30                                                                                                                            ; LCCOMB_X18_Y12_N6  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|locked                                                                           ; LCCOMB_X19_Y17_N10 ; 58      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|locked                                                                           ; LCCOMB_X19_Y17_N10 ; 103     ; Async. clear            ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1]                                                                 ; PLL_1              ; 159     ; Clock                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_locked                                                                 ; PLL_1              ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                           ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|locked           ; LCCOMB_X33_Y19_N18 ; 5       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 30      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2              ; 54      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|locked                                                                           ; LCCOMB_X19_Y17_N10 ; 103     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1]                                                                 ; PLL_1              ; 159     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|locked                                                                               ; 57      ;
; vga_syncgen:U_DVI|Equal2~2                                                                                                                                         ; 43      ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg                                                                                                                     ; 42      ;
; vga_syncgen:U_DVI|Equal18~1                                                                                                                                        ; 35      ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|locked               ; 34      ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                                             ; 28      ;
; vga_syncgen:U_DVI|vblank_reg                                                                                                                                       ; 27      ;
; vga_syncgen:U_DVI|hblank_reg                                                                                                                                       ; 27      ;
; vga_syncgen:U_DVI|Equal11~0                                                                                                                                        ; 25      ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~0                                                                                                                      ; 23      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND1                                                                                                                             ; 22      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND3                                                                                                                             ; 22      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND2                                                                                                                             ; 21      ;
; vga_syncgen:U_DVI|areastate.GREENLAMP                                                                                                                              ; 18      ;
; vga_syncgen:U_DVI|areastate.LEFTBAND2                                                                                                                              ; 18      ;
; vga_syncgen:U_DVI|areastate.WHITELAMP                                                                                                                              ; 17      ;
; vga_syncgen:U_DVI|areastate.GRAY                                                                                                                                   ; 16      ;
; vga_syncgen:U_DVI|areastate.REDLAMP                                                                                                                                ; 16      ;
; vga_syncgen:U_DVI|areastate.YELLOW                                                                                                                                 ; 14      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND6                                                                                                                             ; 14      ;
; vga_syncgen:U_DVI|areastate.BLUELAMP                                                                                                                               ; 14      ;
; vga_syncgen:U_DVI|Equal10~0                                                                                                                                        ; 13      ;
; vga_syncgen:U_DVI|areastate.RED                                                                                                                                    ; 12      ;
; vga_syncgen:U_DVI|areastate.MAGENTA                                                                                                                                ; 12      ;
; vga_syncgen:U_DVI|areastate.GREEN                                                                                                                                  ; 12      ;
; vga_syncgen:U_DVI|Equal21~0                                                                                                                                        ; 12      ;
; vga_syncgen:U_DVI|areastate.CYAN                                                                                                                                   ; 11      ;
; vga_syncgen:U_DVI|areastate.BLUE                                                                                                                                   ; 11      ;
; vga_syncgen:U_DVI|hcount[6]                                                                                                                                        ; 11      ;
; vga_syncgen:U_DVI|hcount[0]                                                                                                                                        ; 11      ;
; vga_syncgen:U_DVI|Equal16~1                                                                                                                                        ; 10      ;
; vga_syncgen:U_DVI|Equal16~0                                                                                                                                        ; 10      ;
; vga_syncgen:U_DVI|hcount[3]                                                                                                                                        ; 10      ;
; vga_syncgen:U_DVI|Selector3~3                                                                                                                                      ; 9       ;
; vga_syncgen:U_DVI|areastate.FULLWHITE                                                                                                                              ; 9       ;
; vga_syncgen:U_DVI|hcount[4]                                                                                                                                        ; 9       ;
; vga_syncgen:U_DVI|hcount[7]                                                                                                                                        ; 9       ;
; vga_syncgen:U_DVI|hcount[9]                                                                                                                                        ; 9       ;
; vga_syncgen:U_DVI|hcount[2]                                                                                                                                        ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6]~0                                                                                                              ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~4                                                                                                                ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~1                                                                                                                ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0]~0                                                                                                              ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~4                                                                                                                ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~1                                                                                                                ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1]~0                                                                                                              ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~4                                                                                                                ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~1                                                                                                                ; 9       ;
; vga_syncgen:U_DVI|Equal12~1                                                                                                                                        ; 8       ;
; vga_syncgen:U_DVI|Selector3~5                                                                                                                                      ; 8       ;
; vga_syncgen:U_DVI|Equal15~0                                                                                                                                        ; 8       ;
; vga_syncgen:U_DVI|areastate.WHITE                                                                                                                                  ; 8       ;
; vga_syncgen:U_DVI|Equal18~0                                                                                                                                        ; 8       ;
; vga_syncgen:U_DVI|vcount[3]                                                                                                                                        ; 8       ;
; vga_syncgen:U_DVI|vcount[6]                                                                                                                                        ; 8       ;
; vga_syncgen:U_DVI|hcount[8]                                                                                                                                        ; 8       ;
; vga_syncgen:U_DVI|hcount[1]                                                                                                                                        ; 8       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]                                                                                                                   ; 8       ;
; vga_syncgen:U_DVI|Selector3~6                                                                                                                                      ; 7       ;
; vga_syncgen:U_DVI|Equal13~1                                                                                                                                        ; 7       ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND5                                                                                                                             ; 7       ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND4                                                                                                                             ; 7       ;
; vga_syncgen:U_DVI|Equal20~0                                                                                                                                        ; 7       ;
; vga_syncgen:U_DVI|Equal6~1                                                                                                                                         ; 7       ;
; vga_syncgen:U_DVI|vcount[5]                                                                                                                                        ; 7       ;
; vga_syncgen:U_DVI|hcount[5]                                                                                                                                        ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~3                                                                                                                      ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~5                                                                                                                ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~5                                                                                                                ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~5                                                                                                                ; 7       ;
; vga_syncgen:U_DVI|Selector3~7                                                                                                                                      ; 6       ;
; vga_syncgen:U_DVI|Equal17~1                                                                                                                                        ; 6       ;
; vga_syncgen:U_DVI|Equal19~2                                                                                                                                        ; 6       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~16                                                                                                                                ; 6       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~13                                                                                                                                ; 6       ;
; vga_syncgen:U_DVI|vcount[4]                                                                                                                                        ; 6       ;
; vga_syncgen:U_DVI|vcount[7]                                                                                                                                        ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4]~0                                                                                                                   ; 6       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]                                                                                                                                   ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]~0                                                                                                                   ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~5                                                                                                                      ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]~0                                                                                                                   ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add17~1                                                                                                                    ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add17~1                                                                                                                    ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add17~1                                                                                                                    ; 6       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]                                                                                                                                   ; 6       ;
; vga_syncgen:U_DVI|cb_gout_reg[0]                                                                                                                                   ; 6       ;
; vga_syncgen:U_DVI|cb_bout_reg[0]                                                                                                                                   ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~3                                                                                                                ; 5       ;
; vga_syncgen:U_DVI|Equal3~2                                                                                                                                         ; 5       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~13                                                                                                                                ; 5       ;
; vga_syncgen:U_DVI|Equal7~2                                                                                                                                         ; 5       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~8                                                                                                                                 ; 5       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~12                                                                                                                                ; 5       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~18                                                                                                                                ; 5       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~17                                                                                                                                ; 5       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND1                                                                                                                              ; 5       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~6                                                                                                                                 ; 5       ;
; vga_syncgen:U_DVI|vcount[9]                                                                                                                                        ; 5       ;
; vga_syncgen:U_DVI|vcount[0]                                                                                                                                        ; 5       ;
; vga_syncgen:U_DVI|vcount[1]                                                                                                                                        ; 5       ;
; vga_syncgen:U_DVI|vcount[2]                                                                                                                                        ; 5       ;
; vga_syncgen:U_DVI|vcount[8]                                                                                                                                        ; 5       ;
; vga_syncgen:U_DVI|cb_rout[7]~1                                                                                                                                     ; 5       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]                                                                                                                                   ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~4                                                                                                                ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~4                                                                                                                      ; 5       ;
; vga_syncgen:U_DVI|cb_bout[3]~1                                                                                                                                     ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[8]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~3                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~2                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~1                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~3                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~2                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~1                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[4]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[5]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4]                                                                                                                     ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[8]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~3                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~2                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~1                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~3                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~2                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~1                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[3]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[4]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[5]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4]                                                                                                                     ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[8]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~3                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~2                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~1                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~3                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~2                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~1                                                                                                                    ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[4]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[5]                                                                                                                  ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[4]                                                                                                                     ; 5       ;
; vga_syncgen:U_DVI|Selector3~13                                                                                                                                     ; 4       ;
; vga_syncgen:U_DVI|Selector32~0                                                                                                                                     ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~27                                                                                                                                ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~15                                                                                                                                ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~9                                                                                                                                 ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~11                                                                                                                                ; 4       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~14                                                                                                                                ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~10                                                                                                                     ; 4       ;
; vga_syncgen:U_DVI|cb_rout[0]~0                                                                                                                                     ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]                                                                                                                                   ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]                                                                                                                                   ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~11                                                                                                                     ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[2]                                                                                                                                   ; 4       ;
; vga_syncgen:U_DVI|cb_bout[7]~5                                                                                                                                     ; 4       ;
; vga_syncgen:U_DVI|cb_bout[4]~2                                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~0                                                                                                                   ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[3]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add15~0                                                                                                                    ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[0]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[2]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add15~0                                                                                                                    ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[1]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add15~0                                                                                                                    ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]                                                                                                                  ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[1]                                                                                                                  ; 4       ;
; vga_syncgen:U_DVI|lampcount[15]                                                                                                                                    ; 4       ;
; vga_syncgen:U_DVI|lampcount[14]                                                                                                                                    ; 4       ;
; vga_syncgen:U_DVI|lampcount[10]                                                                                                                                    ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[1]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[2]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[1]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[2]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[1]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[2]                                                                                                                     ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]~_wirecell                                                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~33                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~42                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~44                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~43                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~40                                                                                                                                ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add11~4                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add18~4                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add11~4                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add18~4                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add11~4                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add18~4                                                                                                                    ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~30                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~23                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|Selector32~1                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~22                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~39                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~31                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~26                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|Selector41~3                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|Selector42~4                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|Selector0~0                                                                                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg~12                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg~11                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg~10                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~39                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~28                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg~27                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~26                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|Selector3~4                                                                                                                                      ; 3       ;
; vga_syncgen:U_DVI|Equal14~0                                                                                                                                        ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~22                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|Equal9~0                                                                                                                                         ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND6                                                                                                                              ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND5                                                                                                                              ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND4                                                                                                                              ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND3                                                                                                                              ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg~7                                                                                                                                    ; 3       ;
; vga_syncgen:U_DVI|Selector47~1                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~10                                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|Equal19~0                                                                                                                                        ; 3       ;
; vga_syncgen:U_DVI|Equal5~1                                                                                                                                         ; 3       ;
; vga_syncgen:U_DVI|Equal5~0                                                                                                                                         ; 3       ;
; vga_syncgen:U_DVI|Equal3~0                                                                                                                                         ; 3       ;
; vga_syncgen:U_DVI|Equal1~2                                                                                                                                         ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~4                                                                                                                ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~6                                                                                                                ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~3                                                                                                                ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~1                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[6]                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[4]                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[7]                                                                                                                                   ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~6                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[6]                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_gout[0]~0                                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~6                                                                                                                ; 3       ;
; vga_syncgen:U_DVI|cb_bout[6]~4                                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~10                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~8                                                                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_bout[5]~3                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|cb_bout[2]~0                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[2]                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[1]                                                                                                                                   ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add8~0                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~0                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add15~1                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~0                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[6]                                                                                                                  ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7]                                                                                                                  ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add8~0                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~0                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add15~1                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~0                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]                                                                                                                  ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[7]                                                                                                                  ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add8~0                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~0                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add15~1                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~0                                                                                                                    ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6]                                                                                                                  ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[7]                                                                                                                  ; 3       ;
; vga_syncgen:U_DVI|lampcount[13]                                                                                                                                    ; 3       ;
; vga_syncgen:U_DVI|lampcount[12]                                                                                                                                    ; 3       ;
; vga_syncgen:U_DVI|lampcount[11]                                                                                                                                    ; 3       ;
; vga_syncgen:U_DVI|lampcount[8]                                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|lampcount[9]                                                                                                                                     ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~8                                                                                                                     ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]                                                                                                                                   ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]                                                                                                                                   ; 3       ;
; RESET_N~input                                                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|Equal1~5                                                                                                                                         ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~12                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~13                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|vsync_reg                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal23~1                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal22~0                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~31                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|Selector26~5                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector26~4                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector3~8                                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|Selector26~3                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~21                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~18                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~16                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|Selector34~9                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector34~5                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector26~0                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector34~3                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector34~0                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~34                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~33                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~41                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~18                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~14                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|Selector42~17                                                                                                                                    ; 2       ;
; vga_syncgen:U_DVI|Selector42~15                                                                                                                                    ; 2       ;
; vga_syncgen:U_DVI|Selector41~1                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector9~0                                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|Selector42~14                                                                                                                                    ; 2       ;
; vga_syncgen:U_DVI|Selector42~12                                                                                                                                    ; 2       ;
; vga_syncgen:U_DVI|Selector42~9                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Selector42~7                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg~13                                                                                                                                   ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~36                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|Selector41~0                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|Equal16~2                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal14~1                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal19~1                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal13~0                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal7~0                                                                                                                                         ; 2       ;
; vga_syncgen:U_DVI|Selector3~2                                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~15                                                                                                                                ; 2       ;
; vga_syncgen:U_DVI|Selector47~0                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg~9                                                                                                                                    ; 2       ;
; vga_syncgen:U_DVI|Equal23~0                                                                                                                                        ; 2       ;
; vga_syncgen:U_DVI|Equal1~3                                                                                                                                         ; 2       ;
; vga_syncgen:U_DVI|Equal2~0                                                                                                                                         ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~2                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_rout[6]~5                                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~5                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_rout[4]~4                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_rout[3]~3                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_rout[5]~2                                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~4                                                                                                                      ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~2                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_gout[6]~5                                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~6                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_gout[4]~4                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_gout[3]~3                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_gout[5]~2                                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~4                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_gout[7]~1                                                                                                                                     ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[7]                                                                                                                                   ; 2       ;
; vga_syncgen:U_DVI|hsync_reg                                                                                                                                        ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~2                                                                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[7]                                                                                                                                   ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[6]                                                                                                                                   ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]                                                                                                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~3                                                                                                                      ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~2                                                                                                                      ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~1                                                                                                                      ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add17~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add17~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add17~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                                         ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                                             ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~6                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~4                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~2                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~6                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~4                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~2                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~6                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~4                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~2                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~0                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~6                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~4                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~2                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~6                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~4                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~2                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~6                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~4                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~2                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~0                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~6                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~4                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~2                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~6                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~4                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~2                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~0                                                                                                                    ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~6                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~4                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~2                                                                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~0                                                                                                                     ; 2       ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_locked                                                                     ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_locked     ; 2       ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll_lock_sync~feeder                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll_lock_sync~feeder ; 1       ;
; CLOCK_50~input                                                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]~1                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]~2                                                                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg~0                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~2                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector2~3                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector6~2                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~32                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~41                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector42~20                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~45                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~42                                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~10                                                                                                                  ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~9                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~6                                                                                                                   ; 1       ;
; vga_syncgen:U_DVI|vsync_reg~1                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|vsync_reg~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Equal4~0                                                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~9                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~9                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~10                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~9                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[1]                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~8                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~7                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~8                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~7                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~8                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8]                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector2~2                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector21~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector18~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector1~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector10~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector5~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector4~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector3~14                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector3~12                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector3~11                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector3~10                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector3~9                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector22~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector22~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector19~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector19~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector16~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector16~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector13~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector0~2                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector0~1                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector12~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector11~5                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector17~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector24~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector7~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector20~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector9~2                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector9~1                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector8~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector14~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector23~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector15~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|vcount~3                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|vcount~2                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|vcount~1                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|vcount~0                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|Equal3~1                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|hcount~3                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|hcount~2                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|hcount~1                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|hcount~0                                                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~7                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~6                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector26~9                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector26~8                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector26~7                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector26~6                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector27~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector27~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector28                                                                                                                                       ; 1       ;
; vga_syncgen:U_DVI|Selector28~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector30~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector30~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector29                                                                                                                                       ; 1       ;
; vga_syncgen:U_DVI|Selector29~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector25~3                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector25~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector26~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector26~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector25~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector25~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~29                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~28                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~27                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~26                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~25                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]~24                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector32                                                                                                                                       ; 1       ;
; vga_syncgen:U_DVI|Selector32~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~20                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~19                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~17                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~15                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]~14                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector31~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector31~0                                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~5                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~6                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector34~10                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|Selector34~8                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector34~7                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector34~6                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector35~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector35~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector38~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector38~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector33~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector34~4                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector33~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector34~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector34~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector33~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~38                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~37                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~36                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~35                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~32                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~30                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~29                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~28                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~25                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~24                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~23                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~22                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~21                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~20                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~19                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~17                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]~16                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector39~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector39~0                                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~5                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~6                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|hsync_reg~0                                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|Equal9~1                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|Selector41~5                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector41~4                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector41~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector42~19                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|Selector42~18                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~40                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector42~16                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|Selector42~13                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|Selector42~11                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|Selector42~10                                                                                                                                    ; 1       ;
; vga_syncgen:U_DVI|Selector42~8                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector42~6                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector42~5                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector42~3                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector42~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector43~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector43~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector46~1                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector46~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~38                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~37                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~35                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~34                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~33                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~32                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~31                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~30                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~29                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~25                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~24                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~23                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Equal12~0                                                                                                                                        ; 1       ;
; vga_syncgen:U_DVI|Equal17~0                                                                                                                                        ; 1       ;
; vga_syncgen:U_DVI|Equal7~1                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg~21                                                                                                                                   ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~20                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~19                                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|Selector47~3                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Selector47~2                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|vblank_reg~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Equal5~2                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|Equal6~0                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|hblank_reg~0                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Equal1~4                                                                                                                                         ; 1       ;
; vga_syncgen:U_DVI|Equal2~1                                                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~5                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                                             ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~4                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~7                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~16                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~15                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~14                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~13                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~5                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~4                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~8                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~7                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~11                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~6                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~3                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~1                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~5                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~4                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~2                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~0                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~9                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~8                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~7                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~6                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[5]                                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~2                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~3                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~6                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~4                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~7                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~16                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~15                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~14                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~13                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~5                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~4                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~5                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~4                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~12                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~3                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~3                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~1                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~2                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~1                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~0                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~10                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~9                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~8                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~7                                                                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]                                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~3                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~2                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~3                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~6                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~4                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~7                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~16                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~15                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~14                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~13                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~5                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~4                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~5                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~4                                                                                                                   ; 1       ;
; vga_syncgen:U_DVI|cb_bout[0]~6                                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~3                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~2                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~3                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~1                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~1                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~3                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~2                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~1                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~0                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~9                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~7                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~6                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~5                                                                                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~3                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~6                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                                             ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~2                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~5                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~1                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Equal2~0                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Equal1~0                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~3                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~2                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~0                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~4                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~2                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~5                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~1                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Equal2~0                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Equal1~0                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~3                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~2                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~0                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~4                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~2                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~5                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~1                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Equal2~0                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Equal1~0                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~3                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~2                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~0                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~4                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                                             ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~3                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~2                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~3                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~2                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~3                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~2                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                                             ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~1                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~0                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~1                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~0                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~1                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~0                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg~1                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg~0                                                                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                                         ; 1       ;
; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll_lock_sync                                                                        ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll_lock_sync        ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9]                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|lampcount[15]~37                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[14]~36                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[14]~35                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[13]~34                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[13]~33                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[12]~32                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[12]~31                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[11]~30                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[11]~29                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[10]~28                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[10]~27                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|lampcount[9]~26                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[9]~25                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[8]~24                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[8]~23                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[7]~22                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[7]~21                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[6]~20                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[6]~19                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[5]~18                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[5]~17                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[4]~16                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[4]~15                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[3]~14                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[3]~13                                                                                                                                  ; 1       ;
; vga_syncgen:U_DVI|lampcount[3]                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|lampcount[4]                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|lampcount[5]                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|lampcount[6]                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|lampcount[7]                                                                                                                                     ; 1       ;
; vga_syncgen:U_DVI|Add1~18                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~17                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~16                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~15                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~14                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~13                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~12                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~11                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~10                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add1~9                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~8                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~7                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~6                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~5                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~4                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~3                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~2                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~1                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~0                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~18                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~17                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~16                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~15                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~14                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~13                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~12                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~11                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~10                                                                                                                                          ; 1       ;
; vga_syncgen:U_DVI|Add0~9                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~8                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~7                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~6                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~5                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~4                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~3                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~2                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~1                                                                                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add0~0                                                                                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6]                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~2                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~1                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[0]~0                                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6]                                                                                                                ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[4]~2                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~1                                                                                                                                 ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[0]~0                                                                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~11                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~10                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~9                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~8                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~7                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~7                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~6                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~5                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~4                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~3                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~2                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~1                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~0                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~5                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~3                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~1                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~11                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~10                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~9                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~8                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~7                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~8                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~7                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~6                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~5                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~4                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~3                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~2                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~1                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~0                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~5                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~3                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~1                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4]                                                                                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~11                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~10                                                                                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~9                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~8                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~7                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~6                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~5                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~4                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~3                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~2                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~1                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~0                                                                                                                    ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~8                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~7                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~6                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~5                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~4                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~3                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~2                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~1                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~0                                                                                                                     ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~5                                                                                                                     ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 762 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 3 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 327 / 21,816 ( 1 % )   ;
; Direct links          ; 185 / 32,401 ( < 1 % ) ;
; Global clocks         ; 5 / 10 ( 50 % )        ;
; Local interconnects   ; 379 / 10,320 ( 4 % )   ;
; R24 interconnects     ; 9 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 311 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.37) ; Number of LABs  (Total = 54) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 3                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 4                            ;
; 14                                          ; 3                            ;
; 15                                          ; 7                            ;
; 16                                          ; 29                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.74) ; Number of LABs  (Total = 54) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 27                           ;
; 1 Clock                            ; 42                           ;
; 1 Clock enable                     ; 18                           ;
; 1 Sync. clear                      ; 5                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.52) ; Number of LABs  (Total = 54) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 3                            ;
; 16                                           ; 8                            ;
; 17                                           ; 4                            ;
; 18                                           ; 4                            ;
; 19                                           ; 3                            ;
; 20                                           ; 7                            ;
; 21                                           ; 4                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.81) ; Number of LABs  (Total = 54) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 4                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 9                            ;
; 8                                               ; 5                            ;
; 9                                               ; 3                            ;
; 10                                              ; 7                            ;
; 11                                              ; 5                            ;
; 12                                              ; 3                            ;
; 13                                              ; 4                            ;
; 14                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.48) ; Number of LABs  (Total = 54) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 2                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 6                            ;
; 9                                            ; 4                            ;
; 10                                           ; 3                            ;
; 11                                           ; 5                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 5                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 11           ; 8            ; 11           ; 0            ; 0            ; 12        ; 11           ; 0            ; 12        ; 12        ; 1            ; 0            ; 0            ; 0            ; 2            ; 1            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 4            ; 1            ; 12           ; 12           ; 0         ; 1            ; 12           ; 0         ; 0         ; 11           ; 12           ; 12           ; 12           ; 10           ; 11           ; 12           ; 10           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; START_LED          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCKp        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCKn        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0p        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0n        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1p        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1n        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2p        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2n        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Passive Serial           ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As input tri-stated      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                   ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                      ; Destination Clock(s)                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.5               ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                               ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Register                                            ; Destination Register                                       ; Delay Added in ns ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0] ; 0.052             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; 0.024             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; 0.024             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; 0.024             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; 0.024             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; 0.024             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; 0.024             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; 0.024             ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
Note: This table only shows the top 32 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "peridot_hdmi_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[1] port
Warning (15564): Compensate clock of PLL "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1" has been set to clock1
Info (15535): Implemented PLL "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 227, clock division of 450, and phase shift of 0 degrees (0 ps) for videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1] port
Critical Warning (15042): The input clock frequency specification of PLL "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" is different from the output clock frequency specification of the source PLLs that are driving it
    Critical Warning (15043): Input port inclk[0] of PLL "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" and its source clk[1] (the output port of PLL "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1") have different specified frequencies, 25.2 MHz and 25.2 MHz respectively
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (15535): Implemented PLL "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 227, clock division of 450, and phase shift of 0 degrees (0 ps) for videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1] port
Info (15535): Implemented PLL "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[1] port
Critical Warning (332012): Synopsys Design Constraints File file not found: 'peridot_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 39.721
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 39.721
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15062): PLL "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register
Warning (15055): PLL "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated|pll1" is driven by videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl which is OUTCLK output port of Clock control block type node videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DCLK_OUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCI_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCI_RXR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCI_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCI_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCI_TXR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_WE_N" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.27 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 31
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 23
Info (144001): Generated suppressed messages file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/output_files/peridot_hdmi_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 1223 megabytes
    Info: Processing ended: Mon Aug 04 01:48:03 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/output_files/peridot_hdmi_top.fit.smsg.


