

================================================================
== Vitis HLS Report for 'axil_conv2D0_Pipeline_loop_k1_loop_k2'
================================================================
* Date:           Mon May 16 17:55:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        HLS
* Solution:       project1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.752 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_k1_loop_k2  |       29|       29|         6|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kcol_V = alloca i32 1"   --->   Operation 10 'alloca' 'kcol_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%krow_V = alloca i32 1"   --->   Operation 11 'alloca' 'krow_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %img_in, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln23"   --->   Operation 17 'read' 'select_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln1072_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln1072"   --->   Operation 18 'read' 'select_ln1072_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_V_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %acc_V"   --->   Operation 19 'read' 'acc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %krow_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kcol_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 %acc_V_read, i21 %acc_V_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten"   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln1072 = icmp_eq  i5 %indvar_flatten_load, i5 25"   --->   Operation 26 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln1072 = add i5 %indvar_flatten_load, i5 1"   --->   Operation 27 'add' 'add_ln1072' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1072 = br i1 %icmp_ln1072, void %.split2, void %_ifconv.exitStub"   --->   Operation 28 'br' 'br_ln1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kcol_V_load = load i3 %kcol_V"   --->   Operation 29 'load' 'kcol_V_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%krow_V_load = load i3 %krow_V"   --->   Operation 30 'load' 'krow_V_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln1072_1 = icmp_eq  i3 %kcol_V_load, i3 5"   --->   Operation 31 'icmp' 'icmp_ln1072_1' <Predicate = (!icmp_ln1072)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln27 = select i1 %icmp_ln1072_1, i3 0, i3 %kcol_V_load" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 32 'select' 'select_ln27' <Predicate = (!icmp_ln1072)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln885 = add i3 %krow_V_load, i3 1"   --->   Operation 33 'add' 'add_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln27_1 = select i1 %icmp_ln1072_1, i3 %add_ln885, i3 %krow_V_load" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 34 'select' 'select_ln27_1' <Predicate = (!icmp_ln1072)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln885_2 = add i3 %select_ln27, i3 1"   --->   Operation 35 'add' 'add_ln885_2' <Predicate = (!icmp_ln1072)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln1072 = store i5 %add_ln1072, i5 %indvar_flatten"   --->   Operation 36 'store' 'store_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 %select_ln27_1, i3 %krow_V" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln885 = store i3 %add_ln885_2, i3 %kcol_V"   --->   Operation 38 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.75>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i3 %select_ln27_1" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln70_mid2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln27_1, i2 0" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 40 'bitconcatenate' 'shl_ln70_mid2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i3 %select_ln27_1" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 41 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27_1, i6 %select_ln1072_read" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 42 'add' 'add_ln27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %select_ln27"   --->   Operation 43 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i3 %select_ln27"   --->   Operation 44 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln70 = add i4 %zext_ln27, i4 %zext_ln70_1"   --->   Operation 45 'add' 'add_ln70' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i4 %add_ln70"   --->   Operation 46 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%weight_1d_loc = add i5 %zext_ln70_2, i5 %shl_ln70_mid2"   --->   Operation 47 'add' 'weight_1d_loc' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln70_2 = add i6 %select_ln23_read, i6 %zext_ln70"   --->   Operation 48 'add' 'add_ln70_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%image_1d_loc = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln27, i6 %add_ln70_2"   --->   Operation 49 'bitconcatenate' 'image_1d_loc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %weight_1d_loc"   --->   Operation 50 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i12 %image_1d_loc"   --->   Operation 51 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln587"   --->   Operation 52 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%lhs = load i5 %weights_addr"   --->   Operation 53 'load' 'lhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln587_1"   --->   Operation 54 'getelementptr' 'img_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%rhs = load i12 %img_in_addr"   --->   Operation 55 'load' 'rhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%lhs = load i5 %weights_addr"   --->   Operation 56 'load' 'lhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs"   --->   Operation 57 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%rhs = load i12 %img_in_addr"   --->   Operation 58 'load' 'rhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %rhs"   --->   Operation 59 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node acc_V_3)   --->   "%ret = mul i16 %zext_ln232, i16 %sext_ln232"   --->   Operation 60 'mul' 'ret' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node acc_V_3)   --->   "%ret = mul i16 %zext_ln232, i16 %sext_ln232"   --->   Operation 61 'mul' 'ret' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%acc_V_1_load_1 = load i21 %acc_V_1"   --->   Operation 62 'load' 'acc_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%ret = mul i16 %zext_ln232, i16 %sext_ln232"   --->   Operation 63 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%sext_ln885 = sext i16 %ret"   --->   Operation 64 'sext' 'sext_ln885' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_3 = add i21 %sext_ln885, i21 %acc_V_1_load_1"   --->   Operation 65 'add' 'acc_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i21 %acc_V_1"   --->   Operation 73 'load' 'acc_V_1_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %acc_V_2_out, i21 %acc_V_1_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_k1_loop_k2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln1540 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 68 'specpipeline' 'specpipeline_ln1540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln1540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 69 'specloopname' 'specloopname_ln1540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_3 = add i21 %sext_ln885, i21 %acc_V_1_load_1"   --->   Operation 70 'add' 'acc_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln885 = store i21 %acc_V_3, i21 %acc_V_1"   --->   Operation 71 'store' 'store_ln885' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.35ns
The critical path consists of the following:
	'alloca' operation ('kcol.V') [8]  (0 ns)
	'load' operation ('kcol_V_load') on local variable 'kcol.V' [30]  (0 ns)
	'icmp' operation ('icmp_ln1072_1') [34]  (1.13 ns)
	'select' operation ('select_ln27', HLS_base_image_conv/axil_conv2D0.cpp:27) [35]  (0.98 ns)
	'add' operation ('add_ln885_2') [62]  (1.65 ns)
	'store' operation ('store_ln885') of variable 'add_ln885_2' on local variable 'kcol.V' [65]  (1.59 ns)

 <State 2>: 5.75ns
The critical path consists of the following:
	'add' operation ('add_ln70') [46]  (1.65 ns)
	'add' operation ('weight_1d_loc') [48]  (1.78 ns)
	'getelementptr' operation ('weights_addr') [53]  (0 ns)
	'load' operation ('lhs') on array 'weights' [54]  (2.32 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'img_in' [57]  (3.25 ns)
	'mul' operation of DSP[61] ('ret') [59]  (1.05 ns)

 <State 4>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('ret') [59]  (1.05 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'load' operation ('acc_V_1_load_1') on local variable 'acc.V' [29]  (0 ns)
	'add' operation of DSP[61] ('acc_V_3') [61]  (2.1 ns)

 <State 6>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[61] ('acc_V_3') [61]  (2.1 ns)
	'store' operation ('store_ln885') of variable 'acc_V_3' on local variable 'acc.V' [66]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
