{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678161712325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678161712336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 12:01:52 2023 " "Processing started: Tue Mar 07 12:01:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678161712336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161712336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mimasuo -c mimasuo " "Command: quartus_map --read_settings_files=on --write_settings_files=off mimasuo -c mimasuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161712336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678161712650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678161712650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER top.v(16) " "Verilog HDL Declaration information at top.v(16): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "top.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678161722251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/spi_master.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "seg_scan.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/seg_scan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "seg_decoder.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/seg_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_bcd " "Found entity 1: seg_bcd" {  } { { "seg_bcd.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/seg_bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_test " "Found entity 1: ds1302_test" {  } { { "ds1302_test.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_io " "Found entity 1: ds1302_io" {  } { { "ds1302_io.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302_io.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1302.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1302.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302 " "Found entity 1: ds1302" {  } { { "ds1302.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER buzzer_pwn_test.v(6) " "Verilog HDL Declaration information at buzzer_pwn_test.v(6): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "buzzer_pwn_test.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/buzzer_pwn_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678161722267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_pwn_test.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_pwn_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_pwm_test " "Found entity 1: buzzer_pwm_test" {  } { { "buzzer_pwn_test.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/buzzer_pwn_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ax_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file ax_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_pwm " "Found entity 1: ax_pwm" {  } { { "ax_pwm.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ax_pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "ax_debounce.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ax_debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_fenpin " "Found entity 1: clk_fenpin" {  } { { "clk_fenpin.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/clk_fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722274 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "oled_drive.v(100) " "Verilog HDL Module Instantiation warning at oled_drive.v(100): ignored dangling comma in List of Port Connections" {  } { { "oled_drive.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1678161722276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_drive " "Found entity 1: oled_drive" {  } { { "oled_drive.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_write " "Found entity 1: ram_write" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_writebyte.v(17) " "Verilog HDL information at spi_writebyte.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "spi_writebyte.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/spi_writebyte.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678161722281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_writebyte.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_writebyte.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_writebyte " "Found entity 1: spi_writebyte" {  } { { "spi_writebyte.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/spi_writebyte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_init.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_init " "Found entity 1: oled_init" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_read " "Found entity 1: ram_read" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caculator-behav " "Found design unit 1: caculator-behav" {  } { { "caculator.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/caculator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722651 ""} { "Info" "ISGN_ENTITY_NAME" "1 caculator " "Found entity 1: caculator" {  } { { "caculator.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/caculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencies.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencies.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQUENCIES-BEHAV " "Found design unit 1: FREQUENCIES-BEHAV" {  } { { "FREQUENCIES.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/FREQUENCIES.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722653 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQUENCIES " "Found entity 1: FREQUENCIES" {  } { { "FREQUENCIES.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/FREQUENCIES.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm_display-behav " "Found design unit 1: sm_display-behav" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722654 ""} { "Info" "ISGN_ENTITY_NAME" "1 sm_display " "Found entity 1: sm_display" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaodou.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xiaodou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xiaodou-behav " "Found design unit 1: xiaodou-behav" {  } { { "xiaodou.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/xiaodou.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722657 ""} { "Info" "ISGN_ENTITY_NAME" "1 xiaodou " "Found entity 1: xiaodou" {  } { { "xiaodou.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/xiaodou.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file judge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge-behav " "Found design unit 1: judge-behav" {  } { { "judge.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/judge.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722658 ""} { "Info" "ISGN_ENTITY_NAME" "1 judge " "Found entity 1: judge" {  } { { "judge.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/judge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds7-bhv " "Found design unit 1: leds7-bhv" {  } { { "leds7.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/leds7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722660 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds7 " "Found entity 1: leds7" {  } { { "leds7.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/leds7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjdjqd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjdjqd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjdjqd-bhav " "Found design unit 1: bjdjqd-bhav" {  } { { "bjdjqd.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/bjdjqd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722661 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjdjqd " "Found entity 1: bjdjqd" {  } { { "bjdjqd.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/bjdjqd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_done oled_drive.v(58) " "Verilog HDL Implicit Net warning at oled_drive.v(58): created implicit net for \"write_done\"" {  } { { "oled_drive.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678161722705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_display sm_display:inst1 " "Elaborating entity \"sm_display\" for hierarchy \"sm_display:inst1\"" {  } { { "block.bdf" "inst1" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 72 728 880 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n sm_display.vhd(58) " "VHDL Process Statement warning at sm_display.vhd(58): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(65) " "VHDL Process Statement warning at sm_display.vhd(65): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(66) " "VHDL Process Statement warning at sm_display.vhd(66): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(67) " "VHDL Process Statement warning at sm_display.vhd(67): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(77) " "VHDL Process Statement warning at sm_display.vhd(77): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(78) " "VHDL Process Statement warning at sm_display.vhd(78): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(79) " "VHDL Process Statement warning at sm_display.vhd(79): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(89) " "VHDL Process Statement warning at sm_display.vhd(89): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(90) " "VHDL Process Statement warning at sm_display.vhd(90): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(91) " "VHDL Process Statement warning at sm_display.vhd(91): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(102) " "VHDL Process Statement warning at sm_display.vhd(102): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(103) " "VHDL Process Statement warning at sm_display.vhd(103): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(104) " "VHDL Process Statement warning at sm_display.vhd(104): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(115) " "VHDL Process Statement warning at sm_display.vhd(115): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(117) " "VHDL Process Statement warning at sm_display.vhd(117): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/sm_display.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722708 "|block|sm_display:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQUENCIES FREQUENCIES:inst " "Elaborating entity \"FREQUENCIES\" for hierarchy \"FREQUENCIES:inst\"" {  } { { "block.bdf" "inst" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 72 88 208 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:inst3 " "Elaborating entity \"judge\" for hierarchy \"judge:inst3\"" {  } { { "block.bdf" "inst3" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 168 456 624 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722710 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "finish_flag judge.vhd(17) " "VHDL Process Statement warning at judge.vhd(17): signal \"finish_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judge.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/judge.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722711 "|block|judge:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code judge.vhd(18) " "VHDL Process Statement warning at judge.vhd(18): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judge.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/judge.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722711 "|block|judge:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst judge.vhd(29) " "VHDL Process Statement warning at judge.vhd(29): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judge.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/judge.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722711 "|block|judge:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds7 leds7:inst5 " "Elaborating entity \"leds7\" for hierarchy \"leds7:inst5\"" {  } { { "block.bdf" "inst5" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 72 232 384 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC leds7.vhd(17) " "Verilog HDL or VHDL warning at leds7.vhd(17): object \"RC\" assigned a value but never read" {  } { { "leds7.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/leds7.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678161722714 "|block|leds7:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caculator caculator:inst7 " "Elaborating entity \"caculator\" for hierarchy \"caculator:inst7\"" {  } { { "block.bdf" "inst7" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 488 1184 1344 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n caculator.vhd(26) " "VHDL Process Statement warning at caculator.vhd(26): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "caculator.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/caculator.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722715 "|block|caculator:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_drive oled_drive:inst6 " "Elaborating entity \"oled_drive\" for hierarchy \"oled_drive:inst6\"" {  } { { "block.bdf" "inst6" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 224 1400 1616 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_fenpin oled_drive:inst6\|clk_fenpin:clk_fenpin_inst " "Elaborating entity \"clk_fenpin\" for hierarchy \"oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\"" {  } { { "oled_drive.v" "clk_fenpin_inst" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_writebyte oled_drive:inst6\|spi_writebyte:spi_writebyte_inst " "Elaborating entity \"spi_writebyte\" for hierarchy \"oled_drive:inst6\|spi_writebyte:spi_writebyte_inst\"" {  } { { "oled_drive.v" "spi_writebyte_inst" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722718 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_writebyte.v(46) " "Verilog HDL Case Statement information at spi_writebyte.v(46): all case item expressions in this case statement are onehot" {  } { { "spi_writebyte.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/spi_writebyte.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722719 "|block|oled_drive:inst6|spi_writebyte:spi_writebyte_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_init oled_drive:inst6\|oled_init:oled_init_inst " "Elaborating entity \"oled_init\" for hierarchy \"oled_drive:inst6\|oled_init:oled_init_inst\"" {  } { { "oled_drive.v" "oled_init_inst" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722719 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_init.v(174) " "Verilog HDL Case Statement information at oled_init.v(174): all case item expressions in this case statement are onehot" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 oled_init.v(246) " "Verilog HDL assignment warning at oled_init.v(246): truncated value with size 4 to match size of target (2)" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_init.v(251) " "Verilog HDL Case Statement information at oled_init.v(251): all case item expressions in this case statement are onehot" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.data_a 0 oled_init.v(24) " "Net \"init_cmd.data_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.waddr_a 0 oled_init.v(24) " "Net \"init_cmd.waddr_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.data_a 0 oled_init.v(27) " "Net \"oled_on_cmd.data_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.waddr_a 0 oled_init.v(27) " "Net \"oled_on_cmd.waddr_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.data_a 0 oled_init.v(30) " "Net \"clear_cmd.data_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.waddr_a 0 oled_init.v(30) " "Net \"clear_cmd.waddr_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.we_a 0 oled_init.v(24) " "Net \"init_cmd.we_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.we_a 0 oled_init.v(27) " "Net \"oled_on_cmd.we_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.we_a 0 oled_init.v(30) " "Net \"clear_cmd.we_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722721 "|block|oled_drive:inst6|oled_init:oled_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_read oled_drive:inst6\|ram_read:ram_read_inst " "Elaborating entity \"ram_read\" for hierarchy \"oled_drive:inst6\|ram_read:ram_read_inst\"" {  } { { "oled_drive.v" "ram_read_inst" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ram_read.v(35) " "Verilog HDL assignment warning at ram_read.v(35): truncated value with size 11 to match size of target (10)" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 "|block|oled_drive:inst6|ram_read:ram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_read.v(113) " "Verilog HDL Case Statement information at ram_read.v(113): all case item expressions in this case statement are onehot" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 "|block|oled_drive:inst6|ram_read:ram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_read.v(159) " "Verilog HDL Case Statement information at ram_read.v(159): all case item expressions in this case statement are onehot" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 "|block|oled_drive:inst6|ram_read:ram_read_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.data_a 0 ram_read.v(29) " "Net \"write_cmd.data_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 "|block|oled_drive:inst6|ram_read:ram_read_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.waddr_a 0 ram_read.v(29) " "Net \"write_cmd.waddr_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 "|block|oled_drive:inst6|ram_read:ram_read_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.we_a 0 ram_read.v(29) " "Net \"write_cmd.we_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 "|block|oled_drive:inst6|ram_read:ram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_write oled_drive:inst6\|ram_write:ram_write_inst " "Elaborating entity \"ram_write\" for hierarchy \"oled_drive:inst6\|ram_write:ram_write_inst\"" {  } { { "oled_drive.v" "ram_write_inst" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722723 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram_write.v(289) " "Verilog HDL or VHDL warning at the ram_write.v(289): index expression is not wide enough to address all of the elements in the array" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 289 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678161722737 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(320) " "Verilog HDL assignment warning at ram_write.v(320): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722737 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(338) " "Verilog HDL assignment warning at ram_write.v(338): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722737 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(349) " "Verilog HDL assignment warning at ram_write.v(349): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722737 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(350) " "Verilog HDL assignment warning at ram_write.v(350): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722737 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(351) " "Verilog HDL assignment warning at ram_write.v(351): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(356) " "Verilog HDL assignment warning at ram_write.v(356): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(367) " "Verilog HDL assignment warning at ram_write.v(367): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(378) " "Verilog HDL assignment warning at ram_write.v(378): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(379) " "Verilog HDL assignment warning at ram_write.v(379): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(380) " "Verilog HDL assignment warning at ram_write.v(380): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(385) " "Verilog HDL assignment warning at ram_write.v(385): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678161722738 "|block|oled_drive:inst6|ram_write:ram_write_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "ram_show.v 1 1 " "Using design file ram_show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_show " "Found entity 1: ram_show" {  } { { "ram_show.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_show.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678161722750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_show oled_drive:inst6\|ram_show:ram_show_inst " "Elaborating entity \"ram_show\" for hierarchy \"oled_drive:inst6\|ram_show:ram_show_inst\"" {  } { { "oled_drive.v" "ram_show_inst" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_drive.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_show.v" "altsyncram_component" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_show.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_show.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_show.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161722792 ""}  } { { "ram_show.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_show.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678161722792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ar1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ar1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ar1 " "Found entity 1: altsyncram_0ar1" {  } { { "db/altsyncram_0ar1.tdf" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/altsyncram_0ar1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161722836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161722836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ar1 oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\|altsyncram_0ar1:auto_generated " "Elaborating entity \"altsyncram_0ar1\" for hierarchy \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\|altsyncram_0ar1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/download/quartus17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:inst8 " "Elaborating entity \"top\" for hierarchy \"top:inst8\"" {  } { { "block.bdf" "inst8" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 560 16 192 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_bcd top:inst8\|seg_bcd:seg_bcd_m0 " "Elaborating entity \"seg_bcd\" for hierarchy \"top:inst8\|seg_bcd:seg_bcd_m0\"" {  } { { "top.v" "seg_bcd_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder top:inst8\|seg_bcd:seg_bcd_m0\|seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"top:inst8\|seg_bcd:seg_bcd_m0\|seg_decoder:seg_decoder_m0\"" {  } { { "seg_bcd.v" "seg_decoder_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/seg_bcd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan top:inst8\|seg_bcd:seg_bcd_m0\|seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"top:inst8\|seg_bcd:seg_bcd_m0\|seg_scan:seg_scan_m0\"" {  } { { "seg_bcd.v" "seg_scan_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/seg_bcd.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_test top:inst8\|ds1302_test:ds1302_test_m0 " "Elaborating entity \"ds1302_test\" for hierarchy \"top:inst8\|ds1302_test:ds1302_test_m0\"" {  } { { "top.v" "ds1302_test_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302 top:inst8\|ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0 " "Elaborating entity \"ds1302\" for hierarchy \"top:inst8\|ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\"" {  } { { "ds1302_test.v" "ds1302_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302_test.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722890 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(64) " "Verilog HDL Case Statement information at ds1302.v(64): all case item expressions in this case statement are onehot" {  } { { "ds1302.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722891 "|block|top:inst8|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(83) " "Verilog HDL Case Statement information at ds1302.v(83): all case item expressions in this case statement are onehot" {  } { { "ds1302.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722891 "|block|top:inst8|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(149) " "Verilog HDL Case Statement information at ds1302.v(149): all case item expressions in this case statement are onehot" {  } { { "ds1302.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302.v" 149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722892 "|block|top:inst8|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(176) " "Verilog HDL Case Statement information at ds1302.v(176): all case item expressions in this case statement are onehot" {  } { { "ds1302.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678161722892 "|block|top:inst8|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_io top:inst8\|ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0 " "Elaborating entity \"ds1302_io\" for hierarchy \"top:inst8\|ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\"" {  } { { "ds1302.v" "ds1302_io_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master top:inst8\|ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"top:inst8\|ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0\"" {  } { { "ds1302_io.v" "spi_master_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ds1302_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce top:inst8\|ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"top:inst8\|ax_debounce:ax_debounce_m0\"" {  } { { "top.v" "ax_debounce_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_pwm top:inst8\|ax_pwm:ax_pwm_m0 " "Elaborating entity \"ax_pwm\" for hierarchy \"top:inst8\|ax_pwm:ax_pwm_m0\"" {  } { { "top.v" "ax_pwm_m0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bjdjqd bjdjqd:inst9 " "Elaborating entity \"bjdjqd\" for hierarchy \"bjdjqd:inst9\"" {  } { { "block.bdf" "inst9" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 288 680 848 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161722942 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst bjdjqd.vhd(77) " "VHDL Process Statement warning at bjdjqd.vhd(77): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjdjqd.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/bjdjqd.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678161722943 "|block|bjdjqd:inst9"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|oled_init:oled_init_inst\|init_cmd " "RAM logic \"oled_drive:inst6\|oled_init:oled_init_inst\|init_cmd\" is uninferred due to inappropriate RAM size" {  } { { "oled_init.v" "init_cmd" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678161723602 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|oled_init:oled_init_inst\|oled_on_cmd " "RAM logic \"oled_drive:inst6\|oled_init:oled_init_inst\|oled_on_cmd\" is uninferred due to inappropriate RAM size" {  } { { "oled_init.v" "oled_on_cmd" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678161723602 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|oled_init:oled_init_inst\|clear_cmd " "RAM logic \"oled_drive:inst6\|oled_init:oled_init_inst\|clear_cmd\" is uninferred due to inappropriate RAM size" {  } { { "oled_init.v" "clear_cmd" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678161723602 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|ram_read:ram_read_inst\|write_cmd " "RAM logic \"oled_drive:inst6\|ram_read:ram_read_inst\|write_cmd\" is uninferred due to inappropriate RAM size" {  } { { "ram_read.v" "write_cmd" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678161723602 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1678161723602 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_oled_init_845b43d4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1678161723603 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_oled_init_845b43d4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_oled_init_845b43d4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1678161723603 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram1_oled_init_845b43d4.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram1_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1678161723604 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram2_oled_init_845b43d4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram2_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1678161723604 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram2_oled_init_845b43d4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram2_oled_init_845b43d4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1678161723604 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_ram_read_18505fbe.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_ram_read_18505fbe.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1678161723604 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_ram_read_18505fbe.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/mimasuo.ram0_ram_read_18505fbe.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1678161723604 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_drive:inst6\|oled_init:oled_init_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_drive:inst6\|oled_init:oled_init_inst\|Mod0\"" {  } { { "oled_init.v" "Mod0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678161737276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_drive:inst6\|ram_read:ram_read_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_drive:inst6\|ram_read:ram_read_inst\|Mod0\"" {  } { { "ram_read.v" "Mod0" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678161737276 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678161737276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0\"" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161737316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161737316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161737316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161737316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678161737316 ""}  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678161737316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/lpm_divide_h9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161737356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161737356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161737368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161737368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_04f " "Found entity 1: alt_u_div_04f" {  } { { "db/alt_u_div_04f.tdf" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/alt_u_div_04f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161737381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161737381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161737426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161737426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678161737475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161737475 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 6 -1 0 } } { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 14 -1 0 } } { "spi_writebyte.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/spi_writebyte.v" 6 -1 0 } } { "leds7.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/leds7.vhd" 23 -1 0 } } { "seg_scan.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/seg_scan.v" 50 -1 0 } } { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 174 -1 0 } } { "top.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/top.v" 47 -1 0 } } { "ax_debounce.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ax_debounce.v" 11 -1 0 } } { "ax_debounce.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ax_debounce.v" 23 -1 0 } } { "oled_init.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/oled_init.v" 13 -1 0 } } { "ram_read.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_read.v" 20 -1 0 } } { "ram_write.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/ram_write.v" 323 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1678161738120 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1678161738120 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "block.bdf" "" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 96 896 1072 112 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678161742393 "|block|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "block.bdf" "" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 648 272 448 664 "seg_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678161742393 "|block|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678161742393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678161742565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678161754523 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mimasuo 3 " "Ignored 3 assignments for entity \"mimasuo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mimasuo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678161754579 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mimasuo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678161754579 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity mimasuo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678161754579 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1678161754579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/mimasuo.map.smsg " "Generated suppressed messages file D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/mimasuo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161754600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678161754778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678161754778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3723 " "Implemented 3723 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678161754968 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678161754968 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678161754968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3657 " "Implemented 3657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678161754968 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678161754968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678161754968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678161754990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 12:02:34 2023 " "Processing ended: Tue Mar 07 12:02:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678161754990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678161754990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678161754990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678161754990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678161756275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678161756288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 12:02:35 2023 " "Processing started: Tue Mar 07 12:02:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678161756288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678161756288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mimasuo -c mimasuo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mimasuo -c mimasuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678161756288 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1678161756395 ""}
{ "Info" "0" "" "Project  = mimasuo" {  } {  } 0 0 "Project  = mimasuo" 0 0 "Fitter" 0 0 1678161756395 ""}
{ "Info" "0" "" "Revision = mimasuo" {  } {  } 0 0 "Revision = mimasuo" 0 0 "Fitter" 0 0 1678161756395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678161756498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678161756498 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mimasuo EP4CE10F17C8L " "Selected device EP4CE10F17C8L for design \"mimasuo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678161756520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678161756572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678161756572 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678161756714 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678161756719 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Device EP4CE10F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Device EP4CE6F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I8L " "Device EP4CE6F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Device EP4CE15F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Device EP4CE15F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8L " "Device EP4CE22F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Device EP4CE22F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678161756861 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678161756861 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678161756869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678161756869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678161756869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678161756869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/download/quartus17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678161756869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678161756869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678161756872 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678161756907 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 58 " "No exact pin location assignment(s) for 14 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678161757213 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mimasuo.sdc " "Synopsys Design Constraints File file not found: 'mimasuo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678161757790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678161757791 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678161757831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678161757831 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678161757832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678161758162 ""}  } { { "block.bdf" "" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 96 -416 -248 112 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678161758162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "Automatically promoted node oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678161758162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m~0 " "Destination node oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m~0" {  } { { "clk_fenpin.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/clk_fenpin.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678161758162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678161758162 ""}  } { { "clk_fenpin.v" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/clk_fenpin.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678161758162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQUENCIES:inst\|clk_1k  " "Automatically promoted node FREQUENCIES:inst\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678161758163 ""}  } { { "FREQUENCIES.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/FREQUENCIES.vhd" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678161758163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQUENCIES:inst\|clk_100hz  " "Automatically promoted node FREQUENCIES:inst\|clk_100hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678161758163 ""}  } { { "FREQUENCIES.vhd" "" { Text "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/FREQUENCIES.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678161758163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_r~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node rst_r~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678161758163 ""}  } { { "block.bdf" "" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 600 -272 -104 616 "rst_r" "" } } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678161758163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node ram_rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678161758163 ""}  } { { "block.bdf" "" { Schematic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/block.bdf" { { 280 1200 1368 296 "ram_rst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 0 { 0 ""} 0 5787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678161758163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678161758583 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678161758586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678161758587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678161758590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678161758593 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678161758597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678161758597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678161758598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678161758732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678161758734 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678161758734 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 0 13 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 0 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1678161758742 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1678161758742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1678161758742 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 10 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 21 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 8 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 17 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 21 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 22 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678161758742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1678161758742 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1678161758742 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678161758818 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678161758825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678161759427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678161760093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678161760117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678161764544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678161764544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678161765249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678161768498 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678161768498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678161777383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678161777383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678161777387 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.47 " "Total time spent on timing analysis during the Fitter is 2.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678161777599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678161777621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678161779244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678161779246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678161781103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678161781893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/mimasuo.fit.smsg " "Generated suppressed messages file D:/Download/quartus17.1/vhdl_keshe/vhdl2_fuben2/mimasuo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678161782395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5541 " "Peak virtual memory: 5541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678161783314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 12:03:03 2023 " "Processing ended: Tue Mar 07 12:03:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678161783314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678161783314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678161783314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678161783314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678161784372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678161784379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 12:03:04 2023 " "Processing started: Tue Mar 07 12:03:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678161784379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678161784379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mimasuo -c mimasuo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mimasuo -c mimasuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678161784379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678161784651 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678161785025 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678161785046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678161785211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 12:03:05 2023 " "Processing ended: Tue Mar 07 12:03:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678161785211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678161785211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678161785211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678161785211 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678161785816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678161786343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678161786351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 12:03:06 2023 " "Processing started: Tue Mar 07 12:03:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678161786351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mimasuo -c mimasuo " "Command: quartus_sta mimasuo -c mimasuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786351 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1678161786439 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mimasuo 3 " "Ignored 3 assignments for entity \"mimasuo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mimasuo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678161786540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mimasuo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678161786540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity mimasuo -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678161786540 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161786744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mimasuo.sdc " "Synopsys Design Constraints File file not found: 'mimasuo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787119 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " "create_clock -period 1.000 -name oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678161787129 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678161787129 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQUENCIES:inst\|clk_1k FREQUENCIES:inst\|clk_1k " "create_clock -period 1.000 -name FREQUENCIES:inst\|clk_1k FREQUENCIES:inst\|clk_1k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678161787129 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQUENCIES:inst\|clk_100hz FREQUENCIES:inst\|clk_100hz " "create_clock -period 1.000 -name FREQUENCIES:inst\|clk_100hz FREQUENCIES:inst\|clk_100hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678161787129 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787150 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1678161787152 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678161787162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678161787276 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.740 " "Worst-case setup slack is -7.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.740            -670.374 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "   -7.740            -670.374 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.240           -1079.919 CLK  " "   -5.240           -1079.919 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.777            -128.474 FREQUENCIES:inst\|clk_1k  " "   -3.777            -128.474 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102             -84.325 FREQUENCIES:inst\|clk_100hz  " "   -3.102             -84.325 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "    0.311               0.000 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 FREQUENCIES:inst\|clk_1k  " "    0.338               0.000 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 FREQUENCIES:inst\|clk_100hz  " "    0.511               0.000 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 CLK  " "    0.512               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -438.097 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "   -4.000            -438.097 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -759.327 CLK  " "   -3.000            -759.327 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763            -118.121 FREQUENCIES:inst\|clk_1k  " "   -1.763            -118.121 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -59.942 FREQUENCIES:inst\|clk_100hz  " "   -1.763             -59.942 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161787302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787302 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678161787445 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787445 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678161787452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161787486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678161789831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.372 " "Worst-case setup slack is -7.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.372            -637.185 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "   -7.372            -637.185 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.057           -1033.798 CLK  " "   -5.057           -1033.798 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.610            -122.090 FREQUENCIES:inst\|clk_1k  " "   -3.610            -122.090 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972             -80.177 FREQUENCIES:inst\|clk_100hz  " "   -2.972             -80.177 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 FREQUENCIES:inst\|clk_1k  " "    0.346               0.000 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "    0.432               0.000 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 FREQUENCIES:inst\|clk_100hz  " "    0.495               0.000 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 CLK  " "    0.497               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -438.097 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "   -4.000            -438.097 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -759.327 CLK  " "   -3.000            -759.327 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763            -118.121 FREQUENCIES:inst\|clk_1k  " "   -1.763            -118.121 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -59.942 FREQUENCIES:inst\|clk_100hz  " "   -1.763             -59.942 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161789863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161789863 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678161790022 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790022 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678161790029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678161790275 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.106 " "Worst-case setup slack is -4.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.106            -279.414 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "   -4.106            -279.414 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438            -426.295 CLK  " "   -2.438            -426.295 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685             -46.650 FREQUENCIES:inst\|clk_1k  " "   -1.685             -46.650 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320             -34.275 FREQUENCIES:inst\|clk_100hz  " "   -1.320             -34.275 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FREQUENCIES:inst\|clk_1k  " "    0.181               0.000 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "    0.239               0.000 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 FREQUENCIES:inst\|clk_100hz  " "    0.274               0.000 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 CLK  " "    0.276               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -438.097 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "   -4.000            -438.097 oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -759.327 CLK  " "   -3.000            -759.327 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763            -118.121 FREQUENCIES:inst\|clk_1k  " "   -1.763            -118.121 FREQUENCIES:inst\|clk_1k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -59.942 FREQUENCIES:inst\|clk_100hz  " "   -1.763             -59.942 FREQUENCIES:inst\|clk_100hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678161790327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790327 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678161790489 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161790958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678161791066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 12:03:11 2023 " "Processing ended: Tue Mar 07 12:03:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678161791066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678161791066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678161791066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161791066 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678161791792 ""}
