# James Sharman Pipelined CPU in Verilog
## Pipeline Stage 0 (Fetch)
Pipeline 0.

![Simulation Waveform](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/Pipeline/Pipeline0/PipelineStage0_sim.png "Simulation Waveform")