read_lef /mnt/NewHDD/home/vlsiadmin/TannerEDA/TannerTools_v2021.2/Process/Generic_250nm/Generic_250nm_LogicGates/Generic250nm_tech.lef
read_lef /mnt/NewHDD/home/vlsiadmin/TannerEDA/TannerTools_v2021.2/Process/Generic_250nm/Generic_250nm_LogicGates/Generic250nm_StdCells.lef
read_library /mnt/NewHDD/home/vlsiadmin/TannerEDA/TannerTools_v2021.2/Process/Generic_250nm/Generic_250nm_LogicGates/Liberty/TANNER_TT_2P50V_25C.lib
read_library /mnt/NewHDD/home/vlsiadmin/TannerEDA/TannerTools_v2021.2/Process/Generic_250nm/Generic_250nm_LogicGates/PTF/Generic250nm_typ.ptf

set REPO_ROOT {/mnt/NewHDD/home/ddl2026/ddl2026_2023104135/ddl2026_folder/simple-cpu-gemm-accelerator}

# =========================================================
# step1 mode0 20000ps
set STEP       {step1}
set MODE       {mode0}
set PERIOD     {20000ps}
set TOP_MODULE {step1_gemm_accelerator_top_mode0}
# =========================================================

read_verilog "$REPO_ROOT/asic/oasys/results/$STEP/${MODE}_${PERIOD}/${STEP}_${MODE}_synth.v"
set OUT_DIR "$REPO_ROOT/asic/nitro/results/$STEP/${MODE}_${PERIOD}"
file mkdir $OUT_DIR

# =========================================================
# chip area
create_chip -xl_area 0a -yb_area 0a -xr_area 7300000a -yt_area 7300000a -core_site CORE -xl_margin 0a -yt_margin 0a -orient north -double_backed true -gap 0a
# =========================================================

create_floorplan_regions -partition $TOP_MODULE -min_cells 0 -max_cells 1000000000 -min_area_percent 1 -max_area_percent 100 -core_cell_util 80

# power / track

stack_macros

create_power_domain -domain primary -include_scope true

create_supply_net -net_name vss -domain primary -power_net false

create_supply_net -net_name vdd -domain primary -power_net true

set_domain_supply_net -domain primary -primary_power_net vdd -primary_ground_net vss

create_tracks -layers Metal4 -step 11500a

create_tracks -layers Metal3 -step 13500a

create_tracks -layers Metal2 -step 11500a

create_tracks -layers Metal1 -step 13500a

report_tracks -type preferred

#run after pause
create_rows -partition $TOP_MODULE -core_site CORE -orient north -start_from core -gap 50a -xl_margin 0a -yb_margin 0a -xr_margin 0a -yt_margin 0a
#run after pause
config_route_global -category user_defined

config_route_global -name gr_full_timing_update_thresh -value 0.0

read_constraint "$REPO_ROOT/asic/nitro/${STEP}_tcl/${MODE}_${PERIOD}.sdc"
# run after pause
run_place_timing -effort high
# run after pause
run_clock_timing
# run after pause
run_route_timing
#output
write_sdf "$OUT_DIR/${STEP}_${MODE}_${PERIOD}.sdf" -skip_backslash true

write_verilog -file "$OUT_DIR/${STEP}_${MODE}_${PERIOD}_nitro.v"


# ======

report_timing >  "$OUT_DIR/${STEP}_${MODE}_${PERIOD}_timing.rpt"
report_design > "$OUT_DIR/${STEP}_${MODE}_${PERIOD}_area.rpt"



