ENTITY ERG1PR3 IS
PORT ( x1, x2, x3 : IN BIT ;
f : OUT BIT ) ;
END ERG1PR3 ;
ARCHITECTURE Behavior OF ERG1PR3 IS BEGIN
f <= x2 or (not x1 and x3);
END Behavior ;