{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 12:37:47 2011 " "Info: Processing started: Fri Oct 07 12:37:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg8x8 -c reg8x8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg8x8 -c reg8x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_enable.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file d_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-mux_2_to_1_arch " "Info: Found design unit 1: mux_2_to_1-mux_2_to_1_arch" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/d_enable.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 d_flip_flop_en-d_enable_arch " "Info: Found design unit 2: d_flip_flop_en-d_enable_arch" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/d_enable.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Info: Found entity 1: mux_2_to_1" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/d_enable.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 d_flip_flop_en " "Info: Found entity 2: d_flip_flop_en" {  } { { "d_enable.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/d_enable.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-arch " "Info: Found design unit 1: d_latch-arch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/d_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Info: Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/d_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch " "Info: Found design unit 1: decoder-arch" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/decoder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_slave-arch " "Info: Found design unit 1: master_slave-arch" {  } { { "master_slave.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/master_slave.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 master_slave " "Info: Found entity 1: master_slave" {  } { { "master_slave.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/master_slave.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexer4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer4-arch " "Info: Found design unit 1: multiplexer4-arch" {  } { { "multiplexer4.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/multiplexer4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4 " "Info: Found entity 1: multiplexer4" {  } { { "multiplexer4.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/multiplexer4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Info: Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_4_by_4.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file registerfile_4_by_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-arch_and_gate " "Info: Found design unit 1: and_gate-arch_and_gate" {  } { { "registerfile_4_by_4.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/registerfile_4_by_4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 registerfile-struct " "Info: Found design unit 2: registerfile-struct" {  } { { "registerfile_4_by_4.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/registerfile_4_by_4.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Info: Found entity 1: and_gate" {  } { { "registerfile_4_by_4.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/registerfile_4_by_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 registerfile " "Info: Found entity 2: registerfile" {  } { { "registerfile_4_by_4.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/registerfile_4_by_4.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_registerfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_registerfile-arch_test " "Info: Found design unit 1: Test_registerfile-arch_test" {  } { { "test_registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/test_registerfile.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Test_registerfile " "Info: Found entity 1: Test_registerfile" {  } { { "test_registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/registerfile/test_registerfile.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "registerfile_4_by_4 " "Error: Top-level design entity \"registerfile_4_by_4\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Error: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 07 12:37:50 2011 " "Error: Processing ended: Fri Oct 07 12:37:50 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
