INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ChanhDao/ProjectVivado/Multiply/TKVM-Lab1a/TKVM-Lab1a.srcs/sim_1/new/reset_repeat_same.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_repeat_same
