strict digraph "" {
	node [label="\N"];
	"1062:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb430332590>",
		fillcolor=springgreen,
		label="1062:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1063:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032cc90>",
		fillcolor=firebrick,
		label="1063:NS
AddressMiss <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032cc90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1062:IF" -> "1063:NS"	 [cond="['ByteCntEq0']",
		label=ByteCntEq0,
		lineno=1062];
	"1064:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43032c690>",
		fillcolor=springgreen,
		label="1064:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1062:IF" -> "1064:IF"	 [cond="['ByteCntEq0']",
		label="!(ByteCntEq0)",
		lineno=1062];
	"1061:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032ce50>",
		fillcolor=firebrick,
		label="1061:NS
AddressMiss <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032ce50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1058:AL"	 [def_var="['AddressMiss']",
		label="Leaf_1058:AL"];
	"1061:NS" -> "Leaf_1058:AL"	 [cond="[]",
		lineno=None];
	"1065:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c8d0>",
		fillcolor=firebrick,
		label="1065:NS
AddressMiss <= ~(UnicastOK | BroadcastOK | MulticastOK | PassAll & ControlFrmAddressOK);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1065:NS" -> "Leaf_1058:AL"	 [cond="[]",
		lineno=None];
	"1063:NS" -> "Leaf_1058:AL"	 [cond="[]",
		lineno=None];
	"1059:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb430335250>",
		fillcolor=turquoise,
		label="1059:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1060:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb430335c50>",
		fillcolor=springgreen,
		label="1060:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1059:BL" -> "1060:IF"	 [cond="[]",
		lineno=None];
	"1058:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb430335050>",
		clk_sens=True,
		fillcolor=gold,
		label="1058:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MulticastOK', 'PassAll', 'ControlFrmAddressOK', 'RxCheckEn', 'BroadcastOK', 'ByteCntEq7', 'UnicastOK', 'ByteCntEq0']"];
	"1058:AL" -> "1059:BL"	 [cond="[]",
		lineno=None];
	"1060:IF" -> "1062:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1060];
	"1060:IF" -> "1061:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1060];
	"1064:IF" -> "1065:NS"	 [cond="['ByteCntEq7', 'RxCheckEn']",
		label="(ByteCntEq7 & RxCheckEn)",
		lineno=1064];
}
