// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        gain_out_4197_dout,
        gain_out_4197_empty_n,
        gain_out_4197_read,
        demosaic_out_4198_din,
        demosaic_out_4198_full_n,
        demosaic_out_4198_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_read;
input  [11:0] p_read1;
input  [31:0] gain_out_4197_dout;
input   gain_out_4197_empty_n;
output   gain_out_4197_read;
output  [95:0] demosaic_out_4198_din;
input   demosaic_out_4198_full_n;
output   demosaic_out_4198_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gain_out_4197_read;
reg demosaic_out_4198_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] tmp_7_reg_1055;
wire   [11:0] tmp_9_fu_447_p3;
reg   [11:0] tmp_9_reg_1063;
wire    ap_CS_fsm_state2;
wire   [12:0] sub122_fu_461_p2;
reg   [12:0] sub122_reg_1068;
wire    ap_CS_fsm_state4;
wire   [11:0] sub157_fu_467_p2;
reg   [11:0] sub157_reg_1073;
wire   [1:0] grp_load_fu_418_p1;
wire    ap_CS_fsm_state5;
wire   [0:0] trunc_ln285_fu_486_p1;
reg   [0:0] trunc_ln285_reg_1104;
wire   [1:0] zext_ln304_fu_552_p1;
wire   [0:0] icmp_ln285_fu_490_p2;
wire   [1:0] select_ln304_fu_556_p3;
wire   [1:0] select_ln304_1_fu_564_p3;
wire   [0:0] cmp123_fu_609_p2;
reg   [0:0] cmp123_reg_1151;
wire   [1:0] trunc_ln389_fu_614_p1;
reg   [1:0] trunc_ln389_reg_1156;
wire   [31:0] linebuffer_V_0_q0;
reg   [31:0] linebuffer_V_0_load_reg_1161;
wire    ap_CS_fsm_state6;
wire   [31:0] linebuffer_V_1_q0;
reg   [31:0] linebuffer_V_1_load_reg_1169;
wire   [31:0] linebuffer_V_2_q0;
reg   [31:0] linebuffer_V_2_load_reg_1177;
wire   [31:0] linebuffer_V_3_q0;
reg   [31:0] linebuffer_V_3_load_reg_1185;
reg   [1:0] line0_V_2_reg_1199;
wire    ap_CS_fsm_state7;
wire   [15:0] imgblock_V_0_4_fu_684_p1;
reg   [15:0] imgblock_V_0_4_reg_1228;
wire   [15:0] imgblock_V_1_4_fu_699_p1;
reg   [15:0] imgblock_V_1_4_reg_1233;
wire   [15:0] imgblock_V_2_4_fu_714_p1;
reg   [15:0] imgblock_V_2_4_reg_1238;
wire   [15:0] imgblock_V_3_4_fu_729_p1;
reg   [15:0] imgblock_V_3_4_reg_1243;
reg   [15:0] imgblock_V_0_5_reg_1248;
reg   [15:0] imgblock_V_1_5_reg_1253;
reg   [15:0] imgblock_V_2_5_reg_1258;
reg   [15:0] imgblock_V_3_5_reg_1263;
reg   [10:0] linebuffer_V_0_address0;
reg    linebuffer_V_0_ce0;
reg    linebuffer_V_0_we0;
reg   [31:0] linebuffer_V_0_d0;
reg    linebuffer_V_0_ce1;
wire   [31:0] linebuffer_V_0_q1;
reg   [10:0] linebuffer_V_1_address0;
reg    linebuffer_V_1_ce0;
reg    linebuffer_V_1_we0;
reg   [31:0] linebuffer_V_1_d0;
reg    linebuffer_V_1_ce1;
wire   [31:0] linebuffer_V_1_q1;
reg   [10:0] linebuffer_V_2_address0;
reg    linebuffer_V_2_ce0;
reg    linebuffer_V_2_we0;
reg   [31:0] linebuffer_V_2_d0;
reg    linebuffer_V_2_ce1;
wire   [31:0] linebuffer_V_2_q1;
reg   [10:0] linebuffer_V_3_address0;
reg    linebuffer_V_3_ce0;
reg    linebuffer_V_3_we0;
reg   [31:0] linebuffer_V_3_d0;
reg    linebuffer_V_3_ce1;
wire   [31:0] linebuffer_V_3_q1;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_idle;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_ready;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_idle;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_ready;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out_ap_vld;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_idle;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_ready;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read;
wire   [95:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_din;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address1;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address1;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address1;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0;
wire   [31:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0;
wire   [10:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address1;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out_ap_vld;
wire   [15:0] grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out;
wire    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out_ap_vld;
reg   [1:0] phi_ln379_reg_290;
reg   [1:0] phi_ln378_reg_302;
reg   [1:0] phi_ln377_reg_318;
reg    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg;
reg    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [11:0] i_fu_90;
wire   [11:0] i_5_fu_476_p2;
reg    ap_block_state1;
reg   [31:0] lineStore_fu_94;
wire   [31:0] phitmp_fu_618_p2;
reg   [15:0] imgblock_V_0_2_0_fu_98;
wire    ap_CS_fsm_state9;
reg   [15:0] imgblock_V_0_3_0_fu_102;
reg   [15:0] imgblock_V_1_2_0_fu_106;
reg   [15:0] imgblock_V_1_3_0_fu_110;
reg   [15:0] imgblock_V_2_2_0_fu_114;
reg   [15:0] imgblock_V_2_3_0_fu_118;
reg   [15:0] imgblock_V_3_2_0_fu_122;
reg   [15:0] imgblock_V_3_3_0_fu_126;
reg   [15:0] imgblock_V_4_3_017_fu_130;
reg   [15:0] imgblock_V_4_2_018_fu_134;
reg   [1:0] line0_V_fu_138;
wire   [1:0] select_ln304_2_fu_538_p3;
wire   [12:0] src_mat_rows_load_cast11_fu_458_p1;
wire   [11:0] tmp_7_cast_fu_455_p1;
wire   [29:0] tmp_fu_498_p4;
wire   [0:0] icmp_ln291_fu_508_p2;
wire   [0:0] icmp_ln1049_fu_532_p2;
wire   [0:0] xor_ln304_fu_546_p2;
wire   [12:0] zext_ln285_fu_482_p1;
wire   [31:0] lineStore_1_fu_514_p3;
wire   [31:0] p_Val2_s_fu_674_p6;
wire   [31:0] p_Val2_35_fu_689_p6;
wire   [31:0] p_Val2_36_fu_704_p6;
wire   [31:0] p_Val2_37_fu_719_p6;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg = 1'b0;
#0 grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg = 1'b0;
#0 grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg = 1'b0;
end

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_0_address0),
    .ce0(linebuffer_V_0_ce0),
    .we0(linebuffer_V_0_we0),
    .d0(linebuffer_V_0_d0),
    .q0(linebuffer_V_0_q0),
    .address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address1),
    .ce1(linebuffer_V_0_ce1),
    .q1(linebuffer_V_0_q1)
);

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_1_address0),
    .ce0(linebuffer_V_1_ce0),
    .we0(linebuffer_V_1_we0),
    .d0(linebuffer_V_1_d0),
    .q0(linebuffer_V_1_q0),
    .address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address1),
    .ce1(linebuffer_V_1_ce1),
    .q1(linebuffer_V_1_q1)
);

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_2_address0),
    .ce0(linebuffer_V_2_ce0),
    .we0(linebuffer_V_2_we0),
    .d0(linebuffer_V_2_d0),
    .q0(linebuffer_V_2_q0),
    .address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address1),
    .ce1(linebuffer_V_2_ce1),
    .q1(linebuffer_V_2_q1)
);

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_3_address0),
    .ce0(linebuffer_V_3_ce0),
    .we0(linebuffer_V_3_we0),
    .d0(linebuffer_V_3_d0),
    .q0(linebuffer_V_3_q0),
    .address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address1),
    .ce1(linebuffer_V_3_ce1),
    .q1(linebuffer_V_3_q1)
);

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1 grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start),
    .ap_done(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done),
    .ap_idle(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_idle),
    .ap_ready(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_ready),
    .gain_out_4197_dout(gain_out_4197_dout),
    .gain_out_4197_empty_n(gain_out_4197_empty_n),
    .gain_out_4197_read(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read),
    .bound(tmp_9_reg_1063),
    .linebuffer_V_2_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0),
    .linebuffer_V_2_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0),
    .linebuffer_V_2_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0),
    .linebuffer_V_2_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0),
    .linebuffer_V_3_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0),
    .linebuffer_V_3_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0),
    .linebuffer_V_3_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0),
    .linebuffer_V_3_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0),
    .tmp_7(tmp_7_reg_1055),
    .linebuffer_V_0_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0),
    .linebuffer_V_0_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0),
    .linebuffer_V_0_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0),
    .linebuffer_V_0_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0),
    .linebuffer_V_1_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0),
    .linebuffer_V_1_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0),
    .linebuffer_V_1_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0),
    .linebuffer_V_1_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0)
);

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start),
    .ap_done(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done),
    .ap_idle(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_idle),
    .ap_ready(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_ready),
    .imgblock_V_3_3_0(imgblock_V_3_3_0_fu_126),
    .imgblock_V_3_2_0(imgblock_V_3_2_0_fu_122),
    .imgblock_V_2_3_0(imgblock_V_2_3_0_fu_118),
    .imgblock_V_2_2_0(imgblock_V_2_2_0_fu_114),
    .imgblock_V_1_3_0(imgblock_V_1_3_0_fu_110),
    .imgblock_V_1_2_0(imgblock_V_1_2_0_fu_106),
    .imgblock_V_0_3_0(imgblock_V_0_3_0_fu_102),
    .imgblock_V_0_2_0(imgblock_V_0_2_0_fu_98),
    .imgblock_V_3_3_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out),
    .imgblock_V_3_3_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out_ap_vld),
    .imgblock_V_3_2_114_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out),
    .imgblock_V_3_2_114_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out_ap_vld),
    .imgblock_V_2_3_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out),
    .imgblock_V_2_3_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out_ap_vld),
    .imgblock_V_2_2_110_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out),
    .imgblock_V_2_2_110_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out_ap_vld),
    .imgblock_V_1_3_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out),
    .imgblock_V_1_3_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out_ap_vld),
    .imgblock_V_1_2_16_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out),
    .imgblock_V_1_2_16_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out_ap_vld),
    .imgblock_V_0_3_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out),
    .imgblock_V_0_3_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out_ap_vld),
    .imgblock_V_0_2_12_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out),
    .imgblock_V_0_2_12_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out_ap_vld)
);

ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start),
    .ap_done(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done),
    .ap_idle(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_idle),
    .ap_ready(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_ready),
    .gain_out_4197_dout(gain_out_4197_dout),
    .gain_out_4197_empty_n(gain_out_4197_empty_n),
    .gain_out_4197_read(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read),
    .demosaic_out_4198_din(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_din),
    .demosaic_out_4198_full_n(demosaic_out_4198_full_n),
    .demosaic_out_4198_write(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write),
    .imgblock_V_4_2_018(imgblock_V_4_2_018_fu_134),
    .imgblock_V_4_3_017(imgblock_V_4_3_017_fu_130),
    .imgblock_V_3_5(imgblock_V_3_5_reg_1263),
    .imgblock_V_3_4(imgblock_V_3_4_reg_1243),
    .imgblock_V_3_3_1_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out),
    .imgblock_V_3_2_114_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out),
    .imgblock_V_2_5(imgblock_V_2_5_reg_1258),
    .imgblock_V_2_4(imgblock_V_2_4_reg_1238),
    .imgblock_V_2_3_1_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out),
    .imgblock_V_2_2_110_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out),
    .imgblock_V_1_5(imgblock_V_1_5_reg_1253),
    .imgblock_V_1_4(imgblock_V_1_4_reg_1233),
    .imgblock_V_1_3_1_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out),
    .imgblock_V_1_2_16_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out),
    .imgblock_V_0_5(imgblock_V_0_5_reg_1248),
    .imgblock_V_0_4(imgblock_V_0_4_reg_1228),
    .imgblock_V_0_3_1_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out),
    .imgblock_V_0_2_12_reload(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out),
    .tmp_7(tmp_7_reg_1055),
    .trunc_ln12(trunc_ln285_reg_1104),
    .trunc_ln13(trunc_ln389_reg_1156),
    .sub157(sub157_reg_1073),
    .linebuffer_V_0_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0),
    .linebuffer_V_0_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0),
    .linebuffer_V_0_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0),
    .linebuffer_V_0_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0),
    .linebuffer_V_0_address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address1),
    .linebuffer_V_0_ce1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1),
    .linebuffer_V_0_q1(linebuffer_V_0_q1),
    .linebuffer_V_1_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0),
    .linebuffer_V_1_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0),
    .linebuffer_V_1_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0),
    .linebuffer_V_1_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0),
    .linebuffer_V_1_address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address1),
    .linebuffer_V_1_ce1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1),
    .linebuffer_V_1_q1(linebuffer_V_1_q1),
    .linebuffer_V_2_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0),
    .linebuffer_V_2_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0),
    .linebuffer_V_2_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0),
    .linebuffer_V_2_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0),
    .linebuffer_V_2_address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address1),
    .linebuffer_V_2_ce1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1),
    .linebuffer_V_2_q1(linebuffer_V_2_q1),
    .linebuffer_V_3_address0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0),
    .linebuffer_V_3_ce0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0),
    .linebuffer_V_3_we0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0),
    .linebuffer_V_3_d0(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0),
    .linebuffer_V_3_address1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address1),
    .linebuffer_V_3_ce1(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1),
    .linebuffer_V_3_q1(linebuffer_V_3_q1),
    .cmp123(cmp123_reg_1151),
    .line0_V_1(line0_V_2_reg_1199),
    .phi_ln377(phi_ln377_reg_318),
    .phi_ln378(phi_ln378_reg_302),
    .phi_ln379(phi_ln379_reg_290),
    .imgblock_V_4_0_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out),
    .imgblock_V_4_0_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out_ap_vld),
    .imgblock_V_4_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out),
    .imgblock_V_4_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out_ap_vld),
    .imgblock_V_3_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out),
    .imgblock_V_3_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out_ap_vld),
    .imgblock_V_3_0_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out),
    .imgblock_V_3_0_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out_ap_vld),
    .imgblock_V_2_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out),
    .imgblock_V_2_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out_ap_vld),
    .imgblock_V_2_0_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out),
    .imgblock_V_2_0_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out_ap_vld),
    .imgblock_V_1_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out),
    .imgblock_V_1_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out_ap_vld),
    .imgblock_V_1_0_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out),
    .imgblock_V_1_0_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out_ap_vld),
    .imgblock_V_0_1_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out),
    .imgblock_V_0_1_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out_ap_vld),
    .imgblock_V_0_0_out(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out),
    .imgblock_V_0_0_out_ap_vld(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out_ap_vld)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U326(
    .din0(linebuffer_V_0_load_reg_1161),
    .din1(linebuffer_V_1_load_reg_1169),
    .din2(linebuffer_V_2_load_reg_1177),
    .din3(linebuffer_V_3_load_reg_1185),
    .din4(line0_V_fu_138),
    .dout(p_Val2_s_fu_674_p6)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U327(
    .din0(linebuffer_V_0_load_reg_1161),
    .din1(linebuffer_V_1_load_reg_1169),
    .din2(linebuffer_V_2_load_reg_1177),
    .din3(linebuffer_V_3_load_reg_1185),
    .din4(phi_ln377_reg_318),
    .dout(p_Val2_35_fu_689_p6)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U328(
    .din0(linebuffer_V_0_load_reg_1161),
    .din1(linebuffer_V_1_load_reg_1169),
    .din2(linebuffer_V_2_load_reg_1177),
    .din3(linebuffer_V_3_load_reg_1185),
    .din4(phi_ln378_reg_302),
    .dout(p_Val2_36_fu_704_p6)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U329(
    .din0(linebuffer_V_0_load_reg_1161),
    .din1(linebuffer_V_1_load_reg_1169),
    .din2(linebuffer_V_2_load_reg_1177),
    .din3(linebuffer_V_3_load_reg_1185),
    .din4(phi_ln379_reg_290),
    .dout(p_Val2_37_fu_719_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln285_fu_490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_ready == 1'b1)) begin
            grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg <= 1'b1;
        end else if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_ready == 1'b1)) begin
            grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_ready == 1'b1)) begin
            grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_90 <= 12'd0;
    end else if (((icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_fu_90 <= i_5_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        line0_V_fu_138 <= 2'd3;
    end else if ((~(grp_load_fu_418_p1 == 2'd1) & ~(grp_load_fu_418_p1 == 2'd0) & (icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        line0_V_fu_138 <= select_ln304_2_fu_538_p3;
    end else if (((icmp_ln285_fu_490_p2 == 1'd0) & (grp_load_fu_418_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        line0_V_fu_138 <= 2'd1;
    end else if (((icmp_ln285_fu_490_p2 == 1'd0) & (grp_load_fu_418_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        line0_V_fu_138 <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lineStore_fu_94 <= 32'd4;
    end else if (((icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        lineStore_fu_94 <= phitmp_fu_618_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((grp_load_fu_418_p1 == 2'd0)) begin
            phi_ln377_reg_318 <= 2'd2;
        end else if ((grp_load_fu_418_p1 == 2'd1)) begin
            phi_ln377_reg_318 <= 2'd3;
        end else if ((~(grp_load_fu_418_p1 == 2'd1) & ~(grp_load_fu_418_p1 == 2'd0))) begin
            phi_ln377_reg_318 <= zext_ln304_fu_552_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((grp_load_fu_418_p1 == 2'd0)) begin
            phi_ln378_reg_302 <= 2'd3;
        end else if ((grp_load_fu_418_p1 == 2'd1)) begin
            phi_ln378_reg_302 <= 2'd0;
        end else if ((~(grp_load_fu_418_p1 == 2'd1) & ~(grp_load_fu_418_p1 == 2'd0))) begin
            phi_ln378_reg_302 <= select_ln304_fu_556_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_fu_490_p2 == 1'd0) & (grp_load_fu_418_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln285_fu_490_p2 == 1'd0) & (grp_load_fu_418_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        phi_ln379_reg_290 <= line0_V_fu_138;
    end else if ((~(grp_load_fu_418_p1 == 2'd1) & ~(grp_load_fu_418_p1 == 2'd0) & (icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln379_reg_290 <= select_ln304_1_fu_564_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        cmp123_reg_1151 <= cmp123_fu_609_p2;
        trunc_ln389_reg_1156 <= trunc_ln389_fu_614_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgblock_V_0_2_0_fu_98 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out;
        imgblock_V_0_3_0_fu_102 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out;
        imgblock_V_1_2_0_fu_106 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out;
        imgblock_V_1_3_0_fu_110 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out;
        imgblock_V_2_2_0_fu_114 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out;
        imgblock_V_2_3_0_fu_118 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out;
        imgblock_V_3_2_0_fu_122 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out;
        imgblock_V_3_3_0_fu_126 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out;
        imgblock_V_4_2_018_fu_134 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out;
        imgblock_V_4_3_017_fu_130 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        imgblock_V_0_4_reg_1228 <= imgblock_V_0_4_fu_684_p1;
        imgblock_V_0_5_reg_1248 <= {{p_Val2_s_fu_674_p6[31:16]}};
        imgblock_V_1_4_reg_1233 <= imgblock_V_1_4_fu_699_p1;
        imgblock_V_1_5_reg_1253 <= {{p_Val2_35_fu_689_p6[31:16]}};
        imgblock_V_2_4_reg_1238 <= imgblock_V_2_4_fu_714_p1;
        imgblock_V_2_5_reg_1258 <= {{p_Val2_36_fu_704_p6[31:16]}};
        imgblock_V_3_4_reg_1243 <= imgblock_V_3_4_fu_729_p1;
        imgblock_V_3_5_reg_1263 <= {{p_Val2_37_fu_719_p6[31:16]}};
        line0_V_2_reg_1199 <= line0_V_fu_138;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        linebuffer_V_0_load_reg_1161 <= linebuffer_V_0_q0;
        linebuffer_V_1_load_reg_1169 <= linebuffer_V_1_q0;
        linebuffer_V_2_load_reg_1177 <= linebuffer_V_2_q0;
        linebuffer_V_3_load_reg_1185 <= linebuffer_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sub122_reg_1068 <= sub122_fu_461_p2;
        sub157_reg_1073 <= sub157_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_7_reg_1055 <= {{p_read1[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_9_reg_1063[11 : 1] <= tmp_9_fu_447_p3[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln285_reg_1104 <= trunc_ln285_fu_486_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln285_fu_490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_fu_490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        demosaic_out_4198_write = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write;
    end else begin
        demosaic_out_4198_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gain_out_4197_read = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        gain_out_4197_read = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read;
    end else begin
        gain_out_4197_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_0_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_0_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0;
    end else begin
        linebuffer_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_0_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_0_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0;
    end else begin
        linebuffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_0_ce1 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1;
    end else begin
        linebuffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_0_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_0_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0;
    end else begin
        linebuffer_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_0_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_0_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0;
    end else begin
        linebuffer_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0;
    end else begin
        linebuffer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0;
    end else begin
        linebuffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_ce1 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1;
    end else begin
        linebuffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0;
    end else begin
        linebuffer_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0;
    end else begin
        linebuffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0;
    end else begin
        linebuffer_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0;
    end else begin
        linebuffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_ce1 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1;
    end else begin
        linebuffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0;
    end else begin
        linebuffer_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0;
    end else begin
        linebuffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_address0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0;
    end else begin
        linebuffer_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_ce0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0;
    end else begin
        linebuffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_ce1 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1;
    end else begin
        linebuffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_d0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0;
    end else begin
        linebuffer_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_we0 = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0;
    end else begin
        linebuffer_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln285_fu_490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign cmp123_fu_609_p2 = (($signed(zext_ln285_fu_482_p1) < $signed(sub122_reg_1068)) ? 1'b1 : 1'b0);

assign demosaic_out_4198_din = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_din;

assign grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg;

assign grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg;

assign grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start = grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg;

assign grp_load_fu_418_p1 = line0_V_fu_138;

assign i_5_fu_476_p2 = (i_fu_90 + 12'd1);

assign icmp_ln1049_fu_532_p2 = ((line0_V_fu_138 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln285_fu_490_p2 = ((i_fu_90 == p_read) ? 1'b1 : 1'b0);

assign icmp_ln291_fu_508_p2 = (($signed(tmp_fu_498_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign imgblock_V_0_4_fu_684_p1 = p_Val2_s_fu_674_p6[15:0];

assign imgblock_V_1_4_fu_699_p1 = p_Val2_35_fu_689_p6[15:0];

assign imgblock_V_2_4_fu_714_p1 = p_Val2_36_fu_704_p6[15:0];

assign imgblock_V_3_4_fu_729_p1 = p_Val2_37_fu_719_p6[15:0];

assign lineStore_1_fu_514_p3 = ((icmp_ln291_fu_508_p2[0:0] == 1'b1) ? 32'd0 : lineStore_fu_94);

assign phitmp_fu_618_p2 = (lineStore_1_fu_514_p3 + 32'd1);

assign select_ln304_1_fu_564_p3 = ((icmp_ln1049_fu_532_p2[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln304_2_fu_538_p3 = ((icmp_ln1049_fu_532_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln304_fu_556_p3 = ((icmp_ln1049_fu_532_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign src_mat_rows_load_cast11_fu_458_p1 = p_read;

assign sub122_fu_461_p2 = ($signed(src_mat_rows_load_cast11_fu_458_p1) + $signed(13'd8190));

assign sub157_fu_467_p2 = ($signed(tmp_7_cast_fu_455_p1) + $signed(12'd4095));

assign tmp_7_cast_fu_455_p1 = tmp_7_reg_1055;

assign tmp_9_fu_447_p3 = {{tmp_7_reg_1055}, {1'd0}};

assign tmp_fu_498_p4 = {{lineStore_fu_94[31:2]}};

assign trunc_ln285_fu_486_p1 = i_fu_90[0:0];

assign trunc_ln389_fu_614_p1 = lineStore_1_fu_514_p3[1:0];

assign xor_ln304_fu_546_p2 = (icmp_ln1049_fu_532_p2 ^ 1'd1);

assign zext_ln285_fu_482_p1 = i_fu_90;

assign zext_ln304_fu_552_p1 = xor_ln304_fu_546_p2;

always @ (posedge ap_clk) begin
    tmp_9_reg_1063[0] <= 1'b0;
end

endmodule //ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s
